Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Mar  8 17:37:02 2023
| Host         : DESKTOP-FE9FEV0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FlowingWaterLight_timing_summary_routed.rpt -rpx FlowingWaterLight_timing_summary_routed.rpx -warn_on_violation
| Design       : FlowingWaterLight
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.983        0.000                      0                   54        0.275        0.000                      0                   54        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.983        0.000                      0                   54        0.275        0.000                      0                   54        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 div_inst/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/q_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.704ns (19.946%)  route 2.826ns (80.054%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 15.395 - 10.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.008     5.706    div_inst/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  div_inst/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     6.162 r  div_inst/q_reg[23]/Q
                         net (fo=2, routed)           0.860     7.021    div_inst/q_reg_n_0_[23]
    SLICE_X1Y72          LUT6 (Prop_lut6_I3_O)        0.124     7.145 f  div_inst/q[25]_i_7/O
                         net (fo=1, routed)           0.941     8.087    div_inst/q[25]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     8.211 r  div_inst/q[25]_i_1/O
                         net (fo=28, routed)          1.024     9.235    div_inst/q_reg[1]_0
    SLICE_X0Y73          FDRE                                         r  div_inst/q_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.883    15.395    div_inst/clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  div_inst/q_reg[25]/C
                         clock pessimism              0.288    15.683    
                         clock uncertainty           -0.035    15.647    
    SLICE_X0Y73          FDRE (Setup_fdre_C_R)       -0.429    15.218    div_inst/q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             6.146ns  (required time - arrival time)
  Source:                 div_inst/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/q_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 0.704ns (20.769%)  route 2.686ns (79.231%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 15.396 - 10.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.008     5.706    div_inst/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  div_inst/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     6.162 r  div_inst/q_reg[23]/Q
                         net (fo=2, routed)           0.860     7.021    div_inst/q_reg_n_0_[23]
    SLICE_X1Y72          LUT6 (Prop_lut6_I3_O)        0.124     7.145 f  div_inst/q[25]_i_7/O
                         net (fo=1, routed)           0.941     8.087    div_inst/q[25]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     8.211 r  div_inst/q[25]_i_1/O
                         net (fo=28, routed)          0.885     9.095    div_inst/q_reg[1]_0
    SLICE_X0Y72          FDRE                                         r  div_inst/q_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.884    15.396    div_inst/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  div_inst/q_reg[21]/C
                         clock pessimism              0.310    15.706    
                         clock uncertainty           -0.035    15.670    
    SLICE_X0Y72          FDRE (Setup_fdre_C_R)       -0.429    15.241    div_inst/q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.241    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  6.146    

Slack (MET) :             6.146ns  (required time - arrival time)
  Source:                 div_inst/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/q_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 0.704ns (20.769%)  route 2.686ns (79.231%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 15.396 - 10.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.008     5.706    div_inst/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  div_inst/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     6.162 r  div_inst/q_reg[23]/Q
                         net (fo=2, routed)           0.860     7.021    div_inst/q_reg_n_0_[23]
    SLICE_X1Y72          LUT6 (Prop_lut6_I3_O)        0.124     7.145 f  div_inst/q[25]_i_7/O
                         net (fo=1, routed)           0.941     8.087    div_inst/q[25]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     8.211 r  div_inst/q[25]_i_1/O
                         net (fo=28, routed)          0.885     9.095    div_inst/q_reg[1]_0
    SLICE_X0Y72          FDRE                                         r  div_inst/q_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.884    15.396    div_inst/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  div_inst/q_reg[22]/C
                         clock pessimism              0.310    15.706    
                         clock uncertainty           -0.035    15.670    
    SLICE_X0Y72          FDRE (Setup_fdre_C_R)       -0.429    15.241    div_inst/q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.241    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  6.146    

Slack (MET) :             6.146ns  (required time - arrival time)
  Source:                 div_inst/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/q_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 0.704ns (20.769%)  route 2.686ns (79.231%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 15.396 - 10.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.008     5.706    div_inst/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  div_inst/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     6.162 r  div_inst/q_reg[23]/Q
                         net (fo=2, routed)           0.860     7.021    div_inst/q_reg_n_0_[23]
    SLICE_X1Y72          LUT6 (Prop_lut6_I3_O)        0.124     7.145 f  div_inst/q[25]_i_7/O
                         net (fo=1, routed)           0.941     8.087    div_inst/q[25]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     8.211 r  div_inst/q[25]_i_1/O
                         net (fo=28, routed)          0.885     9.095    div_inst/q_reg[1]_0
    SLICE_X0Y72          FDRE                                         r  div_inst/q_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.884    15.396    div_inst/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  div_inst/q_reg[23]/C
                         clock pessimism              0.310    15.706    
                         clock uncertainty           -0.035    15.670    
    SLICE_X0Y72          FDRE (Setup_fdre_C_R)       -0.429    15.241    div_inst/q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.241    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  6.146    

Slack (MET) :             6.146ns  (required time - arrival time)
  Source:                 div_inst/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/q_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 0.704ns (20.769%)  route 2.686ns (79.231%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 15.396 - 10.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.008     5.706    div_inst/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  div_inst/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     6.162 r  div_inst/q_reg[23]/Q
                         net (fo=2, routed)           0.860     7.021    div_inst/q_reg_n_0_[23]
    SLICE_X1Y72          LUT6 (Prop_lut6_I3_O)        0.124     7.145 f  div_inst/q[25]_i_7/O
                         net (fo=1, routed)           0.941     8.087    div_inst/q[25]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     8.211 r  div_inst/q[25]_i_1/O
                         net (fo=28, routed)          0.885     9.095    div_inst/q_reg[1]_0
    SLICE_X0Y72          FDRE                                         r  div_inst/q_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.884    15.396    div_inst/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  div_inst/q_reg[24]/C
                         clock pessimism              0.310    15.706    
                         clock uncertainty           -0.035    15.670    
    SLICE_X0Y72          FDRE (Setup_fdre_C_R)       -0.429    15.241    div_inst/q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.241    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  6.146    

Slack (MET) :             6.276ns  (required time - arrival time)
  Source:                 div_inst/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.704ns (21.729%)  route 2.536ns (78.271%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 15.398 - 10.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.008     5.706    div_inst/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  div_inst/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     6.162 r  div_inst/q_reg[23]/Q
                         net (fo=2, routed)           0.860     7.021    div_inst/q_reg_n_0_[23]
    SLICE_X1Y72          LUT6 (Prop_lut6_I3_O)        0.124     7.145 f  div_inst/q[25]_i_7/O
                         net (fo=1, routed)           0.941     8.087    div_inst/q[25]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     8.211 r  div_inst/q[25]_i_1/O
                         net (fo=28, routed)          0.735     8.946    div_inst/q_reg[1]_0
    SLICE_X0Y71          FDRE                                         r  div_inst/q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.886    15.398    div_inst/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  div_inst/q_reg[17]/C
                         clock pessimism              0.288    15.686    
                         clock uncertainty           -0.035    15.650    
    SLICE_X0Y71          FDRE (Setup_fdre_C_R)       -0.429    15.221    div_inst/q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  6.276    

Slack (MET) :             6.276ns  (required time - arrival time)
  Source:                 div_inst/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/q_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.704ns (21.729%)  route 2.536ns (78.271%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 15.398 - 10.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.008     5.706    div_inst/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  div_inst/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     6.162 r  div_inst/q_reg[23]/Q
                         net (fo=2, routed)           0.860     7.021    div_inst/q_reg_n_0_[23]
    SLICE_X1Y72          LUT6 (Prop_lut6_I3_O)        0.124     7.145 f  div_inst/q[25]_i_7/O
                         net (fo=1, routed)           0.941     8.087    div_inst/q[25]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     8.211 r  div_inst/q[25]_i_1/O
                         net (fo=28, routed)          0.735     8.946    div_inst/q_reg[1]_0
    SLICE_X0Y71          FDRE                                         r  div_inst/q_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.886    15.398    div_inst/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  div_inst/q_reg[18]/C
                         clock pessimism              0.288    15.686    
                         clock uncertainty           -0.035    15.650    
    SLICE_X0Y71          FDRE (Setup_fdre_C_R)       -0.429    15.221    div_inst/q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  6.276    

Slack (MET) :             6.276ns  (required time - arrival time)
  Source:                 div_inst/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/q_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.704ns (21.729%)  route 2.536ns (78.271%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 15.398 - 10.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.008     5.706    div_inst/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  div_inst/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     6.162 r  div_inst/q_reg[23]/Q
                         net (fo=2, routed)           0.860     7.021    div_inst/q_reg_n_0_[23]
    SLICE_X1Y72          LUT6 (Prop_lut6_I3_O)        0.124     7.145 f  div_inst/q[25]_i_7/O
                         net (fo=1, routed)           0.941     8.087    div_inst/q[25]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     8.211 r  div_inst/q[25]_i_1/O
                         net (fo=28, routed)          0.735     8.946    div_inst/q_reg[1]_0
    SLICE_X0Y71          FDRE                                         r  div_inst/q_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.886    15.398    div_inst/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  div_inst/q_reg[19]/C
                         clock pessimism              0.288    15.686    
                         clock uncertainty           -0.035    15.650    
    SLICE_X0Y71          FDRE (Setup_fdre_C_R)       -0.429    15.221    div_inst/q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  6.276    

Slack (MET) :             6.276ns  (required time - arrival time)
  Source:                 div_inst/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/q_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.704ns (21.729%)  route 2.536ns (78.271%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 15.398 - 10.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.008     5.706    div_inst/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  div_inst/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     6.162 r  div_inst/q_reg[23]/Q
                         net (fo=2, routed)           0.860     7.021    div_inst/q_reg_n_0_[23]
    SLICE_X1Y72          LUT6 (Prop_lut6_I3_O)        0.124     7.145 f  div_inst/q[25]_i_7/O
                         net (fo=1, routed)           0.941     8.087    div_inst/q[25]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     8.211 r  div_inst/q[25]_i_1/O
                         net (fo=28, routed)          0.735     8.946    div_inst/q_reg[1]_0
    SLICE_X0Y71          FDRE                                         r  div_inst/q_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.886    15.398    div_inst/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  div_inst/q_reg[20]/C
                         clock pessimism              0.288    15.686    
                         clock uncertainty           -0.035    15.650    
    SLICE_X0Y71          FDRE (Setup_fdre_C_R)       -0.429    15.221    div_inst/q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  6.276    

Slack (MET) :             6.398ns  (required time - arrival time)
  Source:                 div_inst/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 0.704ns (22.570%)  route 2.415ns (77.430%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 15.400 - 10.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.008     5.706    div_inst/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  div_inst/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     6.162 r  div_inst/q_reg[23]/Q
                         net (fo=2, routed)           0.860     7.021    div_inst/q_reg_n_0_[23]
    SLICE_X1Y72          LUT6 (Prop_lut6_I3_O)        0.124     7.145 f  div_inst/q[25]_i_7/O
                         net (fo=1, routed)           0.941     8.087    div_inst/q[25]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     8.211 r  div_inst/q[25]_i_1/O
                         net (fo=28, routed)          0.614     8.825    div_inst/q_reg[1]_0
    SLICE_X0Y68          FDRE                                         r  div_inst/q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.888    15.400    div_inst/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  div_inst/q_reg[5]/C
                         clock pessimism              0.288    15.688    
                         clock uncertainty           -0.035    15.652    
    SLICE_X0Y68          FDRE (Setup_fdre_C_R)       -0.429    15.223    div_inst/q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  6.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 div_inst/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.716     1.674    div_inst/clk_IBUF_BUFG
    SLICE_X1Y68          FDRE                                         r  div_inst/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     1.815 f  div_inst/q_reg[0]/Q
                         net (fo=3, routed)           0.180     1.995    div_inst/q_reg_n_0_[0]
    SLICE_X1Y68          LUT1 (Prop_lut1_I0_O)        0.045     2.040 r  div_inst/q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.040    div_inst/q[0]
    SLICE_X1Y68          FDRE                                         r  div_inst/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.991     2.197    div_inst/clk_IBUF_BUFG
    SLICE_X1Y68          FDRE                                         r  div_inst/q_reg[0]/C
                         clock pessimism             -0.523     1.674    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.091     1.765    div_inst/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 div_inst/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.716     1.674    div_inst/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  div_inst/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     1.815 r  div_inst/q_reg[7]/Q
                         net (fo=2, routed)           0.133     1.947    div_inst/q_reg_n_0_[7]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.058 r  div_inst/q0_carry__0/O[2]
                         net (fo=1, routed)           0.000     2.058    div_inst/data0[7]
    SLICE_X0Y68          FDRE                                         r  div_inst/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.991     2.197    div_inst/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  div_inst/q_reg[7]/C
                         clock pessimism             -0.523     1.674    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.105     1.779    div_inst/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 div_inst/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.717     1.675    div_inst/clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  div_inst/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.816 r  div_inst/q_reg[3]/Q
                         net (fo=2, routed)           0.133     1.948    div_inst/q_reg_n_0_[3]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.059 r  div_inst/q0_carry/O[2]
                         net (fo=1, routed)           0.000     2.059    div_inst/data0[3]
    SLICE_X0Y67          FDRE                                         r  div_inst/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.992     2.198    div_inst/clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  div_inst/q_reg[3]/C
                         clock pessimism             -0.523     1.675    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.105     1.780    div_inst/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 div_inst/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.713     1.671    div_inst/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  div_inst/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.812 r  div_inst/q_reg[23]/Q
                         net (fo=2, routed)           0.133     1.945    div_inst/q_reg_n_0_[23]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.056 r  div_inst/q0_carry__4/O[2]
                         net (fo=1, routed)           0.000     2.056    div_inst/data0[23]
    SLICE_X0Y72          FDRE                                         r  div_inst/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.987     2.193    div_inst/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  div_inst/q_reg[23]/C
                         clock pessimism             -0.522     1.671    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.105     1.776    div_inst/q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 div_inst/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.715     1.673    div_inst/clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  div_inst/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.814 r  div_inst/q_reg[11]/Q
                         net (fo=2, routed)           0.133     1.947    div_inst/q_reg_n_0_[11]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.058 r  div_inst/q0_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.058    div_inst/data0[11]
    SLICE_X0Y69          FDRE                                         r  div_inst/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.990     2.196    div_inst/clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  div_inst/q_reg[11]/C
                         clock pessimism             -0.523     1.673    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.105     1.778    div_inst/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 div_inst/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.714     1.672    div_inst/clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  div_inst/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     1.813 r  div_inst/q_reg[15]/Q
                         net (fo=2, routed)           0.134     1.947    div_inst/q_reg_n_0_[15]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.058 r  div_inst/q0_carry__2/O[2]
                         net (fo=1, routed)           0.000     2.058    div_inst/data0[15]
    SLICE_X0Y70          FDRE                                         r  div_inst/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.989     2.195    div_inst/clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  div_inst/q_reg[15]/C
                         clock pessimism             -0.523     1.672    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.105     1.777    div_inst/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 div_inst/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.288ns (67.421%)  route 0.139ns (32.579%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.716     1.674    div_inst/clk_IBUF_BUFG
    SLICE_X1Y68          FDRE                                         r  div_inst/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     1.815 r  div_inst/q_reg[0]/Q
                         net (fo=3, routed)           0.139     1.954    div_inst/q_reg_n_0_[0]
    SLICE_X0Y67          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     2.101 r  div_inst/q0_carry/O[0]
                         net (fo=1, routed)           0.000     2.101    div_inst/data0[1]
    SLICE_X0Y67          FDRE                                         r  div_inst/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.992     2.198    div_inst/clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  div_inst/q_reg[1]/C
                         clock pessimism             -0.509     1.689    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.105     1.794    div_inst/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 div_inst/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.716     1.674    div_inst/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  div_inst/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     1.815 r  div_inst/q_reg[7]/Q
                         net (fo=2, routed)           0.133     1.947    div_inst/q_reg_n_0_[7]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     2.091 r  div_inst/q0_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.091    div_inst/data0[8]
    SLICE_X0Y68          FDRE                                         r  div_inst/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.991     2.197    div_inst/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  div_inst/q_reg[8]/C
                         clock pessimism             -0.523     1.674    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.105     1.779    div_inst/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 div_inst/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.717     1.675    div_inst/clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  div_inst/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.816 r  div_inst/q_reg[3]/Q
                         net (fo=2, routed)           0.133     1.948    div_inst/q_reg_n_0_[3]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     2.092 r  div_inst/q0_carry/O[3]
                         net (fo=1, routed)           0.000     2.092    div_inst/data0[4]
    SLICE_X0Y67          FDRE                                         r  div_inst/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.992     2.198    div_inst/clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  div_inst/q_reg[4]/C
                         clock pessimism             -0.523     1.675    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.105     1.780    div_inst/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 div_inst/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.713     1.671    div_inst/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  div_inst/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.812 r  div_inst/q_reg[23]/Q
                         net (fo=2, routed)           0.133     1.945    div_inst/q_reg_n_0_[23]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     2.089 r  div_inst/q0_carry__4/O[3]
                         net (fo=1, routed)           0.000     2.089    div_inst/data0[24]
    SLICE_X0Y72          FDRE                                         r  div_inst/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.987     2.193    div_inst/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  div_inst/q_reg[24]/C
                         clock pessimism             -0.522     1.671    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.105     1.776    div_inst/q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y71    counter_up_dn_inst/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y71    counter_up_dn_inst/q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y71    counter_up_dn_inst/q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y68    div_inst/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y69    div_inst/q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y69    div_inst/q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y69    div_inst/q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y70    div_inst/q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y70    div_inst/q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71    counter_up_dn_inst/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71    counter_up_dn_inst/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71    counter_up_dn_inst/q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71    div_inst/q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71    div_inst/q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71    div_inst/q_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71    div_inst/q_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71    counter_up_dn_inst/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71    counter_up_dn_inst/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71    counter_up_dn_inst/q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68    div_inst/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67    div_inst/q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72    div_inst/q_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72    div_inst/q_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72    div_inst/q_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72    div_inst/q_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73    div_inst/q_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67    div_inst/q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67    div_inst/q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67    div_inst/q_reg[4]/C



