<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Platform-specific intrinsics for the `riscv64` platform."><meta name="keywords" content="rust, rustlang, rust-lang, riscv64"><title>core::arch::riscv64 - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" href="../../../normalize.css"><link rel="stylesheet" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" href="../../../ayu.css" disabled><link rel="stylesheet" href="../../../dark.css" disabled><link rel="stylesheet" href="../../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../storage.js"></script><script defer src="../../../main.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../../logo.svg"><style>body { padding-bottom: 30px; }</style></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../../core/index.html"><div class="logo-container"><img class="rust-logo" src="../../../logo.svg" alt="logo"></div></a><h2></h2></nav><nav class="sidebar"><a class="sidebar-logo" href="../../../core/index.html"><div class="logo-container"><img class="rust-logo" src="../../../logo.svg" alt="logo"></div></a><h2 class="location"><a href="#">Module riscv64</a></h2><div class="sidebar-elems"><section><ul class="block"><li><a href="#functions">Functions</a></li></ul></section></div></nav><main><div class="width-limiter"><nav class="sub"><form class="search-form"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press â€˜Sâ€™ to search, â€˜?â€™ for more optionsâ€¦" type="search"><div id="help-button" title="help" tabindex="-1"><a href="../../../help.html">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../wheel.svg"></a></div></form></nav><section id="main-content" class="content"><div class="main-heading"><h1 class="fqn">Module <a href="../../index.html">core</a>::<wbr><a href="../index.html">arch</a>::<wbr><a class="mod" href="#">riscv64</a><button id="copy-path" onclick="copy_path(this)" title="Copy item path to clipboard"><img src="../../../clipboard.svg" width="19" height="18" alt="Copy item path"></button></h1><span class="out-of-band"><a class="srclink" href="../../../src/core/up/up/stdarch/crates/core_arch/src/mod.rs.html#78">source</a> Â· <a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span></div><span class="item-info"><div class="stab unstable"><span class="emoji">ðŸ”¬</span><span>This is a nightly-only experimental API. (<code>stdsimd</code>&nbsp;<a href="https://github.com/rust-lang/rust/issues/27731">#27731</a>)</span></div><div class="stab portability">Available on <strong>RISC-V RV64</strong> only.</div></span><details class="rustdoc-toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Platform-specific intrinsics for the <code>riscv64</code> platform.</p>
<p>See the <a href="../index.html">module documentation</a> for more details.</p>
</div></details><h2 id="functions" class="small-section-header"><a href="#functions">Functions</a></h2><div class="item-table"><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.add8.html" title="core::arch::riscv64::add8 fn">add8</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Adds packed 8-bit signed numbers, discarding overflow bits</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.add16.html" title="core::arch::riscv64::add16 fn">add16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Adds packed 16-bit signed numbers, discarding overflow bits</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.clrs8.html" title="core::arch::riscv64::clrs8 fn">clrs8</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Count the number of redundant sign bits of the packed 8-bit elements</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.clrs16.html" title="core::arch::riscv64::clrs16 fn">clrs16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Count the number of redundant sign bits of the packed 16-bit elements</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.clrs32.html" title="core::arch::riscv64::clrs32 fn">clrs32</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Count the number of redundant sign bits of the packed 32-bit elements</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.clz8.html" title="core::arch::riscv64::clz8 fn">clz8</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Count the number of leading zero bits of the packed 8-bit elements</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.clz16.html" title="core::arch::riscv64::clz16 fn">clz16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Count the number of leading zero bits of the packed 16-bit elements</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.clz32.html" title="core::arch::riscv64::clz32 fn">clz32</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Count the number of leading zero bits of the packed 32-bit elements</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.cmpeq8.html" title="core::arch::riscv64::cmpeq8 fn">cmpeq8</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Compare equality for packed 8-bit elements</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.cmpeq16.html" title="core::arch::riscv64::cmpeq16 fn">cmpeq16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Compare equality for packed 16-bit elements</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.cras16.html" title="core::arch::riscv64::cras16 fn">cras16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Cross adds and subtracts packed 16-bit signed numbers, discarding overflow bits</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.crsa16.html" title="core::arch::riscv64::crsa16 fn">crsa16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Cross subtracts and adds packed 16-bit signed numbers, discarding overflow bits</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.fence_i.html" title="core::arch::riscv64::fence_i fn">fence_i</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Generates the <code>FENCE.I</code> instruction</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.frcsr.html" title="core::arch::riscv64::frcsr fn">frcsr</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Reads the floating-point control and status register <code>fcsr</code></div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.frflags.html" title="core::arch::riscv64::frflags fn">frflags</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Reads the floating-point accrued exception flags register <code>fflags</code></div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.frrm.html" title="core::arch::riscv64::frrm fn">frrm</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Reads the floating-point rounding mode register <code>frm</code></div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.fscsr.html" title="core::arch::riscv64::fscsr fn">fscsr</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Swaps the floating-point control and status register <code>fcsr</code></div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.fsflags.html" title="core::arch::riscv64::fsflags fn">fsflags</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Swaps the floating-point accrued exception flags register <code>fflags</code></div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.fsrm.html" title="core::arch::riscv64::fsrm fn">fsrm</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Swaps the floating-point rounding mode register <code>frm</code></div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hfence_gvma.html" title="core::arch::riscv64::hfence_gvma fn">hfence_gvma</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Hypervisor memory management fence for guest physical address and virtual machine</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hfence_gvma_all.html" title="core::arch::riscv64::hfence_gvma_all fn">hfence_gvma_all</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Hypervisor memory management fence for all virtual machines and guest physical addresses</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hfence_gvma_gaddr.html" title="core::arch::riscv64::hfence_gvma_gaddr fn">hfence_gvma_gaddr</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Hypervisor memory management fence for guest physical address</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hfence_gvma_vmid.html" title="core::arch::riscv64::hfence_gvma_vmid fn">hfence_gvma_vmid</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Hypervisor memory management fence for given virtual machine</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hfence_vvma.html" title="core::arch::riscv64::hfence_vvma fn">hfence_vvma</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Hypervisor memory management fence for given guest virtual address and guest address space</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hfence_vvma_all.html" title="core::arch::riscv64::hfence_vvma_all fn">hfence_vvma_all</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Hypervisor memory management fence for all guest address spaces and guest virtual addresses</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hfence_vvma_asid.html" title="core::arch::riscv64::hfence_vvma_asid fn">hfence_vvma_asid</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Hypervisor memory management fence for given guest address space</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hfence_vvma_vaddr.html" title="core::arch::riscv64::hfence_vvma_vaddr fn">hfence_vvma_vaddr</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Hypervisor memory management fence for given guest virtual address</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hinval_gvma.html" title="core::arch::riscv64::hinval_gvma fn">hinval_gvma</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Invalidate hypervisor translation cache for guest physical address and virtual machine</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hinval_gvma_all.html" title="core::arch::riscv64::hinval_gvma_all fn">hinval_gvma_all</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Invalidate hypervisor translation cache for all virtual machines and guest physical addresses</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hinval_gvma_gaddr.html" title="core::arch::riscv64::hinval_gvma_gaddr fn">hinval_gvma_gaddr</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Invalidate hypervisor translation cache for guest physical address</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hinval_gvma_vmid.html" title="core::arch::riscv64::hinval_gvma_vmid fn">hinval_gvma_vmid</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Invalidate hypervisor translation cache for given virtual machine</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hinval_vvma.html" title="core::arch::riscv64::hinval_vvma fn">hinval_vvma</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Invalidate hypervisor translation cache for given guest virtual address and guest address space</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hinval_vvma_all.html" title="core::arch::riscv64::hinval_vvma_all fn">hinval_vvma_all</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Invalidate hypervisor translation cache for all guest address spaces and guest virtual addresses</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hinval_vvma_asid.html" title="core::arch::riscv64::hinval_vvma_asid fn">hinval_vvma_asid</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Invalidate hypervisor translation cache for given guest address space</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hinval_vvma_vaddr.html" title="core::arch::riscv64::hinval_vvma_vaddr fn">hinval_vvma_vaddr</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Invalidate hypervisor translation cache for given guest virtual address</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hlv_b.html" title="core::arch::riscv64::hlv_b fn">hlv_b</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Loads virtual machine memory by signed byte integer</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hlv_bu.html" title="core::arch::riscv64::hlv_bu fn">hlv_bu</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Loads virtual machine memory by unsigned byte integer</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hlv_d.html" title="core::arch::riscv64::hlv_d fn">hlv_d</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Loads virtual machine memory by double integer</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hlv_h.html" title="core::arch::riscv64::hlv_h fn">hlv_h</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Loads virtual machine memory by signed half integer</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hlv_hu.html" title="core::arch::riscv64::hlv_hu fn">hlv_hu</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Loads virtual machine memory by unsigned half integer</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hlv_w.html" title="core::arch::riscv64::hlv_w fn">hlv_w</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Loads virtual machine memory by signed word integer</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hlv_wu.html" title="core::arch::riscv64::hlv_wu fn">hlv_wu</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Loads virtual machine memory by unsigned word integer</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hlvx_hu.html" title="core::arch::riscv64::hlvx_hu fn">hlvx_hu</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Accesses virtual machine instruction by unsigned half integer</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hlvx_wu.html" title="core::arch::riscv64::hlvx_wu fn">hlvx_wu</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Accesses virtual machine instruction by unsigned word integer</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hsv_b.html" title="core::arch::riscv64::hsv_b fn">hsv_b</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Stores virtual machine memory by byte integer</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hsv_d.html" title="core::arch::riscv64::hsv_d fn">hsv_d</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Stores virtual machine memory by double integer</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hsv_h.html" title="core::arch::riscv64::hsv_h fn">hsv_h</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Stores virtual machine memory by half integer</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hsv_w.html" title="core::arch::riscv64::hsv_w fn">hsv_w</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Stores virtual machine memory by word integer</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.kabs8.html" title="core::arch::riscv64::kabs8 fn">kabs8</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Compute the absolute value of packed 8-bit signed integers</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.kabs16.html" title="core::arch::riscv64::kabs16 fn">kabs16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Compute the absolute value of packed 16-bit signed integers</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.kadd8.html" title="core::arch::riscv64::kadd8 fn">kadd8</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Adds packed 8-bit signed numbers, saturating at the numeric bounds</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.kadd16.html" title="core::arch::riscv64::kadd16 fn">kadd16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Adds packed 16-bit signed numbers, saturating at the numeric bounds</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.kaddh.html" title="core::arch::riscv64::kaddh fn">kaddh</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Adds signed lower 16-bit content of two registers with Q15 saturation</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.kcras16.html" title="core::arch::riscv64::kcras16 fn">kcras16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Cross adds and subtracts packed 16-bit signed numbers, saturating at the numeric bounds</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.kcrsa16.html" title="core::arch::riscv64::kcrsa16 fn">kcrsa16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Cross subtracts and adds packed 16-bit signed numbers, saturating at the numeric bounds</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.ksll8.html" title="core::arch::riscv64::ksll8 fn">ksll8</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Logical left shift packed 8-bit elements, saturating at the numeric bounds</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.ksll16.html" title="core::arch::riscv64::ksll16 fn">ksll16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Logical left shift packed 16-bit elements, saturating at the numeric bounds</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.kslra8.html" title="core::arch::riscv64::kslra8 fn">kslra8</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Logical saturating left then arithmetic right shift packed 8-bit elements</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.kslra8u.html" title="core::arch::riscv64::kslra8u fn">kslra8u</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Logical saturating left then arithmetic right shift packed 8-bit elements</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.kslra16.html" title="core::arch::riscv64::kslra16 fn">kslra16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Logical saturating left then arithmetic right shift packed 16-bit elements</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.kslra16u.html" title="core::arch::riscv64::kslra16u fn">kslra16u</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Logical saturating left then arithmetic right shift packed 16-bit elements</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.kstas16.html" title="core::arch::riscv64::kstas16 fn">kstas16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Straight adds and subtracts packed 16-bit signed numbers, saturating at the numeric bounds</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.kstsa16.html" title="core::arch::riscv64::kstsa16 fn">kstsa16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Straight subtracts and adds packed 16-bit signed numbers, saturating at the numeric bounds</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.ksub8.html" title="core::arch::riscv64::ksub8 fn">ksub8</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Subtracts packed 8-bit signed numbers, saturating at the numeric bounds</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.ksub16.html" title="core::arch::riscv64::ksub16 fn">ksub16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Subtracts packed 16-bit signed numbers, saturating at the numeric bounds</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.ksubh.html" title="core::arch::riscv64::ksubh fn">ksubh</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Subtracts signed lower 16-bit content of two registers with Q15 saturation</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.nop.html" title="core::arch::riscv64::nop fn">nop</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Generates the <code>NOP</code> instruction</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.pause.html" title="core::arch::riscv64::pause fn">pause</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Generates the <code>PAUSE</code> instruction</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.pbsad.html" title="core::arch::riscv64::pbsad fn">pbsad</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Calculate the sum of absolute difference of unsigned 8-bit data elements</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.pbsada.html" title="core::arch::riscv64::pbsada fn">pbsada</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Calculate and accumulate the sum of absolute difference of unsigned 8-bit data elements</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.pkbt16.html" title="core::arch::riscv64::pkbt16 fn">pkbt16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Pack two 16-bit data from bottom and top half from 32-bit chunks</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.pktb16.html" title="core::arch::riscv64::pktb16 fn">pktb16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Pack two 16-bit data from top and bottom half from 32-bit chunks</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.radd8.html" title="core::arch::riscv64::radd8 fn">radd8</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Halves the sum of packed 8-bit signed numbers, dropping least bits</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.radd16.html" title="core::arch::riscv64::radd16 fn">radd16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Halves the sum of packed 16-bit signed numbers, dropping least bits</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.rcras16.html" title="core::arch::riscv64::rcras16 fn">rcras16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Cross halves of adds and subtracts packed 16-bit signed numbers, dropping least bits</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.rcrsa16.html" title="core::arch::riscv64::rcrsa16 fn">rcrsa16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Cross halves of subtracts and adds packed 16-bit signed numbers, dropping least bits</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.rstas16.html" title="core::arch::riscv64::rstas16 fn">rstas16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Straight halves of adds and subtracts packed 16-bit signed numbers, dropping least bits</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.rstsa16.html" title="core::arch::riscv64::rstsa16 fn">rstsa16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Straight halves of subtracts and adds packed 16-bit signed numbers, dropping least bits</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.rsub8.html" title="core::arch::riscv64::rsub8 fn">rsub8</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Halves the subtraction result of packed 8-bit signed numbers, dropping least bits</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.rsub16.html" title="core::arch::riscv64::rsub16 fn">rsub16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Halves the subtraction result of packed 16-bit signed numbers, dropping least bits</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.scmple8.html" title="core::arch::riscv64::scmple8 fn">scmple8</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Compare whether 8-bit packed signed integers are less than or equal to the others</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.scmple16.html" title="core::arch::riscv64::scmple16 fn">scmple16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Compare whether 16-bit packed signed integers are less than or equal to the others</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.scmplt8.html" title="core::arch::riscv64::scmplt8 fn">scmplt8</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Compare whether 8-bit packed signed integers are less than the others</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.scmplt16.html" title="core::arch::riscv64::scmplt16 fn">scmplt16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Compare whether 16-bit packed signed integers are less than the others</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sfence_inval_ir.html" title="core::arch::riscv64::sfence_inval_ir fn">sfence_inval_ir</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Generates the <code>SFENCE.INVAL.IR</code> instruction</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sfence_vma.html" title="core::arch::riscv64::sfence_vma fn">sfence_vma</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Supervisor memory management fence for given virtual address and address space</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sfence_vma_all.html" title="core::arch::riscv64::sfence_vma_all fn">sfence_vma_all</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Supervisor memory management fence for all address spaces and virtual addresses</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sfence_vma_asid.html" title="core::arch::riscv64::sfence_vma_asid fn">sfence_vma_asid</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Supervisor memory management fence for given address space</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sfence_vma_vaddr.html" title="core::arch::riscv64::sfence_vma_vaddr fn">sfence_vma_vaddr</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Supervisor memory management fence for given virtual address</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sfence_w_inval.html" title="core::arch::riscv64::sfence_w_inval fn">sfence_w_inval</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Generates the <code>SFENCE.W.INVAL</code> instruction</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sinval_vma.html" title="core::arch::riscv64::sinval_vma fn">sinval_vma</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Invalidate supervisor translation cache for given virtual address and address space</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sinval_vma_all.html" title="core::arch::riscv64::sinval_vma_all fn">sinval_vma_all</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Invalidate supervisor translation cache for all address spaces and virtual addresses</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sinval_vma_asid.html" title="core::arch::riscv64::sinval_vma_asid fn">sinval_vma_asid</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Invalidate supervisor translation cache for given address space</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sinval_vma_vaddr.html" title="core::arch::riscv64::sinval_vma_vaddr fn">sinval_vma_vaddr</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Invalidate supervisor translation cache for given virtual address</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sll8.html" title="core::arch::riscv64::sll8 fn">sll8</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Logical left shift packed 8-bit elements, discarding overflow bits</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sll16.html" title="core::arch::riscv64::sll16 fn">sll16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Logical left shift packed 16-bit elements, discarding overflow bits</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sm3p0.html" title="core::arch::riscv64::sm3p0 fn">sm3p0</a><span class="stab unstable" title="">Experimental</span><span class="stab portability" title="Available with target feature `zksh` only"><code>zksh</code></span></div><div class="item-right docblock-short"><code>P0</code> transformation function as is used in the SM3 hash algorithm</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sm3p1.html" title="core::arch::riscv64::sm3p1 fn">sm3p1</a><span class="stab unstable" title="">Experimental</span><span class="stab portability" title="Available with target feature `zksh` only"><code>zksh</code></span></div><div class="item-right docblock-short"><code>P1</code> transformation function as is used in the SM3 hash algorithm</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sm4ed.html" title="core::arch::riscv64::sm4ed fn">sm4ed</a><span class="stab unstable" title="">Experimental</span><span class="stab portability" title="Available with target feature `zksed` only"><code>zksed</code></span></div><div class="item-right docblock-short">Accelerates the round function <code>F</code> in the SM4 block cipher algorithm</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sm4ks.html" title="core::arch::riscv64::sm4ks fn">sm4ks</a><span class="stab unstable" title="">Experimental</span><span class="stab portability" title="Available with target feature `zksed` only"><code>zksed</code></span></div><div class="item-right docblock-short">Accelerates the key schedule operation in the SM4 block cipher algorithm</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.smaqa.html" title="core::arch::riscv64::smaqa fn">smaqa</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Multiply signed 8-bit elements and add 16-bit elements on results for packed 32-bit chunks</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.smaqasu.html" title="core::arch::riscv64::smaqasu fn">smaqasu</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Multiply signed to unsigned 8-bit and add 16-bit elements on results for packed 32-bit chunks</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.smax8.html" title="core::arch::riscv64::smax8 fn">smax8</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Get maximum values from 8-bit packed signed integers</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.smax16.html" title="core::arch::riscv64::smax16 fn">smax16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Get maximum values from 16-bit packed signed integers</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.smin8.html" title="core::arch::riscv64::smin8 fn">smin8</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Get minimum values from 8-bit packed signed integers</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.smin16.html" title="core::arch::riscv64::smin16 fn">smin16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Get minimum values from 16-bit packed signed integers</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sra8.html" title="core::arch::riscv64::sra8 fn">sra8</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Arithmetic right shift packed 8-bit elements without rounding up</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sra8u.html" title="core::arch::riscv64::sra8u fn">sra8u</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Arithmetic right shift packed 8-bit elements with rounding up</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sra16.html" title="core::arch::riscv64::sra16 fn">sra16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Arithmetic right shift packed 16-bit elements without rounding up</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sra16u.html" title="core::arch::riscv64::sra16u fn">sra16u</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Arithmetic right shift packed 16-bit elements with rounding up</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.srl8.html" title="core::arch::riscv64::srl8 fn">srl8</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Logical right shift packed 8-bit elements without rounding up</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.srl8u.html" title="core::arch::riscv64::srl8u fn">srl8u</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Logical right shift packed 8-bit elements with rounding up</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.srl16.html" title="core::arch::riscv64::srl16 fn">srl16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Logical right shift packed 16-bit elements without rounding up</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.srl16u.html" title="core::arch::riscv64::srl16u fn">srl16u</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Logical right shift packed 16-bit elements with rounding up</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.stas16.html" title="core::arch::riscv64::stas16 fn">stas16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Straight adds and subtracts packed 16-bit signed numbers, discarding overflow bits</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.stsa16.html" title="core::arch::riscv64::stsa16 fn">stsa16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Straight subtracts and adds packed 16-bit signed numbers, discarding overflow bits</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sub8.html" title="core::arch::riscv64::sub8 fn">sub8</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Subtracts packed 8-bit signed numbers, discarding overflow bits</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sub16.html" title="core::arch::riscv64::sub16 fn">sub16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Subtracts packed 16-bit signed numbers, discarding overflow bits</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sunpkd810.html" title="core::arch::riscv64::sunpkd810 fn">sunpkd810</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Unpack first and zeroth into two 16-bit signed halfwords in each 32-bit chunk</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sunpkd820.html" title="core::arch::riscv64::sunpkd820 fn">sunpkd820</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Unpack second and zeroth into two 16-bit signed halfwords in each 32-bit chunk</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sunpkd830.html" title="core::arch::riscv64::sunpkd830 fn">sunpkd830</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Unpack third and zeroth into two 16-bit signed halfwords in each 32-bit chunk</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sunpkd831.html" title="core::arch::riscv64::sunpkd831 fn">sunpkd831</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Unpack third and first into two 16-bit signed halfwords in each 32-bit chunk</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sunpkd832.html" title="core::arch::riscv64::sunpkd832 fn">sunpkd832</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Unpack third and second into two 16-bit signed halfwords in each 32-bit chunk</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.swap8.html" title="core::arch::riscv64::swap8 fn">swap8</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Swap the 8-bit bytes within each 16-bit halfword of a register.</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.swap16.html" title="core::arch::riscv64::swap16 fn">swap16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Swap the 16-bit halfwords within each 32-bit word of a register</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.ucmple8.html" title="core::arch::riscv64::ucmple8 fn">ucmple8</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Compare whether 8-bit packed unsigned integers are less than or equal to the others</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.ucmple16.html" title="core::arch::riscv64::ucmple16 fn">ucmple16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Compare whether 16-bit packed unsigned integers are less than or equal to the others</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.ucmplt8.html" title="core::arch::riscv64::ucmplt8 fn">ucmplt8</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Compare whether 8-bit packed unsigned integers are less than the others</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.ucmplt16.html" title="core::arch::riscv64::ucmplt16 fn">ucmplt16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Compare whether 16-bit packed unsigned integers are less than the others</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.ukadd8.html" title="core::arch::riscv64::ukadd8 fn">ukadd8</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Adds packed 8-bit unsigned numbers, saturating at the numeric bounds</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.ukadd16.html" title="core::arch::riscv64::ukadd16 fn">ukadd16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Adds packed 16-bit unsigned numbers, saturating at the numeric bounds</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.ukaddh.html" title="core::arch::riscv64::ukaddh fn">ukaddh</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Adds signed lower 16-bit content of two registers with U16 saturation</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.ukcras16.html" title="core::arch::riscv64::ukcras16 fn">ukcras16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Cross adds and subtracts packed 16-bit unsigned numbers, saturating at the numeric bounds</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.ukcrsa16.html" title="core::arch::riscv64::ukcrsa16 fn">ukcrsa16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Cross subtracts and adds packed 16-bit unsigned numbers, saturating at the numeric bounds</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.ukstas16.html" title="core::arch::riscv64::ukstas16 fn">ukstas16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Straight adds and subtracts packed 16-bit unsigned numbers, saturating at the numeric bounds</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.ukstsa16.html" title="core::arch::riscv64::ukstsa16 fn">ukstsa16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Straight subtracts and adds packed 16-bit unsigned numbers, saturating at the numeric bounds</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.uksub8.html" title="core::arch::riscv64::uksub8 fn">uksub8</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Subtracts packed 8-bit unsigned numbers, saturating at the numeric bounds</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.uksub16.html" title="core::arch::riscv64::uksub16 fn">uksub16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Subtracts packed 16-bit unsigned numbers, saturating at the numeric bounds</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.uksubh.html" title="core::arch::riscv64::uksubh fn">uksubh</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Subtracts signed lower 16-bit content of two registers with U16 saturation</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.umaqa.html" title="core::arch::riscv64::umaqa fn">umaqa</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Multiply unsigned 8-bit elements and add 16-bit elements on results for packed 32-bit chunks</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.umax8.html" title="core::arch::riscv64::umax8 fn">umax8</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Get maximum values from 8-bit packed unsigned integers</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.umax16.html" title="core::arch::riscv64::umax16 fn">umax16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Get maximum values from 16-bit packed unsigned integers</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.umin8.html" title="core::arch::riscv64::umin8 fn">umin8</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Get minimum values from 8-bit packed unsigned integers</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.umin16.html" title="core::arch::riscv64::umin16 fn">umin16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Get minimum values from 16-bit packed unsigned integers</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.uradd8.html" title="core::arch::riscv64::uradd8 fn">uradd8</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Halves the sum of packed 8-bit unsigned numbers, dropping least bits</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.uradd16.html" title="core::arch::riscv64::uradd16 fn">uradd16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Halves the sum of packed 16-bit unsigned numbers, dropping least bits</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.urcras16.html" title="core::arch::riscv64::urcras16 fn">urcras16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Cross halves of adds and subtracts packed 16-bit unsigned numbers, dropping least bits</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.urcrsa16.html" title="core::arch::riscv64::urcrsa16 fn">urcrsa16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Cross halves of subtracts and adds packed 16-bit unsigned numbers, dropping least bits</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.urstas16.html" title="core::arch::riscv64::urstas16 fn">urstas16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Straight halves of adds and subtracts packed 16-bit unsigned numbers, dropping least bits</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.urstsa16.html" title="core::arch::riscv64::urstsa16 fn">urstsa16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Straight halves of subtracts and adds packed 16-bit unsigned numbers, dropping least bits</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.ursub8.html" title="core::arch::riscv64::ursub8 fn">ursub8</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Halves the subtraction result of packed 8-bit unsigned numbers, dropping least bits</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.ursub16.html" title="core::arch::riscv64::ursub16 fn">ursub16</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Halves the subtraction result of packed 16-bit unsigned numbers, dropping least bits</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.wfi.html" title="core::arch::riscv64::wfi fn">wfi</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Generates the <code>WFI</code> instruction</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.zunpkd810.html" title="core::arch::riscv64::zunpkd810 fn">zunpkd810</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Unpack first and zeroth into two 16-bit unsigned halfwords in each 32-bit chunk</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.zunpkd820.html" title="core::arch::riscv64::zunpkd820 fn">zunpkd820</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Unpack second and zeroth into two 16-bit unsigned halfwords in each 32-bit chunk</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.zunpkd830.html" title="core::arch::riscv64::zunpkd830 fn">zunpkd830</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Unpack third and zeroth into two 16-bit unsigned halfwords in each 32-bit chunk</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.zunpkd831.html" title="core::arch::riscv64::zunpkd831 fn">zunpkd831</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Unpack third and first into two 16-bit unsigned halfwords in each 32-bit chunk</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.zunpkd832.html" title="core::arch::riscv64::zunpkd832 fn">zunpkd832</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short">Unpack third and second into two 16-bit unsigned halfwords in each 32-bit chunk</div></div></div></section></div></main><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="core" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.66.0 (69f9c33d7 2022-12-12)" ></div><div style="position: fixed; bottom: 0; left: 0; background-color: #FFC2AA; width: 100%; color: black; padding: 3px; text-align: center; z-index: 999;">This documentation is an old archive. Please see <a style="color: #671b00; text-decoration-line: underline;" href="https://rust.docs.kernel.org">https://rust.docs.kernel.org</a> instead.</div></body></html>