

// file shifter.v


module shifter(
	input wire [31:0] in,
	output wire [31:0] out);
	
	always @* begin
		out <= in << 2;
	end

endmodule

