INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/Senior-Project-Vivado/mean_machine/mean_machine.srcs/sources_1/new/mean_machine_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mean_machine_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/Senior-Project-Vivado/mean_machine/mean_machine.srcs/sim_1/new/mean_machine_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mean_machine_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/Senior-Project-Vivado/mean_machine/mean_machine.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
