#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Sep  8 17:51:18 2022
# Process ID: 14708
# Current directory: D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.runs/synth_1
# Command line: vivado.exe -log single_cycle_cpu.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source single_cycle_cpu.tcl
# Log file: D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.runs/synth_1/single_cycle_cpu.vds
# Journal file: D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source single_cycle_cpu.tcl -notrace
Command: synth_design -top single_cycle_cpu -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11068
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.676 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'single_cycle_cpu' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'Multiplexer_bus_2' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v:9]
	Parameter NrOfBits bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Multiplexer_bus_2' (1#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v:9]
WARNING: [Synth 8-689] width (32) of port connection 'MuxIn_0' does not match port width (1) of module 'Multiplexer_bus_2' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:38]
WARNING: [Synth 8-689] width (32) of port connection 'MuxIn_1' does not match port width (1) of module 'Multiplexer_bus_2' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:38]
WARNING: [Synth 8-689] width (32) of port connection 'MuxOut' does not match port width (1) of module 'Multiplexer_bus_2' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:38]
WARNING: [Synth 8-689] width (32) of port connection 'MuxIn_0' does not match port width (1) of module 'Multiplexer_bus_2' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:39]
WARNING: [Synth 8-689] width (32) of port connection 'MuxIn_1' does not match port width (1) of module 'Multiplexer_bus_2' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:39]
WARNING: [Synth 8-689] width (32) of port connection 'MuxOut' does not match port width (1) of module 'Multiplexer_bus_2' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:39]
WARNING: [Synth 8-689] width (32) of port connection 'MuxIn_0' does not match port width (1) of module 'Multiplexer_bus_2' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:40]
WARNING: [Synth 8-689] width (32) of port connection 'MuxIn_1' does not match port width (1) of module 'Multiplexer_bus_2' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:40]
WARNING: [Synth 8-689] width (32) of port connection 'MuxOut' does not match port width (1) of module 'Multiplexer_bus_2' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:40]
INFO: [Synth 8-6157] synthesizing module 'REGISTER_FLIP_FLOP_PC' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v:9]
	Parameter ActiveLevel bound to: 1 - type: integer 
	Parameter NrOfBits bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_FLIP_FLOP_PC' (2#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v:9]
WARNING: [Synth 8-689] width (32) of port connection 'D' does not match port width (1) of module 'REGISTER_FLIP_FLOP_PC' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:41]
WARNING: [Synth 8-689] width (32) of port connection 'Q' does not match port width (1) of module 'REGISTER_FLIP_FLOP_PC' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:41]
INFO: [Synth 8-6157] synthesizing module 'ROM_ROM' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/memory/ROM_ROM.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ROM_ROM' (3#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/memory/ROM_ROM.v:9]
INFO: [Synth 8-6157] synthesizing module 'yingbuxian' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/circuit/yingbuxian.v:9]
INFO: [Synth 8-6157] synthesizing module 'AND_GATE' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/AND_GATE.v:9]
	Parameter BubblesMask bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AND_GATE' (4#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/AND_GATE.v:9]
INFO: [Synth 8-6157] synthesizing module 'AND_GATE__parameterized0' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/AND_GATE.v:9]
	Parameter BubblesMask bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AND_GATE__parameterized0' (4#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/AND_GATE.v:9]
INFO: [Synth 8-6157] synthesizing module 'help2' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/circuit/help2.v:9]
INFO: [Synth 8-6157] synthesizing module 'NOT_GATE' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/NOT_GATE.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NOT_GATE' (5#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/NOT_GATE.v:9]
INFO: [Synth 8-6157] synthesizing module 'AND_GATE_7_INPUTS' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v:9]
	Parameter BubblesMask bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AND_GATE_7_INPUTS' (6#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v:9]
INFO: [Synth 8-6157] synthesizing module 'AND_GATE_6_INPUTS' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v:9]
	Parameter BubblesMask bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AND_GATE_6_INPUTS' (7#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v:9]
INFO: [Synth 8-6157] synthesizing module 'AND_GATE_8_INPUTS' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v:9]
	Parameter BubblesMask bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AND_GATE_8_INPUTS' (8#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v:9]
INFO: [Synth 8-6157] synthesizing module 'AND_GATE_5_INPUTS' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v:9]
	Parameter BubblesMask bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AND_GATE_5_INPUTS' (9#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v:9]
INFO: [Synth 8-6157] synthesizing module 'OR_GATE_10_INPUTS' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v:9]
	Parameter BubblesMask bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OR_GATE_10_INPUTS' (10#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v:9]
INFO: [Synth 8-6157] synthesizing module 'OR_GATE_7_INPUTS' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v:9]
	Parameter BubblesMask bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OR_GATE_7_INPUTS' (11#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v:9]
INFO: [Synth 8-6157] synthesizing module 'AND_GATE_9_INPUTS' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v:9]
	Parameter BubblesMask bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AND_GATE_9_INPUTS' (12#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v:9]
INFO: [Synth 8-6157] synthesizing module 'AND_GATE_10_INPUTS' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v:9]
	Parameter BubblesMask bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AND_GATE_10_INPUTS' (13#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v:9]
INFO: [Synth 8-6155] done synthesizing module 'help2' (14#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/circuit/help2.v:9]
INFO: [Synth 8-6157] synthesizing module 'help1' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/circuit/help1.v:9]
INFO: [Synth 8-6157] synthesizing module 'OR_GATE_4_INPUTS' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v:9]
	Parameter BubblesMask bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OR_GATE_4_INPUTS' (15#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v:9]
INFO: [Synth 8-6157] synthesizing module 'OR_GATE_8_INPUTS' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v:9]
	Parameter BubblesMask bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OR_GATE_8_INPUTS' (16#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v:9]
INFO: [Synth 8-6157] synthesizing module 'OR_GATE_11_INPUTS' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v:9]
	Parameter BubblesMask bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OR_GATE_11_INPUTS' (17#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v:9]
INFO: [Synth 8-6155] done synthesizing module 'help1' (18#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/circuit/help1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yingbuxian' (19#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/circuit/yingbuxian.v:9]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_OP' does not match port width (4) of module 'yingbuxian' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:44]
WARNING: [Synth 8-689] width (5) of port connection 'MuxIn_0' does not match port width (1) of module 'Multiplexer_bus_2' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
WARNING: [Synth 8-689] width (5) of port connection 'MuxOut' does not match port width (1) of module 'Multiplexer_bus_2' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
WARNING: [Synth 8-689] width (5) of port connection 'MuxIn_0' does not match port width (1) of module 'Multiplexer_bus_2' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:46]
WARNING: [Synth 8-689] width (5) of port connection 'MuxOut' does not match port width (1) of module 'Multiplexer_bus_2' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:46]
WARNING: [Synth 8-689] width (5) of port connection 'MuxIn_0' does not match port width (1) of module 'Multiplexer_bus_2' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:47]
WARNING: [Synth 8-689] width (5) of port connection 'MuxOut' does not match port width (1) of module 'Multiplexer_bus_2' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:47]
WARNING: [Synth 8-689] width (5) of port connection 'MuxIn_0' does not match port width (1) of module 'Multiplexer_bus_2' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:48]
WARNING: [Synth 8-689] width (5) of port connection 'MuxOut' does not match port width (1) of module 'Multiplexer_bus_2' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:48]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/circuit/RegFile.v:9]
INFO: [Synth 8-6157] synthesizing module 'Demultiplexer_32' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Demultiplexer_32' (20#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v:9]
INFO: [Synth 8-6157] synthesizing module 'REGISTER_FLIP_FLOP_sb' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v:9]
	Parameter ActiveLevel bound to: 1 - type: integer 
	Parameter NrOfBits bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_FLIP_FLOP_sb' (21#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v:9]
INFO: [Synth 8-6157] synthesizing module 'Multiplexer_bus_32' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v:9]
	Parameter NrOfBits bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Multiplexer_bus_32' (22#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v:9]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (23#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/circuit/RegFile.v:9]
WARNING: [Synth 8-689] width (12) of port connection 'MuxIn_0' does not match port width (1) of module 'Multiplexer_bus_2' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:50]
WARNING: [Synth 8-689] width (12) of port connection 'MuxIn_1' does not match port width (1) of module 'Multiplexer_bus_2' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:50]
WARNING: [Synth 8-689] width (12) of port connection 'MuxOut' does not match port width (1) of module 'Multiplexer_bus_2' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:50]
INFO: [Synth 8-6157] synthesizing module 'Bit_Extender_12_32_SIGN' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Bit_Extender_12_32_SIGN' (24#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v:9]
WARNING: [Synth 8-689] width (32) of port connection 'MuxIn_0' does not match port width (1) of module 'Multiplexer_bus_2' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'MuxIn_1' does not match port width (1) of module 'Multiplexer_bus_2' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'MuxOut' does not match port width (1) of module 'Multiplexer_bus_2' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:52]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/circuit/ALU.v:9]
INFO: [Synth 8-6157] synthesizing module 'Shifter_32_bit' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v:9]
	Parameter ShifterMode bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Shifter_32_bit' (25#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v:9]
INFO: [Synth 8-6157] synthesizing module 'Shifter_32_bit__parameterized0' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v:9]
	Parameter ShifterMode bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Shifter_32_bit__parameterized0' (25#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v:9]
INFO: [Synth 8-6157] synthesizing module 'Multiplexer_bus_16' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v:9]
	Parameter NrOfBits bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Multiplexer_bus_16' (26#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v:9]
INFO: [Synth 8-6157] synthesizing module 'Comparator' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/arithmetic/Comparator.v:9]
	Parameter TwosComplement bound to: 1 - type: integer 
	Parameter NrOfBits bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Comparator' (27#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/arithmetic/Comparator.v:9]
INFO: [Synth 8-6157] synthesizing module 'XOR_GATE_BUS' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v:9]
	Parameter BubblesMask bound to: 0 - type: integer 
	Parameter NrOfBits bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'XOR_GATE_BUS' (28#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v:9]
INFO: [Synth 8-6157] synthesizing module 'NOR_GATE_BUS' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v:9]
	Parameter BubblesMask bound to: 0 - type: integer 
	Parameter NrOfBits bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NOR_GATE_BUS' (29#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v:9]
INFO: [Synth 8-6157] synthesizing module 'OR_GATE_BUS' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v:9]
	Parameter BubblesMask bound to: 0 - type: integer 
	Parameter NrOfBits bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OR_GATE_BUS' (30#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v:9]
INFO: [Synth 8-6157] synthesizing module 'Comparator__parameterized0' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/arithmetic/Comparator.v:9]
	Parameter TwosComplement bound to: 0 - type: integer 
	Parameter NrOfBits bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Comparator__parameterized0' (30#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/arithmetic/Comparator.v:9]
INFO: [Synth 8-6157] synthesizing module 'Subtractor' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v:9]
	Parameter ExtendedBits bound to: 33 - type: integer 
	Parameter NrOfBits bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Subtractor' (31#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v:9]
INFO: [Synth 8-6157] synthesizing module 'AND_GATE_BUS' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v:9]
	Parameter BubblesMask bound to: 0 - type: integer 
	Parameter NrOfBits bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AND_GATE_BUS' (32#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v:9]
INFO: [Synth 8-6157] synthesizing module 'Multiplexer_16' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Multiplexer_16' (33#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v:9]
INFO: [Synth 8-6157] synthesizing module 'Adder' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/arithmetic/Adder.v:9]
	Parameter ExtendedBits bound to: 33 - type: integer 
	Parameter NrOfBits bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Adder' (34#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/arithmetic/Adder.v:9]
INFO: [Synth 8-6157] synthesizing module 'Shifter_32_bit__parameterized1' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v:9]
	Parameter ShifterMode bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Shifter_32_bit__parameterized1' (34#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (35#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/circuit/ALU.v:9]
INFO: [Synth 8-6157] synthesizing module 'Unsigned_cmp' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/Unsigned_cmp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Unsigned_cmp' (36#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/Unsigned_cmp.v:23]
INFO: [Synth 8-6157] synthesizing module 'OR_GATE_3_INPUTS' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/OR_GATE_3_INPUTS.v:9]
	Parameter BubblesMask bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OR_GATE_3_INPUTS' (37#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/OR_GATE_3_INPUTS.v:9]
INFO: [Synth 8-6157] synthesizing module 'Bit_Extender_20_32_SIGN' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Bit_Extender_20_32_SIGN' (38#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v:9]
INFO: [Synth 8-6157] synthesizing module 'Bit_Extender_2_5_SIGN' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Bit_Extender_2_5_SIGN' (39#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v:9]
WARNING: [Synth 8-689] width (32) of port connection 'MuxIn_0' does not match port width (1) of module 'Multiplexer_bus_2' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:65]
WARNING: [Synth 8-689] width (32) of port connection 'MuxIn_1' does not match port width (1) of module 'Multiplexer_bus_2' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:65]
WARNING: [Synth 8-689] width (32) of port connection 'MuxOut' does not match port width (1) of module 'Multiplexer_bus_2' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:65]
INFO: [Synth 8-6157] synthesizing module 'Multiplexer_bus_4' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v:9]
	Parameter NrOfBits bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Multiplexer_bus_4' (40#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v:9]
WARNING: [Synth 8-689] width (4) of port connection 'MuxOut' does not match port width (1) of module 'Multiplexer_bus_4' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:66]
WARNING: [Synth 8-689] width (4) of port connection 'MuxIn_1' does not match port width (1) of module 'Multiplexer_bus_2' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:67]
WARNING: [Synth 8-689] width (4) of port connection 'MuxOut' does not match port width (1) of module 'Multiplexer_bus_2' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:67]
INFO: [Synth 8-6157] synthesizing module 'MIPS_RAM' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v:9]
INFO: [Synth 8-6157] synthesizing module 'Decoder_16' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/plexers/Decoder_16.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Decoder_16' (41#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/plexers/Decoder_16.v:9]
INFO: [Synth 8-6157] synthesizing module 'RAM_a3' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/memory/RAM_a3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'RAM_a3' (42#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/memory/RAM_a3.v:9]
INFO: [Synth 8-6157] synthesizing module 'RAM_a2' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/memory/RAM_a2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'RAM_a2' (43#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/memory/RAM_a2.v:9]
INFO: [Synth 8-6157] synthesizing module 'OR_GATE' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/OR_GATE.v:9]
	Parameter BubblesMask bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OR_GATE' (44#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/gates/OR_GATE.v:9]
INFO: [Synth 8-6157] synthesizing module 'RAM_a1' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/memory/RAM_a1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'RAM_a1' (45#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/memory/RAM_a1.v:9]
INFO: [Synth 8-6157] synthesizing module 'RAM_a4' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/memory/RAM_a4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'RAM_a4' (46#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/memory/RAM_a4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MIPS_RAM' (47#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v:9]
WARNING: [Synth 8-689] width (32) of port connection 'MuxIn_0' does not match port width (1) of module 'Multiplexer_bus_2' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:69]
WARNING: [Synth 8-689] width (32) of port connection 'MuxIn_1' does not match port width (1) of module 'Multiplexer_bus_2' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:69]
WARNING: [Synth 8-689] width (32) of port connection 'MuxOut' does not match port width (1) of module 'Multiplexer_bus_2' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:69]
WARNING: [Synth 8-689] width (32) of port connection 'MuxIn_0' does not match port width (1) of module 'Multiplexer_bus_2' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:70]
WARNING: [Synth 8-689] width (32) of port connection 'MuxIn_1' does not match port width (1) of module 'Multiplexer_bus_2' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:70]
WARNING: [Synth 8-689] width (32) of port connection 'MuxOut' does not match port width (1) of module 'Multiplexer_bus_2' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:70]
INFO: [Synth 8-6157] synthesizing module 'REGISTER_FLIP_FLOP' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v:9]
	Parameter ActiveLevel bound to: 1 - type: integer 
	Parameter NrOfBits bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_FLIP_FLOP' (48#1) [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v:9]
WARNING: [Synth 8-689] width (32) of port connection 'D' does not match port width (1) of module 'REGISTER_FLIP_FLOP' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:72]
INFO: [Synth 8-6157] synthesizing module 'display' [D:/QQ/QQmsg/2849458605/FileRecv/display.v:23]
INFO: [Synth 8-6157] synthesizing module 'divider' [D:/QQ/QQmsg/2849458605/FileRecv/divider.v:23]
	Parameter N bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider' (49#1) [D:/QQ/QQmsg/2849458605/FileRecv/divider.v:23]
WARNING: [Synth 8-567] referenced signal 'y0' should be on the sensitivity list [D:/QQ/QQmsg/2849458605/FileRecv/display.v:35]
WARNING: [Synth 8-567] referenced signal 'y1' should be on the sensitivity list [D:/QQ/QQmsg/2849458605/FileRecv/display.v:35]
WARNING: [Synth 8-567] referenced signal 'y2' should be on the sensitivity list [D:/QQ/QQmsg/2849458605/FileRecv/display.v:35]
WARNING: [Synth 8-567] referenced signal 'y3' should be on the sensitivity list [D:/QQ/QQmsg/2849458605/FileRecv/display.v:35]
WARNING: [Synth 8-567] referenced signal 'y4' should be on the sensitivity list [D:/QQ/QQmsg/2849458605/FileRecv/display.v:35]
WARNING: [Synth 8-567] referenced signal 'y5' should be on the sensitivity list [D:/QQ/QQmsg/2849458605/FileRecv/display.v:35]
WARNING: [Synth 8-567] referenced signal 'y6' should be on the sensitivity list [D:/QQ/QQmsg/2849458605/FileRecv/display.v:35]
WARNING: [Synth 8-567] referenced signal 'y7' should be on the sensitivity list [D:/QQ/QQmsg/2849458605/FileRecv/display.v:35]
INFO: [Synth 8-6155] done synthesizing module 'display' (50#1) [D:/QQ/QQmsg/2849458605/FileRecv/display.v:23]
ERROR: [Synth 8-685] variable 'AN' should not be used in output port connection [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
ERROR: [Synth 8-6156] failed synthesizing module 'single_cycle_cpu' [D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle_cpu.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1017.676 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
115 Infos, 47 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Sep  8 17:51:35 2022...
