Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Feb 13 20:53:22 2025
| Host         : Ido running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file GPIO_demo_timing_summary_routed.rpt -pb GPIO_demo_timing_summary_routed.pb -rpx GPIO_demo_timing_summary_routed.rpx -warn_on_violation
| Design       : GPIO_demo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.604        0.000                      0                  671        0.178        0.000                      0                  671        4.500        0.000                       0                   341  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.604        0.000                      0                  671        0.178        0.000                      0                  671        4.500        0.000                       0                   341  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.604ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.604ns  (required time - arrival time)
  Source:                 tmrCntr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 0.952ns (19.375%)  route 3.962ns (80.625%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.707     5.310    CLK_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  tmrCntr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tmrCntr_reg[22]/Q
                         net (fo=2, routed)           0.862     6.628    tmrCntr_reg[22]
    SLICE_X2Y73          LUT4 (Prop_lut4_I0_O)        0.124     6.752 f  tmrVal[3]_i_8/O
                         net (fo=1, routed)           0.594     7.346    tmrVal[3]_i_8_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I4_O)        0.124     7.470 f  tmrVal[3]_i_6/O
                         net (fo=1, routed)           0.448     7.918    tmrVal[3]_i_6_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.124     8.042 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           1.043     9.086    eqOp2_in
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.124     9.210 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.014    10.223    tmrCntr0
    SLICE_X3Y69          FDRE                                         r  tmrCntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.594    15.017    CLK_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  tmrCntr_reg[4]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y69          FDRE (Setup_fdre_C_R)       -0.429    14.827    tmrCntr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                  4.604    

Slack (MET) :             4.604ns  (required time - arrival time)
  Source:                 tmrCntr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 0.952ns (19.375%)  route 3.962ns (80.625%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.707     5.310    CLK_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  tmrCntr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tmrCntr_reg[22]/Q
                         net (fo=2, routed)           0.862     6.628    tmrCntr_reg[22]
    SLICE_X2Y73          LUT4 (Prop_lut4_I0_O)        0.124     6.752 f  tmrVal[3]_i_8/O
                         net (fo=1, routed)           0.594     7.346    tmrVal[3]_i_8_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I4_O)        0.124     7.470 f  tmrVal[3]_i_6/O
                         net (fo=1, routed)           0.448     7.918    tmrVal[3]_i_6_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.124     8.042 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           1.043     9.086    eqOp2_in
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.124     9.210 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.014    10.223    tmrCntr0
    SLICE_X3Y69          FDRE                                         r  tmrCntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.594    15.017    CLK_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  tmrCntr_reg[5]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y69          FDRE (Setup_fdre_C_R)       -0.429    14.827    tmrCntr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                  4.604    

Slack (MET) :             4.604ns  (required time - arrival time)
  Source:                 tmrCntr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 0.952ns (19.375%)  route 3.962ns (80.625%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.707     5.310    CLK_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  tmrCntr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tmrCntr_reg[22]/Q
                         net (fo=2, routed)           0.862     6.628    tmrCntr_reg[22]
    SLICE_X2Y73          LUT4 (Prop_lut4_I0_O)        0.124     6.752 f  tmrVal[3]_i_8/O
                         net (fo=1, routed)           0.594     7.346    tmrVal[3]_i_8_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I4_O)        0.124     7.470 f  tmrVal[3]_i_6/O
                         net (fo=1, routed)           0.448     7.918    tmrVal[3]_i_6_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.124     8.042 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           1.043     9.086    eqOp2_in
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.124     9.210 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.014    10.223    tmrCntr0
    SLICE_X3Y69          FDRE                                         r  tmrCntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.594    15.017    CLK_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  tmrCntr_reg[6]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y69          FDRE (Setup_fdre_C_R)       -0.429    14.827    tmrCntr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                  4.604    

Slack (MET) :             4.604ns  (required time - arrival time)
  Source:                 tmrCntr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 0.952ns (19.375%)  route 3.962ns (80.625%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.707     5.310    CLK_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  tmrCntr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tmrCntr_reg[22]/Q
                         net (fo=2, routed)           0.862     6.628    tmrCntr_reg[22]
    SLICE_X2Y73          LUT4 (Prop_lut4_I0_O)        0.124     6.752 f  tmrVal[3]_i_8/O
                         net (fo=1, routed)           0.594     7.346    tmrVal[3]_i_8_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I4_O)        0.124     7.470 f  tmrVal[3]_i_6/O
                         net (fo=1, routed)           0.448     7.918    tmrVal[3]_i_6_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.124     8.042 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           1.043     9.086    eqOp2_in
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.124     9.210 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.014    10.223    tmrCntr0
    SLICE_X3Y69          FDRE                                         r  tmrCntr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.594    15.017    CLK_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  tmrCntr_reg[7]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y69          FDRE (Setup_fdre_C_R)       -0.429    14.827    tmrCntr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                  4.604    

Slack (MET) :             4.745ns  (required time - arrival time)
  Source:                 tmrCntr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.952ns (19.946%)  route 3.821ns (80.054%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.707     5.310    CLK_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  tmrCntr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tmrCntr_reg[22]/Q
                         net (fo=2, routed)           0.862     6.628    tmrCntr_reg[22]
    SLICE_X2Y73          LUT4 (Prop_lut4_I0_O)        0.124     6.752 f  tmrVal[3]_i_8/O
                         net (fo=1, routed)           0.594     7.346    tmrVal[3]_i_8_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I4_O)        0.124     7.470 f  tmrVal[3]_i_6/O
                         net (fo=1, routed)           0.448     7.918    tmrVal[3]_i_6_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.124     8.042 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           1.043     9.086    eqOp2_in
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.124     9.210 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.873    10.082    tmrCntr0
    SLICE_X3Y70          FDRE                                         r  tmrCntr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.594    15.017    CLK_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  tmrCntr_reg[10]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y70          FDRE (Setup_fdre_C_R)       -0.429    14.827    tmrCntr_reg[10]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  4.745    

Slack (MET) :             4.745ns  (required time - arrival time)
  Source:                 tmrCntr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.952ns (19.946%)  route 3.821ns (80.054%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.707     5.310    CLK_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  tmrCntr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tmrCntr_reg[22]/Q
                         net (fo=2, routed)           0.862     6.628    tmrCntr_reg[22]
    SLICE_X2Y73          LUT4 (Prop_lut4_I0_O)        0.124     6.752 f  tmrVal[3]_i_8/O
                         net (fo=1, routed)           0.594     7.346    tmrVal[3]_i_8_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I4_O)        0.124     7.470 f  tmrVal[3]_i_6/O
                         net (fo=1, routed)           0.448     7.918    tmrVal[3]_i_6_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.124     8.042 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           1.043     9.086    eqOp2_in
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.124     9.210 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.873    10.082    tmrCntr0
    SLICE_X3Y70          FDRE                                         r  tmrCntr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.594    15.017    CLK_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  tmrCntr_reg[11]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y70          FDRE (Setup_fdre_C_R)       -0.429    14.827    tmrCntr_reg[11]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  4.745    

Slack (MET) :             4.745ns  (required time - arrival time)
  Source:                 tmrCntr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.952ns (19.946%)  route 3.821ns (80.054%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.707     5.310    CLK_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  tmrCntr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tmrCntr_reg[22]/Q
                         net (fo=2, routed)           0.862     6.628    tmrCntr_reg[22]
    SLICE_X2Y73          LUT4 (Prop_lut4_I0_O)        0.124     6.752 f  tmrVal[3]_i_8/O
                         net (fo=1, routed)           0.594     7.346    tmrVal[3]_i_8_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I4_O)        0.124     7.470 f  tmrVal[3]_i_6/O
                         net (fo=1, routed)           0.448     7.918    tmrVal[3]_i_6_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.124     8.042 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           1.043     9.086    eqOp2_in
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.124     9.210 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.873    10.082    tmrCntr0
    SLICE_X3Y70          FDRE                                         r  tmrCntr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.594    15.017    CLK_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  tmrCntr_reg[8]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y70          FDRE (Setup_fdre_C_R)       -0.429    14.827    tmrCntr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  4.745    

Slack (MET) :             4.745ns  (required time - arrival time)
  Source:                 tmrCntr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.952ns (19.946%)  route 3.821ns (80.054%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.707     5.310    CLK_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  tmrCntr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tmrCntr_reg[22]/Q
                         net (fo=2, routed)           0.862     6.628    tmrCntr_reg[22]
    SLICE_X2Y73          LUT4 (Prop_lut4_I0_O)        0.124     6.752 f  tmrVal[3]_i_8/O
                         net (fo=1, routed)           0.594     7.346    tmrVal[3]_i_8_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I4_O)        0.124     7.470 f  tmrVal[3]_i_6/O
                         net (fo=1, routed)           0.448     7.918    tmrVal[3]_i_6_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.124     8.042 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           1.043     9.086    eqOp2_in
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.124     9.210 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.873    10.082    tmrCntr0
    SLICE_X3Y70          FDRE                                         r  tmrCntr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.594    15.017    CLK_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  tmrCntr_reg[9]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y70          FDRE (Setup_fdre_C_R)       -0.429    14.827    tmrCntr_reg[9]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  4.745    

Slack (MET) :             4.757ns  (required time - arrival time)
  Source:                 tmrCntr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.760ns  (logic 0.952ns (20.002%)  route 3.808ns (79.998%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.707     5.310    CLK_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  tmrCntr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tmrCntr_reg[22]/Q
                         net (fo=2, routed)           0.862     6.628    tmrCntr_reg[22]
    SLICE_X2Y73          LUT4 (Prop_lut4_I0_O)        0.124     6.752 f  tmrVal[3]_i_8/O
                         net (fo=1, routed)           0.594     7.346    tmrVal[3]_i_8_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I4_O)        0.124     7.470 f  tmrVal[3]_i_6/O
                         net (fo=1, routed)           0.448     7.918    tmrVal[3]_i_6_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.124     8.042 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           1.043     9.086    eqOp2_in
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.124     9.210 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.859    10.069    tmrCntr0
    SLICE_X3Y71          FDRE                                         r  tmrCntr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.593    15.016    CLK_IBUF_BUFG
    SLICE_X3Y71          FDRE                                         r  tmrCntr_reg[12]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X3Y71          FDRE (Setup_fdre_C_R)       -0.429    14.826    tmrCntr_reg[12]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                  4.757    

Slack (MET) :             4.757ns  (required time - arrival time)
  Source:                 tmrCntr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.760ns  (logic 0.952ns (20.002%)  route 3.808ns (79.998%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.707     5.310    CLK_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  tmrCntr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tmrCntr_reg[22]/Q
                         net (fo=2, routed)           0.862     6.628    tmrCntr_reg[22]
    SLICE_X2Y73          LUT4 (Prop_lut4_I0_O)        0.124     6.752 f  tmrVal[3]_i_8/O
                         net (fo=1, routed)           0.594     7.346    tmrVal[3]_i_8_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I4_O)        0.124     7.470 f  tmrVal[3]_i_6/O
                         net (fo=1, routed)           0.448     7.918    tmrVal[3]_i_6_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.124     8.042 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           1.043     9.086    eqOp2_in
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.124     9.210 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.859    10.069    tmrCntr0
    SLICE_X3Y71          FDRE                                         r  tmrCntr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.593    15.016    CLK_IBUF_BUFG
    SLICE_X3Y71          FDRE                                         r  tmrCntr_reg[13]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X3Y71          FDRE (Setup_fdre_C_R)       -0.429    14.826    tmrCntr_reg[13]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                  4.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 RGB_Core/valcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core/valcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.600     1.519    RGB_Core/CLK_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  RGB_Core/valcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  RGB_Core/valcount_reg[2]/Q
                         net (fo=12, routed)          0.133     1.793    RGB_Core/p_2_in
    SLICE_X2Y85          LUT5 (Prop_lut5_I0_O)        0.048     1.841 r  RGB_Core/valcount[4]_i_1/O
                         net (fo=1, routed)           0.000     1.841    RGB_Core/plusOp[4]
    SLICE_X2Y85          FDRE                                         r  RGB_Core/valcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.872     2.037    RGB_Core/CLK_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  RGB_Core/valcount_reg[4]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.131     1.663    RGB_Core/valcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 RGB_Core/valcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core/valcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.600     1.519    RGB_Core/CLK_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  RGB_Core/valcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  RGB_Core/valcount_reg[2]/Q
                         net (fo=12, routed)          0.133     1.793    RGB_Core/p_2_in
    SLICE_X2Y85          LUT4 (Prop_lut4_I2_O)        0.045     1.838 r  RGB_Core/valcount[3]_i_1/O
                         net (fo=1, routed)           0.000     1.838    RGB_Core/plusOp[3]
    SLICE_X2Y85          FDRE                                         r  RGB_Core/valcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.872     2.037    RGB_Core/CLK_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  RGB_Core/valcount_reg[3]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.120     1.652    RGB_Core/valcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 RGB_Core/valcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core/valcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.600     1.519    RGB_Core/CLK_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  RGB_Core/valcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  RGB_Core/valcount_reg[2]/Q
                         net (fo=12, routed)          0.137     1.797    RGB_Core/p_2_in
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.045     1.842 r  RGB_Core/valcount[5]_i_2/O
                         net (fo=1, routed)           0.000     1.842    RGB_Core/plusOp[5]
    SLICE_X2Y85          FDRE                                         r  RGB_Core/valcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.872     2.037    RGB_Core/CLK_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  RGB_Core/valcount_reg[5]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.121     1.653    RGB_Core/valcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 uartData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.397%)  route 0.117ns (41.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.562     1.481    CLK_IBUF_BUFG
    SLICE_X8Y74          FDRE                                         r  uartData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  uartData_reg[5]/Q
                         net (fo=1, routed)           0.117     1.762    Inst_UART_TX_CTRL/Q[5]
    SLICE_X10Y74         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.830     1.995    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X10Y74         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[6]/C
                         clock pessimism             -0.479     1.515    
    SLICE_X10Y74         FDRE (Hold_fdre_C_D)         0.053     1.568    Inst_UART_TX_CTRL/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.671%)  route 0.149ns (51.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.594     1.513    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  Inst_btn_debounce/sig_out_reg_reg[0]/Q
                         net (fo=4, routed)           0.149     1.803    btnDeBnc[0]
    SLICE_X6Y78          FDRE                                         r  btnReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.862     2.027    CLK_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  btnReg_reg[0]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X6Y78          FDRE (Hold_fdre_C_D)         0.059     1.606    btnReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.128ns (58.523%)  route 0.091ns (41.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.593     1.512    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.128     1.640 r  Inst_btn_debounce/sig_out_reg_reg[2]/Q
                         net (fo=4, routed)           0.091     1.731    btnDeBnc[2]
    SLICE_X6Y78          FDRE                                         r  btnReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.862     2.027    CLK_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  btnReg_reg[2]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X6Y78          FDRE (Hold_fdre_C_D)         0.009     1.534    btnReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 uartData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.778%)  route 0.167ns (54.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.562     1.481    CLK_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  uartData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  uartData_reg[0]/Q
                         net (fo=1, routed)           0.167     1.789    Inst_UART_TX_CTRL/Q[0]
    SLICE_X10Y74         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.830     1.995    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X10Y74         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[1]/C
                         clock pessimism             -0.479     1.515    
    SLICE_X10Y74         FDRE (Hold_fdre_C_D)         0.075     1.590    Inst_UART_TX_CTRL/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 uartData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.588%)  route 0.168ns (54.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.563     1.482    CLK_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  uartData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  uartData_reg[3]/Q
                         net (fo=1, routed)           0.168     1.792    Inst_UART_TX_CTRL/Q[3]
    SLICE_X10Y74         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.830     1.995    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X10Y74         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[4]/C
                         clock pessimism             -0.479     1.515    
    SLICE_X10Y74         FDRE (Hold_fdre_C_D)         0.063     1.578    Inst_UART_TX_CTRL/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 uartData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.538%)  route 0.167ns (50.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.563     1.482    CLK_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  uartData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  uartData_reg[1]/Q
                         net (fo=1, routed)           0.167     1.813    Inst_UART_TX_CTRL/Q[1]
    SLICE_X10Y74         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.830     1.995    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X10Y74         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[2]/C
                         clock pessimism             -0.479     1.515    
    SLICE_X10Y74         FDRE (Hold_fdre_C_D)         0.076     1.591    Inst_UART_TX_CTRL/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 uartData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.228%)  route 0.169ns (50.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.563     1.482    CLK_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  uartData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  uartData_reg[6]/Q
                         net (fo=1, routed)           0.169     1.815    Inst_UART_TX_CTRL/Q[6]
    SLICE_X10Y74         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.830     1.995    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X10Y74         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[7]/C
                         clock pessimism             -0.479     1.515    
    SLICE_X10Y74         FDRE (Hold_fdre_C_D)         0.064     1.579    Inst_UART_TX_CTRL/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y63     COUNTER_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y65     COUNTER_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y65     COUNTER_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y66     COUNTER_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y66     COUNTER_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y66     COUNTER_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y66     COUNTER_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y67     COUNTER_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y70     COUNTER_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     Inst_btn_debounce/sig_cntrs_ary_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     Inst_btn_debounce/sig_cntrs_ary_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     Inst_btn_debounce/sig_cntrs_ary_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     Inst_btn_debounce/sig_cntrs_ary_reg[4][9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     strIndex_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     strIndex_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     strIndex_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     Inst_btn_debounce/sig_cntrs_ary_reg[4][10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     Inst_btn_debounce/sig_cntrs_ary_reg[4][11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     Inst_btn_debounce/sig_out_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     COUNTER_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     COUNTER_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     COUNTER_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     COUNTER_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     COUNTER_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     COUNTER_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     RGB_Core/rgbLedReg1_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     COUNTER_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     COUNTER_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     RGB_Core/windowcount_reg[3]/C



