T_1 F_1 ( T_2 clock\r\n) {\r\nvolatile T_3 * V_1 = ( T_3 * ) 0x0 ;\r\nvolatile T_3 * V_2 = ( T_3 * ) 0x0 ;\r\nvolatile T_3 * V_3 = ( T_3 * ) 0x0 ;\r\nT_3 V_4 = 0 ;\r\nT_3 V_5 = 0 ;\r\nT_3 V_6 = 0 ;\r\nT_3 V_7 = 0 ;\r\nif ( ( V_8 -> V_9 & V_10 ) != V_11 ) {\r\nT_4 V_12 = 0 ;\r\nV_4 = V_13 *\r\nF_2 ( V_14 , V_15 ) *\r\n( ( V_8 -> V_9 & V_16 ) >>\r\nV_17 ) ;\r\nV_12 = ( T_4 ) V_13 *\r\n( T_4 ) V_18 *\r\nF_2 ( V_14 , ( V_15 * ( T_4 ) V_19 ) ) ;\r\nV_4 += ( T_3 ) V_12 ;\r\n} else {\r\nV_4 = V_13 *\r\nF_2 ( V_14 , V_15 ) *\r\n( ( V_8 -> V_9 & V_16 ) >>\r\nV_17 ) ;\r\n}\r\nV_5 =\r\nV_13 *\r\nF_2 ( V_14 , V_15 ) *\r\n( ( V_8 -> V_20 & V_16 ) >>\r\nV_17 ) ;\r\nswitch ( clock ) {\r\ncase V_21 :\r\nV_1 = & V_8 -> V_22 ;\r\nV_7 = V_4 ;\r\nbreak;\r\ncase V_23 :\r\nV_1 = & V_8 -> V_24 ;\r\nV_7 = V_4 ;\r\nbreak;\r\ncase V_25 :\r\nV_1 = & V_8 -> V_26 ;\r\nV_7 = V_4 ;\r\nbreak;\r\ncase V_27 :\r\nV_1 = & V_8 -> V_28 ;\r\nV_7 = V_4 ;\r\nbreak;\r\ncase V_29 :\r\nV_1 = & V_8 -> V_30 ;\r\nV_7 = V_4 ;\r\nbreak;\r\ncase V_31 :\r\nV_1 = & V_8 -> V_32 ;\r\nV_7 = V_4 ;\r\nbreak;\r\ncase V_33 :\r\nV_1 = & V_8 -> V_34 ;\r\nV_7 = V_4 ;\r\nbreak;\r\ncase V_35 :\r\nV_1 = & V_8 -> V_36 ;\r\nV_7 = V_4 ;\r\nbreak;\r\ncase V_37 :\r\nV_1 = & V_8 -> V_38 ;\r\nV_7 = V_4 ;\r\nbreak;\r\ncase V_39 :\r\nV_1 = & V_8 -> V_40 ;\r\nV_7 = V_4 ;\r\nbreak;\r\ncase V_41 :\r\nV_1 = & V_8 -> V_42 ;\r\nV_7 = V_5 ;\r\nbreak;\r\ncase V_43 :\r\nV_1 = & V_8 -> V_44 ;\r\nV_7 = V_5 ;\r\nbreak;\r\ncase V_45 :\r\nV_1 = & V_8 -> V_46 ;\r\nV_7 = V_5 ;\r\nbreak;\r\ncase V_47 :\r\nV_2 = & V_8 -> V_48 ;\r\nV_3 = & V_8 -> V_24 ;\r\nV_7 = V_4 ;\r\nV_6 = V_49 ;\r\nbreak;\r\ncase V_50 :\r\nV_2 = & V_8 -> V_51 ;\r\nbreak;\r\ncase V_52 :\r\nV_2 = & V_8 -> V_53 ;\r\nbreak;\r\ncase V_54 :\r\nV_2 = & V_8 -> V_55 ;\r\nbreak;\r\ncase V_56 :\r\nV_2 = & V_8 -> V_57 ;\r\nV_3 = & V_8 -> V_48 ;\r\nV_6 = V_58 ;\r\nbreak;\r\ncase V_59 :\r\nV_2 = & V_8 -> V_60 ;\r\nV_3 = & V_8 -> V_46 ;\r\nV_7 = V_5 ;\r\nV_6 = V_49 ;\r\nbreak;\r\ncase V_61 :\r\nV_2 = & V_8 -> V_62 ;\r\nbreak;\r\ncase V_63 :\r\nV_2 = & V_8 -> V_64 ;\r\nbreak;\r\ncase V_65 :\r\nV_2 = & V_8 -> V_66 ;\r\nbreak;\r\n}\r\nif ( V_1 ) {\r\nif ( * V_1 & V_67 ) {\r\nreturn V_13 ;\r\n} else if ( clock == V_21 ) {\r\nreturn F_2 ( V_7 , ( ( ( V_8 -> V_68 & 0xFF000000 ) >> 24 ) ? ( ( V_8 -> V_68 & 0xFF000000 ) >> 24 ) : 256 ) ) ;\r\n} else {\r\nif ( ( V_1 == & V_8 -> V_44 ) && ( F_3 () != V_69 ) ) {\r\nV_7 >>= 1 ;\r\n}\r\nreturn F_2 ( V_7 , ( ( * V_1 & V_70 ) ? ( * V_1 & V_70 ) : 256 ) ) ;\r\n}\r\n} else if ( V_2 ) {\r\nT_3 div ;\r\nT_3 V_71 = 0 ;\r\nif ( * V_2 & V_72 ) {\r\nreturn V_13 ;\r\n} else if ( V_3 ) {\r\nswitch ( V_6 ) {\r\ncase V_49 :\r\nif ( * V_3 & V_67 ) {\r\nV_71 = V_13 ;\r\n} else {\r\ndiv = * V_3 & V_70 ;\r\nV_71 = div ? F_2 ( V_7 , div ) : 0 ;\r\n}\r\nbreak;\r\ncase V_58 :\r\nif ( V_3 == ( T_3 * ) & V_8 -> V_48 ) {\r\nV_71 = F_1 ( V_47 ) ;\r\n} else {\r\nif ( * V_3 & V_72 ) {\r\nV_71 = V_13 ;\r\n} else {\r\ndiv = * V_3 & V_73 ;\r\nV_71 = F_2 ( V_13 , ( div ? div : 256 ) ) ;\r\n}\r\n}\r\nbreak;\r\n}\r\n} else {\r\nV_71 = V_13 ;\r\n}\r\ndiv = * V_2 & V_73 ;\r\nreturn F_2 ( V_71 , ( div ? div : 256 ) ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nT_1 F_4 ( T_2 clock ,\r\nT_3 V_71\r\n) {\r\nvolatile T_3 * V_1 = ( T_3 * ) 0x0 ;\r\nvolatile T_3 * V_2 = ( T_3 * ) 0x0 ;\r\nvolatile T_3 * V_3 = ( T_3 * ) 0x0 ;\r\nT_3 V_4 = 0 ;\r\nT_3 V_74 = 0 ;\r\nT_3 V_5 = 0 ;\r\nT_3 V_6 = 0 ;\r\nT_3 V_7 = 0 ;\r\nT_3 V_75 = 0 ;\r\nif ( ( V_8 -> V_9 & V_10 ) != V_11 ) {\r\nT_4 V_12 = 0 ;\r\nV_4 = V_13 *\r\nF_2 ( V_14 , V_15 ) *\r\n( ( V_8 -> V_9 & V_16 ) >>\r\nV_17 ) ;\r\nV_12 = ( T_4 ) V_13 *\r\n( T_4 ) V_18 *\r\nF_2 ( V_14 , ( V_15 * ( T_4 ) V_19 ) ) ;\r\nV_4 += ( T_3 ) V_12 ;\r\nV_74 = V_13 *\r\nF_2 ( V_14 , V_15 ) *\r\n( ( ( V_8 -> V_9 & V_16 ) >>\r\nV_17 ) + 1 ) ;\r\n} else {\r\nV_4 = V_74 = V_13 *\r\nF_2 ( V_14 , V_15 ) *\r\n( ( V_8 -> V_9 & V_16 ) >>\r\nV_17 ) ;\r\n}\r\nV_5 = V_13 * F_2 ( V_14 , V_15 ) *\r\n( ( V_8 -> V_20 & V_16 ) >>\r\nV_17 ) ;\r\nswitch ( clock ) {\r\ncase V_21 :\r\n{\r\nV_76 ;\r\nV_8 -> V_22 = ( V_8 -> V_22 & ~ V_77 ) | ( ( ( ( V_71 / 2 ) / F_1 ( V_47 ) ) - 1 )\r\n<< V_78 ) ;\r\nV_79 ;\r\n}\r\nV_1 = & V_8 -> V_22 ;\r\nV_7 = V_4 ;\r\nV_75 = V_74 ;\r\nbreak;\r\ncase V_23 :\r\nV_1 = & V_8 -> V_24 ;\r\nV_7 = V_4 ;\r\nV_75 = V_74 ;\r\nbreak;\r\ncase V_25 :\r\nV_1 = & V_8 -> V_26 ;\r\nV_7 = V_4 ;\r\nV_75 = V_74 ;\r\nbreak;\r\ncase V_27 :\r\n{\r\nV_76 ;\r\nV_8 -> V_28 = ( V_8 -> V_28 & ~ V_77 ) | ( ( F_2 ( V_71 , F_1 ( V_47 ) ) - 1 )\r\n<< V_78 ) ;\r\nV_79 ;\r\n}\r\nV_1 = & V_8 -> V_28 ;\r\nV_7 = V_4 ;\r\nV_75 = V_74 ;\r\nbreak;\r\ncase V_29 :\r\nV_1 = & V_8 -> V_30 ;\r\nV_7 = V_4 ;\r\nV_75 = V_74 ;\r\nbreak;\r\ncase V_31 :\r\nV_1 = & V_8 -> V_32 ;\r\nV_7 = V_4 ;\r\nV_75 = V_74 ;\r\nbreak;\r\ncase V_33 :\r\nV_1 = & V_8 -> V_34 ;\r\nV_7 = V_4 ;\r\nV_75 = V_74 ;\r\nbreak;\r\ncase V_35 :\r\nV_1 = & V_8 -> V_36 ;\r\nV_7 = V_4 ;\r\nV_75 = V_74 ;\r\nbreak;\r\ncase V_37 :\r\nV_1 = & V_8 -> V_38 ;\r\nV_7 = V_4 ;\r\nV_75 = V_74 ;\r\nbreak;\r\ncase V_39 :\r\nV_1 = & V_8 -> V_40 ;\r\nV_7 = V_4 ;\r\nV_75 = V_74 ;\r\nbreak;\r\ncase V_41 :\r\nV_1 = & V_8 -> V_42 ;\r\nV_7 = V_5 ;\r\nV_75 = V_5 ;\r\nbreak;\r\ncase V_43 :\r\nV_1 = & V_8 -> V_44 ;\r\nV_7 = V_5 ;\r\nV_75 = V_5 ;\r\nbreak;\r\ncase V_45 :\r\nV_1 = & V_8 -> V_46 ;\r\nV_7 = V_5 ;\r\nV_75 = V_5 ;\r\nbreak;\r\ncase V_47 :\r\nV_2 = & V_8 -> V_48 ;\r\nV_3 = & V_8 -> V_24 ;\r\nV_7 = V_4 ;\r\nV_75 = V_74 ;\r\nV_6 = V_49 ;\r\nbreak;\r\ncase V_50 :\r\nV_2 = & V_8 -> V_51 ;\r\nbreak;\r\ncase V_52 :\r\nV_2 = & V_8 -> V_53 ;\r\nbreak;\r\ncase V_54 :\r\nV_2 = & V_8 -> V_55 ;\r\nbreak;\r\ncase V_56 :\r\nV_2 = & V_8 -> V_57 ;\r\nV_3 = & V_8 -> V_48 ;\r\nV_6 = V_58 ;\r\nbreak;\r\ncase V_59 :\r\nV_2 = & V_8 -> V_60 ;\r\nV_3 = & V_8 -> V_46 ;\r\nV_7 = V_5 ;\r\nV_75 = V_5 ;\r\nV_6 = V_49 ;\r\nbreak;\r\ncase V_61 :\r\nV_2 = & V_8 -> V_62 ;\r\nbreak;\r\ncase V_63 :\r\nV_2 = & V_8 -> V_64 ;\r\nbreak;\r\ncase V_65 :\r\nV_2 = & V_8 -> V_66 ;\r\nbreak;\r\n}\r\nif ( V_1 ) {\r\nF_5 ( V_1 , ~ V_80 ) ;\r\nF_6 ( V_1 , V_67 ) ;\r\nif ( V_1 == & V_8 -> V_22 ) {\r\nF_7 ( & V_8 -> V_68 , ( V_8 -> V_68 & 0x00FFFFFF ) | ( ( F_8 ( V_75 , V_71 ) ) << 24 ) ) ;\r\nV_71 = F_2 ( V_7 , ( ( ( V_8 -> V_68 & 0xFF000000 ) >> 24 ) ? ( ( V_8 -> V_68 & 0xFF000000 ) >> 24 ) : 256 ) ) ;\r\n} else {\r\nif ( ( V_1 == & V_8 -> V_44 ) && ( F_3 () != V_69 ) ) {\r\nV_75 >>= 1 ;\r\nV_7 >>= 1 ;\r\n}\r\nF_5 ( V_1 , ~ ( V_70 ) ) ;\r\nF_6 ( V_1 , F_8 ( V_75 , V_71 ) ) ;\r\nV_71 = F_2 ( V_7 , ( ( * ( V_1 ) & V_70 ) ? ( * ( V_1 ) & V_70 ) : 256 ) ) ;\r\n}\r\nF_9 ( 1 ) ;\r\nF_5 ( V_1 , ~ V_67 ) ;\r\nreturn V_71 ;\r\n} else if ( V_2 ) {\r\nT_3 V_81 = 0 ;\r\nF_5 ( V_2 ,\r\n~ V_72 ) ;\r\nif ( V_3 ) {\r\nswitch ( V_6 ) {\r\ncase V_49 :\r\nV_81 = F_2 ( F_2 ( V_75 , ( * V_3 & V_70 ) ) , V_71 ) ;\r\nbreak;\r\ncase V_58 :\r\n{\r\nT_3 V_82 = 0 ;\r\nif ( V_3 == ( T_3 * ) & V_8 -> V_48 ) {\r\nV_82 = F_1 ( V_47 ) ;\r\n} else {\r\nT_3 div = * V_3 & V_73 ;\r\nV_82 = F_2 ( V_13 , ( ( div ) ? div : 256 ) ) ;\r\n}\r\nV_81 = F_2 ( V_82 , V_71 ) ;\r\n}\r\nbreak;\r\n}\r\n} else {\r\nV_81 = F_2 ( V_13 , V_71 ) ;\r\n}\r\nif ( V_81 ) {\r\nV_76 ;\r\n* V_2 = ( * V_2 & ( ~ V_73 ) ) | ( ( ( V_81 > 256 ) ? V_83 : V_81 ) & V_73 ) ;\r\nV_79 ;\r\nreturn V_71 ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_10 ( void )\r\n{\r\nT_3 V_84 ;\r\nT_3 V_85 ;\r\nT_3 V_86 ;\r\nint V_87 = 0 ;\r\nint V_88 = 0 ;\r\nint V_89 = 0 ;\r\nfor ( V_87 = 0 ; ( V_87 < V_90 ) && ( V_88 < V_91 ) ; V_87 ++ ) {\r\nV_84 = ( V_8 -> V_28 & V_92 ) >> V_93 ;\r\nV_85 = 0 ;\r\nV_86 = 0 ;\r\nV_85 = V_8 -> V_28 ;\r\ndo {\r\nV_86 = V_85 & V_94 ;\r\nF_7 ( & V_8 -> V_28 , ( V_8 -> V_28 & ( ~ V_92 ) ) | ( V_84 << V_93 ) ) ;\r\nF_9 ( 1 ) ;\r\nV_8 -> V_28 ^= V_95 ;\r\nV_85 = V_8 -> V_28 ;\r\nif ( ( V_85 & V_94 ) == 0x0 ) {\r\nV_84 = ( 0x3F & ( V_84 - 1 ) ) ;\r\n} else {\r\nV_84 = ( 0x3F & ( V_84 + 1 ) ) ;\r\n}\r\nV_88 ++ ;\r\n} while ( ( ( V_86 == ( V_85 & V_94 ) ) ||\r\n( ( V_85 & V_94 ) != 0x0 ) ) &&\r\n( V_88 < V_91 )\r\n);\r\nif ( V_88 >= V_91 ) {\r\nreturn - 1 ;\r\n}\r\nfor ( V_89 = 0 ; ( V_89 < 5 ) && ( ( V_85 & V_94 ) == 0 ) ; V_89 ++ ) {\r\nV_84 = ( 0x3F & ( V_84 + 1 ) ) ;\r\nF_7 ( & V_8 -> V_28 , ( V_8 -> V_28 & ( ~ V_92 ) ) | ( V_84 << V_93 ) ) ;\r\nF_9 ( 1 ) ;\r\nV_8 -> V_28 ^= V_95 ;\r\nV_85 = V_8 -> V_28 ;\r\nV_88 ++ ;\r\n}\r\nif ( V_88 >= V_91 ) {\r\nreturn - 1 ;\r\n}\r\nif ( V_89 != 5 ) {\r\ncontinue;\r\n}\r\nfor ( V_89 = 0 ; ( V_89 < 3 ) && ( ( V_85 & V_94 ) == 0 ) ; V_89 ++ ) {\r\nV_84 = ( 0x3F & ( V_84 - 1 ) ) ;\r\nF_7 ( & V_8 -> V_28 , ( V_8 -> V_28 & ( ~ V_92 ) ) | ( V_84 << V_93 ) ) ;\r\nF_9 ( 1 ) ;\r\nV_8 -> V_28 ^= V_95 ;\r\nV_85 = V_8 -> V_28 ;\r\nV_88 ++ ;\r\n}\r\nif ( V_88 >= V_91 ) {\r\nreturn - 1 ;\r\n}\r\nif ( V_89 != 3 ) {\r\ncontinue;\r\n}\r\nfor ( V_89 = 0 ; ( V_89 < 5 ) ; V_89 ++ ) {\r\nV_84 = ( 0x3F & ( V_84 - 1 ) ) ;\r\nF_7 ( & V_8 -> V_28 , ( V_8 -> V_28 & ( ~ V_92 ) ) | ( V_84 << V_93 ) ) ;\r\nF_9 ( 1 ) ;\r\nV_8 -> V_28 ^= V_95 ;\r\nV_85 = V_8 -> V_28 ;\r\nV_88 ++ ;\r\n}\r\nif ( V_88 >= V_91 ) {\r\nreturn - 1 ;\r\n}\r\nif ( ( V_85 & V_94 ) == 0 ) {\r\ncontinue;\r\n}\r\ndo {\r\nV_86 = V_85 ;\r\nF_7 ( & V_8 -> V_28 , ( V_8 -> V_28 & ( ~ V_92 ) ) | ( V_84 << V_93 ) ) ;\r\nF_9 ( 1 ) ;\r\nV_8 -> V_28 ^=\r\nV_95 ;\r\nV_85 = V_8 -> V_28 ;\r\nif ( ( V_85 & V_94 ) == 0x0 ) {\r\nV_84 = ( 0x3F & ( V_84 - 1 ) ) ;\r\n} else {\r\nV_84 = ( 0x3F & ( V_84 + 1 ) ) ;\r\n}\r\nV_88 ++ ;\r\n} while ( ( ( V_86 == ( V_85 & V_94 ) ) || ( ( V_85 & V_94 ) != 0x0 ) ) && ( V_88 < V_91 ) );\r\nif ( V_88 >= V_91 ) {\r\nreturn - 1 ;\r\n} else {\r\nbreak;\r\n}\r\n}\r\nV_84 = ( ( ( V_8 -> V_28 >> V_93 ) - 1 ) & 0x3F ) ;\r\n{\r\nV_76 ;\r\nV_8 -> V_28 = ( V_8 -> V_28 & ~ V_92 ) | ( V_84 << V_93 ) ;\r\nV_8 -> V_28 ^= V_95 ;\r\nV_79 ;\r\n}\r\nreturn ( int ) V_88 ;\r\n}\r\nint F_11 ( void )\r\n{\r\nif ( F_3 () == V_69 ) {\r\nreturn F_10 () ;\r\n} else {\r\nT_3 V_84 = F_12 () ;\r\nT_3 V_85 = 0 ;\r\nint V_88 = 0 ;\r\nV_8 -> V_96 &= ~ V_97 ;\r\nF_13 () ;\r\nF_14 () ;\r\nwhile ( V_88 < V_91 ) {\r\nV_85 = F_15 () ;\r\nif ( V_85 > 0xF ) {\r\nV_84 ++ ;\r\n} else if ( V_85 < 0xF ) {\r\nV_84 -- ;\r\n} else {\r\nV_8 -> V_96 |= V_97 ;\r\nreturn V_88 ;\r\n}\r\nF_7 ( & V_8 -> V_28 , ( V_8 -> V_28 & ( ~ V_92 ) ) | ( V_84 << V_93 ) ) ;\r\nF_9 ( 1 ) ;\r\nV_8 -> V_28 ^= V_95 ;\r\nV_88 ++ ;\r\n}\r\n}\r\nV_8 -> V_96 &= ~ V_97 ;\r\nreturn - 1 ;\r\n}\r\nstatic int F_2 ( int V_98 , int V_99 )\r\n{\r\nint V_100 ;\r\nint V_101 = 1 ;\r\nwhile ( ( V_99 & 0x40000000 ) == 0 ) {\r\nV_99 = V_99 << 1 ;\r\nV_101 = V_101 << 1 ;\r\n}\r\nV_100 = 0 ;\r\ndo {\r\nif ( ( V_98 - V_99 ) >= 0 ) {\r\nV_98 = V_98 - V_99 ;\r\nV_100 = V_100 + V_101 ;\r\n}\r\nV_99 = V_99 >> 1 ;\r\nV_101 = V_101 >> 1 ;\r\n} while ( V_101 != 0 );\r\nreturn V_100 ;\r\n}
