<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › radeon › rs600.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>rs600.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2008 Advanced Micro Devices, Inc.</span>
<span class="cm"> * Copyright 2008 Red Hat Inc.</span>
<span class="cm"> * Copyright 2009 Jerome Glisse.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice shall be included in</span>
<span class="cm"> * all copies or substantial portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span>
<span class="cm"> * OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: Dave Airlie</span>
<span class="cm"> *          Alex Deucher</span>
<span class="cm"> *          Jerome Glisse</span>
<span class="cm"> */</span>
<span class="cm">/* RS600 / Radeon X1250/X1270 integrated GPU</span>
<span class="cm"> *</span>
<span class="cm"> * This file gather function specific to RS600 which is the IGP of</span>
<span class="cm"> * the X1250/X1270 family supporting intel CPU (while RS690/RS740</span>
<span class="cm"> * is the X1250/X1270 supporting AMD CPU). The display engine are</span>
<span class="cm"> * the avivo one, bios is an atombios, 3D block are the one of the</span>
<span class="cm"> * R4XX family. The GART is different from the RS400 one and is very</span>
<span class="cm"> * close to the one of the R600 family (R600 likely being an evolution</span>
<span class="cm"> * of the RS600 GART block).</span>
<span class="cm"> */</span>
<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;radeon.h&quot;</span>
<span class="cp">#include &quot;radeon_asic.h&quot;</span>
<span class="cp">#include &quot;atom.h&quot;</span>
<span class="cp">#include &quot;rs600d.h&quot;</span>

<span class="cp">#include &quot;rs600_reg_safe.h&quot;</span>

<span class="kt">void</span> <span class="n">rs600_gpu_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">rs600_mc_wait_for_idle</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">avivo_wait_for_vblank</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">crtc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="n">crtc</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">AVIVO_D1CRTC_CONTROL</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">AVIVO_CRTC_EN</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">AVIVO_D1CRTC_STATUS</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">AVIVO_D1CRTC_V_BLANK</span><span class="p">))</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">AVIVO_D1CRTC_STATUS</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">AVIVO_D1CRTC_V_BLANK</span><span class="p">)</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rs600_pre_page_flip</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">crtc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* enable the pflip int */</span>
	<span class="n">radeon_irq_kms_pflip_irq_get</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">crtc</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rs600_post_page_flip</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">crtc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* disable the pflip int */</span>
	<span class="n">radeon_irq_kms_pflip_irq_put</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">crtc</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">u32</span> <span class="nf">rs600_page_flip</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">crtc_id</span><span class="p">,</span> <span class="n">u64</span> <span class="n">crtc_base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="n">crtc_id</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AVIVO_D1GRPH_UPDATE</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* Lock the graphics update lock */</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">AVIVO_D1GRPH_UPDATE_LOCK</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D1GRPH_UPDATE</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* update the scanout addresses */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D1GRPH_SECONDARY_SURFACE_ADDRESS</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">crtc_base</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D1GRPH_PRIMARY_SURFACE_ADDRESS</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">crtc_base</span><span class="p">);</span>

	<span class="cm">/* Wait for update_pending to go high. */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">AVIVO_D1GRPH_UPDATE</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">AVIVO_D1GRPH_SURFACE_UPDATE_PENDING</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;Update pending now high. Unlocking vupdate_lock.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* Unlock the lock, so double-buffering can take place inside vblank */</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">AVIVO_D1GRPH_UPDATE_LOCK</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D1GRPH_UPDATE</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* Return current update_pending status: */</span>
	<span class="k">return</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AVIVO_D1GRPH_UPDATE</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">AVIVO_D1GRPH_SURFACE_UPDATE_PENDING</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rs600_pm_misc</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">requested_index</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_power_state</span> <span class="o">*</span><span class="n">ps</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">power_state</span><span class="p">[</span><span class="n">requested_index</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">radeon_voltage</span> <span class="o">*</span><span class="n">voltage</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ps</span><span class="o">-&gt;</span><span class="n">clock_info</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">voltage</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">dyn_pwrmgt_sclk_length</span><span class="p">,</span> <span class="n">dyn_sclk_vol_cntl</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hdp_dyn_cntl</span><span class="p">,</span> <span class="cm">/*mc_host_dyn_cntl,*/</span> <span class="n">dyn_backbias_cntl</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">VOLTAGE_GPIO</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">.</span><span class="n">valid</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ps</span><span class="o">-&gt;</span><span class="n">misc</span> <span class="o">&amp;</span> <span class="n">ATOM_PM_MISCINFO_VOLTAGE_DROP_SUPPORT</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">.</span><span class="n">reg</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">active_high</span><span class="p">)</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="n">voltage</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">.</span><span class="n">mask</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">.</span><span class="n">mask</span><span class="p">);</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">.</span><span class="n">reg</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">delay</span><span class="p">)</span>
				<span class="n">udelay</span><span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">delay</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">.</span><span class="n">reg</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">active_high</span><span class="p">)</span>
				<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">.</span><span class="n">mask</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="n">voltage</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">.</span><span class="n">mask</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">.</span><span class="n">reg</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">delay</span><span class="p">)</span>
				<span class="n">udelay</span><span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">delay</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">VOLTAGE_VDDC</span><span class="p">)</span>
		<span class="n">radeon_atom_set_voltage</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">voltage</span><span class="o">-&gt;</span><span class="n">vddc_id</span><span class="p">,</span> <span class="n">SET_VOLTAGE_TYPE_ASIC_VDDC</span><span class="p">);</span>

	<span class="n">dyn_pwrmgt_sclk_length</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">DYN_PWRMGT_SCLK_LENGTH</span><span class="p">);</span>
	<span class="n">dyn_pwrmgt_sclk_length</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">REDUCED_POWER_SCLK_HILEN</span><span class="p">(</span><span class="mh">0xf</span><span class="p">);</span>
	<span class="n">dyn_pwrmgt_sclk_length</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">REDUCED_POWER_SCLK_LOLEN</span><span class="p">(</span><span class="mh">0xf</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ps</span><span class="o">-&gt;</span><span class="n">misc</span> <span class="o">&amp;</span> <span class="n">ATOM_PM_MISCINFO_ASIC_REDUCED_SPEED_SCLK_EN</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ps</span><span class="o">-&gt;</span><span class="n">misc</span> <span class="o">&amp;</span> <span class="n">ATOM_PM_MISCINFO_DYNAMIC_CLOCK_DIVIDER_BY_2</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dyn_pwrmgt_sclk_length</span> <span class="o">|=</span> <span class="n">REDUCED_POWER_SCLK_HILEN</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
			<span class="n">dyn_pwrmgt_sclk_length</span> <span class="o">|=</span> <span class="n">REDUCED_POWER_SCLK_LOLEN</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ps</span><span class="o">-&gt;</span><span class="n">misc</span> <span class="o">&amp;</span> <span class="n">ATOM_PM_MISCINFO_DYNAMIC_CLOCK_DIVIDER_BY_4</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dyn_pwrmgt_sclk_length</span> <span class="o">|=</span> <span class="n">REDUCED_POWER_SCLK_HILEN</span><span class="p">(</span><span class="mi">4</span><span class="p">);</span>
			<span class="n">dyn_pwrmgt_sclk_length</span> <span class="o">|=</span> <span class="n">REDUCED_POWER_SCLK_LOLEN</span><span class="p">(</span><span class="mi">4</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">dyn_pwrmgt_sclk_length</span> <span class="o">|=</span> <span class="n">REDUCED_POWER_SCLK_HILEN</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="n">dyn_pwrmgt_sclk_length</span> <span class="o">|=</span> <span class="n">REDUCED_POWER_SCLK_LOLEN</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">DYN_PWRMGT_SCLK_LENGTH</span><span class="p">,</span> <span class="n">dyn_pwrmgt_sclk_length</span><span class="p">);</span>

	<span class="n">dyn_sclk_vol_cntl</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">DYN_SCLK_VOL_CNTL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ps</span><span class="o">-&gt;</span><span class="n">misc</span> <span class="o">&amp;</span> <span class="n">ATOM_PM_MISCINFO_ASIC_DYNAMIC_VOLTAGE_EN</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dyn_sclk_vol_cntl</span> <span class="o">|=</span> <span class="n">IO_CG_VOLTAGE_DROP</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">delay</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dyn_sclk_vol_cntl</span> <span class="o">|=</span> <span class="n">VOLTAGE_DROP_SYNC</span><span class="p">;</span>
			<span class="n">dyn_sclk_vol_cntl</span> <span class="o">|=</span> <span class="n">VOLTAGE_DELAY_SEL</span><span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">delay</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">dyn_sclk_vol_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">VOLTAGE_DROP_SYNC</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">dyn_sclk_vol_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">IO_CG_VOLTAGE_DROP</span><span class="p">;</span>
	<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">DYN_SCLK_VOL_CNTL</span><span class="p">,</span> <span class="n">dyn_sclk_vol_cntl</span><span class="p">);</span>

	<span class="n">hdp_dyn_cntl</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">HDP_DYN_CNTL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ps</span><span class="o">-&gt;</span><span class="n">misc</span> <span class="o">&amp;</span> <span class="n">ATOM_PM_MISCINFO_DYNAMIC_HDP_BLOCK_EN</span><span class="p">)</span>
		<span class="n">hdp_dyn_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">HDP_FORCEON</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">hdp_dyn_cntl</span> <span class="o">|=</span> <span class="n">HDP_FORCEON</span><span class="p">;</span>
	<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">HDP_DYN_CNTL</span><span class="p">,</span> <span class="n">hdp_dyn_cntl</span><span class="p">);</span>
<span class="cp">#if 0</span><span class="c"></span>
<span class="c">	/* mc_host_dyn seems to cause hangs from time to time */</span>
<span class="c">	mc_host_dyn_cntl = RREG32_PLL(MC_HOST_DYN_CNTL);</span>
<span class="c">	if (ps-&gt;misc &amp; ATOM_PM_MISCINFO_DYNAMIC_MC_HOST_BLOCK_EN)</span>
<span class="c">		mc_host_dyn_cntl &amp;= ~MC_HOST_FORCEON;</span>
<span class="c">	else</span>
<span class="c">		mc_host_dyn_cntl |= MC_HOST_FORCEON;</span>
<span class="c">	WREG32_PLL(MC_HOST_DYN_CNTL, mc_host_dyn_cntl);</span>
<span class="cp">#endif</span>
	<span class="n">dyn_backbias_cntl</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">DYN_BACKBIAS_CNTL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ps</span><span class="o">-&gt;</span><span class="n">misc</span> <span class="o">&amp;</span> <span class="n">ATOM_PM_MISCINFO2_DYNAMIC_BACK_BIAS_EN</span><span class="p">)</span>
		<span class="n">dyn_backbias_cntl</span> <span class="o">|=</span> <span class="n">IO_CG_BACKBIAS_EN</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">dyn_backbias_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">IO_CG_BACKBIAS_EN</span><span class="p">;</span>
	<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">DYN_BACKBIAS_CNTL</span><span class="p">,</span> <span class="n">dyn_backbias_cntl</span><span class="p">);</span>

	<span class="cm">/* set pcie lanes */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_PCIE</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="o">!</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_IGP</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">set_pcie_lanes</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">ps</span><span class="o">-&gt;</span><span class="n">pcie_lanes</span> <span class="o">!=</span>
	     <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">power_state</span><span class="p">[</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_power_state_index</span><span class="p">].</span><span class="n">pcie_lanes</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">radeon_set_pcie_lanes</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span>
				      <span class="n">ps</span><span class="o">-&gt;</span><span class="n">pcie_lanes</span><span class="p">);</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;Setting: p: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ps</span><span class="o">-&gt;</span><span class="n">pcie_lanes</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rs600_pm_prepare</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">ddev</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/* disable any active CRTCs */</span>
	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ddev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">crtc_list</span><span class="p">,</span> <span class="n">head</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">to_radeon_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">enabled</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AVIVO_D1CRTC_CONTROL</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">AVIVO_CRTC_DISP_READ_REQUEST_DISABLE</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D1CRTC_CONTROL</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rs600_pm_finish</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">ddev</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/* enable any active CRTCs */</span>
	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ddev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">crtc_list</span><span class="p">,</span> <span class="n">head</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">to_radeon_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">enabled</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AVIVO_D1CRTC_CONTROL</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">AVIVO_CRTC_DISP_READ_REQUEST_DISABLE</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D1CRTC_CONTROL</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* hpd for digital panel detect/disconnect */</span>
<span class="n">bool</span> <span class="nf">rs600_hpd_sense</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">enum</span> <span class="n">radeon_hpd_id</span> <span class="n">hpd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">connected</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">hpd</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">RADEON_HPD_1</span>:
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_007D04_DC_HOT_PLUG_DETECT1_INT_STATUS</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">G_007D04_DC_HOT_PLUG_DETECT1_SENSE</span><span class="p">(</span><span class="n">tmp</span><span class="p">))</span>
			<span class="n">connected</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_HPD_2</span>:
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_007D14_DC_HOT_PLUG_DETECT2_INT_STATUS</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">G_007D14_DC_HOT_PLUG_DETECT2_SENSE</span><span class="p">(</span><span class="n">tmp</span><span class="p">))</span>
			<span class="n">connected</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">connected</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rs600_hpd_set_polarity</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
			    <span class="k">enum</span> <span class="n">radeon_hpd_id</span> <span class="n">hpd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">connected</span> <span class="o">=</span> <span class="n">rs600_hpd_sense</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">hpd</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">hpd</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">RADEON_HPD_1</span>:
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">connected</span><span class="p">)</span>
			<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">S_007D08_DC_HOT_PLUG_DETECT1_INT_POLARITY</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">S_007D08_DC_HOT_PLUG_DETECT1_INT_POLARITY</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_HPD_2</span>:
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">connected</span><span class="p">)</span>
			<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">S_007D18_DC_HOT_PLUG_DETECT2_INT_POLARITY</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">S_007D18_DC_HOT_PLUG_DETECT2_INT_POLARITY</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rs600_hpd_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_connector</span> <span class="o">*</span><span class="n">connector</span><span class="p">;</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">connector</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">connector_list</span><span class="p">,</span> <span class="n">head</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">radeon_connector</span> <span class="o">*</span><span class="n">radeon_connector</span> <span class="o">=</span> <span class="n">to_radeon_connector</span><span class="p">(</span><span class="n">connector</span><span class="p">);</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">radeon_connector</span><span class="o">-&gt;</span><span class="n">hpd</span><span class="p">.</span><span class="n">hpd</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">RADEON_HPD_1</span>:
			<span class="n">WREG32</span><span class="p">(</span><span class="n">R_007D00_DC_HOT_PLUG_DETECT1_CONTROL</span><span class="p">,</span>
			       <span class="n">S_007D00_DC_HOT_PLUG_DETECT1_EN</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">RADEON_HPD_2</span>:
			<span class="n">WREG32</span><span class="p">(</span><span class="n">R_007D10_DC_HOT_PLUG_DETECT2_CONTROL</span><span class="p">,</span>
			       <span class="n">S_007D10_DC_HOT_PLUG_DETECT2_EN</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">radeon_hpd_set_polarity</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">radeon_connector</span><span class="o">-&gt;</span><span class="n">hpd</span><span class="p">.</span><span class="n">hpd</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">installed</span><span class="p">)</span>
		<span class="n">rs600_irq_set</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rs600_hpd_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_connector</span> <span class="o">*</span><span class="n">connector</span><span class="p">;</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">connector</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">connector_list</span><span class="p">,</span> <span class="n">head</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">radeon_connector</span> <span class="o">*</span><span class="n">radeon_connector</span> <span class="o">=</span> <span class="n">to_radeon_connector</span><span class="p">(</span><span class="n">connector</span><span class="p">);</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">radeon_connector</span><span class="o">-&gt;</span><span class="n">hpd</span><span class="p">.</span><span class="n">hpd</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">RADEON_HPD_1</span>:
			<span class="n">WREG32</span><span class="p">(</span><span class="n">R_007D00_DC_HOT_PLUG_DETECT1_CONTROL</span><span class="p">,</span>
			       <span class="n">S_007D00_DC_HOT_PLUG_DETECT1_EN</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">RADEON_HPD_2</span>:
			<span class="n">WREG32</span><span class="p">(</span><span class="n">R_007D10_DC_HOT_PLUG_DETECT2_CONTROL</span><span class="p">,</span>
			       <span class="n">S_007D10_DC_HOT_PLUG_DETECT2_EN</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">rs600_asic_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rv515_mc_save</span> <span class="n">save</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status</span><span class="p">,</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_000E40_RBBM_STATUS</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">G_000E40_GUI_ACTIVE</span><span class="p">(</span><span class="n">status</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* Stops all mc clients */</span>
	<span class="n">rv515_mc_stop</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">save</span><span class="p">);</span>
	<span class="n">status</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_000E40_RBBM_STATUS</span><span class="p">);</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;(%s:%d) RBBM_STATUS=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">__LINE__</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>
	<span class="cm">/* stop CP */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CP_CSQ_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CP_RB_CNTL</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CP_RB_CNTL</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">|</span> <span class="n">RADEON_RB_RPTR_WR_ENA</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CP_RB_RPTR_WR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CP_RB_WPTR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CP_RB_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">pci_save_state</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">);</span>
	<span class="cm">/* disable bus mastering */</span>
	<span class="n">pci_clear_master</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="cm">/* reset GA+VAP */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_0000F0_RBBM_SOFT_RESET</span><span class="p">,</span> <span class="n">S_0000F0_SOFT_RESET_VAP</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
					<span class="n">S_0000F0_SOFT_RESET_GA</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
	<span class="n">RREG32</span><span class="p">(</span><span class="n">R_0000F0_RBBM_SOFT_RESET</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">500</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_0000F0_RBBM_SOFT_RESET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">status</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_000E40_RBBM_STATUS</span><span class="p">);</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;(%s:%d) RBBM_STATUS=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">__LINE__</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>
	<span class="cm">/* reset CP */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_0000F0_RBBM_SOFT_RESET</span><span class="p">,</span> <span class="n">S_0000F0_SOFT_RESET_CP</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
	<span class="n">RREG32</span><span class="p">(</span><span class="n">R_0000F0_RBBM_SOFT_RESET</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">500</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_0000F0_RBBM_SOFT_RESET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">status</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_000E40_RBBM_STATUS</span><span class="p">);</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;(%s:%d) RBBM_STATUS=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">__LINE__</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>
	<span class="cm">/* reset MC */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_0000F0_RBBM_SOFT_RESET</span><span class="p">,</span> <span class="n">S_0000F0_SOFT_RESET_MC</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
	<span class="n">RREG32</span><span class="p">(</span><span class="n">R_0000F0_RBBM_SOFT_RESET</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">500</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_0000F0_RBBM_SOFT_RESET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">status</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_000E40_RBBM_STATUS</span><span class="p">);</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;(%s:%d) RBBM_STATUS=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">__LINE__</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>
	<span class="cm">/* restore PCI &amp; busmastering */</span>
	<span class="n">pci_restore_state</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">);</span>
	<span class="cm">/* Check if GPU is idle */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">G_000E40_GA_BUSY</span><span class="p">(</span><span class="n">status</span><span class="p">)</span> <span class="o">||</span> <span class="n">G_000E40_VAP_BUSY</span><span class="p">(</span><span class="n">status</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to reset GPU</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;GPU reset succeed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">rv515_mc_resume</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">save</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * GART.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">rs600_gart_tlb_flush</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_MC</span><span class="p">(</span><span class="n">R_000100_MC_PT0_CNTL</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="n">C_000100_INVALIDATE_ALL_L1_TLBS</span> <span class="o">&amp;</span> <span class="n">C_000100_INVALIDATE_L2_CACHE</span><span class="p">;</span>
	<span class="n">WREG32_MC</span><span class="p">(</span><span class="n">R_000100_MC_PT0_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_MC</span><span class="p">(</span><span class="n">R_000100_MC_PT0_CNTL</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">S_000100_INVALIDATE_ALL_L1_TLBS</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="n">S_000100_INVALIDATE_L2_CACHE</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">WREG32_MC</span><span class="p">(</span><span class="n">R_000100_MC_PT0_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_MC</span><span class="p">(</span><span class="n">R_000100_MC_PT0_CNTL</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="n">C_000100_INVALIDATE_ALL_L1_TLBS</span> <span class="o">&amp;</span> <span class="n">C_000100_INVALIDATE_L2_CACHE</span><span class="p">;</span>
	<span class="n">WREG32_MC</span><span class="p">(</span><span class="n">R_000100_MC_PT0_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_MC</span><span class="p">(</span><span class="n">R_000100_MC_PT0_CNTL</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">rs600_gart_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">robj</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WARN</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;RS600 GART already initialized</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* Initialize common gart structure */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_gart_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">table_size</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">num_gpu_pages</span> <span class="o">*</span> <span class="mi">8</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">radeon_gart_table_vram_alloc</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rs600_gart_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">robj</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;No VRAM object for PCIE GART.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_gart_table_vram_pin</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">radeon_gart_restore</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Enable bus master */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_BUS_CNTL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">RS600_BUS_MASTER_DIS</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_BUS_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="cm">/* FIXME: setup default page */</span>
	<span class="n">WREG32_MC</span><span class="p">(</span><span class="n">R_000100_MC_PT0_CNTL</span><span class="p">,</span>
		  <span class="p">(</span><span class="n">S_000100_EFFECTIVE_L2_CACHE_SIZE</span><span class="p">(</span><span class="mi">6</span><span class="p">)</span> <span class="o">|</span>
		   <span class="n">S_000100_EFFECTIVE_L2_QUEUE_SIZE</span><span class="p">(</span><span class="mi">6</span><span class="p">)));</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">19</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32_MC</span><span class="p">(</span><span class="n">R_00016C_MC_PT0_CLIENT0_CNTL</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span>
			  <span class="n">S_00016C_ENABLE_TRANSLATION_MODE_OVERRIDE</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
			  <span class="n">S_00016C_SYSTEM_ACCESS_MODE_MASK</span><span class="p">(</span>
				  <span class="n">V_00016C_SYSTEM_ACCESS_MODE_NOT_IN_SYS</span><span class="p">)</span> <span class="o">|</span>
			  <span class="n">S_00016C_SYSTEM_APERTURE_UNMAPPED_ACCESS</span><span class="p">(</span>
				  <span class="n">V_00016C_SYSTEM_APERTURE_UNMAPPED_PASSTHROUGH</span><span class="p">)</span> <span class="o">|</span>
			  <span class="n">S_00016C_EFFECTIVE_L1_CACHE_SIZE</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span> <span class="o">|</span>
			  <span class="n">S_00016C_ENABLE_FRAGMENT_PROCESSING</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
			  <span class="n">S_00016C_EFFECTIVE_L1_QUEUE_SIZE</span><span class="p">(</span><span class="mi">3</span><span class="p">));</span>
	<span class="p">}</span>
	<span class="cm">/* enable first context */</span>
	<span class="n">WREG32_MC</span><span class="p">(</span><span class="n">R_000102_MC_PT0_CONTEXT0_CNTL</span><span class="p">,</span>
		  <span class="n">S_000102_ENABLE_PAGE_TABLE</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
		  <span class="n">S_000102_PAGE_TABLE_DEPTH</span><span class="p">(</span><span class="n">V_000102_PAGE_TABLE_FLAT</span><span class="p">));</span>

	<span class="cm">/* disable all other contexts */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">WREG32_MC</span><span class="p">(</span><span class="n">R_000102_MC_PT0_CONTEXT0_CNTL</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* setup the page table */</span>
	<span class="n">WREG32_MC</span><span class="p">(</span><span class="n">R_00012C_MC_PT0_CONTEXT0_FLAT_BASE_ADDR</span><span class="p">,</span>
		  <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">table_addr</span><span class="p">);</span>
	<span class="n">WREG32_MC</span><span class="p">(</span><span class="n">R_00013C_MC_PT0_CONTEXT0_FLAT_START_ADDR</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_start</span><span class="p">);</span>
	<span class="n">WREG32_MC</span><span class="p">(</span><span class="n">R_00014C_MC_PT0_CONTEXT0_FLAT_END_ADDR</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_end</span><span class="p">);</span>
	<span class="n">WREG32_MC</span><span class="p">(</span><span class="n">R_00011C_MC_PT0_CONTEXT0_DEFAULT_READ_ADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* System context maps to VRAM space */</span>
	<span class="n">WREG32_MC</span><span class="p">(</span><span class="n">R_000112_MC_PT0_SYSTEM_APERTURE_LOW_ADDR</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span><span class="p">);</span>
	<span class="n">WREG32_MC</span><span class="p">(</span><span class="n">R_000114_MC_PT0_SYSTEM_APERTURE_HIGH_ADDR</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_end</span><span class="p">);</span>

	<span class="cm">/* enable page tables */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_MC</span><span class="p">(</span><span class="n">R_000100_MC_PT0_CNTL</span><span class="p">);</span>
	<span class="n">WREG32_MC</span><span class="p">(</span><span class="n">R_000100_MC_PT0_CNTL</span><span class="p">,</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">|</span> <span class="n">S_000100_ENABLE_PT</span><span class="p">(</span><span class="mi">1</span><span class="p">)));</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_MC</span><span class="p">(</span><span class="n">R_000009_MC_CNTL1</span><span class="p">);</span>
	<span class="n">WREG32_MC</span><span class="p">(</span><span class="n">R_000009_MC_CNTL1</span><span class="p">,</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">|</span> <span class="n">S_000009_ENABLE_PAGE_TABLES</span><span class="p">(</span><span class="mi">1</span><span class="p">)));</span>
	<span class="n">rs600_gart_tlb_flush</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;PCIE GART of %uM enabled (table at 0x%016llX).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="p">(</span><span class="kt">unsigned</span><span class="p">)(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_size</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">),</span>
		 <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">table_addr</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">ready</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rs600_gart_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/* FIXME: disable out of gart access */</span>
	<span class="n">WREG32_MC</span><span class="p">(</span><span class="n">R_000100_MC_PT0_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_MC</span><span class="p">(</span><span class="n">R_000009_MC_CNTL1</span><span class="p">);</span>
	<span class="n">WREG32_MC</span><span class="p">(</span><span class="n">R_000009_MC_CNTL1</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">C_000009_ENABLE_PAGE_TABLES</span><span class="p">);</span>
	<span class="n">radeon_gart_table_vram_unpin</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rs600_gart_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">radeon_gart_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rs600_gart_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_gart_table_vram_free</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define R600_PTE_VALID     (1 &lt;&lt; 0)</span>
<span class="cp">#define R600_PTE_SYSTEM    (1 &lt;&lt; 1)</span>
<span class="cp">#define R600_PTE_SNOOPED   (1 &lt;&lt; 2)</span>
<span class="cp">#define R600_PTE_READABLE  (1 &lt;&lt; 5)</span>
<span class="cp">#define R600_PTE_WRITEABLE (1 &lt;&lt; 6)</span>

<span class="kt">int</span> <span class="nf">rs600_gart_set_page</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="kt">uint64_t</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ptr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">ptr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">i</span> <span class="o">&gt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">num_gpu_pages</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">addr</span> <span class="o">=</span> <span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFFFFFFFFF000ULL</span><span class="p">;</span>
	<span class="n">addr</span> <span class="o">|=</span> <span class="n">R600_PTE_VALID</span> <span class="o">|</span> <span class="n">R600_PTE_SYSTEM</span> <span class="o">|</span> <span class="n">R600_PTE_SNOOPED</span><span class="p">;</span>
	<span class="n">addr</span> <span class="o">|=</span> <span class="n">R600_PTE_READABLE</span> <span class="o">|</span> <span class="n">R600_PTE_WRITEABLE</span><span class="p">;</span>
	<span class="n">writeq</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">ptr</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">8</span><span class="p">));</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">rs600_irq_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">mode_int</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hpd1</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span>
		<span class="o">~</span><span class="n">S_007D08_DC_HOT_PLUG_DETECT1_INT_EN</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">hpd2</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span>
		<span class="o">~</span><span class="n">S_007D18_DC_HOT_PLUG_DETECT2_INT_EN</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">hdmi0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE2</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
		<span class="n">hdmi0</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_007408_HDMI0_AUDIO_PACKET_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span>
			<span class="o">~</span><span class="n">S_007408_HDMI0_AZ_FORMAT_WTRIG_MASK</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">hdmi0</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">installed</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WARN</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;Can&#39;t enable IRQ/MSI because no handler is installed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000040_GEN_INT_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">sw_int</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">S_000040_SW_INT_EN</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">gui_idle</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">S_000040_GUI_IDLE</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">crtc_vblank_int</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">||</span>
	    <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">pflip</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">mode_int</span> <span class="o">|=</span> <span class="n">S_006540_D1MODE_VBLANK_INT_MASK</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">crtc_vblank_int</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">||</span>
	    <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">pflip</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">mode_int</span> <span class="o">|=</span> <span class="n">S_006540_D2MODE_VBLANK_INT_MASK</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">hpd1</span> <span class="o">|=</span> <span class="n">S_007D08_DC_HOT_PLUG_DETECT1_INT_EN</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">hpd2</span> <span class="o">|=</span> <span class="n">S_007D18_DC_HOT_PLUG_DETECT2_INT_EN</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">afmt</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">hdmi0</span> <span class="o">|=</span> <span class="n">S_007408_HDMI0_AZ_FORMAT_WTRIG_MASK</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000040_GEN_INT_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_006540_DxMODE_INT_MASK</span><span class="p">,</span> <span class="n">mode_int</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL</span><span class="p">,</span> <span class="n">hpd1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL</span><span class="p">,</span> <span class="n">hpd2</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE2</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">R_007408_HDMI0_AUDIO_PACKET_CONTROL</span><span class="p">,</span> <span class="n">hdmi0</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">rs600_irq_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">irqs</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_000044_GEN_INT_STATUS</span><span class="p">);</span>
	<span class="kt">uint32_t</span> <span class="n">irq_mask</span> <span class="o">=</span> <span class="n">S_000044_SW_INT</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/* the interrupt works, but the status bit is permanently asserted */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">gui_idle</span> <span class="o">&amp;&amp;</span> <span class="n">radeon_gui_idle</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">gui_idle_acked</span><span class="p">)</span>
			<span class="n">irq_mask</span> <span class="o">|=</span> <span class="n">S_000044_GUI_IDLE_STAT</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">G_000044_DISPLAY_INT_STAT</span><span class="p">(</span><span class="n">irqs</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r500</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_007EDC_DISP_INTERRUPT_STATUS</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">G_007EDC_LB_D1_VBLANK_INTERRUPT</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r500</span><span class="p">.</span><span class="n">disp_int</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">R_006534_D1MODE_VBLANK_STATUS</span><span class="p">,</span>
				<span class="n">S_006534_D1MODE_VBLANK_ACK</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">G_007EDC_LB_D2_VBLANK_INTERRUPT</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r500</span><span class="p">.</span><span class="n">disp_int</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">R_006D34_D2MODE_VBLANK_STATUS</span><span class="p">,</span>
				<span class="n">S_006D34_D2MODE_VBLANK_ACK</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">G_007EDC_DC_HOT_PLUG_DETECT1_INTERRUPT</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r500</span><span class="p">.</span><span class="n">disp_int</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">S_007D08_DC_HOT_PLUG_DETECT1_INT_ACK</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">G_007EDC_DC_HOT_PLUG_DETECT2_INTERRUPT</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r500</span><span class="p">.</span><span class="n">disp_int</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">S_007D18_DC_HOT_PLUG_DETECT2_INT_ACK</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r500</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE2</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r500</span><span class="p">.</span><span class="n">hdmi0_status</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_007404_HDMI0_STATUS</span><span class="p">)</span> <span class="o">&amp;</span>
			<span class="n">S_007404_HDMI0_AZ_FORMAT_WTRIG</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">G_007404_HDMI0_AZ_FORMAT_WTRIG</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r500</span><span class="p">.</span><span class="n">hdmi0_status</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_007408_HDMI0_AUDIO_PACKET_CONTROL</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">S_007408_HDMI0_AZ_FORMAT_WTRIG_ACK</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">R_007408_HDMI0_AUDIO_PACKET_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r500</span><span class="p">.</span><span class="n">hdmi0_status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">irqs</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000044_GEN_INT_STATUS</span><span class="p">,</span> <span class="n">irqs</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">irqs</span> <span class="o">&amp;</span> <span class="n">irq_mask</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rs600_irq_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">hdmi0</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_007408_HDMI0_AUDIO_PACKET_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span>
		<span class="o">~</span><span class="n">S_007408_HDMI0_AZ_FORMAT_WTRIG_MASK</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_007408_HDMI0_AUDIO_PACKET_CONTROL</span><span class="p">,</span> <span class="n">hdmi0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000040_GEN_INT_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_006540_DxMODE_INT_MASK</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="cm">/* Wait and acknowledge irq */</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">rs600_irq_ack</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">rs600_irq_process</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">status</span><span class="p">,</span> <span class="n">msi_rearm</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">queue_hotplug</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">queue_hdmi</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="cm">/* reset gui idle ack.  the status bit is broken */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">gui_idle_acked</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">rs600_irq_ack</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">status</span> <span class="o">&amp;&amp;</span>
	    <span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r500</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">&amp;&amp;</span>
	    <span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r500</span><span class="p">.</span><span class="n">hdmi0_status</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">status</span> <span class="o">||</span>
	       <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r500</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">||</span>
	       <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r500</span><span class="p">.</span><span class="n">hdmi0_status</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* SW interrupt */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">G_000044_SW_INT</span><span class="p">(</span><span class="n">status</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">radeon_fence_process</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="cm">/* GUI idle */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">G_000040_GUI_IDLE</span><span class="p">(</span><span class="n">status</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">gui_idle_acked</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">gui_idle</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="n">wake_up</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">idle_queue</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="cm">/* Vertical blank interrupts */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">G_007EDC_LB_D1_VBLANK_INTERRUPT</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r500</span><span class="p">.</span><span class="n">disp_int</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">crtc_vblank_int</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="p">{</span>
				<span class="n">drm_handle_vblank</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">vblank_sync</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
				<span class="n">wake_up</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">vblank_queue</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">pflip</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span>
				<span class="n">radeon_crtc_handle_flip</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">G_007EDC_LB_D2_VBLANK_INTERRUPT</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r500</span><span class="p">.</span><span class="n">disp_int</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">crtc_vblank_int</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="p">{</span>
				<span class="n">drm_handle_vblank</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">vblank_sync</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
				<span class="n">wake_up</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">vblank_queue</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">pflip</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>
				<span class="n">radeon_crtc_handle_flip</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">G_007EDC_DC_HOT_PLUG_DETECT1_INTERRUPT</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r500</span><span class="p">.</span><span class="n">disp_int</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">queue_hotplug</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;HPD1</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">G_007EDC_DC_HOT_PLUG_DETECT2_INTERRUPT</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r500</span><span class="p">.</span><span class="n">disp_int</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">queue_hotplug</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;HPD2</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">G_007404_HDMI0_AZ_FORMAT_WTRIG</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">r500</span><span class="p">.</span><span class="n">hdmi0_status</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">queue_hdmi</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;HDMI0</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">status</span> <span class="o">=</span> <span class="n">rs600_irq_ack</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* reset gui idle ack.  the status bit is broken */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">gui_idle_acked</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">queue_hotplug</span><span class="p">)</span>
		<span class="n">schedule_work</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">hotplug_work</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">queue_hdmi</span><span class="p">)</span>
		<span class="n">schedule_work</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">audio_work</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">msi_enabled</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">CHIP_RS600</span>:
		<span class="k">case</span> <span class="n">CHIP_RS690</span>:
		<span class="k">case</span> <span class="n">CHIP_RS740</span>:
			<span class="n">msi_rearm</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_BUS_CNTL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">RS600_MSI_REARM</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_BUS_CNTL</span><span class="p">,</span> <span class="n">msi_rearm</span><span class="p">);</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_BUS_CNTL</span><span class="p">,</span> <span class="n">msi_rearm</span> <span class="o">|</span> <span class="n">RS600_MSI_REARM</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_MSI_REARM_EN</span><span class="p">,</span> <span class="n">RV370_MSI_REARM_EN</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">u32</span> <span class="nf">rs600_get_vblank_counter</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">crtc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">crtc</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_0060A4_D1CRTC_STATUS_FRAME_COUNT</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_0068A4_D2CRTC_STATUS_FRAME_COUNT</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">rs600_mc_wait_for_idle</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">G_000000_MC_IDLE</span><span class="p">(</span><span class="n">RREG32_MC</span><span class="p">(</span><span class="n">R_000000_MC_STATUS</span><span class="p">)))</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rs600_gpu_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">r420_pipes_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Wait for mc idle */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rs600_mc_wait_for_idle</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Wait MC idle timeout before updating MC.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rs600_mc_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">base</span><span class="p">;</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">aper_base</span> <span class="o">=</span> <span class="n">pci_resource_start</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">aper_size</span> <span class="o">=</span> <span class="n">pci_resource_len</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_is_ddr</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_width</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">real_vram_size</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CONFIG_MEMSIZE</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">mc_vram_size</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">real_vram_size</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">visible_vram_size</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">aper_size</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">igp_sideport_enabled</span> <span class="o">=</span> <span class="n">radeon_atombios_sideport_present</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">base</span> <span class="o">=</span> <span class="n">RREG32_MC</span><span class="p">(</span><span class="n">R_000004_MC_FB_LOCATION</span><span class="p">);</span>
	<span class="n">base</span> <span class="o">=</span> <span class="n">G_000004_MC_FB_START</span><span class="p">(</span><span class="n">base</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">radeon_vram_location</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">,</span> <span class="n">base</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_base_align</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">radeon_gtt_location</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">);</span>
	<span class="n">radeon_update_bandwidth_info</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rs600_bandwidth_update</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode0</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode1</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">d1mode_priority_a_cnt</span><span class="p">,</span> <span class="n">d2mode_priority_a_cnt</span><span class="p">;</span>
	<span class="cm">/* FIXME: implement full support */</span>

	<span class="n">radeon_update_display_priority</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">enabled</span><span class="p">)</span>
		<span class="n">mode0</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">mode</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">enabled</span><span class="p">)</span>
		<span class="n">mode1</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">mode</span><span class="p">;</span>

	<span class="n">rs690_line_buffer_adjust</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">mode0</span><span class="p">,</span> <span class="n">mode1</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">disp_priority</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">d1mode_priority_a_cnt</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_006548_D1MODE_PRIORITY_A_CNT</span><span class="p">);</span>
		<span class="n">d2mode_priority_a_cnt</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_006D48_D2MODE_PRIORITY_A_CNT</span><span class="p">);</span>
		<span class="n">d1mode_priority_a_cnt</span> <span class="o">|=</span> <span class="n">S_006548_D1MODE_PRIORITY_A_ALWAYS_ON</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="n">d2mode_priority_a_cnt</span> <span class="o">|=</span> <span class="n">S_006D48_D2MODE_PRIORITY_A_ALWAYS_ON</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">R_006548_D1MODE_PRIORITY_A_CNT</span><span class="p">,</span> <span class="n">d1mode_priority_a_cnt</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">R_00654C_D1MODE_PRIORITY_B_CNT</span><span class="p">,</span> <span class="n">d1mode_priority_a_cnt</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">R_006D48_D2MODE_PRIORITY_A_CNT</span><span class="p">,</span> <span class="n">d2mode_priority_a_cnt</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">R_006D4C_D2MODE_PRIORITY_B_CNT</span><span class="p">,</span> <span class="n">d2mode_priority_a_cnt</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">uint32_t</span> <span class="nf">rs600_mc_rreg</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000070_MC_IND_INDEX</span><span class="p">,</span> <span class="n">S_000070_MC_IND_ADDR</span><span class="p">(</span><span class="n">reg</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">S_000070_MC_IND_CITF_ARB0</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_000074_MC_IND_DATA</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rs600_mc_wreg</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">v</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000070_MC_IND_INDEX</span><span class="p">,</span> <span class="n">S_000070_MC_IND_ADDR</span><span class="p">(</span><span class="n">reg</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">S_000070_MC_IND_CITF_ARB0</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="n">S_000070_MC_IND_WR_EN</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000074_MC_IND_DATA</span><span class="p">,</span> <span class="n">v</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rs600_debugfs</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r100_debugfs_rbbm_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Failed to register debugfs file for RBBM !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rs600_set_safe_registers</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r300</span><span class="p">.</span><span class="n">reg_safe_bm</span> <span class="o">=</span> <span class="n">rs600_reg_safe_bm</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r300</span><span class="p">.</span><span class="n">reg_safe_bm_size</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rs600_reg_safe_bm</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rs600_mc_program</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rv515_mc_save</span> <span class="n">save</span><span class="p">;</span>

	<span class="cm">/* Stops all mc clients */</span>
	<span class="n">rv515_mc_stop</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">save</span><span class="p">);</span>

	<span class="cm">/* Wait for mc idle */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rs600_mc_wait_for_idle</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Wait MC idle timeout before updating MC.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* FIXME: What does AGP means for such chipset ? */</span>
	<span class="n">WREG32_MC</span><span class="p">(</span><span class="n">R_000005_MC_AGP_LOCATION</span><span class="p">,</span> <span class="mh">0x0FFFFFFF</span><span class="p">);</span>
	<span class="n">WREG32_MC</span><span class="p">(</span><span class="n">R_000006_AGP_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32_MC</span><span class="p">(</span><span class="n">R_000007_AGP_BASE_2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="cm">/* Program MC */</span>
	<span class="n">WREG32_MC</span><span class="p">(</span><span class="n">R_000004_MC_FB_LOCATION</span><span class="p">,</span>
			<span class="n">S_000004_MC_FB_START</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">S_000004_MC_FB_TOP</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_end</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000134_HDP_FB_LOCATION</span><span class="p">,</span>
		<span class="n">S_000134_HDP_FB_START</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">));</span>

	<span class="n">rv515_mc_resume</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">save</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rs600_startup</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">rs600_mc_program</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Resume clock */</span>
	<span class="n">rv515_clock_startup</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Initialize GPU configuration (# pipes, ...) */</span>
	<span class="n">rs600_gpu_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Initialize GART (initialize after TTM so we can allocate</span>
<span class="cm">	 * memory through TTM but finalize after TTM) */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">rs600_gart_enable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* allocate wb buffer */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_wb_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_fence_driver_start_ring</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed initializing CP fences (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Enable IRQ */</span>
	<span class="n">rs600_irq_set</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r300</span><span class="p">.</span><span class="n">hdp_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_HOST_PATH_CNTL</span><span class="p">);</span>
	<span class="cm">/* 1M ring buffer */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cp_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mi">1024</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed initializing CP (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ib_pool_start</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ib_ring_tests</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">r600_audio_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed initializing audio</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">rs600_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* Make sur GART are not working */</span>
	<span class="n">rs600_gart_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Resume clock before doing reset */</span>
	<span class="n">rv515_clock_startup</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Reset gpu before posting otherwise ATOM will enter infinite loop */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_asic_reset</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">RREG32</span><span class="p">(</span><span class="n">R_000E40_RBBM_STATUS</span><span class="p">),</span>
			<span class="n">RREG32</span><span class="p">(</span><span class="n">R_0007C0_CP_STAT</span><span class="p">));</span>
	<span class="p">}</span>
	<span class="cm">/* post */</span>
	<span class="n">atom_asic_init</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">atom_context</span><span class="p">);</span>
	<span class="cm">/* Resume clock after posting */</span>
	<span class="n">rv515_clock_startup</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Initialize surface registers */</span>
	<span class="n">radeon_surface_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">rs600_startup</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">rs600_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">radeon_ib_pool_suspend</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r600_audio_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r100_cp_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_wb_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rs600_irq_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rs600_gart_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rs600_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">r600_audio_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r100_cp_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_wb_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r100_ib_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_gem_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rs600_gart_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_irq_kms_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_fence_driver_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_bo_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_atombios_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">rs600_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* Disable VGA */</span>
	<span class="n">rv515_vga_render_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Initialize scratch registers */</span>
	<span class="n">radeon_scratch_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Initialize surface registers */</span>
	<span class="n">radeon_surface_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* restore some register to sane defaults */</span>
	<span class="n">r100_restore_sanity</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* BIOS */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">radeon_get_bios</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_AVIVO</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">is_atom_bios</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_atombios_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Expecting atombios for RS600 GPU</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* Reset gpu before posting otherwise ATOM will enter infinite loop */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_asic_reset</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">RREG32</span><span class="p">(</span><span class="n">R_000E40_RBBM_STATUS</span><span class="p">),</span>
			<span class="n">RREG32</span><span class="p">(</span><span class="n">R_0007C0_CP_STAT</span><span class="p">));</span>
	<span class="p">}</span>
	<span class="cm">/* check if cards are posted or not */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_boot_test_post_card</span><span class="p">(</span><span class="n">rdev</span><span class="p">)</span> <span class="o">==</span> <span class="nb">false</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/* Initialize clocks */</span>
	<span class="n">radeon_get_clock_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">);</span>
	<span class="cm">/* initialize memory controller */</span>
	<span class="n">rs600_mc_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rs600_debugfs</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Fence driver */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_fence_driver_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_irq_kms_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="cm">/* Memory manager */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">rs600_gart_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">rs600_set_safe_registers</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ib_pool_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;IB initialization failed (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">rs600_startup</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Somethings want wront with the accel init stop accel */</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Disabling GPU acceleration</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">r100_cp_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">radeon_wb_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">r100_ib_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">rs600_gart_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">radeon_irq_kms_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
