m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/simulation/modelsim
Eprogram_counter_32_bit
Z1 w1624979771
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
R0
Z6 8/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl
Z7 F/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl
l0
L8 1
V]XM6><?E];2L@`3DfF8mh2
!s100 jO_j0o>@zZNAHI912cJF90
Z8 OV;C;2020.1;71
31
Z9 !s110 1626380143
!i10b 1
Z10 !s108 1626380143.000000
Z11 !s90 -reportprogress|300|-93|-work|work|/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl|
!s107 /home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1 CvgOpt 0
Abhv
R2
R3
R4
R5
DEx4 work 22 program_counter_32_bit 0 22 ]XM6><?E];2L@`3DfF8mh2
!i122 0
l23
L20 21
V<lV=3@c@ib>jaNMKl4^VR1
!s100 <@S22Fg1PGj5S1V2DM]Lz3
R8
31
R9
!i10b 1
R10
R11
Z14 !s107 /home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl|
!i113 1
R12
R13
