

================================================================
== Vitis HLS Report for 'C_IO_L3_in_x0'
================================================================
* Date:           Sun Sep 18 03:37:13 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     6633|    52665|  22.108 us|  0.176 ms|  6633|  52665|     none|
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+--------------+-----------+-----------+-------+----------+
        |                               |  Latency (cycles) |   Iteration  |  Initiation Interval  |  Trip |          |
        |           Loop Name           |   min   |   max   |    Latency   |  achieved |   target  | Count | Pipelined|
        +-------------------------------+---------+---------+--------------+-----------+-----------+-------+----------+
        |- C_IO_L3_in_x0_loop_1         |     6632|    52664|  1658 ~ 13166|          -|          -|      4|        no|
        | + C_IO_L3_in_x0_loop_2        |     1656|    13164|    276 ~ 2194|          -|          -|      6|        no|
        |  ++ C_IO_L3_in_x0_loop_3      |      274|     2192|           274|          -|          -|  1 ~ 8|        no|
        |   +++ C_IO_L3_in_x0_loop_4    |      272|      272|            34|          -|          -|      8|        no|
        |    ++++ C_IO_L3_in_x0_loop_5  |       32|       32|             2|          -|          -|     16|        no|
        +-------------------------------+---------+---------+--------------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_local_out, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_local_out, void @empty_708, i32 0, i32 0, void @empty_1340, i32 0, i32 0, void @empty_1340, void @empty_1340, void @empty_1340, i32 0, i32 0, i32 0, i32 0, void @empty_1340, void @empty_1340"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_in, void @empty_708, i32 0, i32 0, void @empty_1340, i32 0, i32 0, void @empty_1340, void @empty_1340, void @empty_1340, i32 0, i32 0, i32 0, i32 0, void @empty_1340, void @empty_1340"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%br_ln2996 = br void" [./dut.cpp:2996]   --->   Operation 11 'br' 'br_ln2996' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.57>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%c0_V = phi i3 %add_ln691, void, i3 0, void"   --->   Operation 12 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %c0_V, i3 1"   --->   Operation 13 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.49ns)   --->   "%icmp_ln890 = icmp_eq  i3 %c0_V, i3 4"   --->   Operation 14 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln2996 = br i1 %icmp_ln890, void %.split8, void" [./dut.cpp:2996]   --->   Operation 16 'br' 'br_ln2996' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln2996 = specloopname void @_ssdm_op_SpecLoopName, void @empty_508" [./dut.cpp:2996]   --->   Operation 17 'specloopname' 'specloopname_ln2996' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.38ns)   --->   "%br_ln2997 = br void" [./dut.cpp:2997]   --->   Operation 18 'br' 'br_ln2997' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln3020 = ret" [./dut.cpp:3020]   --->   Operation 19 'ret' 'ret_ln3020' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%c1_V = phi i3 %add_ln691_1128, void %.loopexit, i3 0, void %.split8"   --->   Operation 20 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.57ns)   --->   "%add_ln691_1128 = add i3 %c1_V, i3 1"   --->   Operation 21 'add' 'add_ln691_1128' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.49ns)   --->   "%icmp_ln890_1157 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 22 'icmp' 'icmp_ln890_1157' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln2997 = br i1 %icmp_ln890_1157, void %.split6, void" [./dut.cpp:2997]   --->   Operation 24 'br' 'br_ln2997' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln2997 = specloopname void @_ssdm_op_SpecLoopName, void @empty_414" [./dut.cpp:2997]   --->   Operation 25 'specloopname' 'specloopname_ln2997' <Predicate = (!icmp_ln890_1157)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %c1_V, i3 0"   --->   Operation 26 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln890_1157)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.70ns)   --->   "%add_i_i42_cast = sub i6 41, i6 %p_shl"   --->   Operation 27 'sub' 'add_i_i42_cast' <Predicate = (!icmp_ln890_1157)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.38ns)   --->   "%br_ln3000 = br void" [./dut.cpp:3000]   --->   Operation 28 'br' 'br_ln3000' <Predicate = (!icmp_ln890_1157)> <Delay = 0.38>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 29 'br' 'br_ln0' <Predicate = (icmp_ln890_1157)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%c3 = phi i4 0, void %.split6, i4 %c3_18, void"   --->   Operation 30 'phi' 'c3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.65ns)   --->   "%icmp_ln3000 = icmp_eq  i4 %c3, i4 8" [./dut.cpp:3000]   --->   Operation 31 'icmp' 'icmp_ln3000' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4"   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.70ns)   --->   "%c3_18 = add i4 %c3, i4 1" [./dut.cpp:3000]   --->   Operation 33 'add' 'c3_18' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln3000 = br i1 %icmp_ln3000, void %.split4, void %.loopexit" [./dut.cpp:3000]   --->   Operation 34 'br' 'br_ln3000' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_413"   --->   Operation 35 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln3000)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i4 %c3"   --->   Operation 36 'zext' 'zext_ln886' <Predicate = (!icmp_ln3000)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.61ns)   --->   "%icmp_ln886 = icmp_ugt  i6 %zext_ln886, i6 %add_i_i42_cast"   --->   Operation 37 'icmp' 'icmp_ln886' <Predicate = (!icmp_ln3000)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln3001 = br i1 %icmp_ln886, void %.preheader.preheader, void %.loopexit" [./dut.cpp:3001]   --->   Operation 38 'br' 'br_ln3001' <Predicate = (!icmp_ln3000)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 39 'br' 'br_ln890' <Predicate = (!icmp_ln3000 & !icmp_ln886)> <Delay = 0.38>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 40 'br' 'br_ln0' <Predicate = (icmp_ln886) | (icmp_ln3000)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.70>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%c4_V = phi i4 %add_ln691_1129, void, i4 0, void %.preheader.preheader"   --->   Operation 41 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.70ns)   --->   "%add_ln691_1129 = add i4 %c4_V, i4 1"   --->   Operation 42 'add' 'add_ln691_1129' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.65ns)   --->   "%icmp_ln890_1158 = icmp_eq  i4 %c4_V, i4 8"   --->   Operation 43 'icmp' 'icmp_ln890_1158' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln3004 = br i1 %icmp_ln890_1158, void %.split2, void" [./dut.cpp:3004]   --->   Operation 45 'br' 'br_ln3004' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln3004 = specloopname void @_ssdm_op_SpecLoopName, void @empty_412" [./dut.cpp:3004]   --->   Operation 46 'specloopname' 'specloopname_ln3004' <Predicate = (!icmp_ln890_1158)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.38ns)   --->   "%br_ln3007 = br void" [./dut.cpp:3007]   --->   Operation 47 'br' 'br_ln3007' <Predicate = (!icmp_ln890_1158)> <Delay = 0.38>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 48 'br' 'br_ln0' <Predicate = (icmp_ln890_1158)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.70>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_1130, void %.split, i5 0, void %.split2"   --->   Operation 49 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.70ns)   --->   "%add_ln691_1130 = add i5 %c5_V, i5 1"   --->   Operation 50 'add' 'add_ln691_1130' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.63ns)   --->   "%icmp_ln890_1159 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 51 'icmp' 'icmp_ln890_1159' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 52 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln3007 = br i1 %icmp_ln890_1159, void %.split, void" [./dut.cpp:3007]   --->   Operation 53 'br' 'br_ln3007' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 54 'br' 'br_ln0' <Predicate = (icmp_ln890_1159)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_411" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 55 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (1.21ns)   --->   "%tmp = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_in" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'read' 'tmp' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 57 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_C_local_out, i512 %tmp" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 57 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 58 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c0.V') with incoming values : ('add_ln691') [8]  (0.387 ns)

 <State 2>: 0.572ns
The critical path consists of the following:
	'phi' operation ('c0.V') with incoming values : ('add_ln691') [8]  (0 ns)
	'add' operation ('add_ln691') [9]  (0.572 ns)

 <State 3>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c1.V') with incoming values : ('add_ln691_1128') [17]  (0 ns)
	'sub' operation ('add_i_i42_cast') [25]  (0.706 ns)

 <State 4>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c3') with incoming values : ('c3', ./dut.cpp:3000) [28]  (0 ns)
	'add' operation ('c3', ./dut.cpp:3000) [31]  (0.708 ns)

 <State 5>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c4.V') with incoming values : ('add_ln691_1129') [41]  (0 ns)
	'add' operation ('add_ln691_1129') [42]  (0.708 ns)

 <State 6>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1130') [50]  (0 ns)
	'add' operation ('add_ln691_1130') [51]  (0.707 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_C_in' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [57]  (1.22 ns)
	fifo write on port 'fifo_C_local_out' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [58]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
