Test case 3

Optimisations:
  Iverilog: 
  Verilator: -fno-gate -O3
  CXXRTL: -O2
  Xcelium: 
  Verilator_SV2V: -fno-table -O3

Inputs:
  rst = 0
  in_d = 61
  clk = 0

Mismatched outputs:
  cnt:
    Verilator=0011
    Verilator_SV2V=0011
    Iverilog=0011
    CXXRTL=1000
    Xcelium=0011
