{"top":"global.DesignTop",
"namespaces":{
  "global":{
    "modules":{
      "DesignTop":{
        "type":["Record",{
          "in":"BitIn",
          "out":"Bit"
        }],
        "instances":{
          "io1_out":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","o"]}
          },
          "io1in_in":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","i"]}
          },
          "reg1":{
            "genref":"coreir.bitreg",
            "genargs":{"clr":["Bool",false], "en":["Bool",false], "rst":["Bool",false]},
            "modargs":{"init":["Bool",false]}
          },
          "xor1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "lut_value":[["BitVector",8],102]}
          }
        },
        "connections":[
          ["io1_out.in","reg1.out"],
          ["io1in_in.out","xor1_lut_bitPE.bit.in.0"],
          ["reg1.in","xor1_lut_bitPE.bit.out"]
        ]
      }
    }
  }
}
}