Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Reading design: Hardware_Test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Hardware_Test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Hardware_Test"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : Hardware_Test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Hardware_Tests_DidgilentSpartan6\Neuer Ordner\Profibus_HardwareTest\uart.vhd" into library work
Parsing entity <uart>.
Parsing architecture <logic> of entity <uart>.
Parsing VHDL file "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Hardware_Tests_DidgilentSpartan6\Neuer Ordner\Profibus_HardwareTest\Read_Write.vhd" into library work
Parsing entity <Read_Write>.
Parsing architecture <Behavioral> of entity <read_write>.
Parsing VHDL file "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Hardware_Tests_DidgilentSpartan6\Neuer Ordner\Profibus_HardwareTest\Profibus_Constants.vhd" into library work
Parsing package <Profibus_Constants>.
Parsing package body <Profibus_Constants>.
Parsing VHDL file "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Hardware_Tests_DidgilentSpartan6\Neuer Ordner\Profibus_HardwareTest\neg_flanke_puls.vhd" into library work
Parsing entity <neg_flanke_puls>.
Parsing architecture <Behavioral> of entity <neg_flanke_puls>.
Parsing VHDL file "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Hardware_Tests_DidgilentSpartan6\Neuer Ordner\Profibus_HardwareTest\Profibus_UART.vhd" into library work
Parsing entity <Profibus_UART>.
Parsing architecture <Behavioral> of entity <profibus_uart>.
WARNING:HDLCompiler:946 - "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Hardware_Tests_DidgilentSpartan6\Neuer Ordner\Profibus_HardwareTest\Profibus_UART.vhd" Line 126: Actual for formal port reset_n is neither a static name nor a globally static expression
Parsing VHDL file "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Hardware_Tests_DidgilentSpartan6\Neuer Ordner\Profibus_HardwareTest\Profibus_Transmitter.vhd" into library work
Parsing entity <Profibus_Transmitter>.
Parsing architecture <Behavioral> of entity <profibus_transmitter>.
Parsing VHDL file "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Hardware_Tests_DidgilentSpartan6\Neuer Ordner\Profibus_HardwareTest\Profibus_Recieve.vhd" into library work
Parsing entity <Profibus_Recieve>.
Parsing architecture <Behavioral> of entity <profibus_recieve>.
Parsing VHDL file "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Hardware_Tests_DidgilentSpartan6\Neuer Ordner\Profibus_HardwareTest\UART_TX_CTRL.vhd" into library work
Parsing entity <UART_TX_CTRL>.
Parsing architecture <Behavioral> of entity <uart_tx_ctrl>.
Parsing VHDL file "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Hardware_Tests_DidgilentSpartan6\Neuer Ordner\Profibus_HardwareTest\Profibus_Unit.vhd" into library work
Parsing entity <Profibus_Unit>.
Parsing architecture <Behavioral> of entity <profibus_unit>.
Parsing VHDL file "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Hardware_Tests_DidgilentSpartan6\Neuer Ordner\Profibus_HardwareTest\Hardware_Test.vhd" into library work
Parsing entity <Hardware_Test>.
Parsing architecture <Behavioral> of entity <hardware_test>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Hardware_Test> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Hardware_Tests_DidgilentSpartan6\Neuer Ordner\Profibus_HardwareTest\Hardware_Test.vhd" Line 75: Using initial value '0' for send_telegram since it is never assigned

Elaborating entity <Profibus_Unit> (architecture <Behavioral>) from library <work>.

Elaborating entity <Profibus_Recieve> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Hardware_Tests_DidgilentSpartan6\Neuer Ordner\Profibus_HardwareTest\Profibus_Recieve.vhd" Line 266. Case statement is complete. others clause is never selected

Elaborating entity <Profibus_Transmitter> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Hardware_Tests_DidgilentSpartan6\Neuer Ordner\Profibus_HardwareTest\Profibus_Transmitter.vhd" Line 324. Case statement is complete. others clause is never selected

Elaborating entity <Profibus_UART> (architecture <Behavioral>) from library <work>.

Elaborating entity <neg_flanke_puls> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Hardware_Tests_DidgilentSpartan6\Neuer Ordner\Profibus_HardwareTest\neg_flanke_puls.vhd" Line 55. Case statement is complete. others clause is never selected

Elaborating entity <Read_Write> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Hardware_Tests_DidgilentSpartan6\Neuer Ordner\Profibus_HardwareTest\Read_Write.vhd" Line 57. Case statement is complete. others clause is never selected

Elaborating entity <uart> (architecture <logic>) with generics from library <work>.
WARNING:HDLCompiler:92 - "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Hardware_Tests_DidgilentSpartan6\Neuer Ordner\Profibus_HardwareTest\uart.vhd" Line 106: os_pulse should be on the sensitivity list of the process

Elaborating entity <UART_TX_CTRL> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Hardware_Tests_DidgilentSpartan6\Neuer Ordner\Profibus_HardwareTest\UART_TX_CTRL.vhd" Line 97. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Hardware_Test>.
    Related source file is "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Hardware_Tests_DidgilentSpartan6\Neuer Ordner\Profibus_HardwareTest\Hardware_Test.vhd".
WARNING:Xst:647 - Input <in_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Hardware_Tests_DidgilentSpartan6\Neuer Ordner\Profibus_HardwareTest\Hardware_Test.vhd" line 90: Output port <type_r> of the instance <Inst_Profibus_Unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Hardware_Tests_DidgilentSpartan6\Neuer Ordner\Profibus_HardwareTest\Hardware_Test.vhd" line 90: Output port <DA_r> of the instance <Inst_Profibus_Unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Hardware_Tests_DidgilentSpartan6\Neuer Ordner\Profibus_HardwareTest\Hardware_Test.vhd" line 90: Output port <SA_r> of the instance <Inst_Profibus_Unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Hardware_Tests_DidgilentSpartan6\Neuer Ordner\Profibus_HardwareTest\Hardware_Test.vhd" line 90: Output port <LE_r> of the instance <Inst_Profibus_Unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Hardware_Tests_DidgilentSpartan6\Neuer Ordner\Profibus_HardwareTest\Hardware_Test.vhd" line 90: Output port <FCS_r> of the instance <Inst_Profibus_Unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Hardware_Tests_DidgilentSpartan6\Neuer Ordner\Profibus_HardwareTest\Hardware_Test.vhd" line 90: Output port <PDU_r> of the instance <Inst_Profibus_Unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Hardware_Tests_DidgilentSpartan6\Neuer Ordner\Profibus_HardwareTest\Hardware_Test.vhd" line 90: Output port <PDU_count_r> of the instance <Inst_Profibus_Unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Hardware_Tests_DidgilentSpartan6\Neuer Ordner\Profibus_HardwareTest\Hardware_Test.vhd" line 90: Output port <telegram_busy> of the instance <Inst_Profibus_Unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Hardware_Tests_DidgilentSpartan6\Neuer Ordner\Profibus_HardwareTest\Hardware_Test.vhd" line 90: Output port <PDU_RAM_en_r> of the instance <Inst_Profibus_Unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Hardware_Tests_DidgilentSpartan6\Neuer Ordner\Profibus_HardwareTest\Hardware_Test.vhd" line 118: Output port <READY> of the instance <Inst_UART_TX_CTRL> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <c>.
    Found 8-bit register for signal <data>.
    Found 1-bit register for signal <send>.
    Found 32-bit adder for signal <c[31]_GND_3_o_add_4_OUT> created at line 140.
    Found 32-bit comparator greater for signal <c[31]_GND_3_o_LessThan_1_o> created at line 129
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Hardware_Test> synthesized.

Synthesizing Unit <Profibus_Unit>.
    Related source file is "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Hardware_Tests_DidgilentSpartan6\Neuer Ordner\Profibus_HardwareTest\Profibus_Unit.vhd".
    Summary:
	no macro.
Unit <Profibus_Unit> synthesized.

Synthesizing Unit <Profibus_Recieve>.
    Related source file is "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Hardware_Tests_DidgilentSpartan6\Neuer Ordner\Profibus_HardwareTest\Profibus_Recieve.vhd".
    Found 1-bit register for signal <idle_o>.
    Found 8-bit register for signal <counter>.
    Found 8-bit register for signal <fcs>.
    Found 32-bit register for signal <timer>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <PDU_RAM_Enable>.
    Found 1-bit register for signal <detect>.
    Found 8-bit register for signal <type_o>.
    Found 8-bit register for signal <DA_o>.
    Found 8-bit register for signal <SA_o>.
    Found 8-bit register for signal <FC_o>.
    Found 8-bit register for signal <FCS_o>.
    Found 8-bit register for signal <le_s>.
    Found 8-bit register for signal <LE_o>.
    Found 8-bit register for signal <PDU_o>.
    Found 8-bit register for signal <PDU_Count>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 24                                             |
    | Transitions        | 87                                             |
    | Inputs             | 11                                             |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <timer[31]_GND_7_o_add_0_OUT> created at line 1241.
    Found 8-bit adder for signal <counter[7]_GND_7_o_add_52_OUT> created at line 1241.
    Found 8-bit adder for signal <fcs[7]_datain[7]_add_54_OUT> created at line 235.
    Found 8-bit subtractor for signal <GND_7_o_GND_7_o_sub_35_OUT<7:0>> created at line 1308.
    Found 32-bit comparator greater for signal <n0001> created at line 75
    Found 8-bit comparator equal for signal <le_s[7]_datain[7]_equal_25_o> created at line 147
    Found 8-bit comparator greater for signal <counter[7]_GND_7_o_LessThan_36_o> created at line 188
    Found 8-bit comparator greater for signal <counter[7]_GND_7_o_LessThan_54_o> created at line 234
    Found 8-bit comparator equal for signal <fcs[7]_datain[7]_equal_56_o> created at line 238
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 123 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  45 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Profibus_Recieve> synthesized.

Synthesizing Unit <Profibus_Transmitter>.
    Related source file is "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Hardware_Tests_DidgilentSpartan6\Neuer Ordner\Profibus_HardwareTest\Profibus_Transmitter.vhd".
        baud_rate = 19200
    Found 8-bit register for signal <counter>.
    Found 8-bit register for signal <fcs>.
    Found 8-bit register for signal <RAM1<0>>.
    Found 8-bit register for signal <RAM1<1>>.
    Found 8-bit register for signal <RAM1<2>>.
    Found 8-bit register for signal <RAM1<3>>.
    Found 8-bit register for signal <RAM1<4>>.
    Found 8-bit register for signal <RAM1<5>>.
    Found 8-bit register for signal <RAM1<6>>.
    Found 8-bit register for signal <RAM1<7>>.
    Found 8-bit register for signal <RAM1<8>>.
    Found 8-bit register for signal <RAM1<9>>.
    Found 8-bit register for signal <RAM1<10>>.
    Found 8-bit register for signal <RAM1<11>>.
    Found 8-bit register for signal <RAM1<12>>.
    Found 8-bit register for signal <RAM1<13>>.
    Found 8-bit register for signal <RAM1<14>>.
    Found 8-bit register for signal <RAM1<15>>.
    Found 8-bit register for signal <RAM1<16>>.
    Found 8-bit register for signal <RAM1<17>>.
    Found 8-bit register for signal <RAM1<18>>.
    Found 8-bit register for signal <RAM1<19>>.
    Found 8-bit register for signal <RAM1<20>>.
    Found 8-bit register for signal <RAM1<21>>.
    Found 8-bit register for signal <RAM1<22>>.
    Found 8-bit register for signal <RAM1<23>>.
    Found 8-bit register for signal <RAM1<24>>.
    Found 8-bit register for signal <RAM1<25>>.
    Found 8-bit register for signal <RAM1<26>>.
    Found 8-bit register for signal <RAM1<27>>.
    Found 8-bit register for signal <RAM1<28>>.
    Found 8-bit register for signal <RAM1<29>>.
    Found 8-bit register for signal <RAM1<30>>.
    Found 8-bit register for signal <RAM1<31>>.
    Found 8-bit register for signal <RAM1<32>>.
    Found 8-bit register for signal <RAM1<33>>.
    Found 8-bit register for signal <RAM1<34>>.
    Found 8-bit register for signal <RAM1<35>>.
    Found 8-bit register for signal <RAM1<36>>.
    Found 8-bit register for signal <RAM1<37>>.
    Found 8-bit register for signal <RAM1<38>>.
    Found 8-bit register for signal <RAM1<39>>.
    Found 8-bit register for signal <RAM1<40>>.
    Found 8-bit register for signal <RAM1<41>>.
    Found 8-bit register for signal <RAM1<42>>.
    Found 8-bit register for signal <RAM1<43>>.
    Found 8-bit register for signal <RAM1<44>>.
    Found 8-bit register for signal <RAM1<45>>.
    Found 8-bit register for signal <RAM1<46>>.
    Found 8-bit register for signal <RAM1<47>>.
    Found 8-bit register for signal <RAM1<48>>.
    Found 8-bit register for signal <RAM1<49>>.
    Found 8-bit register for signal <RAM1<50>>.
    Found 8-bit register for signal <RAM1<51>>.
    Found 8-bit register for signal <RAM1<52>>.
    Found 8-bit register for signal <RAM1<53>>.
    Found 8-bit register for signal <RAM1<54>>.
    Found 8-bit register for signal <RAM1<55>>.
    Found 8-bit register for signal <RAM1<56>>.
    Found 8-bit register for signal <RAM1<57>>.
    Found 8-bit register for signal <RAM1<58>>.
    Found 8-bit register for signal <RAM1<59>>.
    Found 8-bit register for signal <RAM1<60>>.
    Found 8-bit register for signal <RAM1<61>>.
    Found 8-bit register for signal <RAM1<62>>.
    Found 8-bit register for signal <RAM1<63>>.
    Found 8-bit register for signal <RAM1<64>>.
    Found 8-bit register for signal <RAM1<65>>.
    Found 8-bit register for signal <RAM1<66>>.
    Found 8-bit register for signal <RAM1<67>>.
    Found 8-bit register for signal <RAM1<68>>.
    Found 8-bit register for signal <RAM1<69>>.
    Found 8-bit register for signal <RAM1<70>>.
    Found 8-bit register for signal <RAM1<71>>.
    Found 8-bit register for signal <RAM1<72>>.
    Found 8-bit register for signal <RAM1<73>>.
    Found 8-bit register for signal <RAM1<74>>.
    Found 8-bit register for signal <RAM1<75>>.
    Found 8-bit register for signal <RAM1<76>>.
    Found 8-bit register for signal <RAM1<77>>.
    Found 8-bit register for signal <RAM1<78>>.
    Found 8-bit register for signal <RAM1<79>>.
    Found 8-bit register for signal <RAM1<80>>.
    Found 8-bit register for signal <RAM1<81>>.
    Found 8-bit register for signal <RAM1<82>>.
    Found 8-bit register for signal <RAM1<83>>.
    Found 8-bit register for signal <RAM1<84>>.
    Found 8-bit register for signal <RAM1<85>>.
    Found 8-bit register for signal <RAM1<86>>.
    Found 8-bit register for signal <RAM1<87>>.
    Found 8-bit register for signal <RAM1<88>>.
    Found 8-bit register for signal <RAM1<89>>.
    Found 8-bit register for signal <RAM1<90>>.
    Found 8-bit register for signal <RAM1<91>>.
    Found 8-bit register for signal <RAM1<92>>.
    Found 8-bit register for signal <RAM1<93>>.
    Found 8-bit register for signal <RAM1<94>>.
    Found 8-bit register for signal <RAM1<95>>.
    Found 8-bit register for signal <RAM1<96>>.
    Found 8-bit register for signal <RAM1<97>>.
    Found 8-bit register for signal <RAM1<98>>.
    Found 8-bit register for signal <RAM1<99>>.
    Found 8-bit register for signal <RAM1<100>>.
    Found 8-bit register for signal <RAM1<101>>.
    Found 8-bit register for signal <RAM1<102>>.
    Found 8-bit register for signal <RAM1<103>>.
    Found 8-bit register for signal <RAM1<104>>.
    Found 8-bit register for signal <RAM1<105>>.
    Found 8-bit register for signal <RAM1<106>>.
    Found 8-bit register for signal <RAM1<107>>.
    Found 8-bit register for signal <RAM1<108>>.
    Found 8-bit register for signal <RAM1<109>>.
    Found 8-bit register for signal <RAM1<110>>.
    Found 8-bit register for signal <RAM1<111>>.
    Found 8-bit register for signal <RAM1<112>>.
    Found 8-bit register for signal <RAM1<113>>.
    Found 8-bit register for signal <RAM1<114>>.
    Found 8-bit register for signal <RAM1<115>>.
    Found 8-bit register for signal <RAM1<116>>.
    Found 8-bit register for signal <RAM1<117>>.
    Found 8-bit register for signal <RAM1<118>>.
    Found 8-bit register for signal <RAM1<119>>.
    Found 8-bit register for signal <RAM1<120>>.
    Found 8-bit register for signal <RAM1<121>>.
    Found 8-bit register for signal <RAM1<122>>.
    Found 8-bit register for signal <RAM1<123>>.
    Found 8-bit register for signal <RAM1<124>>.
    Found 8-bit register for signal <RAM1<125>>.
    Found 8-bit register for signal <RAM1<126>>.
    Found 8-bit register for signal <RAM1<127>>.
    Found 8-bit register for signal <RAM1<128>>.
    Found 8-bit register for signal <RAM1<129>>.
    Found 8-bit register for signal <RAM1<130>>.
    Found 8-bit register for signal <RAM1<131>>.
    Found 8-bit register for signal <RAM1<132>>.
    Found 8-bit register for signal <RAM1<133>>.
    Found 8-bit register for signal <RAM1<134>>.
    Found 8-bit register for signal <RAM1<135>>.
    Found 8-bit register for signal <RAM1<136>>.
    Found 8-bit register for signal <RAM1<137>>.
    Found 8-bit register for signal <RAM1<138>>.
    Found 8-bit register for signal <RAM1<139>>.
    Found 8-bit register for signal <RAM1<140>>.
    Found 8-bit register for signal <RAM1<141>>.
    Found 8-bit register for signal <RAM1<142>>.
    Found 8-bit register for signal <RAM1<143>>.
    Found 8-bit register for signal <RAM1<144>>.
    Found 8-bit register for signal <RAM1<145>>.
    Found 8-bit register for signal <RAM1<146>>.
    Found 8-bit register for signal <RAM1<147>>.
    Found 8-bit register for signal <RAM1<148>>.
    Found 8-bit register for signal <RAM1<149>>.
    Found 8-bit register for signal <RAM1<150>>.
    Found 8-bit register for signal <RAM1<151>>.
    Found 8-bit register for signal <RAM1<152>>.
    Found 8-bit register for signal <RAM1<153>>.
    Found 8-bit register for signal <RAM1<154>>.
    Found 8-bit register for signal <RAM1<155>>.
    Found 8-bit register for signal <RAM1<156>>.
    Found 8-bit register for signal <RAM1<157>>.
    Found 8-bit register for signal <RAM1<158>>.
    Found 8-bit register for signal <RAM1<159>>.
    Found 8-bit register for signal <RAM1<160>>.
    Found 8-bit register for signal <RAM1<161>>.
    Found 8-bit register for signal <RAM1<162>>.
    Found 8-bit register for signal <RAM1<163>>.
    Found 8-bit register for signal <RAM1<164>>.
    Found 8-bit register for signal <RAM1<165>>.
    Found 8-bit register for signal <RAM1<166>>.
    Found 8-bit register for signal <RAM1<167>>.
    Found 8-bit register for signal <RAM1<168>>.
    Found 8-bit register for signal <RAM1<169>>.
    Found 8-bit register for signal <RAM1<170>>.
    Found 8-bit register for signal <RAM1<171>>.
    Found 8-bit register for signal <RAM1<172>>.
    Found 8-bit register for signal <RAM1<173>>.
    Found 8-bit register for signal <RAM1<174>>.
    Found 8-bit register for signal <RAM1<175>>.
    Found 8-bit register for signal <RAM1<176>>.
    Found 8-bit register for signal <RAM1<177>>.
    Found 8-bit register for signal <RAM1<178>>.
    Found 8-bit register for signal <RAM1<179>>.
    Found 8-bit register for signal <RAM1<180>>.
    Found 8-bit register for signal <RAM1<181>>.
    Found 8-bit register for signal <RAM1<182>>.
    Found 8-bit register for signal <RAM1<183>>.
    Found 8-bit register for signal <RAM1<184>>.
    Found 8-bit register for signal <RAM1<185>>.
    Found 8-bit register for signal <RAM1<186>>.
    Found 8-bit register for signal <RAM1<187>>.
    Found 8-bit register for signal <RAM1<188>>.
    Found 8-bit register for signal <RAM1<189>>.
    Found 8-bit register for signal <RAM1<190>>.
    Found 8-bit register for signal <RAM1<191>>.
    Found 8-bit register for signal <RAM1<192>>.
    Found 8-bit register for signal <RAM1<193>>.
    Found 8-bit register for signal <RAM1<194>>.
    Found 8-bit register for signal <RAM1<195>>.
    Found 8-bit register for signal <RAM1<196>>.
    Found 8-bit register for signal <RAM1<197>>.
    Found 8-bit register for signal <RAM1<198>>.
    Found 8-bit register for signal <RAM1<199>>.
    Found 8-bit register for signal <RAM1<200>>.
    Found 8-bit register for signal <RAM1<201>>.
    Found 8-bit register for signal <RAM1<202>>.
    Found 8-bit register for signal <RAM1<203>>.
    Found 8-bit register for signal <RAM1<204>>.
    Found 8-bit register for signal <RAM1<205>>.
    Found 8-bit register for signal <RAM1<206>>.
    Found 8-bit register for signal <RAM1<207>>.
    Found 8-bit register for signal <RAM1<208>>.
    Found 8-bit register for signal <RAM1<209>>.
    Found 8-bit register for signal <RAM1<210>>.
    Found 8-bit register for signal <RAM1<211>>.
    Found 8-bit register for signal <RAM1<212>>.
    Found 8-bit register for signal <RAM1<213>>.
    Found 8-bit register for signal <RAM1<214>>.
    Found 8-bit register for signal <RAM1<215>>.
    Found 8-bit register for signal <RAM1<216>>.
    Found 8-bit register for signal <RAM1<217>>.
    Found 8-bit register for signal <RAM1<218>>.
    Found 8-bit register for signal <RAM1<219>>.
    Found 8-bit register for signal <RAM1<220>>.
    Found 8-bit register for signal <RAM1<221>>.
    Found 8-bit register for signal <RAM1<222>>.
    Found 8-bit register for signal <RAM1<223>>.
    Found 8-bit register for signal <RAM1<224>>.
    Found 8-bit register for signal <RAM1<225>>.
    Found 8-bit register for signal <RAM1<226>>.
    Found 8-bit register for signal <RAM1<227>>.
    Found 8-bit register for signal <RAM1<228>>.
    Found 8-bit register for signal <RAM1<229>>.
    Found 8-bit register for signal <RAM1<230>>.
    Found 8-bit register for signal <RAM1<231>>.
    Found 8-bit register for signal <RAM1<232>>.
    Found 8-bit register for signal <RAM1<233>>.
    Found 8-bit register for signal <RAM1<234>>.
    Found 8-bit register for signal <RAM1<235>>.
    Found 8-bit register for signal <RAM1<236>>.
    Found 8-bit register for signal <RAM1<237>>.
    Found 8-bit register for signal <RAM1<238>>.
    Found 8-bit register for signal <RAM1<239>>.
    Found 8-bit register for signal <RAM1<240>>.
    Found 8-bit register for signal <RAM1<241>>.
    Found 8-bit register for signal <RAM1<242>>.
    Found 8-bit register for signal <RAM1<243>>.
    Found 8-bit register for signal <RAM1<244>>.
    Found 8-bit register for signal <RAM1<245>>.
    Found 8-bit register for signal <RAM1<246>>.
    Found 8-bit register for signal <RAM1<247>>.
    Found 8-bit register for signal <RAM1<248>>.
    Found 8-bit register for signal <RAM1<249>>.
    Found 8-bit register for signal <RAM1<250>>.
    Found 8-bit register for signal <RAM1<251>>.
    Found 8-bit register for signal <RAM1<252>>.
    Found 8-bit register for signal <RAM1<253>>.
    Found 8-bit register for signal <RAM1<254>>.
    Found 8-bit register for signal <RAM1<255>>.
    Found 32-bit register for signal <sync_counter>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <tx_busy_old>.
    Found 1-bit register for signal <telegram_busy>.
    Found 1-bit register for signal <send>.
    Found 8-bit register for signal <dataout>.
    Found 8-bit register for signal <le_s>.
INFO:Xst:1799 - State sd1 is never reached in FSM <state>.
INFO:Xst:1799 - State da1 is never reached in FSM <state>.
INFO:Xst:1799 - State sa1 is never reached in FSM <state>.
INFO:Xst:1799 - State fc1 is never reached in FSM <state>.
INFO:Xst:1799 - State fcs1 is never reached in FSM <state>.
INFO:Xst:1799 - State sd2 is never reached in FSM <state>.
INFO:Xst:1799 - State le is never reached in FSM <state>.
INFO:Xst:1799 - State ler is never reached in FSM <state>.
INFO:Xst:1799 - State sd2_2 is never reached in FSM <state>.
INFO:Xst:1799 - State da2 is never reached in FSM <state>.
INFO:Xst:1799 - State sa2 is never reached in FSM <state>.
INFO:Xst:1799 - State fc2 is never reached in FSM <state>.
INFO:Xst:1799 - State pdu2 is never reached in FSM <state>.
INFO:Xst:1799 - State fcs2 is never reached in FSM <state>.
INFO:Xst:1799 - State sd3 is never reached in FSM <state>.
INFO:Xst:1799 - State da3 is never reached in FSM <state>.
INFO:Xst:1799 - State sa3 is never reached in FSM <state>.
INFO:Xst:1799 - State fc3 is never reached in FSM <state>.
INFO:Xst:1799 - State pdu3 is never reached in FSM <state>.
INFO:Xst:1799 - State fcs3 is never reached in FSM <state>.
INFO:Xst:1799 - State sd4 is never reached in FSM <state>.
INFO:Xst:1799 - State da4 is never reached in FSM <state>.
INFO:Xst:1799 - State sc is never reached in FSM <state>.
INFO:Xst:1799 - State sync is never reached in FSM <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 25                                             |
    | Transitions        | 1                                              |
    | Inputs             | 5                                              |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <GND_9_o_GND_9_o_sub_66_OUT<7:0>> created at line 1308.
    Found 32-bit comparator greater for signal <n0008> created at line 96
    Found 8-bit comparator greater for signal <counter[7]_GND_9_o_LessThan_67_o> created at line 226
    Found 8-bit comparator greater for signal <counter[7]_GND_9_o_LessThan_102_o> created at line 285
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   1 Finite State Machine(s).
Unit <Profibus_Transmitter> synthesized.

Synthesizing Unit <Profibus_UART>.
    Related source file is "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Hardware_Tests_DidgilentSpartan6\Neuer Ordner\Profibus_HardwareTest\Profibus_UART.vhd".
INFO:Xst:3210 - "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Hardware_Tests_DidgilentSpartan6\Neuer Ordner\Profibus_HardwareTest\Profibus_UART.vhd" line 117: Output port <rx_error> of the instance <Inst_uart> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Profibus_UART> synthesized.

Synthesizing Unit <neg_flanke_puls>.
    Related source file is "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Hardware_Tests_DidgilentSpartan6\Neuer Ordner\Profibus_HardwareTest\neg_flanke_puls.vhd".
    Found 1-bit register for signal <out_o>.
    Found 1-bit register for signal <i_old>.
    Found 1-bit register for signal <state>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <neg_flanke_puls> synthesized.

Synthesizing Unit <Read_Write>.
    Related source file is "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Hardware_Tests_DidgilentSpartan6\Neuer Ordner\Profibus_HardwareTest\Read_Write.vhd".
    Found 1-bit register for signal <Read_en>.
    Found 1-bit register for signal <Write_en>.
    Found 1-bit register for signal <tx_busy_old>.
    Found 1-bit register for signal <state>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Read_Write> synthesized.

Synthesizing Unit <uart>.
    Related source file is "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Hardware_Tests_DidgilentSpartan6\Neuer Ordner\Profibus_HardwareTest\uart.vhd".
        clk_freq = 100000000
        baud_rate = 19200
        os_rate = 16
        d_width = 8
        parity = 1
        parity_eo = '0'
    Found 13-bit register for signal <count_baud>.
    Found 9-bit register for signal <count_os>.
    Found 4-bit register for signal <os_count>.
    Found 4-bit register for signal <rx_count>.
    Found 4-bit register for signal <tx_count>.
    Found 8-bit register for signal <rx_data>.
    Found 1-bit register for signal <os_pulse>.
    Found 1-bit register for signal <rx_busy>.
    Found 1-bit register for signal <rx_error>.
    Found 1-bit register for signal <rx_state>.
    Found 1-bit register for signal <tx_state>.
    Found 1-bit register for signal <baud_pulse>.
    Found 1-bit register for signal <tx_busy>.
    Found 1-bit register for signal <tx>.
    Found 10-bit register for signal <rx_buffer>.
    Found 11-bit register for signal <tx_buffer>.
    Found 13-bit adder for signal <count_baud[12]_GND_15_o_add_1_OUT> created at line 76.
    Found 9-bit adder for signal <GND_15_o_GND_15_o_add_5_OUT> created at line 85.
    Found 4-bit adder for signal <os_count[3]_GND_15_o_add_18_OUT> created at line 127.
    Found 4-bit adder for signal <rx_count[3]_GND_15_o_add_20_OUT> created at line 131.
    Found 4-bit adder for signal <tx_count[3]_GND_15_o_add_46_OUT> created at line 179.
    Found 13-bit comparator greater for signal <count_baud[12]_PWR_14_o_LessThan_1_o> created at line 75
    Found 9-bit comparator greater for signal <GND_15_o_PWR_14_o_LessThan_5_o> created at line 84
    Found 4-bit comparator greater for signal <os_count[3]_PWR_14_o_LessThan_10_o> created at line 111
    Found 4-bit comparator greater for signal <os_count[3]_PWR_14_o_LessThan_18_o> created at line 126
    Found 4-bit comparator greater for signal <rx_count[3]_PWR_14_o_LessThan_20_o> created at line 129
    Found 4-bit comparator greater for signal <tx_count[3]_PWR_14_o_LessThan_50_o> created at line 182
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  71 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  17 Multiplexer(s).
Unit <uart> synthesized.

Synthesizing Unit <UART_TX_CTRL>.
    Related source file is "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Hardware_Tests_DidgilentSpartan6\Neuer Ordner\Profibus_HardwareTest\UART_TX_CTRL.vhd".
    Found 14-bit register for signal <bitTmr>.
    Found 31-bit register for signal <bitIndex>.
    Found 10-bit register for signal <txData>.
    Found 1-bit register for signal <txBit>.
    Found 2-bit register for signal <txState>.
    Found finite state machine <FSM_2> for signal <txState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK (rising_edge)                              |
    | Power Up State     | rdy                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 14-bit adder for signal <bitTmr[13]_GND_73_o_add_7_OUT> created at line 112.
    Found 31-bit adder for signal <bitIndex[30]_GND_73_o_add_14_OUT> created at line 127.
    Found 1-bit 10-to-1 multiplexer for signal <bitIndex[3]_X_15_o_Mux_22_o> created at line 147.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  56 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_TX_CTRL> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 13
 13-bit adder                                          : 1
 14-bit adder                                          : 1
 31-bit adder                                          : 1
 32-bit adder                                          : 2
 4-bit adder                                           : 3
 8-bit adder                                           : 2
 8-bit subtractor                                      : 2
 9-bit adder                                           : 1
# Registers                                            : 47
 1-bit register                                        : 21
 10-bit register                                       : 2
 11-bit register                                       : 1
 13-bit register                                       : 1
 14-bit register                                       : 1
 31-bit register                                       : 1
 32-bit register                                       : 2
 4-bit register                                        : 3
 8-bit register                                        : 14
 9-bit register                                        : 1
# Comparators                                          : 15
 13-bit comparator greater                             : 1
 32-bit comparator greater                             : 3
 4-bit comparator greater                              : 4
 8-bit comparator equal                                : 2
 8-bit comparator greater                              : 4
 9-bit comparator greater                              : 1
# Multiplexers                                         : 66
 1-bit 10-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 23
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 27
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 3
# Xors                                                 : 2
 1-bit xor10                                           : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <dataout_1> in Unit <Inst_Profibus_Transmitter> is equivalent to the following 6 FFs/Latches, which will be removed : <dataout_2> <dataout_3> <dataout_4> <dataout_5> <dataout_6> <dataout_7> 
WARNING:Xst:1293 - FF/Latch <dataout_0> has a constant value of 0 in block <Inst_Profibus_Transmitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataout_1> has a constant value of 0 in block <Inst_Profibus_Transmitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Write_en> has a constant value of 0 in block <Inst_Read_Write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <state> has a constant value of 0 in block <Inst_Read_Write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <txData_0> (without init value) has a constant value of 0 in block <Inst_UART_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <txData_9> (without init value) has a constant value of 1 in block <Inst_UART_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Read_en> has a constant value of 1 in block <Inst_Read_Write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rx_buffer_0> of sequential type is unconnected in block <Inst_uart>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <tx_busy_old> is unconnected in block <Inst_Profibus_Transmitter>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <tx_busy_old> is unconnected in block <Inst_Read_Write>.
WARNING:Xst:2677 - Node <tx_busy> of sequential type is unconnected in block <Inst_uart>.

Synthesizing (advanced) Unit <Hardware_Test>.
The following registers are absorbed into counter <c>: 1 register on signal <c>.
Unit <Hardware_Test> synthesized (advanced).

Synthesizing (advanced) Unit <Profibus_Recieve>.
The following registers are absorbed into counter <timer>: 1 register on signal <timer>.
Unit <Profibus_Recieve> synthesized (advanced).

Synthesizing (advanced) Unit <UART_TX_CTRL>.
The following registers are absorbed into counter <bitTmr>: 1 register on signal <bitTmr>.
The following registers are absorbed into counter <bitIndex>: 1 register on signal <bitIndex>.
Unit <UART_TX_CTRL> synthesized (advanced).

Synthesizing (advanced) Unit <uart>.
The following registers are absorbed into counter <count_baud>: 1 register on signal <count_baud>.
The following registers are absorbed into counter <rx_count>: 1 register on signal <rx_count>.
Unit <uart> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 4-bit adder                                           : 2
 8-bit adder                                           : 2
 8-bit subtractor                                      : 2
 9-bit adder                                           : 1
# Counters                                             : 6
 13-bit up counter                                     : 1
 14-bit up counter                                     : 1
 31-bit up counter                                     : 1
 32-bit up counter                                     : 2
 4-bit up counter                                      : 1
# Registers                                            : 181
 Flip-Flops                                            : 181
# Comparators                                          : 15
 13-bit comparator greater                             : 1
 32-bit comparator greater                             : 3
 4-bit comparator greater                              : 4
 8-bit comparator equal                                : 2
 8-bit comparator greater                              : 4
 9-bit comparator greater                              : 1
# Multiplexers                                         : 63
 1-bit 10-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 26
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 27
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 3
# Xors                                                 : 2
 1-bit xor10                                           : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <dataout_0> has a constant value of 0 in block <Profibus_Transmitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dataout_1> has a constant value of 0 in block <Profibus_Transmitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dataout_2> has a constant value of 0 in block <Profibus_Transmitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dataout_3> has a constant value of 0 in block <Profibus_Transmitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dataout_4> has a constant value of 0 in block <Profibus_Transmitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dataout_5> has a constant value of 0 in block <Profibus_Transmitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dataout_6> has a constant value of 0 in block <Profibus_Transmitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dataout_7> has a constant value of 0 in block <Profibus_Transmitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <tx_busy_old> is unconnected in block <Profibus_Transmitter>.
WARNING:Xst:1710 - FF/Latch <txData_0> (without init value) has a constant value of 0 in block <UART_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txData_9> (without init value) has a constant value of 1 in block <UART_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <le_s_0> in Unit <Profibus_Recieve> is equivalent to the following FF/Latch, which will be removed : <LE_o_0> 
INFO:Xst:2261 - The FF/Latch <le_s_1> in Unit <Profibus_Recieve> is equivalent to the following FF/Latch, which will be removed : <LE_o_1> 
INFO:Xst:2261 - The FF/Latch <le_s_2> in Unit <Profibus_Recieve> is equivalent to the following FF/Latch, which will be removed : <LE_o_2> 
INFO:Xst:2261 - The FF/Latch <le_s_3> in Unit <Profibus_Recieve> is equivalent to the following FF/Latch, which will be removed : <LE_o_3> 
INFO:Xst:2261 - The FF/Latch <le_s_4> in Unit <Profibus_Recieve> is equivalent to the following FF/Latch, which will be removed : <LE_o_4> 
INFO:Xst:2261 - The FF/Latch <le_s_5> in Unit <Profibus_Recieve> is equivalent to the following FF/Latch, which will be removed : <LE_o_5> 
INFO:Xst:2261 - The FF/Latch <le_s_6> in Unit <Profibus_Recieve> is equivalent to the following FF/Latch, which will be removed : <LE_o_6> 
INFO:Xst:2261 - The FF/Latch <le_s_7> in Unit <Profibus_Recieve> is equivalent to the following FF/Latch, which will be removed : <LE_o_7> 
WARNING:Xst:1293 - FF/Latch <Write_en> has a constant value of 0 in block <Read_Write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state> has a constant value of 0 in block <Read_Write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Read_en> has a constant value of 1 in block <Read_Write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <tx_busy_old> is unconnected in block <Read_Write>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_Profibus_Unit/Inst_Profibus_Recieve/FSM_0> on signal <state[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00000
 sd1   | 00001
 da1   | 00010
 sa1   | 00011
 fc1   | 00100
 fcs1  | 00101
 sd2   | 00110
 le    | 00111
 ler   | 01000
 sd2_2 | 01001
 da2   | 01010
 sa2   | 01011
 fc2   | 01100
 pdu2  | 01101
 fcs2  | 01110
 sd3   | 01111
 da3   | 10000
 sa3   | 10001
 fc3   | 10010
 pdu3  | 10011
 fcs3  | 10100
 sd4   | 10101
 da4   | 10110
 sc    | 10111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_UART_TX_CTRL/FSM_2> on signal <txState[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 rdy      | 00
 load_bit | 01
 send_bit | 10
----------------------
WARNING:Xst:1426 - The value init of the FF/Latch tx_buffer_10 hinder the constant cleaning in the block uart.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch tx_buffer_9 hinder the constant cleaning in the block uart.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch tx_buffer_8 hinder the constant cleaning in the block uart.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch tx_buffer_7 hinder the constant cleaning in the block uart.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch tx_buffer_6 hinder the constant cleaning in the block uart.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch tx_buffer_5 hinder the constant cleaning in the block uart.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch tx_buffer_4 hinder the constant cleaning in the block uart.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch tx_buffer_3 hinder the constant cleaning in the block uart.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch tx_buffer_2 hinder the constant cleaning in the block uart.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch tx_buffer_1 hinder the constant cleaning in the block uart.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <tx_buffer_0> has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_state> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <tx_buffer_10> is unconnected in block <uart>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <tx_buffer_9> is unconnected in block <uart>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <tx_buffer_8> is unconnected in block <uart>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <tx_buffer_7> is unconnected in block <uart>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <tx_buffer_6> is unconnected in block <uart>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <tx_buffer_5> is unconnected in block <uart>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <tx_buffer_4> is unconnected in block <uart>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <tx_buffer_3> is unconnected in block <uart>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <tx_buffer_2> is unconnected in block <uart>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <tx_buffer_1> is unconnected in block <uart>.
WARNING:Xst:2677 - Node <baud_pulse> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <tx_count_0> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <tx_count_1> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <tx_count_2> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <tx_count_3> of sequential type is unconnected in block <uart>.

Optimizing unit <Hardware_Test> ...

Optimizing unit <Profibus_Recieve> ...
WARNING:Xst:1293 - FF/Latch <type_o_3> has a constant value of 0 in block <Profibus_Recieve>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <type_o_4> has a constant value of 0 in block <Profibus_Recieve>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <type_o_5> has a constant value of 0 in block <Profibus_Recieve>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <type_o_6> has a constant value of 0 in block <Profibus_Recieve>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <type_o_7> has a constant value of 0 in block <Profibus_Recieve>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <type_o_3> has a constant value of 0 in block <Profibus_Recieve>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <type_o_4> has a constant value of 0 in block <Profibus_Recieve>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <type_o_5> has a constant value of 0 in block <Profibus_Recieve>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <type_o_6> has a constant value of 0 in block <Profibus_Recieve>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <type_o_7> has a constant value of 0 in block <Profibus_Recieve>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <uart> ...

Optimizing unit <UART_TX_CTRL> ...
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/FCS_o_7> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/FCS_o_6> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/FCS_o_5> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/FCS_o_4> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/FCS_o_3> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/FCS_o_2> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/FCS_o_1> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/FCS_o_0> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/type_o_2> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/type_o_1> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/type_o_0> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/PDU_RAM_Enable> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/PDU_Count_7> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/PDU_Count_6> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/PDU_Count_5> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/PDU_Count_4> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/PDU_Count_3> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/PDU_Count_2> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/PDU_Count_1> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/PDU_Count_0> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/idle_o> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/DA_o_7> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/DA_o_6> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/DA_o_5> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/DA_o_4> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/DA_o_3> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/DA_o_2> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/DA_o_1> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/DA_o_0> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/PDU_o_7> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/PDU_o_6> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/PDU_o_5> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/PDU_o_4> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/PDU_o_3> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/PDU_o_2> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/PDU_o_1> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/PDU_o_0> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/SA_o_7> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/SA_o_6> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/SA_o_5> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/SA_o_4> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/SA_o_3> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/SA_o_2> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/SA_o_1> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_Recieve/SA_o_0> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/tx_busy> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_buffer_0> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:2677 - Node <Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_error> of sequential type is unconnected in block <Hardware_Test>.
WARNING:Xst:1293 - FF/Latch <c_24> has a constant value of 0 in block <Hardware_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c_25> has a constant value of 0 in block <Hardware_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c_26> has a constant value of 0 in block <Hardware_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c_27> has a constant value of 0 in block <Hardware_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c_28> has a constant value of 0 in block <Hardware_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c_29> has a constant value of 0 in block <Hardware_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c_30> has a constant value of 0 in block <Hardware_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c_31> has a constant value of 0 in block <Hardware_Test>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Inst_Profibus_Unit/Inst_Profibus_UART/Inst_neg_flanke_puls/state> in Unit <Hardware_Test> is equivalent to the following FF/Latch, which will be removed : <Inst_Profibus_Unit/Inst_Profibus_UART/Inst_neg_flanke_puls/out_o> 
INFO:Xst:2261 - The FF/Latch <Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_busy> in Unit <Hardware_Test> is equivalent to the following FF/Latch, which will be removed : <Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_state> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Hardware_Test, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 210
 Flip-Flops                                            : 210

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Hardware_Test.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 588
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 43
#      LUT2                        : 50
#      LUT3                        : 62
#      LUT4                        : 24
#      LUT5                        : 48
#      LUT6                        : 98
#      MUXCY                       : 130
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 122
# FlipFlops/Latches                : 210
#      FD                          : 28
#      FDC                         : 63
#      FDCE                        : 32
#      FDE                         : 33
#      FDR                         : 14
#      FDRE                        : 39
#      FDSE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 6
#      IBUF                        : 2
#      OBUF                        : 4

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             210  out of  54576     0%  
 Number of Slice LUTs:                  330  out of  27288     1%  
    Number used as Logic:               330  out of  27288     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    375
   Number with an unused Flip Flop:     165  out of    375    44%  
   Number with an unused LUT:            45  out of    375    12%  
   Number of fully used LUT-FF pairs:   165  out of    375    44%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                           8
 Number of bonded IOBs:                   7  out of    218     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 210   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.620ns (Maximum Frequency: 177.926MHz)
   Minimum input arrival time before clock: 4.790ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.620ns (frequency: 177.926MHz)
  Total number of paths / destination ports: 21378 / 369
-------------------------------------------------------------------------
Delay:               5.620ns (Levels of Logic = 5)
  Source:            Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s_2 (FF)
  Destination:       Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s_2 to Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.447   1.021  Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s_2 (Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s_2)
     LUT4:I0->O            1   0.203   0.808  Inst_Profibus_Unit/Inst_Profibus_Recieve/Msub_GND_7_o_GND_7_o_sub_35_OUT<7:0>_xor<3>11 (Inst_Profibus_Unit/Inst_Profibus_Recieve/GND_7_o_GND_7_o_sub_35_OUT<3>)
     LUT6:I3->O            2   0.205   0.721  Inst_Profibus_Unit/Inst_Profibus_Recieve/counter[7]_GND_7_o_LessThan_36_o21 (Inst_Profibus_Unit/Inst_Profibus_Recieve/counter[7]_GND_7_o_LessThan_36_o2)
     LUT6:I4->O           11   0.203   0.883  Inst_Profibus_Unit/Inst_Profibus_Recieve/counter[7]_GND_7_o_LessThan_36_o25 (Inst_Profibus_Unit/Inst_Profibus_Recieve/counter[7]_GND_7_o_LessThan_36_o)
     LUT5:I4->O            2   0.205   0.617  Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd3-In31 (Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd3-In3)
     LUT6:I5->O            1   0.205   0.000  Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd2-In9 (Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd2-In)
     FDC:D                     0.102          Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd2
    ----------------------------------------
    Total                      5.620ns (1.570ns logic, 4.050ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 141 / 131
-------------------------------------------------------------------------
Offset:              4.790ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Inst_Profibus_Unit/Inst_Profibus_Recieve/FC_o_7 (FF)
  Destination Clock: clk rising

  Data Path: reset to Inst_Profibus_Unit/Inst_Profibus_Recieve/FC_o_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           100   1.222   2.242  reset_IBUF (Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/reset_n_inv)
     LUT6:I0->O            8   0.203   0.802  Inst_Profibus_Unit/Inst_Profibus_Recieve/_n0596_inv1 (Inst_Profibus_Unit/Inst_Profibus_Recieve/_n0596_inv)
     FDE:CE                    0.322          Inst_Profibus_Unit/Inst_Profibus_Recieve/FC_o_0
    ----------------------------------------
    Total                      4.790ns (1.747ns logic, 3.043ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            Inst_UART_TX_CTRL/txBit (FF)
  Destination:       tx_uart (PAD)
  Source Clock:      clk rising

  Data Path: Inst_UART_TX_CTRL/txBit to tx_uart
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             1   0.447   0.579  Inst_UART_TX_CTRL/txBit (Inst_UART_TX_CTRL/txBit)
     OBUF:I->O                 2.571          tx_uart_OBUF (tx_uart)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.620|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 15.33 secs
 
--> 

Total memory usage is 4502000 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  124 (   0 filtered)
Number of infos    :   46 (   0 filtered)

