pr_debug	,	F_21
ENOMEM	,	V_27
of_find_property	,	F_30
of_clk_add_provider	,	F_37
clk_register	,	F_22
MSTP_MAX_CLOCKS	,	V_39
spin_lock_init	,	F_27
"renesas,cpg-mstp-clocks"	,	L_15
fail_destroy	,	V_55
mstpsr	,	V_17
hw	,	V_7
kmalloc_array	,	F_26
cpg_mstp_clock_endisable	,	F_7
dev	,	V_49
enable	,	V_8
of_device_is_compatible	,	F_29
cpg_mstp_attach_dev	,	F_38
generic_pm_domain	,	V_46
clk_put	,	F_46
pr_warn	,	F_51
of_genpd_add_provider_simple	,	F_53
lock	,	V_15
val	,	V_5
mstp_clock_group	,	V_1
init	,	V_25
cpg_mstp_add_clk_domain	,	F_49
clk	,	V_20
index	,	V_23
idxname	,	V_37
of_clk_get_parent_name	,	F_32
smstpcr	,	V_16
full_name	,	V_58
__func__	,	V_18
pm_clk_create	,	F_42
pr_err	,	F_14
"MSTP %s setting CLK_IS_CRITICAL\n"	,	L_4
unused	,	V_47
of_node	,	V_50
GFP_KERNEL	,	V_26
"clock-output-names"	,	L_10
device	,	V_48
pm_genpd_init	,	F_52
kfree	,	F_24
flags	,	V_12
clkidx	,	V_42
pm_clk_no_clocks	,	F_48
device_node	,	V_35
of_parse_phandle_with_args	,	F_39
fail_put	,	V_54
of_property_read_u32	,	F_50
CLK_IS_BASIC	,	V_30
found	,	V_53
cpg_mstp_clock_is_enabled	,	F_17
CLK_IS_CRITICAL	,	V_32
of_phandle_args	,	V_51
"pm_clk_create failed %d\n"	,	L_17
clk_hw	,	V_6
cpg_mstp_clock_disable	,	F_16
"renesas,r7s72100-mstp-clocks"	,	L_7
max	,	F_34
"%s: invalid clock %s %s index %u\n"	,	L_11
i	,	V_13
"intc-sys"	,	L_3
ENOENT	,	V_41
"%s: failed to enable %p[%d]\n"	,	L_1
num_parents	,	V_34
clk_writel	,	F_6
"#clock-cells"	,	L_14
CLK_SET_RATE_PARENT	,	V_31
__init	,	T_3
of_iomap	,	F_28
cpg_mstp_read	,	F_1
clk_readl	,	F_3
of_clk_src_onecell_get	,	V_45
of_node_put	,	F_40
ERR_PTR	,	F_20
cpg_mstp_detach_dev	,	F_47
parent_name	,	V_22
data	,	V_40
__iomem	,	T_2
cpg_mstp_clocks_init	,	F_25
clk_init_data	,	V_24
clk_num	,	V_44
GENPD_FLAG_PM_CLK	,	V_59
pm_domain_always_on_gov	,	V_62
u32	,	T_1
reg	,	V_3
clk_register_clkdev	,	F_35
"clock-indices"	,	L_8
bitmask	,	V_10
group	,	V_2
ret	,	V_43
detach_dev	,	V_61
"#power-domain-cells"	,	L_19
PTR_ERR	,	F_36
"renesas,clock-indices"	,	L_9
spin_unlock_irqrestore	,	F_12
ETIMEDOUT	,	V_19
ops	,	V_28
clkspec	,	V_52
pm_clk_destroy	,	F_45
spin_lock_irqsave	,	F_10
of_property_read_string_index	,	F_31
mstp_clock	,	V_9
name	,	V_21
"clocks"	,	L_13
to_mstp_clock	,	F_8
clks	,	V_38
of_property_read_u32_index	,	F_33
pm_clk_add_clk	,	F_44
np	,	V_36
cpg_mstp_clock_register	,	F_18
of_clk_get_from_provider	,	F_41
barrier_data	,	F_11
dev_err	,	F_43
"zb_clk"	,	L_16
cpg_mstp_clock_ops	,	V_29
cpg_mstp_write	,	F_4
kzalloc	,	F_19
"%s: failed to allocate group\n"	,	L_5
"%s: failed to register %s %s clock (%ld)\n"	,	L_12
"%s: failed to allocate MSTP clock.\n"	,	L_2
bit_index	,	V_11
value	,	V_14
cpg_mstp_clock_enable	,	F_15
"%s: failed to remap SMSTPCR\n"	,	L_6
width_8bit	,	V_4
writeb	,	F_5
attach_dev	,	V_60
BIT	,	F_9
"pm_clk_add_clk %pC failed %d\n"	,	L_18
"%s lacks #power-domain-cells\n"	,	L_20
parent_names	,	V_33
pd	,	V_56
ncells	,	V_57
readb	,	F_2
cpu_relax	,	F_13
IS_ERR	,	F_23
