#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Nov  7 10:57:50 2023
# Process ID: 16868
# Current directory: D:/MyProjects/Projects/SG/Nov5/SG/hw
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3120 D:\MyProjects\Projects\SG\Nov5\SG\hw\hw.xpr
# Log file: D:/MyProjects/Projects/SG/Nov5/SG/hw/vivado.log
# Journal file: D:/MyProjects/Projects/SG/Nov5/SG/hw\vivado.jou
# Running On: Meimurugan, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 4, Host memory: 16923 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.xpr
INFO: [Project 1-313] Project file moved from 'C:/Temp/Zybo-Z7/hw/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/MyProjects/Projects/SG/Nov5/SG/hw/hw.ipdefs/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_auto_pc_1
system_MIPI_CSI_2_RX_0_0
system_rst_vid_clk_dyn_0
system_v_axi4s_vid_out_0_0
system_MIPI_D_PHY_RX_0_0
system_auto_pc_0
system_rst_clk_wiz_0_50M_0
system_xlconcat_0_0
system_axi_mem_intercon_0
system_axi_mem_intercon_1_0
system_axi_vdma_0_0
system_clk_wiz_0_0
system_xbar_0
system_auto_pc_2
system_ps7_0_axi_periph_0
system_video_dynclk_0
system_vtg_0

INFO: [Project 1-230] Project 'hw.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1464.305 ; gain = 248.238
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip [get_ips  {system_MIPI_D_PHY_RX_0_0 system_axi_mem_intercon_1_0 system_video_dynclk_0 system_clk_wiz_0_0 system_axi_mem_intercon_0 system_rst_vid_clk_dyn_0 system_vtg_0 system_axi_vdma_0_0 system_ps7_0_axi_periph_0 system_rst_clk_wiz_0_50M_0 system_MIPI_CSI_2_RX_0_0 system_xlconcat_0_0 system_v_axi4s_vid_out_0_0}] -log ip_upgrade.log
Reading block design file <D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- digilentinc.com:user:AXI_BayerToRGB:1.0 - AXI_BayerToRGB_0
Adding component instance block -- digilentinc.com:user:AXI_GammaCorrection:1.0 - AXI_GammaCorrection_1
Adding component instance block -- xilinx.com:module_ref:DVIClocking:1.0 - DVIClocking_1
Adding component instance block -- digilentinc.com:ip:MIPI_CSI_2_RX:1.2 - MIPI_CSI_2_RX_0
Adding component instance block -- digilentinc.com:ip:MIPI_D_PHY_RX:1.3 - MIPI_D_PHY_RX_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_50M
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_vid_clk_dyn
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon_1
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - video_dynclk
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - vtg
Successfully read diagram <system> from block design file <D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.srcs/sources_1/bd/system/system.bd>
Upgrading 'D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_MIPI_CSI_2_RX_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_MIPI_D_PHY_RX_0_0 to use current project options
INFO: [IP_Flow 19-3422] Upgraded system_axi_mem_intercon_0 (AXI Interconnect 2.1) from revision 29 to revision 30
INFO: [IP_Flow 19-3422] Upgraded system_axi_mem_intercon_1_0 (AXI Interconnect 2.1) from revision 29 to revision 30
INFO: [IP_Flow 19-3422] Upgraded system_axi_vdma_0_0 (AXI Video Direct Memory Access 6.3) from revision 16 to revision 17
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [IP_Flow 19-3422] Upgraded system_clk_wiz_0_0 (Clocking Wizard 6.0) from revision 12 to revision 13
INFO: [IP_Flow 19-3422] Upgraded system_ps7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 29 to revision 30
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded system_rst_clk_wiz_0_50M_0 (Processor System Reset 5.0) from revision 13 to revision 14
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded system_rst_vid_clk_dyn_0 (Processor System Reset 5.0) from revision 13 to revision 14
INFO: [IP_Flow 19-3422] Upgraded system_v_axi4s_vid_out_0_0 (AXI4-Stream to Video Out 4.0) from revision 16 to revision 17
INFO: [IP_Flow 19-3422] Upgraded system_video_dynclk_0 (Clocking Wizard 6.0) from revision 12 to revision 13
INFO: [IP_Flow 19-3422] Upgraded system_vtg_0 (Video Timing Controller 6.2) from revision 6 to revision 7
INFO: [IP_Flow 19-3422] Upgraded system_xlconcat_0_0 (Concat 2.1) from revision 4 to revision 5
Wrote  : <D:\MyProjects\Projects\SG\Nov5\SG\hw\hw.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/MyProjects/Projects/SG/Nov5/SG/hw/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 2043.000 ; gain = 560.641
export_ip_user_files -of_objects [get_ips {system_MIPI_D_PHY_RX_0_0 system_axi_mem_intercon_1_0 system_video_dynclk_0 system_clk_wiz_0_0 system_axi_mem_intercon_0 system_rst_vid_clk_dyn_0 system_vtg_0 system_axi_vdma_0_0 system_ps7_0_axi_periph_0 system_rst_clk_wiz_0_50M_0 system_MIPI_CSI_2_RX_0_0 system_xlconcat_0_0 system_v_axi4s_vid_out_0_0}] -no_script -sync -force -quiet
update_module_reference [get_ips  system_DVIClocking_1_0]
Upgrading 'D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_DVIClocking_1_0 to use current project options
Wrote  : <D:\MyProjects\Projects\SG\Nov5\SG\hw\hw.srcs\sources_1\bd\system\system.bd> 
delete_bd_objs [get_bd_nets MIPI_D_PHY_RX_0_RxByteClkHS] [get_bd_intf_nets ps7_0_axi_periph_M04_AXI] [get_bd_intf_nets MIPI_CSI_2_RX_0_m_axis_video] [get_bd_intf_nets MIPI_D_PHY_RX_0_D_PHY_PPI] [get_bd_cells MIPI_CSI_2_RX_0]
delete_bd_objs [get_bd_nets dphy_data_hs_p_1] [get_bd_nets dphy_data_hs_n_1] [get_bd_nets dphy_data_lp_n_1] [get_bd_nets ref_clk_200] [get_bd_nets rst_clk_wiz_0_50M_peripheral_reset] [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets dphy_hs_clock_1] [get_bd_nets dphy_clk_lp_p_1] [get_bd_nets dphy_clk_lp_n_1] [get_bd_nets dphy_data_lp_p_1] [get_bd_cells MIPI_D_PHY_RX_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mipi_csi2_rx_subsystem:5.4 mipi_csi2_rx_subsyst_0
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
endgroup
set_property location {2 409 1107} [get_bd_cells mipi_csi2_rx_subsyst_0]
set_property location {1 398 1395} [get_bd_cells mipi_csi2_rx_subsyst_0]
set_property location {1 347 1109} [get_bd_cells mipi_csi2_rx_subsyst_0]
startgroup
set_property location {-54 1154} [get_bd_ports dphy_data_hs_p]
set_property location {-54 1184} [get_bd_ports dphy_data_hs_n]
set_property location {-54 74} [get_bd_ports dphy_data_lp_p]
set_property location {-54 1094} [get_bd_ports dphy_clk_lp_p]
set_property location {-54 1124} [get_bd_ports dphy_clk_lp_n]
set_property location {-54 1064} [get_bd_intf_ports dphy_hs_clock]
set_property location {-54 104} [get_bd_ports dphy_data_lp_n]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property location {-54 104} [get_bd_ports dphy_data_lp_n]'
INFO: [Common 17-17] undo 'set_property location {-54 1064} [get_bd_intf_ports dphy_hs_clock]'
INFO: [Common 17-17] undo 'set_property location {-54 1124} [get_bd_ports dphy_clk_lp_n]'
INFO: [Common 17-17] undo 'set_property location {-54 1094} [get_bd_ports dphy_clk_lp_p]'
INFO: [Common 17-17] undo 'set_property location {-54 74} [get_bd_ports dphy_data_lp_p]'
INFO: [Common 17-17] undo 'set_property location {-54 1184} [get_bd_ports dphy_data_hs_n]'
INFO: [Common 17-17] undo 'set_property location {-54 1154} [get_bd_ports dphy_data_hs_p]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'set_property location {1 347 1109} [get_bd_cells mipi_csi2_rx_subsyst_0]'
undo
INFO: [Common 17-17] undo 'set_property location {1 398 1395} [get_bd_cells mipi_csi2_rx_subsyst_0]'
undo
INFO: [Common 17-17] undo 'set_property location {2 409 1107} [get_bd_cells mipi_csi2_rx_subsyst_0]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:ip:mipi_csi2_rx_subsystem:5.4 mipi_csi2_rx_subsyst_0'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets dphy_data_hs_p_1] [get_bd_nets dphy_data_hs_n_1] [get_bd_nets dphy_data_lp_n_1] [get_bd_nets ref_clk_200] [get_bd_nets rst_clk_wiz_0_50M_peripheral_reset] [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets dphy_hs_clock_1] [get_bd_nets dphy_clk_lp_p_1] [get_bd_nets dphy_clk_lp_n_1] [get_bd_nets dphy_data_lp_p_1] [get_bd_cells MIPI_D_PHY_RX_0]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets MIPI_D_PHY_RX_0_RxByteClkHS] [get_bd_intf_nets ps7_0_axi_periph_M04_AXI] [get_bd_intf_nets MIPI_CSI_2_RX_0_m_axis_video] [get_bd_intf_nets MIPI_D_PHY_RX_0_D_PHY_PPI] [get_bd_cells MIPI_CSI_2_RX_0]'
open_bd_design {D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_nets dphy_data_hs_p_1] [get_bd_nets dphy_data_hs_n_1] [get_bd_nets dphy_data_lp_n_1] [get_bd_nets ref_clk_200] [get_bd_nets rst_clk_wiz_0_50M_peripheral_reset] [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets dphy_hs_clock_1] [get_bd_intf_nets MIPI_D_PHY_RX_0_D_PHY_PPI] [get_bd_nets dphy_clk_lp_p_1] [get_bd_nets dphy_clk_lp_n_1] [get_bd_nets dphy_data_lp_p_1] [get_bd_nets MIPI_D_PHY_RX_0_RxByteClkHS] [get_bd_cells MIPI_D_PHY_RX_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M04_AXI] [get_bd_intf_nets MIPI_CSI_2_RX_0_m_axis_video] [get_bd_cells MIPI_CSI_2_RX_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mipi_csi2_rx_subsystem:5.4 mipi_csi2_rx_subsyst_0
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
endgroup
set_property location {1.5 295 1099} [get_bd_cells mipi_csi2_rx_subsyst_0]
set_property location {1 333 1071} [get_bd_cells mipi_csi2_rx_subsyst_0]
connect_bd_net [get_bd_ports dphy_clk_lp_p] [get_bd_pins mipi_csi2_rx_subsyst_0/mipi_phy_if_clk_lp_p]
WARNING: [BD 41-1306] The connection to interface pin </mipi_csi2_rx_subsyst_0/mipi_phy_if_clk_lp_p> is being overridden by the user with net <dphy_clk_lp_p_1>. This pin will not be connected as a part of interface connection <mipi_phy_if>.
connect_bd_net [get_bd_ports dphy_clk_lp_n] [get_bd_pins mipi_csi2_rx_subsyst_0/mipi_phy_if_clk_lp_n]
WARNING: [BD 41-1306] The connection to interface pin </mipi_csi2_rx_subsyst_0/mipi_phy_if_clk_lp_n> is being overridden by the user with net <dphy_clk_lp_n_1>. This pin will not be connected as a part of interface connection <mipi_phy_if>.
set_property location {168 1060} [get_bd_ports dphy_data_hs_p]
undo
INFO: [Common 17-17] undo 'set_property location {168 1060} [get_bd_ports dphy_data_hs_p]'
connect_bd_net [get_bd_ports dphy_data_hs_p] [get_bd_pins mipi_csi2_rx_subsyst_0/mipi_phy_if_data_hs_p]
WARNING: [BD 41-1306] The connection to interface pin </mipi_csi2_rx_subsyst_0/mipi_phy_if_data_hs_p> is being overridden by the user with net <dphy_data_hs_p_1>. This pin will not be connected as a part of interface connection <mipi_phy_if>.
set_property location {131 1049} [get_bd_ports dphy_data_hs_n]
undo
INFO: [Common 17-17] undo 'set_property location {131 1049} [get_bd_ports dphy_data_hs_n]'
set_property location {-59 1057} [get_bd_ports dphy_data_hs_n]
set_property location {-50 1047} [get_bd_ports dphy_data_hs_n]
set_property location {-49 1048} [get_bd_ports dphy_data_hs_n]
connect_bd_net [get_bd_ports dphy_data_hs_n] [get_bd_pins mipi_csi2_rx_subsyst_0/mipi_phy_if_data_hs_n]
WARNING: [BD 41-1306] The connection to interface pin </mipi_csi2_rx_subsyst_0/mipi_phy_if_data_hs_n> is being overridden by the user with net <dphy_data_hs_n_1>. This pin will not be connected as a part of interface connection <mipi_phy_if>.
set_property location {-61 929} [get_bd_intf_ports dphy_hs_clock]
set_property location {-52 1127} [get_bd_ports dphy_data_lp_p]
set_property location {-52 1126} [get_bd_ports dphy_data_lp_p]
connect_bd_net [get_bd_ports dphy_data_lp_p] [get_bd_pins mipi_csi2_rx_subsyst_0/mipi_phy_if_data_lp_n]
WARNING: [BD 41-1306] The connection to interface pin </mipi_csi2_rx_subsyst_0/mipi_phy_if_data_lp_n> is being overridden by the user with net <dphy_data_lp_p_1>. This pin will not be connected as a part of interface connection <mipi_phy_if>.
set_property location {-56 1174} [get_bd_ports dphy_data_lp_n]
connect_bd_net [get_bd_ports dphy_data_lp_n] [get_bd_pins mipi_csi2_rx_subsyst_0/mipi_phy_if_data_lp_p]
WARNING: [BD 41-1306] The connection to interface pin </mipi_csi2_rx_subsyst_0/mipi_phy_if_data_lp_p> is being overridden by the user with net <dphy_data_lp_n_1>. This pin will not be connected as a part of interface connection <mipi_phy_if>.
delete_bd_objs [get_bd_intf_ports dphy_hs_clock]
startgroup
make_bd_pins_external  [get_bd_pins mipi_csi2_rx_subsyst_0/mipi_phy_if_clk_hs_n]
WARNING: [BD 41-1306] The connection to interface pin </mipi_csi2_rx_subsyst_0/mipi_phy_if_clk_hs_n> is being overridden by the user with net <mipi_phy_if_clk_hs_n_0_1>. This pin will not be connected as a part of interface connection <mipi_phy_if>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins mipi_csi2_rx_subsyst_0/mipi_phy_if_clk_hs_p]
WARNING: [BD 41-1306] The connection to interface pin </mipi_csi2_rx_subsyst_0/mipi_phy_if_clk_hs_p> is being overridden by the user with net <mipi_phy_if_clk_hs_p_0_1>. This pin will not be connected as a part of interface connection <mipi_phy_if>.
endgroup
set_property name dphy_hs_clock_clk_n [get_bd_ports mipi_phy_if_clk_hs_n_0]
set_property name dphy_hs_clock_clk_p [get_bd_ports mipi_phy_if_clk_hs_p_0]
save_bd_design
Wrote  : <D:\MyProjects\Projects\SG\Nov5\SG\hw\hw.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range property on PARAM_VALUE.C_CAL_MODE is not allowed in procedure update_gui_for_PARAM_VALUE.DPY_LINE_RATE
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins mipi_csi2_rx_subsyst_0/lite_aclk]
connect_bd_net [get_bd_pins mipi_csi2_rx_subsyst_0/lite_aresetn] [get_bd_pins rst_clk_wiz_0_50M/peripheral_aresetn]
connect_bd_net [get_bd_pins mipi_csi2_rx_subsyst_0/video_aresetn] [get_bd_pins rst_clk_wiz_0_50M/peripheral_aresetn]
connect_bd_net [get_bd_pins mipi_csi2_rx_subsyst_0/dphy_clk_200M] [get_bd_pins clk_wiz_0/clk_out3]
connect_bd_net [get_bd_pins mipi_csi2_rx_subsyst_0/video_aclk] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_intf_net [get_bd_intf_pins mipi_csi2_rx_subsyst_0/video_out] [get_bd_intf_pins AXI_BayerToRGB_0/AXI_Slave_Interface]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range property on PARAM_VALUE.C_CAL_MODE is not allowed in procedure update_gui_for_PARAM_VALUE.DPY_LINE_RATE
startgroup
set_property -dict [list \
  CONFIG.CMN_NUM_LANES {2} \
  CONFIG.CMN_PXL_FORMAT {RAW10} \
] [get_bd_cells mipi_csi2_rx_subsyst_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
endgroup
save_bd_design
Wrote  : <D:\MyProjects\Projects\SG\Nov5\SG\hw\hw.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (50 MHz)} Clk_slave {/clk_wiz_0/clk_out1 (50 MHz)} Clk_xbar {/clk_wiz_0/clk_out1 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/mipi_csi2_rx_subsyst_0/csirxss_s_axi} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins mipi_csi2_rx_subsyst_0/csirxss_s_axi]
Slave segment '/mipi_csi2_rx_subsyst_0/csirxss_s_axi/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C2_0000 [ 4K ]>.
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M04_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /ps7_0_axi_periph/xbar/M04_AXI'
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /video_dynclk clk_wiz propagate
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /AXI_BayerToRGB_0/AXI_Slave_Interface(5) and /mipi_csi2_rx_subsyst_0/video_out(2)
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2247.379 ; gain = 6.656
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range property on PARAM_VALUE.C_CAL_MODE is not allowed in procedure update_gui_for_PARAM_VALUE.DPY_LINE_RATE
validate_bd_design -force
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M04_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /ps7_0_axi_periph/xbar/M04_AXI'
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /video_dynclk clk_wiz propagate
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /AXI_BayerToRGB_0/AXI_Slave_Interface(5) and /mipi_csi2_rx_subsyst_0/video_out(2)
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2258.625 ; gain = 0.430
validate_bd_design -force
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M04_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /ps7_0_axi_periph/xbar/M04_AXI'
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /video_dynclk clk_wiz propagate
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /AXI_BayerToRGB_0/AXI_Slave_Interface(5) and /mipi_csi2_rx_subsyst_0/video_out(2)
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2279.426 ; gain = 0.000
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range property on PARAM_VALUE.C_CAL_MODE is not allowed in procedure update_gui_for_PARAM_VALUE.DPY_LINE_RATE
startgroup
set_property CONFIG.CMN_PXL_FORMAT {RAW8} [get_bd_cells mipi_csi2_rx_subsyst_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
endgroup
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M04_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /ps7_0_axi_periph/xbar/M04_AXI'
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /video_dynclk clk_wiz propagate
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /AXI_BayerToRGB_0/AXI_Slave_Interface(5) and /mipi_csi2_rx_subsyst_0/video_out(1)
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2279.426 ; gain = 0.000
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range property on PARAM_VALUE.C_CAL_MODE is not allowed in procedure update_gui_for_PARAM_VALUE.DPY_LINE_RATE
startgroup
set_property CONFIG.CMN_PXL_FORMAT {RAW10} [get_bd_cells mipi_csi2_rx_subsyst_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
endgroup
save_bd_design
Wrote  : <D:\MyProjects\Projects\SG\Nov5\SG\hw\hw.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M04_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /ps7_0_axi_periph/xbar/M04_AXI'
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /video_dynclk clk_wiz propagate
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /AXI_BayerToRGB_0/AXI_Slave_Interface(5) and /mipi_csi2_rx_subsyst_0/video_out(2)
validate_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2290.211 ; gain = 1.883
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range property on PARAM_VALUE.C_CAL_MODE is not allowed in procedure update_gui_for_PARAM_VALUE.DPY_LINE_RATE
startgroup
set_property CONFIG.CMN_PXL_FORMAT {YUV422_8bit} [get_bd_cells mipi_csi2_rx_subsyst_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
endgroup
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M04_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /ps7_0_axi_periph/xbar/M04_AXI'
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /video_dynclk clk_wiz propagate
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /AXI_BayerToRGB_0/AXI_Slave_Interface(5) and /mipi_csi2_rx_subsyst_0/video_out(2)
validate_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2291.270 ; gain = 0.121
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range property on PARAM_VALUE.C_CAL_MODE is not allowed in procedure update_gui_for_PARAM_VALUE.DPY_LINE_RATE
startgroup
set_property CONFIG.CMN_PXL_FORMAT {RAW8} [get_bd_cells mipi_csi2_rx_subsyst_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
endgroup
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M04_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /ps7_0_axi_periph/xbar/M04_AXI'
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /video_dynclk clk_wiz propagate
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /AXI_BayerToRGB_0/AXI_Slave_Interface(5) and /mipi_csi2_rx_subsyst_0/video_out(1)
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2345.062 ; gain = 0.000
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range property on PARAM_VALUE.C_CAL_MODE is not allowed in procedure update_gui_for_PARAM_VALUE.DPY_LINE_RATE
startgroup
set_property CONFIG.CMN_PXL_FORMAT {RAW10} [get_bd_cells mipi_csi2_rx_subsyst_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
endgroup
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range property on PARAM_VALUE.C_CAL_MODE is not allowed in procedure update_gui_for_PARAM_VALUE.DPY_LINE_RATE
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range property on PARAM_VALUE.C_CAL_MODE is not allowed in procedure update_gui_for_PARAM_VALUE.DPY_LINE_RATE
startgroup
set_property CONFIG.CMN_NUM_PIXELS {4} [get_bd_cells mipi_csi2_rx_subsyst_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
endgroup
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M04_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /ps7_0_axi_periph/xbar/M04_AXI'
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /video_dynclk clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2346.586 ; gain = 0.000
save_bd_design
Wrote  : <D:\MyProjects\Projects\SG\Nov5\SG\hw\hw.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.runs/synth_1/system_wrapper.dcp to D:/MyProjects/Projects/SG/Nov5/proj/hw.srcs/utils_1/imports/synth_1 and adding it to utils fileset
reset_run system_rgb2dvi_0_0_synth_1
reset_run system_processing_system7_0_0_synth_1
reset_run system_AXI_GammaCorrection_1_0_synth_1
reset_run system_AXI_BayerToRGB_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : d:/MyProjects/Projects/SG/Nov5/SG/hw/hw.gen/sources_1/bd/system/synth/system.vhd
VHDL Output written to : d:/MyProjects/Projects/SG/Nov5/SG/hw/hw.gen/sources_1/bd/system/sim/system.vhd
VHDL Output written to : d:/MyProjects/Projects/SG/Nov5/SG/hw/hw.gen/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_BayerToRGB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_GammaCorrection_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DVIClocking_1 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP2'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_vid_clk_dyn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/MyProjects/Projects/SG/Nov5/SG/hw/hw.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_dynclk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vtg .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S00_AXIS'. A default connection has been created.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M00_AXIS.TDATA_NUM_BYTES'. Logical port width '8' and physical port width '32' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M00_AXIS.TUSER_WIDTH'. Logical port width '96' and physical port width '384' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M00_AXIS.TDEST_WIDTH'. Logical port width '4' and physical port width '16' do not match.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M00_AXIS'. A default connection has been created.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M01_AXIS.TDATA_NUM_BYTES'. Logical port width '8' and physical port width '32' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M01_AXIS.TUSER_WIDTH'. Logical port width '96' and physical port width '384' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M01_AXIS.TDEST_WIDTH'. Logical port width '4' and physical port width '16' do not match.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M01_AXIS'. A default connection has been created.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M02_AXIS.TDATA_NUM_BYTES'. Logical port width '8' and physical port width '32' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M02_AXIS.TUSER_WIDTH'. Logical port width '96' and physical port width '384' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M02_AXIS.TDEST_WIDTH'. Logical port width '4' and physical port width '16' do not match.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M02_AXIS'. A default connection has been created.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M03_AXIS.TDATA_NUM_BYTES'. Logical port width '8' and physical port width '32' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M03_AXIS.TUSER_WIDTH'. Logical port width '96' and physical port width '384' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M03_AXIS.TDEST_WIDTH'. Logical port width '4' and physical port width '16' do not match.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M03_AXIS'. A default connection has been created.
Exporting to file d:/MyProjects/Projects/SG/Nov5/SG/hw/hw.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/hw_handoff/system_mipi_csi2_rx_subsyst_0_1.hwh
Generated Hardware Definition File d:/MyProjects/Projects/SG/Nov5/SG/hw/hw.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/synth/system_mipi_csi2_rx_subsyst_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block mipi_csi2_rx_subsyst_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/MyProjects/Projects/SG/Nov5/SG/hw/hw.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/MyProjects/Projects/SG/Nov5/SG/hw/hw.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/MyProjects/Projects/SG/Nov5/SG/hw/hw.gen/sources_1/bd/system/ip/system_auto_pc_7/system_auto_pc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/MyProjects/Projects/SG/Nov5/SG/hw/hw.gen/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/MyProjects/Projects/SG/Nov5/SG/hw/hw.gen/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/MyProjects/Projects/SG/Nov5/SG/hw/hw.gen/sources_1/bd/system/ip/system_auto_pc_4/system_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/MyProjects/Projects/SG/Nov5/SG/hw/hw.gen/sources_1/bd/system/ip/system_auto_pc_5/system_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/MyProjects/Projects/SG/Nov5/SG/hw/hw.gen/sources_1/bd/system/ip/system_auto_pc_6/system_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m05_couplers/auto_pc .
Exporting to file d:/MyProjects/Projects/SG/Nov5/SG/hw/hw.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File d:/MyProjects/Projects/SG/Nov5/SG/hw/hw.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_AXI_BayerToRGB_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_AXI_GammaCorrection_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_DVIClocking_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_4
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_5
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_6
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_7
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_vdma_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_clk_wiz_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_mipi_csi2_rx_subsyst_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rgb2dvi_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rst_clk_wiz_0_50M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rst_vid_clk_dyn_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_video_dynclk_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_vtg_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_xbar_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_e207_phy_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_e207_r_sync_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_e207_rx_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_e207_vfb_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_AXI_BayerToRGB_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_AXI_GammaCorrection_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rst_clk_wiz_0_50M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rst_vid_clk_dyn_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_vtg_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_7
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_vdma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_clk_wiz_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_mipi_csi2_rx_subsyst_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rgb2dvi_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_DVIClocking_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_video_dynclk_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_e207_phy_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_e207_r_sync_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_e207_rx_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_e207_vfb_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_5
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_6
[Tue Nov  7 11:29:51 2023] Launched system_rgb2dvi_0_0_synth_1, system_processing_system7_0_0_synth_1, system_AXI_GammaCorrection_1_0_synth_1, system_AXI_BayerToRGB_0_0_synth_1, system_rst_vid_clk_dyn_0_synth_1, system_v_axi4s_vid_out_0_0_synth_1, system_rst_clk_wiz_0_50M_0_synth_1, system_clk_wiz_0_0_synth_1, system_video_dynclk_0_synth_1, system_DVIClocking_1_0_synth_1, system_axi_vdma_0_0_synth_1, system_vtg_0_synth_1, bd_e207_rx_0_synth_1, system_xbar_0_synth_1, system_mipi_csi2_rx_subsyst_0_1_synth_1, system_auto_pc_4_synth_1, system_auto_pc_6_synth_1, bd_e207_phy_0_synth_1, system_auto_pc_5_synth_1, system_auto_pc_0_synth_1, bd_e207_vfb_0_0_synth_1, system_auto_pc_2_synth_1, system_auto_pc_7_synth_1, system_auto_pc_3_synth_1, bd_e207_r_sync_0_synth_1, system_auto_pc_1_synth_1, synth_1...
Run output will be captured here:
system_rgb2dvi_0_0_synth_1: D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.runs/system_rgb2dvi_0_0_synth_1/runme.log
system_processing_system7_0_0_synth_1: D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.runs/system_processing_system7_0_0_synth_1/runme.log
system_AXI_GammaCorrection_1_0_synth_1: D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.runs/system_AXI_GammaCorrection_1_0_synth_1/runme.log
system_AXI_BayerToRGB_0_0_synth_1: D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.runs/system_AXI_BayerToRGB_0_0_synth_1/runme.log
system_rst_vid_clk_dyn_0_synth_1: D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.runs/system_rst_vid_clk_dyn_0_synth_1/runme.log
system_v_axi4s_vid_out_0_0_synth_1: D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.runs/system_v_axi4s_vid_out_0_0_synth_1/runme.log
system_rst_clk_wiz_0_50M_0_synth_1: D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.runs/system_rst_clk_wiz_0_50M_0_synth_1/runme.log
system_clk_wiz_0_0_synth_1: D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.runs/system_clk_wiz_0_0_synth_1/runme.log
system_video_dynclk_0_synth_1: D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.runs/system_video_dynclk_0_synth_1/runme.log
system_DVIClocking_1_0_synth_1: D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.runs/system_DVIClocking_1_0_synth_1/runme.log
system_axi_vdma_0_0_synth_1: D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.runs/system_axi_vdma_0_0_synth_1/runme.log
system_vtg_0_synth_1: D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.runs/system_vtg_0_synth_1/runme.log
bd_e207_rx_0_synth_1: D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.runs/bd_e207_rx_0_synth_1/runme.log
system_xbar_0_synth_1: D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.runs/system_xbar_0_synth_1/runme.log
system_mipi_csi2_rx_subsyst_0_1_synth_1: D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.runs/system_mipi_csi2_rx_subsyst_0_1_synth_1/runme.log
system_auto_pc_4_synth_1: D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.runs/system_auto_pc_4_synth_1/runme.log
system_auto_pc_6_synth_1: D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.runs/system_auto_pc_6_synth_1/runme.log
bd_e207_phy_0_synth_1: D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.runs/bd_e207_phy_0_synth_1/runme.log
system_auto_pc_5_synth_1: D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.runs/system_auto_pc_5_synth_1/runme.log
system_auto_pc_0_synth_1: D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.runs/system_auto_pc_0_synth_1/runme.log
bd_e207_vfb_0_0_synth_1: D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.runs/bd_e207_vfb_0_0_synth_1/runme.log
system_auto_pc_2_synth_1: D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.runs/system_auto_pc_2_synth_1/runme.log
system_auto_pc_7_synth_1: D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.runs/system_auto_pc_7_synth_1/runme.log
system_auto_pc_3_synth_1: D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.runs/system_auto_pc_3_synth_1/runme.log
bd_e207_r_sync_0_synth_1: D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.runs/bd_e207_r_sync_0_synth_1/runme.log
system_auto_pc_1_synth_1: D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.runs/system_auto_pc_1_synth_1/runme.log
synth_1: D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.runs/synth_1/runme.log
[Tue Nov  7 11:29:56 2023] Launched impl_1...
Run output will be captured here: D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:01 ; elapsed = 00:01:14 . Memory (MB): peak = 2423.484 ; gain = 76.898
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range property on PARAM_VALUE.C_CAL_MODE is not allowed in procedure update_gui_for_PARAM_VALUE.DPY_LINE_RATE
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range property on PARAM_VALUE.C_CAL_MODE is not allowed in procedure update_gui_for_PARAM_VALUE.DPY_LINE_RATE
report_ip_status -name ip_status 
write_hw_platform -fixed -include_bit -force -file D:/MyProjects/Projects/SG/Nov5/SG/hw/system_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/MyProjects/Projects/SG/Nov5/SG/hw/system_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/MyProjects/Projects/SG/Nov5/SG/hw/system_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2023.2/data/embeddedsw) loading 1 seconds
write_hw_platform: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2644.867 ; gain = 211.137
write_hw_platform -fixed -include_bit -force -file D:/MyProjects/Projects/SG/Nov5/SG/hw/system_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/MyProjects/Projects/SG/Nov5/SG/hw/system_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/MyProjects/Projects/SG/Nov5/SG/hw/system_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2667.164 ; gain = 22.297
