---
title: "G20-96 - Â© SEMI 1980, 19961..."
description: "SEMIæ ‡å‡†æ–‡æ¡£"
sidebar_label: "G20-96 - Â© SEMI 1980, 19961..."
sidebar_position: 123
tags: ['SEMI', 'Standard']
custom_props:
  source_type: 'pdf'
  source_file: 'semi-chapter-123.pdf'
  chapter: 123
  page_count: 50
---

import PdfDownloadCard from '@site/src/components/PdfDownloadCard';
import PdfSplitView from '@site/src/components/PdfSplitView';

<PdfDownloadCard
  pdfLink="/pdfs/semi/123.pdf"
  pdfSize="N/A"
  title="G20-96 - Â© SEMI 1980, 19961..."
  description="SEMIæ ‡å‡†æ–‡æ¡£"
/>

---

## ðŸ“– å¹¶æŽ’æŸ¥çœ‹ï¼šMarkdownæ–‡æœ¬ + PDFåŽŸæ–‡æ¡£

<PdfSplitView pdfPath="/pdfs/semi/123.pdf">

---
title: "G20-96 - Â© SEMI 1980, 19961..."
description: "SEMIæ ‡å‡†æ–‡æ¡£"
sidebar_label: "G20-96 - Â© SEMI 1980, 19961..."
sidebar_position: 123
tags: ['SEMI', 'Standard']
custom_props:
  source_type: 'pdf'
  source_file: 'semi-chapter-123.pdf'
  chapter: 123
  page_count: 50
---



&lt;!-- Page 1 --&gt;

SEMI G20-96 Â© SEMI 1980, 19961 SEMI G20-96SPECIFICATION FOR LEAD FINISHES FOR PLASTIC PACKAGES(ACTIVE DEVICES ONLY) 1 PurposeThis specification defines lead finishes for plasticpackages (e.g., single-in-line, dual-in-line, quad-in-line)utilizing leadframes with SEMI specified leadframematerials. 2 ScopeThis specification defines the composition, properties,and limits and refers to the appropriate tests for utility. 3 Referenced DocumentsUnless otherwise specified, the following standards andspecifications, with appropriate issue letter at time oforder entry, form a part of this specification to theextent, and for the purpose, specified herein.3.1 SEMI SpecificationsSEMI G4  Specification for Integrated CircuitLeadframe Materials Used in the Production ofStamped LeadframesSEMI G18  Specification for Integrated CircuitLeadframe Material Used in the Production of EtchedLeadframesSEMI G55  Test Method Measurement of SilverPlating BrightnessSEMI G56  Test Method Measurement of SilverPlating Thickness3.2 ASTM Specifications1 B 487  Measuring Metal and Oxide CoatingThickness by Microscopical Examination of CrossSectionB 545  Standard Specification for ElectrodepositedCoatings of TinB 567  Measurement of Coating Thickness by theBeta Backscatter PrincipleB 568  Measurement of Coating Thickness by X-RaySpectrometryE 1B 571  Adhesion of Metallic CoatingsE 10  Standard Test Method for Brinell Hardness forMetallic Materials 1 American Society for Testing Materials, 100 Barr Harbor Drive,West Conshohoken, PA 19428-2959 E 384  Standard Test Methods for Microhardness ofMaterials 3.3 Federal Specifications2 QQ-S-365  Silver Plating, Electrodeposited, GeneralRequirements forQQ-S-571  Solder, Tin Alloy: Tin Lead Alloy, andLead Alloy 3.4 Military Specifications2 MIL-G-45204  Gold Plating, ElectrodepositedMIL-P-81728  Plating, Tin Lead, ElectrodepositedMIL-STD-883  Test Methods and Procedures forMicroelectronicsMIL-T-10727  Tin Plating; Electrodeposits or Hot-Dipped, for Ferrous and Non-Ferrous Metals 4 Application4.1 Table 1 lists recommended fin ishes for copper andnickel/iron alloys.4.1.1 Silver is approved as a lead fin ish for all alloysbut only for internal processing. When shipped to acustomer, silver must be removed and replaced by tinlead.4.1.2 Gold plate is usable in sockete d applications aswell as in soldered applications. Hardness, grain size,and other properties shall be specified on theprocurement drawing.4.1.3 Solder, as used in this specific ation, refers to tinlead as 63/37 or 60/40 unless otherwise specified andagreed upon between user and supplier, and stated onprocurement drawings.4.1.4 Tinning is a generic term (pr imarily used inuser industries) and means hot solder dip (near 60/40tin lead) and not an application of tin.4.2 Composition, limits, mechanic al and physicalproperties, and dimensions and tolerances forleadframes are stated in SEMI G4 and SEMI G18.4.3 Lead finish details are stated in Section 5. 2 Military Standards, Naval Publications and Forms Center, 5801Tabor Ave., Philadelphia, PA 19120

&lt;!-- Page 2 --&gt;

SEMI G20-96 Â© SEMI 1980, 1996 2 5 Lead Finish5.1 Tin Electroplate5.1.1 Composition  The tin shall n ot be less than99.8% pure tin and shall not contain more than 0.1%carbon. The deposit is Type I as defined in MIL-T-10727.Table 1 Alloys Finish IronAlloysFinish CopperAlloysTin MIL-T-10727Tin (over base metal) X XAcceptable Undercoats1. Copper X X2. Nickel X XTin Lead (Sn/Pb)MIL-P-81728Tin Lead (over base metal) X XSn/PbAcceptable Undercoats1. Copper X X2. Nickel X XSolder Dip (Sn/Pb)QQ-S-571Solder Dip (over base metal) X XAcceptable Undercoats1. Copper X X2. Nickel X X3. Silver X XGold MIL-G-45204Gold (over base metal) XAcceptable Undercoats1. Nickel X X2. Copper Flash XSilver QQ-S-365Silver (over base metal) X XAcceptable Undercoats1. Copper X2. Gold X5.1.2 Characteristics  The procedu re used forevaluating the tin coating and the general requirementsfor the coating shall comply with ASTM B 545 or thelatest current revision, except where noted below.5.1.3 Thickness  The plated coatin g as measured onthe major flat of the leads shall be a minimum of 5micrometers (200 microinches).5.1.4 Appearance  The surface tex ture of the tinshall be non-reflective matte finish. 5.1.5 Hardness  None specified.5.1.6 Preservation  Preservation c oating, if desiredand agreed upon by user and supplier, is acceptable.(Example: Stearic acid solution in xylol as defined inMIL-T-10727.)5.2 Tin Lead (SnPb) Electroplate5.2.1 Composition  Major constitu ents shall be tinlead with minor impurities. Range of major constituentsshall be: Tin 60%95%Lead 5%40% 5.2.2 Purity and Application  Per MIL-P-81728.5.2.3 Thickness  Shall be a minim um of 5micrometers (200 microinches) measured on the majorflat of the leads.5.2.4 The surface of the tin lead sha ll be non-reflectivematte finish.5.2.5 Hardness  None specified.5.3 Tin Lead Solder-Dip5.3.1 Composition  60/40 or 63/37 .5.3.2 Purity  As per Federal Spec ification QQ-S-571.5.3.3 Thickness  Shall be a minim um of 5micrometers (200 microinches) as measured on themajor flat of the leads.5.3.4 Process Conformance  Sold er coating isapplicable as shown in Table 1. In addition, the coatingis acceptable as follows:1. Over the electroplated tin or tin lead as per Section5.1 or 5.2.2. Over the electroplated silver as per Section 5.4.3. Over the electroplated gold as per Section 5.5. 5.3.5 Appearance  Surface shall b e smooth andcontinuous.5.3.6 Hardness  None specified.5.4 Silver Electroplate5.4.1 Composition  Silver electrop late shall be semi-bright, Type II as per Federal Specification QQ-S-365,Grade B, (without supplementary tarnish resistanttreatment).5.4.2 Thickness  Shall be a minim um of 1.25micrometers (50 microinches) as measured on themajor flat of the leads, in accordance with SEMI G56.

&lt;!-- Page 3 --&gt;

SEMI G20-96 Â© SEMI 1980, 19963 5.4.3 Appearance  Smooth and co ntinuous andsemi-bright with minimum discoloration as measured,in accordance with SEMI G55.5.4.4 Hardness  Hardness shall be between 90 and135 on the Brinell Hardness Scale, in accordance withASTM E 10.5.4.5 Additional Processing5.4.5.1 Due to chemical reactions, silv er electroplatedsurfaces should be protected from sulfur and sulfurbearing materials such as note paper, cardboard, andother like materials. Sulfur-free papers shall be used forpacking.5.4.5.2 Prior to shipment to a user, dev ices with silverelectroplated leads shall have the silver removed andreplaced with tin lead coated leads, unless accepted bycontract.5.5 Gold Electroplate5.5.1 Composition  Gold plating s hall be applied inaccordance with MIL-G-45204 in any and all of thefollowing grades depending on application. Type I - 99.7 Percent minimumType II - 99.0 Percent minimumType III - 99.9 Percent minimum NOTE 1: Type II is suitable for socketing application only.5.5.2 Thickness  Shall be a minim um of 1.25micrometers (50 microinches) as measured on themajor flat of the leads.5.5.3 Appearance  Appearance of surface shall besmooth and continuous. Attributes and defects arespecified in MIL-G-45204 (workmanship paragraph).5.5.4 Purity  Composition limits a re as specified inSection 5.5.1 above. Individual metallics in the depositshall not exceed 0.1%. Metallic hardening agents,purposely added to adjust a plating bath to specifiedhardness, are not considered as impurities.5.5.5 Hardness  Depending on Ty pe andApplication, hardness is specified, using Knoopindenter in the following categories (testing shall be inaccordance with ASTM E 384): Type Grade Hardness (Knoop)I A 90 maxB 91129C 130200II B 91129C 130200D 201 and overIII A 90 max NOTICE: These standards do not purport to addresssafety issues, if any, associated with their use. It is theresponsibility of the user of these standards to establishappropriate safety and health practices and determinethe applicability of regulatory limitations prior to use.SEMI makes no warranties or representations as to thesuitability of the standards set forth herein for anyparticular application. The determination of thesuitability of the standard is solely the responsibility ofthe user. Users are cautioned to refer to manufacturersinstructions, product labels, product data sheets, andother relevant literature respecting any materialsmentioned herein. These standards are subject tochange without notice.The users attention is called to the possibility thatcompliance with this standard may require use ofcopyrighted material or of an invention covered bypatent rights. By publication of this standard, SEMItakes no position respecting the validity of any patentrights or copyrights asserted in connection with anyitem mentioned in this standard. Users of this standardare expressly advised that determination of any suchpatent rights or copyrights, and the risk of infringementof such rights, are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 4 --&gt;

SEMI G21-94 Â© SEMI 1980, 19961 SEMI G21-94SPECIFICATION FOR PLATING INTEGRATED CIRCUIT LEADFRAMES 1 Preface1.1 Purpose  This specification details therequirements for plating layers on leadframes intendedfor use in platic semiconductor packages. It is intendedas a design guideline.1.2 Scope  The specifications an d test proceduresdetailed in this document apply to all plating applied tothe internal section of leadframes. External leadframefinishes are not included.1.3 Units  U.S. Customary (inch -pound) or SI unitsmay be used at the customer's discretion. Thisspecification uses U.S. Customary units as the primeunit. 2 Referenced Documents2.1 Applicable Documents  To a void conflicts, theorder of precedence when ordering plated leadframesshall be as follows:Purchase OrderCustomers Leadframe DrawingThis SpecificationReferenced DocumentsRelated Documents 2.2 Referenced Documents2.2.1 SEMI SpecificationsSEMI G4  Integrated Circuit Leadframe Materialsused in the Production of Stamped LeadframesSEMI G18  Materials Used in the Production ofEtched Leadframes for Semiconductor DevicesSEMI  All leadframe specifications 2.2.2 ASTM Specifications1B 847  Test Method for Measurement of Metal andOxide Coating Thicknesses by MicroscopicExamination of a Cross-SectionB 567  Method for Measurement of CoatingThickness by the Beta Backscatter MethodB 568  Method for Measuring Coating Thickness byX-Ray Spectrometry 1 American Society of Testing and Materials, 100 Barr Harbor Drive,West Conshohoken, PA 19428-2959 E 384  Standard Test Method for Microhardness ofMaterialsF 1269  Test Methods for Destructive Shear Testingof Ball Bonds 2.2.3 Military and Federal Specifica tions2MIL-C-14550  Copper Plating, ElectrodepositedMIL-G-45204  Gold Plating, ElectrodepositedMIL-T-10727  Tin Plating, Electrdeposits or HotDipped, for Ferrous and Non-Ferrous MetalsMIL-STD-883  Test Methods and Procedures forMicroelectronicsQQ-N-290  Nickel Plating, ElectrodepositedQQ-S-3651  General Requirements forElectrodeposited Silver Plating 2.3 Related Documents2.3.1 Military and Federal Specifica tionsMIL-P-81728  Plating Tin/Lead (Sn/Pb)ElectrodepositedMIL-STD-105  Sampling Procedures and Tables forInspection by AttributesMIL-STD-202  Test Methods for Electronic andElectrical Component PartsMIL-S-19500  General Specification forSemiconductor Devices 2.3.2 ISO Standards3ISO-3497  Metallic Coating Measurement of CoatingThickness, X-Ray Spectrometry Method 3 Terminology3.1 finish (plating)  The final p lating layer.3.2 resin bleed-out (die attach)  The surface creepof a resin used for die attach beyond the outer perimeterof the bulk of the resin (filler). For a given resinformulation, the resin creep may be exacerbated by themicro-structure and cleanliness of the die attachsurface. 2 Military Standards, Naval Publications and Form Center, 5801Tabor Ave., Philadelphia, PA 191203 ANSI, 1430 Broadway, New York, NY 10018

&lt;!-- Page 5 --&gt;

SEMI G21-94 Â© SEMI 1980, 1996 2 4 Ordering InformationPurchase orders for material furnished to thisspecification shall include the following information: 4.1 Leadframe drawing showing th e areas to be platedand tolerances for the location.4.2 Plating Metal, Type, and Grad e  Underplate andfinish plate.4.3 Plating(s) thickness and tolera nce.4.4 Certification or Test Report re quirements.4.5 Reference to this specification .4.6 Any additions to or variations from thisspecification. 5 Materials5.1 Base Material  See SEMI G 4 and G18 forleadframe base metal specifications.5.2 Underplates  When underpl ates are specified,the materials specified in Table 1 shall be used. Table 1 Underplates Platings Type Grade Specifications SpecificationsNickel QQN-290Copper MIL-C-14550Gold III A MIL-G-45204Silver I, II, III B QQ-S-3655.3 Finish/Underplates  The rec ommended finishplating options for copper and nickel-iron alloys and thesuggested underplates are show in Table 2. Table 2 Undercoat Finishes Finish Copper AlloysNickel/IronAlloyGold MIL-G-45204Over Base Material XAcceptable UnderplateNickel\* X X Silver QQ-S-365Over Base Material XAcceptable UnderplateGold XCopper X X Tin MIL-T-10727Over Base Material X XAcceptable Underplate Finish Copper AlloysNickel/IronAlloyNickel X XCopper X X Copper MIL-C-14550Over Base Material X XAcceptable Underplate Nickel QQN-290Over Base Material X XAcceptable Underplate PalladiumOver Base MaterialAcceptable Underplate Nickel X XCopper X X\*Copper strike may be used under nickel.6 Sampling6.1 The sampling plan shall be agr eed between userand supplier. 7 Equipment7.1 Beta Backscatter system.7.2 Die Attach equipment.7.3 Eutectic Die Attach heater blo ck or hot platecapable of 450Â°C Â± 10Â°C.7.4 Microscope 1030 magnifica tion with 45Â°lighting.7.5 Micro Cross-Section equipmen t.7.6 Toolmakers Microscope7.7 Wire Bond equipment7.8 X-ray Fluorescence system7.9 Solderability equipment 8 Incoming InspectionIf incoming inspection is performed, materials shall beinspected in the following sequence: 8.1 Visual Inspection8.2 Surface Finish8.3 Plating Area and Thickness8.4 Plating Quality  Heat Test a nd Adhesion Test8.5 Functional Tests8.5.1 Die Attach

&lt;!-- Page 6 --&gt;

SEMI G21-94 Â© SEMI 1980, 19963 8.5.2 Wire Bond8.5.3 Solderability8.6 Plating Hardness 9 Test Methods9.1 Visual Inspection9.1.1 Visually inspect the plated are a using a binocularmicroscope, at 1030 magnification for thefollowing rejectable conditions.9.1.1.1 Any bare spots or missing plat ing in criticalareas as defined by the coined areas or minimum flatwire bond area in the appropriate leadframespecification.9.1.1.2 Any peeling or blistered platin g.9.1.1.3 Any nodules in critical area as defined in9.1.1.1.Note 1: Nodules not exceeding 0.0005" (0.0381 mm) in asurface dimension and 0.0005" (0.0127 mm) in height in non-critical areas are allowed providing there are no more thanone per internal lead finger or six (6) per leadframe. 9.1.1.4 Any pits which exceed 0.0003 " (0.008 mm) indepth or 0.0005" (0.0127 mm) in a surface dimension incritical areas or 0.001" (0.0254 mm) in depth or 0.002"(0.051 mm) in a surface dimension in non-critical areas.9.1.1.5 Any scratches or scrapes in the metallizationplating which expose underplate or base material.9.1.1.6 Any scratches or scrapes in cri tical areas whichcause a build up of material in excess of 0.0005"(0.0127 mm) in height.9.1.1.7 Any foreign material, contami nation, oxidationor tarnish.9.2 Surface Finish9.2.1 The surface finish or brightnes s shall beinspected according to procedures agreed upon betweenvendor and customer.9.3 Plating Area and Thickness9.3.1 Plating Area9.3.1.1 Using a toolmakers microscop e determine ifspot plated areas meet the requirements of theleadframe drawing for position and size tolerance.9.3.2 Thickness9.3.2.1 Plating thickness shall be mea sured atlocations agreed between vendor and customeraccording to procedures detailed in ASTM B 487,ASTM B 567, or ASTM B 568. Note 2: Only use ASTM B 487 for thicknesses greater than100 micro-inches (0.0025 mm). 9.4 Plating Quality  Heat Test a nd Adhesion Test.9.4.1 Copper Plate  Test accordin g to proceduresagreed between vendor and customer.9.4.2 Gold and Silver Plate9.4.2.1 Submit gold plated samples to 450Â°C + 10Â°Cfor two (2) minutes in air on a die attach heater block orhot plate and silver plated samples to 300Â° C + 10Â° Cwith the same conditions.Note 3: For silver plating thicknesses less than 100 micro-inches (0.0025 mm), heat testing is not valid unless analternate time and temperature is agreed upon between thevendor and the customer. 9.4.2.2 Visually inspect the plating un der themicroscope set at 10 magnification for blistering,peeling, and discoloration.Note 4: For gold plating, discoloration after the heat testing isonly allowable if the fold plate thickness is less than 20micro-inches (508 microns) by design.Note 5: 30 magnification may be used for confirmation. 9.4.2.3 Place a strip of tape across the plated area.Press firmly with fingertips or another smooth object.9.4.2.4 Peel the tape quickly off the pl ated surface. Ifthere is any plating on the tape the component shall berejected.9.4.3 Nickel Plate  Test according to proceduresagreed between vendor and customer.9.4.4 Palladium Plate  Test according to proceduresagreed between vendor and customer.9.4.5 Tin Plate  Test according to procedures agreedbetween vendor and customer.9.5 Functional Tests9.5.1 Die Attach9.5.1.1 Sample die, using a resin agree d betweenvendor and customer, shall be attached to platedleadframes.9.5.1.2 Die shear tests shall be performed per MIL-STD-883, Method 2019 or to a method agreed betweenvendor and customer.9.5.1.3 Resin bleed-out shall not exce ed 0.010" (0.254mm).Note 6: Control samples from a previously acceptedleadframe lot shall be tested at the same time, using the sameresin batch, for comparison.

&lt;!-- Page 7 --&gt;

SEMI G21-94 Â© SEMI 1980, 1996 4 9.5.2 Wire Bond9.5.3 Sample leadframes shall be bo nded using wireand procedures agreed between vendor and customer.9.5.3.1 Wires and bonds shall be teste d according toMIL-STD-883, Method 2011, and/or ASTM F 1269 byagreement between vendor and customer.9.5.4 Tin Plate Solderability9.5.5 The solderability or alloying c apability of the tinplate shall be evaluated per procedures agreed betweenvendor and customer.9.6 Plating Hardness9.6.1 Where required for verification of resultsobtained in other tests, the plating hardness shall bemeasured per ASTM E 384. 10 Certification10.1 Upon request by the customer in the purchaseorder, a vendors certification that the plating wasperformed and tested in accordance with thisspecification, together with a report of the test results,shall be furnished at the time of shipment. Thiscertification does not remove the vendor's responsibilityfor discrepant product subsequently found by thecustomer.10.2 When certification is requested , the followinginformation shall be supplied as a minimumrequirement:10.2.1 Vendor Name10.2.2 Purchase Order Number10.2.3 Vendor Lot Number10.2.4 Customer Part Number10.2.5 Plating Type, Grade and Meas ured Thicknessfor Under and Finsh Plates10.2.6 Plating hardness if agreed between vendor anduser. 11 Packaging and Marking11.1 Packaging11.1.1 Shipping containers and mater ials shall besuitably selected to provide the material with protectionfrom normal transportation damage risks which includecrushing, abrasion, spillage, and exposure to moistureand other corrosive gases. The inner packing materialsmay be further specified by the customer for cleanlinessand non-tarnishing issues.11.2 Marking 11.2.1 Internal Packages  Each int ernal packageshall be marked as follows:Vendors NameCustomers Part NumberCustomers Order NumberVendors Specification Number and Customers, ifappropriateManufacturing Lot NumberQuantityDate of Manufacture 11.2.2 External PackagesCustomers Specification NumberCustomers Order NumberQuantityShipping DateAny specific instructions for receiving dockpersonnel if requested on the purchase order 12 Discrepancy Material12.1 Material rejected at incoming inspection shall besegregated and tagged as rejectable.12.2 The vendor shall be informed and the returnedgoods policy activated.Note 7: Samples showing the defects shall be identified forthe vendor. If the vendor wishes to see the samples beforereturn of the complete shipment, the material shall be storedby the customer in a manner to prevent further damage ordeterioration.

&lt;!-- Page 8 --&gt;

SEMI G21-94 Â© SEMI 1980, 19965 NOTICE: These standards do not purport to addresssafety issues, if any, associated with their use. It is theresponsibility of the user of these standards to establishappropriate safety and health practices and determinethe applicability of regulatory limitations prior to use.SEMI makes no warranties or representations as to thesuitability of the standards set forth herein for anyparticular application. The determination of thesuitability of the standard is solely the responsibility ofthe user. Users are cautioned to refer to manufacturersinstructions, product labels, product data sheets, andother relevant literature respecting any materialsmentioned herein. These standards are subject tochange without notice.The users attention is called to the possibility thatcompliance with this standard may require use ofcopyrighted material or of an invention covered bypatent rights. By publication of this standard, SEMItakes no position respecting the validity of any patentrights or copyrights asserted in connection with anyitem mentioned in this standard. Users of this standardare expressly advised that determination of any suchpatent rights or copyrights, and the risk of infringementof such rights, are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 9 --&gt;

SEMI G22-1296 Â© SEMI 1980, 19961 SEMI G22-1296SPECIFICATION FOR CERAMIC PIN GRID ARRAY PACKAGES 1 PurposeThis specification defines the acceptance criteria forcofired ceramic pin grid array packages. 2 ScopeThis specification includes the visual, dimensional, andfunctional requirements for the ceramics PGA package. 3 Referenced Documents3.1 Military Standards1MIL-G-45204  Gold Plating, ElectrodepositedMIL-I-23011  Iron Nickel Alloys for Sealing toGlasses and CeramicsMIL-PRF-38535  Integrated Circuits (Microcircuits)Manufacturing, General Specification forMIL-STD-105  Sampling Procedures and Tables forInspection by AttributesMIL-STD-883  Test Methods and Procedures forMicroelectronicsMIL-STD-1835  Interface Standard for MicrocircuitCase OutlinesMIL-STD-7883  BrazingQQ-N-290A  Nickel Plating 3.2 Other DocumentsANSI Y14.52  Dimensioning and TolerancingJEDEC Pub. No. 953  Registered and StandardOutlines for Semiconductor Devices 4 Terminology4.1 blister (bubble) ceramic  An y separation withinthe ceramic which does not expose underlying ceramicmaterial.4.2 blister (bubble) metal  Any l ocalized separationwithin the metallized or between the metallization andceramic which does not expose underlying metal orceramic material. 1 Military Standards, Naval Publications and Form Center, 5801Tabor Ave., Philadelphia, PA 191202 ANSI, 1430 Broadway, New York, NY 100183 JEDEC, 2500 Wilson Blvd., Arlington, VA 22201-3834 4.3 braze  An alloy with a melti ng point equal to orgreater than 450Â°C.4.4 burr  An adherent fragment of excess parentmaterial, either horizontal or vertical, adhering to thecomponent surface.4.5 chip  A region of ceramic m issing from thesurface or edge of a package which does not gocompletely through the package. Chip size is given byits length, width, and depth from a projection of designplan form (Figure 1). Figure 1Chip Illustration4.6 cofired  A process or techno logy formanufacturing products in which the ceramic andrefractory metallizations are fired simultaneously.4.7 contact pad  That metallized pattern thatprovides mechanical or electrical connection to theexternal circuitry.4.8 crack  A cleavage or fractur e that extends to thesurface of a package. It may or may not pass throughthe entire thickness of the package.4.9 delamination  The separatio n of the individuallayers of the ceramic.4.10 die attach area  A dimensio nal outlinedesignated for die attach.4.11 discoloration  Any change i n the color of thepackage plating or metallization as detected by theunaided eye which normally appears after theapplication of heat per Section 8.7.1.4.12 flatness  The allowable devi ation of a surfacefrom a reference plane. The tolerance zone is definedby two parallel planes within which the surface mustlie.4.13 footprint  Pin pattern.4.14 foreign material  An adhere nt particle otherthan parent material of that component.

&lt;!-- Page 10 --&gt;

SEMI G22-1296 Â© SEMI 1980, 1996 2 4.15 isolation gap  Metal-free spa ce betweenconductive areas.4.16 layer  A dielectric sheet with or withoutmetallization that performs a discrete function as part ofthe package.4.17 peeling (flaking)  Any separ ation ofmetallization from the base material that exposes thebase material.4.18 pit  Any unspecified depress ion in the package.4.19 projection  An adherent frag ment of excessparent material on the component surface.4.20 pullback  A dimension cove ring the lineardistance between the edge of the ceramic and the firstmeasurable metallization (see Figure 2). Figure 2Metallization Misalignment4.21 rundown  The linear distanc e down a verticalsurface from the top to the point of maximummetallization overhang (see Figure 2).4.22 seal area  A dimensional ou tline areadesignated for either metallization or bare ceramic toprovide a surface area for sealing.4.23 seating plane  As defined by the standofffeatures or the package base plane if no standoff is used(see Figure 3). Figure 3Seating Plane4.24 standoff  The designed separ ation between thebase plane and the seating plane created by a physicalfeature. Standoff use, configuration, and placement isoptional (see Figure 3).4.25 terminal  Metallization at th e point of electrical contact to package internal circuitry. 4.26 TIR  Total indicator reading .4.27 voids  An absence of refract ory metallization,braze, or plating material from a designated area greaterthan 0.002" (0.051 mm) in diameter. 5 Ordering InformationPurchase orders for pin grid array packages furnished tothis specification shall include the following items:1. Drawing number and revision level2. Certification requirements3. Quantity4. Reference to this document5. Any exceptions to print or specifications 6 Dimensions and Permissi ble VariationsThe dimensions of the pin grid array package shallconform to the SEMI Standards or to the customerdrawing and be within the outline of the appropriateJEDEC standard. Refer to MIL-PRF-38535 and MIL-STD-1835. 7 Material ParametersThe definitions, defects, and functional testingdescribed in this specification relate directly to anominal package made with the following materials.They may also be applicable to similar pin grid arraypackages made with other materials. 7.1 Ceramic Properties7.1.1 Materials  Alumina content 90% minimum.Beryllia content to be determined.7.1.2 Color  Dark or white.7.2 Metal Properties7.2.1 Metallized circuits and areas s hall be refractorymetal tungsten, molybdenum, or an approvedequivalent, 0.0003" (0.00762 mm) minimum thickness.7.2.2 Finish shall be per MIL-PRF-3 8535 and MIL-STD-1835; Nickel Plating (if designated) shall be perQQ-N-290A, 50 "350 " (0.0013 mm0.00889 mm).Gold plating shall conform to MIL-G-45204, Type IIIand 50 "225 " (0.0013 mm0.00508 mm).7.2.3 Braze shall be per MIL-STD-7 883.7.2.4 Pin Material  Iron nickel co balt alloy perMIL-PRF-38535 and MIL-STD-1835, Type A (Kovar).Iron nickel alloy per MIL-PRF-38535 and MIL-STD-1835, Type B (Alloy 42). Phosphor bronze per ASTMB159.

&lt;!-- Page 11 --&gt;

SEMI G22-1296 Â© SEMI 1980, 19963 8 Defect LimitsA magnification of 10 to 30 shall be used to inspectthe packages unless otherwise specified. 8.1 Ceramic8.1.1 Cracks  Per MIL-STD-883, Method 2009.8.1.2 Chips  (See Figure 1.)8.1.2.1 Edge  0.100" (2.54 mm) len gth  0.030"(0.762 mm) width  0.020" (0.508 mm) (see Figure 1,A).8.1.2.2 Corner  0.030" (0.762 mm) length  0.030"(0.762 mm) width  0.030" (0.762 mm) (see Figure 1,B).8.1.2.3 Chips cannot encroach upon c ontact pad orexpose any buried metallization.8.1.2.4 Seal Area  0.060" (1.52 mm) length  0.020"(0.508 mm) width  0.020" (0.508 mm) depthmaximum.8.1.2.5 Chips cannot reduce the seal w idth by morethan 1/3 of the design width.8.2 Package Flatness  0.004 inc h/inch (0.004mm/mm) maximum.8.2.1 Seal Area Flatness Seal Area Size Seal Area Flatness (TIR)0.000"  0.500" (0  12.7 mm) 0.002" (0.51 mm)Maximum0.501"  0.750" (12.72  19.05 mm) 0.003" (0.076 mm)Maximum0.751" & greater (19.07 mm) 0.004" (0.101 mm)Maximum 8.2.2 Die Attach Area Flatness Die Attach Area FlatnessDie Attach Area Flatness(TIR)0.000"  0.500" (0  12.7 mm) 0.002" (0.051 mm)Maximum0.501"  0.750" (12.72  19.05 mm) 0.0035" (0.088 mm)Maximum 8.3 Metallization Voids  (Voids greater than 0.003"(0.075 mm) should be considered.)8.3.1 Seal Area  Maximum numbe r of three (3)voids per seal ring allowed. The maximum voiddimension is 0.010" (0.254 mm) and voids must beseparated by a minimum of 0.030" (0.762 mm). 8.3.2 Wire Bond Finger  Be free o f voids or barespots in the bonding area as defined by customerdrawing.8.3.3 Die Attach Area  Three (3) v oids allowed,maximum 0.010" (0.254 mm) diameter voids separatedby a distance greater than 0.010" (0.254 mm). Voidswithin 0.015" (0.381 mm) of die attach cavity wall shallnot be considered as the basis for rejection.8.3.4 Braze Metallization  A 0.010 " (0.254 mm)maximum diameter void is acceptable, one (1) void perpad.8.4 Metallization Misalignment  (See Figure 2.)8.4.1 Metallization Rundown  Inte rnal cavity not toexceed 0.010" (0.254 mm) maximum.8.4.2 Wire Bond Finger Pullback  0.010" (0.254mm) maximum.8.4.3 Wire Bond Finger Rundown  M etallizationrundown not to exceed 0.010" (0.254 mm) maximum.8.4.4 Pattern Isolation  Minimum shall not bereduced by more than 50% of the design.8.5 Pins8.5.1 Pin Attachment  The pin mu st be within thearea of the braze pad (fillet seen on all sides). The pinmust be located within 0.010" (0.254 mm) radius oftrue location with respect to all other pins.8.5.2 Pins that are broken, missing, twisted, or bentmore than 30 Â°.8.5.3 Pin burrs greater than 0.005" (0.125 mm) in anydirection.8.6 Plating8.6.1 Any visual evidence of plating defects such asblistering, peeling, voids, or stains.8.6.2 Any plating damage such as sc ratches or marredareas that expose underlying base metal.8.7 Components (General)8.7.1 Any visual evidence of corrosi on, contamination,or chemical stains on the package component.8.7.2 Any protrusion, conductive, or non-conductive,that is more than 0.005" (0.125 mm) in height. 9 SamplingSampling size must meet the requirements of MIL-STD-105 or MIL-PRF-38535 and MIL-STD-1835, oras agreed to between vendor and customer. Single,double or multiple samples may be used per vendor andcustomer agreement.

&lt;!-- Page 12 --&gt;

SEMI G22-1296 Â© SEMI 1980, 1996 4 10 Test Methods10.1 Mechanical, Electrical, and Th ermal TestMethods  Per MIL-STD-883 unless otherwise noted.10.1.1 Gold plating and bake test of g old platedpackage shall be tested by placing parts on a calibratedheater per MIL-STD-883, Method 1008 (excludingtemperature).10.1.1.1 Condition A  450 Â± 10Â°C for two minutes inair, or10.1.1.2 Condition B  470 Â± 10Â°C for one minute innitrogen.10.1.1.3 After cooling at room tempera ture thepackages will be examined for the following criteria:1. Blisters  None allowed at 10 magnification.2. Any non-uniform color change of the gold at dieattach pad. Discolorations within edges up to 0.015"(.381 mm) from the cavity wall is acceptable.3. Any non-uniform color change of the bondingfingers, seal ring surface, or external pins is notacceptable.4. There shall be no flaking or peeling of the packageplating when viewed at 10x magnification.5. Superficial stains left during drying or prioroperations is not cause for rejection.6. Plating adhesion tape test. 10.1.2 Lead Pull  Under the test co ndition of five (5)pounds Â± one-quarter (1/4) pound pull at an angle of20Â° or less from the pins vertical line, measuredperpendicular to the package, there shall be no visibleseparation of the braze joint under 10x magnification.This excludes plating.10.1.3 Lead Fatigue  Test per MIL-STD-883,Method 2004, Test Condition B2, Section 3.1.10.2 Functional Test Methods10.2.1 Die Attach Quality  Destruc tive die shear testpost environmental testing per MIL-STD-883, Method2019, Paragraph 3.2C.10.2.2 Wire Bond Quality  Minimu m pre-seal andpost-seal bond strength test per MIL-STD-883, Method2011, Test Condition D. Reject for bonds which causeplating to lift from the base metal of the bonding fingersor fail to meet minimum strength requirement.10.2.3 Solderability  Test per MIL-S TD-883,Method 2003 (omit aging). 10.2.4 Insulation Resistance  Test p er MIL-STD-883, Method 1003, Condition D.10.2.5 Hermetic and Environmental T esting per MIL-STD-883.10.2.5.1 The hermetic integrity of the p ackage must bemaintained after all environmental testing. Hermeticchecks shall comply with MIL-STD-883, Method 1014,Test Conditions A, B, C, or D.10.2.5.2 Environmental testing shall inc lude but not belimited to the following:1. Temperature Cycle  MIL-STD-883, Method1010, Condition C without heat sink; Condition Bwith heat sink.2. Thermal Shock  MIL-STD-883, Method 1011,Condition C without heat sink; Condition B withheat sink.3. Centrifuge  MIL-STD-883, Method 2001,Condition E. Y1 axis only  cavity up; Y2 axisonly  cavity down (optional).4. Mechanical Shock  MIL-STD-883, Method 2002,Condition B.5. Vibration  MIL-STD-883, Method 2007,Condition A.NOTE 1: Package applications requiring a heat sink attachwill require the environmental test requirements (temp. cycle,shock, etc.) to be evaluated on an individual basis. Thematerial, form factor, and method of attach used for heat sinksmay result in severe stresses being induced on the packageassembly during environmental testing. Actual acceleratedtest requirements should be based on the expected productapplication environment and may be less rigorous than thosetests for packages without heat sinks. 11 Sequence of Events and I ncoming TestingDuring incoming inspection the sequence of testingshall be:A. VisualB. DimensionalC. Functional (typical functional tests which may beapplied):Die AttachWire BondPre-seal wire pullSealHeat sink attach (if applicable)

&lt;!-- Page 13 --&gt;

SEMI G22-1296 Â© SEMI 1980, 19965 Environmental TestFine Leak  MIL-STD-883, Method 1014,Condition BGross Leak  MIL-STD-883, Method 1014,Condition CPost-Seal Bond PullRadiographyDie Shear  MIL-STD-883, Method 2019Solderability  MIL-STD-883, Method 2003NOTE 2: An initial vendor qualification may be performed onthe thermal and electrical characteristics of the package. Thecharacteristics tested will be:Insulation Resistance  MIL-STD-883, Method 1003,Test Condition D.Thermal Dissipation  MIL-STD-883, Method 1012. 12 Packaging and Marking12.1 Packaging  Containers selec ted shall be strongenough and suitably designed to provide maximumprotection against crushing, spillage, and other forms ofdamage to the container or its contents to contaminationfrom exposure to excessive moisture or oxidation bygases. Packaging materials shall be so selected toprevent any contamination of the ceramic componentsparts with fibers or organic particles.12.2 Marking  The outer containe rs shall be clearlymarked identifying the customer part number, customerpurchase order number, drawing number (optional),quantity, date, and vendor lot number (optional). NOTICE: These standards do not purport to addresssafety issues, if any, associated with their use. It is theresponsibility of the user of these standards to establishappropriate safety and health practices and determinethe applicability of regulatory limitations prior to use.SEMI makes no warranties or representations as to thesuitability of the standards set forth herein for anyparticular application. The determination of thesuitability of the standard is solely the responsibility ofthe user. Users are cautioned to refer to manufacturersinstructions, product labels, product data sheets, andother relevant literature respecting any materialsmentioned herein. These standards are subject tochange without notice.The users attention is called to the possibility thatcompliance with this standard may require use ofcopyrighted material or of an invention covered bypatent rights. By publication of this standard, SEMItakes no position respecting the validity of any patentrights or copyrights asserted in connection with anyitem mentioned in this standard. Users of this standardare expressly advised that determination of any suchpatent rights or copyrights, and the risk of infringementof such rights, are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 14 --&gt;

SEMI G23-0996 Â© SEMI 1980, 19961 SEMI G23-0996TEST METHOD FOR INDUCTANCE OF INTERNAL TRACES OFSEMICONDUCTOR PACKAGESNOTE: This entire document was revised in 1996. 1 PurposeThis test method describes the measurement method forthe inductance of internal traces of semiconductorpackages. 2 Scope2.1 This test method is applicable for the measurementof package inductance that is greater than 0.5 nH.2.2 This document describes the m easurement of a pingrid array, one of the package types, as a sample.2.3 This test method is also applic able to other typesof packages.2.4 The inductance in this docume nt is limited to thatof internal traces only and does not contain the portionscontributed by the exposed areas such as pins andwires.2.5 This document uses SI units. 3 LimitationIt is not practical to apply this test method for fine-pitchpackages where traces or pads (point A of Figure 1)cannot be connected to with two probes. 4 Referenced DocumentsNone. 5 Terminology5.1 internal inductance (of packag es)  Inductance ofthe circuit that comprises the signal path starts from theshoulder or in the center of the outside lead (point A ofFigure 1) and ends at the end of the lead on the cavityside of the lead (point B of Figure 1). The return path ismade by tying all other traces (except for the targettrace in the same electric potential) together. The targettrace is tied to the return path at the bonding finger (seeFigure 2). Figure 1Internal Inductance Measurement Figure 2Concept of Internal Inductance5.2 four-point probe  The probe consists of fourcoaxial measuring terminals, Hc (current high), Hp(potential high), Lc (current low) and Lp (potential low),to measure impedance. Independent coaxial cables areused between the package being measured and themeasurement instrument to minimize the effect causedby mutual inductance (between terminals) and/orinterferences from the measured signals (see Figures 3and 6). 6 Summary of MethodFabricate the package to be measured. Then measurethe inductance of internal traces using the four terminalprobe method. 7 Interference7.1 It is desirable that an operator who is familiar withthe measuring system, measuring method, and

&lt;!-- Page 15 --&gt;

SEMI G23-0996 Â© SEMI 1980, 1996 2 principles, conduct the actual measurement to get thebest result.7.2 To get an accurate measureme nt, maintain equalprobe angle and distance. 8 Apparatus8.1 LCR Meter8.1.1 Four terminal probe attachmen t capability8.1.2 Capable of measuring at the fr equency of 10MHz or higher8.1.3 Measurement error of less than 0.1 nH for themeasurement range more than 1 nH at the measurementfrequency8.2 Four Terminal Probe  See F igure 3. Figure 3Configuration of Four Terminal Probe8.2.1 Residual Inductance  less th an 1 nH 9 Material9.1 Copper Plate9.1.1 Plating  gold9.1.2 Thickness  2 mm or thicker9.2 Insulator  such as Teflon9.3 Silver Foil9.3.1 Thickness  around 50 m9.4 Solder or Conductive Paste9.4.1 Resistivity  10 -4 Î©  m or less 10 Test Specimens10.1 Preparation of Sample  Con duct the circuit bymeasuring the trace as a signal path and the rest, whichhas a different potential from this signal path, will bethe return path, as follows:10.1.1 All the bonding fingers shall b e soldered orpasted together at the bond finger area to form a shortcircuit. NOTE 1: The short circuit area shall be 0.5 mm from the tipof the bond fingers. The entire bond fingers shall not be shortcircuited (see Figure 4). Figure 4Sample Preparation (Part of Bonding Finger)10.1.2 Short all pins or leads except f or the ones withthe same potential as the trace being measured.NOTE 2: The location for the short circuit shall be as close aspossible to the bottom of the pins or the braze pad of the leadsto minimize the inductance caused by the pins or leads.NOTE 3: In case of Pin Grid Array packages, it isrecommended to press 50 m thickness silver foil, which isthe same size of package, through the pins. In case of FlatPackages, it is recommended to solder silver foil (or a copperfoil) at the braze pads of the leads. 11 Preparation of ApparatusBefore starting the measurement, warm up theinstruments as specified in the manual. 12 CalibrationBefore starting the measurement, calibrate theinstruments as specified in the manual. 13 Procedures13.1 Measurement of Residual Indu ctance13.1.1 Set the LCR meter to the induc tancemeasurement mode.13.1.2 Measure the inductance by con ducting the fourterminal probe on the gold plated copper plate as shownin Figure 5. Figure 5Measurement of Residual Inductance

&lt;!-- Page 16 --&gt;

SEMI G23-0996 Â© SEMI 1980, 19963 NOTE 4: The angle between the potential terminal probe andthe current terminal probe has to be maintained at a rightangle (90Â°). This is to nullify the mutual interference causedby the magnetic flux. 13.2 Measurement of the Resultant Inductance13.2.1 Place the sample on the insula tor such asTeflon.13.2.2 Set the probe at the bottom of the pin of thetrace being measured and at the closest traces belongingto the short circuit as shown in Figure 6. Figure 6Probing MethodNOTE 5: The probes Hp and Hc are attached/placed onto thepins to be measured and the probes Lp and Lc areattached/placed onto the short circuit. 14 Calculation14.1 The inductance of the internal trace is calculatedas follows:Internal Inductance (nH) = Measured Inductance Residual Inductance 14.2 Round the second digit after th e decimal point tothe unit of 0.1 nH. 15 ReportThe following information shall be reported:  Brief description of the package Measurement instrument or system  Measurement frequency Measurement pin numbers Inductance  Raw data as well as the average incase of multiple measurements. 16 AccuracyUsing the same samples, four different packagingmanufactures were tested. The following results wereobtained:Repeatability  Â± 0.2 nHReproductibility  Â± 0.5 nH 17 Related DocumentsSEMI G24  Test Method for Measuring the Lead-to-Lead and Loading Capacitance of Package LeadsSEMI G25  Test Method for Measuring theResistance of Package Leads

&lt;!-- Page 17 --&gt;

SEMI G23-0996 Â© SEMI 1980, 1996 4 NOTICE: These standards do not purport to addresssafety issues, if any, associated with their use. It is theresponsibility of the user of these standards to establishappropriate safety and health practices and determinethe applicability of regulatory limitations prior to use.SEMI makes no warranties or representations as to thesuitability of the standards set forth herein for anyparticular application. The determination of thesuitability of the standard is solely the responsibility ofthe user. Users are cautioned to refer to manufacturer'sinstructions, product labels, product data sheets, andother relevant literature respecting any materialsmentioned herein. These standards are subject tochange without notice.The users attention is called to the possibility thatcompliance with this standard may require use ofcopyrighted material or of an invention covered bypatent rights. By publication of this standard, SEMItakes no position respecting the validity of any patentrights or copyrights asserted in connection with anyitem mentioned in this standard. Users of this standardare expressly advised that determination of any suchpatent rights or copyrights, and the risk of infringementof such rights, are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 18 --&gt;

SEMI G24-89 Â© SEMI 1984, 19961 SEMI G24-89TEST METHOD FOR MEASURING THE LEAD-TO-LEAD AND LOADINGCAPACITANCE OF PACKAGE LEADS 1 1 This test method applies to measurements in the range of 1 to 100 pico farands. 1 PurposeThis document defines the equipment, materials, andprocedures used to measure the lead-to-lead andloading capacitance of package leads. Semiconductorpackages are shown as examples; however, otherpackaging elements can be measured by this method. 2 Equipment and Materials2.1 Capacitance meter which uses a two probe plusguard method with two coax cables, or a meter whichutilizes a four probe plus guard method. The four probemethod requires four cables to be modified to connectto two probes at the probe end of the cables. Bothmethods require an 18 awg. or larger insulated wire forthe guard connection. Keep cables at minimum length(1 meter) unless specified by individual equipment.Coaxial cables must be used to connect the probes tothe meter. Meter accuracy Â± 2%. The probe shieldsmust be connected together. This connection should beshort, approximately one to two inches.2.2 Probe station with two coax pr obes and oneregular probe. Recommendation: Micromanipulator,two (2) each coax probe model 44-FPC-6000 with #5collet, and one each OON-FPC-6000 with #3 collet, orequivalent. 3 Procedure: Lead-to-Lead Capacitance(SeeFigure 1)3.1 Set the instrument to measure at 1 Mhz. If theequipment has a cable length selection switch, adjustthe switch to the appropriate coax cable length. Figure 1Lead-to-Lead Capacitance 3.2 Connect together all the pins in close proximity tothose being measured, for multi-layer ceramic packagepins should be chosen to connect all traces adjacent totraces being measured. Example: Eight surroundingpins are connected for the 68 lead pin grid; twelvesurrounding pins are connected together for the 124 pingrid; eight surrounding pins are connected together forall flat packs (see Figure 1). If there are power planesand/or large power buses in the package, their pins mustbe connected together with the eight or 12 surroundingpins discussed above.3.3 Place the guard probe down on the cavity side ofany one of the eight or 12 leads discussed in Section3.2, to ensure that they will not affect the measurement.3.4 Place one coaxial probe appro ximately 1/8 inchabove the cavity side of one of the leads to bemeasured.3.5 Place the other coaxial probe a pproximately 1/8inch above the cavity side of the other lead to bemeasured.3.6 Nulling Procedure  If using an instrument thatauto-zeros, such as the H.P.4275A, follow theinstrument instructions for capacitance measurement. Ifthis type of instrument is not being used, take thereading on the instrument at this point.

&lt;!-- Page 19 --&gt;

SEMI G24-89 Â© SEMI 1984, 1996 2 3.7 Place the probes down on the l eads to bemeasured. This should be a vertical movement only.3.8 Take the capacitance reading. If using auto-zeroing equipment, this capacitance measurement willbe used. If not, take the reading from 3.6 and subtract itfrom the reading in 3.8 to derive the capacitancemeasurement of interest. (See Table 1.) Table 1 Capacitance Nulling Procedurefor Non-Zeroing Equipment Pins to beMeasured CapacitanceReading at3.6 CapacitanceReading at3.8 Subtraction Step toDerive DesiredCapacitance at 3.91 & 2 C1 C2 C2C1 = C33 & 4 0.050 pf 2.130 pf 2.1300.050 = 2.080pfFor Auto-Zeroing Equipment: Pins to beMeasured CapacitanceReading at3.6 CapacitanceReading at3.8 Subtraction Step toDerive DesiredCapacitance at 3.95 & 6 C1 C2 C2C1 = C37 & 8 0.00 pf\* 2.08 pf 2.0800.000 = 2.080pf\*Follow instrument instructions to read 0.00 pf 3.9 Repeat the procedure as requir ed. 4 Procedure: Loading Capa citance(See Figure 2)4.1 Omit guard terminal. Connect together all the pinsin close proximity to the one to be measured. Example:Eight surrounding pins are connected together for the68 pin grid; twelve surrounding pins are connectedtogether for the 124 pin grid; eight surrounding pins areconnected together for all flat packs (see Figure 2). Ifthere are power planes and/or large power buses in thepackage, their pins must be connected together with theeight or 12 surrounding pins discussed above.4.2 Place one coaxial probe appro ximately 1/8 inchabove the cavity side of any one of the eight or 12 leadsdiscussed in Section 4.1. Figure 2Loading Capacitance 4.3 Place the other coaxial probe a pproximately 1/8inch above the cavity side of the lead to be measured.4.4 Continue as in Steps 3.6 to 3.9 .4.5 Overall accuracy with this met hod is Â± 5%. NOTICE: These standards do not purport to addresssafety issues, if any, associated with their use. It is theresponsibility of the user of these standards to establishappropriate safety and health practices and determinethe applicability of regulatory limitations prior to use.SEMI makes no warranties or representations as to thesuitability of the standards set forth herein for anyparticular application. The determination of thesuitability of the standard is solely the responsibility ofthe user. Users are cautioned to refer to manufacturersinstructions, product labels, product data sheets, andother relevant literature respecting any materialsmentioned herein. These standards are subject tochange without notice.The users attention is called to the possibility thatcompliance with this standard may require use ofcopyrighted material or of an invention covered bypatent rights. By publication of this standard, SEMItakes no position respecting the validity of any patentrights or copyrights asserted in connection with anyitem mentioned in this standard. Users of this standardare expressly advised that determination of any suchpatent rights or copyrights, and the risk of infringementof such rights, are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 20 --&gt;

SEMI G25-89 Â© SEMI 1984, 19891 SEMI G25-89TEST METHOD FOR MEASURING THE RESISTANCE OF PACKAGELEADS 1 PurposeThis document defines the equipment, materials, andprocedure used to measure the resistance of leads inpackaging elements. This document uses a pin grid(cavity down) package as one example of the type ofpackaging element that can be measured with themethod described herein; however, this measurementtechnique can be applied to other geometrics withproper consideration. 2 Equipment and Materials2.1 D.C. Ohmmeter which uses th e four point probe(Kelvin) method with four cables. Minimum accuracyshould be Â± 4 mÎ©.2.2 Probe station with four probes . Probes should besuch that the taper of the probe and the diameter of itspoint allow two probes to come together within a 5 mil.square without touching each other elsewhere.Recommendation: Micromanipulator, four each, probenumber OON-FPC-6000 with #3 collet or equivalent. 3 Procedure3.1 Place both probes of the low s ide of the meter asclose together as possible on the shoulder or in thecenter of the outside lead (see Figure 1, Point A).3.2 Place both probes of the high s ide of the meterwithin 5 mils of the end of the lead on the cavity side ofthe lead (see Figure 1, Point B).3.3 Set the ohmmeter scale to the lowest settingpossible without putting meter in an over rangemode. Figure 1Resistance Measurement 3.4 Take resistance reading. Overall accuracy with thismethod is Â± 20 mÎ©. This accuracy estimate includesbasic instrumentation error, probe placementrepeatability, and typical package construction (printedpattern accuracy).= 4 Application NoteReadings below 100 mÎ© can be made with acceptablereeatability if considerable care in pleacement is taken.For example, in measuring a conductor made oftungsten 0.010" wide, a 0.010" variation in the distancebetween the two sets of probes will result in a 15 mÎ©change in the measured reading. The same variation ina gold conductor would result in a 35 mÎ© error. NOTICE: These standards do not purport to addresssafety issues, if any, associated with their use. It is theresponsibility of the user of these standards to establishappropriate safety and health practices and determinethe applicability of regulatory limitations prior to use.SEMI makes no warranties or representations as to thesuitability of the standards set forth herein for anyparticular application. The determination of thesuitability of the standard is solely the responsibility ofthe user. Users are cautioned to refer to manufacturersinstructions, product labels, product data sheets, andother relevant literature respecting any materialsmentioned herein. These standards are subject tochange without notice.The users attention is called to the possibility thatcompliance with this standard may require use ofcopyrighted material or of an invention covered bypatent rights. By publication of this standard, SEMItakes no position respecting the validity of any patentrights or copyrights asserted in connection with anyitem mentioned in this standard. Users of this standardare expressly advised that determination of any suchpatent rights or copyrights, and the risk of infringementof such rights, are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 21 --&gt;

SEMI G26-90 Â© SEMI 1983, 19961 SEMI G26-90SPECIFICATION FOR HERMETIC SLAM CHIP CARRIER LIDS 1 PrefaceThis specification covers the ceramic piece partcommonly referred to as a lid, used in the constructionof a hermetic SLAM package with a .050" padcenterline. The SLAM package is covered separately inthe SEMI G5 Specification for Ceramic Chip Carriers. 2 Applicable DocumentsMIL-STD-8831  Test Methods and Procedures forMicroelectronicsMIL-M-38510  General Specification forMicrocircuitsMIL-I-23011  Iron Nickel Alloys for Sealing to Glassand Ceramic 3 Selected Definitionsburr  A fragment of excess material or foreignparticle adhering to the surface.chip  Region of ceramic missing from the surface oredge of a package which does not go completelythrough the package. Chip size is given by its length,width and depth from a projection of the design plan-form (see Figure 1). Figure 1Chip Illustration crack  A cleavage or fracture that extends to thesurface of a package. It may or may not pass throughthe entire thickness of the package. 1 Military Standards, Naval Publications and Form Center, 5801Tabor Ave., Philadelphia, PA 19120 fin  A fine, feathery-edged projection on the edge orcorner of the ceramic.glass flow  Heated just sufficiently to remove allscreen mesh marks visible at 10 magnification.overhang  Horizontal extension of glass from theceramic.projection  Raised portion of the surface indigenouswith the parent material.pullback  Defines a dimension covering the lineardistance between the edge of the ceramic and the firstmeasurable glass interface excluding any glass spatter(see Figure 2).rundown  Vertical extension of glass from theceramic (see Figure 2). Figure 2Glass Misalignment seal area  A dimensional outline area designated forsealing the lid and package together.terminal  Case outline at point of entry or exit of anelectrical contact.void An absence of glass from a designated glassedarea on the ceramic surface. 4 Ordering InformationPurchase orders for SLAM lids furnished to thisspecification shall include the following items:1. Drawing number and revision level2. Type and color of ceramic3. Type and thickness of sealing material4. Length, width, thickness and sealing area5. Certification6. Method of test and measurements (see Section 9)7. Lot acceptance procedures (see Section 8)8. Packaging and marking (see Section 10)

&lt;!-- Page 22 --&gt;

SEMI G26-90 Â© SEMI 1983, 1996 2 5 Dimensions and Permissi ble VariationsThe lid dimensions shall conform as specified in Figure3 and Table 1. Figure 3Dimensions Table 1 Lid Dimensions for 0.050" Pad Centerline Terminals Chip CarrierBaseThickness(Reference) DIM A DIM B DIM T DIM WS/R,WIDTH20 0.020 0.310 0.230 0.060 0.020 0.04028 0.025 0.410 0.330 0.060 0.025 0.04044 0.040 0.500 0.420 0.065 0.025 0.04068 0.040 0.700 0.560 0.065 0.022 0.070 6 Materials6.1 Ceramic6.1.1 Alumina content 90% minimu m or Berylliacontent 94% minimum.6.1.2 Dark or white.6.2 Sealing Material  As specifi ed in the orderinginformation. 7 Defect Limits7.1 Ceramic7.1.1 Cracks  Cracks are not allow ed.7.1.2 Chips7.1.2.1 Corner  0.762 mm  0.762 m m  0.762 mm(0.030"  0.030"  0.030").7.1.2.2 Edge  0.762 mm  0.762 mm  0.762 mm(0.030"  0.030"  0.030").7.1.2.3 Chips cannot reduce the seal p ath by more than0.381 mm (0.015") or 10%, whichever is smaller.7.1.3 Burrs, Projections, and Fins  Lids  0.127mm (0.005") maximum. 7.1.4 Camber  0.004 inch/inch. Fo r sizes below oneinch the maximum camber shall be 0.076 mm (0.003").7.2 Glass7.2.1 Chips or Voids  There shall be no chips orvoids after glass flow test.7.2.2 Glass Misalignment  (As rec eived.)7.2.2.1 External Overhang  0.254 m m (0.010")maximum.7.2.2.2 External Rundown  30% of ceramicthickness maximum at maximum material condition.7.2.2.3 Glass Pullback  0.254 mm ( 0.010")maximum.7.2.2.4 Regardless of maximum allow able criteriastated above, the seal area must not be reduced bygreater than 20% of the nominal design width.7.2.3 Glass thickness shall be measu red in fourlocations. Measurement shall be made on glass andbase total thickness. Base reference thickness shall bemeasured on the same part by removal of a portion ofthe glass.7.2.4 Glass splatter in all areas may not exceed 0.052mm (0.002") in height, 0.127 mm (0.005") in diameter,with a maximum of three per 0.1" square area on thecavity surface. 8 SamplingSampling will be determined between supplier andpurchaser. 9 Test Methods9.1 Sequence of Events and Funct ional Testing During functional testing, the sequence of testing shallbe:1. Seal2. Vapor Content3. Environmental Testing4. Fine Leak5. Gross Leak6. Torque Test9.2 Hermetic and Environmental T esting9.2.1 The hermetic integrity of the p ackage must bemaintained after all environmental testing. Hermeticchecks shall comply with MIL-STD-883, Method 1014,Test Conditions A1, or B and C.9.2.2 Environmental testing shall inc lude: TempCycle, MIL-STD-883, Method 1010, Condition C.

&lt;!-- Page 23 --&gt;

SEMI G26-90 Â© SEMI 1983, 19963 10 Packaging and Marking10.1 Packaging  Containers selec ted shall be strongenough and suitably designed to provide maximumprotection against crushing, spillage and other forms ofdamage to the container or its contents. Containers shallafford protection of the contents to contamination fromexposure to excessive moisture or oxidation by gases.Packaging materials shall be so selected to prevent anycontamination of the ceramic component parts withpaper fibers or organic particles.10.2 Marking  The outer containe rs shall be clearlymarked to identify the user stock number, user purchaseorder number, drawing number, quantity, vendor lotnumber, and solder glass type. NOTICE: These standards do not purport to addresssafety issues, if any, associated with their use. It is theresponsibility of the user of these standards to establishappropriate safety and health practices and determinethe applicability of regulatory limitations prior to use.SEMI makes no warranties or representations as to thesuitability of the standards set forth herein for anyparticular application. The determination of thesuitability of the standard is solely the responsibility ofthe user. Users are cautioned to refer to manufacturersinstructions, product labels, product data sheets, andother relevant literature respecting any materialsmentioned herein. These standards are subject tochange without notice.The users attention is called to the possibility thatcompliance with this standard may require use ofcopyrighted material or of an invention covered bypatent rights. By publication of this standard, SEMItakes no position respecting the validity of any patentrights or copyrights asserted in connection with anyitem mentioned in this standard. Users of this standardare expressly advised that determination of any suchpatent rights or copyrights, and the risk of infringementof such rights, are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 24 --&gt;

SEMI G27-89 Â© SEMI 1985, 19891 SEMI G27-89SPECIFICATION FOR LEADFRAMES FOR PLASTIC LEADED CHIPCARRIER (PLCC) PACKAGES 1 Preface This specification is a guideline for high volumeproduction of leadframes for plastic leaded chip carriersemiconductor packages. It is a design guideline forpackaging engineers, leadframe stampers and moldmanufacturers, and has been developed to meet therequirements of automatic assemblers. 2 Applicable Documents2.1 Order of Precedence  To av oid conflicts, theorder of precedence when ordering leadframes to thisspecification shall be as follows:Purchase OrderThis SpecificationReferenced Documents 2.2 SEMI SpecificationsSEMI G4  Specification for Integrated CircuitLeadframe MaterialSEMI G10  Standard Method of MechanicalMeasurement for LeadframesSEMI G18  Specification, Integrated CircuitLeadframe Materials Used in the Production of EtchedLeadframesSEMI G21  Specification, Plating Integrated CircuitLeadframes2.3 Military and Federal Specifica tions1 MIL-STD-105  Sampling Procedures and Tables forInspection by AttributesMIL-STD-883  Test Methods and Procedures forMicroelectronics2.4 ANSI Specification2 Y14.5M  Dimensioning and Tolerancing2.5 JEDEC Publication3 Publication 9b  Registered and Standard Outlines forSemiconductor Devices 1 Military Standards, Naval Publications and Form Center, 5801Tabor Avenue, Philadelphia, PA 191202 ANSI, 1430 Broadway, New York, NY 100183 JEDEC, 20001 Eye Street N.W., Washington, D.C. 20006 3 Selected Definitionsburr  a fragment of excess material either horizontalor vertical attached to the leadframe.camber  curvature of the leadframe strip edge (seeFigure 1). Figure 1Cambercoil set  longitudinal bowing of the leadframe (seeFigure 2). Figure 2Coil Setcoined area  that area at the tip end of the bondfingers coined to produce a flattened area for functionaluse (see Figure 3).

&lt;!-- Page 25 --&gt;

SEMI G27-89 Â© SEMI 1985, 1989 2 Figure 3Coined Areacrossbow  transverse bowing of the leadframe (seeFigure 4).functional area  the die attach pad and the lead tips.lead twist  angular rotation of bonding fingers (seeFigure 5).pits  shallow surface depression or craters in theleadframe material. Figure 4Crossbow Figure 5Lead Twistslug marks  random dents in the leadframe caused byforeign material in the stamping die.stamped leadframe terminology  (See Figure 6.)true position circle  the circle with its centerpositioned at the center of the coined lead whichdefines the design position of the lead tip. Figure 6Plastic Leaded Chip Carrier Leadframe4 Ordering Information4.1 Purchase orders for leadframes furnished to thisspecification shall include the following information:4.1.1 Current revision of the leadfra me drawingdetailing the base material and the plating type(s),thickness(es) and area(s).4.1.2 Reference to this specification .4.1.3 Vendor certification requireme nts. 5 DimensionsSee Table 1. 6 Defect Limits and Parame tersNote: Measurement methods are described in SEMI G10.Alternate methods may be used as agreed to between vendorand customer. The methods described in SEMI G10 areconsidered to be standard for the purpose of solvingdifferences.6.1 Dimensional Tolerances  Se e Figure 6.6.2 Minimum Flat Wire Bonding A rea  80% ofnominal lead width and 0.635 mm (0.025") in length.6.3 Coined Depth  0.013 mm (0 .0005") min. to 30%of material thickness maximum.6.4 Horizontal Lead Spacing and Location (LeadTips)

&lt;!-- Page 26 --&gt;

SEMI G27-89 Â© SEMI 1985, 19893 6.4.1 The lead spacing and lead loca tion that can be maintained is a function of the designed lead spacing and leadwidth. Design LeadWidthDesign LeadSpaceMinimumLead SapceMinimum TruePosition Circle Dia.â‰¥ 0.011" â‰¥ 0.011" 0.006" 0.007"0.010" 0.010" 0.005" 0.006"Tolerances for lead designs smaller than .010" should be negotiated between vendor and user.6.4.2 18 - 100 Pin Lead Frames  Leads to be located so that a 0.007" diameter circle centered on the nominalcenter of the coined lead in width and 0.152 mm (0.006") back from lead tip in length shall be totally encompassedby the coined area. Table 1 Plastic Leaded Chip Carrier Leadframe Standard Dimensions (all dimensions in inches) LEAD COUNT 18 LD 18 LD 20 LD 28 LD 28 LD 32 LD 44 LD 52 LD 68 LD 84 LD 100 LD 100 LDPACKAGE SHAPERect.Rect.Stretch Square Square Rect. Rect. Square Square Square Square Square SquareJEDECPACKAGEDESIGNATIONAA AB AA AB AD AE AC AD AE AF Nominal Pkg. Width 0.290 0.290 0.350 0.450 0.350 0.450 0.650 0.750 0.950 1.150 1.350 1.150Length 0.425 0.490 0.350 0.450 0.550 0.550 0.650 0.750 0.950 1.150 1.350 1.150PROGRESSION 0.720 0.720 0.780 0.880 0.780 0.880 1.080 1.180 1.400 1.600 1.800 1.600STRIP WIDTH 0.970 1.230 0.970 1.070 1.230 1.230 1.230 1.430 1.670 1.870 2.070 1.870TOOLING DIMENSIONS (See Figure 6)A 0.170 0.170 0.200 0.250 0.200 0.250 0.350 0.400 0.500 0.600 0.700 0.600B 0.340 0.340 0.400 0.500 0.400 0.500 0.700 0.800 1.000 1.200 1.400 1.200C 0.530 0.530 0.590 0.690 0.590 0.690 0.890 0.990 1.200 1.400 1.600 1.400D 0.190 0.190 0.190 0.190 0.190 0.190 0.190 0.190 0.200 0.200 0.200 0.200E 0.020 0.020 0.020 0.020 0.020 0.020 0.020 9.020 0.020 0.020 0.020 0.020F 0.050 0.050 0.050 0.050 0.050 0.050 0.050 0.050 0.050 0.050 0.050 0.050G 0.920 1.180 0.920 1.020 1.180 1.180 1.180 1.380 1.620 1.820 2.020 1.820Diameter 0.060 0.060 0.060 0.060 0.060 0.060 0.060 0.060 0.060 0.060 0.060 0.060Metal Thickness 0.010 0.010 0.010 0.010 0.010 0.010 0.010 0.010 0.008 0.008 0.008 0.008Note 1: Gate  All packages; gate on the corner counter-clockwise from pin one.Note 2: Dam Bar  Recommend 0.025 wide with 0.025 space between package and dam bar.Note 3: Lead shall meet the JEDEC Quad Package requirements.6.5 Horizontal Die Attach Pad Lo cation  Die attach pad shall be located within 0.051 mm (Â± 0.002") on 18-100pin leads.6.6 Lead Twist  Shall not exceed 3Â° 30' or 0.015 mm (0.0006") per 0.254 mm (0.010") of lead width.6.7 Die Attach Pad Tilt and Flatne ss6.7.1 Tilt  0.025 mm (0.001") max imum per 2.54 mm (0.100") of length or width in the undepressed state. 0.051mm (0.002") maximum per 2.54 mm (0.100") of length or width in the depressed conditions when measuring fromcorner to corner.6.7.2 Flatness  0.005 mm (0.0002 ") per 0.100" pad length on 18-100 pin leadframes when measuring from thecenter to the average of the four corners. The corners are defined at 0.127 mm (0.005") from each edge.6.8 Die Attach Pad Downset or De pression  The nominal downset recommended is 0.015" (0.381 mm) Â± 0.002".6.9 Lead and Die Attach Pad Cop lanarity

&lt;!-- Page 27 --&gt;

SEMI G27-89 Â© SEMI 1985, 1989 4 6.9.1 Lead Planarity  The lead tip s shall be withinthe following tolerances of the Z plane in the taped oruntaped condition. Table 2 Taped or Untaped Condition No. of Leads Strip WidthLead TipCoplanarity18 Rect. 1.070" - 1.230"(27.18 mm - 31.24 mm)Â± 0.003"(0.76 mm)20 Square 0.970"(24.64 mm)Â± 0.003"(0.076 mm)28-52 1.070" - 1.470"(27.18 mm - 37.34 mm)Â± 0.004"(0.120 mm)64-84 1.670" - 1.870"(42.42 mm - 47.50 mm)Â± 0.005"(0.127 mm)6.9.2 Die Attach Pad Planarity  T he die attach padshall be within the following tolerances of the Z plane.6.10 Material6.10.1 0.203 mm (0.008") material th icknessrecommended for greater than 52 leads.6.10.2 0.254 mm (0.010") material th icknessrecommended for 52 lead and below.6.10.3 Nominal thickness tolerances f or both Alloy 42and copper materials of 0.203 mm (0.008") and 0.254mm (0.010") shall be 0.008 mm (Â± 0.0003").6.10.4 Width Tolerance  0.051 mm (Â± 0.002") forboth Alloy 42 and copper.6.11 Coil Set  Maximum of 0.508 mm (0.020") overthe nominal strip length. Does not include materialthickness.6.12 Crossbow  Crossbow shall n ot exceed thefollowing dimensions: No. of Leads Maximum Crossbow1820 Â± 0.005" (0.127 mm)28 - 52 Â± 0.006" (0.152 mm)68 - 84 Â± 0.010" (0.254 mm)6.13 Camber  Shall not exceed 0 .002" over nominalstrip lengths of 8 Â± 2 inches.The relationship to determine maximum camber forother lengths is approximated as follows: C1C 2= L12L 2 2 6.14 Progression  The progressio n over the nominalstrip length shall be within 0.051 mm (Â± 0.002") andnoncumulative.6.15 Burrs  Shall be firmly attach ed and able towithstand a probe force of 10 grams. Vertical burrsinside the dambar shall not exceed 0.025 mm (0.001").Vertical burrs outside the dambar and horizontal burrsin any location shall not exceed 0.051 mm (0.002").6.16 Pits and Slugmarks6.16.1 Within functional area and on external leads,there shall be no slugmarks. Pits shall not exceed 0.008mm (0.0003") in depth and 0.013 mm (0.0005") inlargest surface dimension in these areas.APPLICATION NOTE: There is a question regarding theability of material suppliers to meet this specification.Revision of this specification is under review.6.16.2 In other areas, pits and imperfe ctions shall notaffect leadframe strength regardless of size and shallnot exceed 0.051 mm (0.002") in depth and 0.127 mm(0.005") in largest surface dimension.6.17 Strip Cut Off Location  Strip cut off shall bewithin 0.076 mm (Â± 0.003") of basic strip length (seeFigure 6).6.18 Coining and Metal Clearance6.18.1 Dimensions shown on drawing s are before coindimensions.6.18.2 Maximum coining bulge shall not exceed 0.051mm (0.002") per edge and shall be governed by metalto metal clearance requirements (lead to lead and leadto pad).6.18.3 Metal to Metal Clearance  S hall be as agreedto between vendor and customer. 7 Sampling7.1 The sampling plan shall be agr eed upon betweenvendor and customer. 8 Packaging and Marking8.1 Packaging  Containers and packaging materialsshall be selected to provide protection against normaltransportation damage risks and spillage. They will alsooffer protection from contamination, exposure tomoisture, oxidation, and tarnishing.

&lt;!-- Page 28 --&gt;

SEMI G27-89 Â© SEMI 1985, 19895 8.2 Marking8.2.1 The following details shall be n oted on thepacking slip attached to the outside of the shippingpackage:Vendor Part NumberCustomer Part NumberQuantityDateVendor Lot NumberUser PO NumberDrawing Number NOTICE: These standards do not purport to addresssafety issues, if any, associated with their use. It is theresponsibility of the user of these standards to establishappropriate safety and health practices and determinethe applicability of regulatory limitations prior to use.SEMI makes no warranties or representations as to thesuitability of the standards set forth herein for anyparticular application. The determination of thesuitability of the standard is solely the responsibility ofthe user. Users are cautioned to refer to manufacturersinstructions, product labels, product data sheets, andother relevant literature respecting any materialsmentioned herein. These standards are subject tochange without notice.The users attention is called to the possibility thatcompliance with this standard may require use ofcopyrighted material or of an invention covered bypatent rights. By publication of this standard, SEMItakes no position respecting the validity of any patentrights or copyrights asserted in connection with anyitem mentioned in this standard. Users of this standardare expressly advised that determination of any suchpatent rights or copyrights, and the risk of infringementof such rights, are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 29 --&gt;

SEMI G28-0997 Â© SEMI 1986, 19971 SEMI G28-0997SPECIFICATION FOR LEADFRAMES FOR PLASTIC MOLDED S.O.PACKAGES 1 PurposeThis specification defines the acceptance criteria forstamped leadframes for plastic molded S.O. packages. 2 ScopeThis specification is a guideline for production ofstamped S.O. Leadframes to be used in plastic moldedS.O. packages. 3 Referenced Documents3.1 SEMI SpecificationsSEMI G4  Specification for Integrated CircuitLeadframe Materials used in the Production of StampedLeadframesSEMI G9  Specification for Stamped Leadframes forPlastic Molded Dual-In-Line Semiconductor PackagesSEMI G10  Standard Method for MechanicalMeasurement for Plastic Package LeadframesSEMI G21  Specification for Plating IntegratedCircuit Leadframes 3.2 ANSI/ASQC Specifications1ANSI/ASQC Z1.4  Sampling Procedures and Tablesfor Inspection by Attributes 3.3 ANSI Specifications2ANSI Y14.5M  Dimensioning and Tolerancing 4 Terminology4.1 burr  A fragment of excess material eitherhorizontal or vertical adhering to the componentsurface.4.2 camber  Curvature of the lea dframe strip edge inthe horizontal plane (see Figure 1).4.3 coil set  Longitudinal bowin g of the leadframe(see Figure 2).4.4 coined area  That area at the tip of the bondfingers flattened to produce an acceptable surface forwire bonding (see Figure 3). 1 ASQC, 611 East Wisconsin Avenue, Milwaukee, WI 532022 ANSI, 1430 Broadway, New York, NY 10018 4.5 crossbow  Transverse bowin g of the leadframe(see Figure 4).4.6 functional area  The die atta ch pad and the wirebond (lead tips) area.4.7 lead twist  Angular rotation of bonding fingers(see Figure 5).4.8 pit  A shallow surface depre ssion or crater in theleadframe material.4.9 slugmarks  Random dents in the leadframecaused by foreign material in the stamping die.4.10 stamped leadframe terminolog y  (See Figure6.) 5 Ordering InformationPurchase orders for leadframes for plastic molded S.O.packages furnished to this specification shall includethe following items:a. Current leadframe specification drawing.b. All dimensions and tolerances per ANSI Y14.5practices.c. Material type and physical characteristics (seeSEMI G4).d. Type hardness and thickness of any required plating(see SEMI G21). 6 DimensionsSee Table 1 and Figure 7 for standard dimensions.Tolerances shall be agreed between vendor andcustomer. 7 Defect Limits and Parame ters (see SEMIG10 for measurement methods)7.1 Internal Frame Area7.1.1 Minimum Flat Wire Bonding A rea  80% ofnominal lead width and .015" (.381 mm) in length.7.1.2 Coin Depth7.1.2.1 0.008" (0.20 mm) material: 0.0 005" (0.013mm) minimum/0.001" (0.02 mm) maximum.7.1.2.2 0.010" (0.25 mm) material: 0.0 005" (0.013mm) minimum/0.002" (0.05 mm) maximum.

&lt;!-- Page 30 --&gt;

SEMI G28-0997 Â© SEMI 1986, 1997 2 NOTE: Maximum coin depth may also be constrained byminimum lead spacing requirement given in Section 7.1.3.1.Minimum coin depth may also be constrained by minimumbond area requirement given in Section 7.1.1. 7.1.3 X-Y Plane Lead Spacing and L ocation7.1.3.1 Spacing between leads to be 0 .004" (0.100mm) minimum.7.1.3.2 Leads to be located so that a 0 .007" diametercircle centered on the nominal center of the coined leadin width and 0.006" (0.152 mm) back from lead tip inlength shall be totally encompassed by the coined area.7.1.4 X-Y Plane Die Attach Pad Location  Dieattach pad to be located within Â± 0.002" (0.051 mm) asmeasured from the centerline of the reference hole inthe side rail.7.1.5 Lead Twist  Shall not exceed 3Â°30 or 0.0006"(0.015 mm) per 0.010" (0.254 mm) of lead width.7.1.6 Die Attach Pad Tilt and Flatne ss7.1.6.1 Tilt  0.001" (0.025 mm) max imum per0.100" (2.54 mm) in the undepressed state. 0.002"(0.015 mm) maximum per 0.100" (2.54 mm) in thedepressed condition.7.1.6.2 Flatness  To be within 0.002 " (0.051 mm)T.I.R. per 0.100" (2.54 mm) when measured from thecenter to each of the four corners. The corners aredefined at 0.005" (0.127 mm) from each edge.7.1.7 Die Attach Pad Downset  Â± 0.002" (0.051mm) as measured from the center of the pad to a pointon the bar pad support strip. The nominal downsetrecommended is 0.012" (0.30 mm) for 0.010" (0.25mm) thick material and 0.008" (0.20 mm) for 0.008"(0.20 mm) thick material.7.1.8 Lead and Die Attach Pad Cop lanarity7.1.8.1 The coplanarity relationship is based onreference to the Z plane (see SEMI G10).7.1.8.2 Lead Planarity  The lead tip s as measured inthe center of the back, uncoined surface of the lead tipshall be located within the following tolerances of the Zplane:Lead Planarity: Â± 0.004" 7.1.8.3 Die Attach Pad Planarity  T he die attachpad when measured at the center must be within thefollowing tolerances of the Z plane:Pad Planarity: + 0.003"/-0.005" 7.2 External Area and Strip7.2.1 Material 7.2.1.1 0.008" (0.20 mm) material thic knessrecommended for 0.150" wide packages.7.2.1.2 0.010" (0.25 mm) material thic knessrecommended for 0.300" wide packages.7.2.1.3 Nominal Thickness  Toleran ces shall be Â±0.0003" (0.008 mm).7.2.1.4 Width Tolerance  Â± 0.002" (0.051 mm).7.2.2 Coil Set  Maximum of 0.125 " (3.175 mm)measured in a free standing state over strip length.7.2.3 Crossbow  Crossbow shall n ot exceed thefollowing dimensions:Maximum Crossbow: Â± 0.005" (0.127 mm) 7.2.4 Camber  Shall not exceed 0 .002" (0.05 mm)over a gage length of 6.00" (150 mm). (See SEMIG10.)7.2.5 Progression  Should be spec ified along withtolerances on the drawing.7.2.6 Burrs  Burrs shall be firmly attached and ableto withstand a probe force of 10 grams. Vertical burrsinside the dambar shall not exceed 0.001" (0.02 mm).Vertical burrs outside the dambar and horizontal burrsin any location shall not exceed 0.002" (0.05 mm).7.2.7 Pits and Slugmarks7.2.7.1 Within functional area and on external leadsthere shall be no slugmarks. Pits shall not exceed0.0003" (0.008 mm) in depth and 0.0005" (0.013 mm)in largest surface dimension in these areas.7.2.7.2 Areas Other than 7.2.7.1  Pi ts andimperfections shall not affect leadframe strengthregardless of size and shall not exceed 0.002" (0.05mm) in depth and 0.005" (0.127 mm) in largest surfacedimension.7.2.8 Strip Length Cutoff  (See SE MI G10.)7.2.8.1 Strip cutoff location and tolera nce shall bedetailed on the drawing.7.2.8.2 Overall strip length and toleran ce shall bedetailed on the drawing. 8 Functional TestingFunctional testing shall be agreed upon between vendorand customer. 9 SamplingSampling based on ANSI/ASQC Z1.4 shall be agreedbetween supplier and purchaser.

&lt;!-- Page 31 --&gt;

SEMI G28-0997 Â© SEMI 1986, 19973 10 Packaging, Marking, and P acking List10.1 Packaging  The shipping co ntainers andmaterials shall be suitably designed to provide theleadframes with protection against normaltransportation damage risks which include crushing andspillage, and exposure to moisture and other corrosivegases.10.1.1 The inner packaging materials for cut stripsmust not cause particulate contamination on theleadframes and shall be clean room compatible asdefined by the customer. The leadframes boxes shall bevacuum sealed in a bag with a desiccant. If theleadframes are to be delivered in coil form, the coildiameter shall be set in the purchase order (see SEMIG9).10.2 Marking10.2.1 Internal Packages  Each int ernal packageshall be clearly marked with the following information,as appropriate:a. Customers part numberb. Customers purchase order numberc. Drawing number (customers and/or vendors, asrequested by customer)d. Vendors shipping lot numbere. Quantityf. Date of Manufactureg. Any agreed upon certification data 10.2.2 External Packages  The pac king list on theoutside of the external package shall contain thefollowing information:a. Customers part numberb. Customers purchase order numberc. Quantityd. Shipping Datee. Any specific instructions for receiving dockpersonnel 11 Certification11.1 Upon request of the customer in the contract orpurchase order, a vendors certification that the productwas manufactured and tested in accordance with thisspecification, together with a report of the test resultsshall be furnished at the time of shipment. However, ifthe customer does perform inspection and test on a certified shipment and the product fails to meet therequirements, the product shall be subject to rejection.11.2 If the customer and vendor agr ee, the productmay be certified as capable of meeting thisspecification. In this context, capable of meetingsignifies that the vendor is not required to perform allthe inspections and tests. However, if the customer doesperform inspection and test on a certified shipment andthe product fails to meet the requirements, the productshall be subject to rejection.

&lt;!-- Page 32 --&gt;

SEMI G28-0997 Â© SEMI 1986, 1997 4 Table 1 0.150 WIDE 0.30 WIDE (J-COMPATIBLE)8 14 16 14 16 18 20 24 28MATERIALGAGE0.008"(0.200 mm)0.008(0.200)0.008(0.200)0.010(0.250)0.010(0.250)0.010(0.250)0.010(0.250)0.010(0.250)0.010(0.250)A STRIP WIDTH 0.600(15.2)0.600(15.2)0.600(15.2)0.720(18.30)0.720(18.30)0.720(18.30)0.970(24.60)0.970(24.60)0.970(24.60)B PROGRESSION 0.336(8.53)0.336(8.53)0.336(8.53)0.674(17.12)0.674(17.12)0.674(17.12)0.674(17.12)0.674(17.12)0.674(17.12)C TOOLINGHOLE0.060(1.52)0.060(1.52)0.060(1.52)0.060(1.52)0.060(1.52)0.060(1.52)D DAMBARWIDTH 00.010(.250)0.010(.250)0.010(.250)0.010(.250)0.010(.250)0.010(.250)E DAMBARDISTANCEFROM CL 0.079(2.00)0.079(2.00)0.079(2.00)0.156(4.00)0.156(4.00)0.156(4.00)0.156(4.00)0.156(4.00)0.156(4.00) F LEAD LENGTHCL TO LEADRAIL 0.167(4.24)0.167(4.24)0.167(4.24)0.322(8.18)0.322(8.18)0.322(8.18)0.322(8.18)0.322(8.18)0.322(8.18) G PKG. LENGTHBOUNDARY0.098(2.49)0.172(4.37)0.198(5.03)0.181(4.60)0.198(5.03)0.231(5.87)0.255(6.48)0.307(7.80)0.356(9.04)H PARTS PERSTRIP (STRIPLENGTH) 24(8.064)24(8.064)24(8.064)12(8.088)12(8.088)12(8.088)12(8.088)12(8.088)12(8.088) I PADDOWNSET0.008(0.200)0.008(0.200)0.008(0.200)0.012(0.305)0.012(0.305)0.012(0.305)0.012(0.305)0.012(0.305)0.012(0.305)

&lt;!-- Page 33 --&gt;

SEMI G28-0997 Â© SEMI 1986, 19975 Figure 1Camber Figure 2Coil Set Figure 3Coined Area

&lt;!-- Page 34 --&gt;

SEMI G28-0997 Â© SEMI 1986, 1997 6 Figure 4Crossbow Figure 5Lead Twist

&lt;!-- Page 35 --&gt;

SEMI G28-0997 Â© SEMI 1986, 19977 Figure 6Stamped Leadframe Terminology Figure 7S.O. Leadframe Standard

&lt;!-- Page 36 --&gt;

SEMI G28-0997 Â© SEMI 1986, 1997 8 Figure 8S.O. Leadframe NOTICE: These standards do not purport to address safety issues, if any, associated with their use. It is theresponsibility of the user of these standards to establish appropriate safety and health practices and determine theapplicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitabilityof the standards set forth herein for any particular application. The determination of the suitability of the standard issolely the responsibility of the user. Users are cautioned to refer to manufacturers instructions, product labels,product data sheets, and other relevant literature respecting any materials mentioned herein. These standards aresubject to change without notice.The users attention is called to the possibility that compliance with this standard may require use of copyrightedmaterial or of an invention covered by patent rights. By publication of this standard, SEMI takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights, are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 37 --&gt;

SEMI G29-1296E Â© SEMI 1986, 20021 SEMI G29-1296 E TEST METHOD FOR TRACE CONTAMINANTS IN MOLDINGCOMPOUNDSE This document was editorially modified in September 2002. Changes were made to Section 5.4 to correct atypographical error.1 Purpose1.1 This specification defines the test method fordetermination of extractable trace contaminants inmolding compound. 2 Scope2.1 This test method is suitable for all moldingcompound materials and may be used by supplier andcustomers to determine the trace contaminants inmolding compound.2.2 This standard does not purport to address safetyissues, if any, associated with its use. It is theresponsibility of the users of this standard to establishappropriate safety health practices and determine theapplicability or regulatory limitations prior to use. 3 Referenced Documents3.1 ASTM Documents1 ASTM D 1193  Specification for Reagent WaterASTM D 4327  Anions in Water by IonChromatography 4 Method Summary4.1 Plastic molding compound material is molded,ground to a defined mesh size, and placed into a sealedextraction vessel with de-ionized water. Extraction iscarried out at 120 Â± 2Â°C for48 hours. The extract isanalyzed for both anionic and cationic impurities. 5 Sample Preparation5.1 Samples of molding compound materials may beobtained from either standard molding operations, orprepared in the laboratory.5.1.1 Samples from molding operations may includemold runners post-cured according to manufacturersrecommendations.5.1.2 To secure a sample in the laboratory, spread athin layer of uncured compound in a dedicated clean 1 American Society for Testing and Materials, 100 Barr HarborDrive, West Conshohocken, Pennsylvania 19428-2959, USA.Telephone: 610.832.9585, Fax: 610.832.9555 Website:www.astm.org teflon-coated container. Cure and post-cure thecompound material according to manufacturersrecommendations.5.2 Crush the cured material using a suitable grindingapparatus, such as Spex mixer-mill No. 8000, orequivalent.NOTE 1: The grinder used must not generate excess localizedheat, or else sample decomposition and erroneous results maybe generated.NOTE 2: Addition of liquid nitrogen is a suitable method foreliminating undesirable thermal decomposition duringgrinding.5.3 Remove the ground compound and sieve it. Collectfor analysis the portion which passes through a 40 meshsize, but is retained on a 100 mesh size screen. Thisparticle size is best suited for adequate extraction ofimpurities.5.4 Weigh 10 Â± 0.1 grams of the powdered materialand place in an extraction vessel. Parr bombs withteflon liners are suitable extraction vessels. Add 100 mlde-ionized water. Prepare blank extraction vessel byprocessing it in the same manner as your sample.Weigh the sealed bombs and record their weights. Placethe sealed bottles on their sides in an oven at 120 Â± 2Â°Cfor forty-eight (48) hours.NOTE 3: Certain compounds may require addition of reagentgrade methanol 10% (V:V) to enhance wetting.5.5 At the completion of forty-eight (48) hours ofextraction, allow the bombs to cool to roomtemperature and reweigh. If the weight loss exceeds 0.5grams the sample should not be used for analysis.Portion of this extract may be used to generate pH andconductivity data. Anion analysis may be performedusing ion chromatography or specific ion electrodes.Cation analysis may be conducted using atomicabsorption, plasma spectrometry, or ionchromatography.NOTE 4: It is important to avoid contamination withparticulate matter in the extract used for the analysis by AA,ICAP, or IC. This procedure addresses determination ofextractive species only.

&lt;!-- Page 38 --&gt;

SEMI G29-1296E Â© SEMI 1986, 2002 2 6 Instrumentation Techniques6.1 Measurement of Conductivity6.1.1 Apparatus  Conductivity Meter Model RC1682with microconductivity cell, industrial instruments, orequivalent.6.1.2 Measurement  Measure conductivity of thesample and black solutions. Calculate the specificconductance of sample using the following equation:Ls = (Le - L b) KLs - Specific conductance, S cm-1 Le - Conductance of extract, SLb - Conductance of the blankK - Conductivity cell constant6.2 Measurement of pH6.2.1 Apparatus6.2.1.1 pH meter (Orion, Model 601, or equivalent)6.2.1.2 pH standard solutions6.2.2 Measurement  Adjust pH meter indicator byusing standard solutions. Remove the electrodes withde-ionized water and dry with clean filter paper. Placethe electrodes into the molding compound extract.Allow the meter to equilibrate. Record the pH value.6.3 Ion Specific Electrodes  Ion-specific electrodesmay be used for the determination of chloride, bromide,sulfate, and phosphate. A separate specific electrode foreach ion is required and, in some instances, a referenceelectrode may be necessary to complete the test.Individual standards are needed for each ion tested.Methodology recommended by the manufacturer foreach ion specific electrode should be closely followed.Measured concentrations corrected for blank valueshould be compared to the known standards in therange 0.1100 ppm. Chloride and bromide are usuallydetermined, using a solid state single electrode.Determination of sulfate and phosphate ions mayrequire use of additional buffers and a titration.6.4 Determination of Sodium, Potassium, andAntimony Using Atomic Absorption6.4.1 Apparatus  Atomic absorptionspectrophotometer.6.4.2 Standard Solutions6.4.2.1 Sodium standard solutions 0.1, 0.2, 0.4, 0.6,0.8, 1.0 ppm.6.4.2.2 Potassium standard solutions 0.1, 0.2, 0.4, 0.6,0.8, 1.0 ppm. 6.4.2.3 Antimony standard solution 0.1, 0.2, 0.4, 0.6,0.8, 1.0 ppm.6.4.3 Measurement  Set up instrument according tomanufacturers recommendation. Analyze water extractbased on the calibration curve prepared using standardsolutions to obtain concentration of ion of interest.6.4.4 Calculation6.5 Determination of Chloride, Bromide, Phosphate,Sulfate, Sodium, and Potassium by IonChromatography6.5.1 Method Principle  Ion chromatography is aform of liquid chromatography used in the separationand quantitation of ions. A filtered aliquot of sample isinjected into an Ion chromatograph. The sample ispumped by the eluent stream through two (2) differention exchange columns: a guard column, which serves toprotect the separator column from residual particulatematter and retain certain organics, and the separatorcolumn, the primary function of which is to separateanalyzed ions based on their affinity for the exchangesites of the resin. Both guard column and the separatorcolumn are packed with identical low capacity anionexchanger (anion analysis) or cation exchange (cationanalysis). The separated ionic species then pass to adetector module consisting of a chemical suppressordevice and a conductivity cell. The suppressor device isused to reduce background conductivity of the eluent toa low, or negligible level, and convert analyte anionsinto their acid form or analyte cations into theirhydroxide form. Thus, separated and modified ionicspecies are detected using an electrical conductivitycell. Anions are identified based on their retention timecompared to the known standards. Quantitation isaccomplished by measuring the peak height or area, andcomparing it to a calibration curve generated fromknown standards.NOTE 5: For recommended practice for ion chromatographyanalyses, see instrument manufacturers literature and ASTMD 4327.6.5.2 Interferences6.5.2.1 High levels of organic acids may be present inmolding compound extracts. This may interfere withinorganic anion analysis. Two (2) common species,formate and acetate, elute between fluoride andchloride. This may be minimized by modifyinginstrument set-up.6.5.2.2 Certain amines may interfere with thedetermination of sodium or potassium. This may beminimized by using different instrument set-ups.

&lt;!-- Page 39 --&gt;

SEMI G29-1296E Â© SEMI 1986, 20023 6.5.3 Apparatus6.5.3.1 Ion chromatograph (Dionex or equivalent). Thechromatograph shall be equipped with an injectionvalve, a 50100 l sample loop, and shall be set up withthe following:1. Guard Column2. Separator Column3. Chemical Suppressor Device4. Conductivity Detector 6.5.4 Reagents6.5.4.1 Water Purity  Water used in the preparationof eluents, standards, and sample extraction shallconform to ASTM D 1193.6.5.4.2 Reagent Purity  Reagent grade chemicalsshould be used in all tests.6.5.4.3 Eluent/Regenerant Solutions  Should beprepared in accordance with instrument manufacturersinstructions recommended for each column set.6.5.4.4 Stock Solutions  Stock solutions (1 ml - 1 mg- 1 ppm ion of interest) should be prepared according toaccepted practice, and as described in the instrumentmanufacturers instructions.6.5.4.5 Calibration Standards  Prepare a blank andat least three (3) different calibration solutionscontaining combination of anion/cations. Thesesolutions must be prepared in volumeric flasks (seeTable 1).6.5.4.5.1 Prepare a standard solution I by diluting thevolume of each anion/cation stock solution as specifiedin Table 1 together with 1 litre of water.6.5.4.5.2 Prepare a standard solution II by diluting 20ml of standard solution II to 100 ml with water (seeTable 1).NOTE 6: If the concentrations of the sample ions are known,or estimated, the concentration of calibration standardsolutions may be varied to better approximate or bracketconcentration range of interest.6.5.5 Calibration6.5.5.1 Analyze the blank and each of the preparedcalibration solutions described in Section 6.5.4.5.6.5.5.2 Prepare analytical curves for each anion/cationof interest by plotting on linear graph paper peak height or peak area versus nominal concentrations of theanion/cation calibration standard.NOTE 7: Each analytical curve should be established usingonly one (1) scale setting.6.5.6 Procedure6.5.6.1 Set-up the ion chromatograph according to themanufacturers instructions.NOTE 8: The range setting required for the analysis willdepend on the concentration of ions in the sample and shouldbe chosen accordingly. For these types of samples, operatingrange from 30 to 30 S/cm, fullscale is most frqurntly used.6.5.6.2 Equilibriate the system by pumping eluentthrough the analytical system until a stable baseline isobtained (approximately twenty (20) minutes).6.5.6.3 Filter samples through a pre-washed 0.22 mfilter prior to analysis.NOTE 9: Several types of syringe-tip filters are available(Millipore or equivalent).6.5.6.4 Load 23 ml of sample into the injection partusing a syringe. Inject the sample into the eluent streamand record the ion chromatogram.6.5.7 Calculations6.5.7.1 Refer to the peak height or area for theanions/cations of interest to the appropriate analyticalcurves to determine the anion concentration.6.6 Inductivity Coupled Argon PlasmaSpectrometry/ICP6.6.1 Method Principle  Inductivity coupled ArgonPlasma (ICP) uses high frequency Argon Plasma toexcite sample constituents to 8000Â°K. Because theplasma ionizes most atomic species, backgroundinterferences are vastly reduced and linear responseover several orders of magnitude can be observed formost elements. The sample extract is aspirated into theplasma by means of a high purity argon carrier gas. Theresulting emissions are directed into the spectrometerand signal strengths are read by photomultiplier tubesplaced at emission points in a focal curve. A computeris used to scan each elemental channel many times asecond, and this output is sent to a printer in numericalform. The cycle or time of analysis is usually aboutseven (7) seconds. With this instrument, very little ofthe extracted sample is consumed.

&lt;!-- Page 40 --&gt;

SEMI G26-1296E Â© SEMI 2002 4 6.6.2 Instrument ConditionsTypical operating conditions are: Excitation source 27 MHz plasmaCarrier gas 99.999% ArgonSample flow 1 ml/minPower output 1000 wattsPlasma temperature 8000Â°KSlit width of Spectrometer 30 m 6.6.3 Measurement of Sodium, Potassium, and Antimony  A standard solution of ten (10) ppm of sodium,potassium, and antimony should be prepared and cycled through the ICP instrument. The blank extract sample andthe unknown molding compound extracts are then run through the ICP. The values obtained for sample are correctedby subtracting values obtained for the blank. With the ICP, sodium, potassium, and antimony can be analyzed withsensitivities to the ten (10) PPB levels. Any additional elements present may be obtained on the same cycle with noadditional preparation. Table 1 Preparation of Standard Solutions for Instrument CalibrationStandard SolutionAnionml of Stock Soln. Dilutedto 1000 ml Anion Conc. mg/1 Standard Solution II Standard Solution III Chloride (Cl) 5 5 1 0.2Phosphate (HPO42-) 25 25 5 1.0Bromide (Br-) 10 10 2 0.4Nitrate (NO3 30 30 6 1.2Sulfate (SO 42-) 25 25 5 1.0CationSodium (NA+) 5 5 1 0.2Ammonium (NH4+) 5 5 1 0.2Potassium (K+) 10 10 2 0.4 NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein forany particular application. The determination of the suitability of the standard is solely the responsibility of the user.Users are cautioned to refer to manufacturers instructions, product labels, product data sheets, and other relevantliterature respecting any materials mentioned herein. These standards are subject to change without notice.The users attention is called to the possibility that compliance with this standard may require use of copyrightedmaterial or of an invention covered by patent rights. By publication of this standard, SEMI takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights, are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 41 --&gt;

SEMI G30-88 Â© SEMI 1986, 19881 SEMI G30-88TEST METHOD FOR JUNCTION-TO-CASE THERMAL RESISTANCEMEASUREMENTS OF CERAMIC PACKAGES 1 PurposeThe purpose of this test is to determine the thermalresistance of ceramic packages using thermal test chips.This test method deals only with junction-to-case ormounting surface measurements of thermal resistanceand limits itself to heat sink and fluid bath testingenvironments. Following the guidelines outlined in thistest method, junction-to-case thermal resistancemeasurements of ceramic packages using the heat sinkand fluid bath methods should give the same resultsonly under certain limited conditions (i.e., underconditions that approximate unidirectional heat flowthrough the chip and substrate to the preferred heatremoval surface). If discrepancies occur, the heat sinkmounting technique shall be considered as the refereetest method. The heat sink mounting method formeasuring junction-to-case thermal resistance will be aconservative measure of the packages ability totransfer heat to the ambient environment because heatsinking is provided only on one side of the package,whereas the fluid bath mounting method has thepotential for equally cooling both sides of the package.1.1 Definitions  The following d efinitions andsymbols shall apply for the purpose of this test:a. case temperature, T C, in degrees Celsius. The casetemperature is the temperature at a specifiedaccessible reference point on the package in whichthe microelectronic chip is mounted.b. mounting surface temperature, T M, in degreesCelsius. The mounting surface temperature is thetemperature of a specified point at the device-heatsink mounting interface (or primary heat removalsurface).c. junction temperature, T J, in degrees Celsius. Theterm is used to denote the temperature of thesemiconductor junction in the microcircuit in whichthe major part of the heat is generated. For purposesof this test, the measured junction temperature isonly indicative of the temperature in the immediatevicinity of the element used to sense thetemperature.d. power dissipation, P H , in watts, is the heating powerapplied to the device causing a junction-to-referencepoint temperature difference. e. thermal resistance, junction-to-specified referencepoint, RJR, in degrees Celsius/watt. The thermalresistance of the microcircuit is the temperaturedifference from the junction to some reference pointon the package divided by the power dissipation P H .f. temperature-sensitive parameter, TSP, is thetemperature-dependent electrical characteristic ofthe junction under test which can be calibrated withrespect to temperature and subsequently used todetect the junction temperature of interest. 2 Apparatus2.1 The apparatus required for the se tests shall includethe following as applicable to the specified testprocedures.a. Thermocouple material shall be copper-constantan(type T) or equivalent, for the temperature range-100 to +300Â°C. The wire size shall be no largerthan AWG size 30. The junction of thethermocouple shall be welded to form a bead ratherthan soldered or twisted. The accuracy of thethermocouple and associated measuring systemshall be Â± 0.5Â°C.b. Suitable electrical equipment as required to providecontrolled levels of conditioning power and to makethe specified measurements. The instrument used toelectrically measure the temperature-sensitiveparameter shall be capable of resolving a voltagechange of 0.5 mV.c. Controlled temperature chamber, fluid bath, or heatsink capable of maintaining the specified referencepoint temperature to within Â± 0.5Â°C of the preset(measured) value. Typical temperature-controlledheat sink and fluid bath assemblies are presented forillustrative purposes only. 2.2 Heat Sink Assembly  A typic al heat sinkassembly for mounting the microelectronic deviceunder test is shown in Figure 1. The primary heat sinkis water cooled using a temperature-controlled fluidcirculator bath. An adapter socket/heat sink is fastenedto the heat removal surface of the primary heat sink,and has a special geometry to handle specific sizepackages (e.g., flat packs, dual-in-line packages, chipcarriers). This adapter provides a repeatable and

&lt;!-- Page 42 --&gt;

SEMI G30-88 Â© SEMI 1986, 1988 2 efficient interface between the package and the primaryheat sink. The mounting surface temperature isdetermined with a thermocouple attached from the sideor bottom of the adapter with a thermal conductingadhesive or grease at or near the interface between theadapter and the package. It is at this point that thedevice-under-test temperature is specified andcontrolled. The adapter also contains the socket or otherelectrical interconnection scheme. A thin coating (about25  50 mm thick) of a thermal heat-sinking compound,such as zinc-oxide-loaded silicone thermal grease, isused at the interface to provide a reliable thermalcontact.2.3 Fluid Bath Assembly  A typ ical temperature-controlled fluid bath for thermally characterizing themicroelectronic device under test is shown in Figure 2.In this figure, the package is mounted in a fluid bathseparate from the fluid circulator, although it can beimmersed directly in an integrated fluid circulator/bathunit. The fluid in the bath should be continuouslystirred or agitated to ensure the required temperaturestability. Since this working fluid is being used as aninfinite heat sink, the case-to-fluid (ambient)temperature difference at the case temperature referencepoint of interest should be minimized, i.e., less than orequal to 20Â°C. For case-to-fluid temperature differencesgreater than 20Â°C, accuracy and repeatabilitydifficulties may occur due to a large variabletemperature gradient in the fluid film boundary layer atthe package-fluid interface. The case-to-fluidtemperature difference can be minimized by increasingthe fluid velocity and by decreasing the power densityseen by the fluid. The device under test should bemounted such that heat transfer to the fluid is notimpeded. For leaded devices, the leads should beoriented in such a manner so as not to interfere with theheat transfer to the fluid and provide freedom to anythermal currents caused by the power dissipation withinthe package. The case temperature of the device undertest should be measured with a thermocouple that isattached to the package and should not be assumed tobe at the fluid temperature. Care should be taken tominimize exposure of the thermocouple bead to thehigh temperature gradient in the fluid film boundarylayer at the package-fluid interface. The working fluidshould have a thermal conductivity at 25Â°C of at least0.0006 W/cmÂ°C. Working fluids such as inertfluorocarbon liquids and silicone oils are suitable as acooling media. 3 Procedure3.1 Direct Measurement of Refere nce PointTemperature  T C. For the purpose of measuring amicroelectronic device thermal resistance, the referencepoint temperature shall be measured at the package location of highest temperature which is accessibleoutside the package. This reference point location isdetermined with the device operating in free air andwith no external heat-sinking. In general, this referencepoint is found to be on the outside surface of thepackage substrate directly underneath the chip in themajor path of heat flow from the chip to the heat sink orambient. Examples of the reference point location forboth cavity-up and cavity-down ceramic packages aredepicted in Figure 3. The package surface may bealtered to facilitate this measurement, provided thatsuch alteration does not affect the original heat transferpaths and, hence, the thermal resistance, within thepackage by more than a few percent. For packages withan integral heat dissipater attached to the outsidesurface of the package substrate, the case temperaturereference point shall be on the surface of the heatdissipater at a point opposite the backside of the chip asindicated in Figure 4.3.1.1 Case temperature, T C. The mic roelectronicdevice under test shall be mounted under specifiedconditions so that the case temperature can be held atthe specified value. A thermocouple shall be attachedon the surface of the device package directly under thechip. A conducting epoxy may be used for this purpose.The thermocouple bead should be in direct mechanicalcontact with the case of the microelectronic deviceunder test. For devices which, in their normalapplication, are intimately connected (by pressurecontact, adhesive, soldering, or other means) to anexternal heat sink, the mounting surface temperature, asmeasured directly below the primary heat removalsurface of the case, may be used as the equivalent casetemperature.If it is found that attaching the thermocouple directly tothe case is impractical, an alternate approach utilizing athermocouple welded to one side of a thin metal diskshould be used. This can be accomplished by parallelgap welding the crossed thermocouple wires to one sideof a 0.25 cm (0.094 in) diameter, 0.02 cm (0.008 in)thick beryllium-copper disk and then, with a thin layerof adhesive, bonding the other side of the disk to thecase at the point of interest.3.1.1.1 Mounting surface temperature , T M. Themounting surface temperature is measured directlybelow the primary heat removal surface of the case. It ismeasured with a thermocouple at or near the mountingsurface of the heat sink. A typical mountingarrangement is shown in Figure 5. The surface of thecopper mounting base shall be nickel plated and free ofoxides.The thermocouple hole shall be drilled into themounting base such that the thermocouple lead isdirectly below the area on the case of interest. It is

&lt;!-- Page 43 --&gt;

SEMI G30-88 Â© SEMI 1986, 19883 recommended that the thermocouple be secured into themounting base with a thermal conducting adhesive (orsolder) and that particular attention be paid tominimizing air voids around the ball or thethermocouple. A thermal conducting compound (oradhesive) should be used at the interfaces of themounting base and the device under test. The mountingsurface technique is application oriented in that it takesinto account the mounting surface interface.3.2 Thermal Resistance, Junction-t o-SpecifiedReference point, RJR3.2.1 General Considerations  Th e thermalresistance of a semiconductor device is a measure of theability of its carrier or package and mounting techniqueto provide for heat removal from the semiconductorjunction. The thermal resistance of a microelectronicdevice can be calculated when the case/mountingsurface temperature and power dissipation in the deviceand a measurement of the junction temperature areknown.When making the indicated measurements, the packageshall be considered to have achieved thermalequilibrium when halving the time between theapplication of power and the taking of the readingcauses no error in the indicated results within therequired accuracy of measurement.3.2.2 Indirect Measurement of Junct ion Temperaturefor the Determination of RJR  The purpose of the testis to measure the thermal resistance of integratedcircuits by using particular semiconductor elements onthe chip to indicate the device junction temperature. Inorder to obtain a realistic estimate of the operatingjunction temperature, the whole chip in the packageshould be powered in order to provide the properinternal temperature distribution. During measurementof the junction temperature the chip heating power(constant voltage source) shall remain constant whilethe junction calibration current remains stable. It isassumed that the calibration current will not be affectedby the circuit operation during the application ofheating power.The temperature-sensitive device parameter is used asan indicator of an average (weighted) junctiontemperature of the semiconductor element forcalculations of thermal resistance. The measuredjunction temperature is indicative of the temperatureonly in the immediate vicinity of the element used tosense the temperature.The temperature-sensitive electrical parametersgenerally used to indirectly measure the junctiontemperature are the forward voltage of diodes and theemitter-base voltage of bipolar transistors. Otherappropriate temperature-sensitive parameters may be used for indirectly measuring junction temperature forfabrication technologies that do not lend themselves tosensing the active junction voltages.3.2.2.1 Steady-state technique for mea suring T J. Thefollowing symbols shall apply for the purpose of thesemeasurements: I M Measuring current in milliamperes.V MH- Value of temperature-sensitive parameter inmillivolts, measured at IM, and corresponding to thetemperature of the junction heated by P H.TMC- Calibration temperature in degrees Celsius,measured at the reference point.V MC- Value of temperature-sensitive parameter inmillivolts, measured at IM, and specific value ofTMC. The measurement of T J using junction forward voltageas the TSP is made in the following manner:Step 1  Measurement of the temperature coefficientof the TSP (calibration).The coefficient of the temperature-sensitive parameteris generated by measuring the TSP as a function of thereference point temperature, for a specified constantmeasuring current, IM, by externally heating the deviceunder test in an oven or in a fluid bath. The reference-point temperature range used during calibration shallencompass the temperature range encountered in thepower application test (see Step 2). The measuringcurrent is generally chosen such that the TSP decreaseslinearly with increasing temperature over the range ofinterest, and that negligible internal heating occurs inthe silicon and metal traces. For determining theoptimum TSP calibration or measuring current, V MC vs.log I M curves for two temperature levels that encompassthe calibration temperature range of interest should beplotted. The optimum measuring current, I M, is thenselected such that it resides on the linear portion of thetwo V MC vs. log I M curves that were generated. Ameasuring current ranging from 0.05 to 5 mA isgenerally used, depending on the specifications andoperating conditions of the device under test, formeasuring the TSP. The value of the TSP temperaturecoefficient, V MC/T MC, for the particular measuringcurrent used in the test, is calculated from thecalibration curve, V MC vs. T MC. At least three pointsshould be used to generate the voltage vs. temperaturecurve for the determination of the TSP temperaturecoefficient.Step 2  Power application test.The power application test is performed in two parts.For both portions of the test, the reference pointtemperature is held constant at a preset value. The first

&lt;!-- Page 44 --&gt;

SEMI G30-88 Â© SEMI 1986, 1988 4 measurement to be made is that of the temperature-sensitive parameter, i.e., VMC, under operatingconditions with the measuring current, I M, used duringthe calibration procedure. The microelectronic deviceunder test shall then be operated with heating power(P H ) applied. The temperature-sensitive parameter,V MH , shall be measured with constant measuringcurrent, I M, that was applied during the calibrationprocedure (See Step 1).The heating power, P H , shall be chosen such that thecalculated junction-to-reference point temperaturedifference as measured at VMH is greater than or equalto 20Â°C. In accomplishing this, the device under testshould not be operated at such a high heating powerlevel that the on-chip temperature-sensing and heatingcircuitry is no longer electrically isolated. Care shouldalso be taken not to exceed the design ratings of thepackage-interconnect system, as this may lead to anoverestimation of the power being dissipated in theactive area of the chip due to excessive power losses inthe package leads and wire bonds. The values of V MH ,V MC, and P H are recorded during the power applicationtest.The following data shall be recorded for these testconditions:a. Temperature-sensitive electrical parameters (VF,V EB, or other appropriate TSP).b. Junction temperature, T J, is calculated from theequation: TJ = TR + VMH  VMC( ) VMCTMC  1 where TR = TC or TM c. Case or mounting surface temperature, T C or T M.d. Power dissipation, P H .e. Mounting arrangement (including packagemounting force). 3.3 Calculations of R JR3.3.1 Calculations of Package Therm al Resistance The thermal resistance of a microelectronic device canbe calculated when the junction temperature, T J, hasbeen measured in accordance with procedures outlinedin Sections 3.1 and 3.2. With the data recorded from each test, the thermalresistance shall be determined from:R JR = TJ  TRPH(package), junction - to reference point, where RQJR = RQJC or RQJM and TR = TC or TM, respectively. 4 Summary ReportThe following details shall be specified as appropriate:a. Description of package, including thermal test chip,location of case or chip carrier temperaturemeasurement(s), and heat sinking arrangement.b. Test condition(s), as applicable (see Section 3).c. Test voltage(s), current(s), and power dissipation oftest chip.d. Recorded data for each test condition, as applicable.e. Symbol(s) with subscript designation(s) of thethermal characteristics determined.f. Accept or reject criteria. RELATED REFERENCES1. Unencapsulated Thermal Test Chip, SEMI G32-86Guideline, Book of SEMI Standards, PackagingVolume.2. Accepted Practices for Making MicroelectronicDevice Thermal Characteristics Test  A UsersGuide. JEDEC Engrg. Bull. No. 20, Jan. 1975(Electronic Industries Assoc., Washington, D.C.).3. Thermal Characteristics, Method 1012.1, MIL-STD-883C Test Methods and Procedures forMicroelectronics, Nov. 4, 1980 (Rev. Aug. 15,1984).

&lt;!-- Page 45 --&gt;

SEMI G30-88 Â© SEMI 1986, 19885 Figure 1Temperature-Controlled Heat Sink Assembly Figure 2Temperature-Controlled Fluid Bath Assembly Figure 3Reference Point Location for Case TempertureMeasurement of A) Cavity-Up and B) CavityDown Ceramic Packages Figure 4Reference Point Location for Case TemperatureMeasurement of a Ceramic Package with anIntegral Head Dissipater

&lt;!-- Page 46 --&gt;

SEMI G30-88 Â© SEMI 1986, 1988 6 Figure 5Mounting Surface Temperature Measurements NOTICE: These standards do not purport to addresssafety issues, if any, associated with their use. It is theresponsibility of the user of these standards to establishappropriate safety and health practices and determinethe applicability of regulatory limitations prior to use.SEMI makes no warranties or representations as to thesuitability of the standards set forth herein for anyparticular application. The determination of thesuitability of the standard is solely the responsibility ofthe user. Users are cautioned to refer to manufacturersinstructions, product labels, product data sheets, andother relevant literature respecting any materialsmentioned herein. These standards are subject tochange without notice.The users attention is called to the possibility thatcompliance with this standard may require use ofcopyrighted material or of an invention covered bypatent rights. By publication of this standard, SEMItakes no position respecting the validity of any patentrights or copyrights asserted in connection with anyitem mentioned in this standard. Users of this standardare expressly advised that determination of any suchpatent rights or copyrights, and the risk of infringementof such rights, are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 47 --&gt;

SEMI G31-0997 Â© SEMI 1986, 19971 SEMI G31-0997TEST METHOD FOR DETERMINING THE ABRASIVECHARACTERISTICS OF MOLDING COMPOUNDS 1 PurposeThis document describes the method to measure theabrasive characteristics of molding compounds bymeasuring mold orifice weight loss as a function ofmolded volume. 2 Scope2.1 All thermoset molding compou nds used formicroelectronic device encapsulation contain fillermaterials, typically 6090%  which contribute tomold wear. Mold wear, typically at gates, is a majorreason for mold rework. This test method may be usedby suppliers to evaluate new molding materials orcontrol current materials or by customers to evaluatethe use of new materials. This test method provides acomparison of abrasiveness between materials.2.2 This procedure can be used to determine theabrasive character of a given molding compound.Knowing the conditions of test, the results of the test,and the mold life experience (within ones owncompany) in the field, it is possible to judge if amolding compound is more or less abrasive to currentcompound in use. 3 Referenced Documents3.1 Operational manuals for all eq uipment listedwithin this document.3.2 Mold compound data sheets 4 MethodThis procedure determines the abrasive character of agiven filled molding compound by measuring orificeweight loss as a function of extruded volume. 5 Interferences5.1 Care must be taken to avoid or ifice weight loss bymishandling during placing and removing the orificefrom the mold base.5.2 Before the orifice is re-weighe d after molding,carefully remove all contamination. 6 Equipment6.1 Transfer molding press, 50 ton s clamp minimum6.2 Dielectric preheater 6.3 Orifice insert and mold assemb ly (See Figures 26.)6.4 Mold base with pot diameter 1 .75 to 2.00 inches6.5 Photoelectric safety light scree n6.6 Stop watch6.7 Pyrometer6.8 Force gauge6.9 Asbestos gloves 7 Procedure7.1 Equipment Set-Up  Orifice M old Installation(see Figure 1).7.1.1 Place mold assembly on mold base and alignorifice retainer opening with center of transfer pot.7.1.2 Clamp bottom plate of mold as sembly to bottommold platen.7.1.3 Set press limit switch to ensure clamp slow closeis initiated 1" from completion of mold closing.7.2 Process Parameters7.2.1 Set up the molding parameters according to thematerial data sheet recommendations or expected useconditions, if known. These conditions include: Mold temperature Pre-heat temperature or pre-heat time Transfer speed Transfer pressure Clamp pressure Cure timeNOTE: The charge weight to be determined by trial moldingshots to achieve a cull thickness between 0.0600.120" and asuitable weight of extrudate. 7.3 Operating Procedure7.3.1 Weigh orifice to one ten-thous andth of a gram.Record weight.7.3.2 Verify process parameter settin gs.7.3.3 Place orifice in orifice retainer and clamp moldassembly.

&lt;!-- Page 48 --&gt;

SEMI G31-0997 Â© SEMI 1986, 1997 2 7.3.4 Preheat preformed material to the requiredtemperature.7.3.5 Insert preheated material into t ransfer pot andactivate transfer ram (semi-automatic mode).7.3.6 Start stopwatch when extrudat e first appears.Record total extrusion time.7.3.7 Collect and weigh extrudate to nearest one tenthof a gram. Record extrudate weight.7.3.8 At the end of cure cycle, remo ve orifice fromretainer. Loosen set-screws to split orifice and, withcompressed air, blow out cured slug.7.3.9 Ensure mating orifice halves a re clean, realignthe halves and tighten set screws.7.3.10 Place orifice in retainer and re peat steps 7.3.4through 7.3.9.7.3.11 Repeat steps 7.3.4 through 7.3 .10 until aminimum of 40 shots are run.7.3.12 Record the following:1. Original orifice weight2. Shot number3. Extruded weight per shot in grams4. Cumulative extruded weight in grams5. Orifice weight in grams6. Orifice percent weight loss7. Extrusion rate 8 Calculation8.1 Orifice Weight Loss IO  I NIO100%( ) = % wt. loss I O = Initial orifice weight to ten thousandth of a gramI N = Orifice weight after N number of shots to tenthousandth of a gram 8.2 Plot on linear graph paper the orifice weight lossvs. cumulative extruded weight.8.3 Convert cumulative weight ex truded to cumulativevolume extruded.Example: Molding compound density 2.0 g/cm3cumulative weight = 2000 g 2000 2.0g 100033g cm cm = 8.4 Convert cumulative volume ex truded to equivalentproduction mold shots.Example: 28 mm  28 mm  3.4 mm - 208 Id PQFPPackage Volume: 28 1000 2 66563mm  28 mm  3.4 mm x cmmm cm33= . Volume to shots: 1000 cm  shot2.6656 cm 375 shots33 = 8.5 Plot on linear graph paper the orifice weight lossvs. equivalent production mold shots.

&lt;!-- Page 49 --&gt;

SEMI G31-0997 Â© SEMI 1986, 19973 Figure 1Orifice Abrasion Figure 2Orifice Mold

&lt;!-- Page 50 --&gt;

SEMI G31-0997 Â© SEMI 1986, 1997 4 Figure 3Top Plate Figure 4Orifice Holder

</PdfSplitView>
