// Seed: 3171187249
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  wire id_4;
endmodule
module module_0 (
    output tri0 id_0,
    output tri module_1,
    input tri id_2,
    output tri id_3,
    output wire id_4,
    input wand id_5,
    input wor id_6,
    input tri1 id_7,
    input supply1 id_8,
    input tri id_9,
    input supply1 id_10
);
  wire  id_12;
  uwire id_13;
  always_latch @(posedge 1) begin
    disable id_14;
    id_0 = id_14;
  end
  assign id_13 = 1;
  module_0(
      id_12, id_12
  );
endmodule
