 
****************************************
Report : qor
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 12:41:58 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              17.00
  Critical Path Length:          1.28
  Critical Path Slack:           0.01
  Critical Path Clk Period:      1.38
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1593
  Buf/Inv Cell Count:             211
  Buf Cell Count:                   3
  Inv Cell Count:                 208
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1398
  Sequential Cell Count:          195
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3048.203133
  Noncombinational Area:  1290.543273
  Buf/Inv Area:            278.541826
  Total Buffer Area:             9.66
  Total Inverter Area:         268.88
  Macro/Black Box Area:      0.000000
  Net Area:               1061.798167
  -----------------------------------
  Cell Area:              4338.746406
  Design Area:            5400.544573


  Design Rules
  -----------------------------------
  Total Number of Nets:          1849
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: rhel77vdi012

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.34
  Logic Optimization:                  5.47
  Mapping Optimization:               27.42
  -----------------------------------------
  Overall Compile Time:               59.38
  Overall Compile Wall Clock Time:    60.95

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
