#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fd36da153f0 .scope module, "data_cache_memory" "data_cache_memory" 2 3;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 32 "address";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 32 "readdata";
    .port_info 7 /OUTPUT 1 "busywait";
    .port_info 8 /OUTPUT 1 "MAIN_MEM_READ";
    .port_info 9 /OUTPUT 1 "MAIN_MEM_WRITE";
    .port_info 10 /OUTPUT 28 "MAIN_MEM_ADDRESS";
    .port_info 11 /OUTPUT 128 "MAIN_MEM_WRITE_DATA";
    .port_info 12 /INPUT 128 "MAIN_MEM_READ_DATA";
    .port_info 13 /INPUT 1 "MAIN_MEM_BUSY_WAIT";
P_0x7fd36da15560 .param/l "IDLE" 0 2 45, C4<00>;
P_0x7fd36da155a0 .param/l "MEM_READ" 0 2 45, C4<01>;
P_0x7fd36da155e0 .param/l "MEM_WRITE" 0 2 45, C4<10>;
L_0x7fd36da27a20 .functor XOR 1, L_0x7fd36da27860, L_0x7fd36da27940, C4<0>, C4<0>;
L_0x7fd36da27b50 .functor NOT 1, L_0x7fd36da27a20, C4<0>, C4<0>, C4<0>;
L_0x7fd36da27d80 .functor XOR 1, L_0x7fd36da27c00, L_0x7fd36da27ca0, C4<0>, C4<0>;
L_0x7fd36da27e90 .functor NOT 1, L_0x7fd36da27d80, C4<0>, C4<0>, C4<0>;
L_0x7fd36da27f40 .functor AND 1, L_0x7fd36da27b50, L_0x7fd36da27e90, C4<1>, C4<1>;
L_0x7fd36da28260 .functor XOR 1, L_0x7fd36da28050, L_0x7fd36da281c0, C4<0>, C4<0>;
L_0x7fd36da28310 .functor NOT 1, L_0x7fd36da28260, C4<0>, C4<0>, C4<0>;
L_0x7fd36da28400/d .functor AND 1, L_0x7fd36da27f40, L_0x7fd36da28310, C4<1>, C4<1>;
L_0x7fd36da28400 .delay 1 (9,9,9) L_0x7fd36da28400/d;
v0x7fd36da13700_0 .var "CURRENT_DATA", 127 0;
v0x7fd36da24f90_0 .var "CURRENT_DIRTY", 0 0;
v0x7fd36da25030_0 .var "CURRENT_TAG", 2 0;
v0x7fd36da250c0_0 .var "CURRENT_VALID", 0 0;
v0x7fd36da25160_0 .var "MAIN_MEM_ADDRESS", 27 0;
o0x7fd36ce320f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd36da25250_0 .net "MAIN_MEM_BUSY_WAIT", 0 0, o0x7fd36ce320f8;  0 drivers
v0x7fd36da252f0_0 .var "MAIN_MEM_READ", 0 0;
o0x7fd36ce32158 .functor BUFZ 128, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fd36da25390_0 .net "MAIN_MEM_READ_DATA", 127 0, o0x7fd36ce32158;  0 drivers
v0x7fd36da25440_0 .var "MAIN_MEM_WRITE", 0 0;
v0x7fd36da25550_0 .var "MAIN_MEM_WRITE_DATA", 127 0;
v0x7fd36da255f0_0 .net "TAG_MATCH", 0 0, L_0x7fd36da28400;  1 drivers
v0x7fd36da25690_0 .net *"_ivl_1", 26 0, L_0x7fd36da275a0;  1 drivers
v0x7fd36da25740_0 .net *"_ivl_11", 0 0, L_0x7fd36da27940;  1 drivers
v0x7fd36da257f0_0 .net *"_ivl_12", 0 0, L_0x7fd36da27a20;  1 drivers
v0x7fd36da258a0_0 .net *"_ivl_14", 0 0, L_0x7fd36da27b50;  1 drivers
v0x7fd36da25950_0 .net *"_ivl_17", 0 0, L_0x7fd36da27c00;  1 drivers
v0x7fd36da25a00_0 .net *"_ivl_19", 0 0, L_0x7fd36da27ca0;  1 drivers
v0x7fd36da25b90_0 .net *"_ivl_20", 0 0, L_0x7fd36da27d80;  1 drivers
v0x7fd36da25c20_0 .net *"_ivl_22", 0 0, L_0x7fd36da27e90;  1 drivers
v0x7fd36da25cd0_0 .net *"_ivl_25", 0 0, L_0x7fd36da27f40;  1 drivers
v0x7fd36da25d70_0 .net *"_ivl_27", 0 0, L_0x7fd36da28050;  1 drivers
v0x7fd36da25e20_0 .net *"_ivl_29", 0 0, L_0x7fd36da281c0;  1 drivers
v0x7fd36da25ed0_0 .net *"_ivl_30", 0 0, L_0x7fd36da28260;  1 drivers
v0x7fd36da25f80_0 .net *"_ivl_32", 0 0, L_0x7fd36da28310;  1 drivers
v0x7fd36da26030_0 .net *"_ivl_9", 0 0, L_0x7fd36da27860;  1 drivers
o0x7fd36ce324b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fd36da260e0_0 .net "address", 31 0, o0x7fd36ce324b8;  0 drivers
v0x7fd36da26190_0 .var "busywait", 0 0;
o0x7fd36ce32518 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd36da26230_0 .net "clock", 0 0, o0x7fd36ce32518;  0 drivers
v0x7fd36da262d0 .array "data_array", 0 8, 127 0;
v0x7fd36da26450 .array "dirtyBit_array", 0 8, 1 0;
v0x7fd36da265d0_0 .var/i "i", 31 0;
v0x7fd36da26680_0 .net "index", 2 0, L_0x7fd36da276e0;  1 drivers
v0x7fd36da26730_0 .var "next_state", 1 0;
v0x7fd36da25ab0_0 .net "offset", 1 0, L_0x7fd36da277c0;  1 drivers
o0x7fd36ce32968 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd36da269c0_0 .net "read", 0 0, o0x7fd36ce32968;  0 drivers
v0x7fd36da26a50_0 .var "readCache", 0 0;
v0x7fd36da26ae0_0 .var "readaccess", 0 0;
v0x7fd36da26b70_0 .var "readdata", 31 0;
o0x7fd36ce32a28 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd36da26c20_0 .net "reset", 0 0, o0x7fd36ce32a28;  0 drivers
v0x7fd36da26cc0_0 .var "state", 1 0;
v0x7fd36da26d70_0 .net "tag", 2 0, L_0x7fd36da27640;  1 drivers
v0x7fd36da26e20 .array "tag_array", 0 8, 2 0;
v0x7fd36da26fa0 .array "validBit_array", 0 8, 1 0;
o0x7fd36ce32e18 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd36da27120_0 .net "write", 0 0, o0x7fd36ce32e18;  0 drivers
v0x7fd36da271c0_0 .var "writeCache", 0 0;
v0x7fd36da27260_0 .var "writeCache_mem", 0 0;
v0x7fd36da27300_0 .var "writeaccess", 0 0;
o0x7fd36ce32ed8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fd36da273a0_0 .net "writedata", 31 0, o0x7fd36ce32ed8;  0 drivers
E_0x7fd36da12060 .event posedge, v0x7fd36da26230_0;
E_0x7fd36da134c0 .event posedge, v0x7fd36da26c20_0;
E_0x7fd36da144f0/0 .event edge, v0x7fd36da26ae0_0, v0x7fd36da27300_0, v0x7fd36da26cc0_0, v0x7fd36da255f0_0;
E_0x7fd36da144f0/1 .event edge, v0x7fd36da250c0_0, v0x7fd36da26d70_0, v0x7fd36da26680_0, v0x7fd36da25250_0;
v0x7fd36da26e20_0 .array/port v0x7fd36da26e20, 0;
v0x7fd36da26e20_1 .array/port v0x7fd36da26e20, 1;
v0x7fd36da26e20_2 .array/port v0x7fd36da26e20, 2;
v0x7fd36da26e20_3 .array/port v0x7fd36da26e20, 3;
E_0x7fd36da144f0/2 .event edge, v0x7fd36da26e20_0, v0x7fd36da26e20_1, v0x7fd36da26e20_2, v0x7fd36da26e20_3;
v0x7fd36da26e20_4 .array/port v0x7fd36da26e20, 4;
v0x7fd36da26e20_5 .array/port v0x7fd36da26e20, 5;
v0x7fd36da26e20_6 .array/port v0x7fd36da26e20, 6;
v0x7fd36da26e20_7 .array/port v0x7fd36da26e20, 7;
E_0x7fd36da144f0/3 .event edge, v0x7fd36da26e20_4, v0x7fd36da26e20_5, v0x7fd36da26e20_6, v0x7fd36da26e20_7;
v0x7fd36da26e20_8 .array/port v0x7fd36da26e20, 8;
v0x7fd36da262d0_0 .array/port v0x7fd36da262d0, 0;
v0x7fd36da262d0_1 .array/port v0x7fd36da262d0, 1;
v0x7fd36da262d0_2 .array/port v0x7fd36da262d0, 2;
E_0x7fd36da144f0/4 .event edge, v0x7fd36da26e20_8, v0x7fd36da262d0_0, v0x7fd36da262d0_1, v0x7fd36da262d0_2;
v0x7fd36da262d0_3 .array/port v0x7fd36da262d0, 3;
v0x7fd36da262d0_4 .array/port v0x7fd36da262d0, 4;
v0x7fd36da262d0_5 .array/port v0x7fd36da262d0, 5;
v0x7fd36da262d0_6 .array/port v0x7fd36da262d0, 6;
E_0x7fd36da144f0/5 .event edge, v0x7fd36da262d0_3, v0x7fd36da262d0_4, v0x7fd36da262d0_5, v0x7fd36da262d0_6;
v0x7fd36da262d0_7 .array/port v0x7fd36da262d0, 7;
v0x7fd36da262d0_8 .array/port v0x7fd36da262d0, 8;
E_0x7fd36da144f0/6 .event edge, v0x7fd36da262d0_7, v0x7fd36da262d0_8;
E_0x7fd36da144f0 .event/or E_0x7fd36da144f0/0, E_0x7fd36da144f0/1, E_0x7fd36da144f0/2, E_0x7fd36da144f0/3, E_0x7fd36da144f0/4, E_0x7fd36da144f0/5, E_0x7fd36da144f0/6;
E_0x7fd36da139e0/0 .event edge, v0x7fd36da26cc0_0, v0x7fd36da250c0_0, v0x7fd36da26ae0_0, v0x7fd36da27300_0;
E_0x7fd36da139e0/1 .event edge, v0x7fd36da255f0_0, v0x7fd36da24f90_0, v0x7fd36da25250_0;
E_0x7fd36da139e0 .event/or E_0x7fd36da139e0/0, E_0x7fd36da139e0/1;
E_0x7fd36da05240 .event edge, v0x7fd36da27120_0, v0x7fd36da269c0_0;
E_0x7fd36da14e30/0 .event edge, v0x7fd36da26ae0_0, v0x7fd36da25ab0_0, v0x7fd36da26680_0, v0x7fd36da262d0_0;
E_0x7fd36da14e30/1 .event edge, v0x7fd36da262d0_1, v0x7fd36da262d0_2, v0x7fd36da262d0_3, v0x7fd36da262d0_4;
E_0x7fd36da14e30/2 .event edge, v0x7fd36da262d0_5, v0x7fd36da262d0_6, v0x7fd36da262d0_7, v0x7fd36da262d0_8;
E_0x7fd36da14e30 .event/or E_0x7fd36da14e30/0, E_0x7fd36da14e30/1, E_0x7fd36da14e30/2;
v0x7fd36da26fa0_0 .array/port v0x7fd36da26fa0, 0;
v0x7fd36da26fa0_1 .array/port v0x7fd36da26fa0, 1;
v0x7fd36da26fa0_2 .array/port v0x7fd36da26fa0, 2;
E_0x7fd36da14660/0 .event edge, v0x7fd36da26680_0, v0x7fd36da26fa0_0, v0x7fd36da26fa0_1, v0x7fd36da26fa0_2;
v0x7fd36da26fa0_3 .array/port v0x7fd36da26fa0, 3;
v0x7fd36da26fa0_4 .array/port v0x7fd36da26fa0, 4;
v0x7fd36da26fa0_5 .array/port v0x7fd36da26fa0, 5;
v0x7fd36da26fa0_6 .array/port v0x7fd36da26fa0, 6;
E_0x7fd36da14660/1 .event edge, v0x7fd36da26fa0_3, v0x7fd36da26fa0_4, v0x7fd36da26fa0_5, v0x7fd36da26fa0_6;
v0x7fd36da26fa0_7 .array/port v0x7fd36da26fa0, 7;
v0x7fd36da26fa0_8 .array/port v0x7fd36da26fa0, 8;
v0x7fd36da26450_0 .array/port v0x7fd36da26450, 0;
v0x7fd36da26450_1 .array/port v0x7fd36da26450, 1;
E_0x7fd36da14660/2 .event edge, v0x7fd36da26fa0_7, v0x7fd36da26fa0_8, v0x7fd36da26450_0, v0x7fd36da26450_1;
v0x7fd36da26450_2 .array/port v0x7fd36da26450, 2;
v0x7fd36da26450_3 .array/port v0x7fd36da26450, 3;
v0x7fd36da26450_4 .array/port v0x7fd36da26450, 4;
v0x7fd36da26450_5 .array/port v0x7fd36da26450, 5;
E_0x7fd36da14660/3 .event edge, v0x7fd36da26450_2, v0x7fd36da26450_3, v0x7fd36da26450_4, v0x7fd36da26450_5;
v0x7fd36da26450_6 .array/port v0x7fd36da26450, 6;
v0x7fd36da26450_7 .array/port v0x7fd36da26450, 7;
v0x7fd36da26450_8 .array/port v0x7fd36da26450, 8;
E_0x7fd36da14660/4 .event edge, v0x7fd36da26450_6, v0x7fd36da26450_7, v0x7fd36da26450_8, v0x7fd36da262d0_0;
E_0x7fd36da14660/5 .event edge, v0x7fd36da262d0_1, v0x7fd36da262d0_2, v0x7fd36da262d0_3, v0x7fd36da262d0_4;
E_0x7fd36da14660/6 .event edge, v0x7fd36da262d0_5, v0x7fd36da262d0_6, v0x7fd36da262d0_7, v0x7fd36da262d0_8;
E_0x7fd36da14660/7 .event edge, v0x7fd36da26e20_0, v0x7fd36da26e20_1, v0x7fd36da26e20_2, v0x7fd36da26e20_3;
E_0x7fd36da14660/8 .event edge, v0x7fd36da26e20_4, v0x7fd36da26e20_5, v0x7fd36da26e20_6, v0x7fd36da26e20_7;
E_0x7fd36da14660/9 .event edge, v0x7fd36da26e20_8;
E_0x7fd36da14660 .event/or E_0x7fd36da14660/0, E_0x7fd36da14660/1, E_0x7fd36da14660/2, E_0x7fd36da14660/3, E_0x7fd36da14660/4, E_0x7fd36da14660/5, E_0x7fd36da14660/6, E_0x7fd36da14660/7, E_0x7fd36da14660/8, E_0x7fd36da14660/9;
L_0x7fd36da275a0 .part o0x7fd36ce324b8, 5, 27;
L_0x7fd36da27640 .part L_0x7fd36da275a0, 0, 3;
L_0x7fd36da276e0 .part o0x7fd36ce324b8, 2, 3;
L_0x7fd36da277c0 .part o0x7fd36ce324b8, 0, 2;
L_0x7fd36da27860 .part L_0x7fd36da27640, 2, 1;
L_0x7fd36da27940 .part v0x7fd36da25030_0, 2, 1;
L_0x7fd36da27c00 .part L_0x7fd36da27640, 1, 1;
L_0x7fd36da27ca0 .part v0x7fd36da25030_0, 1, 1;
L_0x7fd36da28050 .part L_0x7fd36da27640, 0, 1;
L_0x7fd36da281c0 .part v0x7fd36da25030_0, 0, 1;
    .scope S_0x7fd36da153f0;
T_0 ;
    %wait E_0x7fd36da14660;
    %delay 10, 0;
    %load/vec4 v0x7fd36da26680_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fd36da26fa0, 4;
    %pad/u 1;
    %store/vec4 v0x7fd36da250c0_0, 0, 1;
    %load/vec4 v0x7fd36da26680_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fd36da26450, 4;
    %pad/u 1;
    %store/vec4 v0x7fd36da24f90_0, 0, 1;
    %load/vec4 v0x7fd36da26680_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fd36da262d0, 4;
    %store/vec4 v0x7fd36da13700_0, 0, 128;
    %load/vec4 v0x7fd36da26680_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fd36da26e20, 4;
    %store/vec4 v0x7fd36da25030_0, 0, 3;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fd36da153f0;
T_1 ;
    %wait E_0x7fd36da14e30;
    %load/vec4 v0x7fd36da26ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %delay 10, 0;
    %load/vec4 v0x7fd36da25ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x7fd36da26680_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fd36da262d0, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v0x7fd36da26b70_0, 0, 32;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0x7fd36da26680_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fd36da262d0, 4;
    %parti/s 32, 32, 7;
    %store/vec4 v0x7fd36da26b70_0, 0, 32;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x7fd36da26680_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fd36da262d0, 4;
    %parti/s 32, 64, 8;
    %store/vec4 v0x7fd36da26b70_0, 0, 32;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x7fd36da26680_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fd36da262d0, 4;
    %parti/s 32, 96, 8;
    %store/vec4 v0x7fd36da26b70_0, 0, 32;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fd36da153f0;
T_2 ;
    %wait E_0x7fd36da05240;
    %load/vec4 v0x7fd36da269c0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fd36da27120_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_2.0, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.1, 9;
T_2.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.1, 9;
 ; End of false expr.
    %blend;
T_2.1;
    %pad/s 1;
    %store/vec4 v0x7fd36da26190_0, 0, 1;
    %load/vec4 v0x7fd36da269c0_0;
    %load/vec4 v0x7fd36da27120_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_2.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %pad/s 1;
    %store/vec4 v0x7fd36da26ae0_0, 0, 1;
    %load/vec4 v0x7fd36da269c0_0;
    %nor/r;
    %load/vec4 v0x7fd36da27120_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_2.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %pad/s 1;
    %store/vec4 v0x7fd36da27300_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fd36da153f0;
T_3 ;
    %wait E_0x7fd36da139e0;
    %load/vec4 v0x7fd36da26cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %jmp T_3.3;
T_3.0 ;
    %load/vec4 v0x7fd36da250c0_0;
    %nor/r;
    %load/vec4 v0x7fd36da26ae0_0;
    %load/vec4 v0x7fd36da27300_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fd36da26730_0, 0, 2;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x7fd36da250c0_0;
    %load/vec4 v0x7fd36da255f0_0;
    %and;
    %load/vec4 v0x7fd36da26ae0_0;
    %load/vec4 v0x7fd36da27300_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd36da26730_0, 0, 2;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x7fd36da250c0_0;
    %load/vec4 v0x7fd36da24f90_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fd36da255f0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fd36da26ae0_0;
    %load/vec4 v0x7fd36da27300_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fd36da26730_0, 0, 2;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x7fd36da250c0_0;
    %load/vec4 v0x7fd36da24f90_0;
    %and;
    %load/vec4 v0x7fd36da255f0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fd36da26ae0_0;
    %load/vec4 v0x7fd36da27300_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fd36da26730_0, 0, 2;
T_3.10 ;
T_3.9 ;
T_3.7 ;
T_3.5 ;
    %jmp T_3.3;
T_3.1 ;
    %load/vec4 v0x7fd36da25250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fd36da26730_0, 0, 2;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd36da26730_0, 0, 2;
T_3.13 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7fd36da25250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fd36da26730_0, 0, 2;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x7fd36da250c0_0;
    %load/vec4 v0x7fd36da255f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fd36da26730_0, 0, 2;
    %jmp T_3.17;
T_3.16 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd36da26730_0, 0, 2;
T_3.17 ;
T_3.15 ;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fd36da153f0;
T_4 ;
    %wait E_0x7fd36da144f0;
    %load/vec4 v0x7fd36da26ae0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fd36da27300_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.0, 9;
    %load/vec4 v0x7fd36da26cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd36da252f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd36da25440_0, 0, 1;
    %load/vec4 v0x7fd36da26ae0_0;
    %load/vec4 v0x7fd36da255f0_0;
    %and;
    %load/vec4 v0x7fd36da250c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd36da26a50_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd36da26a50_0, 0, 1;
T_4.7 ;
    %load/vec4 v0x7fd36da27300_0;
    %load/vec4 v0x7fd36da255f0_0;
    %and;
    %load/vec4 v0x7fd36da250c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd36da271c0_0, 0, 1;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd36da271c0_0, 0, 1;
T_4.9 ;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd36da252f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd36da25440_0, 0, 1;
    %load/vec4 v0x7fd36da26d70_0;
    %load/vec4 v0x7fd36da26680_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 28;
    %store/vec4 v0x7fd36da25160_0, 0, 28;
    %load/vec4 v0x7fd36da25250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd36da27260_0, 0, 1;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd36da27260_0, 0, 1;
T_4.11 ;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd36da252f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd36da25440_0, 0, 1;
    %load/vec4 v0x7fd36da26680_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fd36da26e20, 4;
    %load/vec4 v0x7fd36da26680_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 28;
    %store/vec4 v0x7fd36da25160_0, 0, 28;
    %load/vec4 v0x7fd36da26680_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fd36da262d0, 4;
    %store/vec4 v0x7fd36da25550_0, 0, 128;
    %load/vec4 v0x7fd36da25250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x7fd36da26680_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fd36da26fa0, 4, 0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x7fd36da26680_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fd36da26450, 4, 0;
T_4.12 ;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fd36da153f0;
T_5 ;
    %wait E_0x7fd36da134c0;
    %load/vec4 v0x7fd36da26c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd36da26190_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd36da265d0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x7fd36da265d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 4, v0x7fd36da265d0_0;
    %store/vec4a v0x7fd36da262d0, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0x7fd36da265d0_0;
    %store/vec4a v0x7fd36da26fa0, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0x7fd36da265d0_0;
    %store/vec4a v0x7fd36da26450, 4, 0;
    %load/vec4 v0x7fd36da265d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd36da265d0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fd36da153f0;
T_6 ;
    %wait E_0x7fd36da12060;
    %load/vec4 v0x7fd36da26c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7fd36da26730_0;
    %store/vec4 v0x7fd36da26cc0_0, 0, 2;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd36da26cc0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd36da26730_0, 0, 2;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fd36da153f0;
T_7 ;
    %wait E_0x7fd36da12060;
    %load/vec4 v0x7fd36da27260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %delay 10, 0;
    %load/vec4 v0x7fd36da25390_0;
    %load/vec4 v0x7fd36da26680_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fd36da262d0, 4, 0;
    %load/vec4 v0x7fd36da26d70_0;
    %load/vec4 v0x7fd36da26680_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fd36da26e20, 4, 0;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x7fd36da26680_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fd36da26fa0, 4, 0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x7fd36da26680_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fd36da26450, 4, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fd36da153f0;
T_8 ;
    %wait E_0x7fd36da12060;
    %load/vec4 v0x7fd36da26a50_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fd36da271c0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_8.0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd36da26190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd36da26a50_0, 0, 1;
T_8.0 ;
    %load/vec4 v0x7fd36da271c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %delay 10, 0;
    %load/vec4 v0x7fd36da25ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.4 ;
    %load/vec4 v0x7fd36da273a0_0;
    %pad/u 8;
    %load/vec4 v0x7fd36da26680_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7fd36da262d0, 4, 5;
    %jmp T_8.8;
T_8.5 ;
    %load/vec4 v0x7fd36da273a0_0;
    %pad/u 8;
    %load/vec4 v0x7fd36da26680_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7fd36da262d0, 4, 5;
    %jmp T_8.8;
T_8.6 ;
    %load/vec4 v0x7fd36da273a0_0;
    %pad/u 8;
    %load/vec4 v0x7fd36da26680_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7fd36da262d0, 4, 5;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x7fd36da273a0_0;
    %pad/u 8;
    %load/vec4 v0x7fd36da26680_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7fd36da262d0, 4, 5;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x7fd36da26680_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fd36da26450, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd36da271c0_0, 0, 1;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "data_cache_memory.v";
