{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693271972919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693271972920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 29 02:19:32 2023 " "Processing started: Tue Aug 29 02:19:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693271972920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271972920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off car_parking_system -c car_fsm " "Command: quartus_map --read_settings_files=on --write_settings_files=off car_parking_system -c car_fsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271972921 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693271973822 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693271973823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file car_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 car_fsm-behaviour " "Found design unit 1: car_fsm-behaviour" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271998361 ""} { "Info" "ISGN_ENTITY_NAME" "1 car_fsm " "Found entity 1: car_fsm" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271998361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271998361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg-decode " "Found design unit 1: seg-decode" {  } { { "seg.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271998366 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg " "Found entity 1: seg" {  } { { "seg.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271998366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271998366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int_to_fourbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file int_to_fourbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int_to_four_bit-behaviour " "Found design unit 1: int_to_four_bit-behaviour" {  } { { "int_to_fourbit.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/int_to_fourbit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271998370 ""} { "Info" "ISGN_ENTITY_NAME" "1 int_to_four_bit " "Found entity 1: int_to_four_bit" {  } { { "int_to_fourbit.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/int_to_fourbit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271998370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271998370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int_to_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file int_to_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int_to_bit-behaviour " "Found design unit 1: int_to_bit-behaviour" {  } { { "int_to_display.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/int_to_display.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271998375 ""} { "Info" "ISGN_ENTITY_NAME" "1 int_to_bit " "Found entity 1: int_to_bit" {  } { { "int_to_display.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/int_to_display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271998375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271998375 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "car_fsm " "Elaborating entity \"car_fsm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693271998485 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_btn car_fsm.vhd(229) " "VHDL Process Statement warning at car_fsm.vhd(229): signal \"reset_btn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693271998490 "|car_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state car_fsm.vhd(231) " "VHDL Process Statement warning at car_fsm.vhd(231): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693271998490 "|car_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "display1_number_of_car car_fsm.vhd(247) " "VHDL Process Statement warning at car_fsm.vhd(247): signal \"display1_number_of_car\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693271998490 "|car_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "display0_number_of_car car_fsm.vhd(248) " "VHDL Process Statement warning at car_fsm.vhd(248): signal \"display0_number_of_car\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693271998490 "|car_fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "status_led car_fsm.vhd(240) " "VHDL Process Statement warning at car_fsm.vhd(240): inferring latch(es) for signal or variable \"status_led\", which holds its previous value in one or more paths through the process" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 240 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1693271998491 "|car_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_led\[0\] car_fsm.vhd(240) " "Inferred latch for \"status_led\[0\]\" at car_fsm.vhd(240)" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271998494 "|car_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_led\[1\] car_fsm.vhd(240) " "Inferred latch for \"status_led\[1\]\" at car_fsm.vhd(240)" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271998494 "|car_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_led\[2\] car_fsm.vhd(240) " "Inferred latch for \"status_led\[2\]\" at car_fsm.vhd(240)" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271998494 "|car_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_led\[3\] car_fsm.vhd(240) " "Inferred latch for \"status_led\[3\]\" at car_fsm.vhd(240)" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271998494 "|car_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_to_bit int_to_bit:display_number_of_cars " "Elaborating entity \"int_to_bit\" for hierarchy \"int_to_bit:display_number_of_cars\"" {  } { { "car_fsm.vhd" "display_number_of_cars" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693271998527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_to_four_bit int_to_bit:display_number_of_cars\|int_to_four_bit:convNumToFourBit0 " "Elaborating entity \"int_to_four_bit\" for hierarchy \"int_to_bit:display_number_of_cars\|int_to_four_bit:convNumToFourBit0\"" {  } { { "int_to_display.vhd" "convNumToFourBit0" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/int_to_display.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693271998532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg int_to_bit:display_number_of_cars\|seg:convFourBitToSeg0 " "Elaborating entity \"seg\" for hierarchy \"int_to_bit:display_number_of_cars\|seg:convFourBitToSeg0\"" {  } { { "int_to_display.vhd" "convFourBitToSeg0" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/int_to_display.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693271998535 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "int_to_bit:display_number_of_cars\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"int_to_bit:display_number_of_cars\|Div0\"" {  } { { "int_to_display.vhd" "Div0" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/int_to_display.vhd" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1693271999028 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "int_to_bit:display_number_of_cars\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"int_to_bit:display_number_of_cars\|Mod1\"" {  } { { "int_to_display.vhd" "Mod1" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/int_to_display.vhd" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1693271999028 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "int_to_bit:display_number_of_cars\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"int_to_bit:display_number_of_cars\|Mod0\"" {  } { { "int_to_display.vhd" "Mod0" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/int_to_display.vhd" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1693271999028 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1693271999028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "int_to_bit:display_number_of_cars\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"int_to_bit:display_number_of_cars\|lpm_divide:Div0\"" {  } { { "int_to_display.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/int_to_display.vhd" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693271999119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "int_to_bit:display_number_of_cars\|lpm_divide:Div0 " "Instantiated megafunction \"int_to_bit:display_number_of_cars\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693271999119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693271999119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693271999119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693271999119 ""}  } { { "int_to_display.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/int_to_display.vhd" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693271999119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8sl " "Found entity 1: lpm_divide_8sl" {  } { { "db/lpm_divide_8sl.tdf" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/db/lpm_divide_8sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271999221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271999221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271999244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271999244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uee " "Found entity 1: alt_u_div_uee" {  } { { "db/alt_u_div_uee.tdf" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/db/alt_u_div_uee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271999275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271999275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271999367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271999367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271999466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271999466 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "int_to_bit:display_number_of_cars\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"int_to_bit:display_number_of_cars\|lpm_divide:Mod1\"" {  } { { "int_to_display.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/int_to_display.vhd" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693271999488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "int_to_bit:display_number_of_cars\|lpm_divide:Mod1 " "Instantiated megafunction \"int_to_bit:display_number_of_cars\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693271999488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693271999488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693271999488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693271999488 ""}  } { { "int_to_display.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/int_to_display.vhd" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693271999488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ekl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ekl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ekl " "Found entity 1: lpm_divide_ekl" {  } { { "db/lpm_divide_ekl.tdf" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/db/lpm_divide_ekl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271999595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271999595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/db/sign_div_unsign_dkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271999618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271999618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4fe " "Found entity 1: alt_u_div_4fe" {  } { { "db/alt_u_div_4fe.tdf" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/db/alt_u_div_4fe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271999657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271999657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "status_led\[0\]\$latch " "Latch status_led\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_btn " "Ports D and ENA on the latch are fed by the same signal reset_btn" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693272000111 ""}  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 240 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693272000111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "status_led\[1\]\$latch " "Latch status_led\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_btn " "Ports D and ENA on the latch are fed by the same signal reset_btn" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693272000111 ""}  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 240 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693272000111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "status_led\[2\]\$latch " "Latch status_led\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_btn " "Ports D and ENA on the latch are fed by the same signal reset_btn" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693272000112 ""}  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 240 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693272000112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "status_led\[3\]\$latch " "Latch status_led\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_btn " "Ports D and ENA on the latch are fed by the same signal reset_btn" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693272000112 ""}  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 240 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693272000112 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1693272000442 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "int_to_bit:display_number_of_cars\|lpm_divide:Mod1\|lpm_divide_ekl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_4fe:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"int_to_bit:display_number_of_cars\|lpm_divide:Mod1\|lpm_divide_ekl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_4fe:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_4fe.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/db/alt_u_div_4fe.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693272001138 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1693272001138 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693272001557 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693272001557 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "307 " "Implemented 307 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693272001686 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693272001686 ""} { "Info" "ICUT_CUT_TM_LCELLS" "248 " "Implemented 248 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693272001686 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693272001686 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693272001726 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 29 02:20:01 2023 " "Processing ended: Tue Aug 29 02:20:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693272001726 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693272001726 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693272001726 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693272001726 ""}
