###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       166447   # Number of WRITE/WRITEP commands
num_reads_done                 =       606342   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       440549   # Number of read row buffer hits
num_read_cmds                  =       606343   # Number of READ/READP commands
num_writes_done                =       166453   # Number of read requests issued
num_write_row_hits             =       133955   # Number of write row buffer hits
num_act_cmds                   =       199022   # Number of ACT commands
num_pre_cmds                   =       198993   # Number of PRE commands
num_ondemand_pres              =       176478   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9356750   # Cyles of rank active rank.0
rank_active_cycles.1           =      9128701   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       643250   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       871299   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       720531   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7666   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2470   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2940   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3451   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5477   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        10261   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1474   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          363   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          535   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17633   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           16   # Write cmd latency (cycles)
write_latency[20-39]           =          325   # Write cmd latency (cycles)
write_latency[40-59]           =          558   # Write cmd latency (cycles)
write_latency[60-79]           =          948   # Write cmd latency (cycles)
write_latency[80-99]           =         1928   # Write cmd latency (cycles)
write_latency[100-119]         =         2887   # Write cmd latency (cycles)
write_latency[120-139]         =         4343   # Write cmd latency (cycles)
write_latency[140-159]         =         6052   # Write cmd latency (cycles)
write_latency[160-179]         =         7712   # Write cmd latency (cycles)
write_latency[180-199]         =         8446   # Write cmd latency (cycles)
write_latency[200-]            =       133232   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       239794   # Read request latency (cycles)
read_latency[40-59]            =        66779   # Read request latency (cycles)
read_latency[60-79]            =       100117   # Read request latency (cycles)
read_latency[80-99]            =        32421   # Read request latency (cycles)
read_latency[100-119]          =        27471   # Read request latency (cycles)
read_latency[120-139]          =        23959   # Read request latency (cycles)
read_latency[140-159]          =        13173   # Read request latency (cycles)
read_latency[160-179]          =        10179   # Read request latency (cycles)
read_latency[180-199]          =         8229   # Read request latency (cycles)
read_latency[200-]             =        84219   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.30903e+08   # Write energy
read_energy                    =  2.44477e+09   # Read energy
act_energy                     =  5.44524e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.0876e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.18224e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.83861e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.69631e+09   # Active standby energy rank.1
average_read_latency           =      116.775   # Average read request latency (cycles)
average_interarrival           =      12.9399   # Average request interarrival latency (cycles)
total_energy                   =  1.67868e+10   # Total energy (pJ)
average_power                  =      1678.68   # Average power (mW)
average_bandwidth              =      6.59452   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       191098   # Number of WRITE/WRITEP commands
num_reads_done                 =       630369   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       456925   # Number of read row buffer hits
num_read_cmds                  =       630369   # Number of READ/READP commands
num_writes_done                =       191100   # Number of read requests issued
num_write_row_hits             =       147067   # Number of write row buffer hits
num_act_cmds                   =       218345   # Number of ACT commands
num_pre_cmds                   =       218316   # Number of PRE commands
num_ondemand_pres              =       195129   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9254471   # Cyles of rank active rank.0
rank_active_cycles.1           =      9198272   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       745529   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       801728   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       770027   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7065   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2397   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2926   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3495   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5739   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        10066   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1273   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          401   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          504   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17577   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           19   # Write cmd latency (cycles)
write_latency[20-39]           =          395   # Write cmd latency (cycles)
write_latency[40-59]           =          545   # Write cmd latency (cycles)
write_latency[60-79]           =         1218   # Write cmd latency (cycles)
write_latency[80-99]           =         2565   # Write cmd latency (cycles)
write_latency[100-119]         =         3539   # Write cmd latency (cycles)
write_latency[120-139]         =         5241   # Write cmd latency (cycles)
write_latency[140-159]         =         7380   # Write cmd latency (cycles)
write_latency[160-179]         =         8991   # Write cmd latency (cycles)
write_latency[180-199]         =         9939   # Write cmd latency (cycles)
write_latency[200-]            =       151266   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       239314   # Read request latency (cycles)
read_latency[40-59]            =        71448   # Read request latency (cycles)
read_latency[60-79]            =       106940   # Read request latency (cycles)
read_latency[80-99]            =        34982   # Read request latency (cycles)
read_latency[100-119]          =        28470   # Read request latency (cycles)
read_latency[120-139]          =        24880   # Read request latency (cycles)
read_latency[140-159]          =        13981   # Read request latency (cycles)
read_latency[160-179]          =        10719   # Read request latency (cycles)
read_latency[180-199]          =         8406   # Read request latency (cycles)
read_latency[200-]             =        91228   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.53961e+08   # Write energy
read_energy                    =  2.54165e+09   # Read energy
act_energy                     =  5.97392e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.57854e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.84829e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.77479e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.73972e+09   # Active standby energy rank.1
average_read_latency           =       122.92   # Average read request latency (cycles)
average_interarrival           =      12.1733   # Average request interarrival latency (cycles)
total_energy                   =  1.70548e+10   # Total energy (pJ)
average_power                  =      1705.48   # Average power (mW)
average_bandwidth              =      7.00987   # Average bandwidth
