AArch64 RWC+acq+sc
{ 
0:X0=x;
1:X0=x; 1:X2=y;
2:X0=y; 2:X2=x;
}
 P0              | P1              | P2           ;
 MOV W1,#1       | LDR W1,[X0]     | MOV W1,#1    ;
 STLR W1,[X0]    | DMB LD          | STLR W1,[X0] ;
 NOP             | LDAR W3,[X2]    | LDAR W3,[X2] ;
exists
(1:X1=1 /\ 1:X3=0 /\ 2:X3=0)
