

================================================================
== Vitis HLS Report for 'lenet_predict_Pipeline_VITIS_LOOP_72_23'
================================================================
* Date:           Fri Nov 22 20:01:12 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.186 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      485|      485|  4.850 us|  4.850 us|  485|  485|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_72_2  |      483|      483|        12|          8|          1|    60|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      37|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     154|    -|
|Register         |        -|     -|     179|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     179|     191|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln72_fu_121_p2  |         +|   0|  0|  14|           7|           2|
    |icmp_ln72_fu_99_p2  |      icmp|   0|  0|  14|           7|           5|
    |or_ln72_fu_110_p2   |        or|   0|  0|   7|           7|           1|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  37|          22|          10|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  49|          9|    1|          9|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2         |   9|          2|    7|         14|
    |grp_fu_76_p0                 |  14|          3|   32|         96|
    |grp_fu_76_p1                 |  14|          3|   32|         96|
    |grp_fu_80_p0                 |  14|          3|   32|         96|
    |j_fu_40                      |   9|          2|    7|         14|
    |sum_fu_36                    |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 154|         32|  147|        397|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   8|   0|    8|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |fc1_output_load_1_reg_179    |  32|   0|   32|          0|
    |icmp_ln72_reg_160            |   1|   0|    1|          0|
    |j_fu_40                      |   7|   0|    7|          0|
    |mul7_1_i1_reg_194            |  32|   0|   32|          0|
    |mul7_i1_reg_184              |  32|   0|   32|          0|
    |sum_3_reg_199                |  32|   0|   32|          0|
    |sum_fu_36                    |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 179|   0|  179|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_72_23|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_72_23|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_72_23|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_72_23|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_72_23|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_72_23|  return value|
|grp_fu_303_p_din0    |  out|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_72_23|  return value|
|grp_fu_303_p_din1    |  out|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_72_23|  return value|
|grp_fu_303_p_opcode  |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_72_23|  return value|
|grp_fu_303_p_dout0   |   in|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_72_23|  return value|
|grp_fu_303_p_ce      |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_72_23|  return value|
|grp_fu_698_p_din0    |  out|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_72_23|  return value|
|grp_fu_698_p_din1    |  out|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_72_23|  return value|
|grp_fu_698_p_dout0   |   in|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_72_23|  return value|
|grp_fu_698_p_ce      |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_72_23|  return value|
|fc1_output_address0  |  out|    7|   ap_memory|                               fc1_output|         array|
|fc1_output_ce0       |  out|    1|   ap_memory|                               fc1_output|         array|
|fc1_output_q0        |   in|   32|   ap_memory|                               fc1_output|         array|
|fc1_output_address1  |  out|    7|   ap_memory|                               fc1_output|         array|
|fc1_output_ce1       |  out|    1|   ap_memory|                               fc1_output|         array|
|fc1_output_q1        |   in|   32|   ap_memory|                               fc1_output|         array|
|sum_5_out            |  out|   32|      ap_vld|                                sum_5_out|       pointer|
|sum_5_out_ap_vld     |  out|    1|      ap_vld|                                sum_5_out|       pointer|
+---------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 8, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.10>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 15 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 16 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.40ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 18 [1/1] (0.40ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.0.i26"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_2 = load i7 %j" [lenet_support.cpp:72->lenet_main.cpp:44]   --->   Operation 20 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.70ns)   --->   "%icmp_ln72 = icmp_ult  i7 %j_2, i7 120" [lenet_support.cpp:72->lenet_main.cpp:44]   --->   Operation 22 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60"   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72, void %for.inc14.i39.exitStub, void %for.inc.0.split.i33" [lenet_support.cpp:72->lenet_main.cpp:44]   --->   Operation 24 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j_3_cast14 = zext i7 %j_2" [lenet_support.cpp:72->lenet_main.cpp:44]   --->   Operation 25 'zext' 'j_3_cast14' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%fc1_output_addr = getelementptr i32 %fc1_output, i64 0, i64 %j_3_cast14" [lenet_support.cpp:74->lenet_main.cpp:44]   --->   Operation 26 'getelementptr' 'fc1_output_addr' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.09ns)   --->   "%fc1_output_load = load i7 %fc1_output_addr" [lenet_support.cpp:74->lenet_main.cpp:44]   --->   Operation 27 'load' 'fc1_output_load' <Predicate = (icmp_ln72)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%or_ln72 = or i7 %j_2, i7 1" [lenet_support.cpp:72->lenet_main.cpp:44]   --->   Operation 28 'or' 'or_ln72' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i7 %or_ln72" [lenet_support.cpp:71->lenet_main.cpp:44]   --->   Operation 29 'zext' 'zext_ln71' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%fc1_output_addr_1 = getelementptr i32 %fc1_output, i64 0, i64 %zext_ln71" [lenet_support.cpp:74->lenet_main.cpp:44]   --->   Operation 30 'getelementptr' 'fc1_output_addr_1' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.09ns)   --->   "%fc1_output_load_1 = load i7 %fc1_output_addr_1" [lenet_support.cpp:74->lenet_main.cpp:44]   --->   Operation 31 'load' 'fc1_output_load_1' <Predicate = (icmp_ln72)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_1 : Operation 32 [1/1] (0.70ns)   --->   "%add_ln72 = add i7 %j_2, i7 2" [lenet_support.cpp:72->lenet_main.cpp:44]   --->   Operation 32 'add' 'add_ln72' <Predicate = (icmp_ln72)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.40ns)   --->   "%store_ln72 = store i7 %add_ln72, i7 %j" [lenet_support.cpp:72->lenet_main.cpp:44]   --->   Operation 33 'store' 'store_ln72' <Predicate = (icmp_ln72)> <Delay = 0.40>

State 2 <SV = 1> <Delay = 7.18>
ST_2 : Operation 34 [1/2] (1.09ns)   --->   "%fc1_output_load = load i7 %fc1_output_addr" [lenet_support.cpp:74->lenet_main.cpp:44]   --->   Operation 34 'load' 'fc1_output_load' <Predicate = (icmp_ln72)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_2 : [1/1] (0.79ns)   --->   Input mux for Operation 35 '%mul7_i1 = fmul i32 %fc1_output_load, i32 0'
ST_2 : Operation 35 [3/3] (5.29ns)   --->   "%mul7_i1 = fmul i32 %fc1_output_load, i32 0" [lenet_support.cpp:74->lenet_main.cpp:44]   --->   Operation 35 'fmul' 'mul7_i1' <Predicate = (icmp_ln72)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/2] (1.09ns)   --->   "%fc1_output_load_1 = load i7 %fc1_output_addr_1" [lenet_support.cpp:74->lenet_main.cpp:44]   --->   Operation 36 'load' 'fc1_output_load_1' <Predicate = (icmp_ln72)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 3 <SV = 2> <Delay = 6.08>
ST_3 : Operation 37 [2/3] (6.08ns)   --->   "%mul7_i1 = fmul i32 %fc1_output_load, i32 0" [lenet_support.cpp:74->lenet_main.cpp:44]   --->   Operation 37 'fmul' 'mul7_i1' <Predicate = (icmp_ln72)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (0.79ns)   --->   Input mux for Operation 38 '%mul7_1_i1 = fmul i32 %fc1_output_load_1, i32 0'
ST_3 : Operation 38 [3/3] (5.29ns)   --->   "%mul7_1_i1 = fmul i32 %fc1_output_load_1, i32 0" [lenet_support.cpp:74->lenet_main.cpp:44]   --->   Operation 38 'fmul' 'mul7_1_i1' <Predicate = (icmp_ln72)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.08>
ST_4 : Operation 39 [1/3] (6.08ns)   --->   "%mul7_i1 = fmul i32 %fc1_output_load, i32 0" [lenet_support.cpp:74->lenet_main.cpp:44]   --->   Operation 39 'fmul' 'mul7_i1' <Predicate = (icmp_ln72)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [2/3] (6.08ns)   --->   "%mul7_1_i1 = fmul i32 %fc1_output_load_1, i32 0" [lenet_support.cpp:74->lenet_main.cpp:44]   --->   Operation 40 'fmul' 'mul7_1_i1' <Predicate = (icmp_ln72)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%sum_load_2 = load i32 %sum"   --->   Operation 54 'load' 'sum_load_2' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_5_out, i32 %sum_load_2"   --->   Operation 55 'write' 'write_ln0' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (!icmp_ln72)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.08>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [lenet_support.cpp:74->lenet_main.cpp:44]   --->   Operation 41 'load' 'sum_load' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_5 : [1/1] (0.79ns)   --->   Input mux for Operation 42 '%sum_3 = fadd i32 %sum_load, i32 %mul7_i1'
ST_5 : Operation 42 [4/4] (4.91ns)   --->   "%sum_3 = fadd i32 %sum_load, i32 %mul7_i1" [lenet_support.cpp:74->lenet_main.cpp:44]   --->   Operation 42 'fadd' 'sum_3' <Predicate = (icmp_ln72)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/3] (6.08ns)   --->   "%mul7_1_i1 = fmul i32 %fc1_output_load_1, i32 0" [lenet_support.cpp:74->lenet_main.cpp:44]   --->   Operation 43 'fmul' 'mul7_1_i1' <Predicate = (icmp_ln72)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.71>
ST_6 : Operation 44 [3/4] (5.71ns)   --->   "%sum_3 = fadd i32 %sum_load, i32 %mul7_i1" [lenet_support.cpp:74->lenet_main.cpp:44]   --->   Operation 44 'fadd' 'sum_3' <Predicate = (icmp_ln72)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.71>
ST_7 : Operation 45 [2/4] (5.71ns)   --->   "%sum_3 = fadd i32 %sum_load, i32 %mul7_i1" [lenet_support.cpp:74->lenet_main.cpp:44]   --->   Operation 45 'fadd' 'sum_3' <Predicate = (icmp_ln72)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.71>
ST_8 : Operation 46 [1/4] (5.71ns)   --->   "%sum_3 = fadd i32 %sum_load, i32 %mul7_i1" [lenet_support.cpp:74->lenet_main.cpp:44]   --->   Operation 46 'fadd' 'sum_3' <Predicate = (icmp_ln72)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.71>
ST_9 : [1/1] (0.79ns)   --->   Input mux for Operation 47 '%sum_4 = fadd i32 %sum_3, i32 %mul7_1_i1'
ST_9 : Operation 47 [4/4] (4.91ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul7_1_i1" [lenet_support.cpp:74->lenet_main.cpp:44]   --->   Operation 47 'fadd' 'sum_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.71>
ST_10 : Operation 48 [3/4] (5.71ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul7_1_i1" [lenet_support.cpp:74->lenet_main.cpp:44]   --->   Operation 48 'fadd' 'sum_4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.71>
ST_11 : Operation 49 [2/4] (5.71ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul7_1_i1" [lenet_support.cpp:74->lenet_main.cpp:44]   --->   Operation 49 'fadd' 'sum_4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.11>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [lenet_support.cpp:72->lenet_main.cpp:44]   --->   Operation 50 'specloopname' 'specloopname_ln72' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/4] (5.71ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul7_1_i1" [lenet_support.cpp:74->lenet_main.cpp:44]   --->   Operation 51 'fadd' 'sum_4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 52 [1/1] (0.40ns)   --->   "%store_ln72 = store i32 %sum_4, i32 %sum" [lenet_support.cpp:72->lenet_main.cpp:44]   --->   Operation 52 'store' 'store_ln72' <Predicate = true> <Delay = 0.40>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln72 = br void %for.inc.0.i26" [lenet_support.cpp:72->lenet_main.cpp:44]   --->   Operation 53 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fc1_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ sum_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum                   (alloca           ) [ 0111111111111]
j                     (alloca           ) [ 0100000000000]
store_ln0             (store            ) [ 0000000000000]
store_ln0             (store            ) [ 0000000000000]
br_ln0                (br               ) [ 0000000000000]
j_2                   (load             ) [ 0000000000000]
specpipeline_ln0      (specpipeline     ) [ 0000000000000]
icmp_ln72             (icmp             ) [ 0111111110000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000]
br_ln72               (br               ) [ 0000000000000]
j_3_cast14            (zext             ) [ 0000000000000]
fc1_output_addr       (getelementptr    ) [ 0010000000000]
or_ln72               (or               ) [ 0000000000000]
zext_ln71             (zext             ) [ 0000000000000]
fc1_output_addr_1     (getelementptr    ) [ 0010000000000]
add_ln72              (add              ) [ 0000000000000]
store_ln72            (store            ) [ 0000000000000]
fc1_output_load       (load             ) [ 0001100000000]
fc1_output_load_1     (load             ) [ 0001110000000]
mul7_i1               (fmul             ) [ 0000011110000]
sum_load              (load             ) [ 0000001110000]
mul7_1_i1             (fmul             ) [ 0111101111111]
sum_3                 (fadd             ) [ 0111100001111]
specloopname_ln72     (specloopname     ) [ 0000000000000]
sum_4                 (fadd             ) [ 0000000000000]
store_ln72            (store            ) [ 0000000000000]
br_ln72               (br               ) [ 0000000000000]
sum_load_2            (load             ) [ 0000000000000]
write_ln0             (write            ) [ 0000000000000]
ret_ln0               (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fc1_output">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_output"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sum_5_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_5_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="sum_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="j_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="write_ln0_write_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="0" index="2" bw="32" slack="0"/>
<pin id="48" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="51" class="1004" name="fc1_output_addr_gep_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="32" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="0" index="2" bw="7" slack="0"/>
<pin id="55" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc1_output_addr/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_access_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="7" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="0" slack="0"/>
<pin id="63" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="64" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="65" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="62" dir="1" index="3" bw="32" slack="1"/>
<pin id="66" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc1_output_load/1 fc1_output_load_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="fc1_output_addr_1_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="7" slack="0"/>
<pin id="72" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc1_output_addr_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="1"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_3/5 sum_4/9 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul7_i1/2 mul7_1_i1/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln0_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="7" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln0_store_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="j_2_load_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="7" slack="0"/>
<pin id="98" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="icmp_ln72_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="7" slack="0"/>
<pin id="101" dir="0" index="1" bw="7" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="j_3_cast14_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="7" slack="0"/>
<pin id="107" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_3_cast14/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="or_ln72_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="7" slack="0"/>
<pin id="112" dir="0" index="1" bw="7" slack="0"/>
<pin id="113" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln72/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln71_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="7" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="add_ln72_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="7" slack="0"/>
<pin id="123" dir="0" index="1" bw="3" slack="0"/>
<pin id="124" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln72_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="7" slack="0"/>
<pin id="129" dir="0" index="1" bw="7" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="sum_load_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="4"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/5 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln72_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="11"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/12 "/>
</bind>
</comp>

<comp id="141" class="1004" name="sum_load_2_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="3"/>
<pin id="143" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_2/4 "/>
</bind>
</comp>

<comp id="145" class="1005" name="sum_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="153" class="1005" name="j_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="0"/>
<pin id="155" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="160" class="1005" name="icmp_ln72_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln72 "/>
</bind>
</comp>

<comp id="164" class="1005" name="fc1_output_addr_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="7" slack="1"/>
<pin id="166" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="fc1_output_addr "/>
</bind>
</comp>

<comp id="169" class="1005" name="fc1_output_addr_1_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="7" slack="1"/>
<pin id="171" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="fc1_output_addr_1 "/>
</bind>
</comp>

<comp id="174" class="1005" name="fc1_output_load_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fc1_output_load "/>
</bind>
</comp>

<comp id="179" class="1005" name="fc1_output_load_1_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fc1_output_load_1 "/>
</bind>
</comp>

<comp id="184" class="1005" name="mul7_i1_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul7_i1 "/>
</bind>
</comp>

<comp id="189" class="1005" name="sum_load_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_load "/>
</bind>
</comp>

<comp id="194" class="1005" name="mul7_1_i1_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="4"/>
<pin id="196" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="mul7_1_i1 "/>
</bind>
</comp>

<comp id="199" class="1005" name="sum_3_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="49"><net_src comp="34" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="0" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="24" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="67"><net_src comp="51" pin="3"/><net_sink comp="58" pin=2"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="24" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="68" pin="3"/><net_sink comp="58" pin=0"/></net>

<net id="84"><net_src comp="58" pin="7"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="103"><net_src comp="96" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="108"><net_src comp="96" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="114"><net_src comp="96" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="110" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="125"><net_src comp="96" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="28" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="121" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="132" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="140"><net_src comp="76" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="141" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="148"><net_src comp="36" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="150"><net_src comp="145" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="151"><net_src comp="145" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="152"><net_src comp="145" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="156"><net_src comp="40" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="158"><net_src comp="153" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="159"><net_src comp="153" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="163"><net_src comp="99" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="51" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="172"><net_src comp="68" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="177"><net_src comp="58" pin="7"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="182"><net_src comp="58" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="187"><net_src comp="80" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="192"><net_src comp="132" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="197"><net_src comp="80" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="202"><net_src comp="76" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="76" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sum_5_out | {4 }
 - Input state : 
	Port: lenet_predict_Pipeline_VITIS_LOOP_72_23 : fc1_output | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		j_2 : 1
		icmp_ln72 : 2
		br_ln72 : 3
		j_3_cast14 : 2
		fc1_output_addr : 3
		fc1_output_load : 4
		or_ln72 : 2
		zext_ln71 : 2
		fc1_output_addr_1 : 3
		fc1_output_load_1 : 4
		add_ln72 : 2
		store_ln72 : 3
	State 2
		mul7_i1 : 1
	State 3
	State 4
		write_ln0 : 1
	State 5
		sum_3 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		store_ln72 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_76       |    2    |   227   |   218   |
|----------|-----------------------|---------|---------|---------|
|   fmul   |       grp_fu_80       |    3    |   128   |   137   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    icmp_ln72_fu_99    |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|
|    add   |    add_ln72_fu_121    |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|
|   write  | write_ln0_write_fu_44 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |   j_3_cast14_fu_105   |    0    |    0    |    0    |
|          |    zext_ln71_fu_116   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|    or    |     or_ln72_fu_110    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    5    |   355   |   383   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|fc1_output_addr_1_reg_169|    7   |
| fc1_output_addr_reg_164 |    7   |
|fc1_output_load_1_reg_179|   32   |
| fc1_output_load_reg_174 |   32   |
|    icmp_ln72_reg_160    |    1   |
|        j_reg_153        |    7   |
|    mul7_1_i1_reg_194    |   32   |
|     mul7_i1_reg_184     |   32   |
|      sum_3_reg_199      |   32   |
|     sum_load_reg_189    |   32   |
|       sum_reg_145       |   32   |
+-------------------------+--------+
|          Total          |   246  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_58 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_58 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_76    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_76    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_80    |  p0  |   3  |  32  |   96   ||    14   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   270  || 2.09857 ||    55   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |   383  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   55   |
|  Register |    -   |    -   |   246  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    2   |   601  |   438  |
+-----------+--------+--------+--------+--------+
