%table generated from Verilog-A input
\index{BJT level 234!device output variables}
\begin{DeviceParamTableGenerated}{BJT level 234 Output Variables}{Q_234_OutputVars}
rcx\_t & External (saturated) collector series resistance &   Ohm & none \\ \hline
re\_t & Emitter series resistance &   Ohm & none \\ \hline
rbi & Internal base resistance as calculated in the model &   Ohm & none \\ \hline
rb & Total base resistance as calculated in the model &   Ohm & none \\ \hline
IAVL & Avalanche current &   A & none \\ \hline
VBE & External BE voltage &   V & none \\ \hline
VBC & External BC voltage &   V & none \\ \hline
VCE & External CE voltage &   V & none \\ \hline
VSC & External SC voltage &   V & none \\ \hline
GMi & Internal transconductance &   A/V & none \\ \hline
GMS & Transconductance of the parasitic substrate PNP &   A/V & none \\ \hline
RPIi & Internal base-emitter (input) resistance &   Ohm & none \\ \hline
RPIx & External base-emitter (input) resistance &   Ohm & none \\ \hline
RMUi & Internal feedback resistance &   Ohm & none \\ \hline
RMUx & External feedback resistance &   Ohm & none \\ \hline
ROi & Output resistance &   Ohm & none \\ \hline
CPIi & Total internal BE capacitance &   F & none \\ \hline
CPIx & Total external BE capacitance &   F & none \\ \hline
CMUi & Total internal BC capacitance &   F & none \\ \hline
CMUx & Total external BC capacitance &   F & none \\ \hline
CCS & CS junction capacitance &   F & none \\ \hline
BETAAC & Small signal current gain &  -- & none \\ \hline
CRBI & Shunt capacitance across RBI as calculated in the model &   F & none \\ \hline
TF & Forward transit time &   s & none \\ \hline
FT & Transit frequency &   Hz & none \\ \hline
TK & Actual device temperature &   K & none \\ \hline
DTSH & Temperature increase due to self-heating &   K & none \\ \hline
\end{DeviceParamTableGenerated}
