
*** Running vivado
    with args -log top.vdi -applog -m64 -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'DP'. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst_n_pad_i'. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'up_button'. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'next_button'. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tdo_pad_o'. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tms_pad_i'. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tdi_pad_i'. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tck_pad_i'. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'inicio_proceso_led'. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fin_de_proceso_led'. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R[0]'. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R[1]'. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R[2]'. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R[3]'. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G[0]'. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G[1]'. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G[2]'. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G[3]'. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B[0]'. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B[1]'. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B[2]'. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B[3]'. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_HS'. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:171]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:171]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_VS'. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:172]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:172]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart0_srx_pad_i'. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:219]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:219]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart0_stx_pad_o'. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tck_pad_i'. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:255]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports tck_pad_i]'. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:255]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'tck_pad_i_IBUF'. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:256]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc:256]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/src/nexys4DDR_7seg_test_0/data/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1303.969 ; gain = 36.016 ; free physical = 296 ; free virtual = 12088
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1d45a6e39

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d45a6e39

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1724.398 ; gain = 0.000 ; free physical = 122 ; free virtual = 11771

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 1d45a6e39

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1724.398 ; gain = 0.000 ; free physical = 122 ; free virtual = 11771

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 229 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: e4759c1c

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1724.398 ; gain = 0.000 ; free physical = 122 ; free virtual = 11771

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1724.398 ; gain = 0.000 ; free physical = 122 ; free virtual = 11771
Ending Logic Optimization Task | Checksum: e4759c1c

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1724.398 ; gain = 0.000 ; free physical = 122 ; free virtual = 11771

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e4759c1c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1724.398 ; gain = 0.000 ; free physical = 122 ; free virtual = 11771
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 28 Warnings, 28 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1724.398 ; gain = 456.445 ; free physical = 122 ; free virtual = 11771
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1756.414 ; gain = 0.000 ; free physical = 119 ; free virtual = 11769
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/bld-vivado/nexys4DDR_7seg_test_0.runs/impl_1/top_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1756.414 ; gain = 0.000 ; free physical = 140 ; free virtual = 11757
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1756.414 ; gain = 0.000 ; free physical = 139 ; free virtual = 11756

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 4942d22a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1756.414 ; gain = 0.000 ; free physical = 138 ; free virtual = 11755

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 4942d22a

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1756.414 ; gain = 0.000 ; free physical = 135 ; free virtual = 11753
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus switch_i with more than one IO standard is found. Components associated with this bus are: 
	switch_i[15] of IOStandard LVCMOS33
	switch_i[14] of IOStandard LVCMOS33
	switch_i[13] of IOStandard LVCMOS33
	switch_i[12] of IOStandard LVCMOS33
	switch_i[11] of IOStandard LVCMOS33
	switch_i[10] of IOStandard LVCMOS33
	switch_i[9] of IOStandard LVCMOS18
	switch_i[8] of IOStandard LVCMOS18
	switch_i[7] of IOStandard LVCMOS33
	switch_i[6] of IOStandard LVCMOS33
	switch_i[5] of IOStandard LVCMOS33
	switch_i[4] of IOStandard LVCMOS33
	switch_i[3] of IOStandard LVCMOS33
	switch_i[2] of IOStandard LVCMOS33
	switch_i[1] of IOStandard LVCMOS33
	switch_i[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: 4942d22a

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1772.414 ; gain = 16.000 ; free physical = 156 ; free virtual = 11746
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: 4942d22a

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1772.414 ; gain = 16.000 ; free physical = 156 ; free virtual = 11747

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: 4942d22a

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1772.414 ; gain = 16.000 ; free physical = 155 ; free virtual = 11746

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: 60d48458

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1772.414 ; gain = 16.000 ; free physical = 154 ; free virtual = 11745
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 60d48458

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1772.414 ; gain = 16.000 ; free physical = 154 ; free virtual = 11745
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10109ab30

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1772.414 ; gain = 16.000 ; free physical = 154 ; free virtual = 11745

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 1062f1156

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.87 . Memory (MB): peak = 1772.414 ; gain = 16.000 ; free physical = 148 ; free virtual = 11741

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 1062f1156

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 1772.414 ; gain = 16.000 ; free physical = 148 ; free virtual = 11741
Phase 1.2.1 Place Init Design | Checksum: 18499a6c3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1783.059 ; gain = 26.645 ; free physical = 134 ; free virtual = 11729
Phase 1.2 Build Placer Netlist Model | Checksum: 18499a6c3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1783.059 ; gain = 26.645 ; free physical = 134 ; free virtual = 11729

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 18499a6c3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1783.059 ; gain = 26.645 ; free physical = 134 ; free virtual = 11729
Phase 1 Placer Initialization | Checksum: 18499a6c3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1783.059 ; gain = 26.645 ; free physical = 134 ; free virtual = 11729

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 169b21e5f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1807.070 ; gain = 50.656 ; free physical = 144 ; free virtual = 11717

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 169b21e5f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1807.070 ; gain = 50.656 ; free physical = 144 ; free virtual = 11717

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ab3eacde

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1807.070 ; gain = 50.656 ; free physical = 142 ; free virtual = 11715

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1cb72c3e4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1807.070 ; gain = 50.656 ; free physical = 142 ; free virtual = 11715

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1cb72c3e4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1807.070 ; gain = 50.656 ; free physical = 142 ; free virtual = 11715

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 2342c7527

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1807.070 ; gain = 50.656 ; free physical = 142 ; free virtual = 11715

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 2342c7527

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1807.070 ; gain = 50.656 ; free physical = 142 ; free virtual = 11715

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1e84f3969

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1807.070 ; gain = 50.656 ; free physical = 137 ; free virtual = 11711

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 282f30516

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1807.070 ; gain = 50.656 ; free physical = 137 ; free virtual = 11711

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 282f30516

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1807.070 ; gain = 50.656 ; free physical = 137 ; free virtual = 11711

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 282f30516

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1807.070 ; gain = 50.656 ; free physical = 136 ; free virtual = 11711
Phase 3 Detail Placement | Checksum: 282f30516

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1807.070 ; gain = 50.656 ; free physical = 136 ; free virtual = 11711

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 284481926

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1807.070 ; gain = 50.656 ; free physical = 136 ; free virtual = 11710

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.951. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 18ec173c1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1807.070 ; gain = 50.656 ; free physical = 136 ; free virtual = 11710
Phase 4.1 Post Commit Optimization | Checksum: 18ec173c1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1807.070 ; gain = 50.656 ; free physical = 136 ; free virtual = 11710

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 18ec173c1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1807.070 ; gain = 50.656 ; free physical = 136 ; free virtual = 11710

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 18ec173c1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1807.070 ; gain = 50.656 ; free physical = 136 ; free virtual = 11710

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 18ec173c1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1807.070 ; gain = 50.656 ; free physical = 136 ; free virtual = 11710

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 18ec173c1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1807.070 ; gain = 50.656 ; free physical = 136 ; free virtual = 11710

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 1a2567cd4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1807.070 ; gain = 50.656 ; free physical = 136 ; free virtual = 11710
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a2567cd4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1807.070 ; gain = 50.656 ; free physical = 136 ; free virtual = 11710
Ending Placer Task | Checksum: 139f3ee82

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1807.070 ; gain = 50.656 ; free physical = 135 ; free virtual = 11711
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 30 Warnings, 28 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1807.070 ; gain = 0.000 ; free physical = 132 ; free virtual = 11710
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1807.070 ; gain = 0.000 ; free physical = 141 ; free virtual = 11703
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1807.070 ; gain = 0.000 ; free physical = 141 ; free virtual = 11703
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1807.070 ; gain = 0.000 ; free physical = 142 ; free virtual = 11704
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus switch_i[15:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (switch_i[9], switch_i[8]); LVCMOS33 (switch_i[15], switch_i[14], switch_i[13], switch_i[12], switch_i[11], switch_i[10], switch_i[7], switch_i[6], switch_i[5], switch_i[4], switch_i[3], switch_i[2], switch_i[1], switch_i[0]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: f9d7d986 ConstDB: 0 ShapeSum: 401c14fc RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1435013fe

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1900.734 ; gain = 93.664 ; free physical = 140 ; free virtual = 11612

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1435013fe

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1900.734 ; gain = 93.664 ; free physical = 140 ; free virtual = 11612

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1435013fe

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1900.734 ; gain = 93.664 ; free physical = 126 ; free virtual = 11600

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1435013fe

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1900.734 ; gain = 93.664 ; free physical = 126 ; free virtual = 11600
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1680d579e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1900.734 ; gain = 93.664 ; free physical = 120 ; free virtual = 11595
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.999  | TNS=0.000  | WHS=-0.120 | THS=-10.352|

Phase 2 Router Initialization | Checksum: 1e3eed8d3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1900.734 ; gain = 93.664 ; free physical = 120 ; free virtual = 11595

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f8e24ff0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1900.734 ; gain = 93.664 ; free physical = 120 ; free virtual = 11595

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1aec64c51

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1900.734 ; gain = 93.664 ; free physical = 120 ; free virtual = 11595
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.758  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 137152901

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1900.734 ; gain = 93.664 ; free physical = 120 ; free virtual = 11595
Phase 4 Rip-up And Reroute | Checksum: 137152901

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1900.734 ; gain = 93.664 ; free physical = 120 ; free virtual = 11595

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15d39d229

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1900.734 ; gain = 93.664 ; free physical = 120 ; free virtual = 11594
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.841  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 15d39d229

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1900.734 ; gain = 93.664 ; free physical = 120 ; free virtual = 11594

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15d39d229

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1900.734 ; gain = 93.664 ; free physical = 120 ; free virtual = 11594
Phase 5 Delay and Skew Optimization | Checksum: 15d39d229

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1900.734 ; gain = 93.664 ; free physical = 120 ; free virtual = 11594

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b3a3e251

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1900.734 ; gain = 93.664 ; free physical = 120 ; free virtual = 11594
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.841  | TNS=0.000  | WHS=0.180  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b3a3e251

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1900.734 ; gain = 93.664 ; free physical = 120 ; free virtual = 11594
Phase 6 Post Hold Fix | Checksum: 1b3a3e251

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1900.734 ; gain = 93.664 ; free physical = 120 ; free virtual = 11594

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.131262 %
  Global Horizontal Routing Utilization  = 0.13896 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17cb7a772

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1900.734 ; gain = 93.664 ; free physical = 120 ; free virtual = 11594

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17cb7a772

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1900.734 ; gain = 93.664 ; free physical = 117 ; free virtual = 11592

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d86f3e03

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1900.734 ; gain = 93.664 ; free physical = 117 ; free virtual = 11592

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.841  | TNS=0.000  | WHS=0.180  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d86f3e03

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1900.734 ; gain = 93.664 ; free physical = 117 ; free virtual = 11592
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1900.734 ; gain = 93.664 ; free physical = 117 ; free virtual = 11592

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 31 Warnings, 28 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1900.734 ; gain = 93.664 ; free physical = 117 ; free virtual = 11592
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1902.734 ; gain = 0.000 ; free physical = 126 ; free virtual = 11590
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/germancq/gitProjects/BIST_measurements/python/7_seg/build/nexys4DDR_7seg_test_0/bld-vivado/nexys4DDR_7seg_test_0.runs/impl_1/top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Tue Mar  5 15:13:08 2019...
