###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        87911   # Number of WRITE/WRITEP commands
num_reads_done                 =       375085   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       316408   # Number of read row buffer hits
num_read_cmds                  =       375085   # Number of READ/READP commands
num_writes_done                =        87911   # Number of read requests issued
num_write_row_hits             =        60211   # Number of write row buffer hits
num_act_cmds                   =        86635   # Number of ACT commands
num_pre_cmds                   =        86608   # Number of PRE commands
num_ondemand_pres              =        65871   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9285581   # Cyles of rank active rank.0
rank_active_cycles.1           =      8929290   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       714419   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1070710   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       426282   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1865   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          749   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1297   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1394   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          334   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          191   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          387   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          668   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1174   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        28655   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           15   # Write cmd latency (cycles)
write_latency[20-39]           =          276   # Write cmd latency (cycles)
write_latency[40-59]           =          445   # Write cmd latency (cycles)
write_latency[60-79]           =         1403   # Write cmd latency (cycles)
write_latency[80-99]           =         2815   # Write cmd latency (cycles)
write_latency[100-119]         =         3895   # Write cmd latency (cycles)
write_latency[120-139]         =         6162   # Write cmd latency (cycles)
write_latency[140-159]         =         6297   # Write cmd latency (cycles)
write_latency[160-179]         =         6346   # Write cmd latency (cycles)
write_latency[180-199]         =         5807   # Write cmd latency (cycles)
write_latency[200-]            =        54450   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       191876   # Read request latency (cycles)
read_latency[40-59]            =        63268   # Read request latency (cycles)
read_latency[60-79]            =        44657   # Read request latency (cycles)
read_latency[80-99]            =        13428   # Read request latency (cycles)
read_latency[100-119]          =         9001   # Read request latency (cycles)
read_latency[120-139]          =         6648   # Read request latency (cycles)
read_latency[140-159]          =         4320   # Read request latency (cycles)
read_latency[160-179]          =         3562   # Read request latency (cycles)
read_latency[180-199]          =         3065   # Read request latency (cycles)
read_latency[200-]             =        35260   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.38852e+08   # Write energy
read_energy                    =  1.51234e+09   # Read energy
act_energy                     =  2.37033e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.42921e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.13941e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.7942e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.57188e+09   # Active standby energy rank.1
average_read_latency           =      87.5945   # Average read request latency (cycles)
average_interarrival           =      21.5976   # Average request interarrival latency (cycles)
total_energy                   =  1.51158e+10   # Total energy (pJ)
average_power                  =      1511.58   # Average power (mW)
average_bandwidth              =       3.9509   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        77319   # Number of WRITE/WRITEP commands
num_reads_done                 =       359921   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       310944   # Number of read row buffer hits
num_read_cmds                  =       359921   # Number of READ/READP commands
num_writes_done                =        77319   # Number of read requests issued
num_write_row_hits             =        59616   # Number of write row buffer hits
num_act_cmds                   =        66841   # Number of ACT commands
num_pre_cmds                   =        66815   # Number of PRE commands
num_ondemand_pres              =        47218   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9086749   # Cyles of rank active rank.0
rank_active_cycles.1           =      9064868   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       913251   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       935132   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       399493   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2973   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          769   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1294   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1388   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          341   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          195   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          351   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          614   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1231   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        28591   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            4   # Write cmd latency (cycles)
write_latency[20-39]           =          299   # Write cmd latency (cycles)
write_latency[40-59]           =          838   # Write cmd latency (cycles)
write_latency[60-79]           =         2163   # Write cmd latency (cycles)
write_latency[80-99]           =         3919   # Write cmd latency (cycles)
write_latency[100-119]         =         4903   # Write cmd latency (cycles)
write_latency[120-139]         =         5390   # Write cmd latency (cycles)
write_latency[140-159]         =         5219   # Write cmd latency (cycles)
write_latency[160-179]         =         4948   # Write cmd latency (cycles)
write_latency[180-199]         =         4352   # Write cmd latency (cycles)
write_latency[200-]            =        45284   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       195608   # Read request latency (cycles)
read_latency[40-59]            =        61307   # Read request latency (cycles)
read_latency[60-79]            =        40356   # Read request latency (cycles)
read_latency[80-99]            =        12197   # Read request latency (cycles)
read_latency[100-119]          =         8439   # Read request latency (cycles)
read_latency[120-139]          =         6634   # Read request latency (cycles)
read_latency[140-159]          =         3713   # Read request latency (cycles)
read_latency[160-179]          =         2897   # Read request latency (cycles)
read_latency[180-199]          =         2581   # Read request latency (cycles)
read_latency[200-]             =        26189   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.85976e+08   # Write energy
read_energy                    =   1.4512e+09   # Read energy
act_energy                     =  1.82877e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   4.3836e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.48863e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.67013e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.65648e+09   # Active standby energy rank.1
average_read_latency           =      72.0917   # Average read request latency (cycles)
average_interarrival           =      22.8698   # Average request interarrival latency (cycles)
total_energy                   =  1.49385e+10   # Total energy (pJ)
average_power                  =      1493.85   # Average power (mW)
average_bandwidth              =      3.73111   # Average bandwidth
