
####################################################################################
####################################################################################


# Vivado Generated miscellaneous constraints 

set_property src_info {type:PI file:{} line:-1 export:NONE save:INPUT read:READ} [current_design]
set_property -quiet TOOL_DERIVED_CLK_NAMES {1:0:CLKIN:CLKOUTPHY:bank1_clkout0:pll_clktoxphy[0]} [get_cells -quiet inst/u_xpll0_bank0]
set_property src_info {type:PI file:{} line:-1 export:NONE save:INPUT read:READ} [current_design]
set_property -quiet TOOL_DERIVED_CLK_NAMES 1:0:CLKIN:CLKOUT0:lpddr4_clk1_clk_p:bank1_clkout0::1:0:CLKIN:CLKOUT1:lpddr4_clk1_clk_p:mc_clk_xpll::1:0:CLKIN:CLKOUT2:lpddr4_clk1_clk_p:bank1_xpll0_fifo_rd_clk::1:0:CLKIN:CLKOUTPHY:lpddr4_clk1_clk_p:pll_clk_xpll [get_cells -quiet inst/u_xpll0_bank1]
set_property src_info {type:PI file:{} line:-1 export:NONE save:INPUT read:READ} [current_design]
set_property -quiet TOOL_DERIVED_CLK_NAMES {1:0:CLKIN:CLKOUTPHY:bank1_clkout0:pll_clktoxphy[2]} [get_cells -quiet inst/u_xpll0_bank2]

####################################################################################
# Constraints from file : 'bd_8be5_MC0_ddrc_0_ip.xdc'
####################################################################################

set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_ca_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_ca_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_ca_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_ca_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_ca_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_ca_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_cs_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_dq_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_dq_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_dq_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_dq_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_dq_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_dq_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_dq_a[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_dq_a[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_dq_a[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_dq_a[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_dq_a[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_dq_a[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_dq_a[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_dq_a[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_dq_a[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_dq_a[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_cke_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_a[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_a[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_a[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_a[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_a[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_a[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_a[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_a[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_a[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_a[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dqs_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dqs_c_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dqs_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dqs_t_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch0_lpddr4_ck_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch0_lpddr4_ck_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch0_lpddr4_dqs_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch0_lpddr4_dqs_c_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch0_lpddr4_dqs_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch0_lpddr4_dqs_t_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_a[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_a[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_a[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_a[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_a[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_a[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_a[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_a[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_a[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_a[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dqs_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dqs_c_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dqs_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dqs_t_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_a[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_a[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_a[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_a[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_a[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_a[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_a[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_a[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_a[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_a[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dqs_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dqs_c_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dqs_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dqs_t_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_ca_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_ca_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_ca_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_ca_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_ca_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_ca_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_ck_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_ck_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_cke_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_cs_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_a[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_a[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_a[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_a[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_a[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_a[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_a[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_a[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_a[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_a[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dqs_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dqs_c_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dqs_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dqs_t_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_ca_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_ca_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_ca_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_ca_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_ca_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_ca_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_ck_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_ck_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_cke_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_cs_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_a[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_a[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_a[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_a[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_a[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_a[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_a[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_a[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_a[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_a[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dqs_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dqs_c_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dqs_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dqs_t_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_ca_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_ca_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_ca_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_ca_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_ca_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_ca_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_ck_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_ck_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_cke_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_cs_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dq_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dq_a[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dq_a[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dq_a[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dq_a[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dq_a[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dq_a[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dq_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dq_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dq_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dq_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dq_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dq_a[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dq_a[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dq_a[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dq_a[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dqs_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dqs_c_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dqs_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dqs_t_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_dmi_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_dmi_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dmi_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dmi_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dmi_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dmi_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dmi_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dmi_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:20 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dmi_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:20 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dmi_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dmi_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dmi_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dmi_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dmi_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_dq_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_dq_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_dq_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_dq_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_dq_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_dq_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_dq_b[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_dq_b[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_dq_b[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_dq_b[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_dq_b[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_dq_b[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_dq_b[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_dq_b[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_dq_b[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_dq_b[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch0_lpddr4_dqs_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch0_lpddr4_dqs_c_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch0_lpddr4_dqs_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch0_lpddr4_dqs_t_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_b[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_b[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_b[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_b[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_b[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_b[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_b[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_b[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_b[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_b[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dqs_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dqs_c_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dqs_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dqs_t_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_b[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_b[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_b[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_b[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_b[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_b[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_b[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_b[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_b[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_b[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dqs_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dqs_c_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dqs_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dqs_t_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_b[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_b[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_b[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_b[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_b[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_b[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_b[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_b[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_b[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_b[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dqs_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dqs_c_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dqs_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dqs_t_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_b[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_b[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_b[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_b[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_b[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_b[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_b[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_b[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_b[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_b[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dqs_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dqs_c_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dqs_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dqs_t_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dq_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dq_b[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dq_b[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dq_b[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dq_b[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dq_b[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dq_b[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dq_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dq_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dq_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dq_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dq_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dq_b[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dq_b[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dq_b[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dq_b[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dqs_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dqs_c_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dqs_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dqs_t_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_b[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_b[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_b[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_b[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_b[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_b[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_b[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_b[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_b[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_b[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dqs_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dqs_c_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dqs_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dqs_t_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_dmi_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_dmi_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dmi_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dmi_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dmi_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dmi_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:36 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dmi_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:36 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dmi_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:37 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dmi_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:37 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dmi_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:38 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dmi_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:38 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_dmi_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:39 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dmi_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:39 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dmi_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_ca_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_ca_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_ca_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_ca_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_ca_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_ca_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_cs_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:42 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_cke_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch0_lpddr4_ck_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch0_lpddr4_ck_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:44 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_ca_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:44 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_ca_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:44 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_ca_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:44 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_ca_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:44 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_ca_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:44 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_ca_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:44 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_ck_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:44 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_ck_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:44 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_cke_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:44 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_cs_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:45 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_ca_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:45 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_ca_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:45 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_ca_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:45 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_ca_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:45 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_ca_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:45 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_ca_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:45 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_ck_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:45 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_ck_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:45 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_cke_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:45 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_cs_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:46 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_ca_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:46 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_ca_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:46 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_ca_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:46 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_ca_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:46 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_ca_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:46 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_ca_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:46 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_ck_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:46 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_ck_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:46 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_cke_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:46 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_cs_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_reset_n[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch0_lpddr4_reset_n[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_ca_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_ca_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_ca_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_ca_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_ca_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_ca_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_cs_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_dq_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_dq_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_dq_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_dq_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_dq_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_dq_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_dq_a[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_dq_a[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_dq_a[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_dq_a[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_dq_a[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_dq_a[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_dq_a[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_dq_a[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_dq_a[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_dq_a[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_cke_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_a[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_a[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_a[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_a[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_a[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_a[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_a[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_a[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_a[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_a[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dqs_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dqs_c_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dqs_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dqs_t_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch1_lpddr4_ck_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch1_lpddr4_ck_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch1_lpddr4_dqs_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch1_lpddr4_dqs_c_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch1_lpddr4_dqs_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch1_lpddr4_dqs_t_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_a[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_a[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_a[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_a[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_a[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_a[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_a[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_a[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_a[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_a[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dqs_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dqs_c_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dqs_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dqs_t_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_a[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_a[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_a[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_a[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_a[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_a[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_a[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_a[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_a[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_a[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dqs_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dqs_c_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dqs_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dqs_t_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_ca_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_ca_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_ca_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_ca_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_ca_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_ca_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_ck_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_ck_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_cke_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_cs_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_a[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_a[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_a[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_a[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_a[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_a[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_a[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_a[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_a[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_a[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dqs_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dqs_c_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dqs_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dqs_t_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_ca_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_ca_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_ca_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_ca_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_ca_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_ca_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_ck_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_ck_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_cke_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_cs_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_a[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_a[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_a[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_a[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_a[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_a[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_a[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_a[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_a[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_a[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dqs_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dqs_c_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dqs_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dqs_t_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_ca_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_ca_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_ca_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_ca_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_ca_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_ca_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_ck_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_ck_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_cke_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_cs_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dq_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dq_a[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dq_a[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dq_a[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dq_a[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dq_a[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dq_a[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dq_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dq_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dq_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dq_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dq_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dq_a[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dq_a[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dq_a[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dq_a[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dqs_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dqs_c_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dqs_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dqs_t_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:63 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_dmi_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:63 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_dmi_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dmi_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dmi_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dmi_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dmi_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dmi_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dmi_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dmi_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dmi_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dmi_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dmi_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dmi_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dmi_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_dq_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_dq_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_dq_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_dq_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_dq_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_dq_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_dq_b[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_dq_b[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_dq_b[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_dq_b[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_dq_b[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_dq_b[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_dq_b[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_dq_b[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_dq_b[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_dq_b[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch1_lpddr4_dqs_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch1_lpddr4_dqs_c_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch1_lpddr4_dqs_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch1_lpddr4_dqs_t_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_b[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_b[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_b[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_b[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_b[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_b[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_b[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_b[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_b[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_b[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dqs_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dqs_c_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dqs_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dqs_t_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_b[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_b[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_b[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_b[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_b[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_b[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_b[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_b[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_b[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_b[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dqs_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dqs_c_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dqs_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dqs_t_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_b[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_b[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_b[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_b[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_b[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_b[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_b[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_b[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_b[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_b[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dqs_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dqs_c_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dqs_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dqs_t_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_b[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_b[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_b[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_b[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_b[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_b[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_b[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_b[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_b[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_b[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dqs_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dqs_c_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dqs_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dqs_t_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dq_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dq_b[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dq_b[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dq_b[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dq_b[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dq_b[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dq_b[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dq_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dq_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dq_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dq_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dq_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dq_b[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dq_b[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dq_b[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dq_b[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dqs_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dqs_c_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dqs_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dqs_t_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_b[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_b[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_b[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_b[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_b[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_b[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_b[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_b[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_b[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_b[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dqs_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dqs_c_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dqs_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dqs_t_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:80 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_dmi_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:80 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_dmi_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:81 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dmi_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:81 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dmi_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:82 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dmi_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:82 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dmi_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dmi_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dmi_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:84 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dmi_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:84 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dmi_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:85 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dmi_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:85 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_dmi_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:86 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dmi_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:86 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dmi_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:88 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_ca_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:88 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_ca_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:88 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_ca_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:88 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_ca_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:88 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_ca_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:88 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_ca_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:88 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_cs_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:89 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_cke_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:90 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch1_lpddr4_ck_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:90 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch1_lpddr4_ck_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_ca_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_ca_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_ca_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_ca_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_ca_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_ca_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_ck_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_ck_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_cke_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_cs_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:92 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_ca_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:92 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_ca_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:92 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_ca_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:92 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_ca_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:92 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_ca_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:92 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_ca_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:92 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_ck_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:92 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_ck_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:92 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_cke_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:92 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_cs_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_ca_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_ca_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_ca_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_ca_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_ca_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_ca_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_ck_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_ck_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_cke_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_cs_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:95 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_reset_n[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:96 export:INPUT save:INPUT read:READ} [current_design]
set_property VOH 50 [get_ports {ch1_lpddr4_reset_n[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:102 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports sys_clk_n]
set_property src_info {type:SCOPED_XDC file:1 line:102 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports sys_clk_p]
set_property src_info {type:SCOPED_XDC file:1 line:103 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_NONE [get_ports sys_clk_n]
set_property src_info {type:SCOPED_XDC file:1 line:103 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_NONE [get_ports sys_clk_p]

####################################################################################
# Constraints from file : 'design_1_axi_noc_0_0_board.xdc'
####################################################################################

set_property src_info {type:SCOPED_XDC file:2 line:3 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dq0 [get_ports {ch0_lpddr4_dq_a[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:3 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG6 [get_ports {ch0_lpddr4_dq_a[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dq1 [get_ports {ch0_lpddr4_dq_a[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH7 [get_ports {ch0_lpddr4_dq_a[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dq2 [get_ports {ch0_lpddr4_dq_a[2]}]
set_property src_info {type:SCOPED_XDC file:2 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH5 [get_ports {ch0_lpddr4_dq_a[2]}]
set_property src_info {type:SCOPED_XDC file:2 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dq3 [get_ports {ch0_lpddr4_dq_a[3]}]
set_property src_info {type:SCOPED_XDC file:2 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG4 [get_ports {ch0_lpddr4_dq_a[3]}]
set_property src_info {type:SCOPED_XDC file:2 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dq4 [get_ports {ch0_lpddr4_dq_a[4]}]
set_property src_info {type:SCOPED_XDC file:2 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ7 [get_ports {ch0_lpddr4_dq_a[4]}]
set_property src_info {type:SCOPED_XDC file:2 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dq5 [get_ports {ch0_lpddr4_dq_a[5]}]
set_property src_info {type:SCOPED_XDC file:2 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH2 [get_ports {ch0_lpddr4_dq_a[5]}]
set_property src_info {type:SCOPED_XDC file:2 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dq6 [get_ports {ch0_lpddr4_dq_a[6]}]
set_property src_info {type:SCOPED_XDC file:2 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ6 [get_ports {ch0_lpddr4_dq_a[6]}]
set_property src_info {type:SCOPED_XDC file:2 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dq7 [get_ports {ch0_lpddr4_dq_a[7]}]
set_property src_info {type:SCOPED_XDC file:2 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH3 [get_ports {ch0_lpddr4_dq_a[7]}]
set_property src_info {type:SCOPED_XDC file:2 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dq8 [get_ports {ch0_lpddr4_dq_a[8]}]
set_property src_info {type:SCOPED_XDC file:2 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN9 [get_ports {ch0_lpddr4_dq_a[8]}]
set_property src_info {type:SCOPED_XDC file:2 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dq9 [get_ports {ch0_lpddr4_dq_a[9]}]
set_property src_info {type:SCOPED_XDC file:2 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN8 [get_ports {ch0_lpddr4_dq_a[9]}]
set_property src_info {type:SCOPED_XDC file:2 line:23 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dq10 [get_ports {ch0_lpddr4_dq_a[10]}]
set_property src_info {type:SCOPED_XDC file:2 line:23 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM11 [get_ports {ch0_lpddr4_dq_a[10]}]
set_property src_info {type:SCOPED_XDC file:2 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dq11 [get_ports {ch0_lpddr4_dq_a[11]}]
set_property src_info {type:SCOPED_XDC file:2 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL10 [get_ports {ch0_lpddr4_dq_a[11]}]
set_property src_info {type:SCOPED_XDC file:2 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dq12 [get_ports {ch0_lpddr4_dq_a[12]}]
set_property src_info {type:SCOPED_XDC file:2 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK10 [get_ports {ch0_lpddr4_dq_a[12]}]
set_property src_info {type:SCOPED_XDC file:2 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dq13 [get_ports {ch0_lpddr4_dq_a[13]}]
set_property src_info {type:SCOPED_XDC file:2 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN11 [get_ports {ch0_lpddr4_dq_a[13]}]
set_property src_info {type:SCOPED_XDC file:2 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dq14 [get_ports {ch0_lpddr4_dq_a[14]}]
set_property src_info {type:SCOPED_XDC file:2 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL9 [get_ports {ch0_lpddr4_dq_a[14]}]
set_property src_info {type:SCOPED_XDC file:2 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dq15 [get_ports {ch0_lpddr4_dq_a[15]}]
set_property src_info {type:SCOPED_XDC file:2 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN10 [get_ports {ch0_lpddr4_dq_a[15]}]
set_property src_info {type:SCOPED_XDC file:2 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dqs0_t [get_ports {ch0_lpddr4_dqs_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:37 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dqs1_t [get_ports {ch0_lpddr4_dqs_t_a[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:39 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dqs0_c [get_ports {ch0_lpddr4_dqs_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:39 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH4 [get_ports {ch0_lpddr4_dqs_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:39 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ5 [get_ports {ch0_lpddr4_dqs_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dqs1_c [get_ports {ch0_lpddr4_dqs_c_a[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BP7 [get_ports {ch0_lpddr4_dqs_c_a[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN7 [get_ports {ch0_lpddr4_dqs_t_a[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_ca_a0 [get_ports {ch0_lpddr4_ca_a[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ2 [get_ports {ch0_lpddr4_ca_a[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:45 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_ca_a1 [get_ports {ch0_lpddr4_ca_a[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:45 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ3 [get_ports {ch0_lpddr4_ca_a[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:47 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_ca_a2 [get_ports {ch0_lpddr4_ca_a[2]}]
set_property src_info {type:SCOPED_XDC file:2 line:47 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ1 [get_ports {ch0_lpddr4_ca_a[2]}]
set_property src_info {type:SCOPED_XDC file:2 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_ca_a3 [get_ports {ch0_lpddr4_ca_a[3]}]
set_property src_info {type:SCOPED_XDC file:2 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL1 [get_ports {ch0_lpddr4_ca_a[3]}]
set_property src_info {type:SCOPED_XDC file:2 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_ca_a4 [get_ports {ch0_lpddr4_ca_a[4]}]
set_property src_info {type:SCOPED_XDC file:2 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM2 [get_ports {ch0_lpddr4_ca_a[4]}]
set_property src_info {type:SCOPED_XDC file:2 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_ca_a5 [get_ports {ch0_lpddr4_ca_a[5]}]
set_property src_info {type:SCOPED_XDC file:2 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM1 [get_ports {ch0_lpddr4_ca_a[5]}]
set_property src_info {type:SCOPED_XDC file:2 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_cs_a0 [get_ports {ch0_lpddr4_cs_a[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL2 [get_ports {ch0_lpddr4_cs_a[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_cka_t [get_ports {ch0_lpddr4_ck_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_cka_c [get_ports {ch0_lpddr4_ck_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK3 [get_ports {ch0_lpddr4_ck_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK4 [get_ports {ch0_lpddr4_ck_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_cke_a0 [get_ports {ch0_lpddr4_cke_a[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN2 [get_ports {ch0_lpddr4_cke_a[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dmi0 [get_ports {ch0_lpddr4_dmi_a[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG2 [get_ports {ch0_lpddr4_dmi_a[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dmi1 [get_ports {ch0_lpddr4_dmi_a[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM9 [get_ports {ch0_lpddr4_dmi_a[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:63 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dq16 [get_ports {ch0_lpddr4_dq_b[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:63 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ14 [get_ports {ch0_lpddr4_dq_b[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dq17 [get_ports {ch0_lpddr4_dq_b[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ12 [get_ports {ch0_lpddr4_dq_b[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dq18 [get_ports {ch0_lpddr4_dq_b[2]}]
set_property src_info {type:SCOPED_XDC file:2 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ13 [get_ports {ch0_lpddr4_dq_b[2]}]
set_property src_info {type:SCOPED_XDC file:2 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dq19 [get_ports {ch0_lpddr4_dq_b[3]}]
set_property src_info {type:SCOPED_XDC file:2 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH13 [get_ports {ch0_lpddr4_dq_b[3]}]
set_property src_info {type:SCOPED_XDC file:2 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dq20 [get_ports {ch0_lpddr4_dq_b[4]}]
set_property src_info {type:SCOPED_XDC file:2 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH17 [get_ports {ch0_lpddr4_dq_b[4]}]
set_property src_info {type:SCOPED_XDC file:2 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dq21 [get_ports {ch0_lpddr4_dq_b[5]}]
set_property src_info {type:SCOPED_XDC file:2 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH16 [get_ports {ch0_lpddr4_dq_b[5]}]
set_property src_info {type:SCOPED_XDC file:2 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dq22 [get_ports {ch0_lpddr4_dq_b[6]}]
set_property src_info {type:SCOPED_XDC file:2 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH11 [get_ports {ch0_lpddr4_dq_b[6]}]
set_property src_info {type:SCOPED_XDC file:2 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dq23 [get_ports {ch0_lpddr4_dq_b[7]}]
set_property src_info {type:SCOPED_XDC file:2 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG10 [get_ports {ch0_lpddr4_dq_b[7]}]
set_property src_info {type:SCOPED_XDC file:2 line:79 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dq24 [get_ports {ch0_lpddr4_dq_b[8]}]
set_property src_info {type:SCOPED_XDC file:2 line:79 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN13 [get_ports {ch0_lpddr4_dq_b[8]}]
set_property src_info {type:SCOPED_XDC file:2 line:81 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dq25 [get_ports {ch0_lpddr4_dq_b[9]}]
set_property src_info {type:SCOPED_XDC file:2 line:81 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BP14 [get_ports {ch0_lpddr4_dq_b[9]}]
set_property src_info {type:SCOPED_XDC file:2 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dq26 [get_ports {ch0_lpddr4_dq_b[10]}]
set_property src_info {type:SCOPED_XDC file:2 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN15 [get_ports {ch0_lpddr4_dq_b[10]}]
set_property src_info {type:SCOPED_XDC file:2 line:85 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dq27 [get_ports {ch0_lpddr4_dq_b[11]}]
set_property src_info {type:SCOPED_XDC file:2 line:85 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM15 [get_ports {ch0_lpddr4_dq_b[11]}]
set_property src_info {type:SCOPED_XDC file:2 line:87 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dq28 [get_ports {ch0_lpddr4_dq_b[12]}]
set_property src_info {type:SCOPED_XDC file:2 line:87 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK14 [get_ports {ch0_lpddr4_dq_b[12]}]
set_property src_info {type:SCOPED_XDC file:2 line:89 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dq29 [get_ports {ch0_lpddr4_dq_b[13]}]
set_property src_info {type:SCOPED_XDC file:2 line:89 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL15 [get_ports {ch0_lpddr4_dq_b[13]}]
set_property src_info {type:SCOPED_XDC file:2 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dq30 [get_ports {ch0_lpddr4_dq_b[14]}]
set_property src_info {type:SCOPED_XDC file:2 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL14 [get_ports {ch0_lpddr4_dq_b[14]}]
set_property src_info {type:SCOPED_XDC file:2 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dq31 [get_ports {ch0_lpddr4_dq_b[15]}]
set_property src_info {type:SCOPED_XDC file:2 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN14 [get_ports {ch0_lpddr4_dq_b[15]}]
set_property src_info {type:SCOPED_XDC file:2 line:95 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dqs2_t [get_ports {ch0_lpddr4_dqs_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:97 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dqs3_t [get_ports {ch0_lpddr4_dqs_t_b[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:99 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dqs2_c [get_ports {ch0_lpddr4_dqs_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:99 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ15 [get_ports {ch0_lpddr4_dqs_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:99 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH15 [get_ports {ch0_lpddr4_dqs_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:101 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dqs3_c [get_ports {ch0_lpddr4_dqs_c_b[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:101 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM13 [get_ports {ch0_lpddr4_dqs_c_b[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:101 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL13 [get_ports {ch0_lpddr4_dqs_t_b[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:103 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_ca_b0 [get_ports {ch0_lpddr4_ca_b[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:103 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM6 [get_ports {ch0_lpddr4_ca_b[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:105 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_ca_b1 [get_ports {ch0_lpddr4_ca_b[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:105 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BP5 [get_ports {ch0_lpddr4_ca_b[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:107 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_ca_b2 [get_ports {ch0_lpddr4_ca_b[2]}]
set_property src_info {type:SCOPED_XDC file:2 line:107 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM4 [get_ports {ch0_lpddr4_ca_b[2]}]
set_property src_info {type:SCOPED_XDC file:2 line:109 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_ca_b3 [get_ports {ch0_lpddr4_ca_b[3]}]
set_property src_info {type:SCOPED_XDC file:2 line:109 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN5 [get_ports {ch0_lpddr4_ca_b[3]}]
set_property src_info {type:SCOPED_XDC file:2 line:111 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_ca_b4 [get_ports {ch0_lpddr4_ca_b[4]}]
set_property src_info {type:SCOPED_XDC file:2 line:111 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BP3 [get_ports {ch0_lpddr4_ca_b[4]}]
set_property src_info {type:SCOPED_XDC file:2 line:113 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_ca_b5 [get_ports {ch0_lpddr4_ca_b[5]}]
set_property src_info {type:SCOPED_XDC file:2 line:113 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN4 [get_ports {ch0_lpddr4_ca_b[5]}]
set_property src_info {type:SCOPED_XDC file:2 line:115 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_cs_b0 [get_ports {ch0_lpddr4_cs_b[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:115 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BP12 [get_ports {ch0_lpddr4_cs_b[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:116 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_ckb_t [get_ports {ch0_lpddr4_ck_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:117 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_ckb_c [get_ports {ch0_lpddr4_ck_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:117 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BP2 [get_ports {ch0_lpddr4_ck_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:117 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN3 [get_ports {ch0_lpddr4_ck_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:118 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_cke_b0 [get_ports {ch0_lpddr4_cke_b[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:118 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BP6 [get_ports {ch0_lpddr4_cke_b[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:119 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dmi2 [get_ports {ch0_lpddr4_dmi_b[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:119 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG11 [get_ports {ch0_lpddr4_dmi_b[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:121 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_dmi3 [get_ports {ch0_lpddr4_dmi_b[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:121 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN12 [get_ports {ch0_lpddr4_dmi_b[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:123 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_0_reset_n [get_ports {ch0_lpddr4_reset_n[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:123 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM7 [get_ports {ch0_lpddr4_reset_n[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:124 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dq0 [get_ports {ch1_lpddr4_dq_a[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:124 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AW20 [get_ports {ch1_lpddr4_dq_a[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:126 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dq1 [get_ports {ch1_lpddr4_dq_a[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:126 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AY20 [get_ports {ch1_lpddr4_dq_a[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:128 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dq2 [get_ports {ch1_lpddr4_dq_a[2]}]
set_property src_info {type:SCOPED_XDC file:2 line:128 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BA22 [get_ports {ch1_lpddr4_dq_a[2]}]
set_property src_info {type:SCOPED_XDC file:2 line:130 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dq3 [get_ports {ch1_lpddr4_dq_a[3]}]
set_property src_info {type:SCOPED_XDC file:2 line:130 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BB22 [get_ports {ch1_lpddr4_dq_a[3]}]
set_property src_info {type:SCOPED_XDC file:2 line:132 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dq4 [get_ports {ch1_lpddr4_dq_a[4]}]
set_property src_info {type:SCOPED_XDC file:2 line:132 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BA21 [get_ports {ch1_lpddr4_dq_a[4]}]
set_property src_info {type:SCOPED_XDC file:2 line:134 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dq5 [get_ports {ch1_lpddr4_dq_a[5]}]
set_property src_info {type:SCOPED_XDC file:2 line:134 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BB20 [get_ports {ch1_lpddr4_dq_a[5]}]
set_property src_info {type:SCOPED_XDC file:2 line:136 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dq6 [get_ports {ch1_lpddr4_dq_a[6]}]
set_property src_info {type:SCOPED_XDC file:2 line:136 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AW22 [get_ports {ch1_lpddr4_dq_a[6]}]
set_property src_info {type:SCOPED_XDC file:2 line:138 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dq7 [get_ports {ch1_lpddr4_dq_a[7]}]
set_property src_info {type:SCOPED_XDC file:2 line:138 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AY21 [get_ports {ch1_lpddr4_dq_a[7]}]
set_property src_info {type:SCOPED_XDC file:2 line:140 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dq8 [get_ports {ch1_lpddr4_dq_a[8]}]
set_property src_info {type:SCOPED_XDC file:2 line:140 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG9 [get_ports {ch1_lpddr4_dq_a[8]}]
set_property src_info {type:SCOPED_XDC file:2 line:142 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dq9 [get_ports {ch1_lpddr4_dq_a[9]}]
set_property src_info {type:SCOPED_XDC file:2 line:142 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF3 [get_ports {ch1_lpddr4_dq_a[9]}]
set_property src_info {type:SCOPED_XDC file:2 line:144 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dq10 [get_ports {ch1_lpddr4_dq_a[10]}]
set_property src_info {type:SCOPED_XDC file:2 line:144 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF2 [get_ports {ch1_lpddr4_dq_a[10]}]
set_property src_info {type:SCOPED_XDC file:2 line:146 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dq11 [get_ports {ch1_lpddr4_dq_a[11]}]
set_property src_info {type:SCOPED_XDC file:2 line:146 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF8 [get_ports {ch1_lpddr4_dq_a[11]}]
set_property src_info {type:SCOPED_XDC file:2 line:148 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dq12 [get_ports {ch1_lpddr4_dq_a[12]}]
set_property src_info {type:SCOPED_XDC file:2 line:148 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG7 [get_ports {ch1_lpddr4_dq_a[12]}]
set_property src_info {type:SCOPED_XDC file:2 line:150 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dq13 [get_ports {ch1_lpddr4_dq_a[13]}]
set_property src_info {type:SCOPED_XDC file:2 line:150 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF6 [get_ports {ch1_lpddr4_dq_a[13]}]
set_property src_info {type:SCOPED_XDC file:2 line:152 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dq14 [get_ports {ch1_lpddr4_dq_a[14]}]
set_property src_info {type:SCOPED_XDC file:2 line:152 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF4 [get_ports {ch1_lpddr4_dq_a[14]}]
set_property src_info {type:SCOPED_XDC file:2 line:154 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dq15 [get_ports {ch1_lpddr4_dq_a[15]}]
set_property src_info {type:SCOPED_XDC file:2 line:154 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG5 [get_ports {ch1_lpddr4_dq_a[15]}]
set_property src_info {type:SCOPED_XDC file:2 line:156 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dqs0_t [get_ports {ch1_lpddr4_dqs_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:158 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dqs1_t [get_ports {ch1_lpddr4_dqs_t_a[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:160 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dqs0_c [get_ports {ch1_lpddr4_dqs_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:160 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AY18 [get_ports {ch1_lpddr4_dqs_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:160 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AW19 [get_ports {ch1_lpddr4_dqs_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:162 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dqs1_c [get_ports {ch1_lpddr4_dqs_c_a[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:162 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF1 [get_ports {ch1_lpddr4_dqs_c_a[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:162 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BE1 [get_ports {ch1_lpddr4_dqs_t_a[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:164 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_ca_a0 [get_ports {ch1_lpddr4_ca_a[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:164 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BB17 [get_ports {ch1_lpddr4_ca_a[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:166 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_ca_a1 [get_ports {ch1_lpddr4_ca_a[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:166 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BA18 [get_ports {ch1_lpddr4_ca_a[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:168 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_ca_a2 [get_ports {ch1_lpddr4_ca_a[2]}]
set_property src_info {type:SCOPED_XDC file:2 line:168 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BD18 [get_ports {ch1_lpddr4_ca_a[2]}]
set_property src_info {type:SCOPED_XDC file:2 line:170 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_ca_a3 [get_ports {ch1_lpddr4_ca_a[3]}]
set_property src_info {type:SCOPED_XDC file:2 line:170 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BC17 [get_ports {ch1_lpddr4_ca_a[3]}]
set_property src_info {type:SCOPED_XDC file:2 line:172 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_ca_a4 [get_ports {ch1_lpddr4_ca_a[4]}]
set_property src_info {type:SCOPED_XDC file:2 line:172 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BC20 [get_ports {ch1_lpddr4_ca_a[4]}]
set_property src_info {type:SCOPED_XDC file:2 line:174 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_ca_a5 [get_ports {ch1_lpddr4_ca_a[5]}]
set_property src_info {type:SCOPED_XDC file:2 line:174 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BD21 [get_ports {ch1_lpddr4_ca_a[5]}]
set_property src_info {type:SCOPED_XDC file:2 line:176 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_cs_a0 [get_ports {ch1_lpddr4_cs_a[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:176 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BA15 [get_ports {ch1_lpddr4_cs_a[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:177 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_cka_t [get_ports {ch1_lpddr4_ck_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:178 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_cka_c [get_ports {ch1_lpddr4_ck_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:178 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BD19 [get_ports {ch1_lpddr4_ck_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:178 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BC18 [get_ports {ch1_lpddr4_ck_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:179 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_cke_a0 [get_ports {ch1_lpddr4_cke_a[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:179 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BC21 [get_ports {ch1_lpddr4_cke_a[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:180 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dmi0 [get_ports {ch1_lpddr4_dmi_a[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:180 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BA19 [get_ports {ch1_lpddr4_dmi_a[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:182 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dmi1 [get_ports {ch1_lpddr4_dmi_a[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:182 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF7 [get_ports {ch1_lpddr4_dmi_a[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:184 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dq16 [get_ports {ch1_lpddr4_dq_b[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:184 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR19 [get_ports {ch1_lpddr4_dq_b[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:186 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dq17 [get_ports {ch1_lpddr4_dq_b[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:186 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN17 [get_ports {ch1_lpddr4_dq_b[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:188 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dq18 [get_ports {ch1_lpddr4_dq_b[2]}]
set_property src_info {type:SCOPED_XDC file:2 line:188 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR15 [get_ports {ch1_lpddr4_dq_b[2]}]
set_property src_info {type:SCOPED_XDC file:2 line:190 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dq19 [get_ports {ch1_lpddr4_dq_b[3]}]
set_property src_info {type:SCOPED_XDC file:2 line:190 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AT19 [get_ports {ch1_lpddr4_dq_b[3]}]
set_property src_info {type:SCOPED_XDC file:2 line:192 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dq20 [get_ports {ch1_lpddr4_dq_b[4]}]
set_property src_info {type:SCOPED_XDC file:2 line:192 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR18 [get_ports {ch1_lpddr4_dq_b[4]}]
set_property src_info {type:SCOPED_XDC file:2 line:194 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dq21 [get_ports {ch1_lpddr4_dq_b[5]}]
set_property src_info {type:SCOPED_XDC file:2 line:194 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AT16 [get_ports {ch1_lpddr4_dq_b[5]}]
set_property src_info {type:SCOPED_XDC file:2 line:196 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dq22 [get_ports {ch1_lpddr4_dq_b[6]}]
set_property src_info {type:SCOPED_XDC file:2 line:196 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP17 [get_ports {ch1_lpddr4_dq_b[6]}]
set_property src_info {type:SCOPED_XDC file:2 line:198 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dq23 [get_ports {ch1_lpddr4_dq_b[7]}]
set_property src_info {type:SCOPED_XDC file:2 line:198 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AT20 [get_ports {ch1_lpddr4_dq_b[7]}]
set_property src_info {type:SCOPED_XDC file:2 line:200 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dq24 [get_ports {ch1_lpddr4_dq_b[8]}]
set_property src_info {type:SCOPED_XDC file:2 line:200 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG14 [get_ports {ch1_lpddr4_dq_b[8]}]
set_property src_info {type:SCOPED_XDC file:2 line:202 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dq25 [get_ports {ch1_lpddr4_dq_b[9]}]
set_property src_info {type:SCOPED_XDC file:2 line:202 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG15 [get_ports {ch1_lpddr4_dq_b[9]}]
set_property src_info {type:SCOPED_XDC file:2 line:204 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dq26 [get_ports {ch1_lpddr4_dq_b[10]}]
set_property src_info {type:SCOPED_XDC file:2 line:204 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF17 [get_ports {ch1_lpddr4_dq_b[10]}]
set_property src_info {type:SCOPED_XDC file:2 line:206 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dq27 [get_ports {ch1_lpddr4_dq_b[11]}]
set_property src_info {type:SCOPED_XDC file:2 line:206 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF14 [get_ports {ch1_lpddr4_dq_b[11]}]
set_property src_info {type:SCOPED_XDC file:2 line:208 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dq28 [get_ports {ch1_lpddr4_dq_b[12]}]
set_property src_info {type:SCOPED_XDC file:2 line:208 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BE13 [get_ports {ch1_lpddr4_dq_b[12]}]
set_property src_info {type:SCOPED_XDC file:2 line:210 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dq29 [get_ports {ch1_lpddr4_dq_b[13]}]
set_property src_info {type:SCOPED_XDC file:2 line:210 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG16 [get_ports {ch1_lpddr4_dq_b[13]}]
set_property src_info {type:SCOPED_XDC file:2 line:212 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dq30 [get_ports {ch1_lpddr4_dq_b[14]}]
set_property src_info {type:SCOPED_XDC file:2 line:212 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BE16 [get_ports {ch1_lpddr4_dq_b[14]}]
set_property src_info {type:SCOPED_XDC file:2 line:214 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dq31 [get_ports {ch1_lpddr4_dq_b[15]}]
set_property src_info {type:SCOPED_XDC file:2 line:214 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BE15 [get_ports {ch1_lpddr4_dq_b[15]}]
set_property src_info {type:SCOPED_XDC file:2 line:216 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dqs2_t [get_ports {ch1_lpddr4_dqs_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:218 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dqs3_t [get_ports {ch1_lpddr4_dqs_t_b[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:220 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dqs2_c [get_ports {ch1_lpddr4_dqs_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:220 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AT17 [get_ports {ch1_lpddr4_dqs_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:220 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR16 [get_ports {ch1_lpddr4_dqs_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:222 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dqs3_c [get_ports {ch1_lpddr4_dqs_c_b[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:222 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG12 [get_ports {ch1_lpddr4_dqs_c_b[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:222 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG13 [get_ports {ch1_lpddr4_dqs_t_b[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:224 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_ca_b0 [get_ports {ch1_lpddr4_ca_b[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:224 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU23 [get_ports {ch1_lpddr4_ca_b[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:226 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_ca_b1 [get_ports {ch1_lpddr4_ca_b[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:226 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV22 [get_ports {ch1_lpddr4_ca_b[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:228 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_ca_b2 [get_ports {ch1_lpddr4_ca_b[2]}]
set_property src_info {type:SCOPED_XDC file:2 line:228 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV19 [get_ports {ch1_lpddr4_ca_b[2]}]
set_property src_info {type:SCOPED_XDC file:2 line:230 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_ca_b3 [get_ports {ch1_lpddr4_ca_b[3]}]
set_property src_info {type:SCOPED_XDC file:2 line:230 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU21 [get_ports {ch1_lpddr4_ca_b[3]}]
set_property src_info {type:SCOPED_XDC file:2 line:232 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_ca_b4 [get_ports {ch1_lpddr4_ca_b[4]}]
set_property src_info {type:SCOPED_XDC file:2 line:232 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AT22 [get_ports {ch1_lpddr4_ca_b[4]}]
set_property src_info {type:SCOPED_XDC file:2 line:234 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_ca_b5 [get_ports {ch1_lpddr4_ca_b[5]}]
set_property src_info {type:SCOPED_XDC file:2 line:234 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU18 [get_ports {ch1_lpddr4_ca_b[5]}]
set_property src_info {type:SCOPED_XDC file:2 line:236 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_cs_b0 [get_ports {ch1_lpddr4_cs_b[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:236 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BB19 [get_ports {ch1_lpddr4_cs_b[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:237 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_ckb_t [get_ports {ch1_lpddr4_ck_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:238 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_ckb_c [get_ports {ch1_lpddr4_ck_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:238 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV21 [get_ports {ch1_lpddr4_ck_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:238 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU20 [get_ports {ch1_lpddr4_ck_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:239 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_cke_b0 [get_ports {ch1_lpddr4_cke_b[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:239 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV16 [get_ports {ch1_lpddr4_cke_b[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:240 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dmi2 [get_ports {ch1_lpddr4_dmi_b[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:240 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN16 [get_ports {ch1_lpddr4_dmi_b[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:242 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_dmi3 [get_ports {ch1_lpddr4_dmi_b[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:242 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BE14 [get_ports {ch1_lpddr4_dmi_b[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:244 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_1_reset_n [get_ports {ch1_lpddr4_reset_n[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:244 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL6 [get_ports {ch1_lpddr4_reset_n[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:245 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_clk1_n [get_ports sys_clk_n]
set_property src_info {type:SCOPED_XDC file:2 line:245 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports sys_clk_n]
set_property src_info {type:SCOPED_XDC file:2 line:246 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN lpddr4_clk1_p [get_ports sys_clk_p]
set_property src_info {type:SCOPED_XDC file:2 line:246 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK5 [get_ports sys_clk_n]
set_property src_info {type:SCOPED_XDC file:2 line:246 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK6 [get_ports sys_clk_p]
set_property src_info {type:SCOPED_XDC file:2 line:246 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports sys_clk_p]
