#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Dec 21 14:13:31 2019
# Process ID: 18064
# Current directory: C:/master/EmbeddedPRJ/MiniProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14832 C:\master\EmbeddedPRJ\MiniProject\MiniProject.xpr
# Log file: C:/master/EmbeddedPRJ/MiniProject/vivado.log
# Journal file: C:/master/EmbeddedPRJ/MiniProject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/master/EmbeddedPRJ/MiniProject/MiniProject.xpr
INFO: [Project 1-313] Project file moved from 'C:/ERTS_miniproject/E19_Embedded/MiniProject' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/led_ip_1.0/led_ip_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/led_ip_1.0/led_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0_0' generated file not found 'c:/master/EmbeddedPRJ/MiniProject/MiniProject.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/sim/libps7.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0_0' generated file not found 'c:/master/EmbeddedPRJ/MiniProject/MiniProject.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/sim/libps7.dll'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0_0' generated file not found 'c:/master/EmbeddedPRJ/MiniProject/MiniProject.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/sim/libremoteport.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0_0' generated file not found 'c:/master/EmbeddedPRJ/MiniProject/MiniProject.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/sim/libremoteport.dll'. Please regenerate to continue.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_led_ip_0_0

open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 832.117 ; gain = 51.277
update_compile_order -fileset sources_1
launch_sdk -workspace C:/master/EmbeddedPRJ/MiniProject/MiniProject.sdk -hwspec C:/master/EmbeddedPRJ/MiniProject/MiniProject.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/master/EmbeddedPRJ/MiniProject/MiniProject.sdk -hwspec C:/master/EmbeddedPRJ/MiniProject/MiniProject.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/master/EmbeddedPRJ/MiniProject/MiniProject.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:user:led_ip:1.0 - led_ip
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - buttons
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - switches
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - axi_bram_ctrl_0_bram
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/master/EmbeddedPRJ/MiniProject/MiniProject.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 877.961 ; gain = 43.434
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} CONFIG.PCW_SD0_GRP_CD_ENABLE {1} CONFIG.PCW_SD0_GRP_CD_IO {MIO 47}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
Wrote  : <C:/master/EmbeddedPRJ/MiniProject/MiniProject.srcs/sources_1/bd/system/system.bd> 
validate_bd_design
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
system_led_ip_0_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec 21 14:19:37 2019] Launched impl_1...
Run output will be captured here: C:/master/EmbeddedPRJ/MiniProject/MiniProject.runs/impl_1/runme.log
file copy -force C:/master/EmbeddedPRJ/MiniProject/MiniProject.runs/impl_1/system_wrapper.sysdef C:/master/EmbeddedPRJ/MiniProject/MiniProject.sdk/system_wrapper.hdf

