{"variants":[{"paths":["\/documentation\/vhdlmachines\/afterstatement\/!=(_:_:)"],"traits":[{"interfaceLanguage":"swift"}]}],"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"languages":["swift"],"tokens":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"!=","kind":"identifier"},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"text":"lhs","kind":"internalParam"},{"text":": ","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"rhs","kind":"internalParam"},{"text":": ","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"Bool","preciseIdentifier":"s:Sb","kind":"typeIdentifier"}]}]}],"metadata":{"externalID":"s:SQsE2neoiySbx_xtFZ::SYNTHESIZED::s:12VHDLMachines14AfterStatementV","extendedModule":"Swift","role":"symbol","roleHeading":"Operator","symbolKind":"op","modules":[{"relatedModules":["Swift"],"name":"VHDLMachines"}],"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"text":" ","kind":"text"},{"text":"!=","kind":"identifier"},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"preciseIdentifier":"s:Sb","text":"Bool","kind":"typeIdentifier"}],"title":"!=(_:_:)"},"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/AfterStatement","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/AfterStatement\/Equatable-Implementations"]]},"sections":[],"abstract":[{"type":"text","text":"Inherited from "},{"type":"codeVoice","code":"Equatable.!=(_:_:)"},{"type":"text","text":"."}],"schemaVersion":{"patch":0,"minor":3,"major":0},"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/AfterStatement\/!=(_:_:)"},"kind":"symbol","references":{"doc://VHDLMachines/documentation/VHDLMachines/AfterStatement":{"type":"topic","navigatorTitle":[{"kind":"identifier","text":"AfterStatement"}],"role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/AfterStatement","kind":"symbol","abstract":[{"type":"text","text":"An after statement found commonly on "},{"code":"LLFSM","type":"codeVoice"},{"type":"text","text":" transitions."}],"url":"\/documentation\/vhdlmachines\/afterstatement","title":"AfterStatement","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"AfterStatement"}]},"doc://VHDLMachines/documentation/VHDLMachines/AfterStatement/Equatable-Implementations":{"kind":"article","url":"\/documentation\/vhdlmachines\/afterstatement\/equatable-implementations","type":"topic","abstract":[],"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/AfterStatement\/Equatable-Implementations","role":"collectionGroup","title":"Equatable Implementations"},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/AfterStatement/!=(_:_:)":{"kind":"symbol","url":"\/documentation\/vhdlmachines\/afterstatement\/!=(_:_:)","type":"topic","abstract":[],"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/AfterStatement\/!=(_:_:)","role":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"!="},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":", "},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":") -> "},{"kind":"typeIdentifier","text":"Bool","preciseIdentifier":"s:Sb"}],"title":"!=(_:_:)"}}}