// Seed: 3040150024
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input logic id_4,
    output reg id_5,
    input id_6
);
  logic id_7;
  always begin
    id_5 <= id_4 | id_0;
  end
  defparam id_8 = 1;
  assign id_5 = id_3;
endmodule
`define pp_7 0
`default_nettype wire
