

================================================================
== Vitis HLS Report for 'multihart_ip'
================================================================
* Date:           Wed Aug 10 07:57:47 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        multihart_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  14.468 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                   |                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199  |multihart_ip_Pipeline_VITIS_LOOP_189_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     16|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |      256|    -|   15466|  29419|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    113|    -|
|Register         |        -|    -|     221|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      256|    0|   15687|  29548|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       91|    0|      14|     55|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+-------+-------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+-------+-------+-----+
    |control_s_axi_U                                    |control_s_axi                           |      256|   0|    390|    446|    0|
    |grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199  |multihart_ip_Pipeline_VITIS_LOOP_189_1  |        0|   0|  15076|  28973|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-------+-------+-----+
    |Total                                              |                                        |      256|   0|  15466|  29419|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |has_exited_V_1_fu_279_p2  |       xor|   0|  0|   2|           1|           2|
    |has_exited_V_2_fu_293_p2  |       xor|   0|  0|   2|           1|           2|
    |has_exited_V_3_fu_307_p2  |       xor|   0|  0|   2|           1|           2|
    |has_exited_V_4_fu_321_p2  |       xor|   0|  0|   2|           1|           2|
    |has_exited_V_5_fu_335_p2  |       xor|   0|  0|   2|           1|           2|
    |has_exited_V_6_fu_349_p2  |       xor|   0|  0|   2|           1|           2|
    |has_exited_V_7_fu_363_p2  |       xor|   0|  0|   2|           1|           2|
    |has_exited_V_fu_265_p2    |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  16|           8|          16|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         13|    1|         13|
    |start_pc_address0  |  48|          9|    3|         27|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 113|         22|    4|         40|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                       |  12|   0|   12|          0|
    |f_state_fetch_pc_V_54_reg_408                                   |  16|   0|   16|          0|
    |f_state_fetch_pc_V_55_reg_418                                   |  16|   0|   16|          0|
    |f_state_fetch_pc_V_56_reg_428                                   |  16|   0|   16|          0|
    |f_state_fetch_pc_V_57_reg_438                                   |  16|   0|   16|          0|
    |f_state_fetch_pc_V_58_reg_448                                   |  16|   0|   16|          0|
    |f_state_fetch_pc_V_59_reg_458                                   |  16|   0|   16|          0|
    |f_state_fetch_pc_V_60_reg_548                                   |  16|   0|   16|          0|
    |f_state_fetch_pc_V_reg_398                                      |  16|   0|   16|          0|
    |grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199_ap_start_reg  |   1|   0|    1|          0|
    |h_running_V_10_reg_498                                          |   1|   0|    1|          0|
    |h_running_V_11_reg_508                                          |   1|   0|    1|          0|
    |h_running_V_12_reg_518                                          |   1|   0|    1|          0|
    |h_running_V_13_reg_528                                          |   1|   0|    1|          0|
    |h_running_V_14_reg_538                                          |   1|   0|    1|          0|
    |h_running_V_8_reg_478                                           |   1|   0|    1|          0|
    |h_running_V_9_reg_488                                           |   1|   0|    1|          0|
    |h_running_V_reg_468                                             |   1|   0|    1|          0|
    |has_exited_V_1_reg_483                                          |   1|   0|    1|          0|
    |has_exited_V_2_reg_493                                          |   1|   0|    1|          0|
    |has_exited_V_3_reg_503                                          |   1|   0|    1|          0|
    |has_exited_V_4_reg_513                                          |   1|   0|    1|          0|
    |has_exited_V_5_reg_523                                          |   1|   0|    1|          0|
    |has_exited_V_6_reg_533                                          |   1|   0|    1|          0|
    |has_exited_V_7_reg_543                                          |   1|   0|    1|          0|
    |has_exited_V_reg_473                                            |   1|   0|    1|          0|
    |nbc_V_1_loc_fu_94                                               |  32|   0|   32|          0|
    |nbi_V_1_loc_fu_98                                               |  32|   0|   32|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 221|   0|  221|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_AWADDR   |   in|   20|       s_axi|       control|         array|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|         array|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|         array|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|         array|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|         array|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_ARADDR   |   in|   20|       s_axi|       control|         array|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|         array|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|         array|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  multihart_ip|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  multihart_ip|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  multihart_ip|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

