一、摘要： 
 
（一）計畫中文摘要。（五百字以內） 
關鍵詞:場效電晶體，微波元件 
本計劃重點旨在開發一種新式閘極結構，應用於場效電晶體俾使該元件具有高速操作
功效。該閘極結構具有的特點為： 
(1) 係一多層金屬疊層構成並作 Y型分佈，可充份降低極小線寬閘極金屬的寄生電阻，避免
RC時間延遲，提升操作速度; 
(2) 由於近絕緣的間隙壁(spacer)位於 Y型底部，柱條側壁，可形成汲-源極自動對準，增加
製成率及減少工程數外，亦加減少元件橫向尺寸及降低閘-源，閘-汲極間本體電阻，不但
避免不必要之功率損耗，亦可增加速度。其主要製作動點乃利用二段式等向性選擇蝕刻定
義閘極窗口，形成第一層閘極金屬，定義第二閘極窗口，形成第二層閘極金屬，蝕去近絕
緣晶膜，在上述閘極金屬疊下及側壁殘留該近絕緣晶膜間隙壁，自動對準形成汲源極金屬
於非合金化歐姆層(Non-alloyed ohmic contact)，同時亦在 Y型閘極上形成第三層閘極金
屬。本計劃除積極研發上述製程外，亦將探討該元件在高速、高頻電路之應用與模擬分析
並以之應用在產界 VLSI、ULSI製程技術與高速元件。 
 
(二)計畫英文摘要。（五百字以內） 
Keywords: field-effect transistor, microwave device 
    A new gate structure using in the high-speed field-effect transistor will be exploited in this 
project. The main features with the studied gate structure are: 
(1) Multi-metal Y-shaped pattern, which is used to reduce parasitic resistance as the line width is 
scaling and hence improve the RC delay time, enhance the operation speed.  
(2) Employment of undoped spacer under the Y-shaped gate allows the implement of self-aligned 
drain and source contacts. This processing technique could reduce the engineering step and 
provide device yield. Also, fabricated device exhibits high-speed and low power dissipation due 
to the reduced parasitic resistance. The processing key feature is the two-step isotropic selective 
etch. They include gate-window definition, first metal deposition; defining the second gate 
window, depositing the second gate metal, remove the material except that under Y-shaped gate 
metal and then self-aligning drain and source contacts. In addition to the development of 
multi-metal Y-shaped gate, the fabricated device using in the high-speed analog-digital circuits 
will be investigated with inclusion of theoretical analysis. 
 
 
(一)、V 型槽形成單金屬 Y型閘的技術研究：見圖一 
 
 
 
 
 
 
 
 
 
                   圖一                                    圖二 
 
(二)、雙 V型槽形成多層金屬 Y型閘極的技術研究：見圖二  
 
 
 
 
 
 
 
 
 
 
 
                  圖三                                  圖四 
 
(三)、自動對準技術發展：見圖三  
(四)、自動對準多層金屬 Y型閘極場效電晶體製作、測試分析：見圖四 
(五)、理論模擬：利用 SILVACO 軟體探討金屬與蝕刻犧牲層間電容、元件特性。 
 
五、參考文獻： 
[1] Alamo J A D and Mizutani T 1987 an In0.52Al0.48As/n+-In0.53Ga0.47As MISFET with a heavily doped channel IEEE 
Electron Device Lett. 8 534. 
[2] Kim B, Matyi R J, Wurtele M and Tserng H Q 1988 AlGaAs/InGaAs/GaAs quantum-well power MISFET at 
millimeter-wave frequencies IEEE Electron Device Lett. 9 610. 
[3] M.A. Haase, J. Qiu, J.M. Depuydt and H. Cheng, Appl. Phys. Lett., vol.59, p.1272, 1991. 
[4] Jeong D H, Jang K S, Lee J S, Jeong Y H and Kim B 1992 DC and AC characteristics of Al0.25Ga0.75As/GaAs 
quantum-well delta-doped channel FET grown by LP-MOCVD IEEE Electron Device Lett. 13 270. 
[5] Greenberg D R, Alamo J A D, Harbison J P and Florez L T 1991 A pseudomorphic AlGaAs/n+-InGaAs 
metal-insulator-doped channel FET for broad-band, larger-signal applications IEEE Electron Device Lett. 12 436. 
[6] Chan Y J and Yang M T 1995 Device linearity improvement by Al0.3Ga0.7As/n+-In0.2Ga0.8As heterostructure 
doped-channel FET’s IEEE Electron Devcie Lett. 16 33. 
[7] Lin Y S, Lu S S and Sun T P 1995 High-linearity high-current-drivability Ga0.51In0.49P/GaAs MISFET using 
Ga0.51In0.49P airbridge gate structure grown by GSMBE IEEE Electron Device Lett. 16 518. 
[8] Lour W S and Lia C Y 1998 Comparisons between mesa- and aribridge-gate AlGaAs/InGaAs doped-channel 
field-effect transistors Semicond. Sci. Technol. 13. 
[9] D. A. Figueredo, M. P. Zurakowski, S. S. Elliott, W. J. Anklam, and S. R. Sloan, “GaAs semiconductor-insulator 
field effect transistor with a planar-doped barrier gate,” Appl. Phys. Lett., vol.52, no.17, pp.1395-1397, 1988. 
GaAs 
GaAs 
InGaP 
Lgs Lgd 
InGaP 
GaAs 
GaAs
InGaP
i-InGaAs and doped channel 
n-InGaP Supplying layer 
Lgs Lgd 
GaAs buffer 
S.I. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
                                       Fig. 2 
 
   2、Fig. 2 (a)—(e)分別是蝕刻犧牲層高度相依之電晶體三端特性、轉換特性、轉導/電導/
電壓增益、頻率/電容以及電容係數。(f)—(h)圖則為蝕刻犧牲層寬度相依之電晶體轉
換特性、轉導/電導/電壓增益、頻率/電容。 
   3、詳細之理論機制、討論與重要結論請參酌 
 
(二)、多層金屬 Y型閘： 
   1、利用 InGaP/GaAs/InGaP三層磊晶膜之選擇性蝕刻出雙 V型槽。並就前揭蝕刻犧牲層
所扮演產生寄生電容之影響結論，完全去除閘金屬下晶膜。Fig. 3所示為完成 Y型閘
之 SEM圖，並顯示閘線寬之良好控制與均勻性。 
