#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Feb 25 17:40:33 2023
# Process ID: 18448
# Current directory: C:/Users/Hp/Desktop/Desktop/Education/Certification/Electronics Design/Verilog for an FPGA Engineer with Xilinx Vivado Design Suite/half_adder_1/half_adder_1.sim/sim_1/synth/func/xsim
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13888 C:\Users\Hp\Desktop\Desktop\Education\Certification\Electronics Design\Verilog for an FPGA Engineer with Xilinx Vivado Design Suite\half_adder_1\half_adder_1.sim\sim_1\synth\func\xsim\tb_func_synth.wdb
# Log file: C:/Users/Hp/Desktop/Desktop/Education/Certification/Electronics Design/Verilog for an FPGA Engineer with Xilinx Vivado Design Suite/half_adder_1/half_adder_1.sim/sim_1/synth/func/xsim/vivado.log
# Journal file: C:/Users/Hp/Desktop/Desktop/Education/Certification/Electronics Design/Verilog for an FPGA Engineer with Xilinx Vivado Design Suite/half_adder_1/half_adder_1.sim/sim_1/synth/func/xsim\vivado.jou
# Running On: DESKTOP-0BM3N1I, OS: Windows, CPU Frequency: 2712 MHz, CPU Physical cores: 2, Host memory: 8477 MB
#-----------------------------------------------------------
start_gui
open_wave_database {C:\Users\Hp\Desktop\Desktop\Education\Certification\Electronics Design\Verilog for an FPGA Engineer with Xilinx Vivado Design Suite\half_adder_1\half_adder_1.sim\sim_1\synth\func\xsim\tb_func_synth.wdb}
close_sim
