{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1603586298180 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1603586298180 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 24 21:38:18 2020 " "Processing started: Sat Oct 24 21:38:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1603586298180 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1603586298180 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AddWater -c AddWater " "Command: quartus_map --read_settings_files=on --write_settings_files=off AddWater -c AddWater" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1603586298180 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1603586298576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_addwater.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_addwater.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-tb_AddWater " "Found design unit 1: testbench-tb_AddWater" {  } { { "tb_AddWater.vhd" "" { Text "D:/altera/13.0sp1/AddWater/tb_AddWater.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603586299015 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "tb_AddWater.vhd" "" { Text "D:/altera/13.0sp1/AddWater/tb_AddWater.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603586299015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603586299015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addwater.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addwater.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddWater-rtl " "Found design unit 1: AddWater-rtl" {  } { { "AddWater.vhd" "" { Text "D:/altera/13.0sp1/AddWater/AddWater.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603586299019 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddWater " "Found entity 1: AddWater" {  } { { "AddWater.vhd" "" { Text "D:/altera/13.0sp1/AddWater/AddWater.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603586299019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603586299019 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AddWater " "Elaborating entity \"AddWater\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1603586299061 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ClothesLevel AddWater.vhd(20) " "VHDL Process Statement warning at AddWater.vhd(20): signal \"ClothesLevel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddWater.vhd" "" { Text "D:/altera/13.0sp1/AddWater/AddWater.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1603586299062 "|AddWater"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ClothesLevel AddWater.vhd(22) " "VHDL Process Statement warning at AddWater.vhd(22): signal \"ClothesLevel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddWater.vhd" "" { Text "D:/altera/13.0sp1/AddWater/AddWater.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1603586299062 "|AddWater"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ClothesLevel AddWater.vhd(24) " "VHDL Process Statement warning at AddWater.vhd(24): signal \"ClothesLevel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddWater.vhd" "" { Text "D:/altera/13.0sp1/AddWater/AddWater.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1603586299062 "|AddWater"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1603586299590 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1603586299859 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603586299859 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1603586299944 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1603586299944 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1603586299944 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1603586299944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1603586299987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 24 21:38:19 2020 " "Processing ended: Sat Oct 24 21:38:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1603586299987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1603586299987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1603586299987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1603586299987 ""}
