Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 74e48e614d6246e5b92e333cd4aabbaf --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot adder8_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.adder8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "adder8_tb_time_impl.sdf", for root module "adder8_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "adder8_tb_time_impl.sdf", for root module "adder8_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.adder8
Compiling module xil_defaultlib.adder8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot adder8_tb_time_impl
