#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x153105230 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x153106f00 .scope module, "code4_2_test" "code4_2_test" 3 1;
 .timescale 0 0;
v0x15311aca0_0 .var "I", 3 0;
v0x15311ad60_0 .net "Q", 1 0, v0x15311abe0_0;  1 drivers
S_0x153107070 .scope module, "u_code4_2" "code4_2" 3 6, 4 1 0, S_0x153106f00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "I";
    .port_info 1 /OUTPUT 2 "Q";
v0x15310ad80_0 .net "I", 3 0, v0x15311aca0_0;  1 drivers
v0x15311abe0_0 .var "Q", 1 0;
E_0x153105c80 .event anyedge, v0x15310ad80_0;
    .scope S_0x153107070;
T_0 ;
    %wait E_0x153105c80;
    %load/vec4 v0x15310ad80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x15311abe0_0, 0, 2;
    %jmp T_0.5;
T_0.0 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x15311abe0_0, 0, 2;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x15311abe0_0, 0, 2;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x15311abe0_0, 0, 2;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15311abe0_0, 0, 2;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x153106f00;
T_1 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x15311aca0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x15311aca0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x15311aca0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x15311aca0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x15311aca0_0, 0, 4;
    %delay 1, 0;
    %vpi_call/w 3 17 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x153106f00;
T_2 ;
    %vpi_call/w 3 21 "$dumpfile", "code4_2_wave.vcd" {0 0 0};
    %vpi_call/w 3 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x153106f00 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/Users/wr80340/WorkSpace/verilog/code4_2_test.v";
    "/Users/wr80340/WorkSpace/verilog/code4_2.v";
