/* Copyright (c) 2014 Wind River Systems, Inc.
 *
 * The right to copy, distribute, modify or otherwise make use
 * of this software may be licensed only pursuant to the terms
 * of an applicable Wind River license agreement.
 */

/* This file has been autogenerated by cafe-type2h(1). */

#ifndef CAFE_TYPE2H_HPC_ARM_CTXA9_TYPE_autogenerated_h
#define CAFE_TYPE2H_HPC_ARM_CTXA9_TYPE_autogenerated_h

#include <cafe/autogenerated/cafe.type.h>

#ifdef __cplusplus
extern "C" {
#endif

#define hpc_arm_cortex_a9_CID_WRITE_VT_DEF "S[hpc.arm_cortex_a9_CID_WRITE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Write context ID\"]]"
#define hpc_arm_cortex_a9_CID_WRITE_VT_REF "t[hpc.arm_cortex_a9_CID_WRITE]"

#define hpc_arm_cortex_a9_CLOCK_CYCLES_VT_DEF "S[hpc.arm_cortex_a9_CLOCK_CYCLES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Clock cycle count\"]]"
#define hpc_arm_cortex_a9_CLOCK_CYCLES_VT_REF "t[hpc.arm_cortex_a9_CLOCK_CYCLES]"

#define hpc_arm_cortex_a9_COHERENT_LINEFILL_HITS_VT_DEF "S[hpc.arm_cortex_a9_COHERENT_LINEFILL_HITS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Coherent linefill hit\"]]"
#define hpc_arm_cortex_a9_COHERENT_LINEFILL_HITS_VT_REF "t[hpc.arm_cortex_a9_COHERENT_LINEFILL_HITS]"

#define hpc_arm_cortex_a9_COHERENT_LINEFILL_MISS_VT_DEF "S[hpc.arm_cortex_a9_COHERENT_LINEFILL_MISS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Coherent linefill miss\"]]"
#define hpc_arm_cortex_a9_COHERENT_LINEFILL_MISS_VT_REF "t[hpc.arm_cortex_a9_COHERENT_LINEFILL_MISS]"

#define hpc_arm_cortex_a9_DATA_CACHE_VT_DEF "S[hpc.arm_cortex_a9_DATA_CACHE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Data cache access\"]]"
#define hpc_arm_cortex_a9_DATA_CACHE_VT_REF "t[hpc.arm_cortex_a9_DATA_CACHE]"

#define hpc_arm_cortex_a9_DATA_CACHE_DEPENDENT_STALL_CYCLES_VT_DEF "S[hpc.arm_cortex_a9_DATA_CACHE_DEPENDENT_STALL_CYCLES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Data cache dependent stall cycles\"]]"
#define hpc_arm_cortex_a9_DATA_CACHE_DEPENDENT_STALL_CYCLES_VT_REF "t[hpc.arm_cortex_a9_DATA_CACHE_DEPENDENT_STALL_CYCLES]"

#define hpc_arm_cortex_a9_DATA_CACHE_MISS_VT_DEF "S[hpc.arm_cortex_a9_DATA_CACHE_MISS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Data cache miss\"]]"
#define hpc_arm_cortex_a9_DATA_CACHE_MISS_VT_REF "t[hpc.arm_cortex_a9_DATA_CACHE_MISS]"

#define hpc_arm_cortex_a9_DATA_ENGINE_CLOCK_ENABLED_VT_DEF "S[hpc.arm_cortex_a9_DATA_ENGINE_CLOCK_ENABLED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Data engine clock enabled.\"]]"
#define hpc_arm_cortex_a9_DATA_ENGINE_CLOCK_ENABLED_VT_REF "t[hpc.arm_cortex_a9_DATA_ENGINE_CLOCK_ENABLED]"

#define hpc_arm_cortex_a9_DATA_EVICTION_VT_DEF "S[hpc.arm_cortex_a9_DATA_EVICTION,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Data eviction\"]]"
#define hpc_arm_cortex_a9_DATA_EVICTION_VT_REF "t[hpc.arm_cortex_a9_DATA_EVICTION]"

#define hpc_arm_cortex_a9_DATA_LINEFILL_VT_DEF "S[hpc.arm_cortex_a9_DATA_LINEFILL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Number of data linefills\"]]"
#define hpc_arm_cortex_a9_DATA_LINEFILL_VT_REF "t[hpc.arm_cortex_a9_DATA_LINEFILL]"

#define hpc_arm_cortex_a9_DATA_MICRO_TLB_MISS_VT_DEF "S[hpc.arm_cortex_a9_DATA_MICRO_TLB_MISS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Data micro TLB miss\"]]"
#define hpc_arm_cortex_a9_DATA_MICRO_TLB_MISS_VT_REF "t[hpc.arm_cortex_a9_DATA_MICRO_TLB_MISS]"

#define hpc_arm_cortex_a9_DATA_READ_VT_DEF "S[hpc.arm_cortex_a9_DATA_READ,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Data read\"]]"
#define hpc_arm_cortex_a9_DATA_READ_VT_REF "t[hpc.arm_cortex_a9_DATA_READ]"

#define hpc_arm_cortex_a9_DATA_TLB_ALLOCATION_VT_DEF "S[hpc.arm_cortex_a9_DATA_TLB_ALLOCATION,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Data TLB allocation\"]]"
#define hpc_arm_cortex_a9_DATA_TLB_ALLOCATION_VT_REF "t[hpc.arm_cortex_a9_DATA_TLB_ALLOCATION]"

#define hpc_arm_cortex_a9_DATA_WRITE_VT_DEF "S[hpc.arm_cortex_a9_DATA_WRITE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Data writes\"]]"
#define hpc_arm_cortex_a9_DATA_WRITE_VT_REF "t[hpc.arm_cortex_a9_DATA_WRITE]"

#define hpc_arm_cortex_a9_DMB_INST_VT_DEF "S[hpc.arm_cortex_a9_DMB_INST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DMB instructions\"]]"
#define hpc_arm_cortex_a9_DMB_INST_VT_REF "t[hpc.arm_cortex_a9_DMB_INST]"

#define hpc_arm_cortex_a9_DSB_INST_VT_DEF "S[hpc.arm_cortex_a9_DSB_INST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DSB instructions\"]]"
#define hpc_arm_cortex_a9_DSB_INST_VT_REF "t[hpc.arm_cortex_a9_DSB_INST]"

#define hpc_arm_cortex_a9_EXCEPTION_RETURN_VT_DEF "S[hpc.arm_cortex_a9_EXCEPTION_RETURN,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Exception return\"]]"
#define hpc_arm_cortex_a9_EXCEPTION_RETURN_VT_REF "t[hpc.arm_cortex_a9_EXCEPTION_RETURN]"

#define hpc_arm_cortex_a9_EXCEPTION_TAKEN_VT_DEF "S[hpc.arm_cortex_a9_EXCEPTION_TAKEN,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Exception taken\"]]"
#define hpc_arm_cortex_a9_EXCEPTION_TAKEN_VT_REF "t[hpc.arm_cortex_a9_EXCEPTION_TAKEN]"

#define hpc_arm_cortex_a9_EXTERNAL_INTERRUPT_VT_DEF "S[hpc.arm_cortex_a9_EXTERNAL_INTERRUPT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"External interrupts\"]]"
#define hpc_arm_cortex_a9_EXTERNAL_INTERRUPT_VT_REF "t[hpc.arm_cortex_a9_EXTERNAL_INTERRUPT]"

#define hpc_arm_cortex_a9_FLOATING_POINT_INST_VT_DEF "S[hpc.arm_cortex_a9_FLOATING_POINT_INST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Floating-point instructions\"]]"
#define hpc_arm_cortex_a9_FLOATING_POINT_INST_VT_REF "t[hpc.arm_cortex_a9_FLOATING_POINT_INST]"

#define hpc_arm_cortex_a9_INSTR_CACHE_MISS_VT_DEF "S[hpc.arm_cortex_a9_INSTR_CACHE_MISS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Instruction cache miss\"]]"
#define hpc_arm_cortex_a9_INSTR_CACHE_MISS_VT_REF "t[hpc.arm_cortex_a9_INSTR_CACHE_MISS]"

#define hpc_arm_cortex_a9_INSTR_MICRO_TLB_MISS_VT_DEF "S[hpc.arm_cortex_a9_INSTR_MICRO_TLB_MISS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Instruction micro TLB miss\"]]"
#define hpc_arm_cortex_a9_INSTR_MICRO_TLB_MISS_VT_REF "t[hpc.arm_cortex_a9_INSTR_MICRO_TLB_MISS]"

#define hpc_arm_cortex_a9_INST_CACHE_DEPENDENT_STALL_CYCLES_VT_DEF "S[hpc.arm_cortex_a9_INST_CACHE_DEPENDENT_STALL_CYCLES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Instruction cache dependent stall cycles\"]]"
#define hpc_arm_cortex_a9_INST_CACHE_DEPENDENT_STALL_CYCLES_VT_REF "t[hpc.arm_cortex_a9_INST_CACHE_DEPENDENT_STALL_CYCLES]"

#define hpc_arm_cortex_a9_INST_GO_THROUGH_REGISTER_RENAME_STAGE_VT_DEF "S[hpc.arm_cortex_a9_INST_GO_THROUGH_REGISTER_RENAME_STAGE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Instructions coming out of the core renaming stage\"]]"
#define hpc_arm_cortex_a9_INST_GO_THROUGH_REGISTER_RENAME_STAGE_VT_REF "t[hpc.arm_cortex_a9_INST_GO_THROUGH_REGISTER_RENAME_STAGE]"

#define hpc_arm_cortex_a9_INST_TLB_ALLOCATION_VT_DEF "S[hpc.arm_cortex_a9_INST_TLB_ALLOCATION,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Instruction TLB allocation\"]]"
#define hpc_arm_cortex_a9_INST_TLB_ALLOCATION_VT_REF "t[hpc.arm_cortex_a9_INST_TLB_ALLOCATION]"

#define hpc_arm_cortex_a9_INTEGAR_CLOCK_ENABLED_VT_DEF "S[hpc.arm_cortex_a9_INTEGAR_CLOCK_ENABLED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Integer clock enabled.\"]]"
#define hpc_arm_cortex_a9_INTEGAR_CLOCK_ENABLED_VT_REF "t[hpc.arm_cortex_a9_INTEGAR_CLOCK_ENABLED]"

#define hpc_arm_cortex_a9_ISB_INST_VT_DEF "S[hpc.arm_cortex_a9_ISB_INST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ISB instructions\"]]"
#define hpc_arm_cortex_a9_ISB_INST_VT_REF "t[hpc.arm_cortex_a9_ISB_INST]"

#define hpc_arm_cortex_a9_ISSUE_IS_EMPTY_VT_DEF "S[hpc.arm_cortex_a9_ISSUE_IS_EMPTY,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Issue is empty\"]]"
#define hpc_arm_cortex_a9_ISSUE_IS_EMPTY_VT_REF "t[hpc.arm_cortex_a9_ISSUE_IS_EMPTY]"

#define hpc_arm_cortex_a9_ISSUE_NOT_DISPATCH_ANY_INST_VT_DEF "S[hpc.arm_cortex_a9_ISSUE_NOT_DISPATCH_ANY_INST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Issue does not dispatch any instruction\"]]"
#define hpc_arm_cortex_a9_ISSUE_NOT_DISPATCH_ANY_INST_VT_REF "t[hpc.arm_cortex_a9_ISSUE_NOT_DISPATCH_ANY_INST]"

#define hpc_arm_cortex_a9_JAVA_BYTECODE_VT_DEF "S[hpc.arm_cortex_a9_JAVA_BYTECODE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Java bytecode execute\"]]"
#define hpc_arm_cortex_a9_JAVA_BYTECODE_VT_REF "t[hpc.arm_cortex_a9_JAVA_BYTECODE]"

#define hpc_arm_cortex_a9_JAZELLE_BACKWARD_BRANCHES_VT_DEF "S[hpc.arm_cortex_a9_JAZELLE_BACKWARD_BRANCHES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Jazelle backward branches executed\"]]"
#define hpc_arm_cortex_a9_JAZELLE_BACKWARD_BRANCHES_VT_REF "t[hpc.arm_cortex_a9_JAZELLE_BACKWARD_BRANCHES]"

#define hpc_arm_cortex_a9_LD_OR_ST_INST_VT_DEF "S[hpc.arm_cortex_a9_LD_OR_ST_INST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Load or Store Instructions.\"]]"
#define hpc_arm_cortex_a9_LD_OR_ST_INST_VT_REF "t[hpc.arm_cortex_a9_LD_OR_ST_INST]"

#define hpc_arm_cortex_a9_MAIN_EXECUTION_UNIT_INST_VT_DEF "S[hpc.arm_cortex_a9_MAIN_EXECUTION_UNIT_INST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Main execution unit instructions\"]]"
#define hpc_arm_cortex_a9_MAIN_EXECUTION_UNIT_INST_VT_REF "t[hpc.arm_cortex_a9_MAIN_EXECUTION_UNIT_INST]"

#define hpc_arm_cortex_a9_MAIN_TLB_MISS_STALL_CYCLES_VT_DEF "S[hpc.arm_cortex_a9_MAIN_TLB_MISS_STALL_CYCLES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Main TLB miss stall cycles\"]]"
#define hpc_arm_cortex_a9_MAIN_TLB_MISS_STALL_CYCLES_VT_REF "t[hpc.arm_cortex_a9_MAIN_TLB_MISS_STALL_CYCLES]"

#define hpc_arm_cortex_a9_MEM_UNALIGNED_ACCESS_VT_DEF "S[hpc.arm_cortex_a9_MEM_UNALIGNED_ACCESS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Unaligned load or store\"]]"
#define hpc_arm_cortex_a9_MEM_UNALIGNED_ACCESS_VT_REF "t[hpc.arm_cortex_a9_MEM_UNALIGNED_ACCESS]"

#define hpc_arm_cortex_a9_NEON_INST_VT_DEF "S[hpc.arm_cortex_a9_NEON_INST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"NEON instructions\"]]"
#define hpc_arm_cortex_a9_NEON_INST_VT_REF "t[hpc.arm_cortex_a9_NEON_INST]"

#define hpc_arm_cortex_a9_NEON_SIMD_CLOCK_ENABLED_VT_DEF "S[hpc.arm_cortex_a9_NEON_SIMD_CLOCK_ENABLED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"NEON SIMD clock enabled\"]]"
#define hpc_arm_cortex_a9_NEON_SIMD_CLOCK_ENABLED_VT_REF "t[hpc.arm_cortex_a9_NEON_SIMD_CLOCK_ENABLED]"

#define hpc_arm_cortex_a9_PC_BRANCH_MIS_PRED_VT_DEF "S[hpc.arm_cortex_a9_PC_BRANCH_MIS_PRED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Branch mispredicted or not predicted\"]]"
#define hpc_arm_cortex_a9_PC_BRANCH_MIS_PRED_VT_REF "t[hpc.arm_cortex_a9_PC_BRANCH_MIS_PRED]"

#define hpc_arm_cortex_a9_PC_BRANCH_PRED_VT_DEF "S[hpc.arm_cortex_a9_PC_BRANCH_PRED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Predictable branches\"]]"
#define hpc_arm_cortex_a9_PC_BRANCH_PRED_VT_REF "t[hpc.arm_cortex_a9_PC_BRANCH_PRED]"

#define hpc_arm_cortex_a9_PC_IMM_BRANCH_VT_DEF "S[hpc.arm_cortex_a9_PC_IMM_BRANCH,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Immediate branch\"]]"
#define hpc_arm_cortex_a9_PC_IMM_BRANCH_VT_REF "t[hpc.arm_cortex_a9_PC_IMM_BRANCH]"

#define hpc_arm_cortex_a9_PC_WRITE_VT_DEF "S[hpc.arm_cortex_a9_PC_WRITE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Software change of the PC\"]]"
#define hpc_arm_cortex_a9_PC_WRITE_VT_REF "t[hpc.arm_cortex_a9_PC_WRITE]"

#define hpc_arm_cortex_a9_PLE_CACHE_LINE_REQ_VT_DEF "S[hpc.arm_cortex_a9_PLE_CACHE_LINE_REQ,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PLE cache line request completed\"]]"
#define hpc_arm_cortex_a9_PLE_CACHE_LINE_REQ_VT_REF "t[hpc.arm_cortex_a9_PLE_CACHE_LINE_REQ]"

#define hpc_arm_cortex_a9_PLE_CACHE_LINE_SKIP_VT_DEF "S[hpc.arm_cortex_a9_PLE_CACHE_LINE_SKIP,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PLE cache line request skipped\"]]"
#define hpc_arm_cortex_a9_PLE_CACHE_LINE_SKIP_VT_REF "t[hpc.arm_cortex_a9_PLE_CACHE_LINE_SKIP]"

#define hpc_arm_cortex_a9_PLE_FIFO_FLUSH_VT_DEF "S[hpc.arm_cortex_a9_PLE_FIFO_FLUSH,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PLE FIFO flush\"]]"
#define hpc_arm_cortex_a9_PLE_FIFO_FLUSH_VT_REF "t[hpc.arm_cortex_a9_PLE_FIFO_FLUSH]"

#define hpc_arm_cortex_a9_PLE_FIFO_OVERFLOW_VT_DEF "S[hpc.arm_cortex_a9_PLE_FIFO_OVERFLOW,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PLE FIFO overflow\"]]"
#define hpc_arm_cortex_a9_PLE_FIFO_OVERFLOW_VT_REF "t[hpc.arm_cortex_a9_PLE_FIFO_OVERFLOW]"

#define hpc_arm_cortex_a9_PLE_REQ_VT_DEF "S[hpc.arm_cortex_a9_PLE_REQ,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PLE request completed\"]]"
#define hpc_arm_cortex_a9_PLE_REQ_VT_REF "t[hpc.arm_cortex_a9_PLE_REQ]"

#define hpc_arm_cortex_a9_PLE_REQ_PROGRAMMED_VT_DEF "S[hpc.arm_cortex_a9_PLE_REQ_PROGRAMMED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PLE request programmed\"]]"
#define hpc_arm_cortex_a9_PLE_REQ_PROGRAMMED_VT_REF "t[hpc.arm_cortex_a9_PLE_REQ_PROGRAMMED]"

#define hpc_arm_cortex_a9_PREDICTABLE_FUNCTION_RETURNS_VT_DEF "S[hpc.arm_cortex_a9_PREDICTABLE_FUNCTION_RETURNS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Predictable function returns\"]]"
#define hpc_arm_cortex_a9_PREDICTABLE_FUNCTION_RETURNS_VT_REF "t[hpc.arm_cortex_a9_PREDICTABLE_FUNCTION_RETURNS]"

#define hpc_arm_cortex_a9_PREFETCHER_LINEFILL_VT_DEF "S[hpc.arm_cortex_a9_PREFETCHER_LINEFILL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Number of prefetcher linefills\"]]"
#define hpc_arm_cortex_a9_PREFETCHER_LINEFILL_VT_REF "t[hpc.arm_cortex_a9_PREFETCHER_LINEFILL]"

#define hpc_arm_cortex_a9_PREFETCH_CACHE_LINE_HITS_VT_DEF "S[hpc.arm_cortex_a9_PREFETCH_CACHE_LINE_HITS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Number of hits in prefetched cache lines\"]]"
#define hpc_arm_cortex_a9_PREFETCH_CACHE_LINE_HITS_VT_REF "t[hpc.arm_cortex_a9_PREFETCH_CACHE_LINE_HITS]"

#define hpc_arm_cortex_a9_PROCEESSOR_STALL_DATA_MAIN_TLB_MISS_VT_DEF "S[hpc.arm_cortex_a9_PROCEESSOR_STALL_DATA_MAIN_TLB_MISS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Processor stalled because of data side main TLB miss\"]]"
#define hpc_arm_cortex_a9_PROCEESSOR_STALL_DATA_MAIN_TLB_MISS_VT_REF "t[hpc.arm_cortex_a9_PROCEESSOR_STALL_DATA_MAIN_TLB_MISS]"

#define hpc_arm_cortex_a9_PROCEESSOR_STALL_DATA_MICRO_TLB_MISS_VT_DEF "S[hpc.arm_cortex_a9_PROCEESSOR_STALL_DATA_MICRO_TLB_MISS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Processor stalled because of data micro TLB miss\"]]"
#define hpc_arm_cortex_a9_PROCEESSOR_STALL_DATA_MICRO_TLB_MISS_VT_REF "t[hpc.arm_cortex_a9_PROCEESSOR_STALL_DATA_MICRO_TLB_MISS]"

#define hpc_arm_cortex_a9_PROCEESSOR_STALL_DMB_VT_DEF "S[hpc.arm_cortex_a9_PROCEESSOR_STALL_DMB,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Processor stalled because of DMB\"]]"
#define hpc_arm_cortex_a9_PROCEESSOR_STALL_DMB_VT_REF "t[hpc.arm_cortex_a9_PROCEESSOR_STALL_DMB]"

#define hpc_arm_cortex_a9_PROCEESSOR_STALL_INST_MAIN_TLB_MISS_VT_DEF "S[hpc.arm_cortex_a9_PROCEESSOR_STALL_INST_MAIN_TLB_MISS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Processor stalled because of instruction side main TLB miss\"]]"
#define hpc_arm_cortex_a9_PROCEESSOR_STALL_INST_MAIN_TLB_MISS_VT_REF "t[hpc.arm_cortex_a9_PROCEESSOR_STALL_INST_MAIN_TLB_MISS]"

#define hpc_arm_cortex_a9_PROCEESSOR_STALL_INST_MICRO_TLB_MISS_VT_DEF "S[hpc.arm_cortex_a9_PROCEESSOR_STALL_INST_MICRO_TLB_MISS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Processor stalled because of instruction micro TLB miss\"]]"
#define hpc_arm_cortex_a9_PROCEESSOR_STALL_INST_MICRO_TLB_MISS_VT_REF "t[hpc.arm_cortex_a9_PROCEESSOR_STALL_INST_MICRO_TLB_MISS]"

#define hpc_arm_cortex_a9_PROCEESSOR_STALL_PLD_VT_DEF "S[hpc.arm_cortex_a9_PROCEESSOR_STALL_PLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Processor stalls because of PLDs.\"]]"
#define hpc_arm_cortex_a9_PROCEESSOR_STALL_PLD_VT_REF "t[hpc.arm_cortex_a9_PROCEESSOR_STALL_PLD]"

#define hpc_arm_cortex_a9_PROCEESSOR_STALL_WRITE_MEMORY_VT_DEF "S[hpc.arm_cortex_a9_PROCEESSOR_STALL_WRITE_MEMORY,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Processor stalled because of a write to memory\"]]"
#define hpc_arm_cortex_a9_PROCEESSOR_STALL_WRITE_MEMORY_VT_REF "t[hpc.arm_cortex_a9_PROCEESSOR_STALL_WRITE_MEMORY]"

#define hpc_arm_cortex_a9_SECOND_EXECUTION_UNIT_INST_VT_DEF "S[hpc.arm_cortex_a9_SECOND_EXECUTION_UNIT_INST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Second execution unit instructions\"]]"
#define hpc_arm_cortex_a9_SECOND_EXECUTION_UNIT_INST_VT_REF "t[hpc.arm_cortex_a9_SECOND_EXECUTION_UNIT_INST]"

#define hpc_arm_cortex_a9_STREX_FAILED_VT_DEF "S[hpc.arm_cortex_a9_STREX_FAILED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"STREX failed\"]]"
#define hpc_arm_cortex_a9_STREX_FAILED_VT_REF "t[hpc.arm_cortex_a9_STREX_FAILED]"

#define hpc_arm_cortex_a9_STREX_PASSED_VT_DEF "S[hpc.arm_cortex_a9_STREX_PASSED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"STREX passed\"]]"
#define hpc_arm_cortex_a9_STREX_PASSED_VT_REF "t[hpc.arm_cortex_a9_STREX_PASSED]"

#define hpc_arm_cortex_a9_SW_INCR_VT_DEF "S[hpc.arm_cortex_a9_SW_INCR,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Software Increment\"]]"
#define hpc_arm_cortex_a9_SW_INCR_VT_REF "t[hpc.arm_cortex_a9_SW_INCR]"

#define hpc_arm_cortex_a9_SW_JAVA_BYTECODE_VT_DEF "S[hpc.arm_cortex_a9_SW_JAVA_BYTECODE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Software Java bytecode executed\"]]"
#define hpc_arm_cortex_a9_SW_JAVA_BYTECODE_VT_REF "t[hpc.arm_cortex_a9_SW_JAVA_BYTECODE]"

#define HPC_ARM_CTXA9_TYPE_ALL_VT_DEFS \
	hpc_arm_cortex_a9_CID_WRITE_VT_DEF \
	hpc_arm_cortex_a9_CLOCK_CYCLES_VT_DEF \
	hpc_arm_cortex_a9_COHERENT_LINEFILL_HITS_VT_DEF \
	hpc_arm_cortex_a9_COHERENT_LINEFILL_MISS_VT_DEF \
	hpc_arm_cortex_a9_DATA_CACHE_VT_DEF \
	hpc_arm_cortex_a9_DATA_CACHE_DEPENDENT_STALL_CYCLES_VT_DEF \
	hpc_arm_cortex_a9_DATA_CACHE_MISS_VT_DEF \
	hpc_arm_cortex_a9_DATA_ENGINE_CLOCK_ENABLED_VT_DEF \
	hpc_arm_cortex_a9_DATA_EVICTION_VT_DEF \
	hpc_arm_cortex_a9_DATA_LINEFILL_VT_DEF \
	hpc_arm_cortex_a9_DATA_MICRO_TLB_MISS_VT_DEF \
	hpc_arm_cortex_a9_DATA_READ_VT_DEF \
	hpc_arm_cortex_a9_DATA_TLB_ALLOCATION_VT_DEF \
	hpc_arm_cortex_a9_DATA_WRITE_VT_DEF \
	hpc_arm_cortex_a9_DMB_INST_VT_DEF \
	hpc_arm_cortex_a9_DSB_INST_VT_DEF \
	hpc_arm_cortex_a9_EXCEPTION_RETURN_VT_DEF \
	hpc_arm_cortex_a9_EXCEPTION_TAKEN_VT_DEF \
	hpc_arm_cortex_a9_EXTERNAL_INTERRUPT_VT_DEF \
	hpc_arm_cortex_a9_FLOATING_POINT_INST_VT_DEF \
	hpc_arm_cortex_a9_INSTR_CACHE_MISS_VT_DEF \
	hpc_arm_cortex_a9_INSTR_MICRO_TLB_MISS_VT_DEF \
	hpc_arm_cortex_a9_INST_CACHE_DEPENDENT_STALL_CYCLES_VT_DEF \
	hpc_arm_cortex_a9_INST_GO_THROUGH_REGISTER_RENAME_STAGE_VT_DEF \
	hpc_arm_cortex_a9_INST_TLB_ALLOCATION_VT_DEF \
	hpc_arm_cortex_a9_INTEGAR_CLOCK_ENABLED_VT_DEF \
	hpc_arm_cortex_a9_ISB_INST_VT_DEF \
	hpc_arm_cortex_a9_ISSUE_IS_EMPTY_VT_DEF \
	hpc_arm_cortex_a9_ISSUE_NOT_DISPATCH_ANY_INST_VT_DEF \
	hpc_arm_cortex_a9_JAVA_BYTECODE_VT_DEF \
	hpc_arm_cortex_a9_JAZELLE_BACKWARD_BRANCHES_VT_DEF \
	hpc_arm_cortex_a9_LD_OR_ST_INST_VT_DEF \
	hpc_arm_cortex_a9_MAIN_EXECUTION_UNIT_INST_VT_DEF \
	hpc_arm_cortex_a9_MAIN_TLB_MISS_STALL_CYCLES_VT_DEF \
	hpc_arm_cortex_a9_MEM_UNALIGNED_ACCESS_VT_DEF \
	hpc_arm_cortex_a9_NEON_INST_VT_DEF \
	hpc_arm_cortex_a9_NEON_SIMD_CLOCK_ENABLED_VT_DEF \
	hpc_arm_cortex_a9_PC_BRANCH_MIS_PRED_VT_DEF \
	hpc_arm_cortex_a9_PC_BRANCH_PRED_VT_DEF \
	hpc_arm_cortex_a9_PC_IMM_BRANCH_VT_DEF \
	hpc_arm_cortex_a9_PC_WRITE_VT_DEF \
	hpc_arm_cortex_a9_PLE_CACHE_LINE_REQ_VT_DEF \
	hpc_arm_cortex_a9_PLE_CACHE_LINE_SKIP_VT_DEF \
	hpc_arm_cortex_a9_PLE_FIFO_FLUSH_VT_DEF \
	hpc_arm_cortex_a9_PLE_FIFO_OVERFLOW_VT_DEF \
	hpc_arm_cortex_a9_PLE_REQ_VT_DEF \
	hpc_arm_cortex_a9_PLE_REQ_PROGRAMMED_VT_DEF \
	hpc_arm_cortex_a9_PREDICTABLE_FUNCTION_RETURNS_VT_DEF \
	hpc_arm_cortex_a9_PREFETCHER_LINEFILL_VT_DEF \
	hpc_arm_cortex_a9_PREFETCH_CACHE_LINE_HITS_VT_DEF \
	hpc_arm_cortex_a9_PROCEESSOR_STALL_DATA_MAIN_TLB_MISS_VT_DEF \
	hpc_arm_cortex_a9_PROCEESSOR_STALL_DATA_MICRO_TLB_MISS_VT_DEF \
	hpc_arm_cortex_a9_PROCEESSOR_STALL_DMB_VT_DEF \
	hpc_arm_cortex_a9_PROCEESSOR_STALL_INST_MAIN_TLB_MISS_VT_DEF \
	hpc_arm_cortex_a9_PROCEESSOR_STALL_INST_MICRO_TLB_MISS_VT_DEF \
	hpc_arm_cortex_a9_PROCEESSOR_STALL_PLD_VT_DEF \
	hpc_arm_cortex_a9_PROCEESSOR_STALL_WRITE_MEMORY_VT_DEF \
	hpc_arm_cortex_a9_SECOND_EXECUTION_UNIT_INST_VT_DEF \
	hpc_arm_cortex_a9_STREX_FAILED_VT_DEF \
	hpc_arm_cortex_a9_STREX_PASSED_VT_DEF \
	hpc_arm_cortex_a9_SW_INCR_VT_DEF \
	hpc_arm_cortex_a9_SW_JAVA_BYTECODE_VT_DEF \

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif
