

//Setup for EQ filters
/*
float32_t rec_EQ_Band1_state[];
float32_t rec_EQ_Band2_state[];
float32_t rec_EQ_Band3_state[];
float32_t rec_EQ_Band4_state[];
float32_t rec_EQ_Band5_state[];
float32_t rec_EQ_Band6_state[];
float32_t rec_EQ_Band7_state[];
float32_t rec_EQ_Band8_state[];
float32_t rec_EQ_Band9_state[];
float32_t rec_EQ_Band10_state[];
float32_t rec_EQ_Band11_state[];
float32_t rec_EQ_Band12_state[];
float32_t rec_EQ_Band13_state[];
float32_t rec_EQ_Band14_state[];

float32_t EQ1_float_buffer_L[];
float32_t EQ2_float_buffer_L[];
float32_t EQ3_float_buffer_L[];
float32_t EQ4_float_buffer_L[];
float32_t EQ5_float_buffer_L[];
float32_t EQ6_float_buffer_L[];
float32_t EQ7_float_buffer_L[];
float32_t EQ8_float_buffer_L[];
float32_t EQ9_float_buffer_L[];
float32_t EQ10_float_buffer_L[];
float32_t EQ11_float_buffer_L[];
float32_t EQ12_float_buffer_L[];
float32_t EQ13_float_buffer_L[];
float32_t EQ14_float_buffer_L[];

float32_t FIR_Hilbert_coeffs90[];
float32_t FIR_Hilbert_coeffs0[];

float32_t EQ_Band1_state[];
float32_t EQ_Band2_state[];
float32_t EQ_Band3_state[];
float32_t EQ_Band4_state[];
float32_t EQ_Band5_state[];
float32_t EQ_Band6_state[];
float32_t EQ_Band7_state[];
float32_t EQ_Band8_state[];
float32_t EQ_Band9_state[];
float32_t EQ_Band10_state[];
float32_t EQ_Band11_state[];
float32_t EQ_Band12_state[];
float32_t EQ_Band13_state[];
float32_t EQ_Band14_state[];

//EQ filter instances
arm_biquad_cascade_df2T_instance_f32 S1_Rec;
arm_biquad_cascade_df2T_instance_f32 S2_Rec;
arm_biquad_cascade_df2T_instance_f32 S3_Rec;
arm_biquad_cascade_df2T_instance_f32 S4_Rec;
arm_biquad_cascade_df2T_instance_f32 S5_Rec;
arm_biquad_cascade_df2T_instance_f32 S6_Rec;
arm_biquad_cascade_df2T_instance_f32 S7_Rec;
arm_biquad_cascade_df2T_instance_f32 S8_Rec;
arm_biquad_cascade_df2T_instance_f32 S9_Rec;
arm_biquad_cascade_df2T_instance_f32 S10_Rec;
arm_biquad_cascade_df2T_instance_f32 S11_Rec;
arm_biquad_cascade_df2T_instance_f32 S12_Rec;
arm_biquad_cascade_df2T_instance_f32 S13_Rec;
arm_biquad_cascade_df2T_instance_f32 S14_Rec;

// ================= start  AFP 10-02-22 ===========
arm_biquad_cascade_df2T_instance_f32 S1_Xmt;
arm_biquad_cascade_df2T_instance_f32 S2_Xmt;
arm_biquad_cascade_df2T_instance_f32 S3_Xmt;
arm_biquad_cascade_df2T_instance_f32 S4_Xmt;
arm_biquad_cascade_df2T_instance_f32 S5_Xmt;
arm_biquad_cascade_df2T_instance_f32 S6_Xmt;
arm_biquad_cascade_df2T_instance_f32 S7_Xmt;
arm_biquad_cascade_df2T_instance_f32 S8_Xmt;
arm_biquad_cascade_df2T_instance_f32 S9_Xmt;
arm_biquad_cascade_df2T_instance_f32 S10_Xmt;
arm_biquad_cascade_df2T_instance_f32 S11_Xmt;
arm_biquad_cascade_df2T_instance_f32 S12_Xmt;
arm_biquad_cascade_df2T_instance_f32 S13_Xmt;
arm_biquad_cascade_df2T_instance_f32 S14_Xmt;
*/
