/*
 * Copyright (c) 2009-2018 ARM Limited. All rights reserved.
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the License); you may
 * not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 * http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an AS IS BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 * @fileLCM32F039.h
 * @brief    CMSIS HeaderFile
 * @version  V0.4.44
 * @date14-04-2021
 * @noteGenerated by SVDConv V3.3.25 on Tuesday, 30.04.2019 11:27:59
 * from File 'LCM32F039.svd',
 * last modified on Tuesday, 30.04.2019 03:20:44
 */

/** @addtogroup
 * @{
 */

/** @addtogroup LCM32F039
 * @{
 */

#ifndef LCM32F039_H
#define LCM32F039_H

#ifdef __cplusplus
extern "C"
{
#endif

    /** @addtogroup Configuration_of_CMSIS
     * @{
     */

    /* =========================================================================================================================== */
    /* ================Interrupt Number Definition================ */
    /* =========================================================================================================================== */

    typedef enum
    {
        /* =======================================  ARM Cortex-M0 Specific Interrupt Numbers  ======================================== */
        Reset_IRQn = -15,          /*!< -15  Reset Vector, invoked on Power up and warm reset    */
        NonMaskableInt_IRQn = -14, /*!< -14  Non maskable Interrupt, cannot be stopped or preempted*/
        HardFault_IRQn = -13,      /*!< -13  Hard Fault, all classes of Fault   */
        SVCall_IRQn = -5,          /*!< -5 System Service Call via SVC instruction*/
        PendSV_IRQn = -2,          /*!< -2 Pendable request for system service  */
        SysTick_IRQn = -1,         /*!< -1 System Tick Timer*/
        /* =========================================  LCM32F039 Specific Interrupt Numbers  ========================================== */
        WWDG_IRQn = 0,         /*!< 0  WWDG Interrupt vector*/
        EXTI16_LVD_IRQn = 1,   /*!< 1  EXTI16_LVD Interrupt*/
        WT_IRQn = 2,           /*!< 2  EXTI17_18 Interrupt*/
        EFLS_IRQn = 3,         /*!< 3  falsh controller interrupt.*/
        CHIPCTRL_IRQn = 4,     /*!< 4  CHIPCTRL_Handler().*/
        EXTI0_1_IRQn = 5,      /*!< 5  exti line from 0 to 1.*/
        EXTI2_3_IRQn = 6,      /*!< 6  exti line from 2 to 3.*/
        EXTI4_15_IRQn = 7,     /*!< 7  exti line from 4 to 15.*/
        LCD_ACMP0_2_IRQn = 8,  /*!< 15 exti line from 19 to 21 */
        DMAC_CH0_IRQn = 9,     /*!< 9  DMAC_CH0 ISR*/
        DMAC_CH1_2_IRQn = 10,  /*!< 10 DMAC_CH1_2 ISR*/
        DMAC_CH3_IRQn = 11,    /*!< 11 DMAC_CH3 ISR*/
        ADC_IRQn = 12,         /*!< 12 ADC_Handler() */
        TIM1_NON_CC_IRQn = 13, /*!< 13 TIM1_NON_CC*/
        TIM1_CC_IRQn = 14,     /*!< 14 TIM1_CC*/
        TIM2_IRQn = 15,        /*!< 15 tim2 interrupt*/
        TIM3_IRQn = 16,        /*!< 16 tim3 interrupt*/
        DAC0_1_IRQn = 17,      /*!< 17 tim6 interrupt*/

        TIM14_IRQn = 19, /*!< 19 tim14 interrupt*/
        TIM15_IRQn = 20, /*!< 20 tim15 interrupt*/
        TIM16_IRQn = 21, /*!< 21 tim16 interrupt*/
        TIM17_IRQn = 22, /*!< 22 tim17 interrupt*/
        I2C0_IRQn = 23,  /*!< 23 I2C0 Interrupt vector*/

        SPI0_IRQn = 25,  /*!< 25 SPI0*/
        SPI2_IRQn = 26,  /*!< 25 SPI2*/
        UART0_IRQn = 27, /*!< 27 UART0 Interrupt vecto*/
        UART1_IRQn = 28, /*!< 28 uart1 interrupt*/
        UART3_IRQn = 29, /*!< 29 uart3 interrupt*/
        DIV_IRQn = 31,   /*!< 31 DIV interrupt*/
    } IRQn_Type;

    typedef enum
    {
        RESET = 0,
        SET = !RESET
    } FlagStatus,
        ITStatus;
    typedef enum
    {
        FALSE = 0,
        TRUE = !FALSE
    } bool;

    typedef enum
    {
        DISABLE = 0,
        ENABLE = !DISABLE
    } FunctionalState;
#define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))

    typedef enum
    {
        ERROR = 0,
        SUCCESS = !ERROR
    } ErrorStatus;

/* =========================================================================================================================== */
/* ================Processor and Core Peripheral Section================ */
/* =========================================================================================================================== */

/* ===========================  Configuration of the ARM Cortex-M0 Processor and Core Peripherals  =========================== */
#define __CM0_REV 0x0100U        /*!< CM0 Core Revision*/
#define __NVIC_PRIO_BITS 2       /*!< Number of Bits used for Priority Levels*/
#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used*/
#define __MPU_PRESENT 1          /*!< MPU present*/
#define __FPU_PRESENT 0          /*!< FPU present*/

    /** @} */ /* End of group Configuration_of_CMSIS */

#include "core_cm0.h" /*!< ARM Cortex-M0 processor and core peripherals*/
    //#include "system_LCM32F039.h"  /*!< LCM32F039 System*/

#ifndef __IM /*!< Fallback for older CMSIS versions*/
#define __IM __I
#endif
#ifndef __OM /*!< Fallback for older CMSIS versions*/
#define __OM __O
#endif
#ifndef __IOM /*!< Fallback for older CMSIS versions*/
#define __IOM __IO
#endif

/* ========================================  Start of section using anonymous unions  ======================================== */
#if defined(__CC_ARM)
#pragma push
#pragma anon_unions
#elif defined(__ICCARM__)
#pragma language = extended
#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
#pragma clang diagnostic push
#pragma clang diagnostic ignored "-Wc11-extensions"
#pragma clang diagnostic ignored "-Wreserved-id-macro"
#pragma clang diagnostic ignored "-Wgnu-anonymous-struct"
#pragma clang diagnostic ignored "-Wnested-anon-types"
#elif defined(__GNUC__)
/* anonymous unions are enabled by default */
#elif defined(__TMS470__)
/* anonymous unions are enabled by default */
#elif defined(__TASKING__)
#pragma warning 586
#elif defined(__CSMC__)
/* anonymous unions are enabled by default */
#else
#warning Not supported compiler type
#endif

    /* =========================================================================================================================== */
    /* ================ Device Specific Peripheral Section  ================ */
    /* =========================================================================================================================== */

    /** @addtogroup Device_Peripheral_peripherals
     * @{
     */

    /* =========================================================================================================================== */
    /* ================    UART0    ================ */
    /* =========================================================================================================================== */

    /**
     * @brief Universal asynchronous receiver transmitter (UART0)
     */

    typedef struct
    { /*!< (@ 0x40014000) UART0 Structure */

        union
        {
            __IOM uint32_t DR; /*!< (@ 0x00000000) Data Register*/

            struct
            {
                __IOM uint32_t DATA : 8; /*!< [7..0] Receive OR Transmit data character */
                __IOM uint32_t FE : 1;   /*!< [8..8] Framing error.    */
                __IOM uint32_t PE : 1;   /*!< [9..9] Parity error */
                __IOM uint32_t BE : 1;   /*!< [10..10] Break error*/
                __IOM uint32_t OE : 1;   /*!< [11..11] Overrun error   */
            } DR_b;
        };

        union
        {
            __IOM uint32_t RSR; /*!< (@ 0x00000004) Receive Status Register/Error Clear Register */
            struct
            {
                __IOM uint32_t FE : 1; /*!< [0..0] Framing error.    */
                __IOM uint32_t PE : 1; /*!< [1..1] Parity error */
                __IOM uint32_t BE : 1; /*!< [2..2] Break error  */
                __IOM uint32_t OE : 1; /*!< [3..3] Overrun error*/
            } RSR_b;
        };
        __IM uint32_t RESERVED[4];

        union
        {
            __IM uint32_t FR; /*!< (@ 0x00000018) Flag Register  */

            struct
            {
                __IM uint32_t CTS : 1; /*!< [0..0] Clear to send*/
                __IM uint32_t : 2;
                __IM uint32_t BUSY : 1; /*!< [3..3] UART busy    */
                __IM uint32_t RXFE : 1; /*!< [4..4] Receive FIFO empty*/
                __IM uint32_t TXFF : 1; /*!< [5..5] Transmit FIFO full*/
                __IM uint32_t RXFF : 1; /*!< [6..6] Receive FIFO full */
                __IM uint32_t TXFE : 1; /*!< [7..7] Transmit FIFO empty    */
            } FR_b;
        };
        __IM uint32_t RESERVED1[2];

        union
        {
            __IOM uint32_t IBRD; /*!< (@ 0x00000024) Integer Baud Rate Register */

            struct
            {
                __IOM uint32_t BAUD_DIVINT : 16; /*!< [15..0] The integer baud rate divisor.  */
            } IBRD_b;
        };

        union
        {
            __IOM uint32_t FBRD; /*!< (@ 0x00000028) Fractional Baud Rate Register   */

            struct
            {
                __IOM uint32_t BAUD_DIVFRAC : 6; /*!< [5..0] The fractional baud rate divisor.*/
            } FBRD_b;
        };

        union
        {
            __IOM uint32_t LCR; /*!< (@ 0x0000002C) Line Control Register    */

            struct
            {
                __IOM uint32_t BRK : 1;  /*!< [0..0] Send break   */
                __IOM uint32_t PEN : 1;  /*!< [1..1] Parity enable*/
                __IOM uint32_t EPS : 1;  /*!< [2..2] Even parity select*/
                __IOM uint32_t STP2 : 1; /*!< [3..3] Two stop bits select   */
                __IOM uint32_t FEN : 1;  /*!< [4..4] Enable FIFOs */
                __IOM uint32_t WLEN : 2; /*!< [6..5] Word length. */
                __IOM uint32_t SPS : 1;  /*!< [7..7] Stick parity select    */
            } LCR_b;
        };

        union
        {
            __IOM uint32_t CR; /*!< (@ 0x00000030) Control Register    */

            struct
            {
                __IOM uint32_t UARTEN : 1; /*!< [0..0] UART enable  */
                __IOM uint32_t SIREN : 1;  /*!< [1..1]   */
                __IOM uint32_t SIRLP : 1;  /*!< [2..2]   */
                __IM uint32_t : 1;
                __IOM uint32_t LINEN : 1; /*!< [4..4]   */
                __IOM uint32_t TXP : 1;   /*!< [5..5]   */
                __IOM uint32_t RXP : 1;   /*!< [6..6]   */
                __IOM uint32_t LBE : 1;   /*!< [7..7] Loopback enable   */
                __IOM uint32_t TXE : 1;   /*!< [8..8] Transmit enable   */
                __IOM uint32_t RXE : 1;   /*!< [9..9] Receive enable.   */
                __IM uint32_t : 1;
                __IOM uint32_t RTS : 1; /*!< [11..11] Request to send */
                __IM uint32_t : 2;
                __IOM uint32_t RTSEn : 1; /*!< [14..14] RTS hardware flow control enable */
                __IOM uint32_t CTSEn : 1; /*!< [15..15] CTS hardware flow control enable */
            } CR_b;
        };

        union
        {
            __IOM uint32_t IFLS; /*!< (@ 0x00000034) Interrupt FIFO Level Select Register */

            struct
            {
                __IOM uint32_t TXIFLSEL : 3; /*!< [2..0] Transmit interrupt FIFO level select. T */
                __IOM uint32_t RXIFLSEL : 3; /*!< [5..3] Receive interrupt FIFO level select*/
            } IFLS_b;
        };

        union
        {
            __IOM uint32_t IMSC; /*!< (@ 0x00000038) Interrupt Mask Set/Clear Register    */

            struct
            {
                __IM uint32_t : 1;
                __IOM uint32_t CTSIM : 1; /*!< [1..1] nUARTCTS modem interrupt mask. chip not support    parpare */
                __IM uint32_t : 2;
                __IOM uint32_t RXIM : 1; /*!< [4..4] Receive interrupt mask.*/
                __IOM uint32_t TXIM : 1; /*!< [5..5] Transmit interrupt mask.    */
                __IOM uint32_t RTIM : 1; /*!< [6..6] Receive timeout interrupt mask   */
                __IOM uint32_t FEIM : 1; /*!< [7..7] Framing error interrupt mask. .   */
                __IM uint32_t PEIM : 1;  /*!< [8..8] Parity error interrupt mask. */
                __IM uint32_t BEIM : 1;  /*!< [9..9] Break error interrupt mask.   			 */
                __IOM uint32_t OEIM : 1; /*!< [10..10] Overrun error interrupt mask.  */
                __IM uint32_t : 1;
                __IOM uint32_t LINIM : 1; /*!< [12..12] */
            } IMSC_b;
        };

        union
        {
            __IM uint32_t RIS; /*!< (@ 0x0000003C) Raw Interrupt Status Register   */

            struct
            {
                __IM uint32_t : 1;
                __IM uint32_t CTSRIS : 1; /*!< [1..1] nUARTCTS modem interrupt status.    chip not support    parpare  */
                __IM uint32_t : 2;
                __IM uint32_t RXRIS : 1; /*!< [4..4] Receive interrupt status    */
                __IM uint32_t TXRIS : 1; /*!< [5..5] Transmit interrupt status   */
                __IM uint32_t RTRIS : 1; /*!< [6..6] Receive timeout interrupt status */
                __IM uint32_t FERIS : 1; /*!< [7..7] Framing error interrupt status   */
                __IM uint32_t PERIS : 1; /*!< [8..8] Parity error interrupt status.   */
                __IM uint32_t BERIS : 1; /*!< [9..9] Break error interrupt mask  */
                __IM uint32_t OERIS : 1; /*!< [10..10] Overrun error interrupt status */
                __IM uint32_t : 1;
                __IOM uint32_t LINRIS : 1; /*!< [12..12] */
            } RIS_b;
        };

        union
        {
            __IM uint32_t MIS; /*!< (@ 0x00000040) Masked Interrupt Status Register*/

            struct
            {
                __IM uint32_t : 1;
                __IM uint32_t CTSMIS : 1; /*!< [1..1] nUARTCTS modem masked interrupt statuschip not support    parpare    */
                __IM uint32_t : 2;
                __IM uint32_t RXMIS : 1; /*!< [4..4] Receive masked interrupt status. */
                __IM uint32_t TXMIS : 1; /*!< [5..5] Transmit masked interrupt status */
                __IM uint32_t RTMIS : 1; /*!< [6..6] Receive timeout masked interrupt status.*/
                __IM uint32_t FEMIS : 1; /*!< [7..7] Framing error masked interrupt status   */
                __IM uint32_t PEMIS : 1; /*!< [8..8] Parity error masked interrupt status    */
                __IM uint32_t BEMIS : 1; /*!< [9..9] Break error masked interrupt status*/
                __IM uint32_t OEMIS : 1; /*!< [10..10] Overrun error masked interrupt status.*/
                __IM uint32_t : 1;
                __IOM uint32_t LINMIS : 1; /*!< [12..12] */
            } MIS_b;
        };

        union
        {
            __OM uint32_t ICR; /*!< (@ 0x00000044) Interrupt Clear Register */

            struct
            {
                __IM uint32_t : 1;
                __OM uint32_t CTSIC : 1; /*!< [1..1] nUARTCTS modem interrupt clear   chip not support    parpare    */
                __IM uint32_t : 2;
                __OM uint32_t RXIC : 1; /*!< [4..4] Receive interrupt clear*/
                __OM uint32_t TXIC : 1; /*!< [5..5] Transmit interrupt clear.   */
                __OM uint32_t RTIC : 1; /*!< [6..6] Receive timeout interrupt clear  */
                __OM uint32_t FEIC : 1; /*!< [7..7] Framing error interrupt clear.   */
                __OM uint32_t PEIC : 1; /*!< [8..8] PEIC  */
                __OM uint32_t BEIC : 1; /*!< [9..9] Break error interrupt clear */
                __OM uint32_t OEIC : 1; /*!< [10..10] Overrun error interrupt clear  */
                __IM uint32_t : 1;
                __IOM uint32_t LINIC : 1; /*!< [12..12] */
            } ICR_b;
        };

        union
        {
            __IOM uint32_t DMACR; /*!< (@ 0x00000048) DMA Control Register*/

            struct
            {
                __IOM uint32_t RXDMAE : 1;   /*!< [0..0] Receive DMA enable*/
                __IOM uint32_t TXDMAE : 1;   /*!< [1..1] Transmit DMA enable    */
                __IOM uint32_t DMAONERR : 1; /*!< [2..2] DMA on error.*/
            } DMACR_b;
        };
    } UART0_Type; /*!< Size = 76 (0x4c)    */

    /* =========================================================================================================================== */
    /* ================    I2C0================ */
    /* =========================================================================================================================== */

    /**
     * @brief I2C communication interface (I2C0)
     */

    typedef struct
    { /*!< (@ 0x40013000) I2C0 Structure */

        union
        {
            __IOM uint32_t CON; /*!< (@ 0x00000000) I2C Control    */

            struct
            {
                __IOM uint32_t MST_MODE : 1;       /*!< [0..0] MST_MODE  */
                __IOM uint32_t SPEED : 2;          /*!< [2..1] SPEED */
                __IOM uint32_t CON_10ADDR_SLV : 1; /*!< [3..3] 10ADDR_SLV*/
                __IM uint32_t CON_10ADDR_MAS : 1;  /*!< [4..4] 10ADDR_MAS    */
                __IOM uint32_t RESTEN : 1;         /*!< [5..5] RESTEN*/
                __IOM uint32_t SLVDIS : 1;         /*!< [6..6] SLVDIS  */
                __IOM uint32_t SDIAD : 1;          /*!< [7..7] SDIAD   */
                __IOM uint32_t TXEC : 1;           /*!< [8..8] TXEC*/
                __IOM uint32_t RFFHC : 1;          /*!< [9..9] RFFHC  */
                __IOM uint32_t SDIMA : 1;          /*!< [10..10] SDIMA   */
            } CON_b;
        };

        union
        {
            __IOM uint32_t TAR; /*!< (@ 0x00000004) I2C Target Address  */

            struct
            {
                __IOM uint32_t IC_TAR : 10;        /*!< [9..0] IC_TAR*/
                __IOM uint32_t GC_STR : 1;         /*!< [10..10] GC_OR_START*/
                __IOM uint32_t SPECIAL : 1;        /*!< [11..11] SPECIAL    */
                __IOM uint32_t TAR_10ADDR_MAS : 1; /*!< [12..12] 10ADDR_MAS  */
            } TAR_b;
        };

        union
        {
            __IOM uint32_t SAR; /*!< (@ 0x00000008) I2C Slave Address   */

            struct
            {
                __IOM uint32_t IC_SAR : 10; /*!< [9..0] IC_SAR*/
            } SAR_b;
        };
        __IM uint32_t RESERVED;
        union
        {
            __IOM uint32_t DATACMD; /*!< (@ 0x00000010) I2C Rx/Tx Data Buffer and Command    */

            struct
            {
                __IOM uint32_t DAT : 8;     /*!< [7..0] DAT   */
                __IOM uint32_t CMD : 1;     /*!< [8..8] CMD   */
                __IOM uint32_t STOP : 1;    /*!< [9..9] STOP  */
                __IOM uint32_t RESTART : 1; /*!< [10..10] RESTART    */
                __IOM uint32_t FDB : 1;     /*!< [11..11] FIRST_DATA_BYTE */
            } DATACMD_b;
        };

        union
        {
            __IOM uint32_t SSHCNT; /*!< (@ 0x00000014) Standard speed I2C Clock SCL High Count   */

            struct
            {
                __IOM uint32_t SS_SCL_HCNT : 16; /*!< [15..0] SS_SCL_HCNT   */
            } SSHCNT_b;
        };

        union
        {
            __IOM uint32_t SSLCNT; /*!< (@ 0x00000018) Standard speed I2C Clock SCL High Count   */

            struct
            {
                __IOM uint32_t SS_SCL_LCNT : 16; /*!< [15..0] SS_SCL_LCNT   */
            } SSLCNT_b;
        };

        union
        {
            __IOM uint32_t FSHCNT; /*!< (@ 0x0000001C) Fast Mode and Fast Mode Plus I2C Clock SCL*/

            struct
            {
                __IOM uint32_t FS_SCL_HCNT : 16; /*!< [15..0] The fractional baud rate divisor. */
            } FSHCNT_b;
        };

        union
        {
            __IOM uint32_t FSLCNT; /*!< (@ 0x00000020) Fast Mode and Fast Mode Plus I2C Clock SCL*/

            struct
            {
                __IOM uint32_t FS_SCL_LCNT : 16; /*!< [15..0] The fractional baud rate divisor. */
            } FSLCNT_b;
        };
        __IM uint32_t RESERVED1[2];
        union
        {
            __IM uint32_t INTRSTAT; /*!< (@ 0x0000002C) I2C Interrupt Status*/

            struct
            {
                __IM uint32_t R_RX_UNDER : 1;    /*!< [0..0] R_RX_UNDER   */
                __IM uint32_t R_RX_OVER : 1;     /*!< [1..1] R_RX_OVER    */
                __IM uint32_t R_RX_FULL : 1;     /*!< [2..2] R_RX_FULL    */
                __IM uint32_t R_TX_OVER : 1;     /*!< [3..3] R_TX_OVER    */
                __IM uint32_t R_TX_EMPTY : 1;    /*!< [4..4] R_TX_EMPTY   */
                __IM uint32_t R_RD_REQ : 1;      /*!< [5..5] R_RD_REQ*/
                __IM uint32_t R_TX_ABRT : 1;     /*!< [6..6] R_TX_ABRT    */
                __IM uint32_t R_RX_DONE : 1;     /*!< [7..7] R_RX_DONE    */
                __IM uint32_t R_ACTIVITY : 1;    /*!< [8..8] R_ACTIVITY   */
                __IM uint32_t R_STOP_DET : 1;    /*!< [9..9] R_STOP_DET   */
                __IM uint32_t R_START_DET : 1;   /*!< [10..10] R_START_DET*/
                __IM uint32_t R_GEN_CALL : 1;    /*!< [11..11] R_GEN_CALL */
                __IM uint32_t R_RESTART_DET : 1; /*!< [12..12] R_RESTART_DET   */
                __IM uint32_t R_MST_ON_HOLD : 1; /*!< [13..13] R_MST_ON_HOLD   */
            } INTRSTAT_b;
        };

        union
        {
            __IOM uint32_t INTRMASK; /*!< (@ 0x00000030) I2C Interrupt Mask  */

            struct
            {
                __IOM uint32_t M_RX_UNDER : 1;    /*!< [0..0] M_RX_UNDER   */
                __IOM uint32_t M_RX_OVER : 1;     /*!< [1..1] M_RX_OVER    */
                __IOM uint32_t M_RX_FULL : 1;     /*!< [2..2] M_RX_FULL    */
                __IOM uint32_t M_TX_OVER : 1;     /*!< [3..3] M_TX_OVER    */
                __IOM uint32_t M_TX_EMPTY : 1;    /*!< [4..4] M_TX_EMPTY   */
                __IOM uint32_t M_RD_REQ : 1;      /*!< [5..5] M_RD_REQ*/
                __IOM uint32_t M_TX_ABRT : 1;     /*!< [6..6] M_TX_ABRT    */
                __IOM uint32_t M_RX_DONE : 1;     /*!< [7..7] M_RX_DONE    */
                __IOM uint32_t M_ACTIVITY : 1;    /*!< [8..8] M_ACTIVITY   */
                __IOM uint32_t M_STOP_DET : 1;    /*!< [9..9] M_STOP_DET   */
                __IOM uint32_t M_START_DET : 1;   /*!< [10..10] M_START_DET*/
                __IOM uint32_t M_GEN_CALL : 1;    /*!< [11..11] M_GEN_CALL */
                __IOM uint32_t M_RESTART_DET : 1; /*!< [12..12] M_RESTART_DET   */
                __IOM uint32_t M_MST_ON_HOLD : 1; /*!< [13..13] M_MST_ON_HOLD   */
            } INTRMASK_b;
        };

        union
        {
            __IM uint32_t RAWINTRSTAT; /*!< (@ 0x00000034) I2C Raw Interrupt Status */

            struct
            {
                __IM uint32_t RX_UNDER : 1;    /*!< [0..0] RX_UNDER*/
                __IM uint32_t RX_OVER : 1;     /*!< [1..1] RX_OVER */
                __IM uint32_t RX_FULL : 1;     /*!< [2..2] RX_FULL */
                __IM uint32_t TX_OVER : 1;     /*!< [3..3] TX_OVER */
                __IM uint32_t TX_EMPTY : 1;    /*!< [4..4] TX_EMPTY*/
                __IM uint32_t RD_REQ : 1;      /*!< [5..5] RD_REQ*/
                __IM uint32_t TX_ABRT : 1;     /*!< [6..6] TX_ABRT */
                __IM uint32_t RX_DONE : 1;     /*!< [7..7] RX_DONE */
                __IM uint32_t ACTIVITY : 1;    /*!< [8..8] ACTIVITY*/
                __IM uint32_t STOP_DET : 1;    /*!< [9..9] STOP_DET*/
                __IM uint32_t START_DET : 1;   /*!< [10..10] START_DET  */
                __IM uint32_t GEN_CALL : 1;    /*!< [11..11] GEN_CALL   */
                __IM uint32_t RESTART_DET : 1; /*!< [12..12] RESTART_DET*/
                __IM uint32_t MST_ON_HOLD : 1; /*!< [13..13] MST_ON_HOLD*/
            } RAWINTRSTAT_b;
        };

        union
        {
            __IOM uint32_t RXTL; /*!< (@ 0x00000038) I2C Receive FIFO Threshold */

            struct
            {
                __IOM uint32_t RX_TL : 2; /*!< [2..0] Receive FIFO Threshold Level*/
            } RXTL_b;
        };

        union
        {
            __IOM uint32_t TXTL; /*!< (@ 0x0000003C) I2C Transmit FIFO Threshold*/

            struct
            {
                __IOM uint32_t TX_TL : 2; /*!< [2..0] Transmit FIFO Threshold Level    */
            } TXTL_b;
        };

        union
        {
            __IM uint32_t CLRINTR; /*!< (@ 0x00000040) Clear Combined and Individual Interrupts  */

            struct
            {
                __IM uint32_t CLR_INTR : 1; /*!< [0..0] CLR_INTR*/
            } CLRINTR_b;
        };

        union
        {
            __IM uint32_t CLRRXUNDER; /*!< (@ 0x00000044) Clear RX_UNDER Interrupt */

            struct
            {
                __IM uint32_t CLR_RX_UNDER : 1; /*!< [0..0] CLR_RX_UNDER */
            } CLRRXUNDER_b;
        };

        union
        {
            __IM uint32_t CLRRXOVER; /*!< (@ 0x00000048) RX_OVER Interrupt   */

            struct
            {
                __IM uint32_t CLR_RX_OVER : 1; /*!< [0..0] CLR_RX_OVER  */
            } CLRRXOVER_b;
        };

        union
        {
            __IM uint32_t CLRTXOVER; /*!< (@ 0x0000004C) Clear TX_OVER Interrupt  */

            struct
            {
                __IM uint32_t CLR_TX_OVER : 1; /*!< [0..0] CLR_TX_OVER  */
            } CLRTXOVER_b;
        };

        union
        {
            __IM uint32_t CLRRDREQ; /*!< (@ 0x00000050) Clear RD_REQ Interrupt   */

            struct
            {
                __IM uint32_t CLR_RD_REQ : 1; /*!< [0..0] CLR_RD_REQ   */
            } CLRRDREQ_b;
        };

        union
        {
            __IM uint32_t CLRTXABRT; /*!< (@ 0x00000054) Clear TX_ABRT Interrupt  */

            struct
            {
                __IM uint32_t CLR_TX_ABRT : 1; /*!< [0..0] CLR_TX_ABRT  */
            } CLRTXABRT_b;
        };

        union
        {
            __IM uint32_t CLRRXDONE; /*!< (@ 0x00000058) Clear RX_DONE Interrupt  */

            struct
            {
                __IM uint32_t CLR_RX_DONE : 1; /*!< [0..0] CLR_RX_DONE  */
            } CLRRXDONE_b;
        };

        union
        {
            __IM uint32_t CLRACTIVITY; /*!< (@ 0x0000005C) Clear ACTIVITY Interrupt */

            struct
            {
                __IM uint32_t CLR_ACTIVITY : 1; /*!< [0..0] CLR_ACTIVITY */
            } CLRACTIVITY_b;
        };

        union
        {
            __IM uint32_t CLRSTOP_DET; /*!< (@ 0x00000060) Clear STOP_DET Interrupt */

            struct
            {
                __IM uint32_t CLR_STOP_DET : 1; /*!< [0..0] CLR_STOP_DET */
            } CLRSTOP_DET_b;
        };

        union
        {
            __IM uint32_t CLRSTARTDET; /*!< (@ 0x00000064) Clear START_DET Interrupt*/

            struct
            {
                __IM uint32_t CLR_START_DET : 1; /*!< [0..0] CLR_START_DET*/
            } CLRSTARTDET_b;
        };

        union
        {
            __IM uint32_t CLRGENCALL; /*!< (@ 0x00000068) Clear GEN_CALL Interrupt */

            struct
            {
                __IM uint32_t CLR_GEN_CALL : 1; /*!< [0..0] CLR_GEN_CALL */
            } CLRGENCALL_b;
        };

        union
        {
            __IOM uint32_t ENABLE; /*!< (@ 0x0000006C) I2C Enable*/

            struct
            {
                __IOM uint32_t ENABLE : 1;       /*!< [0..0] ENABLE*/
                __IOM uint32_t ABORT : 1;        /*!< [1..1] ABORT */
                __IOM uint32_t TX_CMD_BLOCK : 1; /*!< [2..2] TX_CMD_BLOCK */
            } ENABLE_b;
        };

        union
        {
            __IM uint32_t STATUS; /*!< (@ 0x00000070) I2C Status register */

            struct
            {
                __IM uint32_t ACTIVITY : 1;               /*!< [0..0] I2C Activity Status.   */
                __IM uint32_t TFNF : 1;                   /*!< [1..1] Transmit FIFO Not Full */
                __IM uint32_t TFE : 1;                    /*!< [2..2] Transmit FIFO Completely Empty.  */
                __IM uint32_t RFNE : 1;                   /*!< [3..3] Receive FIFO Not Empty.*/
                __IM uint32_t RFF : 1;                    /*!< [4..4] Receive FIFO Completely Full*/
                __IM uint32_t MST_ACTIVITY : 1;           /*!< [5..5] Master FSM Activity Status. */
                __IM uint32_t SLV_ACTIVITY : 1;           /*!< [6..6] Slave FSM Activity Status.  */
                __IM uint32_t MST_HOLD_TX_FIFO_EMPTY : 1; /*!< [7..7] MST_HOLD_TX_FIFO_EMPTY */
                __IM uint32_t MST_HOLD_RX_FIFO_FULL : 1;  /*!< [8..8] MST_HOLD_RX_FIFO_FULL  */
                __IM uint32_t SLV_HOLD_TX_FIFO_EMPTY : 1; /*!< [9..9] SLV_HOLD_TX_FIFO_EMPTY */
                __IM uint32_t SLV_HOLD_RX_FIFO_FULL : 1;  /*!< [10..10] SLV_HOLD_RX_FIFO_FULL*/
            } STATUS_b;
        };

        union
        {
            __IM uint32_t TXFLR; /*!< (@ 0x00000074) Transmit FIFO Level Register    */

            struct
            {
                __IM uint32_t TXFLR : 4; /*!< [3..0] TXFLR */
            } TXFLR_b;
        };

        union
        {
            __IM uint32_t RXFLR; /*!< (@ 0x00000078) Receive FIFO Level Register*/

            struct
            {
                __IM uint32_t RXFLR : 4; /*!< [3..0] RXFLR */
            } RXFLR_b;
        };

        union
        {
            __IOM uint32_t SDAHOLD; /*!< (@ 0x0000007C) SDA hold time length register   */

            struct
            {
                __IOM uint32_t IC_SDA_TX_HOLD : 16; /*!< [15..0] IC_SDA_TX_HOLD   */
                __IOM uint32_t IC_SDA_RX_HOLD : 8;  /*!< [23..16] IC_SDA_RX_HOLD  */
            } SDAHOLD_b;
        };

        union
        {
            __IM uint32_t TXABRTSOURCE; /*!< (@ 0x00000080) I2C Transmit Abort Status Register   */

            struct
            {
                __IM uint32_t ABRT_7ADDR_NOACK : 1;   /*!< [0..0] ABRT_7B_ADDR_NOACK*/
                __IM uint32_t ABRT_10ADDR1_NOACK : 1; /*!< [1..1] ABRT_10ADDR1_NOACK*/
                __IM uint32_t ABRT_10ADDR2_NOACK : 1; /*!< [2..2] ABRT_10ADDR2_NOACK*/
                __IM uint32_t ABRT_TXDATA_NOACK : 1;  /*!< [3..3] ABRT_TXDATA_NOACK */
                __IM uint32_t ABRT_GCALL_NOACK : 1;   /*!< [4..4] ABRT_GCALL_NOACK  */
                __IM uint32_t ABRT_GCALL_READ : 1;    /*!< [5..5] ABRT_GCALL_READ   */
                __IM uint32_t : 1;
                __IM uint32_t ABRT_SBYTE_ACKDET : 1; /*!< [7..7] ABRT_SBYTE_ACKDET */
                __IM uint32_t : 1;
                __IM uint32_t ABRT_SBYTE_NORSTRT : 1;   /*!< [9..9] ABRT_SBYTE_NORSTRT*/
                __IM uint32_t ABRT_10B_RD_NORSTRT : 1;  /*!< [10..10] ABRT_10B_RD_NORSTRT  */
                __IM uint32_t ABRT_MASTER_DIS : 1;      /*!< [11..11] ABRT_MASTER_DIS */
                __IM uint32_t ARB_LOST : 1;             /*!< [12..12] ARB_LOST   */
                __IM uint32_t ABRT_SLVFLUSH_TXFIFO : 1; /*!< [13..13] ABRT_SLVFLUSH_TXFIFO */
                __IM uint32_t ABRT_SLV_ARBLOST : 1;     /*!< [14..14] ABRT_SLV_ARBLOST*/
                __IM uint32_t ABRT_SLVRD_INTX : 1;      /*!< [15..15] ABRT_SLVRD_INTX */
                __IM uint32_t ABRT_USER_ABRT : 1;       /*!< [16..16] ABRT_USER_ABRT  */
                __IM uint32_t : 6;
                __IM uint32_t TX_FLUSH_CNT : 9; /*!< [31..23] TX_FLUSH_CNT    */
            } TXABRTSOURCE_b;
        };

        union
        {
            __IOM uint32_t SLVDATANACKONLY; /*!< (@ 0x00000084) Generate SLV_DATA_NACK Register */

            struct
            {
                __IOM uint32_t NACK : 1; /*!< [0..0] NACK  */
            } SLVDATANACKONLY_b;
        };

        union
        {
            __IOM uint32_t DMACR; /*!< (@ 0x00000088) DMA Control Register for transmit and receive
            handshaking interface    */

            struct
            {
                __IOM uint32_t RDMAE : 1; /*!< [0..0] RDMAE */
                __IOM uint32_t TDMAE : 1; /*!< [1..1] TDMAE */
            } DMACR_b;
        };

        union
        {
            __IOM uint32_t DMATDLR; /*!< (@ 0x0000008C) DMA Transmit Data Level  */

            struct
            {
                __IOM uint32_t DMATDL : 3; /*!< [2..0] DMATDL */
            } DMATDLR_b;
        };

        union
        {
            __IOM uint32_t DMARDLR; /*!< (@ 0x00000090) DMA Receive Data Level   */

            struct
            {
                __IOM uint32_t DMARDL : 3; /*!< [2..0] DMARDL */
            } DMARDLR_b;
        };

        union
        {
            __IOM uint32_t SDASETUP; /*!< (@ 0x00000094) I2C SDA Setup Register   */

            struct
            {
                __IOM uint32_t SDA_SETUP : 8; /*!< [7..0] SDA_SETUP    */
            } SDASETUP_b;
        };

        union
        {
            __IOM uint32_t ACKGENERALCALL; /*!< (@ 0x00000098) I2C ACK General Call Register   */

            struct
            {
                __IOM uint32_t ACK_GEN_CALL : 1; /*!< [0..0] ACK_GEN_CALL */
            } ACKGENERALCALL_b;
        };

        union
        {
            __IM uint32_t ENABLESTATUS; /*!< (@ 0x0000009C) I2C Enable Status Register */

            struct
            {
                __IM uint32_t IC_EN : 1;                   /*!< [0..0] IC_EN */
                __IM uint32_t SLV_DISABLED_WHILE_BUSY : 1; /*!< [1..1] SLV_DISABLED_WHILE_BUSY    */
                __IM uint32_t SLV_RX_DATA_LOST : 1;        /*!< [2..2] SLV_RX_DATA_LOST  */
            } ENABLESTATUS_b;
        };

        union
        {
            __IOM uint32_t FSSPKLEN; /*!< (@ 0x000000A0) ISS and FS spike suppression limit   */

            struct
            {
                __IOM uint32_t IC_FS_SPKLEN : 8; /*!< [7..0] IC_FS_SPKLEN */
            } FSSPKLEN_b;
        };
        __IM uint32_t RESERVED2;
        union
        {
            __IM uint32_t CLRRESTARTDET; /*!< (@ 0x000000A8) Clear RESTART_DET Interrupt*/

            struct
            {
                __IM uint32_t CLR_RESTAR_DET : 1; /*!< [0..0] CLR_RESTAR_DET   */
            } CLRRESTARTDET_b;
        };
    } I2C_Type; /*!< Size = 256 (0x100)  */

    /* =========================================================================================================================== */
    /* ================    TIM1================ */
    /* =========================================================================================================================== */

    /**
     * @brief Advanced timer (TIM1)
     */

    typedef struct
    { /*!< (@ 0x40010000) TIM1 Structure */

        union
        {
            __IOM uint32_t CR1; /*!< (@ 0x00000000) control register 1  */

            struct
            {
                __IOM uint32_t CEN : 1;  /*!< [0..0] Counter enable    */
                __IOM uint32_t UDIS : 1; /*!< [1..1] Update disable    */
                __IOM uint32_t URS : 1;  /*!< [2..2] Update request source  */
                __IOM uint32_t OPM : 1;  /*!< [3..3] One-pulse mode    */
                __IOM uint32_t DIR : 1;  /*!< [4..4] Direction    */
                __IOM uint32_t CMS : 2;  /*!< [6..5] Center-aligned mode selection    */
                __IOM uint32_t ARPE : 1; /*!< [7..7] Auto-reload preload enable  */
                __IOM uint32_t CKD : 2;  /*!< [9..8] Clock division    */
                __IOM uint32_t CCOR1E : 1; /* !< [10..10] Channel 1 CCi enable     */ 
                __IOM uint32_t CCOR2E : 1; /* !< [11..11] Channel 2 CCi enable     */ 
                __IOM uint32_t CCOR3E : 1; /* !< [12..12] Channel 3 CCi enable     */ 
                __IOM uint32_t CCOR4E : 1; /* !< [13..13] Channel 4 CCi enable     */ 
                __IOM uint32_t CCOR5E : 1; /* !< [14..14] Channel 5 CCi enable     */ 
                __IM uint32_t : 1;
                __IOM uint32_t FTE : 1;  /*!< [16..16] DTS clock enable*/
                __IOM uint32_t ETRE : 1;  /*!< [17..17] External trigger input detection/filter enable  */
                __IOM uint32_t TI1E : 1;  /*!< [18..18] TI1 input detection/filter enable*/
                __IOM uint32_t TI2E : 1;  /*!< [19..19] TI2 input detection/filter enable*/
                __IOM uint32_t TI3E : 1;  /*!< [20..20] TI3 input detection/filter enable*/
                __IOM uint32_t TI4E : 1;  /*!< [21..21] TI4 input detection/filter enable*/
                __IOM uint32_t CENCE : 1; /*!< [22..22] OCREF clear enable when CEN is disabled    */
                __IOM uint32_t OCF : 1;   /*!< [23..23] OC/OCN asynchronous anti-glitch filter*/
                __IOM uint32_t AS : 1;    /*!< [24..24] Active register selection for mcu read*/
                __IOM uint32_t TI5E : 1;  /*!< [25..25] TI5 input detection/filter enable */
            } CR1_b;
        };

        union
        {
            __IOM uint32_t CR2; /*!< (@ 0x00000004) control register 2  */

            struct
            {
                __IOM uint32_t CCPC : 1; /*!< [0..0] Capture/compare preloaded control*/
                __IM uint32_t : 1;
                __IOM uint32_t CCUS : 1;  /*!< [2..2] Capture/compare control update selection*/
                __IOM uint32_t CCDS : 1;  /*!< [3..3] Capture/compare DMA selection    */
                __IOM uint32_t MMS : 3;   /*!< [6..4] Master mode selection  */
                __IOM uint32_t TI1S : 1;  /*!< [7..7] TI1 selection*/
                __IOM uint32_t OIS1 : 1;  /*!< [8..8]   Output Idle state 1  */
                __IOM uint32_t OIS1N : 1; /*!< [9..9]   Output Idle state 1  */
                __IOM uint32_t OIS2 : 1;  /*!< [10..10] Output Idle state 2  */
                __IOM uint32_t OIS2N : 1; /*!< [11..11] Output Idle state 2  */
                __IOM uint32_t OIS3 : 1;  /*!< [12..12] Output Idle state 3  */
                __IOM uint32_t OIS3N : 1; /*!< [13..13] Output Idle state 3  */
                __IOM uint32_t OIS4 : 1;  /*!< [14..14] Output Idle state 4  */
                __IOM uint32_t OIS4N : 1; /*!< [15..15] Output Idle state 4  */
                __IOM uint32_t : 1;
                __IOM uint32_t OIS5 : 1;  /*!< [17..17] Output Idle state 5  */
            } CR2_b;
        };

        union
        {
            __IOM uint32_t SMCR; /*!< (@ 0x00000008) slave mode control register*/

            struct
            {
                __IOM uint32_t SMS : 3;  /*!< [2..0] Slave mode selection   */
                __IM uint32_t OCCS : 1;  /*!< [3..3] Select OCREF clear source*/
                __IOM uint32_t TS : 3;   /*!< [6..4] Trigger selection */
                __IOM uint32_t MSM : 1;  /*!< [7..7] Master/Slave mode */
                __IOM uint32_t ETF : 4;  /*!< [11..8] External trigger filter    */
                __IOM uint32_t ETPS : 2; /*!< [13..12] External trigger prescaler*/
                __IOM uint32_t ECE : 1;  /*!< [14..14] External clock enable*/
                __IOM uint32_t ETP : 1;  /*!< [15..15] External trigger polarity */
                __IOM uint32_t SMS3 : 1; /*!< [16..16] Slave mode selection - bit 3   */
                __IOM uint32_t OCCP : 1; /*!< [17..17] OCREF_CLR input polarity  */
            } SMCR_b;
        };

        union
        {
            __IOM uint32_t DIER; /*!< (@ 0x0000000C) DMA/Interrupt enable register   */

            struct
            {
                __IOM uint32_t UIE : 1;   /*!< [0..0] Update interrupt enable*/
                __IOM uint32_t CC1IE : 1; /*!< [1..1] Capture/Compare 1 interrupt enable */
                __IOM uint32_t CC2IE : 1; /*!< [2..2] Capture/Compare 2 interrupt enable */
                __IOM uint32_t CC3IE : 1; /*!< [3..3] Capture/Compare 3 interrupt enable */
                __IOM uint32_t CC4IE : 1; /*!< [4..4] Capture/Compare 4 interrupt enable */
                __IOM uint32_t COMIE : 1; /*!< [5..5] COM interrupt enable   */
                __IOM uint32_t TIE : 1;   /*!< [6..6] Trigger interrupt enable    */
                __IOM uint32_t BIE : 1;   /*!< [7..7] Break interrupt enable */
                __IOM uint32_t UDE : 1;   /*!< [8..8] Update DMA request enable   */
                __IOM uint32_t CC1DE : 1; /*!< [9..9] Capture/Compare 1 DMA request enable    */
                __IOM uint32_t CC2DE : 1; /*!< [10..10] Capture/Compare 2 DMA request enable  */
                __IOM uint32_t CC3DE : 1; /*!< [11..11] Capture/Compare 3 DMA request enable  */
                __IOM uint32_t CC4DE : 1; /*!< [12..12] Capture/Compare 4 DMA request enable  */
                __IOM uint32_t COMDE : 1; /*!< [13..13] COM DMA request enable    */
                __IOM uint32_t TDE : 1;   /*!< [14..14] Trigger DMA request enable*/
                __IM uint32_t : 1;
                __IOM uint32_t CC5IE : 1; /*!< [16..16] Capture/Compare 5 interrupt enable*/
                __IM uint32_t : 1;
                __IOM uint32_t CC5DE : 1; /*!< [18..18] Capture/Compare 5 DMA request enable  */

            } DIER_b;
        };

        union
        {
            __IOM uint32_t SR; /*!< (@ 0x00000010) status register*/

            struct
            {
                __IOM uint32_t UIF : 1;   /*!< [0..0] Update interrupt flag  */
                __IOM uint32_t CC1IF : 1; /*!< [1..1] Capture/compare 1 interrupt flag */
                __IOM uint32_t CC2IF : 1; /*!< [2..2] Capture/Compare 2 interrupt flag */
                __IOM uint32_t CC3IF : 1; /*!< [3..3] Capture/Compare 3 interrupt flag */
                __IOM uint32_t CC4IF : 1; /*!< [4..4] Capture/Compare 4 interrupt flag */
                __IOM uint32_t COMIF : 1; /*!< [5..5] COM interrupt flag*/
                __IOM uint32_t TIF : 1;   /*!< [6..6] Trigger interrupt flag */
                __IOM uint32_t BIF : 1;   /*!< [7..7] Break interrupt flag   */
                __IOM uint32_t B2IF : 1;  /*!< [8..8] Break 2 interrupt flag */
                __IOM uint32_t CC1OF : 1; /*!< [9..9] Capture/Compare 1 overcapture flag */
                __IOM uint32_t CC2OF : 1; /*!< [10..10] Capture/compare 2 overcapture flag    */
                __IOM uint32_t CC3OF : 1; /*!< [11..11] Capture/Compare 3 overcapture flag    */
                __IOM uint32_t CC4OF : 1; /*!< [12..12] Capture/Compare 4 overcapture flag    */
                __IOM uint32_t CC5OF : 1; /*!< [13..13] Capture/Compare 5 overcapture flag    */
                __IM uint32_t : 2;
                __IOM uint32_t CC5IF : 1; /*!< [16..16] Capture/Compare 5 interrupt flag */
            } SR_b;
        };

        union
        {
            __OM uint32_t EGR; /*!< (@ 0x00000014) event generation register*/

            struct
            {
                __OM uint32_t UG : 1;   /*!< [0..0] Update generation */
                __OM uint32_t CC1G : 1; /*!< [1..1] Capture/compare 1 generation*/
                __OM uint32_t CC2G : 1; /*!< [2..2] Capture/compare 2 generation*/
                __OM uint32_t CC3G : 1; /*!< [3..3] Capture/compare 3 generation*/
                __OM uint32_t CC4G : 1; /*!< [4..4] Capture/compare 4 generation*/
                __OM uint32_t COMG : 1; /*!< [5..5] Capture/Compare control update generation    */
                __OM uint32_t TG : 1;   /*!< [6..6] Trigger generation*/
                __OM uint32_t BG : 1;   /*!< [7..7] Break generation  */
                __OM uint32_t B2G : 1;  /*!< [8..8] Break2 generation */
                __OM uint32_t CC5G : 1; /*!< [9..9] Capture/compare 5 generation */
            } EGR_b;
        };

        union
        {
            union
            {
                __IOM uint32_t CCMR1_Output; /*!< (@ 0x00000018) capture/compare mode register (output mode) */

                struct
                {
                    __IOM uint32_t CC1S : 2;  /*!< [1..0] Capture/Compare 1 selection */
                    __IOM uint32_t OC1FE : 1; /*!< [2..2] Output Compare 1 fast enable*/
                    __IOM uint32_t OC1PE : 1; /*!< [3..3] Output Compare 1 preload enable  */
                    __IOM uint32_t OC1M : 3;  /*!< [6..4] Output Compare 1 mode  */
                    __IOM uint32_t OC1CE : 1; /*!< [7..7] Output Compare 1 clear enable    */
                    __IOM uint32_t CC2S : 2;  /*!< [9..8] Capture/Compare 2 selection */
                    __IOM uint32_t OC2FE : 1; /*!< [10..10] Output Compare 2 fast enable   */
                    __IOM uint32_t OC2PE : 1; /*!< [11..11] Output Compare 2 preload enable*/
                    __IOM uint32_t OC2M : 3;  /*!< [14..12] Output Compare 2 mode*/
                    __IOM uint32_t OC2CE : 1; /*!< [15..15] Output Compare 2 clear enable  */
                    __IM uint32_t : 6; 
                    __IOM uint32_t OC1TUE : 1; /*!< [22..22] Output/Compare 1 trim updata enable   */
                    __IOM uint32_t OC1TE : 1; /*!< [23..23] Output/Compare 1 trim enable   */
                    __IM uint32_t : 6; 
                    __IOM uint32_t OC2TUE : 1; /*!< [30..30] Output/Compare 2 trim updata enable   */
                    __IOM uint32_t OC2TE : 1; /*!< [31..31] Output/Compare 2 trim enable   */
                } CCMR1_Output_b;
            };

            union
            {
                __IOM uint32_t CCMR1_Input; /*!< (@ 0x00000018) capture/compare mode register 1 (input mode)*/

                struct
                {
                    __IOM uint32_t CC1S : 2;   /*!< [1..0] Capture/Compare 1 selection */
                    __IOM uint32_t IC1PSC : 2; /*!< [3..2] Input capture 1 prescaler   */
                    __IOM uint32_t IC1F : 4;   /*!< [7..4] Input capture 1 filter */
                    __IOM uint32_t CC2S : 2;   /*!< [9..8] Capture/Compare 2 selection */
                    __IOM uint32_t IC2PCS : 2; /*!< [11..10] Input capture 2 prescaler */
                    __IOM uint32_t IC2F : 4;   /*!< [15..12] Input capture 2 filter    */
                } CCMR1_Input_b;
            };
            union
            {
                __IOM uint32_t CCMR1;
            };
        };

        union
        {
            union
            {
                __IOM uint32_t CCMR2_Output; /*!< (@ 0x0000001C) capture/compare mode register (output mode) */

                struct
                {
                    __IOM uint32_t CC3S : 2;  /*!< [1..0] Capture/Compare 3 selection */
                    __IOM uint32_t OC3FE : 1; /*!< [2..2] Output compare 3 fast enable*/
                    __IOM uint32_t OC3PE : 1; /*!< [3..3] Output compare 3 preload enable  */
                    __IOM uint32_t OC3M : 3;  /*!< [6..4] Output compare 3 mode  */
                    __IOM uint32_t OC3CE : 1; /*!< [7..7] Output compare 3 clear enable    */
                    __IOM uint32_t CC4S : 2;  /*!< [9..8] Capture/Compare 4 selection */
                    __IOM uint32_t OC4FE : 1; /*!< [10..10] Output compare 4 fast enable   */
                    __IOM uint32_t OC4PE : 1; /*!< [11..11] Output compare 4 preload enable*/
                    __IOM uint32_t OC4M : 3;  /*!< [14..12] Output compare 4 mode*/
                    __IOM uint32_t OC4CE : 1; /*!< [15..15] Output compare 4 clear enable  */
                    __IM uint32_t : 6; 
                    __IOM uint32_t OC3TUE : 1; /*!< [22..22] Output/Compare 3 trim updata enable   */
                    __IOM uint32_t OC3TE : 1; /*!< [23..23] Output/Compare 3 trim enable   */
                    __IM uint32_t : 6; 
                    __IOM uint32_t OC4TUE : 1; /*!< [30..30] Output/Compare 4 trim updata enable   */
                    __IOM uint32_t OC4TE : 1; /*!< [31..31] Output/Compare 4 trim enable   */
                } CCMR2_Output_b;
            };

            union
            {
                __IOM uint32_t CCMR2_Input; /*!< (@ 0x0000001C) capture/compare mode register 2 (input mode)*/

                struct
                {
                    __IOM uint32_t CC3S : 2;   /*!< [1..0] Capture/compare 3 selection */
                    __IOM uint32_t IC3PSC : 2; /*!< [3..2] Input capture 3 prescaler   */
                    __IOM uint32_t IC3F : 4;   /*!< [7..4] Input capture 3 filter */
                    __IOM uint32_t CC4S : 2;   /*!< [9..8] Capture/Compare 4 selection */
                    __IOM uint32_t IC4PSC : 2; /*!< [11..10] Input capture 4 prescaler */
                    __IOM uint32_t IC4F : 4;   /*!< [15..12] Input capture 4 filter    */
                } CCMR2_Input_b;
            };
            union
            {
                __IOM uint32_t CCMR2;
            };
        };
    
        union
        {
            __IOM uint32_t CCER; /*!< (@ 0x00000020) capture/compare enable register */

            struct
            {
                __IOM uint32_t CC1E : 1;  /*!< [0..0] Capture/Compare 1 output enable  */
                __IOM uint32_t CC1P : 1;  /*!< [1..1] Capture/Compare 1 output Polarity*/
                __IOM uint32_t CC1NE : 1; /*!< [2..2] Capture/Compare 1 complementary output enable*/
                __IOM uint32_t CC1NP : 1; /*!< [3..3] Capture/Compare 1 output Polarity*/
                __IOM uint32_t CC2E : 1;  /*!< [4..4] Capture/Compare 2 output enable  */
                __IOM uint32_t CC2P : 1;  /*!< [5..5] Capture/Compare 2 output Polarity*/
                __IOM uint32_t CC2NE : 1; /*!< [6..6] Capture/Compare 2 complementary output enable*/
                __IOM uint32_t CC2NP : 1; /*!< [7..7] Capture/Compare 2 output Polarity*/
                __IOM uint32_t CC3E : 1;  /*!< [8..8] Capture/Compare 3 output enable  */
                __IOM uint32_t CC3P : 1;  /*!< [9..9] Capture/Compare 3 output Polarity*/
                __IOM uint32_t CC3NE : 1; /*!< [10..10] Capture/Compare 3 complementary output enable   */
                __IOM uint32_t CC3NP : 1; /*!< [11..11] Capture/Compare 3 output Polarity*/
                __IOM uint32_t CC4E : 1;  /*!< [12..12] Capture/Compare 4 output enable*/
                __IOM uint32_t CC4P : 1;  /*!< [13..13] Capture/Compare 4 output Polarity*/
                __IOM uint32_t CC4NE : 1; /*!< [14..14] Capture/Compare 4 complementary output enable   */
                __IOM uint32_t CC4NP : 1; /*!< [15..15] Capture/Compare 4 output Polarity*/
                __IOM uint32_t CC5E : 1;  /*!< [16..16] Capture/Compare 5 output enable*/
                __IOM uint32_t CC5P : 1;  /*!< [17..17] Capture/Compare 5 output Polarity*/
            } CCER_b;
        };

        union
        {
            __IOM uint32_t CNT; /*!< (@ 0x00000024) counter   */

            struct
            {
                __IOM uint32_t CNT : 16; /*!< [15..0] counter value    */
            } CNT_b;
        };

        union
        {
            __IOM uint32_t PSC; /*!< (@ 0x00000028) prescaler */

            struct
            {
                __IOM uint32_t PSC : 16; /*!< [15..0] Prescaler value  */
            } PSC_b;
        };

        union
        {
            __IOM uint32_t ARR; /*!< (@ 0x0000002C) auto-reload register*/

            struct
            {
                __IOM uint32_t ARR : 16; /*!< [15..0] Auto-reload value*/
            } ARR_b;
        };

        union
        {
            __IOM uint32_t RCR; /*!< (@ 0x00000030) repetition counter register*/

            struct
            {
                __IOM uint32_t REP : 8; /*!< [7..0] Repetition counter value    */
            } RCR_b;
        };

        union
        {
            __IOM uint32_t CCR1; /*!< (@ 0x00000034) capture/compare register 1 */

            struct
            {
                __IOM uint32_t CCR1 : 16; /*!< [15..0] Capture/Compare 1 value    */
            } CCR1_b;
        };

        union
        {
            __IOM uint32_t CCR2; /*!< (@ 0x00000038) capture/compare register 2 */

            struct
            {
                __IOM uint32_t CCR2 : 16; /*!< [15..0] Capture/Compare 2 value    */
            } CCR2_b;
        };

        union
        {
            __IOM uint32_t CCR3; /*!< (@ 0x0000003C) capture/compare register 3 */

            struct
            {
                __IOM uint32_t CCR3 : 16; /*!< [15..0] Capture/Compare value */
            } CCR3_b;
        };

        union
        {
            __IOM uint32_t CCR4; /*!< (@ 0x00000040) capture/compare register 4 */

            struct
            {
                __IOM uint32_t CCR4 : 16; /*!< [15..0] Capture/Compare value */
            } CCR4_b;
        };

        union
        {
            __IOM uint32_t BDTR; /*!< (@ 0x00000044) break and dead-time register    */

            struct
            {
                __IOM uint32_t DTG : 8;  /*!< [7..0] Dead-time generator setup   */
                __IOM uint32_t LOCK : 2; /*!< [9..8] Lock configuration*/
                __IOM uint32_t OSSI : 1; /*!< [10..10] Off-state selection for Idle mode*/
                __IOM uint32_t OSSR : 1; /*!< [11..11] Off-state selection for Run mode */
                __IOM uint32_t BKE : 1;  /*!< [12..12] Break enable    */
                __IOM uint32_t BKP : 1;  /*!< [13..13] Break polarity  */
                __IOM uint32_t AOE : 1;  /*!< [14..14] Automatic output enable   */
                __IOM uint32_t MOE : 1;  /*!< [15..15] Main output enable   */
                __IM uint32_t : 8;
                __IOM uint32_t BK2E : 1; /*!< [24..24] Break2 enable    */
                __IOM uint32_t BK2P : 1; /*!< [25..25] Break2 polarity  */
                __IOM uint32_t AOE2 : 1; /*!< [26..26] Automatic output enable  2 */

            } BDTR_b;
        };

        union
        {
            __IOM uint32_t DCR; /*!< (@ 0x00000048) DMA control register*/

            struct
            {
                __IOM uint32_t DBA : 5; /*!< [4..0] DMA base address  */
                __IM uint32_t DSEL : 3; /*!< [7..5] DMA burst single transfer select */
                __IOM uint32_t DBL : 5; /*!< [12..8] DMA burst length */
            } DCR_b;
        };

        union
        {
            __IOM uint32_t DMAR; /*!< (@ 0x0000004C) DMA address for full transfer   */

            struct
            {
                __IOM uint32_t DMAB : 16; /*!< [15..0] DMA register for burst accesses */
            } DMAR_b;
        };
        __IM uint32_t RESERVED00;

        union
        {
            union
            {
                __IOM uint32_t CCMR3_Output; /*!< (@ 0x00000054) capture/compare mode register 3 (output mode) */

                struct
                {
                    __IOM uint32_t CC5S : 2;  /*!< [1..0] Capture/Compare 5 selection */
                    __IOM uint32_t OC5FE : 1; /*!< [2..2] Output compare 5 fast enable*/
                    __IOM uint32_t OC5PE : 1; /*!< [3..3] Output compare 5 preload enable  */
                    __IOM uint32_t OC5M : 3;  /*!< [6..4] Output compare 5 mode  */
                    __IOM uint32_t OC5CE : 1; /*!< [7..7] Output compare 5 clear enable    */
                    __IM uint32_t : 14;  
                    __IOM uint32_t OC5TUE : 1; /*!< [22..22] Output/Compare 5 trim updata enable   */
                    __IOM uint32_t OC5TE : 1; /*!< [23..23] Output/Compare 5 trim enable   */
                } CCMR3_Output_b;
            };

            union
            {
                __IOM uint32_t CCMR3_Input; /*!< (@ 0x00000054) capture/compare mode register 3 (input mode)*/

                struct
                {
                    __IOM uint32_t CC5S : 2;   /*!< [1..0] Capture/compare 5 selection */
                    __IOM uint32_t IC5PSC : 2; /*!< [3..2] Input capture 5 prescaler   */
                    __IOM uint32_t IC5F : 4;   /*!< [7..4] Input capture 5 filter */
                } CCMR3_Input_b;
            };
            union
            {
                __IOM uint32_t CCMR3;
            };
        };
        union
        {
            __IOM uint32_t CCR5; /*!< (@ 0x00000058) capture/compare register 5 */

            struct
            {
                __IOM uint32_t CCR5 : 16; /*!< [15..0] Capture/Compare value */
            } CCR5_b;
        };
        __IM uint32_t RESERVED1[2];
        union
        {
            __IOM uint32_t CCTR1; /*!< (@ 0x00000064) Capture/compare repair register 1   */

            struct
            {
                __IOM uint32_t CCTR1 : 16; /*!< [15..0] Capture/compare repair 1 value */
            } CCTR1_b;
        };
        union
        {
            __IOM uint32_t CCTR2; /*!< (@ 0x00000068) Capture/compare repair register 2  */

            struct
            {
                __IOM uint32_t CCTR2 : 16; /*!< [15..0] Capture/compare repair 2 value */
            } CCTR2_b;
        };
        union
        {
            __IOM uint32_t CCTR3; /*!< (@ 0x0000006C) Capture/compare repair register 3   */

            struct
            {
                __IOM uint32_t CCTR3 : 16; /*!< [15..0] Capture/compare repair 3 value */
            } CCTR3_b;
        };
        union
        {
            __IOM uint32_t CCTR4; /*!< (@ 0x00000070) Capture/compare repair register 4   */

            struct
            {
                __IOM uint32_t CCTR4 : 16; /*!< [15..0] Capture/compare repair 4 value */
            } CCTR4_b;
        };
        union
        {
            __IOM uint32_t CCTR5; /*!< (@ 0x00000074) Capture/compare repair register 5   */

            struct
            {
                __IOM uint32_t CCTR5 : 16; /*!< [15..0] Capture/compare repair 5 value */
            } CCTR5_b;
        };
        __IM uint32_t RESERVED0;
        union
        {
            __IOM uint32_t DLAMT; /*!< (@ 0x0000007C)  delay and anti multiple trigger register */

            struct
            {
                __IOM uint32_t DLG : 8;   /*!< [7..0]  */
                __IOM uint32_t ATMG : 8;  /*!< [15..8] */
                __IOM uint32_t AMTDL : 1; /*!< [16..16]*/
                __IOM uint32_t DLS : 1;   /*!< [17..17]*/
            } DLAMT_b;
        };
        union
        {
            __IOM uint32_t CCOR1; /*!< (@ 0x00000080)  delay and anti multiple trigger register */
            struct
            {
                __IOM uint32_t CCOR : 16; /*!< [15..0]  */
            } CCOR1_b;
        };
        union
        {
            __IOM uint32_t CCOR2; /*!< (@ 0x00000084)  delay and anti multiple trigger register */
            struct
            {
                __IOM uint32_t CCOR : 16; /*!< [15..0]  */
            } CCOR2_b;
        };
        union
        {
            __IOM uint32_t CCOR3; /*!< (@ 0x00000088)  delay and anti multiple trigger register */
            struct
            {
                __IOM uint32_t CCOR : 16; /*!< [15..0]  */
            } CCOR3_b;
        };
        union
        {
            __IOM uint32_t CCOR4; /*!< (@ 0x0000008C)  delay and anti multiple trigger register */
            struct
            {
                __IOM uint32_t CCOR : 16; /*!< [15..0]  */
            } CCOR4_b;
        };
        union
        {
            __IOM uint32_t CCOR5; /*!< (@ 0x00000090)  delay and anti multiple trigger register */
            struct
            {
                __IOM uint32_t CCOR : 16; /*!< [15..0]  */
            } CCOR5_b;
        };
    } TIM1_Type; /*!< Size = 80 (0x50)    */

    /* =========================================================================================================================== */
    /* ================SPI================ */
    /* =========================================================================================================================== */

    /**
     * @brief ARM PrimeCell SSP (PL022) (SPI)
     */

    typedef struct
    { /*!< (@ 0x40018000) SPI Structure  */

        union
        {
            __IOM uint32_t SSPCR0; /*!< (@ 0x00000000) Control register 0  */

            struct
            {
                __IOM uint32_t DSS : 4; /*!< [3..0] Data Size Select  */
                __IOM uint32_t FRF : 2; /*!< [5..4] Frame format */
                __IOM uint32_t SPO : 1; /*!< [6..6] SSPCLKOUT polarity, applicable to Motorola SPI frame*/
                __IOM uint32_t SPH : 1; /*!< [7..7] SSPCLKOUT phase, applicable to Motorola SPI frame format only.*/
                __IOM uint32_t SCR : 8; /*!< [15..8] Serial clock rate.    */
            } SSPCR0_b;
        };

        union
        {
            __IOM uint32_t SSPCR1; /*!< (@ 0x00000004) Control register 1  */

            struct
            {
                __IOM uint32_t LBM : 1; /*!< [0..0] Loop back mode.   */
                __IOM uint32_t SSE : 1; /*!< [1..1] Synchronous serial port enable   */
                __IOM uint32_t MS : 1;  /*!< [2..2] Master or slave mode select */
                __IOM uint32_t SOD : 1; /*!< [3..3] Slave-mode output disable.  */
            } SSPCR1_b;
        };

        union
        {
            __IOM uint32_t SSPDR; /*!< (@ 0x00000008) Data register  */

            struct
            {
                __IOM uint32_t DATA : 16; /*!< [15..0] Transmit/Receive FIFO */
            } SSPDR_b;
        };

        union
        {
            __IM uint32_t SSPSR; /*!< (@ 0x0000000C) Status register*/

            struct
            {
                __IM uint32_t TFE : 1; /*!< [0..0] Transmit FIFO empty    */
                __IM uint32_t TNF : 1; /*!< [1..1] Transmit FIFO not full */
                __IM uint32_t RNE : 1; /*!< [2..2] Receive FIFO not empty */
                __IM uint32_t RFF : 1; /*!< [3..3] Receive FIFO full */
                __IM uint32_t BSY : 1; /*!< [4..4] PrimeCell SSP busy flag*/
            } SSPSR_b;
        };

        union
        {
            __IOM uint32_t SSPCPSR; /*!< (@ 0x00000010) Clock prescale register. */

            struct
            {
                __IOM uint32_t CPSDVSR : 8; /*!< [7..0] Clock prescale divisor.*/
            } SSPCPSR_b;
        };

        union
        {
            __IOM uint32_t SSPIMSC; /*!< (@ 0x00000014) Interrupt mask set or clear register */

            struct
            {
                __IOM uint32_t RORIM : 1; /*!< [0..0] Receive overrun interrupt mask   */
                __IOM uint32_t RTIM : 1;  /*!< [1..1] Receive timeout interrupt mask   */
                __IOM uint32_t RXIM : 1;  /*!< [2..2] Receive FIFO interrupt mask */
                __IOM uint32_t TXIM : 1;  /*!< [3..3] Transmit FIFO interrupt mask*/
            } SSPIMSC_b;
        };

        union
        {
            __IM uint32_t SSPRIS; /*!< (@ 0x00000018) Raw interrupt status register   */

            struct
            {
                __IM uint32_t RORRIS : 1; /*!< [0..0] Gives the raw interrupt state, prior to masking, of the
                   SSPRORINTR interrupt*/
                __IM uint32_t RTRIS : 1;  /*!< [1..1] Gives the raw interrupt state, prior to masking, of the
                   SSPRTINTR interrupt */
                __IM uint32_t RXRIS : 1;  /*!< [2..2] Gives the raw interrupt state, prior to masking, of the
                   SSPRXINTR interrupt */
                __IOM uint32_t TXRIS : 1; /*!< [3..3] Gives the raw interrupt state, prior to masking, of the
                   SSPTXINTR interrupt */
            } SSPRIS_b;
        };

        union
        {
            __IM uint32_t SSPMIS; /*!< (@ 0x0000001C) Masked interrupt status register*/

            struct
            {
                __IM uint32_t RORMIS : 1; /*!< [0..0] Gives the receive over run masked interrupt status, after
                   masking, of the SSPRORINTR interrupt    */
                __IM uint32_t RTMIS : 1;  /*!< [1..1] Gives the receive timeout masked interrupt state, after
                   masking, of the SSPRTINTR interrupt*/
                __IM uint32_t RXMIS : 1;  /*!< [2..2] Gives the receive FIFO masked interrupt state, after
                   masking, of the SSPRXINTR interrupt*/
                __IOM uint32_t TXMIS : 1; /*!< [3..3] Gives the transmit FIFO masked interrupt state, after
                   masking, of the SSPTXINTR interrupt*/
            } SSPMIS_b;
        };

        union
        {
            __OM uint32_t SSPICR; /*!< (@ 0x00000020) Interrupt clear register */

            struct
            {
                __OM uint32_t RORIC : 1; /*!< [0..0] Clears the SSPRORINTR interrupt  */
                __OM uint32_t RTIC : 1;  /*!< [1..1] Clears the SSPRTINTR interrupt   */
            } SSPICR_b;
        };

        union
        {
            __IOM uint32_t SSPDMACR; /*!< (@ 0x00000024) DMA control register*/

            struct
            {
                __IOM uint32_t RXDMAE : 1; /*!< [0..0] Receive DMA Enable. If this bit is set to 1, DMA for
                   the receive FIFO is enabled.  */
                __IOM uint32_t TXDMAE : 1; /*!< [1..1] Transmit DMA Enable. If this bit is set to 1, DMA for
                   the transmit FIFO is enabled. */
            } SSPDMACR_b;
        };
    } SPI_Type; /*!< Size = 40 (0x28)    */

    /* =========================================================================================================================== */
    /* ================    DMAC================ */
    /* =========================================================================================================================== */

    /**
     * @brief DMA control moudle (DMAC)
     */
    typedef struct
    {
        union
        {
            __IOM uint32_t SAR; /*!< (@ 0x00000000) Channel 0 Source Address Register    */

            struct
            {
                __IOM uint32_t SAR : 32; /*!< [31..0] Current Source Address of DMA transfer */
            } SAR_b;
        };
        __IM uint32_t RESERVED;

        union
        {
            __IOM uint32_t DAR; /*!< (@ 0x00000008) Channel 0 Destination Address Register    */

            struct
            {
                __IOM uint32_t DAR : 32; /*!< [31..0] Current Destination address of DMA transfer */
            } DAR_b;
        };
        __IM uint32_t RESERVED1[3];

        union
        {
            __IOM uint32_t CTL_L; /*!< (@ 0x00000018) Channel 0 Control Register low  */

            struct
            {
                __IOM uint32_t INT_EN : 1;       /*!< [0..0] Interrupt Enable Bit   */
                __IOM uint32_t DST_TR_WIDTH : 3; /*!< [3..1] Destination Transfer Width  */
                __IOM uint32_t SRC_TR_WIDTH : 3; /*!< [6..4] Source Transfer Width  */
                __IOM uint32_t DINC : 2;         /*!< [8..7] Destination Address Increment.   */
                __IOM uint32_t SINC : 2;         /*!< [10..9] Source Address Increment   */
                __IOM uint32_t DEST_MSIZE : 3;   /*!< [13..11] Destination Burst Transaction Length  */
                __IOM uint32_t SRC_MSIZE : 3;    /*!< [16..14] Source Burst Transaction Length*/
                __IM uint32_t : 3;
                __IOM uint32_t TT_FC : 3; /*!< [22..20] Transfer Type and Flow Control */
            } CTL_L_b;
        };
        union
        {
            __IOM uint32_t CTL_H; /*!< (@ 0x0000001C) Channel 0 Source Status Register high*/

            struct
            {
                __IOM uint32_t BLOCK_TS : 12; /*!< [11..0] Block Transfer Size   */
                __IOM uint32_t DONE : 1;      /*!< [12..12] Done bit   */
            } CTL_H_b;
        };
        __IM uint32_t RESERVED2[8];
        union
        {
            __IOM uint32_t CFG_L; /*!< (@ 0x00000040) Channel 0 Configuration Register (low)    */

            struct
            {
                __IM uint32_t : 5;
                __IOM uint32_t CH_PRIOR : 3;   /*!< [7..5] Channel priority  */
                __IOM uint32_t CH_SUSP : 1;    /*!< [8..8] Channel Suspend.  */
                __IM uint32_t FIFO_EMPTY : 1;  /*!< [9..9] Indicates if there is data left in the channel FIFO */
                __IOM uint32_t HS_SEL_DST : 1; /*!< [10..10] Destination Software or Hardware Handshaking Select.   */
                __IOM uint32_t HS_SEL_SRC : 1; /*!< [11..11] Source Software or Hardware Handshaking Select. */
                __IOM uint32_t : 6;
                __IOM uint32_t DST_HS_POL : 1; /*!< [18..18] Destination Handshaking Interface Polarity.*/
                __IOM uint32_t SRC_HS_POL : 1; /*!< [19..19] Source Handshaking Interface Polarity.*/
                __IOM uint32_t : 10;
                __IOM uint32_t RELOAD_SRC : 1; /*!< [30..30] Automatic Source Reload.  */
                __IOM uint32_t RELOAD_DST : 1; /*!< [31..31] Automatic Destination Reload.  */
            } CFG_L_b;
        };

        union
        {
            __IOM uint32_t CFG_H; /*!< (@ 0x00000044) Channel 0 Configuration Register (high)   */

            struct
            {
                __IM uint32_t : 1;
                __IOM uint32_t FIFO_MODE : 1; /*!< [1..1] FIFO Mode Select. */
                __IM uint32_t : 5;
                __IOM uint32_t SRC_PER : 4;  /*!< [10..7] Assigns a hardware handshaking interface    */
                __IOM uint32_t DEST_PER : 4; /*!< [14..11] Assigns a hardware handshaking interface   */
            } CFG_H_b;
        };
        __IM uint32_t RESERVED3[4];
    } DMA_Channel_TypeDef;

    typedef struct
    { /*!< (@ 0x48004000) DMAC Structure */

        DMA_Channel_TypeDef CH0;
        DMA_Channel_TypeDef CH1;
        DMA_Channel_TypeDef CH2;
        DMA_Channel_TypeDef CH3;
        DMA_Channel_TypeDef CH4;
        DMA_Channel_TypeDef CH5;
        DMA_Channel_TypeDef CH6; // reserve
        DMA_Channel_TypeDef CH7; // reserve
        union
        {
            __IOM uint32_t RawTfr; /*!< (@ 0x000002C0) RawTfr    */

            struct
            {
                __IOM uint32_t RAW : 4; /*!< [3..0] Raw interrupt status   */
            } RawTfr_b;
        };
        __IM uint32_t RESERVED4;

        union
        {
            __IOM uint32_t RawBlock; /*!< (@ 0x000002C8) RawBlock  */

            struct
            {
                __IOM uint32_t RAW : 4; /*!< [3..0] Raw interrupt status   */
            } RawBlock_b;
        };
        __IM uint32_t RESERVED5;

        union
        {
            __IOM uint32_t RawSrcTran; /*!< (@ 0x000002D0) RawSrcTran*/

            struct
            {
                __IOM uint32_t RAW : 4; /*!< [3..0] Raw interrupt status   */
            } RawSrcTran_b;
        };
        __IM uint32_t RESERVED6;

        union
        {
            __IOM uint32_t RawDstTran; /*!< (@ 0x000002D8) RawDstTran*/

            struct
            {
                __IOM uint32_t RAW : 4; /*!< [3..0] Raw interrupt status   */
            } RawDstTran_b;
        };
        __IM uint32_t RESERVED7;

        union
        {
            __IOM uint32_t RawErr; /*!< (@ 0x000002E0) RawErr    */

            struct
            {
                __IOM uint32_t RAW : 4; /*!< [3..0] Raw interrupt status   */
            } RawErr_b;
        };
        __IM uint32_t RESERVED8;

        union
        {
            __IOM uint32_t StatusTfr; /*!< (@ 0x000002E8) StatusTfr */

            struct
            {
                __IOM uint32_t STATUS : 4; /*!< [3..0] Interrupt status. */
            } StatusTfr_b;
        };
        __IM uint32_t RESERVED9;

        union
        {
            __IOM uint32_t StatusBlock; /*!< (@ 0x000002F0) StatusBlock    */

            struct
            {
                __IOM uint32_t STATUS : 4; /*!< [3..0] Interrupt status. */
            } StatusBlock_b;
        };
        __IM uint32_t RESERVED10;

        union
        {
            __IOM uint32_t StatusSrcTran; /*!< (@ 0x000002F8) StatusSrcTran  */

            struct
            {
                __IOM uint32_t STATUS : 4; /*!< [3..0] Interrupt status. */
            } StatusSrcTran_b;
        };
        __IM uint32_t RESERVED11;

        union
        {
            __IOM uint32_t StatusDstTran; /*!< (@ 0x00000300) StatusDstTran  */

            struct
            {
                __IOM uint32_t STATUS : 4; /*!< [3..0] Interrupt status. */
            } StatusDstTran_b;
        };
        __IM uint32_t RESERVED12;

        union
        {
            __IOM uint32_t StatusErr; /*!< (@ 0x00000308) StatusErr */

            struct
            {
                __IOM uint32_t STATUS : 4; /*!< [3..0] Interrupt status. */
            } StatusErr_b;
        };
        __IM uint32_t RESERVED13;

        union
        {
            __IOM uint32_t MaskTfr; /*!< (@ 0x00000310) Interrupt Mask Registers */

            struct
            {
                __IOM uint32_t INT_MASK_TFR : 4; /*!< [3..0] shield Interrupt Mask of DMA Channel   */
                __IM uint32_t : 4;
                __IOM uint32_t INT_MASK_WE : 4; /*!< [11..8] Interrupt Mask Write Enable*/
            } MaskTfr_b;
        };
        __IM uint32_t RESERVED14;

        union
        {
            __IOM uint32_t MaskBlock; /*!< (@ 0x00000318) Interrupt Mask Registers */

            struct
            {
                __IOM uint32_t INT_MASK_BLOCK : 4; /*!< [3..0] shield Interrupt Mask of DMA Channel   */
                __IM uint32_t : 4;
                __IOM uint32_t INT_MASK_BLOCK_WE : 4; /*!< [11..8] Interrupt Mask Write Enable*/
            } MaskBlock_b;
        };
        __IM uint32_t RESERVED15;

        union
        {
            __IOM uint32_t MaskSrcTran; /*!< (@ 0x00000320) Interrupt Mask Registers */

            struct
            {
                __IOM uint32_t INT_MASK_SRC_TRAN : 4; /*!< [3..0] shield Interrupt Mask of DMA Channel   */
                __IM uint32_t : 4;
                __IOM uint32_t INT_MASK_SRC_TRAN_WE : 4; /*!< [11..8] Interrupt Mask Write Enable*/
            } MaskSrcTran_b;
        };
        __IM uint32_t RESERVED16;

        union
        {
            __IOM uint32_t MaskDstTran; /*!< (@ 0x00000328) Interrupt Mask Registers */

            struct
            {
                __IOM uint32_t INT_MASK_DST_TRAN : 4; /*!< [3..0] shield Interrupt Mask of DMA Channel   */
                __IM uint32_t : 4;
                __IOM uint32_t INT_MASK_DST_TRAN_WE : 4; /*!< [11..8] Interrupt Mask Write Enable*/
            } MaskDstTran_b;
        };
        __IM uint32_t RESERVED17;

        union
        {
            __IOM uint32_t MaskErr; /*!< (@ 0x00000330) Interrupt Mask Registers */

            struct
            {
                __IOM uint32_t INT_MASK_Err : 4; /*!< [3..0] shield Interrupt Mask of DMA Channel   */
                __IM uint32_t : 4;
                __IOM uint32_t INT_MASK_Err_WE : 4; /*!< [11..8] Interrupt Mask Write Enable*/
            } MaskErr_b;
        };
        __IM uint32_t RESERVED18;

        union
        {
            __OM uint32_t ClearTfr; /*!< (@ 0x00000338) Interrupt Clear Registers*/

            struct
            {
                __OM uint32_t CLEAR : 4; /*!< [3..0] Interrupt clear   */
            } ClearTfr_b;
        };
        __IM uint32_t RESERVED19;

        union
        {
            __OM uint32_t ClearBlock; /*!< (@ 0x00000340) Interrupt Clear Registers*/

            struct
            {
                __OM uint32_t CLEAR : 4; /*!< [3..0] Interrupt clear   */
            } ClearBlock_b;
        };
        __IM uint32_t RESERVED20;

        union
        {
            __OM uint32_t ClearSrcTran; /*!< (@ 0x00000348) Interrupt Clear Registers*/

            struct
            {
                __OM uint32_t CLEAR : 4; /*!< [3..0] Interrupt clear   */
            } ClearSrcTran_b;
        };
        __IM uint32_t RESERVED21;

        union
        {
            __OM uint32_t ClearDstTran; /*!< (@ 0x00000350) Interrupt Clear Registers*/

            struct
            {
                __OM uint32_t CLEAR : 4; /*!< [3..0] Interrupt clear   */
            } ClearDstTran_b;
        };
        __IM uint32_t RESERVED22;

        union
        {
            __OM uint32_t ClearErr; /*!< (@ 0x00000358) Interrupt Clear Registers*/

            struct
            {
                __OM uint32_t CLEAR : 4; /*!< [3..0] Interrupt clear   */
            } ClearErr_b;
        };
        __IM uint32_t RESERVED23;

        union
        {
            __IM uint32_t StatusInt; /*!< (@ 0x00000360) Combined Interrupt Status Register   */

            struct
            {
                __IM uint32_t TFR : 1;   /*!< [0..0] OR of the contents of StatusTfr register*/
                __IM uint32_t BLOCK : 1; /*!< [1..1] OR of the contents of StatusBlock register.  */
                __IM uint32_t SRCT : 1;  /*!< [2..2] OR of the contents of StatusSrcTran register */
                __IM uint32_t DSCT : 1;  /*!< [3..3] OR of the contents of StatusDst register.    */
                __IM uint32_t ERR : 1;   /*!< [4..4] OR of the contents of StatusErr register.    */
            } StatusInt_b;
        };
        __IM uint32_t RESERVED24;

        union
        {
            __IOM uint32_t ReqSrcReg; /*!< (@ 0x00000368) Source Software Transaction Request Register*/

            struct
            {
                __IOM uint32_t SRC_REQ : 4; /*!< [3..0] Source request    */
                __IM uint32_t : 4;
                __IOM uint32_t SRC_REQ_WE : 4; /*!< [11..8] Source request write enable*/
            } ReqSrcReg_b;
        };
        __IM uint32_t RESERVED25;

        union
        {
            __IOM uint32_t ReqDstReg; /*!< (@ 0x00000390) Destination Software Transaction Request Register*/

            struct
            {
                __IOM uint32_t DST_REQ : 4; /*!< [3..0] Destination request    */
                __IM uint32_t : 4;
                __IOM uint32_t DST_REQ_WE : 4; /*!< [11..8] Destination request write enable*/
            } ReqDstReg_b;
        };
        __IM uint32_t RESERVED26;

        union
        {
            __IOM uint32_t SglReqSrcReg; /*!< (@ 0x00000398) Single Source Transaction Request Register*/

            struct
            {
                __IOM uint32_t SRC_SGLREQ : 4; /*!< [3..0] Source single request  */
                __IM uint32_t : 4;
                __IOM uint32_t SRC_SGLREQ_WE : 4; /*!< [11..8] Single write enable   */
            } SglReqSrcReg_b;
        };
        __IM uint32_t RESERVED27;

        union
        {
            __IOM uint32_t SglReqDstReg; /*!< (@ 0x00000380) Single Destination Transaction Request Register  */

            struct
            {
                __IOM uint32_t DST_SGLREQ : 4; /*!< [3..0] Destination single or burst request*/
                __IM uint32_t : 4;
                __IOM uint32_t DST_SGLREQ_WE : 4; /*!< [11..8] Destination write enable   */
            } SglReqDstReg_b;
        };
        __IM uint32_t RESERVED28;

        union
        {
            __IOM uint32_t LstSrcReg; /*!< (@ 0x00000388) Last Source Transaction Request Register  */

            struct
            {
                __IOM uint32_t LSTSRC_REQ : 4; /*!< [3..0] Source last transaction request  */
                __IM uint32_t : 4;
                __IOM uint32_t LASTSRC_WE : 4; /*!< [11..8] Source last transaction request write enable*/
            } LstSrcReg_b;
        };
        __IM uint32_t RESERVED29;

        union
        {
            __IOM uint32_t LstDstReg; /*!< (@ 0x00000390) Last Destination Transaction Request Register    */

            struct
            {
                __IOM uint32_t LSTDST : 4; /*!< [3..0] Destination last transaction request    */
                __IM uint32_t : 4;
                __IOM uint32_t LSTDST_WE : 4; /*!< [11..8] Destination last transaction request write enable*/
            } LstDstReg_b;
        };
        __IM uint32_t RESERVED30;

        union
        {
            __IOM uint32_t DmaCfgReg; /*!< (@ 0x00000398) DMA Configuration Register */

            struct
            {
                __IOM uint32_t DMA_EN : 1; /*!< [0..0] DW_ahb_dmac Enable bit.*/
            } DmaCfgReg_b;
        };
        __IM uint32_t RESERVED31;
        union
        {
            __IOM uint32_t ChEnReg; /*!< (@ 0x000003A0) DMA Channel Enable Register*/

            struct
            {
                __IOM uint32_t CH_EN : 4; /*!< [3..0] Enables/Disables the channel*/
                __IM uint32_t : 4;
                __IOM uint32_t CH_EN_WE : 4; /*!< [11..8] Channel enable write enable.    */
            } ChEnReg_b;
        };
        __IM uint32_t RESERVED100;

        union
        {
            __IM uint32_t DmaIdReg; /*!< (@ 0x000003A8) DMA ID Register                                            */

            struct
            {
                __IM uint32_t DMA_ID : 32; /*!< [31..0] Hardcoded DW_ahb_dmac Peripheral ID                               */
            } DmaIdReg_b;
        };
        __IM uint32_t RESERVED101;

        union
        {
            __IOM uint32_t DmaTestReg; /*!< (@ 0x000003B0) DMA Test Register                                          */

            struct
            {
                __IOM uint32_t TEST_SLV_IF : 1; /*!< [0..0] Puts the AHB slave interface into test mode.                       */
            } DmaTestReg_b;
        };
        __IM uint32_t RESERVED102[6];

        union
        {
            __IM uint32_t DMA_COMP_PARAMS_6; /*!< (@ 0x000003CC) DW_ahb_dmac Component Parameters Register 6                */

            struct
            {
                __IM uint32_t CH7_DTW : 3;          /*!< [2..0] CH7_DTW                                                            */
                __IM uint32_t CH7_STW : 3;          /*!< [5..3] CH7_STW                                                            */
                __IM uint32_t CH7_STAT_DST : 1;     /*!< [6..6] CH7_STAT_DST                                                       */
                __IM uint32_t CH7_STAT_SRC : 1;     /*!< [7..7] CH7_STAT_SRC                                                       */
                __IM uint32_t CH7_DST_SCA_EN : 1;   /*!< [8..8] CH7_DST_SCA_EN                                                     */
                __IM uint32_t CH7_SRC_GAT_EN : 1;   /*!< [9..9] CH7_SRC_GAT_EN                                                     */
                __IM uint32_t CH7_LOCK_EN : 1;      /*!< [10..10] CH7_LOCK_EN                                                      */
                __IM uint32_t CH7_MULTI_BLK_EN : 1; /*!< [11..11] CH7_MULTI_BLK_EN                                                 */
                __IM uint32_t CH7_CTL_WB_EN : 1;    /*!< [12..12] CH7_CTL_WB_EN                                                    */
                __IM uint32_t CH7_HC_LLP : 1;       /*!< [13..13] CH7_HC_LLP                                                       */
                __IM uint32_t CH7_FC : 1;           /*!< [14..14] CH7_FC                                                           */
                __IM uint32_t : 1;
                __IM uint32_t CH7_MAX_MULT_SIZE : 3; /*!< [18..16] CH7_MAX_MULT_SIZE                                                */
                __IM uint32_t CH7_DMS : 3;           /*!< [21..19] CH7_DMS                                                          */
                __IM uint32_t CH7_LMS : 3;           /*!< [24..22] CH7_LMS                                                          */
                __IM uint32_t CH7_SMS : 3;           /*!< [27..25] Destination last transaction request                             */
                __IM uint32_t CH7_FIFO_DEPTH : 3;    /*!< [30..28] Destination last transaction request write enable                */
            } DMA_COMP_PARAMS_6_b;
        };

        union
        {
            __IM uint32_t DMA_COMP_PARAMS_5L; /*!< (@ 0x000003D0) DW_ahb_dmac Component Parameters Register 5                */

            struct
            {
                __IM uint32_t CH6_DTW : 3;          /*!< [2..0] CH6_DTW                                                            */
                __IM uint32_t CH6_STW : 3;          /*!< [5..3] CH6_STW                                                            */
                __IM uint32_t CH6_STAT_DST : 1;     /*!< [6..6] CH6_STAT_DST                                                       */
                __IM uint32_t CH6_STAT_SRC : 1;     /*!< [7..7] CH6_STAT_SRC                                                       */
                __IM uint32_t CH6_DST_SCA_EN : 1;   /*!< [8..8] CH6_DST_SCA_EN                                                     */
                __IM uint32_t CH6_SRC_GAT_EN : 1;   /*!< [9..9] CH6_SRC_GAT_EN                                                     */
                __IM uint32_t CH6_LOCK_EN : 1;      /*!< [10..10] CH6_LOCK_EN                                                      */
                __IM uint32_t CH6_MULTI_BLK_EN : 1; /*!< [11..11] CH6_MULTI_BLK_EN                                                 */
                __IM uint32_t CH6_CTL_WB_EN : 1;    /*!< [12..12] CH6_CTL_WB_EN                                                    */
                __IM uint32_t CH6_HC_LLP : 1;       /*!< [13..13] CH6_HC_LLP                                                       */
                __IM uint32_t CH6_FC : 1;           /*!< [14..14] CH6_FC                                                           */
                __IM uint32_t : 1;
                __IM uint32_t CH6_MAX_MULT_SIZE : 3; /*!< [18..16] CH6_MAX_MULT_SIZE                                                */
                __IM uint32_t CH6_DMS : 3;           /*!< [21..19] CH6_DMS                                                          */
                __IM uint32_t CH6_LMS : 3;           /*!< [24..22] CH6_LMS                                                          */
                __IM uint32_t CH6_SMS : 3;           /*!< [27..25] Destination last transaction request                             */
                __IM uint32_t CH6_FIFO_DEPTH : 3;    /*!< [30..28] Destination last transaction request write enable                */
            } DMA_COMP_PARAMS_5L_b;
        };

        union
        {
            __IM uint32_t DMA_COMP_PARAMS_5H; /*!< (@ 0x000003D4) DW_ahb_dmac Component Parameters Register 5                */

            struct
            {
                __IM uint32_t CH5_DTW : 3;          /*!< [2..0] CH5_DTW                                                            */
                __IM uint32_t CH5_STW : 3;          /*!< [5..3] CH5_STW                                                            */
                __IM uint32_t CH5_STAT_DST : 1;     /*!< [6..6] CH5_STAT_DST                                                       */
                __IM uint32_t CH5_STAT_SRC : 1;     /*!< [7..7] CH5_STAT_SRC                                                       */
                __IM uint32_t CH5_DST_SCA_EN : 1;   /*!< [8..8] CH5_DST_SCA_EN                                                     */
                __IM uint32_t CH5_SRC_GAT_EN : 1;   /*!< [9..9] CH5_SRC_GAT_EN                                                     */
                __IM uint32_t CH5_LOCK_EN : 1;      /*!< [10..10] CH5_LOCK_EN                                                      */
                __IM uint32_t CH5_MULTI_BLK_EN : 1; /*!< [11..11] CH5_MULTI_BLK_EN                                                 */
                __IM uint32_t CH5_CTL_WB_EN : 1;    /*!< [12..12] CH5_CTL_WB_EN                                                    */
                __IM uint32_t CH5_HC_LLP : 1;       /*!< [13..13] CH5_HC_LLP                                                       */
                __IM uint32_t CH5_FC : 1;           /*!< [14..14] CH5_FC                                                           */
                __IM uint32_t : 1;
                __IM uint32_t CH5_MAX_MULT_SIZE : 3; /*!< [18..16] CH5_MAX_MULT_SIZE                                                */
                __IM uint32_t CH5_DMS : 3;           /*!< [21..19] CH5_DMS                                                          */
                __IM uint32_t CH5_LMS : 3;           /*!< [24..22] CH5_LMS                                                          */
                __IM uint32_t CH5_SMS : 3;           /*!< [27..25] Destination last transaction request                             */
                __IM uint32_t CH5_FIFO_DEPTH : 3;    /*!< [30..28] Destination last transaction request write enable                */
            } DMA_COMP_PARAMS_5H_b;
        };

        union
        {
            __IM uint32_t DMA_COMP_PARAMS_4L; /*!< (@ 0x000003D8) DW_ahb_dmac Component Parameters Register 4                */

            struct
            {
                __IM uint32_t CH4_DTW : 3;          /*!< [2..0] CH4_DTW                                                            */
                __IM uint32_t CH4_STW : 3;          /*!< [5..3] CH4_STW                                                            */
                __IM uint32_t CH4_STAT_DST : 1;     /*!< [6..6] CH4_STAT_DST                                                       */
                __IM uint32_t CH4_STAT_SRC : 1;     /*!< [7..7] CH4_STAT_SRC                                                       */
                __IM uint32_t CH4_DST_SCA_EN : 1;   /*!< [8..8] CH4_DST_SCA_EN                                                     */
                __IM uint32_t CH4_SRC_GAT_EN : 1;   /*!< [9..9] CH4_SRC_GAT_EN                                                     */
                __IM uint32_t CH4_LOCK_EN : 1;      /*!< [10..10] CH4_LOCK_EN                                                      */
                __IM uint32_t CH4_MULTI_BLK_EN : 1; /*!< [11..11] CH4_MULTI_BLK_EN                                                 */
                __IM uint32_t CH4_CTL_WB_EN : 1;    /*!< [12..12] CH4_CTL_WB_EN                                                    */
                __IM uint32_t CH4_HC_LLP : 1;       /*!< [13..13] CH4_HC_LLP                                                       */
                __IM uint32_t CH4_FC : 1;           /*!< [14..14] CH4_FC                                                           */
                __IM uint32_t : 1;
                __IM uint32_t CH4_MAX_MULT_SIZE : 3; /*!< [18..16] CH4_MAX_MULT_SIZE                                                */
                __IM uint32_t CH4_DMS : 3;           /*!< [21..19] CH4_DMS                                                          */
                __IM uint32_t CH4_LMS : 3;           /*!< [24..22] CH4_LMS                                                          */
                __IM uint32_t CH4_SMS : 3;           /*!< [27..25] Destination last transaction request                             */
                __IM uint32_t CH4_FIFO_DEPTH : 3;    /*!< [30..28] Destination last transaction request write enable                */
            } DMA_COMP_PARAMS_4L_b;
        };

        union
        {
            __IM uint32_t DMA_COMP_PARAMS_4H; /*!< (@ 0x000003DC) DW_ahb_dmac Component Parameters Register 4                */

            struct
            {
                __IM uint32_t CH3_DTW : 3;          /*!< [2..0] CH3_DTW                                                            */
                __IM uint32_t CH3_STW : 3;          /*!< [5..3] CH3_STW                                                            */
                __IM uint32_t CH3_STAT_DST : 1;     /*!< [6..6] CH3_STAT_DST                                                       */
                __IM uint32_t CH3_STAT_SRC : 1;     /*!< [7..7] CH3_STAT_SRC                                                       */
                __IM uint32_t CH3_DST_SCA_EN : 1;   /*!< [8..8] CH3_DST_SCA_EN                                                     */
                __IM uint32_t CH3_SRC_GAT_EN : 1;   /*!< [9..9] CH3_SRC_GAT_EN                                                     */
                __IM uint32_t CH3_LOCK_EN : 1;      /*!< [10..10] CH3_LOCK_EN                                                      */
                __IM uint32_t CH3_MULTI_BLK_EN : 1; /*!< [11..11] CH3_MULTI_BLK_EN                                                 */
                __IM uint32_t CH3_CTL_WB_EN : 1;    /*!< [12..12] CH3_CTL_WB_EN                                                    */
                __IM uint32_t CH3_HC_LLP : 1;       /*!< [13..13] CH3_HC_LLP                                                       */
                __IM uint32_t CH3_FC : 1;           /*!< [14..14] CH3_FC                                                           */
                __IM uint32_t : 1;
                __IM uint32_t CH3_MAX_MULT_SIZE : 3; /*!< [18..16] CH3_MAX_MULT_SIZE                                                */
                __IM uint32_t CH3_DMS : 3;           /*!< [21..19] CH3_DMS                                                          */
                __IM uint32_t CH3_LMS : 3;           /*!< [24..22] CH3_LMS                                                          */
                __IM uint32_t CH3_SMS : 3;           /*!< [27..25] Destination last transaction request                             */
                __IM uint32_t CH3_FIFO_DEPTH : 3;    /*!< [30..28] Destination last transaction request write enable                */
            } DMA_COMP_PARAMS_4H_b;
        };

        union
        {
            __IM uint32_t DMA_COMP_PARAMS_3L; /*!< (@ 0x000003E0) DW_ahb_dmac Component Parameters Register 3                */

            struct
            {
                __IM uint32_t CH2_DTW : 3;          /*!< [2..0] CH2_DTW                                                            */
                __IM uint32_t CH2_STW : 3;          /*!< [5..3] CH2_STW                                                            */
                __IM uint32_t CH2_STAT_DST : 1;     /*!< [6..6] CH2_STAT_DST                                                       */
                __IM uint32_t CH2_STAT_SRC : 1;     /*!< [7..7] CH2_STAT_SRC                                                       */
                __IM uint32_t CH2_DST_SCA_EN : 1;   /*!< [8..8] CH2_DST_SCA_EN                                                     */
                __IM uint32_t CH2_SRC_GAT_EN : 1;   /*!< [9..9] CH2_SRC_GAT_EN                                                     */
                __IM uint32_t CH2_LOCK_EN : 1;      /*!< [10..10] CH2_LOCK_EN                                                      */
                __IM uint32_t CH2_MULTI_BLK_EN : 1; /*!< [11..11] CH2_MULTI_BLK_EN                                                 */
                __IM uint32_t CH2_CTL_WB_EN : 1;    /*!< [12..12] CH2_CTL_WB_EN                                                    */
                __IM uint32_t CH2_HC_LLP : 1;       /*!< [13..13] CH2_HC_LLP                                                       */
                __IM uint32_t CH2_FC : 1;           /*!< [14..14] CH2_FC                                                           */
                __IM uint32_t : 1;
                __IM uint32_t CH2_MAX_MULT_SIZE : 3; /*!< [18..16] CH2_MAX_MULT_SIZE                                                */
                __IM uint32_t CH2_DMS : 3;           /*!< [21..19] CH2_DMS                                                          */
                __IM uint32_t CH2_LMS : 3;           /*!< [24..22] CH2_LMS                                                          */
                __IM uint32_t CH2_SMS : 3;           /*!< [27..25] Destination last transaction request                             */
                __IM uint32_t CH2_FIFO_DEPTH : 3;    /*!< [30..28] Destination last transaction request write enable                */
            } DMA_COMP_PARAMS_3L_b;
        };

        union
        {
            __IM uint32_t DMA_COMP_PARAMS_3H; /*!< (@ 0x000003E4) DW_ahb_dmac Component Parameters Register 3                */

            struct
            {
                __IM uint32_t CH1_DTW : 3;          /*!< [2..0] CH1_DTW                                                            */
                __IM uint32_t CH1_STW : 3;          /*!< [5..3] CH1_STW                                                            */
                __IM uint32_t CH1_STAT_DST : 1;     /*!< [6..6] CH1_STAT_DST                                                       */
                __IM uint32_t CH1_STAT_SRC : 1;     /*!< [7..7] CH1_STAT_SRC                                                       */
                __IM uint32_t CH1_DST_SCA_EN : 1;   /*!< [8..8] CH1_DST_SCA_EN                                                     */
                __IM uint32_t CH1_SRC_GAT_EN : 1;   /*!< [9..9] CH1_SRC_GAT_EN                                                     */
                __IM uint32_t CH1_LOCK_EN : 1;      /*!< [10..10] CH1_LOCK_EN                                                      */
                __IM uint32_t CH1_MULTI_BLK_EN : 1; /*!< [11..11] CH1_MULTI_BLK_EN                                                 */
                __IM uint32_t CH1_CTL_WB_EN : 1;    /*!< [12..12] CH1_CTL_WB_EN                                                    */
                __IM uint32_t CH1_HC_LLP : 1;       /*!< [13..13] CH1_HC_LLP                                                       */
                __IM uint32_t CH1_FC : 1;           /*!< [14..14] CH1_FC                                                           */
                __IM uint32_t : 1;
                __IM uint32_t CH1_MAX_MULT_SIZE : 3; /*!< [18..16] CH1_MAX_MULT_SIZE                                                */
                __IM uint32_t CH1_DMS : 3;           /*!< [21..19] CH1_DMS                                                          */
                __IM uint32_t CH1_LMS : 3;           /*!< [24..22] CH1_LMS                                                          */
                __IM uint32_t CH1_SMS : 3;           /*!< [27..25] Destination last transaction request                             */
                __IM uint32_t CH1_FIFO_DEPTH : 3;    /*!< [30..28] Destination last transaction request write enable                */
            } DMA_COMP_PARAMS_3H_b;
        };

        union
        {
            __IM uint32_t DMA_COMP_PARAMS_2L; /*!< (@ 0x000003E8) DW_ahb_dmac Component Parameters Register 2                */

            struct
            {
                __IM uint32_t CH0_DTW : 3;           /*!< [2..0] CH0_DTW                                                            */
                __IM uint32_t CH0_STW : 3;           /*!< [5..3] CH0_STW                                                            */
                __IM uint32_t CH0_STAT_DST : 1;      /*!< [6..6] CH0_STAT_DST                                                       */
                __IM uint32_t CH0_STAT_SRC : 1;      /*!< [7..7] CH0_STAT_SRC                                                       */
                __IM uint32_t CH0_DST_SCA_EN : 1;    /*!< [8..8] CH0_DST_SCA_EN                                                     */
                __IM uint32_t CH0_SRC_GAT_EN : 1;    /*!< [9..9] CH0_SRC_GAT_EN                                                     */
                __IM uint32_t CH0_LOCK_EN : 1;       /*!< [10..10] CH0_LOCK_EN                                                      */
                __IM uint32_t CH0_MULTI_BLK_EN : 1;  /*!< [11..11] CH0_MULTI_BLK_EN                                                 */
                __IM uint32_t CH0_CTL_WB_EN : 1;     /*!< [12..12] CH0_CTL_WB_EN                                                    */
                __IM uint32_t CH0_HC_LLP : 1;        /*!< [13..13] CH0_HC_LLP                                                       */
                __IM uint32_t CH0_FC : 2;            /*!< [15..14] CH0_FC                                                           */
                __IM uint32_t CH0_MAX_MULT_SIZE : 3; /*!< [18..16] CH0_MAX_MULT_SIZE                                                */
                __IM uint32_t CH0_DMS : 3;           /*!< [21..19] CH0_DMS                                                          */
                __IM uint32_t CH0_LMS : 3;           /*!< [24..22] CH0_LMS                                                          */
                __IM uint32_t CH0_SMS : 3;           /*!< [27..25] CH0_SMS                                                          */
                __IM uint32_t CH0_FIFO_DEPTH : 3;    /*!< [30..28] CH0_FIFO_DEPTH                                                   */
            } DMA_COMP_PARAMS_2L_b;
        };

        union
        {
            __IM uint32_t DMA_COMP_PARAMS_2H; /*!< (@ 0x000003EC) DW_ahb_dmac Component Parameters Register 2                */

            struct
            {
                __IM uint32_t CH0_MULTI_BLK_TYPE : 4; /*!< [3..0] CH0_MULTI_BLK_TYPE                                                 */
                __IM uint32_t CH1_MULTI_BLK_TYPE : 4; /*!< [7..4] CH1_MULTI_BLK_TYPE                                                 */
                __IM uint32_t CH2_MULTI_BLK_TYPE : 4; /*!< [11..8] CH2_MULTI_BLK_TYPE                                                */
                __IM uint32_t CH3_MAX_MULT_SIZE : 4;  /*!< [15..12] CH3_MAX_MULT_SIZE                                                */
                __IM uint32_t CH4_MULTI_BLK_TYPE : 4; /*!< [19..16] CH4_MULTI_BLK_TYPE                                               */
                __IM uint32_t CH5_MULTI_BLK_TYPE : 4; /*!< [23..20] CH5_MULTI_BLK_TYPE                                               */
                __IM uint32_t CH6_MULTI_BLK_TYPE : 4; /*!< [27..24] CH6_MULTI_BLK_TYPE                                               */
                __IM uint32_t CH7_MULTI_BLK_TYPE : 4; /*!< [31..28] CH7_MULTI_BLK_TYPE                                               */
            } DMA_COMP_PARAMS_2H_b;
        };

        union
        {
            __IM uint32_t DMA_COMP_PARAMS_1L; /*!< (@ 0x000003F0) DW_ahb_dmac Component Parameters Register 1                */

            struct
            {
                __IM uint32_t CH0_MAX_BLK_SIZE : 4; /*!< [3..0] CH0_MAX_BLK_SIZE                                                   */
                __IM uint32_t CH1_MAX_BLK_SIZE : 4; /*!< [7..4] CH1_MAX_BLK_SIZE                                                   */
                __IM uint32_t CH2_MAX_BLK_SIZE : 4; /*!< [11..8] CH2_MAX_BLK_SIZE                                                  */
                __IM uint32_t CH3_MAX_BLK_SIZE : 4; /*!< [15..12] CH3_MAX_BLK_SIZE                                                 */
                __IM uint32_t CH4_MAX_BLK_SIZE : 4; /*!< [19..16] CH4_MAX_BLK_SIZE                                                 */
                __IM uint32_t CH5_MAX_BLK_SIZE : 4; /*!< [23..20] CH5_MAX_BLK_SIZE                                                 */
                __IM uint32_t CH6_MAX_BLK_SIZE : 4; /*!< [27..24] CH6_MAX_BLK_SIZE                                                 */
                __IM uint32_t CH7_MAX_BLK_SIZE : 4; /*!< [31..28] CH7_MAX_BLK_SIZE                                                 */
            } DMA_COMP_PARAMS_1L_b;
        };

        union
        {
            __IM uint32_t DMA_COMP_PARAMS_1H; /*!< (@ 0x000003F4) DW_ahb_dmac Component Parameters Register 1                */

            struct
            {
                __IM uint32_t BIG_ENDIAN : 1; /*!< [0..0] BIG_ENDIAN                                                         */
                __IM uint32_t INTR_IO : 2;    /*!< [2..1] INTR_IO                                                            */
                __IM uint32_t MABRST : 1;     /*!< [3..3] MABRST                                                             */
                __IM uint32_t : 4;
                __IM uint32_t NUM_CHANNELS : 2; /*!< [9..8] NUM_CHANNELS                                                       */
                __IM uint32_t : 1;
                __IM uint32_t NUM_MASTER_INT : 1; /*!< [11..11] NUM_MASTER_INT                                                   */
                __IM uint32_t : 1;
                __IM uint32_t S_HDATA_WIDTH : 2;        /*!< [14..13] S_HDATA_WIDTH                                                    */
                __IM uint32_t M4_HDATA_WIDTH : 2;       /*!< [16..15] M4_HDATA_WIDTH                                                   */
                __IM uint32_t M3_HDATA_WIDTH : 2;       /*!< [18..17] M3_HDATA_WIDTH                                                   */
                __IM uint32_t M2_HDATA_WIDTH : 2;       /*!< [20..19] M2_HDATA_WIDTH                                                   */
                __IM uint32_t M1_HDATA_WIDTH : 2;       /*!< [22..21] M1_HDATA_WIDTH                                                   */
                __IM uint32_t NUM_HS_INT : 5;           /*!< [27..23] NUM_HS_INT                                                       */
                __IM uint32_t ADD_ENCODED_PARAMS : 1;   /*!< [28..28] ADD_ENCODED_PARAMS                                               */
                __IM uint32_t STATIC_ENDIAN_SELECT : 1; /*!< [29..29] STATIC_ENDIAN_SELECT                                             */
            } DMA_COMP_PARAMS_1H_b;
        };

        union
        {
            __IM uint32_t DMA_COMP_ID_TYPE; /*!< (@ 0x000003F8) Type number= 0x44_57_11_10.                                */

            struct
            {
                __IM uint32_t DMA_COMP_TYPE : 32; /*!< [31..0] DMA_COMP_TYPE                                                     */
            } DMA_COMP_ID_TYPE_b;
        };

        union
        {
            __IM uint32_t DMA_COMP_ID_VERSION; /*!< (@ 0x000003FC) Version of the DMAC component.                             */

            struct
            {
                __IM uint32_t DMA_COMP_VERSION : 32; /*!< [31..0] DMA_COMP_VERSION                                                  */
            } DMA_COMP_ID_VERSION_b;
        };
    } DMAC_Type; /*!< Size = 1024 (0x400) */

    /* =========================================================================================================================== */
    /* ================    FLASH    ================ */
    /* =========================================================================================================================== */

    /**
     * @brief eflash controller (FLASH)
     */

    typedef struct
    { /*!< (@ 0x4001D000) FLASH Structure*/

        union
        {
            __IOM uint32_t ACR; /*!< (@ 0x00000000) Flash access control register   */

            struct
            {
                __IOM uint32_t LATENCY : 3; /*!< [2..0] Latency */
                __IM uint32_t : 1;
                __IOM uint32_t PRFTBE : 1; /*!< [4..4] Prefetch buffer enable */
                __IM uint32_t PRFTBS : 1;  /*!< [5..5] Prefetch buffer status */
            } ACR_b;
        };

        union
        {
            __OM uint32_t KEYR; /*!< (@ 0x00000004) Flash key register  */

            struct
            {
                __OM uint32_t FKEY : 32; /*!< [31..0] Flash key   */
            } KEYR_b;
        };

        union
        {
            __OM uint32_t OPTKEYR; /*!< (@ 0x00000008) Flash option key register*/

            struct
            {
                __OM uint32_t OPTKEY : 32; /*!< [31..0] Option byte key  */
            } OPTKEYR_b;
        };

        union
        {
            __IOM uint32_t SR; /*!< (@ 0x0000000C) Flash status register    */

            struct
            {
                __IM uint32_t BSY : 1; /*!< [0..0] Busy flag    */
                __IM uint32_t : 1;
                __IOM uint32_t PGERR : 1; /*!< [2..2] Programming error */
                __IM uint32_t : 1;
                __IOM uint32_t WRPRTERR : 1; /*!< [4..4] Write protection error */
                __IOM uint32_t EOP : 1;      /*!< [5..5] End of operation  */
                __IM uint32_t : 10;
                __IM uint32_t OB_BOOT_MODE : 2;  /*!< [17..16] Device boot mode configuration in option byte   */
                __IM uint32_t OB_BOOT0_PIN : 1;  /*!< [18..18] Boot0 pin value */
                __IM uint32_t OB_EMPTY_FLAG : 1; /*!< [19..19] Main memory empty flag    */
                __IM uint32_t OBERR : 1;         /*!< [20..20] Option byte error    */
            } SR_b;
        };

        union
        {
            __IOM uint32_t CR; /*!< (@ 0x00000010) Flash control register   */

            struct
            {
                __IOM uint32_t PG : 1;  /*!< [0..0] Flash programming chosen    */
                __IOM uint32_t PER : 1; /*!< [1..1] chip not support   parpare  */
                __IOM uint32_t MER : 1; /*!< [2..2] Mass erase   */
                __IM uint32_t : 1;
                __IOM uint32_t OPTPG : 1; /*!< [4..4] Option byte programming*/
                __IOM uint32_t OPTER : 1; /*!< [5..5] Option byte erase */
                __IOM uint32_t STRT : 1;  /*!< [6..6] Start */
                __IOM uint32_t LOCK : 1;  /*!< [7..7] in order to LOCK flash */
                __IM uint32_t : 1;
                __IOM uint32_t OPTWRE : 1; /*!< [9..9] Option byte write enable    */
                __IOM uint32_t ERRIE : 1;  /*!< [10..10] Error interrupt enable    */
                __IM uint32_t : 1;
                __IOM uint32_t OPIE : 1; /*!< [12..12] End of operation interrupt enable*/
                __IM uint32_t : 3;
                __IOM uint32_t SMLOCK : 1; /*!< [16..16] System memory write lock  */
                __IM uint32_t : 7;
                __IOM uint32_t BOOT_MODE : 2; /*!< [25..24] Device boot mode selection*/
            } CR_b;
        };

        union
        {
            __IOM uint32_t AR; /*!< (@ 0x00000014) Flash address register   */

            struct
            {
                __IOM uint32_t FAR : 32; /*!< [31..0] Flash Address    */
            } AR_b;
        };

        union
        {
            __IM uint32_t OBR; /*!< (@ 0x00000018) Flash Option byte register */

            struct
            {
                __IM uint32_t nBOOT0 : 1;   /*!< [0..0] nBOOT0*/
                __IM uint32_t nBOOT1 : 1;   /*!< [1..1] nBOOT1*/
                __IM uint32_t BOOT_SEL : 1; /*!< [2..2] BOOT_SEL*/
                __IM uint32_t WDG_SW : 1;   /*!< [3..3] WDG_SW*/
                __IM uint32_t : 4;
                __IM uint32_t DATA0 : 8; /*!< [15..8] DATA0*/
                __IM uint32_t DATA1 : 8; /*!< [23..16] DATA1 */
                __IM uint32_t DATA2 : 8; /*!< [31..24] DATA2 */
            } OBR_b;
        };

        union
        {
            __IM uint32_t CAL1; /*!< (@ 0x0000001C) The reset value of this register depends on the
            value programmed in the option byte. */

            struct
            {
                __IM uint32_t CAL1 : 32; /*!< [31..0] CAL1 register    */
            } CAL1_b;
        };

        union
        {
            __IM uint32_t RDPR; /*!< (@ 0x00000020) Flash read protection register. */

            struct
            {
                __IM uint32_t RDPRT : 8;  /*!< [7..0] The 8 flash regions read protection level status  */
                __IM uint32_t RDPRT2 : 1; /*!< [8..8] The whole flash read protection level 2 status    */
            } RDPR_b;
        };

        union
        {
            __IM uint32_t WRPR; /*!< (@ 0x00000024) The reset value of this register depends on the
            value programmed in the option byte  */

            struct
            {
                __IM uint32_t WRP : 32; /*!< [31..0] Write protect    */
            } WRPR_b;
        };

        union
        {
            __IM uint32_t CAL2; /*!< (@ 0x00000028) Flash calibration register 2    */

            struct
            {
                __IM uint32_t CAL2 : 32; /*!< [31..0] CAL2 register.   */
            } CAL2_b;
        };

        union
        {
            __IM uint32_t CAL3; /*!< (@ 0x0000002C) Flash calibration register 3    */

            struct
            {
                __IM uint32_t CAL3 : 32; /*!< [31..0] CAL3 register.   */
            } CAL3_b;
        };

        union
        {
            __IM uint32_t CAL4; /*!< (@ 0x00000030) Flash calibration register 4    */

            struct
            {
                __IM uint32_t CAL4 : 32; /*!< [31..0] CAL4 register.   */
            } CAL4_b;
        };

        union
        {
            __IM uint32_t DEV; /*!< (@ 0x00000034) DEV  */

            struct
            {
                __IM uint32_t ACMP0_CFG : 1; /*!< [0..0]*/
                __IM uint32_t ACMP1_CFG : 1; /*!< [1..1]*/
                __IM uint32_t ACMP2_CFG : 1; /*!< [2..2]*/
                __IM uint32_t : 3;
                __IM uint32_t OPA0_CFG : 1; /*!< [6..6]*/
                __IM uint32_t OPA1_CFG : 1; /*!< [7..7]*/
                __IM uint32_t DAC0_CFG : 1; /*!< [8..8]*/
                __IM uint32_t : 5;
                __IM uint32_t OPA2_CFG : 1; /*!< [14..14]*/
                __IM uint32_t OPA3_CFG : 1; /*!< [15..15]*/
                __IM uint32_t : 2;
                __IM uint32_t UART1_CFG : 1; /*!< [18..18]*/
                __IM uint32_t : 1;
                __IM uint32_t SSP2_CFG : 1; /*!< [20..20]*/
                __IM uint32_t : 3;
                __IM uint32_t TIM15_CFG : 1; /*!< [24..24]*/
                __IM uint32_t TIM16_CFG : 1; /*!< [25..25]*/
                __IM uint32_t TIM17_CFG : 1; /*!< [26..26]*/
                __IM uint32_t TIM3_CFG : 1;  /*!< [27..27]*/
                __IM uint32_t : 1;
                __IM uint32_t RAM_CFG : 1;  /*!< [29..29]*/
                __IM uint32_t EFLS_CFG : 1; /*!< [30..30]*/
            } DEV_b;
        };
        __IM uint32_t RESERVED;

        union
        {
            __OM uint32_t SMKEYR; /*!< (@ 0x0000003C) SMKEYR    */

            struct
            {
                __OM uint32_t SMKEY : 32; /*!< [31..0] SMKEY register.  */
            } SMKEYR_b;
        };
    } FLASH_Type; /*!< Size = 64 (0x40)    */

    /* =========================================================================================================================== */
    /* ================    GPIOF    ================ */
    /* =========================================================================================================================== */

    /**
     * @brief General-purpose I/Os (GPIOF)
     */

    typedef struct
    { /*!< (@ 0x48000A00) GPIOF Structure*/

        union
        {
            __IOM uint32_t MODER; /*!< (@ 0x00000000) GPIO port mode register  */

            struct
            {
                __IOM uint32_t MODER0 : 2;  /*!< [1..0] Port x configuration bits (y = 0..15)   */
                __IOM uint32_t MODER1 : 2;  /*!< [3..2] Port x configuration bits (y = 0..15)   */
                __IOM uint32_t MODER2 : 2;  /*!< [5..4] Port x configuration bits (y = 0..15)   */
                __IOM uint32_t MODER3 : 2;  /*!< [7..6] Port x configuration bits (y = 0..15)   */
                __IOM uint32_t MODER4 : 2;  /*!< [9..8] Port x configuration bits (y = 0..15)   */
                __IOM uint32_t MODER5 : 2;  /*!< [11..10] Port x configuration bits (y = 0..15) */
                __IOM uint32_t MODER6 : 2;  /*!< [13..12] Port x configuration bits (y = 0..15) */
                __IOM uint32_t MODER7 : 2;  /*!< [15..14] Port x configuration bits (y = 0..15) */
                __IOM uint32_t MODER8 : 2;  /*!< [17..16] Port x configuration bits (y = 0..15) */
                __IOM uint32_t MODER9 : 2;  /*!< [19..18] Port x configuration bits (y = 0..15) */
                __IOM uint32_t MODER10 : 2; /*!< [21..20] Port x configuration bits (y = 0..15) */
                __IOM uint32_t MODER11 : 2; /*!< [23..22] Port x configuration bits (y = 0..15) */
                __IOM uint32_t MODER12 : 2; /*!< [25..24] Port x configuration bits (y = 0..15) */
                __IOM uint32_t MODER13 : 2; /*!< [27..26] Port x configuration bits (y = 0..15) */
                __IOM uint32_t MODER14 : 2; /*!< [29..28] Port x configuration bits (y = 0..15) */
                __IOM uint32_t MODER15 : 2; /*!< [31..30] Port x configuration bits (y = 0..15) */
            } MODER_b;
        };

        union
        {
            union
            {
                __IM uint32_t OD; /*!< (@ 0x00000004) GPIO port open drain bit set/reset register */

                struct
                {
                    __IM uint32_t OD0 : 1;  /*!< [0..0] Port x open drain configuration bits (y = 0..15)  */
                    __IM uint32_t OD1 : 1;  /*!< [1..1] Port x open drain configuration bits (y = 0..15)  */
                    __IM uint32_t OD2 : 1;  /*!< [2..2] Port x open drain configuration bits (y = 0..15)  */
                    __IM uint32_t OD3 : 1;  /*!< [3..3] Port x open drain configuration bits (y = 0..15)  */
                    __IM uint32_t OD4 : 1;  /*!< [4..4] Port x open drain configuration bits (y = 0..15)  */
                    __IM uint32_t OD5 : 1;  /*!< [5..5] Port x open drain configuration bits (y = 0..15)  */
                    __IM uint32_t OD6 : 1;  /*!< [6..6] Port x open drain configuration bits (y = 0..15)  */
                    __IM uint32_t OD7 : 1;  /*!< [7..7] Port x open drain configuration bits (y = 0..15)  */
                    __IM uint32_t OD8 : 1;  /*!< [8..8] Port x open drain configuration bits (y = 0..15)  */
                    __IM uint32_t OD9 : 1;  /*!< [9..9] Port x open drain configuration bits (y = 0..15)  */
                    __IM uint32_t OD10 : 1; /*!< [10..10] Port x open drain configuration bits (y = 0..15)*/
                    __IM uint32_t OD11 : 1; /*!< [11..11] Port x open drain configuration bits (y = 0..15)*/
                    __IM uint32_t OD12 : 1; /*!< [12..12] Port x open drain configuration bits (y = 0..15)*/
                    __IM uint32_t OD13 : 1; /*!< [13..13] Port x open drain configuration bits (y = 0..15)*/
                    __IM uint32_t OD14 : 1; /*!< [14..14] Port x open drain configuration bits (y = 0..15)*/
                    __IM uint32_t OD15 : 1; /*!< [15..15] Port x open drain configuration bits (y = 0..15)*/
                } OD_b;
            };

            union
            {
                __IOM uint32_t OD_BSRR; /*!< (@ 0x00000004) GPIO port open drain bit set/reset register */

                struct
                {
                    __IOM uint32_t BS0 : 1;  /*!< [0..0] Port x open drain configuration set bits (y = 0..15)*/
                    __IOM uint32_t BS1 : 1;  /*!< [1..1] Port x open drain configuration set bits (y = 0..15)*/
                    __IOM uint32_t BS2 : 1;  /*!< [2..2] Port x open drain configuration set bits (y = 0..15)*/
                    __IOM uint32_t BS3 : 1;  /*!< [3..3] Port x open drain configuration set bits (y = 0..15)*/
                    __IOM uint32_t BS4 : 1;  /*!< [4..4] Port x open drain configuration set bits (y = 0..15)*/
                    __IOM uint32_t BS5 : 1;  /*!< [5..5] Port x open drain configuration set bits (y = 0..15)*/
                    __IOM uint32_t BS6 : 1;  /*!< [6..6] Port x open drain configuration set bits (y = 0..15)*/
                    __IOM uint32_t BS7 : 1;  /*!< [7..7] Port x open drain configuration set bits (y = 0..15)*/
                    __IOM uint32_t BS8 : 1;  /*!< [8..8] Port x open drain configuration set bits (y = 0..15)*/
                    __IOM uint32_t BS9 : 1;  /*!< [9..9] Port x open drain configuration set bits (y = 0..15)*/
                    __IOM uint32_t BS10 : 1; /*!< [10..10] Port x open drain configuration set bits (y = 0..15)   */
                    __IOM uint32_t BS11 : 1; /*!< [11..11] Port x open drain configuration set bits (y = 0..15)   */
                    __IOM uint32_t BS12 : 1; /*!< [12..12] Port x open drain configuration set bits (y = 0..15)   */
                    __IOM uint32_t BS13 : 1; /*!< [13..13] Port x open drain configuration set bits (y = 0..15)   */
                    __IOM uint32_t BS14 : 1; /*!< [14..14] Port x open drain configuration set bits (y = 0..15)   */
                    __IOM uint32_t BS15 : 1; /*!< [15..15] Port x open drain configuration set bits (y = 0..15)   */
                    __IOM uint32_t BR0 : 1;  /*!< [16..16] Port x open drain configuration reset bits (y = 0..15) */
                    __IOM uint32_t BR1 : 1;  /*!< [17..17] Port x open drain configuration reset bits (y = 0..15) */
                    __IOM uint32_t BR2 : 1;  /*!< [18..18] Port x open drain configuration reset bits (y = 0..15) */
                    __IOM uint32_t BR3 : 1;  /*!< [19..19] Port x open drain configuration reset bits (y = 0..15) */
                    __IOM uint32_t BR4 : 1;  /*!< [20..20] Port x open drain configuration reset bits (y = 0..15) */
                    __IOM uint32_t BR5 : 1;  /*!< [21..21] Port x open drain configuration reset bits (y = 0..15) */
                    __IOM uint32_t BR6 : 1;  /*!< [22..22] Port x open drain configuration reset bits (y = 0..15) */
                    __IOM uint32_t BR7 : 1;  /*!< [23..23] Port x open drain configuration reset bits (y = 0..15) */
                    __IOM uint32_t BR8 : 1;  /*!< [24..24] Port x open drain configuration reset bits (y = 0..15) */
                    __IOM uint32_t BR9 : 1;  /*!< [25..25] Port x open drain configuration reset bits (y = 0..15) */
                    __IOM uint32_t BR10 : 1; /*!< [26..26] Port x open drain configuration reset bits (y = 0..15) */
                    __IOM uint32_t BR11 : 1; /*!< [27..27] Port x open drain configuration reset bits (y = 0..15) */
                    __IOM uint32_t BR12 : 1; /*!< [28..28] Port x open drain configuration reset bits (y = 0..15) */
                    __IOM uint32_t BR13 : 1; /*!< [29..29] Port x open drain configuration reset bits (y = 0..15) */
                    __IOM uint32_t BR14 : 1; /*!< [30..30] Port x open drain configuration reset bits (y = 0..15) */
                    __IOM uint32_t BR15 : 1; /*!< [31..31] Port x open drain configuration reset bits (y = 0..15) */
                } OD_BSRR_b;
            };
        };

        union
        {
            union
            {
                __IM uint32_t SR; /*!< (@ 0x00000008) GPIO port slew rate bit set/reset register*/

                struct
                {
                    __IM uint32_t SR0 : 1;  /*!< [0..0] Port x open drain configuration reset bits (y = 0..15)   */
                    __IM uint32_t SR1 : 1;  /*!< [1..1] Port x open drain configuration reset bits (y = 0..15)   */
                    __IM uint32_t SR2 : 1;  /*!< [2..2] Port x open drain configuration reset bits (y = 0..15)   */
                    __IM uint32_t SR3 : 1;  /*!< [3..3] Port x open drain configuration reset bits (y = 0..15)   */
                    __IM uint32_t SR4 : 1;  /*!< [4..4] Port x open drain configuration reset bits (y = 0..15)   */
                    __IM uint32_t SR5 : 1;  /*!< [5..5] Port x open drain configuration reset bits (y = 0..15)   */
                    __IM uint32_t SR6 : 1;  /*!< [6..6] Port x open drain configuration reset bits (y = 0..15)   */
                    __IM uint32_t SR7 : 1;  /*!< [7..7] Port x open drain configuration reset bits (y = 0..15)   */
                    __IM uint32_t SR8 : 1;  /*!< [8..8] Port x open drain configuration reset bits (y = 0..15)   */
                    __IM uint32_t SR9 : 1;  /*!< [9..9] Port x open drain configuration reset bits (y = 0..15)   */
                    __IM uint32_t SR10 : 1; /*!< [10..10] Port x open drain configuration reset bits (y = 0..15) */
                    __IM uint32_t SR11 : 1; /*!< [11..11] Port x open drain configuration reset bits (y = 0..15) */
                    __IM uint32_t SR12 : 1; /*!< [12..12] Port x open drain configuration reset bits (y = 0..15) */
                    __IM uint32_t SR13 : 1; /*!< [13..13] Port x open drain configuration reset bits (y = 0..15) */
                    __IM uint32_t SR14 : 1; /*!< [14..14] Port x open drain configuration reset bits (y = 0..15) */
                    __IM uint32_t SR15 : 1; /*!< [15..15] Port x open drain configuration reset bits (y = 0..15) */
                } SR_b;
            };

            union
            {
                __IOM uint32_t SR_BSRR; /*!< (@ 0x00000008) GPIO port slew rate bit set/reset register*/

                struct
                {
                    __IOM uint32_t BS0 : 1;  /*!< [0..0] Port x slew rate configuration bits (y = 0..15)   */
                    __IOM uint32_t BS1 : 1;  /*!< [1..1] Port x slew rate configuration bits (y = 0..15)   */
                    __IOM uint32_t BS2 : 1;  /*!< [2..2] Port x slew rate configuration bits (y = 0..15)   */
                    __IOM uint32_t BS3 : 1;  /*!< [3..3] Port x slew rate configuration bits (y = 0..15)   */
                    __IOM uint32_t BS4 : 1;  /*!< [4..4] Port x slew rate configuration bits (y = 0..15)   */
                    __IOM uint32_t BS5 : 1;  /*!< [5..5] Port x slew rate configuration bits (y = 0..15)   */
                    __IOM uint32_t BS6 : 1;  /*!< [6..6] Port x slew rate configuration bits (y = 0..15)   */
                    __IOM uint32_t BS7 : 1;  /*!< [7..7] Port x slew rate configuration bits (y = 0..15)   */
                    __IOM uint32_t BS8 : 1;  /*!< [8..8] Port x slew rate configuration bits (y = 0..15)   */
                    __IOM uint32_t BS9 : 1;  /*!< [9..9] Port x slew rate configuration bits (y = 0..15)   */
                    __IOM uint32_t BS10 : 1; /*!< [10..10] Port x slew rate configuration bits (y = 0..15) */
                    __IOM uint32_t BS11 : 1; /*!< [11..11] Port x slew rate configuration bits (y = 0..15) */
                    __IOM uint32_t BS12 : 1; /*!< [12..12] Port x slew rate configuration bits (y = 0..15) */
                    __IOM uint32_t BS13 : 1; /*!< [13..13] Port x slew rate configuration bits (y = 0..15) */
                    __IOM uint32_t BS14 : 1; /*!< [14..14] Port x slew rate configuration bits (y = 0..15) */
                    __IOM uint32_t BS15 : 1; /*!< [15..15] Port x slew rate configuration bits (y = 0..15) */
                    __IOM uint32_t BR0 : 1;  /*!< [16..16] Port x slew rate configuration reset bits (y = 0..15)  */
                    __IOM uint32_t BR1 : 1;  /*!< [17..17] Port x open drain configuration reset bits (y = 0..15) */
                    __IOM uint32_t BR2 : 1;  /*!< [18..18] Port x open drain configuration reset bits (y = 0..15) */
                    __IOM uint32_t BR3 : 1;  /*!< [19..19] Port x open drain configuration reset bits (y = 0..15) */
                    __IOM uint32_t BR4 : 1;  /*!< [20..20] Port x open drain configuration reset bits (y = 0..15) */
                    __IOM uint32_t BR5 : 1;  /*!< [21..21] Port x open drain configuration reset bits (y = 0..15) */
                    __IOM uint32_t BR6 : 1;  /*!< [22..22] Port x open drain configuration reset bits (y = 0..15) */
                    __IOM uint32_t BR7 : 1;  /*!< [23..23] Port x open drain configuration reset bits (y = 0..15) */
                    __IOM uint32_t BR8 : 1;  /*!< [24..24] Port x open drain configuration reset bits (y = 0..15) */
                    __IOM uint32_t BR9 : 1;  /*!< [25..25] Port x open drain configuration reset bits (y = 0..15) */
                    __IOM uint32_t BR10 : 1; /*!< [26..26] Port x open drain configuration reset bits (y = 0..15) */
                    __IOM uint32_t BR11 : 1; /*!< [27..27] Port x open drain configuration reset bits (y = 0..15) */
                    __IOM uint32_t BR12 : 1; /*!< [28..28] Port x open drain configuration reset bits (y = 0..15) */
                    __IOM uint32_t BR13 : 1; /*!< [29..29] Port x open drain configuration reset bits (y = 0..15) */
                    __IOM uint32_t BR14 : 1; /*!< [30..30] Port x open drain configuration reset bits (y = 0..15) */
                    __IOM uint32_t BR15 : 1; /*!< [31..31] Port x open drain configuration reset bits (y = 0..15) */
                } SR_BSRR_b;
            };
        };

        union
        {
            union
            {
                __IM uint32_t PU; /*!< (@ 0x0000000C) GPIO port pull up bit set/reset register  */

                struct
                {
                    __IM uint32_t PU0 : 1;  /*!< [0..0] Port x pull up configuration bits (y = 0..15)*/
                    __IM uint32_t PU1 : 1;  /*!< [1..1] Port x slew rate configuration bits (y = 0..15)   */
                    __IM uint32_t PU2 : 1;  /*!< [2..2] Port x slew rate configuration bits (y = 0..15)   */
                    __IM uint32_t PU3 : 1;  /*!< [3..3] Port x slew rate configuration bits (y = 0..15)   */
                    __IM uint32_t PU4 : 1;  /*!< [4..4] Port x slew rate configuration bits (y = 0..15)   */
                    __IM uint32_t PU5 : 1;  /*!< [5..5] Port x slew rate configuration bits (y = 0..15)   */
                    __IM uint32_t PU6 : 1;  /*!< [6..6] Port x slew rate configuration bits (y = 0..15)   */
                    __IM uint32_t PU7 : 1;  /*!< [7..7] Port x slew rate configuration bits (y = 0..15)   */
                    __IM uint32_t PU8 : 1;  /*!< [8..8] Port x slew rate configuration bits (y = 0..15)   */
                    __IM uint32_t PU9 : 1;  /*!< [9..9] Port x slew rate configuration bits (y = 0..15)   */
                    __IM uint32_t PU10 : 1; /*!< [10..10] Port x slew rate configuration bits (y = 0..15) */
                    __IM uint32_t PU11 : 1; /*!< [11..11] Port x slew rate configuration bits (y = 0..15) */
                    __IM uint32_t PU12 : 1; /*!< [12..12] Port x slew rate configuration bits (y = 0..15) */
                    __IM uint32_t PU13 : 1; /*!< [13..13] Port x slew rate configuration bits (y = 0..15) */
                    __IM uint32_t PU14 : 1; /*!< [14..14] Port x slew rate configuration bits (y = 0..15) */
                    __IM uint32_t PU15 : 1; /*!< [15..15] Port x slew rate configuration bits (y = 0..15) */
                } PU_b;
            };

            union
            {
                __IOM uint32_t PU_BSRR; /*!< (@ 0x0000000C) GPIO port pull up bit set/reset register  */

                struct
                {
                    __IOM uint32_t BS0 : 1;  /*!< [0..0] Port x pull up configuration set bits (y = 0..15) */
                    __IOM uint32_t BS1 : 1;  /*!< [1..1] Port x pull up configuration set bits (y = 0..15) */
                    __IOM uint32_t BS2 : 1;  /*!< [2..2] Port x pull up configuration set bits (y = 0..15) */
                    __IOM uint32_t BS3 : 1;  /*!< [3..3] Port x pull up configuration set bits (y = 0..15) */
                    __IOM uint32_t BS4 : 1;  /*!< [4..4] Port x pull up configuration set bits (y = 0..15) */
                    __IOM uint32_t BS5 : 1;  /*!< [5..5] Port x pull up configuration set bits (y = 0..15) */
                    __IOM uint32_t BS6 : 1;  /*!< [6..6] Port x pull up configuration set bits (y = 0..15) */
                    __IOM uint32_t BS7 : 1;  /*!< [7..7] Port x pull up configuration set bits (y = 0..15) */
                    __IOM uint32_t BS8 : 1;  /*!< [8..8] Port x pull up configuration set bits (y = 0..15) */
                    __IOM uint32_t BS9 : 1;  /*!< [9..9] Port x pull up configuration set bits (y = 0..15) */
                    __IOM uint32_t BS10 : 1; /*!< [10..10] Port x pull up configuration set bits (y = 0..15) */
                    __IOM uint32_t BS11 : 1; /*!< [11..11] Port x pull up configuration set bits (y = 0..15) */
                    __IOM uint32_t BS12 : 1; /*!< [12..12] Port x pull up configuration set bits (y = 0..15) */
                    __IOM uint32_t BS13 : 1; /*!< [13..13] Port x pull up configuration set bits (y = 0..15) */
                    __IOM uint32_t BS14 : 1; /*!< [14..14] Port x pull up configuration set bits (y = 0..15) */
                    __IOM uint32_t BS15 : 1; /*!< [15..15] Port x pull up configuration set bits (y = 0..15) */
                    __IOM uint32_t BR0 : 1;  /*!< [16..16] Port x pull up configuration reset bits (y = 0..15)    */
                    __IOM uint32_t BR1 : 1;  /*!< [17..17] Port x slew rate configuration bits (y = 0..15) */
                    __IOM uint32_t BR2 : 1;  /*!< [18..18] Port x slew rate configuration bits (y = 0..15) */
                    __IOM uint32_t BR3 : 1;  /*!< [19..19] Port x slew rate configuration bits (y = 0..15) */
                    __IOM uint32_t BR4 : 1;  /*!< [20..20] Port x slew rate configuration bits (y = 0..15) */
                    __IOM uint32_t BR5 : 1;  /*!< [21..21] Port x slew rate configuration bits (y = 0..15) */
                    __IOM uint32_t BR6 : 1;  /*!< [22..22] Port x slew rate configuration bits (y = 0..15) */
                    __IOM uint32_t BR7 : 1;  /*!< [23..23] Port x slew rate configuration bits (y = 0..15) */
                    __IOM uint32_t BR8 : 1;  /*!< [24..24] Port x slew rate configuration bits (y = 0..15) */
                    __IOM uint32_t BR9 : 1;  /*!< [25..25] Port x slew rate configuration bits (y = 0..15) */
                    __IOM uint32_t BR10 : 1; /*!< [26..26] Port x slew rate configuration bits (y = 0..15) */
                    __IOM uint32_t BR11 : 1; /*!< [27..27] Port x slew rate configuration bits (y = 0..15) */
                    __IOM uint32_t BR12 : 1; /*!< [28..28] Port x slew rate configuration bits (y = 0..15) */
                    __IOM uint32_t BR13 : 1; /*!< [29..29] Port x slew rate configuration bits (y = 0..15) */
                    __IOM uint32_t BR14 : 1; /*!< [30..30] Port x slew rate configuration bits (y = 0..15) */
                    __IOM uint32_t BR15 : 1; /*!< [31..31] Port x slew rate configuration bits (y = 0..15) */
                } PU_BSRR_b;
            };
        };

        union
        {
            union
            {
                __IM uint32_t PD; /*!< (@ 0x00000010) GPIO port pull down bit set/reset register*/

                struct
                {
                    __IM uint32_t PD0 : 1;  /*!< [0..0] Port x pull down configuration bits (y = 0..15)   */
                    __IM uint32_t PD1 : 1;  /*!< [1..1] Port x slew rate configuration bits (y = 0..15)   */
                    __IM uint32_t PD2 : 1;  /*!< [2..2] Port x slew rate configuration bits (y = 0..15)   */
                    __IM uint32_t PD3 : 1;  /*!< [3..3] Port x slew rate configuration bits (y = 0..15)   */
                    __IM uint32_t PD4 : 1;  /*!< [4..4] Port x slew rate configuration bits (y = 0..15)   */
                    __IM uint32_t PD5 : 1;  /*!< [5..5] Port x slew rate configuration bits (y = 0..15)   */
                    __IM uint32_t PD6 : 1;  /*!< [6..6] Port x slew rate configuration bits (y = 0..15)   */
                    __IM uint32_t PD7 : 1;  /*!< [7..7] Port x slew rate configuration bits (y = 0..15)   */
                    __IM uint32_t PD8 : 1;  /*!< [8..8] Port x slew rate configuration bits (y = 0..15)   */
                    __IM uint32_t PD9 : 1;  /*!< [9..9] Port x slew rate configuration bits (y = 0..15)   */
                    __IM uint32_t PD10 : 1; /*!< [10..10] Port x slew rate configuration bits (y = 0..15) */
                    __IM uint32_t PD11 : 1; /*!< [11..11] Port x slew rate configuration bits (y = 0..15) */
                    __IM uint32_t PD12 : 1; /*!< [12..12] Port x slew rate configuration bits (y = 0..15) */
                    __IM uint32_t PD13 : 1; /*!< [13..13] Port x slew rate configuration bits (y = 0..15) */
                    __IM uint32_t PD14 : 1; /*!< [14..14] Port x slew rate configuration bits (y = 0..15) */
                    __IM uint32_t PD15 : 1; /*!< [15..15] Port x slew rate configuration bits (y = 0..15) */
                } PD_b;
            };

            union
            {
                __IOM uint32_t PD_BSRR; /*!< (@ 0x00000010) GPIO port pull down bit set/reset register*/

                struct
                {
                    __IOM uint32_t BS0 : 1;  /*!< [0..0] Port x pull up configuration set bits (y = 0..15) */
                    __IOM uint32_t BS1 : 1;  /*!< [1..1] Port x pull up configuration set bits (y = 0..15) */
                    __IOM uint32_t BS2 : 1;  /*!< [2..2] Port x pull up configuration set bits (y = 0..15) */
                    __IOM uint32_t BS3 : 1;  /*!< [3..3] Port x pull up configuration set bits (y = 0..15) */
                    __IOM uint32_t BS4 : 1;  /*!< [4..4] Port x pull up configuration set bits (y = 0..15) */
                    __IOM uint32_t BS5 : 1;  /*!< [5..5] Port x pull up configuration set bits (y = 0..15) */
                    __IOM uint32_t BS6 : 1;  /*!< [6..6] Port x pull up configuration set bits (y = 0..15) */
                    __IOM uint32_t BS7 : 1;  /*!< [7..7] Port x pull up configuration set bits (y = 0..15) */
                    __IOM uint32_t BS8 : 1;  /*!< [8..8] Port x pull up configuration set bits (y = 0..15) */
                    __IOM uint32_t BS9 : 1;  /*!< [9..9] Port x pull up configuration set bits (y = 0..15) */
                    __IOM uint32_t BS10 : 1; /*!< [10..10] Port x pull up configuration set bits (y = 0..15) */
                    __IOM uint32_t BS11 : 1; /*!< [11..11] Port x pull up configuration set bits (y = 0..15) */
                    __IOM uint32_t BS12 : 1; /*!< [12..12] Port x pull up configuration set bits (y = 0..15) */
                    __IOM uint32_t BS13 : 1; /*!< [13..13] Port x pull up configuration set bits (y = 0..15) */
                    __IOM uint32_t BS14 : 1; /*!< [14..14] Port x pull up configuration set bits (y = 0..15) */
                    __IOM uint32_t BS15 : 1; /*!< [15..15] Port x pull up configuration set bits (y = 0..15) */
                    __IOM uint32_t BR0 : 1;  /*!< [16..16] Port x pull up configuration reset bits (y = 0..15)    */
                    __IOM uint32_t BR1 : 1;  /*!< [17..17] Port x slew rate configuration bits (y = 0..15) */
                    __IOM uint32_t BR2 : 1;  /*!< [18..18] Port x slew rate configuration bits (y = 0..15) */
                    __IOM uint32_t BR3 : 1;  /*!< [19..19] Port x slew rate configuration bits (y = 0..15) */
                    __IOM uint32_t BR4 : 1;  /*!< [20..20] Port x slew rate configuration bits (y = 0..15) */
                    __IOM uint32_t BR5 : 1;  /*!< [21..21] Port x slew rate configuration bits (y = 0..15) */
                    __IOM uint32_t BR6 : 1;  /*!< [22..22] Port x slew rate configuration bits (y = 0..15) */
                    __IOM uint32_t BR7 : 1;  /*!< [23..23] Port x slew rate configuration bits (y = 0..15) */
                    __IOM uint32_t BR8 : 1;  /*!< [24..24] Port x slew rate configuration bits (y = 0..15) */
                    __IOM uint32_t BR9 : 1;  /*!< [25..25] Port x slew rate configuration bits (y = 0..15) */
                    __IOM uint32_t BR10 : 1; /*!< [26..26] Port x slew rate configuration bits (y = 0..15) */
                    __IOM uint32_t BR11 : 1; /*!< [27..27] Port x slew rate configuration bits (y = 0..15) */
                    __IOM uint32_t BR12 : 1; /*!< [28..28] Port x slew rate configuration bits (y = 0..15) */
                    __IOM uint32_t BR13 : 1; /*!< [29..29] Port x slew rate configuration bits (y = 0..15) */
                    __IOM uint32_t BR14 : 1; /*!< [30..30] Port x slew rate configuration bits (y = 0..15) */
                    __IOM uint32_t BR15 : 1; /*!< [31..31] Port x slew rate configuration bits (y = 0..15) */
                } PD_BSRR_b;
            };
        };

        union
        {
            __IOM uint32_t IDR; /*!< (@ 0x00000014) GPIO port input data register   */

            struct
            {
                __IOM uint32_t IDR0 : 1;  /*!< [0..0] Port x pull up configuration reset bits (y = 0..15) */
                __IOM uint32_t IDR1 : 1;  /*!< [1..1] Port x slew rate configuration bits (y = 0..15)   */
                __IOM uint32_t IDR2 : 1;  /*!< [2..2] Port x slew rate configuration bits (y = 0..15)   */
                __IOM uint32_t IDR3 : 1;  /*!< [3..3] Port x slew rate configuration bits (y = 0..15)   */
                __IOM uint32_t IDR4 : 1;  /*!< [4..4] Port x slew rate configuration bits (y = 0..15)   */
                __IOM uint32_t IDR5 : 1;  /*!< [5..5] Port x slew rate configuration bits (y = 0..15)   */
                __IOM uint32_t IDR6 : 1;  /*!< [6..6] Port x slew rate configuration bits (y = 0..15)   */
                __IOM uint32_t IDR7 : 1;  /*!< [7..7] Port x slew rate configuration bits (y = 0..15)   */
                __IOM uint32_t IDR8 : 1;  /*!< [8..8] Port x slew rate configuration bits (y = 0..15)   */
                __IOM uint32_t IDR9 : 1;  /*!< [9..9] Port x slew rate configuration bits (y = 0..15)   */
                __IOM uint32_t IDR10 : 1; /*!< [10..10] Port x slew rate configuration bits (y = 0..15) */
                __IOM uint32_t IDR11 : 1; /*!< [11..11] Port x slew rate configuration bits (y = 0..15) */
                __IOM uint32_t IDR12 : 1; /*!< [12..12] Port x slew rate configuration bits (y = 0..15) */
                __IOM uint32_t IDR13 : 1; /*!< [13..13] Port x slew rate configuration bits (y = 0..15) */
                __IOM uint32_t IDR14 : 1; /*!< [14..14] Port x slew rate configuration bits (y = 0..15) */
                __IOM uint32_t IDR15 : 1; /*!< [15..15] Port x slew rate configuration bits (y = 0..15) */
            } IDR_b;
        };

        union
        {
            __IOM uint32_t ODR; /*!< (@ 0x00000018) GPIO port output data register  */

            struct
            {
                __IOM uint32_t ODR0 : 1;  /*!< [0..0] ODR0  */
                __IOM uint32_t ODR1 : 1;  /*!< [1..1] ODR1  */
                __IOM uint32_t ODR2 : 1;  /*!< [2..2] ODR2  */
                __IOM uint32_t ODR3 : 1;  /*!< [3..3] ODR3  */
                __IOM uint32_t ODR4 : 1;  /*!< [4..4] ODR4  */
                __IOM uint32_t ODR5 : 1;  /*!< [5..5] ODR5  */
                __IOM uint32_t ODR6 : 1;  /*!< [6..6] ODR6  */
                __IOM uint32_t ODR7 : 1;  /*!< [7..7] ODR7  */
                __IOM uint32_t ODR8 : 1;  /*!< [8..8] ODR8  */
                __IOM uint32_t ODR9 : 1;  /*!< [9..9] ODR9  */
                __IOM uint32_t ODR10 : 1; /*!< [10..10] ODR10 */
                __IOM uint32_t ODR11 : 1; /*!< [11..11] ODR11 */
                __IOM uint32_t ODR12 : 1; /*!< [12..12] ODR12 */
                __IOM uint32_t ODR13 : 1; /*!< [13..13] ODR13 */
                __IOM uint32_t ODR14 : 1; /*!< [14..14] ODR14 */
                __IOM uint32_t ODR15 : 1; /*!< [15..15] ODR15 */
            } ODR_b;
        };

        union
        {
            __IOM uint32_t BSRR; /*!< (@ 0x0000001C) GPIO bit set reset register*/

            struct
            {
                __IOM uint32_t BS0 : 1;  /*!< [0..0] BS0   */
                __IOM uint32_t BS1 : 1;  /*!< [1..1] BS1   */
                __IOM uint32_t BS2 : 1;  /*!< [2..2] BS2   */
                __IOM uint32_t BS3 : 1;  /*!< [3..3] BS3   */
                __IOM uint32_t BS4 : 1;  /*!< [4..4] BS4   */
                __IOM uint32_t BS5 : 1;  /*!< [5..5] BS5   */
                __IOM uint32_t BS6 : 1;  /*!< [6..6] BS6   */
                __IOM uint32_t BS7 : 1;  /*!< [7..7] BS7   */
                __IOM uint32_t BS8 : 1;  /*!< [8..8] BS8   */
                __IOM uint32_t BS9 : 1;  /*!< [9..9] BS9   */
                __IOM uint32_t BS10 : 1; /*!< [10..10] BS10*/
                __IOM uint32_t BS11 : 1; /*!< [11..11] BS11*/
                __IOM uint32_t BS12 : 1; /*!< [12..12] BS12*/
                __IOM uint32_t BS13 : 1; /*!< [13..13] BS13*/
                __IOM uint32_t BS14 : 1; /*!< [14..14] BS14*/
                __IOM uint32_t BS15 : 1; /*!< [15..15] BS15*/
                __IOM uint32_t BR0 : 1;  /*!< [16..16] BR0 */
                __IOM uint32_t BR1 : 1;  /*!< [17..17] BR1 */
                __IOM uint32_t BR2 : 1;  /*!< [18..18] BR2 */
                __IOM uint32_t BR3 : 1;  /*!< [19..19] BR3 */
                __IOM uint32_t BR4 : 1;  /*!< [20..20] BR4 */
                __IOM uint32_t BR5 : 1;  /*!< [21..21] BR5 */
                __IOM uint32_t BR6 : 1;  /*!< [22..22] BR6 */
                __IOM uint32_t BR7 : 1;  /*!< [23..23] BR7 */
                __IOM uint32_t BR8 : 1;  /*!< [24..24] BR8 */
                __IOM uint32_t BR9 : 1;  /*!< [25..25] BR9 */
                __IOM uint32_t BR10 : 1; /*!< [26..26] BR10*/
                __IOM uint32_t BR11 : 1; /*!< [27..27] BR11*/
                __IOM uint32_t BR12 : 1; /*!< [28..28] BR12*/
                __IOM uint32_t BR13 : 1; /*!< [29..29] BR13*/
                __IOM uint32_t BR14 : 1; /*!< [30..30] BR14*/
                __IOM uint32_t BR15 : 1; /*!< [31..31] BR15*/
            } BSRR_b;
        };

        union
        {
            __IOM uint32_t LCKR; /*!< (@ 0x00000020) GPIO lock register  */

            struct
            {
                __IOM uint32_t LCK0 : 1;  /*!< [0..0] LCK0  */
                __IOM uint32_t LCK1 : 1;  /*!< [1..1] LCK1  */
                __IOM uint32_t LCK2 : 1;  /*!< [2..2] LCK2  */
                __IOM uint32_t LCK3 : 1;  /*!< [3..3] LCK3  */
                __IOM uint32_t LCK4 : 1;  /*!< [4..4] LCK4  */
                __IOM uint32_t LCK5 : 1;  /*!< [5..5] LCK5  */
                __IOM uint32_t LCK6 : 1;  /*!< [6..6] LCK6  */
                __IOM uint32_t LCK7 : 1;  /*!< [7..7] LCK7  */
                __IOM uint32_t LCK8 : 1;  /*!< [8..8] LCK8  */
                __IOM uint32_t LCK9 : 1;  /*!< [9..9] LCK9  */
                __IOM uint32_t LCK10 : 1; /*!< [10..10] LCK10 */
                __IOM uint32_t LCK11 : 1; /*!< [11..11] LCK11 */
                __IOM uint32_t LCK12 : 1; /*!< [12..12] LCK12 */
                __IOM uint32_t LCK13 : 1; /*!< [13..13] LCK13 */
                __IOM uint32_t LCK14 : 1; /*!< [14..14] LCK14 */
                __IOM uint32_t LCK15 : 1; /*!< [15..15] LCK15 */
                __IOM uint32_t LCKK : 1;  /*!< [16..16] LCKK*/
            } LCKR_b;
        };

        union
        {
            __IOM uint32_t AFRL; /*!< (@ 0x00000024) GPIO AF register    */

            struct
            {
                __IOM uint32_t AFR0 : 4; /*!< [3..0] AFR0  */
                __IOM uint32_t AFR1 : 4; /*!< [7..4] AFR1  */
                __IOM uint32_t AFR2 : 4; /*!< [11..8] AFR2 */
                __IOM uint32_t AFR3 : 4; /*!< [15..12] AFR3*/
                __IOM uint32_t AFR4 : 4; /*!< [19..16] AFR4*/
                __IOM uint32_t AFR5 : 4; /*!< [23..20] AFR5*/
                __IOM uint32_t AFR6 : 4; /*!< [27..24] AFR6*/
                __IOM uint32_t AFR7 : 4; /*!< [31..28] AFR7*/
            } AFRL_b;
        };

        union
        {
            __IOM uint32_t AFRH; /*!< (@ 0x00000028) GPIO AF register    */

            struct
            {
                __IOM uint32_t AFR8 : 4;  /*!< [3..0] AFR8  */
                __IOM uint32_t AFR9 : 4;  /*!< [7..4] AFR9  */
                __IOM uint32_t AFR10 : 4; /*!< [11..8] AFR10*/
                __IOM uint32_t AFR11 : 4; /*!< [15..12] AFR11 */
                __IOM uint32_t AFR12 : 4; /*!< [19..16] AFR12 */
                __IOM uint32_t AFR13 : 4; /*!< [23..20] AFR13 */
                __IOM uint32_t AFR14 : 4; /*!< [27..24] AFR14 */
                __IOM uint32_t AFR15 : 4; /*!< [31..28] AFR15 */
            } AFRH_b;
        };

        union
        {
            __IOM uint32_t BTGLR; /*!< (@ 0x0000002C) GPIO output bit troggle  */

            struct
            {
                __IOM uint32_t BTGL0 : 1;  /*!< [0..0] BTGL0 */
                __IOM uint32_t BTGL1 : 1;  /*!< [1..1] BTGL1 */
                __IOM uint32_t BTGL2 : 1;  /*!< [2..2] BTGL2 */
                __IOM uint32_t BTGL3 : 1;  /*!< [3..3] BTGL3 */
                __IOM uint32_t BTGL4 : 1;  /*!< [4..4] BTGL4 */
                __IOM uint32_t BTGL5 : 1;  /*!< [5..5] BTGL5 */
                __IOM uint32_t BTGL6 : 1;  /*!< [6..6] BTGL6 */
                __IOM uint32_t BTGL7 : 1;  /*!< [7..7] BTGL7 */
                __IOM uint32_t BTGL8 : 1;  /*!< [8..8] BTGL8 */
                __IOM uint32_t BTGL9 : 1;  /*!< [9..9] BTGL9 */
                __IOM uint32_t BTGL10 : 1; /*!< [10..10] BTGL10*/
                __IOM uint32_t BTGL11 : 1; /*!< [11..11] BTGL11*/
                __IOM uint32_t BTGL12 : 1; /*!< [12..12] BTGL12*/
                __IOM uint32_t BTGL13 : 1; /*!< [13..13] BTGL13*/
                __IOM uint32_t BTGL14 : 1; /*!< [14..14] BTGL14*/
                __IOM uint32_t BTGL15 : 1; /*!< [15..15] BTGL15*/
            } BTGLR_b;
        };

        union
        {
            union
            {
                __IOM uint32_t DR_BSRR; /*!< (@ 0x00000030) GPIO port driving strength bit set/reset register*/

                struct
                {
                    __IOM uint32_t BS0 : 1;  /*!< [0..0] BS0   */
                    __IOM uint32_t BS1 : 1;  /*!< [1..1] BS1   */
                    __IOM uint32_t BS2 : 1;  /*!< [2..2] BS2   */
                    __IOM uint32_t BS3 : 1;  /*!< [3..3] BS3   */
                    __IOM uint32_t BS4 : 1;  /*!< [4..4] BS4   */
                    __IOM uint32_t BS5 : 1;  /*!< [5..5] BS5   */
                    __IOM uint32_t BS6 : 1;  /*!< [6..6] BS6   */
                    __IOM uint32_t BS7 : 1;  /*!< [7..7] BS7   */
                    __IOM uint32_t BS8 : 1;  /*!< [8..8] BS8   */
                    __IOM uint32_t BS9 : 1;  /*!< [9..9] BS9   */
                    __IOM uint32_t BS10 : 1; /*!< [10..10] BS10*/
                    __IOM uint32_t BS11 : 1; /*!< [11..11] BS11*/
                    __IOM uint32_t BS12 : 1; /*!< [12..12] BS12*/
                    __IOM uint32_t BS13 : 1; /*!< [13..13] BS13*/
                    __IOM uint32_t BS14 : 1; /*!< [14..14] BS14*/
                    __IOM uint32_t BS15 : 1; /*!< [15..15] BS15*/
                    __IOM uint32_t BR0 : 1;  /*!< [16..16] BR0 */
                    __IOM uint32_t BR1 : 1;  /*!< [17..17] BR1 */
                    __IOM uint32_t BR2 : 1;  /*!< [18..18] BR2 */
                    __IOM uint32_t BR3 : 1;  /*!< [19..19] BR3 */
                    __IOM uint32_t BR4 : 1;  /*!< [20..20] BR4 */
                    __IOM uint32_t BR5 : 1;  /*!< [21..21] BR5 */
                    __IOM uint32_t BR6 : 1;  /*!< [22..22] BR6 */
                    __IOM uint32_t BR7 : 1;  /*!< [23..23] BR7 */
                    __IOM uint32_t BR8 : 1;  /*!< [24..24] BR8 */
                    __IOM uint32_t BR9 : 1;  /*!< [25..25] BR9 */
                    __IOM uint32_t BR10 : 1; /*!< [26..26] BR10*/
                    __IOM uint32_t BR11 : 1; /*!< [27..27] BR11*/
                    __IOM uint32_t BR12 : 1; /*!< [28..28] BR12*/
                    __IOM uint32_t BR13 : 1; /*!< [29..29] BR13*/
                    __IOM uint32_t BR14 : 1; /*!< [30..30] BR14*/
                    __IOM uint32_t BR15 : 1; /*!< [31..31] BR15*/
                } DR_BSRR_b;
            };

            union
            {
                __IM uint32_t DR; /*!< (@ 0x00000030) return GPIO port driving strength when read */

                struct
                {
                    __IM uint32_t DR0 : 1;  /*!< [0..0] DR0   */
                    __IM uint32_t DR1 : 1;  /*!< [1..1] DR1   */
                    __IM uint32_t DR2 : 1;  /*!< [2..2] DR2   */
                    __IM uint32_t DR3 : 1;  /*!< [3..3] DR3   */
                    __IM uint32_t DR4 : 1;  /*!< [4..4] DR4   */
                    __IM uint32_t DR5 : 1;  /*!< [5..5] DR5   */
                    __IM uint32_t DR6 : 1;  /*!< [6..6] DR6   */
                    __IM uint32_t DR7 : 1;  /*!< [7..7] DR7   */
                    __IM uint32_t DR8 : 1;  /*!< [8..8] DR8   */
                    __IM uint32_t DR9 : 1;  /*!< [9..9] DR9   */
                    __IM uint32_t DR10 : 1; /*!< [10..10] DR10*/
                    __IM uint32_t DR11 : 1; /*!< [11..11] DR11*/
                    __IM uint32_t DR12 : 1; /*!< [12..12] DR12*/
                    __IM uint32_t DR13 : 1; /*!< [13..13] DR13*/
                    __IM uint32_t DR14 : 1; /*!< [14..14] DR14*/
                    __IM uint32_t DR15 : 1; /*!< [15..15] DR15*/
                } DR_b;
            };
        };

        union
        {
            union
            {
                __IOM uint32_t CS_BSRR; /*!< (@ 0x00000034) GPIO port cmos/schmitt bit set/reset register    */

                struct
                {
                    __IOM uint32_t BS0 : 1;  /*!< [0..0] BS0   */
                    __IOM uint32_t BS1 : 1;  /*!< [1..1] BS1   */
                    __IOM uint32_t BS2 : 1;  /*!< [2..2] BS2   */
                    __IOM uint32_t BS3 : 1;  /*!< [3..3] BS3   */
                    __IOM uint32_t BS4 : 1;  /*!< [4..4] BS4   */
                    __IOM uint32_t BS5 : 1;  /*!< [5..5] BS5   */
                    __IOM uint32_t BS6 : 1;  /*!< [6..6] BS6   */
                    __IOM uint32_t BS7 : 1;  /*!< [7..7] BS7   */
                    __IOM uint32_t BS8 : 1;  /*!< [8..8] BS8   */
                    __IOM uint32_t BS9 : 1;  /*!< [9..9] BS9   */
                    __IOM uint32_t BS10 : 1; /*!< [10..10] BS10*/
                    __IOM uint32_t BS11 : 1; /*!< [11..11] BS11*/
                    __IOM uint32_t BS12 : 1; /*!< [12..12] BS12*/
                    __IOM uint32_t BS13 : 1; /*!< [13..13] BS13*/
                    __IOM uint32_t BS14 : 1; /*!< [14..14] BS14*/
                    __IOM uint32_t BS15 : 1; /*!< [15..15] BS15*/
                    __IOM uint32_t BR0 : 1;  /*!< [16..16] BR0 */
                    __IOM uint32_t BR1 : 1;  /*!< [17..17] BR1 */
                    __IOM uint32_t BR2 : 1;  /*!< [18..18] BR2 */
                    __IOM uint32_t BR3 : 1;  /*!< [19..19] BR3 */
                    __IOM uint32_t BR4 : 1;  /*!< [20..20] BR4 */
                    __IOM uint32_t BR5 : 1;  /*!< [21..21] BR5 */
                    __IOM uint32_t BR6 : 1;  /*!< [22..22] BR6 */
                    __IOM uint32_t BR7 : 1;  /*!< [23..23] BR7 */
                    __IOM uint32_t BR8 : 1;  /*!< [24..24] BR8 */
                    __IOM uint32_t BR9 : 1;  /*!< [25..25] BR9 */
                    __IOM uint32_t BR10 : 1; /*!< [26..26] BR10*/
                    __IOM uint32_t BR11 : 1; /*!< [27..27] BR11*/
                    __IOM uint32_t BR12 : 1; /*!< [28..28] BR12*/
                    __IOM uint32_t BR13 : 1; /*!< [29..29] BR13*/
                    __IOM uint32_t BR14 : 1; /*!< [30..30] BR14*/
                    __IOM uint32_t BR15 : 1; /*!< [31..31] BR15*/
                } CS_BSRR_b;
            };

            union
            {
                __IM uint32_t CS; /*!< (@ 0x00000034) return GPIO port cmos/schmitt when read   */

                struct
                {
                    __IM uint32_t CS0 : 1;  /*!< [0..0] CS0   */
                    __IM uint32_t CS1 : 1;  /*!< [1..1] CS1   */
                    __IM uint32_t CS2 : 1;  /*!< [2..2] CS2   */
                    __IM uint32_t CS3 : 1;  /*!< [3..3] CS3   */
                    __IM uint32_t CS4 : 1;  /*!< [4..4] CS4   */
                    __IM uint32_t CS5 : 1;  /*!< [5..5] CS5   */
                    __IM uint32_t CS6 : 1;  /*!< [6..6] CS6   */
                    __IM uint32_t CS7 : 1;  /*!< [7..7] CS7   */
                    __IM uint32_t CS8 : 1;  /*!< [8..8] CS8   */
                    __IM uint32_t CS9 : 1;  /*!< [9..9] CS9   */
                    __IM uint32_t CS10 : 1; /*!< [10..10] CS10*/
                    __IM uint32_t CS11 : 1; /*!< [11..11] CS11*/
                    __IM uint32_t CS12 : 1; /*!< [12..12] CS12*/
                    __IM uint32_t CS13 : 1; /*!< [13..13] CS13*/
                    __IM uint32_t CS14 : 1; /*!< [14..14] CS14*/
                    __IM uint32_t CS15 : 1; /*!< [15..15] CS15*/
                } CS_b;
            };
        };

        union
        {
            union
            {
                __IOM uint32_t OS_BSRR; /*!< (@ 0x00000038) GPIO port open source bit set/reset register*/

                struct
                {
                    __IOM uint32_t BS0 : 1;  /*!< [0..0] BS0   */
                    __IOM uint32_t BS1 : 1;  /*!< [1..1] BS1   */
                    __IOM uint32_t BS2 : 1;  /*!< [2..2] BS2   */
                    __IOM uint32_t BS3 : 1;  /*!< [3..3] BS3   */
                    __IOM uint32_t BS4 : 1;  /*!< [4..4] BS4   */
                    __IOM uint32_t BS5 : 1;  /*!< [5..5] BS5   */
                    __IOM uint32_t BS6 : 1;  /*!< [6..6] BS6   */
                    __IOM uint32_t BS7 : 1;  /*!< [7..7] BS7   */
                    __IOM uint32_t BS8 : 1;  /*!< [8..8] BS8   */
                    __IOM uint32_t BS9 : 1;  /*!< [9..9] BS9   */
                    __IOM uint32_t BS10 : 1; /*!< [10..10] BS10*/
                    __IOM uint32_t BS11 : 1; /*!< [11..11] BS11*/
                    __IOM uint32_t BS12 : 1; /*!< [12..12] BS12*/
                    __IOM uint32_t BS13 : 1; /*!< [13..13] BS13*/
                    __IOM uint32_t BS14 : 1; /*!< [14..14] BS14*/
                    __IOM uint32_t BS15 : 1; /*!< [15..15] BS15*/
                    __IOM uint32_t BR0 : 1;  /*!< [16..16] BR0 */
                    __IOM uint32_t BR1 : 1;  /*!< [17..17] BR1 */
                    __IOM uint32_t BR2 : 1;  /*!< [18..18] BR2 */
                    __IOM uint32_t BR3 : 1;  /*!< [19..19] BR3 */
                    __IOM uint32_t BR4 : 1;  /*!< [20..20] BR4 */
                    __IOM uint32_t BR5 : 1;  /*!< [21..21] BR5 */
                    __IOM uint32_t BR6 : 1;  /*!< [22..22] BR6 */
                    __IOM uint32_t BR7 : 1;  /*!< [23..23] BR7 */
                    __IOM uint32_t BR8 : 1;  /*!< [24..24] BR8 */
                    __IOM uint32_t BR9 : 1;  /*!< [25..25] BR9 */
                    __IOM uint32_t BR10 : 1; /*!< [26..26] BR10*/
                    __IOM uint32_t BR11 : 1; /*!< [27..27] BR11*/
                    __IOM uint32_t BR12 : 1; /*!< [28..28] BR12*/
                    __IOM uint32_t BR13 : 1; /*!< [29..29] BR13*/
                    __IOM uint32_t BR14 : 1; /*!< [30..30] BR14*/
                    __IOM uint32_t BR15 : 1; /*!< [31..31] BR15*/
                } OS_BSRR_b;
            };

            union
            {
                __IM uint32_t OS; /*!< (@ 0x00000038) return GPIO port open source when read    */

                struct
                {
                    __IM uint32_t OS0 : 1;  /*!< [0..0] OS0   */
                    __IM uint32_t OS1 : 1;  /*!< [1..1] OS1   */
                    __IM uint32_t OS2 : 1;  /*!< [2..2] OS2   */
                    __IM uint32_t OS3 : 1;  /*!< [3..3] OS3   */
                    __IM uint32_t OS4 : 1;  /*!< [4..4] OS4   */
                    __IM uint32_t OS5 : 1;  /*!< [5..5] OS5   */
                    __IM uint32_t OS6 : 1;  /*!< [6..6] OS6   */
                    __IM uint32_t OS7 : 1;  /*!< [7..7] OS7   */
                    __IM uint32_t OS8 : 1;  /*!< [8..8] OS8   */
                    __IM uint32_t OS9 : 1;  /*!< [9..9] OS9   */
                    __IM uint32_t OS10 : 1; /*!< [10..10] OS10*/
                    __IM uint32_t OS11 : 1; /*!< [11..11] OS11*/
                    __IM uint32_t OS12 : 1; /*!< [12..12] OS12*/
                    __IM uint32_t OS13 : 1; /*!< [13..13] OS13*/
                    __IM uint32_t OS14 : 1; /*!< [14..14] OS14*/
                    __IM uint32_t OS15 : 1; /*!< [15..15] OS15*/
                } OS_b;
            };
        };
    } GPIOF_Type; /*!< Size = 60 (0x3c)    */

    typedef GPIOF_Type GPIO_Typedef;

    /* =========================================================================================================================== */
    /* ================    EXTI================ */
    /* =========================================================================================================================== */

    /**
     * @brief exti (EXTI)
     */

    typedef struct
    { /*!< (@ 0x40011000) EXTI Structure */

        union
        {
            __IOM uint32_t IMR; /*!< (@ 0x00000000) EXTI interrupt mask register    */

            struct
            {
                __IOM uint32_t IM0 : 1;  /*!< [0..0] Interrupt mask on external/internal line x   */
                __IOM uint32_t IM1 : 1;  /*!< [1..1] Interrupt mask on external/internal line x   */
                __IOM uint32_t IM2 : 1;  /*!< [2..2] Interrupt mask on external/internal line x   */
                __IOM uint32_t IM3 : 1;  /*!< [3..3] Interrupt mask on external/internal line x   */
                __IOM uint32_t IM4 : 1;  /*!< [4..4] Interrupt mask on external/internal line x   */
                __IOM uint32_t IM5 : 1;  /*!< [5..5] Interrupt mask on external/internal line x   */
                __IOM uint32_t IM6 : 1;  /*!< [6..6] Interrupt mask on external/internal line x   */
                __IOM uint32_t IM7 : 1;  /*!< [7..7] Interrupt mask on external/internal line x   */
                __IOM uint32_t IM8 : 1;  /*!< [8..8] Interrupt mask on external/internal line x   */
                __IOM uint32_t IM9 : 1;  /*!< [9..9] Interrupt mask on external/internal line x   */
                __IOM uint32_t IM10 : 1; /*!< [10..10] Interrupt mask on external/internal line x */
                __IOM uint32_t IM11 : 1; /*!< [11..11] Interrupt mask on external/internal line x */
                __IOM uint32_t IM12 : 1; /*!< [12..12] Interrupt mask on external/internal line x */
                __IOM uint32_t IM13 : 1; /*!< [13..13] Interrupt mask on external/internal line x */
                __IOM uint32_t IM14 : 1; /*!< [14..14] Interrupt mask on external/internal line x */
                __IOM uint32_t IM15 : 1; /*!< [15..15] Interrupt mask on external/internal line x */
                __IOM uint32_t IM16 : 1; /*!< [16..16] Interrupt mask on external/internal line x */
                __IOM uint32_t IM17 : 1; /*!< [17..17] Interrupt mask on external/internal line x */
                __IOM uint32_t IM18 : 1; /*!< [18..18] Interrupt mask on external/internal line x */
                __IOM uint32_t IM19 : 1; /*!< [19..19] Interrupt mask on external/internal line x */
                __IOM uint32_t IM20 : 1; /*!< [20..20] Interrupt mask on external/internal line x */
                __IOM uint32_t IM21 : 1; /*!< [21..21] Interrupt mask on external/internal line x */
            } IMR_b;
        };

        union
        {
            __IOM uint32_t EMR; /*!< (@ 0x00000004) EXTI event mask register */

            struct
            {
                __IOM uint32_t EM0 : 1;  /*!< [0..0] Event mask on external/internal line x  */
                __IOM uint32_t EM1 : 1;  /*!< [1..1] Event mask on external/internal line x  */
                __IOM uint32_t EM2 : 1;  /*!< [2..2] Event mask on external/internal line x  */
                __IOM uint32_t EM3 : 1;  /*!< [3..3] Event mask on external/internal line x  */
                __IOM uint32_t EM4 : 1;  /*!< [4..4] Event mask on external/internal line x  */
                __IOM uint32_t EM5 : 1;  /*!< [5..5] Event mask on external/internal line x  */
                __IOM uint32_t EM6 : 1;  /*!< [6..6] Event mask on external/internal line x  */
                __IOM uint32_t EM7 : 1;  /*!< [7..7] Event mask on external/internal line x  */
                __IOM uint32_t EM8 : 1;  /*!< [8..8] Event mask on external/internal line x  */
                __IOM uint32_t EM9 : 1;  /*!< [9..9] Event mask on external/internal line x  */
                __IOM uint32_t EM10 : 1; /*!< [10..10] Event mask on external/internal line x*/
                __IOM uint32_t EM11 : 1; /*!< [11..11] Event mask on external/internal line x*/
                __IOM uint32_t EM12 : 1; /*!< [12..12] Event mask on external/internal line x*/
                __IOM uint32_t EM13 : 1; /*!< [13..13] Event mask on external/internal line x*/
                __IOM uint32_t EM14 : 1; /*!< [14..14] Event mask on external/internal line x*/
                __IOM uint32_t EM15 : 1; /*!< [15..15] Event mask on external/internal line x*/
                __IOM uint32_t EM16 : 1; /*!< [16..16] Event mask on external/internal line x*/
                __IOM uint32_t EM17 : 1; /*!< [17..17] Event mask on external/internal line x*/
                __IOM uint32_t EM18 : 1; /*!< [18..18] Event mask on external/internal line x*/
                __IOM uint32_t EM19 : 1; /*!< [19..19] Event mask on external/internal line x*/
                __IOM uint32_t EM20 : 1; /*!< [20..20] Event mask on external/internal line x*/
                __IOM uint32_t EM21 : 1; /*!< [21..21] Event mask on external/internal line x*/
            } EMR_b;
        };

        union
        {
            __IOM uint32_t RTSR; /*!< (@ 0x00000008) RTSR */

            struct
            {
                __IOM uint32_t RT0 : 1;  /*!< [0..0] RT0   */
                __IOM uint32_t RT1 : 1;  /*!< [1..1] RT1   */
                __IOM uint32_t RT2 : 1;  /*!< [2..2] RT2   */
                __IOM uint32_t RT3 : 1;  /*!< [3..3] RT3   */
                __IOM uint32_t RT4 : 1;  /*!< [4..4] RT4   */
                __IOM uint32_t RT5 : 1;  /*!< [5..5] RT5   */
                __IOM uint32_t RT6 : 1;  /*!< [6..6] RT6   */
                __IOM uint32_t RT7 : 1;  /*!< [7..7] RT7   */
                __IOM uint32_t RT8 : 1;  /*!< [8..8] RT8   */
                __IOM uint32_t RT9 : 1;  /*!< [9..9] RT9   */
                __IOM uint32_t RT10 : 1; /*!< [10..10] RT10*/
                __IOM uint32_t RT11 : 1; /*!< [11..11] RT11*/
                __IOM uint32_t RT12 : 1; /*!< [12..12] RT12*/
                __IOM uint32_t RT13 : 1; /*!< [13..13] RT13*/
                __IOM uint32_t RT14 : 1; /*!< [14..14] RT14*/
                __IOM uint32_t RT15 : 1; /*!< [15..15] RT15*/
                __IOM uint32_t RT16 : 1; /*!< [16..16] RT16*/
                __IOM uint32_t RT17 : 1; /*!< [17..17] RT17*/
                __IOM uint32_t RT18 : 1; /*!< [18..18] RT18*/
                __IOM uint32_t RT19 : 1; /*!< [19..19] RT19*/
                __IOM uint32_t RT20 : 1; /*!< [20..20] RT20*/
                __IOM uint32_t RT21 : 1; /*!< [21..21] RT21*/
            } RTSR_b;
        };

        union
        {
            __IOM uint32_t FTSR; /*!< (@ 0x0000000C) FTSR */

            struct
            {
                __IOM uint32_t FT0 : 1;  /*!< [0..0] FT0   */
                __IOM uint32_t FT1 : 1;  /*!< [1..1] FT1   */
                __IOM uint32_t FT2 : 1;  /*!< [2..2] FT2   */
                __IOM uint32_t FT3 : 1;  /*!< [3..3] FT3   */
                __IOM uint32_t FT4 : 1;  /*!< [4..4] FT4   */
                __IOM uint32_t FT5 : 1;  /*!< [5..5] FT5   */
                __IOM uint32_t FT6 : 1;  /*!< [6..6] FT6   */
                __IOM uint32_t FT7 : 1;  /*!< [7..7] FT7   */
                __IOM uint32_t FT8 : 1;  /*!< [8..8] FT8   */
                __IOM uint32_t FT9 : 1;  /*!< [9..9] FT9   */
                __IOM uint32_t FT10 : 1; /*!< [10..10] FT10*/
                __IOM uint32_t FT11 : 1; /*!< [11..11] FT11*/
                __IOM uint32_t FT12 : 1; /*!< [12..12] FT12*/
                __IOM uint32_t FT13 : 1; /*!< [13..13] FT13*/
                __IOM uint32_t FT14 : 1; /*!< [14..14] FT14*/
                __IOM uint32_t FT15 : 1; /*!< [15..15] FT15*/
                __IOM uint32_t FT16 : 1; /*!< [16..16] FT16*/
                __IOM uint32_t FT17 : 1; /*!< [17..17] FT17*/
                __IOM uint32_t FT18 : 1; /*!< [18..18] FT18*/
                __IOM uint32_t FT19 : 1; /*!< [19..19] FT19*/
                __IOM uint32_t FT20 : 1; /*!< [20..20] FT20*/
                __IOM uint32_t FT21 : 1; /*!< [21..21] FT21*/
            } FTSR_b;
        };

        union
        {
            __IOM uint32_t SWIER; /*!< (@ 0x00000010) SWIER*/

            struct
            {
                __IOM uint32_t SWIER0 : 1;  /*!< [0..0] SWIER0*/
                __IOM uint32_t SWIER1 : 1;  /*!< [1..1] SWIER1*/
                __IOM uint32_t SWIER2 : 1;  /*!< [2..2] SWIER2*/
                __IOM uint32_t SWIER3 : 1;  /*!< [3..3] SWIER3*/
                __IOM uint32_t SWIER4 : 1;  /*!< [4..4] SWIER4*/
                __IOM uint32_t SWIER5 : 1;  /*!< [5..5] SWIER5*/
                __IOM uint32_t SWIER6 : 1;  /*!< [6..6] SWIER6*/
                __IOM uint32_t SWIER7 : 1;  /*!< [7..7] SWIER7*/
                __IOM uint32_t SWIER8 : 1;  /*!< [8..8] SWIER8*/
                __IOM uint32_t SWIER9 : 1;  /*!< [9..9] SWIER9*/
                __IOM uint32_t SWIER10 : 1; /*!< [10..10] SWIER10    */
                __IOM uint32_t SWIER11 : 1; /*!< [11..11] SWIER11    */
                __IOM uint32_t SWIER12 : 1; /*!< [12..12] SWIER12    */
                __IOM uint32_t SWIER13 : 1; /*!< [13..13] SWIER13    */
                __IOM uint32_t SWIER14 : 1; /*!< [14..14] SWIER14    */
                __IOM uint32_t SWIER15 : 1; /*!< [15..15] SWIER15    */
                __IOM uint32_t SWIER16 : 1; /*!< [16..16] SWIER16    */
                __IOM uint32_t SWIER17 : 1; /*!< [17..17] SWIER17    */
                __IOM uint32_t SWIER18 : 1; /*!< [18..18] SWIER18    */
                __IOM uint32_t SWIER19 : 1; /*!< [19..19] SWIER19    */
                __IOM uint32_t SWIER20 : 1; /*!< [20..20] SWIER20    */
                __IOM uint32_t SWIER21 : 1; /*!< [21..21] SWIER21    */
            } SWIER_b;
        };

        union
        {
            __IOM uint32_t PR; /*!< (@ 0x00000014) PR   */

            struct
            {
                __IOM uint32_t PR0 : 1;  /*!< [0..0] PR0   */
                __IOM uint32_t PR1 : 1;  /*!< [1..1] PR1   */
                __IOM uint32_t PR2 : 1;  /*!< [2..2] PR2   */
                __IOM uint32_t PR3 : 1;  /*!< [3..3] PR3   */
                __IOM uint32_t PR4 : 1;  /*!< [4..4] PR4   */
                __IOM uint32_t PR5 : 1;  /*!< [5..5] PR5   */
                __IOM uint32_t PR6 : 1;  /*!< [6..6] PR6   */
                __IOM uint32_t PR7 : 1;  /*!< [7..7] PR7   */
                __IOM uint32_t PR8 : 1;  /*!< [8..8] PR8   */
                __IOM uint32_t PR9 : 1;  /*!< [9..9] PR9   */
                __IOM uint32_t PR10 : 1; /*!< [10..10] PR10*/
                __IOM uint32_t PR11 : 1; /*!< [11..11] PR11*/
                __IOM uint32_t PR12 : 1; /*!< [12..12] PR12*/
                __IOM uint32_t PR13 : 1; /*!< [13..13] PR13*/
                __IOM uint32_t PR14 : 1; /*!< [14..14] PR14*/
                __IOM uint32_t PR15 : 1; /*!< [15..15] PR15*/
                __IOM uint32_t PR16 : 1; /*!< [16..16] PR16*/
                __IOM uint32_t PR17 : 1; /*!< [17..17] PR17*/
                __IOM uint32_t PR18 : 1; /*!< [18..18] PR18*/
                __IOM uint32_t PR19 : 1; /*!< [19..19] PR19*/
                __IOM uint32_t PR20 : 1; /*!< [20..20] PR20*/
                __IOM uint32_t PR21 : 1; /*!< [21..21] PR21*/
            } PR_b;
        };

        union
        {
            __IOM uint32_t FR; /*!< (@ 0x00000018) FR   */

            struct
            {
                __IOM uint32_t FR0 : 2;  /*!< [1..0] FR0   */
                __IOM uint32_t FR1 : 2;  /*!< [3..2] FR1   */
                __IOM uint32_t FR2 : 2;  /*!< [5..4] FR2   */
                __IOM uint32_t FR3 : 2;  /*!< [7..6] FR3   */
                __IOM uint32_t FR4 : 2;  /*!< [9..8] FR4   */
                __IOM uint32_t FR5 : 2;  /*!< [11..10] FR5 */
                __IOM uint32_t FR6 : 2;  /*!< [13..12] FR6 */
                __IOM uint32_t FR7 : 2;  /*!< [15..14] FR7 */
                __IOM uint32_t FR8 : 2;  /*!< [17..16] FR8 */
                __IOM uint32_t FR9 : 2;  /*!< [19..18] FR9 */
                __IOM uint32_t FR10 : 2; /*!< [21..20] FR10*/
                __IOM uint32_t FR11 : 2; /*!< [23..22] FR11*/
                __IOM uint32_t FR12 : 2; /*!< [25..24] FR12*/
                __IOM uint32_t FR13 : 2; /*!< [27..26] FR13*/
                __IOM uint32_t FR14 : 2; /*!< [29..28] FR14*/
                __IOM uint32_t FR15 : 2; /*!< [31..30] FR15*/
            } FR_b;
        };

        union
        {
            __IOM uint32_t CR; /*!< (@ 0x0000001C) CR   */

            struct
            {
                __IOM uint32_t LR0 : 1;  /*!< [0..0] LR0   */
                __IOM uint32_t LR1 : 1;  /*!< [1..1] LR1   */
                __IOM uint32_t LR2 : 1;  /*!< [2..2] LR2   */
                __IOM uint32_t LR3 : 1;  /*!< [3..3] LR3   */
                __IOM uint32_t LR4 : 1;  /*!< [4..4] LR4   */
                __IOM uint32_t LR5 : 1;  /*!< [5..5] LR5   */
                __IOM uint32_t LR6 : 1;  /*!< [6..6] LR6   */
                __IOM uint32_t LR7 : 1;  /*!< [7..7] LR7   */
                __IOM uint32_t LR8 : 1;  /*!< [8..8] LR8   */
                __IOM uint32_t LR9 : 1;  /*!< [9..9] LR9   */
                __IOM uint32_t LR10 : 1; /*!< [10..10] LR10*/
                __IOM uint32_t LR11 : 1; /*!< [11..11] LR11*/
                __IOM uint32_t LR12 : 1; /*!< [12..12] LR12*/
                __IOM uint32_t LR13 : 1; /*!< [13..13] LR13*/
                __IOM uint32_t LR14 : 1; /*!< [14..14] LR14*/
                __IOM uint32_t LR15 : 1; /*!< [15..15] LR15*/
                __IOM uint32_t LR16 : 1; /*!< [16..16] LR16*/
                __IOM uint32_t LR17 : 1; /*!< [17..17] LR17*/
                __IOM uint32_t LR18 : 1; /*!< [18..18] LR18*/
                __IOM uint32_t LR19 : 1; /*!< [19..19] LR19*/
                __IOM uint32_t LR20 : 1; /*!< [20..20] LR20*/
                __IOM uint32_t LR21 : 1; /*!< [21..21] LR21*/
                __IM uint32_t : 6;
                __IOM uint32_t PSC : 3; /*!< [30..28] PSC */
            } CR_b;
        };
    } EXTI_Type; /*!< Size = 32 (0x20)    */

    /* =========================================================================================================================== */
    /* ================   ANACTRL   ================ */
    /* =========================================================================================================================== */

    /**
     * @brief Analog system controler. (ANACTRL)
     */

    typedef struct
    { /*!< (@ 0x40017C00) ANACTRL Structure   */

        union
        {
            __IOM uint32_t OPA0_CSR; /*!< (@ 0x00000000) OPA0_CSR  */

            struct
            {
                __IOM uint32_t OPEN : 1;   /*!< [0..0] OPEN  */
                __IOM uint32_t OPNRS : 1;  /*!< [1..1] OPNRS */
                __IOM uint32_t OPPRS : 1;  /*!< [2..2] OPPRS */
                __IOM uint32_t OPOE : 1;   /*!< [3..3] OPOE  */
                __IOM uint32_t OPNS : 1;   /*!< [4..4] OPNS  */
                __IOM uint32_t OPPS : 1;   /*!< [5..5] OPPS  */
                __IOM uint32_t VM_SEL : 1; /*!< [6..6] VM_SEL*/
                __IOM uint32_t OPOE2 : 1;  /*!< [7..7] OPOE2  */
                __IOM uint32_t OPGS : 3;   /*!< [10..8] OPGS */
                __IM uint32_t : 5;
                __IOM uint32_t OPOS : 5; /*!< [20..16] OPOS*/
                __IM uint32_t : 3;
                __IOM uint32_t OPPNES : 2; /*!< [25..24] OPPNES*/
                __IOM uint32_t OPPES : 2;  /*!< [27..26] OPPES */
                __IM uint32_t : 2;
                __IOM uint32_t OPTRIMEN : 1; /*!< [30..30] OPTRIMEN   */
                __IM uint32_t OPTRIMO : 1;   /*!< [31..31] OPTRIMO    */
            } OPA0_CSR_b;
        };

        union
        {
            __IOM uint32_t OPA1_CSR; /*!< (@ 0x00000004) OPA1_CSR  */

            struct
            {
                __IOM uint32_t OPEN : 1;   /*!< [0..0] OPEN  */
                __IOM uint32_t OPNRS : 1;  /*!< [1..1] OPNRS */
                __IOM uint32_t OPPRS : 1;  /*!< [2..2] OPPRS */
                __IOM uint32_t OPOE : 1;   /*!< [3..3] OPOE  */
                __IOM uint32_t OPNS : 1;   /*!< [4..4] OPNS  */
                __IOM uint32_t OPPS : 1;   /*!< [5..5] OPPS  */
                __IOM uint32_t VM_SEL : 1; /*!< [6..6] VM_SEL*/
                __IOM uint32_t OPOE2 : 1;  /*!< [7..7] OPOE2  */
                __IOM uint32_t OPGS : 3;   /*!< [10..8] OPGS */
                __IM uint32_t : 5;
                __IOM uint32_t OPOS : 5; /*!< [20..16] OPOS*/
                __IM uint32_t : 3;
                __IOM uint32_t OPPNES : 2; /*!< [25..24] OPPNES*/
                __IOM uint32_t OPPES : 2;  /*!< [27..26] OPPES */
                __IM uint32_t : 2;
                __IOM uint32_t OPTRIMEN : 1; /*!< [30..30] OPTRIMEN   */
                __IM uint32_t OPTRIMO : 1;   /*!< [31..31] OPTRIMO    */
            } OPA1_CSR_b;
        };

        union
        {
            __IOM uint32_t OPA2_CSR; /*!< (@ 0x00000008) OPA2_CSR  */

            struct
            {
                __IOM uint32_t OPEN : 1;   /*!< [0..0] OPEN  */
                __IOM uint32_t OPNRS : 1;  /*!< [1..1] OPNRS */
                __IOM uint32_t OPPRS : 1;  /*!< [2..2] OPPRS */
                __IOM uint32_t OPOE : 1;   /*!< [3..3] OPOE  */
                __IOM uint32_t OPNS : 1;   /*!< [4..4] OPNS  */
                __IOM uint32_t OPPS : 1;   /*!< [5..5] OPPS  */
                __IOM uint32_t VM_SEL : 1; /*!< [6..6] VM_SEL*/
                __IOM uint32_t OPOE2 : 1;  /*!< [7..7] OPOE2  */
                __IOM uint32_t OPGS : 3;   /*!< [10..8] OPGS */
                __IM uint32_t : 5;
                __IOM uint32_t OPOS : 5; /*!< [20..16] OPOS*/
                __IM uint32_t : 3;
                __IOM uint32_t OPPNES : 2; /*!< [25..24] OPPNES*/
                __IOM uint32_t OPPES : 2;  /*!< [27..26] OPPES */
                __IM uint32_t : 2;
                __IOM uint32_t OPTRIMEN : 1; /*!< [30..30] OPTRIMEN   */
                __IM uint32_t OPTRIMO : 1;   /*!< [31..31] OPTRIMO    */
            } OPA2_CSR_b;
        };
        union
        {
            __IOM uint32_t OPA3_CSR; /*!< (@ 0x0000000C) OPA3_CSR  */

            struct
            {
                __IOM uint32_t OPEN : 1;   /*!< [0..0] OPEN  */
                __IOM uint32_t OPNRS : 1;  /*!< [1..1] OPNRS */
                __IOM uint32_t OPPRS : 1;  /*!< [2..2] OPPRS */
                __IOM uint32_t OPOE : 1;   /*!< [3..3] OPOE  */
                __IOM uint32_t OPNS : 1;   /*!< [4..4] OPNS  */
                __IOM uint32_t OPPS : 1;   /*!< [5..5] OPPS  */
                __IOM uint32_t VM_SEL : 1; /*!< [6..6] VM_SEL*/
                __IOM uint32_t OPOE2 : 1;  /*!< [7..7] OPOE2  */
                __IOM uint32_t OPGS : 3;   /*!< [10..8] OPGS */
                __IM uint32_t : 5;
                __IOM uint32_t OPOS : 5; /*!< [20..16] OPOS*/
                __IM uint32_t : 3;
                __IOM uint32_t OPPNES : 2; /*!< [25..24] OPPNES*/
                __IOM uint32_t OPPES : 2;  /*!< [27..26] OPPES */
                __IM uint32_t : 2;
                __IOM uint32_t OPTRIMEN : 1; /*!< [30..30] OPTRIMEN   */
                __IM uint32_t OPTRIMO : 1;   /*!< [31..31] OPTRIMO    */
            } OPA3_CSR_b;
        };
        __IM uint32_t RESERVED[4];

        union
        {
            __IOM uint32_t ACMP0_CSR; /*!< (@ 0x00000020) ACMP0_CSR */

            struct
            {
                __IOM uint32_t CP_EN : 1;    /*!< [0..0] CP_EN */
                __IOM uint32_t CP_FREN : 1;  /*!< [1..1] CP_FREN */
                __IOM uint32_t CP_HYSEN : 1; /*!< [2..2] CP_HYSEN*/
                __IOM uint32_t CP_IS : 1;    /*!< [3..3] CP_IS */
                __IOM uint32_t CP_PS : 1;    /*!< [4..4] CP_PS */
                __IM uint32_t : 1;
                __IOM uint32_t CP_NS : 1; /*!< [6..6] CP_NS */
                __IM uint32_t : 1;
                __IOM uint32_t CP_FS : 1;  /*!< [8..8] CP_FS */
                __IOM uint32_t CP_DLY : 2; /*!< [10..9] CP_DLY */
                __IM uint32_t : 1;
                __IOM uint32_t CP_BLANKING : 3; /*!< [14..12] CP_BLANKING*/
                __IM uint32_t : 1;
                __IOM uint32_t CP_PF : 5; /*!< [20..16] CP_PF */
                __IM uint32_t : 7;
                __IM uint32_t CP_OUT_SYNC : 1; /*!< [28..28] CP_OUT_SYNC*/
            } ACMP0_CSR_b;
        };
        union
        {
            __IOM uint32_t ACMP1_CSR; /*!< (@ 0x00000024) ACMP1_CSR */

            struct
            {
                __IOM uint32_t CP_EN : 1;    /*!< [0..0] CP_EN */
                __IOM uint32_t CP_FREN : 1;  /*!< [1..1] CP_FREN */
                __IOM uint32_t CP_HYSEN : 1; /*!< [2..2] CP_HYSEN*/
                __IOM uint32_t CP_IS : 1;    /*!< [3..3] CP_IS */
                __IOM uint32_t CP_PS : 1;    /*!< [4..4] CP_PS */
                __IM uint32_t : 1;
                __IOM uint32_t CP_NS : 1; /*!< [6..6] CP_NS */
                __IM uint32_t : 1;
                __IOM uint32_t CP_FS : 1;  /*!< [8..8] CP_FS */
                __IOM uint32_t CP_DLY : 2; /*!< [10..9] CP_DLY */
                __IM uint32_t : 1;
                __IOM uint32_t CP_BLANKING : 3; /*!< [14..12] CP_BLANKING*/
                __IM uint32_t : 1;
                __IOM uint32_t CP_PF : 5; /*!< [20..16] CP_PF */
                __IM uint32_t : 7;
                __IM uint32_t CP_OUT_SYNC : 1; /*!< [28..28] CP_OUT_SYNC*/
            } ACMP1_CSR_b;
        };

        union
        {
            __IOM uint32_t ACMP2_CSR; /*!< (@ 0x00000028) ACMP2_CSR */

            struct
            {
                __IOM uint32_t CP_EN : 1;    /*!< [0..0] CP_EN */
                __IOM uint32_t CP_FREN : 1;  /*!< [1..1] CP_FREN */
                __IOM uint32_t CP_HYSEN : 1; /*!< [2..2] CP_HYSEN*/
                __IOM uint32_t CP_IS : 1;    /*!< [3..3] CP_IS */
                __IOM uint32_t CP_PS : 1;    /*!< [4..4] CP_PS */
                __IM uint32_t : 1;
                __IOM uint32_t CP_NS : 1; /*!< [6..6] CP_NS */
                __IM uint32_t : 1;
                __IOM uint32_t CP_FS : 1;  /*!< [8..8] CP_FS */
                __IOM uint32_t CP_DLY : 2; /*!< [10..9] CP_DLY */
                __IM uint32_t : 1;
                __IOM uint32_t CP_BLANKING : 3; /*!< [14..12] CP_BLANKING*/
                __IM uint32_t : 1;
                __IOM uint32_t CP_PF : 5; /*!< [20..16] CP_PF */
                __IM uint32_t : 7;
                __IM uint32_t CP_OUT_SYNC : 1; /*!< [28..28] CP_OUT_SYNC*/
            } ACMP2_CSR_b;
        };
        __IM uint32_t RESERVED1[5];

        union
        {
            __IOM uint32_t DAC0_CR; /*!< (@ 0x00000040) DAC0_CR   */

            struct
            {
                __IOM uint32_t EN : 1;       /*!< [0..0] EN    */
                __IOM uint32_t TEN : 2;      /*!< [2..1] TEN   */
                __IOM uint32_t TSEL : 3;     /*!< [5..3] TSEL  */
                __IOM uint32_t WAVE : 2;     /*!< [7..6] WAVE  */
                __IOM uint32_t MAMP : 4;     /*!< [11..8] MAMP */
                __IOM uint32_t DMAEN : 1;    /*!< [12..12] DMAEN */
                __IOM uint32_t DMAUDRIE : 1; /*!< [13..13] DMAUDRIE   */
                __IOM uint32_t VREF_SEL : 1; /*!< [14..14] VREF_SEL   */
                __IOM uint32_t ALIGN : 1;    /*!< [15..15] ALIGN */
            } DAC0_CR_b;
        };

        union
        {
            __IOM uint32_t DAC0_CSR; /*!< (@ 0x00000044) DAC0_CSR  */

            struct
            {
                __IOM uint32_t SWTRIG : 1; /*!< [0..0] SWTRIG*/
                __IM uint32_t : 7;
                __IOM uint32_t DMAUDR : 1; /*!< [8..8] DMAUDR*/
            } DAC0_CSR_b;
        };

        union
        {
            __IOM uint32_t DAC0_DHR; /*!< (@ 0x00000048) DAC0_DHR  */

            struct
            {
                __IOM uint32_t DHR : 16; /*!< [15..0] DHR  */
            } DAC0_DHR_b;
        };

        union
        {
            __IM uint32_t DAC0_DOR; /*!< (@ 0x0000004C) DAC0_DOR  */

            struct
            {
                __IM uint32_t DOR : 16; /*!< [15..0] DOR  */
            } DAC0_DOR_b;
        };

        __IM uint32_t RESERVED123[28];
        union
        {
            __IOM uint32_t ACMP0_MUXCR; /*!< (@ 0x000000C0) ACMP0_MUXCR */

            struct
            {
                __IOM uint32_t CMP_SEQ_START : 1; /*!< [0..0] CMP_SEQ_START */
                __IOM uint32_t CMP_SEQ_MODE : 1;  /*!< [1..1] CMP_SEQ_MODE */
                __IOM uint32_t CHNL_CNT_CFG : 6;  /*!< [7..2] CP_HYSEN*/
                __IOM uint32_t CPOUT_SEQ : 8;     /*!< [15..8] CP_IS */
                __IOM uint32_t P_AMXU_CFG : 8;    /*!< [23..16] CP_PS */
                __IOM uint32_t N_AMUX_SEL : 2;    /*!< [25..24] N_AMUX_SEL */
								__IM uint32_t : 2;
                __IOM uint32_t TRIG_MODE : 1;     /*!< [28..28] TRIG_MODE */
                __IOM uint32_t CMP_INTEN : 1;     /*!< [29..29] CMP_INTEN */
                __IM uint32_t CMP_INT_FLG : 1;    /*!< [30..30] CMP_INT_FLG */
            } ACMP0_MUXCR_b;
        };
        union
        {
            __IOM uint32_t ACMP1_MUXCR; /*!< (@ 0x000000C4) ACMP1_MUXCR */

            struct
            {
                __IOM uint32_t CMP_SEQ_START : 1; /*!< [0..0] CMP_SEQ_START */
                __IOM uint32_t CMP_SEQ_MODE : 1;  /*!< [1..1] CMP_SEQ_MODE */
                __IOM uint32_t CHNL_CNT_CFG : 6;  /*!< [7..2] CP_HYSEN*/
                __IOM uint32_t CPOUT_SEQ : 8;     /*!< [15..8] CP_IS */
                __IOM uint32_t P_AMXU_CFG : 8;    /*!< [23..16] CP_PS */
                __IOM uint32_t N_AMUX_SEL : 2;    /*!< [25..24] N_AMUX_SEL */
							  __IM uint32_t : 2;
                __IOM uint32_t TRIG_MODE : 1;     /*!< [28..28] TRIG_MODE */
                __IOM uint32_t CMP_INTEN : 1;     /*!< [29..29] CMP_INTEN */
                __IM uint32_t CMP_INT_FLG : 1;    /*!< [30..30] CMP_INT_FLG */
            } ACMP1_MUXCR_b;
        };
        union
        {
            __IOM uint32_t ACMP2_MUXCR; /*!< (@ 0x000000C8) ACMP2_MUXCR */
            struct
            {
                __IOM uint32_t CMP_SEQ_START : 1; /*!< [0..0] CMP_SEQ_START */
                __IOM uint32_t CMP_SEQ_MODE : 1;  /*!< [1..1] CMP_SEQ_MODE */
                __IOM uint32_t CHNL_CNT_CFG : 6;  /*!< [7..2] CP_HYSEN*/
                __IOM uint32_t CPOUT_SEQ : 8;     /*!< [15..8] CP_IS */
                __IOM uint32_t P_AMXU_CFG : 8;    /*!< [23..16] CP_PS */
                __IOM uint32_t N_AMUX_SEL : 2;    /*!< [25..24] N_AMUX_SEL */
							  __IM uint32_t : 2;
                __IOM uint32_t TRIG_MODE : 1;     /*!< [28..28] TRIG_MODE */
                __IOM uint32_t CMP_INTEN : 1;     /*!< [29..29] CMP_INTEN */
                __IM uint32_t CMP_INT_FLG : 1;    /*!< [30..30] CMP_INT_FLG */
            } ACMP2_MUXCR_b;
        };
        union
        {
            __IOM uint32_t ACMP0_EXTCFG; /*!< (@ 0x000000CC) ACMP0_EXTCFG */

            struct
            {
                __IOM uint32_t EXTEN : 2;     /*!< [1..0] EXTEN */
                __IOM uint32_t EDGE_MODE : 1; /*!< [2..2] EDGE_MODE */
                __IOM uint32_t OP_MODE : 1;   /*!< [3..3] OP_MODE*/
                __IOM uint32_t EXTDTG : 8;    /*!< [11..4] EXTDTG */
                __IOM uint32_t EXTSELG0 : 2;  /*!< [13..12] EXTSELG0 */
                __IOM uint32_t EXTSELG1 : 2;  /*!< [15..14] EXTSELG1 */
                __IM uint32_t : 5;
                __IOM uint32_t SYN_MODE : 1; /*!< [21..21] SYN_MODE */
                __IOM uint32_t EXTSP : 2;    /*!< [23..22] EXTSP */
                __IM uint32_t : 3;
                __IOM uint32_t EXTSE : 2; /*!< [28..27] EXTSE */
            } ACMP0_EXTCFG_b;
        };
        union
        {
            __IOM uint32_t ACMP1_EXTCFG; /*!< (@ 0x000000D0) ACMP1_EXTCFG */

            struct
            {
                __IOM uint32_t EXTEN : 2;     /*!< [1..0] EXTEN */
                __IOM uint32_t EDGE_MODE : 1; /*!< [2..2] EDGE_MODE */
                __IOM uint32_t OP_MODE : 1;   /*!< [3..3] OP_MODE*/
                __IOM uint32_t EXTDTG : 8;    /*!< [11..4] EXTDTG */
                __IOM uint32_t EXTSELG0 : 2;  /*!< [13..12] EXTSELG0 */
                __IOM uint32_t EXTSELG1 : 2;  /*!< [15..14] EXTSELG1 */
                __IM uint32_t : 5;
                __IOM uint32_t SYN_MODE : 1; /*!< [21..21] SYN_MODE */
                __IOM uint32_t EXTSP : 2;    /*!< [23..22] EXTSP */
                __IM uint32_t : 3;
                __IOM uint32_t EXTSE : 2; /*!< [28..27] EXTSE */
            } ACMP1_EXTCFG_b;
        };
        union
        {
            __IOM uint32_t ACMP2_EXTCFG; /*!< (@ 0x000000D4) ACMP2_EXTCFG */

            struct
            {
                __IOM uint32_t EXTEN : 2;     /*!< [1..0] EXTEN */
                __IOM uint32_t EDGE_MODE : 1; /*!< [2..2] EDGE_MODE */
                __IOM uint32_t OP_MODE : 1;   /*!< [3..3] OP_MODE*/
                __IOM uint32_t EXTDTG : 8;    /*!< [11..4] EXTDTG */
                __IOM uint32_t EXTSELG0 : 2;  /*!< [13..12] EXTSELG0 */
                __IOM uint32_t EXTSELG1 : 2;  /*!< [15..14] EXTSELG1 */
                __IM uint32_t : 5;
                __IOM uint32_t SYN_MODE : 1; /*!< [21..21] SYN_MODE */
                __IOM uint32_t EXTSP : 2;    /*!< [23..22] EXTSP */
                __IM uint32_t : 3;
                __IOM uint32_t EXTSE : 2; /*!< [28..27] EXTSE */
            } ACMP2_EXTCFG_b;
        };
        __IM uint32_t RESERVED3[7];

        union
        {
            __IOM uint32_t HALL_CR; /*!< (@ 0x000000F4) HALL_CR  */

            struct
            {
                __IOM uint32_t HALL_MID_EN : 1;  /*!< [0..0] HALL_MID_EN  */
                __IOM uint32_t HALL_IP1_SEL : 1; /*!< [1..1] HALL_IP1_SEL */
                __IOM uint32_t HALL_IP2_SEL : 1; /*!< [2..2] HALL_IP2_SEL */
                __IOM uint32_t HALL_IP3_SEL : 1; /*!< [3..3] HALL_IP3_SEL */
                __IOM uint32_t HALL_SW1 : 1;     /*!< [4..4] HALL_SW1  */
                __IOM uint32_t HALL_SW2 : 1;     /*!< [5..5] HALL_SW2   */
                __IOM uint32_t HALL_SW3 : 1;     /*!< [6..6] HALL_SW3   */
            } HALL_CR_b;
        };

        union
        {
            __IOM uint32_t ANA_CSR; /*!< (@ 0x000000F8) ANA_CSR   */

            struct
            {
                __IM uint32_t : 4;
                __IOM uint32_t DAC0_BUF_EN : 1; /*!< [4..4] DAC0_BUF_EN */
                __IM uint32_t : 3;
                __IOM uint32_t OPA_NIN : 2; /*!< [9..8] OPA_NIN*/
            } ANA_CSR_b;
        };
    } ANACTRL_Type; /*!< Size = 256 (0x100)  */

    /* =========================================================================================================================== */
    /* ================  CHIPCTRL   ================ */
    /* =========================================================================================================================== */

    /**
     * @brief chip controler moudle. (CHIPCTRL)
     */

    typedef struct
    { /*!< (@ 0x40017000) CHIPCTRL Structure  */

        union
        {
            __IOM uint32_t CLK_CFG; /*!< (@ 0x00000000) CLK_CFG   */

            struct
            {
                __IOM uint32_t SYS_CLK_SEL : 8; /*!< [7..0] SYS_CLK_SEL  */
                __IOM uint32_t APB0_DIV : 4;    /*!< [11..8] APB0_DIV    */
                __IOM uint32_t APB1_DIV : 4;    /*!< [15..12] APB1_DIV   */
                __IOM uint32_t PLL_EN : 1;      /*!< [16..16] PLL_EN*/
                __IOM uint32_t OSCH_EN : 1;     /*!< [17..17] OSCH_EN    */
                __IM uint32_t : 1;
                __IOM uint32_t RCH_EN : 1;      /*!< [19..19] RCH_EN*/
                __IOM uint32_t CLK_SRC_SEL : 2; /*!< [21..20] CLK_SRC_SEL*/
            } CLK_CFG_b;
        };

        union
        {
            __IOM uint32_t PWR_CFG; /*!< (@ 0x00000004) PWR_CFG   */

            struct
            {
                __IOM uint32_t LVREN : 1; /*!< [0..0] LVREN */
                __IOM uint32_t LVRS : 3;  /*!< [3..1] LVRS  */
                __IM uint32_t : 4;
                __IOM uint32_t LVDEN : 1;     /*!< [8..8] LVDEN */
                __IOM uint32_t LVDES : 1;     /*!< [9..9] LVDES */
                __IOM uint32_t LVDS : 3;      /*!< [12..10] LVDS*/
                __IOM uint32_t VBGBUF_EN : 1; /*!< [13..13] VBGBUF_EN  */
                __IM uint32_t : 2;
                __IOM uint32_t PMU_VRH_SEL0 : 1;     /*!< [16..16] PMU_VRH_SEL0   */
                __IOM uint32_t PMU_VRH_SEL1 : 1;     /*!< [17..17] PMU_VRH_SEL1    */
                __IOM uint32_t ADPREF : 2;       /*!< [19..18] ADPREF*/
                __IOM uint32_t DABUF0_EN : 1;    /*!< [20..20] DABUF0_EN  */
                __IOM uint32_t DABUF0_VSEL : 1;  /*!< [21..21] DABUF0_VSEL*/
                __IOM uint32_t : 2;
                __IOM uint32_t DABUF0_VSEL1 : 1; /*!< [24..24] DABUF0_VSEL1    */
                __IOM uint32_t : 3;
                __IOM uint32_t OP_ISEL : 4; /*!< [31..28] OP_ISEL   */
            } PWR_CFG_b;
        };

        union
        {
            __IOM uint32_t CTRL; /*!< (@ 0x00000008) CTRL */

            struct
            {
                __IOM uint32_t RCL_IE : 1;        /*!< [0..0] RCL_IE*/
                __IOM uint32_t RCH_IE : 1;        /*!< [1..1] RCH_IE*/
                __IOM uint32_t OSCL_IE : 1;       /*!< [2..2] OSCL_IE */
                __IOM uint32_t OSCH_IE : 1;       /*!< [3..3] OSCH_IE */
                __IOM uint32_t PLL_IE : 1;        /*!< [4..4] PLL_IE*/
                __IOM uint32_t CLKMUX_ERR_IE : 1; /*!< [5..5] CLKMUX_ERR_IE*/
                __IOM uint32_t CLKEN_ERR_IE : 1;  /*!< [6..6] CLKEN_ERR_IE */
                __IM uint32_t : 17;
                __IOM uint32_t OSCL_IP : 1; /*!< [24..24] OSCL_IP    */
                __IOM uint32_t OSCH_IP : 1; /*!< [25..25] OSCH_IP    */
                __IOM uint32_t PLL_IP : 1;  /*!< [26..26] PLL_IP*/
                __IM uint32_t : 2;
                __IOM uint32_t LVD_LOCK : 1; /*!< [29..29] LVD_LOCK   */
                __IOM uint32_t LOCKUPEN : 1; /*!< [30..30] LOCKUPEN*/
                __IOM uint32_t CSS_EN : 1;   /*!< [31..31] CSS_EN*/
            } CTRL_b;
        };

        union
        {
            __IOM uint32_t PLL_CFG; /*!< (@ 0x0000000C) PLL_CFG   */

            struct
            {
                __IOM uint32_t PLL_SRC : 1; /*!< [0..0] PLL_SRC */
                __IOM uint32_t PLL_LS : 1;  /*!< [1..1] PLL_LS*/
                __IOM uint32_t PLL_DN : 5;  /*!< [6..2] PLL_DN*/
                __IM uint32_t : 1;
                __IOM uint32_t PLL_DM : 2; /*!< [9..8] PLL_DM*/
                __IM uint32_t : 2;
                __IOM uint32_t PLL_OD : 1; /*!< [12..12] PLL_OD*/
            } PLL_CFG_b;
        };

        union
        {
            __IOM uint32_t RCH_CFG; /*!< (@ 0x00000010) RCH_CFG   */

            struct
            {
                __IOM uint32_t RCH_TRIM : 8; /*!< [7..0] RCH_TRIM*/
                __IOM uint32_t RCH_PT : 4;   /*!< [11..8] RCH_PT */
            } RCH_CFG_b;
        };

        union
        {
            __IOM uint32_t OSCH_CFG; /*!< (@ 0x00000014) OSCH_CFG  */

            struct
            {
                __IOM uint32_t OSCH_GAIN : 3; /*!< [2..0] OSCH_GAIN    */
                __IOM uint32_t OSCH_TS : 3;   /*!< [5..3] OSCH_TS */
                __IOM uint32_t OSCH_REN : 1;  /*!< [6..6] OSCH_REN*/
                __IOM uint32_t OSCH_BYP : 1;  /*!< [7..7] OSCH_BYP*/
            } OSCH_CFG_b;
        };

        union
        {
            __IOM uint32_t STS; /*!< (@ 0x00000018) STS  */

            struct
            {
                __IOM uint32_t RCL_STS : 1;    /*!< [0..0] RCL_STS */
                __IOM uint32_t RCH_STS : 1;    /*!< [1..1] RCH_STS */
                __IOM uint32_t OSCL_STS : 1;   /*!< [2..2] OSCL_STS*/
                __IOM uint32_t OSCH_STS : 1;   /*!< [3..3] OSCH_STS*/
                __IOM uint32_t PLL_STS : 1;    /*!< [4..4] PLL_STS */
                __IOM uint32_t CLKMUX_ERR : 1; /*!< [5..5] CLKMUX_ERR   */
                __IOM uint32_t CLKEN_ERR : 1;  /*!< [6..6] CLKEN_ERR    */
                __IOM uint32_t CSS_STS : 1;    /*!< [7..7] CSS_STS */
                __IOM uint32_t : 8;
                __IOM uint32_t RCL_STB : 1;  /*!< [16..16] RCL_STB    */
                __IOM uint32_t RCH_STB : 1;  /*!< [17..17] RCH_STB    */
                __IOM uint32_t OSCL_STB : 1; /*!< [18..18] OSCL_STB   */
                __IOM uint32_t OSCH_STB : 1; /*!< [19..19] OSCH_STB   */
                __IOM uint32_t PLL_LOCK : 1; /*!< [20..20] PLL_LOCK   */
                __IOM uint32_t : 1;
                __IOM uint32_t SYS_CLK_LOCK : 1; /*!< [22..22] SYS_CLK_LOCK    */
                __IOM uint32_t CLKMUX_LOCK : 1;  /*!< [23..23] CLKMUX_LOCK*/
                __IOM uint32_t LVDFLG : 1;       /*!< [24..24] LVDFLG*/
            } STS_b;
        };

        union
        {
            __IOM uint32_t RST_CSR; /*!< (@ 0x0000001C) RST_CSR   */

            struct
            {
                __IOM uint32_t POR_FLAG : 1;         /*!< [0..0] POR_FLAG*/
                __IOM uint32_t LVR_FLAG : 1;         /*!< [1..1] LVR_FLAG*/
                __IOM uint32_t STANDBY_RST_FLAG : 1; /*!< [2..2] STANDBY_RST_FLAG  */
                __IOM uint32_t RSTN_FLAG : 1;        /*!< [3..3] RSTN_FLAG    */
                __IOM uint32_t IWDG_RST_FLAG : 1;    /*!< [4..4] IWDG_RST_FLAG*/
                __IOM uint32_t WWDG_RST_FLAG : 1;    /*!< [5..5] WWDG_RST_FLAG*/
                __IOM uint32_t LOCKUP_RST_FLAG : 1;  /*!< [6..6] LOCKUP_RST_FLAG   */
                __IOM uint32_t SYSRESET_FLAG : 1;    /*!< [7..7] SYSRESET_FLAG*/
                __IM uint32_t : 4;
                __IOM uint32_t LOCKUPRESET : 1; /*!< [12..12] LOCKUPRESET*/
            } RST_CSR_b;
        };

        union
        {
            __IOM uint32_t KEY; /*!< (@ 0x00000020) KEY  */

            struct
            {
                __IOM uint32_t KEY : 32; /*!< [31..0] KEY  */
            } KEY_b;
        };

        union
        {
            __IOM uint32_t RCL_CFG; /*!< (@ 0x00000024) RCL_CFG   */

            struct
            {
                __IOM uint32_t RCL_TRIM : 6; /*!< [5..0] RCL_TRIM*/
                __IM uint32_t : 1;
                __IOM uint32_t RCL_EN : 1; /*!< [7..7] RCL_EN*/
            } RCL_CFG_b;
        };

        union
        {
            __IOM uint32_t BDCR; /*!< (@ 0x00000028) BDCR */

            struct
            {
                __IOM uint32_t OSCL_EN : 1;   /*!< [0..0] OSCL_EN */
                __IOM uint32_t OSCL_BYP : 1;  /*!< [1..1] OSCL_BYP*/
                __IOM uint32_t OSCL_GAIN : 2; /*!< [3..2] OSCL_GAIN    */
                __IOM uint32_t OSCL_TS : 2;   /*!< [5..4] OSCL_TS */
                __IOM uint32_t OSCL_REN : 1;  /*!< [6..6] OSCL_REN*/
                __IM uint32_t : 2;
                __IOM uint32_t WT_SEL : 2;  /*!< [10..9] WT_SEL*/
                __IOM uint32_t BDRST : 1;   /*!< [11..11] BDRST */
                __IM uint32_t : 2;
                __IOM uint32_t RST_CFG : 1; /*!< [14..14] RST_CFG    */
                __IM uint32_t : 1;
                __IOM uint32_t WT_EN : 1; /*!< [16..16]   */
            } BDCR_b;
        };

        union
        {
            __IOM uint32_t BGR_CFG; /*!< (@ 0x0000002C) BGR_CFG   */

            struct
            {
                __IOM uint32_t BGRTRIM : 6; /*!< [5..0] BGRTRIM */
            } BGR_CFG_b;
        };

        union
        {
            __IOM uint32_t CR; /*!< (@ 0x00000030) CR   */

            struct
            {
                __IOM uint32_t LPDS : 1;  /*!< [0..0] LPDS  */
                __IOM uint32_t PDDS : 1;  /*!< [1..1] PDDS  */
                __IOM uint32_t PMUEN : 1; /*!< [2..2] PMUEN */
                __IOM uint32_t FPDS : 1;  /*!< [3..3] FPDS  */
                __IOM uint32_t ULPDS : 1; /*!< [4..4] ULPDS */
            } CR_b;
        };

        union
        {
            __IOM uint32_t WKCR; /*!< (@ 0x00000034) WKCR    */

            struct
            {
                __IOM uint32_t EWUP0 : 1; /*!< [0..0] EWUP0 */
                __IOM uint32_t EWUP1 : 1; /*!< [1..1] EWUP1 */
                __IOM uint32_t EWUP2 : 1; /*!< [2..2] EWUP2 */
            } WKCR_b;
        };

        union
        {
            __IOM uint32_t WKSR; /*!< (@ 0x00000038) WKSR    */

            struct
            {
                __IOM uint32_t WUF0 : 1; /*!< [0..0] WUF0  */
                __IOM uint32_t WUF1 : 1; /*!< [1..1] WUF1  */
                __IOM uint32_t WUF2 : 1; /*!< [2..2] WUF2  */
                __IM uint32_t : 6;
                __IOM uint32_t WT_WUF : 1; /*!< [9..9] RTC_WUF */
            } WKSR_b;
        };

        union
        {
            __IOM uint32_t LDOCR; /*!< (@ 0x0000003C) LDOCR   */

            struct
            {
                __IOM uint32_t EXTVDD : 1;   /*!< [0..0] EXTVDD   */
							  __IOM uint32_t PD : 1;       /*!< [1..1] PD       */
                __IOM uint32_t DRV : 2;      /*!< [3..2] DRV      */
                __IOM uint32_t VSEL : 2;     /*!< [5..4] VSEL     */
							  __IOM uint32_t STOPMODE : 1; /*!< [6..6] STOPMODE */
            } LDOCR_b;
        };
    } CHIPCTRL_Type; /*!< Size = 64 (0x40)    */

    /* =========================================================================================================================== */
    /* ================   SYSCTRL   ================ */
    /* =========================================================================================================================== */

    /**
     * @brief SYSCTRL (SYSCTRL)
     */

    typedef struct
    { /*!< (@ 0x48007000) SYSCTRL Structure   */

        union
        {
            __IOM uint32_t ClkEnR0; /*!< (@ 0x00000000) ClkEnR0  */

            struct
            {
                __IOM uint32_t GPIO0_CLKEN : 1; /*!< [0..0] GPIO0_CLKEN  */
                __IOM uint32_t GPIO1_CLKEN : 1; /*!< [1..1] GPIO1_CLKEN  */
				__IOM uint32_t GPIO2_CLKEN : 1; /*!< [2..2] GPIO2_CLKEN  */
                __IM uint32_t : 2;
                __IOM uint32_t DIV_CLKEN : 1; /*!< [5..5] DIV_CLKEN    */
                __IOM uint32_t CRC_CLKEN : 1; /*!< [6..6] CRC_CLKEN    */
                __IM uint32_t : 1;
                __IOM uint32_t DMA_CLKEN : 1;  /*!< [8..8] DMA_CLKEN    */
                __IOM uint32_t ADC_CLKEN : 1;  /*!< [9..9] ADC_CLKEN    */
                __IOM uint32_t I2C0_CLKEN : 1; /*!< [10..10] I2C0_CLKEN */
                __IM uint32_t : 1;
                __IOM uint32_t SSP0_CLKEN : 1;  /*!< [12..12] SSP0_CLKEN */
                __IOM uint32_t UART0_CLKEN : 1; /*!< [13..13] UART0_CLKEN*/
                __IOM uint32_t UART1_CLKEN : 1; /*!< [14..14] UART1_CLKEN*/
                __IOM uint32_t UART3_CLKEN : 1; /*!< [15..15] UART3_CLKEN*/
                __IOM uint32_t EFLS_CLKEN : 1;  /*!< [16..16] EFLS_CLKEN */
                __IOM uint32_t RAM0_CLKEN : 1;  /*!< [17..17] RAM0_CLKEN */
                __IOM uint32_t RAM1_CLKEN : 1;  /*!< [18..18] RAM1_CLKEN */
                __IOM uint32_t TIM1_CLKEN : 1;  /*!< [19..19] TIM1_CLKEN */
                __IM uint32_t : 1;
                __IOM uint32_t GPIO5_CLKEN : 1; /*!< [21..21] GPIO5_CLKEN*/
                __IOM uint32_t : 1;
                __IOM uint32_t SSP2_CLKEN : 1; /*!< [23..23] SSP2_CLKEN */
                __IM uint32_t : 3;
                __IOM uint32_t TIM14_CLKEN : 1; /*!< [27..27] TIM14_CLKEN*/
                __IOM uint32_t TIM15_CLKEN : 1; /*!< [28..28] TIM15_CLKEN*/
                __IOM uint32_t TIM16_CLKEN : 1; /*!< [29..29] TIM16_CLKEN*/
                __IOM uint32_t TIM17_CLKEN : 1; /*!< [30..30] TIM17_CLKEN*/
                __IOM uint32_t TIM3_CLKEN : 1;  /*!< [31..31] TIM3_CLKEN */
            } ClkEnR0_b;
        };

        union
        {
            __IOM uint32_t ClkEnR1; /*!< (@ 0x00000004) ClkEnR1  */

            struct
            {
                __IOM uint32_t MCO_DIV : 3;        /*!< [2..0] MCO_DIV */
                __IOM uint32_t MCO_SEL : 3;        /*!< [5..3] MCO_SEL */
                __IOM uint32_t LCD_CLKSEL : 2;     /*!< [7..6] 32KHz_CLKSEL */
                __IOM uint32_t OSCH_CLKDIV_EN : 1; /*!< [8..8] OSCH_CLKDIV_EN    */
				__IOM uint32_t RCH_CLKDIV_EN : 1;  /*!< [9..9] RCH_CLKDIV_EN    */
                __IM uint32_t : 2;
                __IOM uint32_t UART0_CLKSEL : 2; /*!< [13..12] UART0_CLKSEL    */
                __IOM uint32_t UART1_CLKSEL : 2; /*!< [15..14] UART1_CLKSEL    */
                __IOM uint32_t UART3_CLKSEL : 2; /*!< [17..16] UART3_CLKSEL    */
                __IOM uint32_t I2C0_CLKSEL : 2;  /*!< [19..18] I2C0_CLKSEL*/
                __IOM uint32_t SSP0_CLKSEL : 2;  /*!< [21..20] SSP0_CLKSEL*/
                __IOM uint32_t : 2;
                __IOM uint32_t SSP2_CLKSEL : 2; /*!< [25..24] SSP2_CLKSEL*/
                __IOM uint32_t : 6;
            } ClkEnR1_b;
        };

        union
        {
            __IOM uint32_t ClkEnR2; /*!< (@ 0x00000008) ClkEnR2  */

            struct
            {
                __IOM uint32_t LCD_CLKEN : 1;   /*!< [0..0] LCD_CLKEN    */
                __IM uint32_t : 4;
                __IOM uint32_t ANA_CLKEN : 1;   /*!< [5..5] ANA_CLKEN    */
                __IOM uint32_t EXTI_CLKEN : 1;  /*!< [6..6] EXTI_CLKEN   */
                __IOM uint32_t DIV32_CLKEN : 1; /*!< [7..7] DIV32_CLKEN   */
                __IOM uint32_t TIM2_CLKEN : 1;  /*!< [8..8] TIM2_CLKEN   */

            } ClkEnR2_b;
        };

        union
        {
            __IOM uint32_t RST0; /*!< (@ 0x0000000C) SW_RSTN0  */

            struct
            {
                __IOM uint32_t GPIO0_RST : 1; /*!< [0..0] GPIO0_RST    */
                __IOM uint32_t GPIO1_RST : 1; /*!< [1..1] GPIO1_RST    */
                __IOM uint32_t GPIO2_RST : 1; /*!< [2..2] GPIO2_RST    */
                __IM uint32_t : 2;
                __IOM uint32_t DIV_RST : 1; /*!< [5..5] DIV_RST */
                __IOM uint32_t CRC_RST : 1; /*!< [6..6] CRC_RST */
                __IM uint32_t : 1;
                __IOM uint32_t DMA_RST : 1;  /*!< [8..8] DMA_RST */
                __IOM uint32_t ADC_RST : 1;  /*!< [9..9] ADC_RST */
                __IOM uint32_t I2C0_RST : 1; /*!< [10..10] I2C0_RST   */
                __IM uint32_t : 1;
                __IOM uint32_t SSP0_RST : 1;  /*!< [12..12] SSP0_RST   */
                __IOM uint32_t UART0_RST : 1; /*!< [13..13] UART0_RST  */
                __IOM uint32_t UART1_RST : 1; /*!< [14..14] UART1_RST  */
                __IOM uint32_t UART3_RST : 1; /*!< [15..15] UART3_RST  */
                __IOM uint32_t EFLS_RST : 1;  /*!< [16..16] EFLS_RST   */
                __IOM uint32_t RAM0_RST : 1;  /*!< [17..17] RAM0_RST   */
                __IOM uint32_t RAM1_RST : 1;  /*!< [18..18] RAM1_RST   */
                __IOM uint32_t TIM1_RST : 1;  /*!< [19..19] TIM1_RST   */
                __IM uint32_t : 1;
                __IOM uint32_t GPIO5_RST : 1; /*!< [21..21] GPIO5_RST  */
                __IOM uint32_t : 1;
                __IOM uint32_t SSP2_RST : 1; /*!< [23..23] SSP2_RST   */
                __IOM uint32_t : 3;
                __IOM uint32_t TIM14_RST : 1; /*!< [27..27] TIM14_RST  */
                __IOM uint32_t TIM15_RST : 1; /*!< [28..28] TIM15_RST  */
                __IOM uint32_t TIM16_RST : 1; /*!< [29..29] TIM16_RST  */
                __IOM uint32_t TIM17_RST : 1; /*!< [30..30] TIM17_RST  */
                __IOM uint32_t TIM3_RST : 1;  /*!< [31..31] TIM3_RST   */
            } RST0_b;
        };

        union
        {
            __IOM uint32_t RST1; /*!< (@ 0x00000010) RST1  */

            struct
            {
                __IOM uint32_t LCD_RST : 1; /*!< [0..0] LCD_RST*/
                __IM uint32_t : 4;
                __IOM uint32_t ANA_RST : 1;   /*!< [5..5] ANA_RST*/
                __IOM uint32_t EXTI_RST : 1;  /*!< [6..6] EXTI_RST*/
                __IOM uint32_t DIV32_RST : 1; /*!< [7..7] DIV32_RST*/
                __IOM uint32_t TIM2_RST : 1;  /*!< [8..8] TIM2_RST*/
            } RST1_b;
        };

        union
        {
            __IOM uint32_t DBG_CFG; /*!< (@ 0x00000014) DBG_CFG   */

            struct
            {
                __IOM uint32_t TIM1_STOP : 1;  /*!< [0..0] TIM1_STOP    */
                __IOM uint32_t TIM3_STOP : 1;  /*!< [1..1] TIM3_STOP    */
                __IM uint32_t : 1;
                __IOM uint32_t TIM14_STOP : 1; /*!< [3..3] TIM14_STOP   */
                __IOM uint32_t TIM15_STOP : 1; /*!< [4..4] TIM15_STOP   */
                __IOM uint32_t TIM16_STOP : 1; /*!< [5..5] TIM16_STOP   */
                __IOM uint32_t TIM17_STOP : 1; /*!< [6..6] TIM17_STOP   */
                __IOM uint32_t WT_STOP : 1;    /*!< [7..7] WT_STOP      */
                __IM uint32_t : 1;
                __IOM uint32_t IWDG_STOP : 1;  /*!< [9..9] IWDG_STOP    */
                __IOM uint32_t TIM2_STOP : 1;  /*!< [10..10] TIM2_STOP    */
            } DBG_CFG_b;
        };

        union
        {
            __IOM uint32_t EXTI_CFG0; /*!< (@ 0x00000018) EXTI_CFG0 */

            struct
            {
                __IOM uint32_t EXTI0 : 3; /*!< [2..0] EXTI0 */
                __IM uint32_t : 1;
                __IOM uint32_t EXTI1 : 3; /*!< [6..4] EXTI1 */
                __IM uint32_t : 1;
                __IOM uint32_t EXTI2 : 3; /*!< [10..8] EXTI2*/
                __IM uint32_t : 1;
                __IOM uint32_t EXTI3 : 3; /*!< [14..12] EXTI3 */
                __IM uint32_t : 1;
                __IOM uint32_t EXTI4 : 3; /*!< [18..16] EXTI4 */
                __IM uint32_t : 1;
                __IOM uint32_t EXTI5 : 3; /*!< [22..20] EXTI5 */
                __IM uint32_t : 1;
                __IOM uint32_t EXTI6 : 3; /*!< [26..24] EXTI6 */
                __IM uint32_t : 1;
                __IOM uint32_t EXTI7 : 3; /*!< [30..28] EXTI7 */
            } EXTI_CFG0_b;
        };

        union
        {
            __IOM uint32_t EXTI_CFG1; /*!< (@ 0x0000001C) EXTI_CFG1 */

            struct
            {
                __IOM uint32_t EXTI8 : 3; /*!< [2..0] EXTI8 */
                __IM uint32_t : 1;
                __IOM uint32_t EXTI9 : 3; /*!< [6..4] EXTI9 */
                __IM uint32_t : 1;
                __IOM uint32_t EXTI10 : 3; /*!< [10..8] EXTI10 */
                __IM uint32_t : 1;
                __IOM uint32_t EXTI11 : 3; /*!< [14..12] EXTI11*/
                __IM uint32_t : 1;
                __IOM uint32_t EXTI12 : 3; /*!< [18..16] EXTI12*/
                __IM uint32_t : 1;
                __IOM uint32_t EXTI13 : 3; /*!< [22..20] EXTI13*/
                __IM uint32_t : 1;
                __IOM uint32_t EXTI14 : 3; /*!< [26..24] EXTI14*/
                __IM uint32_t : 1;
                __IOM uint32_t EXTI15 : 3; /*!< [30..28] EXTI15*/
            } EXTI_CFG1_b;
        };

        union
        {
            __IOM uint32_t EDU_CFG0; /*!< (@ 0x00000020) EDU_CFG0  */

            struct
            {
                __IOM uint32_t DMA_REQ0_MAP : 4; /*!< [3..0] DMA_REQ0_MAP */
                __IOM uint32_t DMA_REQ1_MAP : 4; /*!< [7..4] DMA_REQ1_MAP */
                __IOM uint32_t DMA_REQ2_MAP : 4; /*!< [11..8] DMA_REQ2_MAP*/
                __IOM uint32_t DMA_REQ3_MAP : 4; /*!< [15..12] DMA_REQ3_MAP    */
                __IOM uint32_t DMA_REQ4_MAP : 4; /*!< [19..16] DMA_REQ4_MAP    */
                __IOM uint32_t DMA_REQ5_MAP : 4; /*!< [23..20] DMA_REQ5_MAP    */
                __IOM uint32_t DMA_REQ6_MAP : 4; /*!< [27..24] DMA_REQ6_MAP    */
                __IOM uint32_t DMA_REQ7_MAP : 4; /*!< [31..28] DMA_REQ7_MAP    */
            } EDU_CFG0_b;
        };

        union
        {
            __IOM uint32_t EDU_CFG1; /*!< (@ 0x00000024) EDU_CFG1  */

            struct
            {
                __IOM uint32_t TIM1_TI1S : 3; /*!< [2..0] TIM1_TI1S    */
                __IM uint32_t : 1;
                __IOM uint32_t TIM1_TI2S : 3; /*!< [6..4] TIM1_TI2S    */
                __IM uint32_t : 1;
                __IOM uint32_t TIM1_TI3S : 3; /*!< [10..8] TIM1_TI3S   */
                __IM uint32_t : 1;
                __IOM uint32_t TIM1_TI4S : 3; /*!< [14..12] TIM1_TI4S  */
                __IM uint32_t : 1;
                __IOM uint32_t TIM1_ETRS : 3; /*!< [18..16] TIM1_ETRS  */
                __IM uint32_t : 1;
                __IOM uint32_t TIM1_TI5S : 3; /*!< [22..20] TIM1_TI5S  */
            } EDU_CFG1_b;
        };

        union
        {
            __IOM uint32_t EDU_CFG2; /*!< (@ 0x00000028) EDU_CFG2  */

            struct
            {
                __IOM uint32_t TIM3_TI1S : 3; /*!< [2..0] TIM3_TI1S    */
                __IM uint32_t : 1;
                __IOM uint32_t TIM3_TI2S : 3; /*!< [6..4] TIM3_TI2S    */
                __IM uint32_t : 1;
                __IOM uint32_t TIM3_TI3S : 3; /*!< [10..8] TIM3_TI3S   */
                __IM uint32_t : 1;
                __IOM uint32_t TIM3_TI4S : 3; /*!< [14..12] TIM3_TI4S  */
                __IM uint32_t : 1;
                __IOM uint32_t TIM3_ETRS : 3; /*!< [18..16] TIM3_ETRS  */
            } EDU_CFG2_b;
        };

        union
        {
            __IOM uint32_t EDU_CFG3; /*!< (@ 0x0000002C) EDU_CFG3  */

            struct
            {
                __IOM uint32_t TIM15_TI1S : 3; /*!< [2..0] TIM15_TI1S   */
                __IM uint32_t : 1;
                __IOM uint32_t TIM15_TI2S : 3; /*!< [6..4] TIM15_TI2S   */
                __IM uint32_t : 1;
                __IOM uint32_t TIM15_ETRS : 3; /*!< [10..8] TIM15_ETRS  */
                __IM uint32_t : 5;
                __IOM uint32_t TIM16_TI1S : 3; /*!< [18..16] TIM16_TI1S */
                __IM uint32_t : 1;
                __IOM uint32_t TIM16_ETRS : 3; /*!< [22..20] TIM16_ETRS */
                __IM uint32_t : 1;
                __IOM uint32_t TIM17_TI1S : 3; /*!< [26..24] TIM17_TI1S */
                __IM uint32_t : 1;
                __IOM uint32_t TIM17_ETRS : 3; /*!< [30..28] TIM17_ETRS */
            } EDU_CFG3_b;
        };

        union
        {
            __IOM uint32_t EDU_CFG4; /*!< (@ 0x00000030) EDU_CFG4  */

            struct
            {
                __IOM uint32_t TIM1_SP : 7; /*!< [6..0] TIM1_SP */
                __IM uint32_t : 1;
                __IOM uint32_t TIM1_BKSE : 7; /*!< [14..8] TIM1_BKSE   */
                __IM uint32_t : 1;
                __IOM uint32_t TIM1_BK2SE : 6; /*!< [21..16] TIM1_BK2SE */
                __IM uint32_t : 2;
                __IOM uint32_t TIM1_OCCSE : 6; /*!< [29..24] TIM1_OCCSE */
            } EDU_CFG4_b;
        };

        union
        {
            __IOM uint32_t EDU_CFG5; /*!< (@ 0x00000034) EDU_CFG5  */

            struct
            {
                __IOM uint32_t TIM3_SP : 6; /*!< [5..0] TIM3_SP */
                __IM uint32_t : 2;
                __IOM uint32_t TIM3_OCCSE : 6; /*!< [13..8] TIM3_OCCSE  */
                __IM uint32_t : 2;
                __IOM uint32_t TIM17_SP : 7; /*!< [22..16] TIM17_SP   */
                __IM uint32_t : 1;
                __IOM uint32_t TIM17_BKSE : 7; /*!< [30..24] TIM17_BKSE */
            } EDU_CFG5_b;
        };

        union
        {
            __IOM uint32_t EDU_CFG6; /*!< (@ 0x00000038) EDU_CFG6  */

            struct
            {
                __IOM uint32_t TIM15_SP : 7; /*!< [6..0] TIM15_SP*/
                __IM uint32_t : 1;
                __IOM uint32_t TIM15_BKSE : 7; /*!< [14..8] TIM15_BKSE  */
                __IM uint32_t : 1;
                __IOM uint32_t TIM15_BK2SE : 6; /*!< [21..16] TIM15_BK2SE*/
                __IM uint32_t : 2;
                __IOM uint32_t TIM3_BKSE : 7; /*!< [30..24] TIM3_BKSE  */
            } EDU_CFG6_b;
        };

        union
        {
            __IOM uint32_t EDU_CFG7; /*!< (@ 0x0000003C) EDU_CFG7  */

            struct
            {
                __IOM uint32_t TIM16_SP : 7; /*!< [6..0] TIM16_SP*/
                __IM uint32_t : 1;
                __IOM uint32_t TIM16_BKSE : 7; /*!< [14..8] TIM16_BKSE  */
                __IM uint32_t : 1;
                __IOM uint32_t TIM16_BK2SE : 6; /*!< [21..16] TIM16_BK2SE*/
            } EDU_CFG7_b;
        };
        union
        {
            __IOM uint32_t EDU_CFG8; /*!< (@ 0x00000040) EDU_CFG8  */

            struct
            {
                __IOM uint32_t TIM2_TI1S : 3; /*!< [2..0] TIM2_TI1S    */
                __IM uint32_t : 1;
                __IOM uint32_t TIM2_TI2S : 3; /*!< [6..4] TIM2_TI2S    */
                __IM uint32_t : 1;
                __IOM uint32_t TIM2_TI3S : 3; /*!< [10..8] TIM2_TI3S   */
                __IM uint32_t : 1;
                __IOM uint32_t TIM2_TI4S : 3; /*!< [14..12] TIM2_TI4S  */
                __IM uint32_t : 1;
                __IOM uint32_t TIM2_ETRS : 3; /*!< [18..16] TIM2_ETRS  */
            } EDU_CFG8_b;
        };
        union
        {
            __IOM uint32_t EDU_CFG9; /*!< (@ 0x00000044) EDU_CFG9  */

            struct
            {
                __IOM uint32_t TIM2_SP : 7; /*!< [6..0] TIM2_SP */
                __IM uint32_t : 1;
                __IOM uint32_t TIM2_BKSE : 7; /*!< [14..8] TIM2_BKSE  */
                __IM uint32_t : 9;
                __IOM uint32_t TIM2_OCCSE : 6; /*!< [39..24] TIM2_OCCSE */
            } EDU_CFG9_b;
        };
        __IM uint32_t RESERVED[13];
        union
        {
            union
            {
                __IOM uint32_t KEY_Write; /*!< (@ 0x0000007C) KEY  */

                struct
                {
                    __IOM uint32_t KEY : 32; /*!< [31..0] KEY */
                } KEY_Write_b;
            };
            union
            {
                __IOM uint32_t KEY; /*!< (@ 0x0000007C) KEY  */
                struct
                {
                    __IOM uint32_t WR_ERR : 1; /*!< [0..0] WR_ERR*/
                    __IOM uint32_t LOCK : 1;   /*!< [1..1] LOCK  */
                    __IM uint32_t : 6;
                    __IOM uint32_t LOCK_CNT : 5; /*!< [12..8] LOCK_CNT    */
                    __IM uint32_t : 3;
                } KEY_b;
            };
        };
    } SYSCTRL_Type; /*!< Size = 128 (0x80)   */

    /* =========================================================================================================================== */
    /* ================ADC================ */
    /* =========================================================================================================================== */

    /**
     * @brief ADC (ADC)
     */

    typedef struct
    { /*!< (@ 0x4001A000) ADC Structure  */

        union
        {
            __IOM uint32_t ISR; /*!< (@ 0x00000000) ISR  */

            struct
            {
                __IOM uint32_t ADRDY : 1; /*!< [0..0] ADRDY */
                __IOM uint32_t EOSMP : 1; /*!< [1..1] EOSMP */
                __IOM uint32_t EOC : 1;   /*!< [2..2] EOC   */
                __IOM uint32_t EOSEQ : 1; /*!< [3..3] EOSEQ */
                __IM uint32_t : 3;
                __IOM uint32_t AWD : 1;               /*!< [7..7] AWD   */
                __IOM uint32_t FIFO_EMPTY : 1;        /*!< [8..8] FIFO_EMPTY   */
                __IOM uint32_t FIFO_ALMOST_EMPTY : 1; /*!< [9..9] FIFO_ALMOST_EMPTY */
                __IOM uint32_t FIFO_HALF_FULL : 1;    /*!< [10..10] FIFO_HALF_FULL  */
                __IOM uint32_t FIFO_ALMOST_FULL : 1;  /*!< [11..11] FIFO_ALMOST_FULL*/
                __IOM uint32_t FIFO_FULL : 1;         /*!< [12..12] FIFO_FULL  */
                __IOM uint32_t : 3;
                __IOM uint32_t STACK_GAP : 1; /*!< [20..16] STACK_GAP  */

            } ISR_b;
        };

        union
        {
            __IOM uint32_t IER; /*!< (@ 0x00000004) IER  */

            struct
            {
                __IOM uint32_t ADRDYIE : 1; /*!< [0..0] ADRDYIE */
                __IOM uint32_t EOSMPIE : 1; /*!< [1..1] EOSMPIE */
                __IOM uint32_t EOCIE : 1;   /*!< [2..2] EOCIE */
                __IOM uint32_t EOSIE : 1;   /*!< [3..3] EOSIE */
                __IOM uint32_t OVRIE : 1;   /*!< [4..4] OVRIE */
                __IM uint32_t : 2;
                __IOM uint32_t AWDIE : 1;       /*!< [7..7] AWDIE */
                __IOM uint32_t F_EMPTYIE : 1;   /*!< [8..8] F_EMPTYIE */
                __IOM uint32_t F_ALEMPTYIE : 1; /*!< [9..9] F_ALEMPTYIE */
                __IOM uint32_t F_HALFIE : 1;    /*!< [10..10] F_HALFIE */
                __IOM uint32_t F_ALFIE : 1;     /*!< [11..11] F_ALFIE */
                __IOM uint32_t F_FULLIE : 1;    /*!< [12..12] F_FULLIE */
            } IER_b;
        };

        union
        {
            __IOM uint32_t CR; /*!< (@ 0x00000008) CR   */

            struct
            {
                __IOM uint32_t ADEN : 1;    /*!< [0..0] ADEN  */
                __IOM uint32_t ADDIS : 1;   /*!< [1..1] ADDIS */
                __IOM uint32_t ADSTART : 1; /*!< [2..2] ADSTART */
                __IM uint32_t : 1;
                __IOM uint32_t ADSTP : 1; /*!< [4..4] ADSTP */
            } CR_b;
        };

        union
        {
            __IOM uint32_t CFGR1; /*!< (@ 0x0000000C) CFGR1*/

            struct
            {
                __IOM uint32_t DMAEN : 1; /*!< [0..0] DMAEN    */
                __IM uint32_t : 1;
                __IOM uint32_t SCANDIR : 1; /*!< [2..2] SCANDIR  */
                __IOM uint32_t DMACON : 2;  /*!< [4..3] DMACON   */
                __IOM uint32_t ALIGN : 1;   /*!< [5..5] ALIGN    */
                __IM uint32_t : 2;
                __IOM uint32_t FIFO_CLR : 1; /*!< [8..8] FIFO_CLR */
                __IM uint32_t : 4;
                __IOM uint32_t CONT : 1; /*!< [13..13] CONT   */
                __IM uint32_t : 2;
                __IOM uint32_t DISCEN : 1; /*!< [16..16] DISCEN */
                __IM uint32_t : 5;
                __IOM uint32_t AWDSGL : 1; /*!< [22..22] AWDSGL */
                __IOM uint32_t AWDEN : 1;  /*!< [23..23] AWDEN  */
                __IM uint32_t : 3;
                __IOM uint32_t AWDCH : 4; /*!< [30..27] AWDCH  */
            } CFGR1_b;
        };

        union
        {
            __IOM uint32_t CFGR2; /*!< (@ 0x00000010) CFGR2*/

            struct
            {
                __IOM uint32_t CON : 1;     /*!< [0..0] CON   */
                __IOM uint32_t EXT_REF : 1; /*!< [1..1] EXT_REF */
                __IM uint32_t : 1;
                __IOM uint32_t PWR_SET : 1; /*!< [3..3] PWR_SET */
                __IM uint32_t : 5;
                __IOM uint32_t LP : 1;    /*!< [9..9] LP    */
                __IOM uint32_t LP_EN : 1; /*!< [10..10] LP_EN */
                __IM uint32_t : 16;
                __IOM uint32_t CKMODE : 5; /*!< [31..27] CKMODE*/
            } CFGR2_b;
        };

        union
        {
            __IOM uint32_t SMPR; /*!< (@ 0x00000014) SMPR */

            struct
            {
                __IOM uint32_t ADJUST : 3;        /*!< [2..0] ADJUST*/
                __IOM uint32_t SMP_DLY : 4;       /*!< [6..3] SMP_DLY   */
                __IOM uint32_t SMP_PULSE : 3;     /*!< [9..7] SMP_PULSE   */
                __IOM uint32_t CONVERT_PULSE : 1; /*!< [10..10] CONVERT_PULSE   */
                __IM uint32_t : 1;
                __IOM uint32_t CONVERT : 4; /*!< [15..12] CONVERT*/
            } SMPR_b;
        };

        union
        {
            __IOM uint32_t TR; /*!< (@ 0x00000018) TR   */

            struct
            {
                __IOM uint32_t LT : 12; /*!< [11..0] LT   */
                __IM uint32_t : 4;
                __IOM uint32_t HT : 12; /*!< [27..16] HT  */
            } TR_b;
        };

        union
        {
            __IOM uint32_t CHSELR; /*!< (@ 0x0000001C) CHSELR    */

            struct
            {
                __IM uint32_t : 16;
                __IOM uint32_t SV : 1;    /*!< [16..16] SV */
                __IOM uint32_t ST : 1;    /*!< [17..17] ST */
                __IOM uint32_t CHNUM : 4; /*!< [21..18] CHNUM */
            } CHSELR_b;
        };

        union
        {
            __IOM uint32_t DR; /*!< (@ 0x00000020) DR   */

            struct
            {
                __IOM uint32_t DATA : 16; /*!< [15..0] DATA */
            } DR_b;
        };

        union
        {
            __IOM uint32_t TRIM; /*!< (@ 0x00000024) TRIM */

            struct
            {
                __IOM uint32_t GAIN_TRIM : 8; /*!< [7..0] GAIN_TRIM    */
                __IM uint32_t : 8;
                __IOM uint32_t VOS_TRIM : 8; /*!< [23..16] VOS_TRIM   */
            } TRIM_b;
        };

        union
        {
            __IOM uint32_t EXTCFG; /*!< (@ 0x00000028) EXTCFG    */

            struct
            {
                __IOM uint32_t EXTEN : 2;     /*!< [1..0] EXTEN */
                __IOM uint32_t EDEG_MODE : 1; /*!< [2..2] EDEG_MODE    */
                __IOM uint32_t OP_MODE : 1;   /*!< [3..3] OP_MODE */
                __IOM uint32_t EXTDTG : 8;    /*!< [11..4] EXTDTG */
                __IOM uint32_t EXTSELG0 : 2;  /*!< [13..12] EXTSELG0   */
                __IOM uint32_t EXTSELG1 : 2;  /*!< [15..14] EXTSELG1   */
                __IOM uint32_t EXTSELG2 : 2;  /*!< [17..16] EXTSELG2   */
                __IOM uint32_t EXTSELG3 : 2;  /*!< [19..18] EXTSELG3   */
                __IOM uint32_t EXTSELG4 : 2;  /*!< [21..20] EXTSELG4   */
                __IM uint32_t EXTSP : 5;      /*!< [26..22] EXTSP */
                __IOM uint32_t EXTSE : 5;     /*!< [31..27] EXTSE */
            } EXTCFG_b;
        };

        union
        {
            __IOM uint32_t TESTCFG; /*!< (@ 0x0000002C) TESTCFG   */

            struct
            {
                __IOM uint32_t TEST : 1;   /*!< [0..0] TEST  */
                __IOM uint32_t TT : 1;     /*!< [1..1] TT    */
                __IOM uint32_t RI : 4;     /*!< [5..2] RI    */
                __IOM uint32_t RT : 3;     /*!< [8..6] RT    */
                __IOM uint32_t RTA : 1;    /*!< [9..9] RTA   */
                __IOM uint32_t RMD : 1;    /*!< [10..10] RMD */
                __IOM uint32_t PD_SH1 : 1; /*!< [11..11] PD_SH1*/
                __IOM uint32_t PD_SH2 : 1; /*!< [12..12] PD_SH2*/
                __IOM uint32_t PD_REF : 1; /*!< [13..13] PD_REF*/
                __IOM uint32_t PD_ADC : 1; /*!< [14..14] PD_ADC*/
            } TESTCFG_b;
        };
        union
        {
            __IOM uint32_t CASR; /*!< (@ 0x00000030) CASR   */
            struct
            {
                __IOM uint32_t CH0 : 4; /*!< [3..0]   CH0  */
                __IOM uint32_t CH1 : 4; /*!< [7..4]   CH1  */
                __IOM uint32_t CH2 : 4; /*!< [11..8]  CH2  */
                __IOM uint32_t CH3 : 4; /*!< [15..12] CH3  */
                __IOM uint32_t CH4 : 4; /*!< [19..16] CH4  */
                __IOM uint32_t CH5 : 4; /*!< [23..20] CH5  */
                __IOM uint32_t CH6 : 4; /*!< [27..24] CH6  */
                __IOM uint32_t CH7 : 4; /*!< [31..28] CH7  */
            } CASR_b;
        };
        union
        {
            __IOM uint32_t CBSR; /*!< (@ 0x00000034) CBSR   */
            struct
            {
                __IOM uint32_t CH8 : 4;  /*!<  [3..0]   CH8  */
                __IOM uint32_t CH9 : 4;  /*!<  [7..4]   CH9  */
                __IOM uint32_t CH10 : 4; /*!< [11..8]  CH10  */
                __IOM uint32_t CH11 : 4; /*!< [15..12] CH11  */
                __IOM uint32_t CH12 : 4; /*!< [19..16] CH12  */
                __IOM uint32_t CH13 : 4; /*!< [23..20] CH13  */
                __IOM uint32_t CH14 : 4; /*!< [27..24] CH14  */
                __IOM uint32_t CH15 : 4; /*!< [31..28] CH15  */
            } CBSR_b;
        };
        union
        {
            __IOM uint32_t JCR; /*!< (@ 0x00000038) JCR   */
            struct
            {
                __IOM uint32_t J1EN : 1;    /*!<  [0..0]   J1EN  */
                __IOM uint32_t J1CHSEL : 4; /*!<  [4..1]   J1CHSEL  */
                __IOM uint32_t J1TRIG : 1;  /*!<  [5..5]  J1TRIG  */
                __IM uint32_t : 10;
                __IOM uint32_t J2EN : 1;    /*!< [16..16] J2EN  */
                __IOM uint32_t J2CHSEL : 4; /*!< [20..17] J2CHSEL  */
                __IOM uint32_t J2TRIG : 1;  /*!< [21..21] J2TRIG  */
            } JCR_b;
        };
        union
        {
            __IOM uint32_t JDR; /*!< (@ 0x00000038) JDR   */
            struct
            {
                __IOM uint32_t JDATA1 : 16; /*!<  [15..0]   JDATA1  */
                __IOM uint32_t JDATA2 : 16; /*!<  [31..16]   JDATA2  */
            } JDR_b;
        };
    } ADC_Type; /*!< Size = 48 (0x30)    */
    /* =========================================================================================================================== */
    /* ================    WT   ================ */
    /* =========================================================================================================================== */

    typedef struct
    { /*!< (@ 0x40017A00) Watch Timer */

        union
        {
            __IOM uint32_t WTCON; /*!< (@ 0x00000000) WTCON  */

            struct
            {
                __IOM uint32_t WTINTS : 1; /*!< [0..0] WTINTS    */
                __IOM uint32_t T8CKS : 2;  /*!< [2..1] T8CKS*/
                __IOM uint32_t TR8 : 1;    /*!< [3..3] TR8*/
                __IOM uint32_t BUZS : 2;   /*!< [5..4] BUZS */
                __IOM uint32_t WTF : 1;    /*!< [6..6] WTF*/
                __IOM uint32_t WTEN : 1;   /*!< [7..7] WTEN */
                __IOM uint32_t BZLS : 1;   /*!< [8..8] BZLS */
            } WTCON_b;
        };

        union
        {
            __IOM uint32_t T8; /*!< (@ 0x00000004) T8*/

            struct
            {
                __IOM uint32_t T8 : 8; /*!< [7..0] T8 */
            } T8_b;
        };
    } WT_Type; /*!< Size = 32 (0x20)  */
    /* =========================================================================================================================== */
    /* ================    IWDG================ */
    /* =========================================================================================================================== */

    /**
     * @brief IWDG (IWDG)
     */

    typedef struct
    { /*!< (@ 0x40017400) IWDG Structure */

        union
        {
            __IOM uint32_t KR; /*!< (@ 0x00000000) KR   */

            struct
            {
                __IOM uint32_t KEY : 8; /*!< [7..0] KEY  */
            } KR_b;
        };

        union
        {
            __IOM uint32_t PR; /*!< (@ 0x00000004) PR   */

            struct
            {
                __IOM uint32_t PR : 3; /*!< [2..0] PR    */
            } PR_b;
        };

        union
        {
            __IOM uint32_t RLR; /*!< (@ 0x00000008) RLR  */

            struct
            {
                __IOM uint32_t RLR : 12; /*!< [11..0] RL   */
            } RLR_b;
        };

        union
        {
            __IOM uint32_t SR; /*!< (@ 0x0000000C) SR   */

            struct
            {
                __IOM uint32_t PVU : 1; /*!< [0..0] PVU   */
                __IOM uint32_t RVU : 1; /*!< [1..1] RVU   */
                __IOM uint32_t WVU : 1; /*!< [2..2] WVU   */
            } SR_b;
        };

        union
        {
            __IOM uint32_t WINR; /*!< (@ 0x00000010) WINR*/

            struct
            {
                __IOM uint32_t WIN : 12; /*!< [11..0] WIN  */
            } WINR_b;
        };
    } IWDG_Type; /*!< Size = 20 (0x14)    */
    /* =========================================================================================================================== */
    /* ================ LCD================ */
    /* =========================================================================================================================== */

    /**
     * @brief LCD (LCD)
     */

    typedef struct
    { /*!< (@ 0x40008000) LCD Structure */

        union
        {
            __IOM uint32_t CON; /*!< (@ 0x00000000) CON   */
            struct
            {
                __IM uint32_t : 3;
                __IOM uint32_t BIAS : 1; /*!< [3..3] BIAS  */
                __IM uint32_t : 2;
                __IOM uint32_t LCDAEN : 1; /*!< [6..6] LCDAEN  */
                __IOM uint32_t LCDEN : 1;  /*!< [7..7] LCDEN  */
                __IM uint32_t : 8;
                __IOM uint32_t COM_SEL : 6; /*!< [21..16] COM_SEL  */
            } CON_b;
        };
        union
        {
            __IOM uint32_t RCON; /*!< (@ 0x00000004) RCON   */
            struct
            {
                __IOM uint32_t BRS : 2;   /*!< [1..0] BRS    */
                __IOM uint32_t FCEN : 1;  /*!< [2..2] FCEN    */
                __IOM uint32_t CRS : 3;   /*!< [5..3] CRS    */
                __IOM uint32_t CCLKS : 2; /*!< [7..6] CCLKS    */
            } RCON_b;
        };
        union
        {
            __IOM uint32_t TK_CON; /*!< (@ 0x00000008) TK_CON  */

            struct
            {
                __IOM uint32_t TKIF : 1; /*!< [0..0] TKIF   */
                __IOM uint32_t TKIE : 1; /*!< [1..1] TKIE   */
                __IOM uint32_t TKFS : 2; /*!< [3..2] TKFS   */
                __IM uint32_t : 2;
                __IOM uint32_t TKMOD : 1; /*!< [6..6] TKMOD   */
                __IOM uint32_t TKEN : 1;  /*!< [7..7] TKEN   */
            } TK_CON_b;
        };
        union
        {
            __IOM uint32_t TK_PEL; /*!< (@ 0x0000000C) TK_PEL   */
            struct
            {
                __IOM uint32_t TKSEGS_REG : 2;  /*!< [1..0] TKSEGS_REG   */
                __IOM uint32_t TKCOMS_REG : 30; /*!< [31..2] TKCOMS_REG   */
            } TK_PEL_b;
        };
        union
        {
            __IOM uint32_t TK_PEH; /*!< (@ 0x00000010) TK_PEH   */
            struct
            {
                __IOM uint32_t TKSEGS_REG : 2; /*!< [1..0] TKSEGS_REG   */
                __IM uint32_t : 2;
                __IOM uint32_t TKCOMS_REG : 4; /*!< [7..4] TKCOMS_REG   */
            } TK_PEH_b;
        };
        union
        {
            __IOM uint32_t SCDIV; /*!< (@ 0x00000014) SCDIV*/

            struct
            {
                __IOM uint32_t LCDSCDIV : 8; /*!< [7..0] LCDSCDIV  */
            } SCDIV_b;
        };
        union
        {
            __IOM uint32_t PEL; /*!< (@ 0x00000018) PEL   */
            struct
            {
                __IOM uint32_t SEGS_REG : 2;  /*!< [1..0] SEGS_REG   */
                __IOM uint32_t COMS_REG : 30; /*!< [31..2] COMS_REG   */
            } PEL_b;
        };
        union
        {
            __IOM uint32_t PEH; /*!< (@ 0x0000001C) PEH   */
            struct
            {
                __IOM uint32_t SEGS_REG : 2; /*!< [1..0] SEGS_REG   */
                __IM uint32_t : 2;
                __IOM uint32_t COMS_REG : 4; /*!< [7..4] COMS_REG   */
            } PEH_b;
        };
        union
        {
            __IOM uint32_t DATA0; /*!< (@ 0x00000020) DATA0   */
            struct
            {
                __IOM uint32_t disdata0 : 6; /*!< [5..0] disdata0   */
                __IM uint32_t : 2;
                __IOM uint32_t disdata1 : 6; /*!< [13..8] disdata1   */
                __IM uint32_t : 2;
                __IOM uint32_t disdata2 : 6; /*!< [21..16] disdata2  */
                __IM uint32_t : 2;
                __IOM uint32_t disdata3 : 6; /*!< [29..24] disdata3   */
            } DATA0_b;
        };
        union
        {
            __IOM uint32_t DATA1; /*!< (@ 0x00000024) DATA1  */
            struct
            {
                __IOM uint32_t disdata0 : 6; /*!< [5..0] disdata0   */
                __IM uint32_t : 2;
                __IOM uint32_t disdata1 : 6; /*!< [13..8] disdata1   */
                __IM uint32_t : 2;
                __IOM uint32_t disdata2 : 6; /*!< [21..16] disdata2  */
                __IM uint32_t : 2;
                __IOM uint32_t disdata3 : 6; /*!< [29..24] disdata3   */
            } DATA1_b;
        };
        union
        {
            __IOM uint32_t DATA2; /*!< (@ 0x00000028) DATA2   */
            struct
            {
                __IOM uint32_t disdata0 : 6; /*!< [5..0] disdata0   */
                __IM uint32_t : 2;
                __IOM uint32_t disdata1 : 6; /*!< [13..8] disdata1   */
                __IM uint32_t : 2;
                __IOM uint32_t disdata2 : 6; /*!< [21..16] disdata2  */
                __IM uint32_t : 2;
                __IOM uint32_t disdata3 : 6; /*!< [29..24] disdata3   */
            } DATA2_b;
        };
        union
        {
            __IOM uint32_t DATA3; /*!< (@ 0x0000002C) DATA3   */
            struct
            {
                __IOM uint32_t disdata0 : 6; /*!< [5..0] disdata0   */
                __IM uint32_t : 2;
                __IOM uint32_t disdata1 : 6; /*!< [13..8] disdata1   */
                __IM uint32_t : 2;
                __IOM uint32_t disdata2 : 6; /*!< [21..16] disdata2  */
                __IM uint32_t : 2;
                __IOM uint32_t disdata3 : 6; /*!< [29..24] disdata3   */
            } DATA3_b;
        };
        union
        {
            __IOM uint32_t DATA4; /*!< (@ 0x00000030) DATA4   */
            struct
            {
                __IOM uint32_t disdata0 : 6; /*!< [5..0] disdata0   */
                __IM uint32_t : 2;
                __IOM uint32_t disdata1 : 6; /*!< [13..8] disdata1   */
                __IM uint32_t : 2;
                __IOM uint32_t disdata2 : 6; /*!< [21..16] disdata2  */
                __IM uint32_t : 2;
                __IOM uint32_t disdata3 : 6; /*!< [29..24] disdata3   */
            } DATA4_b;
        };
        union
        {
            __IOM uint32_t DATA5; /*!< (@ 0x00000034) DATA5   */
            struct
            {
                __IOM uint32_t disdata0 : 6; /*!< [5..0] disdata0   */
                __IM uint32_t : 2;
                __IOM uint32_t disdata1 : 6; /*!< [13..8] disdata1   */
                __IM uint32_t : 2;
                __IOM uint32_t disdata2 : 6; /*!< [21..16] disdata2  */
                __IM uint32_t : 2;
                __IOM uint32_t disdata3 : 6; /*!< [29..24] disdata3   */
            } DATA5_b;
        };
        union
        {
            __IOM uint32_t DATA6; /*!< (@ 0x00000038) DATA6   */
            struct
            {
                __IOM uint32_t disdata0 : 6; /*!< [5..0] disdata0   */
                __IM uint32_t : 2;
                __IOM uint32_t disdata1 : 6; /*!< [13..8] disdata1   */
                __IM uint32_t : 2;
                __IOM uint32_t disdata2 : 6; /*!< [21..16] disdata2  */
                __IM uint32_t : 2;
                __IOM uint32_t disdata3 : 6; /*!< [29..24] disdata3   */
            } DATA6_b;
        };
        union
        {
            __IOM uint32_t DATA7; /*!< (@ 0x0000003C) DATA7   */
            struct
            {
                __IOM uint32_t disdata0 : 6; /*!< [5..0] disdata0   */
                __IM uint32_t : 2;
                __IOM uint32_t disdata1 : 6; /*!< [13..8] disdata1   */
                __IM uint32_t : 2;
                __IOM uint32_t disdata2 : 6; /*!< [21..16] disdata2  */
                __IM uint32_t : 2;
                __IOM uint32_t disdata3 : 6; /*!< [29..24] disdata3   */
            } DATA7_b;
        };
        union
        {
            __IOM uint32_t DATA8; /*!< (@ 0x00000040) DATA8   */
            struct
            {
                __IOM uint32_t disdata0 : 6; /*!< [5..0] disdata0   */
                __IM uint32_t : 2;
                __IOM uint32_t disdata1 : 6; /*!< [13..8] disdata1   */
                __IM uint32_t : 2;
                __IOM uint32_t disdata2 : 6; /*!< [21..16] disdata2  */
                __IM uint32_t : 2;
                __IOM uint32_t disdata3 : 6; /*!< [29..24] disdata3   */
            } DATA8_b;
        };
    } LCD_Type;
    /* =========================================================================================================================== */
    /* ================ DIV================ */
    /* =========================================================================================================================== */

    /**
     * @brief DIV0 (DIV0)
     */
    typedef struct
    { /*!< (@ 0x48014000) DIV0 Structure */
        union
        {
            __IOM uint32_t DIV64_CTRL; /*!< (@ 0x00000000) DIV64_CTRL   */
            struct
            {
                __IOM uint32_t DIV_RST : 1;    /*!< [0..0]   */
                __IOM uint32_t PROCCEED : 1;   /*!< [1..1]   */
                __IOM uint32_t ALO_WRITED : 1; /*!< [2..2]   */
                __IOM uint32_t AHI_WRITED : 1; /*!< [3..3]   */
                __IOM uint32_t B_WRITED : 1;   /*!< [4..4]   */
                __IM uint32_t : 3;
                __IOM uint32_t DIV32 : 1; /*!< [8..8]   */
                __IM uint32_t : 15;
                __IM uint32_t FLAG0 : 1;   /*!< [24..24]   */
                __IM uint32_t INTREN0 : 1; /*!< [25..25]   */
            } DIV64_CTRL_b;
        };
        union
        {
            __IOM uint32_t DIV64_ALO; /*!< (@ 0x00000004) DIV64_ALO   */
            struct
            {
                __IM uint32_t ALO : 32;
            } DIV64_ALO_b;
        };
        union
        {
            __IOM uint32_t DIV64_AHI; /*!< (@ 0x00000008) DIV64_AHI   */
            struct
            {
                __IM uint32_t AHI : 32;
            } DIV64_AHI_b;
        };
        union
        {
            __IOM uint32_t DIV64_B; /*!< (@ 0x0000000C) DIV64_B   */
            struct
            {
                __IM uint32_t B : 32;
            } DIV64_B_b;
        };
        union
        {
            __IOM uint32_t DIV64_QUOTLO; /*!< (@ 0x00000010) DIV64_QUOTLO   */
            struct
            {
                __IM uint32_t QUOTLO : 32;
            } DIV64_QUOTLO_b;
        };
        union
        {
            __IOM uint32_t DIV64_QUOTHI; /*!< (@ 0x00000014) DIV64_QUOTHI   */
            struct
            {
                __IM uint32_t QUOTHI : 32;
            } DIV64_QUOTHI_b;
        };
        union
        {
            __IOM uint32_t DIV64_REM; /*!< (@ 0x00000018) DIV64_REM   */
            struct
            {
                __IM uint32_t REM : 32;
            } DIV64_REM_b;
        };
    } DIV0_Type;
    /**
     * @brief DIV1 (DIV1)
     */
    typedef struct
    { /*!< (@ 0x48015000) DIV1 Structure */
        union
        {
            __IOM uint32_t DIV32_CTRL; /*!< (@ 0x00000000) DIV32_CTRL   */
            struct
            {
                __IOM uint32_t DIV_RST : 1;    /*!< [0..0]   */
                __IOM uint32_t PROCCEED : 1;   /*!< [1..1]   */
                __IOM uint32_t ALO_WRITED : 1; /*!< [2..2]   */
                __IM uint32_t : 1;
                __IOM uint32_t B_WRITED : 1; /*!< [4..4]   */
                __IM uint32_t : 3;
                __IOM uint32_t DIV16 : 1; /*!< [8..8]   */
                __IM uint32_t : 15;
                __IM uint32_t FLAG0 : 1;   /*!< [24..24]   */
                __IM uint32_t INTREN0 : 1; /*!< [25..25]   */
            } DIV32_CTRL_b;
        };
        union
        {
            __IOM uint32_t DIV32_ALO; /*!< (@ 0x00000004) DIV32_ALO   */
            struct
            {
                __IM uint32_t ALO : 32;
            } DIV32_ALO_b;
        };
        __IM uint32_t RESERVED6;
        union
        {
            __IOM uint32_t DIV32_B; /*!< (@ 0x0000000C) DIV32_B   */
            struct
            {
                __IM uint32_t B : 32;
            } DIV32_B_b;
        };
        union
        {
            __IOM uint32_t DIV32_QUOTLO; /*!< (@ 0x00000010) DIV32_QUOTLO   */
            struct
            {
                __IM uint32_t QUOTLO : 32;
            } DIV32_QUOTLO_b;
        };
        __IM uint32_t RESERVED7;
        union
        {
            __IOM uint32_t DIV32_REM; /*!< (@ 0x00000018) DIV32_REM   */
            struct
            {
                __IM uint32_t REM : 32;
            } DIV32_REM_b;
        };
    } DIV1_Type;
    /* =========================================================================================================================== */
    /* ================ CRC================ */
    /* =========================================================================================================================== */

    /**
     * @brief CRC (CRC)
     */
    typedef struct
    { /*!< (@ 0x48011000) CRC Structure */
        union
        {
            __IOM uint32_t CRC_CTRL; /*!< (@ 0x00000000) CRC_CTRL   */
            struct
            {
                __IOM uint32_t CRC_SRSTALL : 1; /*!< [0..0]   */
                __IOM uint32_t CRC_SRST : 1;    /*!< [1..1]   */
                __IOM uint32_t CRC_VALID : 1;   /*!< [2..2]   */
                __IM uint32_t : 5;
                __IOM uint32_t CRC_BYTE : 2; /*!< [9..8]   */
                __IM uint32_t : 5;
                __IOM uint32_t CRC_INTV_EN : 1; /*!< [15..15]   */
                __IOM uint32_t CRC_LMS : 1;     /*!< [16..16]   */
                __IOM uint32_t CRC_SWAP : 2;    /*!< [18..17]   */
                __IM uint32_t : 5;
                __IM uint32_t CRC_GPS : 1; /*!< [25..24]   */
            } CRC_CTRL_b;
        };
        union
        {
            __IOM uint32_t CRC_DATA; /*!< (@ 0x00000004) CRC_DATA   */
            struct
            {
                __IM uint32_t DATA : 32;
            } CRC_DATA_b;
        };
        union
        {
            __IOM uint32_t CRC_RESULT; /*!< (@ 0x00000008) CRC_RESULT   */
            struct
            {
                __IM uint32_t RESULT : 32;
            } CRC_RESULT_b;
        };
    } CRC_Type;
/* =========================================================================================================================== */
/* ================    NVIC================ */
/* =========================================================================================================================== */

/**
  * @brief Nested Vectored Interrupt
 Controller (NVIC)
  */
#if 0
typedef struct {/*!< (@ 0xE000E100) NVIC Structure */

    union {
   __IOM uint32_t ISER;  /*!< (@ 0x00000000) Interrupt Set Enable Register   */

   struct {
  __IOM uint32_t SETENA: 32; /*!< [31..0] SETENA */
   } ISER_b;
    } ;
    __IM  uint32_t  RESERVED[31];

    union {
   __IOM uint32_t ICER;  /*!< (@ 0x00000080) Interrupt Clear Enable Register */

   struct {
  __IOM uint32_t CLRENA: 32; /*!< [31..0] CLRENA */
   } ICER_b;
    } ;
    __IM  uint32_t  RESERVED1[31];

    union {
   __IOM uint32_t ISPR;  /*!< (@ 0x00000100) Interrupt Set-Pending Register  */

   struct {
  __IOM uint32_t SETPEND    : 32; /*!< [31..0] SETPEND*/
   } ISPR_b;
    } ;
    __IM  uint32_t  RESERVED2[31];

    union {
   __IOM uint32_t ICPR;  /*!< (@ 0x00000180) Interrupt Clear-Pending Register*/

   struct {
  __IOM uint32_t CLRPEND    : 32; /*!< [31..0] CLRPEND*/
   } ICPR_b;
    } ;
    __IM  uint32_t  RESERVED3[95];

    union {
   __IOM uint32_t IPR0;  /*!< (@ 0x00000300) Interrupt Priority Register 0   */

   struct {
  __IM  uint32_t  : 6;
  __IOM uint32_t PRI_00: 2;  /*!< [7..6] PRI_00*/
  __IM  uint32_t  : 6;
  __IOM uint32_t PRI_01: 2;  /*!< [15..14] PRI_01*/
  __IM  uint32_t  : 6;
  __IOM uint32_t PRI_02: 2;  /*!< [23..22] PRI_02*/
  __IM  uint32_t  : 6;
  __IOM uint32_t PRI_03: 2;  /*!< [31..30] PRI_03*/
   } IPR0_b;
    } ;

    union {
   __IOM uint32_t IPR1;  /*!< (@ 0x00000304) Interrupt Priority Register 1   */

   struct {
  __IM  uint32_t  : 6;
  __IOM uint32_t PRI_40: 2;  /*!< [7..6] PRI_40*/
  __IM  uint32_t  : 6;
  __IOM uint32_t PRI_41: 2;  /*!< [15..14] PRI_41*/
  __IM  uint32_t  : 6;
  __IOM uint32_t PRI_42: 2;  /*!< [23..22] PRI_42*/
  __IM  uint32_t  : 6;
  __IOM uint32_t PRI_43: 2;  /*!< [31..30] PRI_43*/
   } IPR1_b;
    } ;

    union {
   __IOM uint32_t IPR2;  /*!< (@ 0x00000308) Interrupt Priority Register 2   */

   struct {
  __IM  uint32_t  : 6;
  __IOM uint32_t PRI_80: 2;  /*!< [7..6] PRI_80*/
  __IM  uint32_t  : 6;
  __IOM uint32_t PRI_81: 2;  /*!< [15..14] PRI_81*/
  __IM  uint32_t  : 6;
  __IOM uint32_t PRI_82: 2;  /*!< [23..22] PRI_82*/
  __IM  uint32_t  : 6;
  __IOM uint32_t PRI_83: 2;  /*!< [31..30] PRI_83*/
   } IPR2_b;
    } ;

    union {
   __IOM uint32_t IPR3;  /*!< (@ 0x0000030C) Interrupt Priority Register 3   */

   struct {
  __IM  uint32_t  : 6;
  __IOM uint32_t PRI_120    : 2;  /*!< [7..6] PRI_120 */
  __IM  uint32_t  : 6;
  __IOM uint32_t PRI_121    : 2;  /*!< [15..14] PRI_121    */
  __IM  uint32_t  : 6;
  __IOM uint32_t PRI_122    : 2;  /*!< [23..22] PRI_122    */
  __IM  uint32_t  : 6;
  __IOM uint32_t PRI_123    : 2;  /*!< [31..30] PRI_123    */
   } IPR3_b;
    } ;

    union {
   __IOM uint32_t IPR4;  /*!< (@ 0x00000310) Interrupt Priority Register 4   */

   struct {
  __IM  uint32_t  : 6;
  __IOM uint32_t PRI_160    : 2;  /*!< [7..6] PRI_160 */
  __IM  uint32_t  : 6;
  __IOM uint32_t PRI_161    : 2;  /*!< [15..14] PRI_161    */
  __IM  uint32_t  : 6;
  __IOM uint32_t PRI_162    : 2;  /*!< [23..22] PRI_162    */
  __IM  uint32_t  : 6;
  __IOM uint32_t PRI_163    : 2;  /*!< [31..30] PRI_163    */
   } IPR4_b;
    } ;

    union {
   __IOM uint32_t IPR5;  /*!< (@ 0x00000314) Interrupt Priority Register 5   */

   struct {
  __IM  uint32_t  : 6;
  __IOM uint32_t PRI_200    : 2;  /*!< [7..6] PRI_200 */
  __IM  uint32_t  : 6;
  __IOM uint32_t PRI_201    : 2;  /*!< [15..14] PRI_201    */
  __IM  uint32_t  : 6;
  __IOM uint32_t PRI_202    : 2;  /*!< [23..22] PRI_202    */
  __IM  uint32_t  : 6;
  __IOM uint32_t PRI_203    : 2;  /*!< [31..30] PRI_203    */
   } IPR5_b;
    } ;

    union {
   __IOM uint32_t IPR6;  /*!< (@ 0x00000318) Interrupt Priority Register 6   */

   struct {
  __IM  uint32_t  : 6;
  __IOM uint32_t PRI_240    : 2;  /*!< [7..6] PRI_240 */
  __IM  uint32_t  : 6;
  __IOM uint32_t PRI_241    : 2;  /*!< [15..14] PRI_241    */
  __IM  uint32_t  : 6;
  __IOM uint32_t PRI_242    : 2;  /*!< [23..22] PRI_242    */
  __IM  uint32_t  : 6;
  __IOM uint32_t PRI_243    : 2;  /*!< [31..30] PRI_243    */
   } IPR6_b;
    } ;

    union {
   __IOM uint32_t IPR7;  /*!< (@ 0x0000031C) Interrupt Priority Register 7   */

   struct {
  __IM  uint32_t  : 6;
  __IOM uint32_t PRI_280    : 2;  /*!< [7..6] PRI_280 */
  __IM  uint32_t  : 6;
  __IOM uint32_t PRI_281    : 2;  /*!< [15..14] PRI_281    */
  __IM  uint32_t  : 6;
  __IOM uint32_t PRI_282    : 2;  /*!< [23..22] PRI_282    */
  __IM  uint32_t  : 6;
  __IOM uint32_t PRI_283    : 2;  /*!< [31..30] PRI_283    */
   } IPR7_b;
    } ;
} NVIC_Type;  /*!< Size = 800 (0x320)  */
#endif

    /** @} */ /* End of group Device_Peripheral_peripherals */

    /* =========================================================================================================================== */
    /* ================    Device Specific Peripheral Address Map================ */
    /* =========================================================================================================================== */

    /** @addtogroup Device_Peripheral_peripheralAddr
     * @{
     */
#define LCD_BASE 0x40008000UL

#define UART0_BASE 0x40014000UL
#define UART1_BASE 0x40015000UL
#define UART3_BASE 0x40000000UL
#define I2C0_BASE 0x40013000UL
#define TIM1_BASE 0x40010000UL
#define TIM3_BASE 0x4000B000UL
#define TIM2_BASE 0x4001F000UL
#define TIM14_BASE 0x4000A000UL
#define TIM15_BASE 0x4001B000UL
#define TIM16_BASE 0x4001C000UL
#define TIM17_BASE 0x4001E000UL
#define SPI0_BASE 0x40018000UL
#define SPI2_BASE 0x40006000UL

#define DIV0_BASE 0x48014000UL
#define DIV1_BASE 0x48015000UL
#define CRC0_BASE 0x48011000UL

#define DMAC_BASE 0x48004000UL
#define DMAC_CH0 0x48004000UL
#define DMAC_CH1 0x48004058UL
#define DMAC_CH2 0x480040B0UL
#define DMAC_CH3 0x48004108UL
#define DMAC_CH4 0x48004160UL
#define DMAC_CH5 0x480041B8UL
#define DMAC_CH6 0x48004210UL
#define DMAC_CH7 0x48004268UL
#define FLASH_BASE 0x4001D000UL
#define GPIOF_BASE 0x48000A00UL
#define GPIOA_BASE 0x48000000UL
#define GPIOB_BASE 0x48000200UL
#define GPIOC_BASE 0x48000400UL
#define GPIOD_BASE 0x48000800UL
#define EXTI_BASE 0x40011000UL
#define ANACTRL_BASE 0x40017C00UL
#define CHIPCTRL_BASE 0x40017000UL
#define SYSCTRL_BASE 0x48007000UL
#define WT_BASE 0x40017A00UL
#define ADC_BASE 0x4001A000UL
#define WWDG_BASE 0x4000D000UL
#define IWDG_BASE 0x40017400UL
#define OB_BASE 0x1FFFF600UL
    //#define NVIC_BASE  0xE000E100UL

    /** @} */ /* End of group Device_Peripheral_peripheralAddr */

    /* =========================================================================================================================== */
    /* ================Peripheral declaration ================ */
    /* =========================================================================================================================== */

    /** @addtogroup Device_Peripheral_declaration
     * @{
     */

#define UART0 ((UART0_Type *)UART0_BASE)
#define UART1 ((UART0_Type *)UART1_BASE)
#define UART3 ((UART0_Type *)UART3_BASE)

#define I2C0 ((I2C_Type *)I2C0_BASE)

#define TIM1 ((TIM1_Type *)TIM1_BASE)
#define TIM2 ((TIM1_Type *)TIM2_BASE)
#define TIM3 ((TIM1_Type *)TIM3_BASE)
#define TIM6 ((TIM1_Type *)TIM6_BASE)
#define TIM14 ((TIM1_Type *)TIM14_BASE)
#define TIM15 ((TIM1_Type *)TIM15_BASE)
#define TIM16 ((TIM1_Type *)TIM16_BASE)
#define TIM17 ((TIM1_Type *)TIM17_BASE)
#define SPI0 ((SPI_Type *)SPI0_BASE)
#define SPI2 ((SPI_Type *)SPI2_BASE)

#define DMA1 ((DMAC_Type *)DMAC_BASE)
#define DMA1_Channel0 ((DMA_Channel_TypeDef *)DMAC_CH0)
#define DMA1_Channel1 ((DMA_Channel_TypeDef *)DMAC_CH1)
#define DMA1_Channel2 ((DMA_Channel_TypeDef *)DMAC_CH2)
#define DMA1_Channel3 ((DMA_Channel_TypeDef *)DMAC_CH3)
#define DMA1_Channel4 ((DMA_Channel_TypeDef *)DMAC_CH4)
#define DMA1_Channel5 ((DMA_Channel_TypeDef *)DMAC_CH5)
#define FLASH ((FLASH_Type *)FLASH_BASE)
#define GPIOF ((GPIOF_Type *)GPIOF_BASE)
#define GPIOA ((GPIOF_Type *)GPIOA_BASE)
#define GPIOB ((GPIOF_Type *)GPIOB_BASE)
#define GPIOC ((GPIOF_Type *)GPIOC_BASE)
#define GPIOD ((GPIOF_Type *)GPIOD_BASE)
#define EXTI ((EXTI_Type *)EXTI_BASE)
#define ANACTRL ((ANACTRL_Type *)ANACTRL_BASE)
#define CHIPCTRL ((CHIPCTRL_Type *)CHIPCTRL_BASE)
#define SYSCTRL ((SYSCTRL_Type *)SYSCTRL_BASE)
#define WT ((WT_Type *)WT_BASE)
#define ADC ((ADC_Type *)ADC_BASE)
#define ADC1 ((ADC_Type *)ADC_BASE)
#define WWDG ((WWDG_Type *)WWDG_BASE)
#define IWDG ((IWDG_Type *)IWDG_BASE)
#define OB ((OB_TypeDef *)OB_BASE)
#define LCD ((LCD_Type *)LCD_BASE)
#define DIV0 ((DIV0_Type *)DIV0_BASE)
#define DIV1 ((DIV1_Type *)DIV1_BASE)
#define CRC0 ((CRC_Type *)CRC0_BASE)

    //#define NVIC  ((NVIC_Type*)    NVIC_BASE)
    typedef GPIOF_Type GPIO_TypeDef;
    typedef TIM1_Type TIM_TypeDef;
    typedef ADC_Type ADC_TypeDef;
    typedef UART0_Type UART_TypeDef;
    typedef I2C_Type I2C_TypeDef;
    typedef SPI_Type SPI_TypeDef;
    typedef DMAC_Type DMA_TypeDef;
    typedef DMA_TypeDef DMAC_TypeDef;
    typedef FLASH_Type FLASH_TypeDef;
    typedef EXTI_Type EXTI_TypeDef;
    typedef WT_Type WT_TypeDef;
    typedef IWDG_Type IWDG_TypeDef;
    typedef LCD_Type LCD_TypeDef;
    typedef DIV0_Type DIV0_TypeDef;
    typedef DIV1_Type DIV1_TypeDef;
    typedef CRC_Type CRC_TypeDef;

//..\..\TIM\adv_timer.c(883): error:  #42: operand types are incompatible ("TIM_TypeDef *" and "TIM1_Type *")

/** @} */ /* End of group Device_Peripheral_declaration */

/* =========================================  End of section using anonymous unions  ========================================= */
#if defined(__CC_ARM)
#pragma pop
#elif defined(__ICCARM__)
/* leave anonymous unions enabled */
#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
#pragma clang diagnostic pop
#elif defined(__GNUC__)
/* anonymous unions are enabled by default */
#elif defined(__TMS470__)
/* anonymous unions are enabled by default */
#elif defined(__TASKING__)
#pragma warning restore
#elif defined(__CSMC__)
/* anonymous unions are enabled by default */
#endif

/* =========================================================================================================================== */
/* ================   ANACTRL   ================ */
/* =========================================================================================================================== */

/* =======================================================  OPA0_CSR  ======================================================== */
#define ANACTRL_OPA0_CSR_OPTRIMO_Pos (31UL)          /*!< OPTRIMO (Bit 31)    */
#define ANACTRL_OPA0_CSR_OPTRIMO_Msk (0x80000000UL)  /*!< OPTRIMO (Bitfield-Mask: 0x01)   */
#define ANACTRL_OPA0_CSR_OPTRIMEN_Pos (30UL)         /*!< OPTRIMEN (Bit 30)   */
#define ANACTRL_OPA0_CSR_OPTRIMEN_Msk (0x40000000UL) /*!< OPTRIMEN (Bitfield-Mask: 0x01)  */
#define ANACTRL_OPA0_CSR_OPPES_Pos (26UL)            /*!< OPPES (Bit 26) */
#define ANACTRL_OPA0_CSR_OPPES_Msk (0xc000000UL)     /*!< OPPES (Bitfield-Mask: 0x03)*/
#define ANACTRL_OPA0_CSR_OPNES_Pos (24UL)            /*!< OPNES (Bit 24) */
#define ANACTRL_OPA0_CSR_OPNES_Msk (0x3000000UL)     /*!< OPNES (Bitfield-Mask: 0x03)*/
#define ANACTRL_OPA0_CSR_OPOS_Pos (16UL)             /*!< OPOS (Bit 16)  */
#define ANACTRL_OPA0_CSR_OPOS_Msk (0x1f0000UL)       /*!< OPOS (Bitfield-Mask: 0x1f) */
#define ANACTRL_OPA0_CSR_OPGS_Pos (8UL)              /*!< OPGS (Bit 8)   */
#define ANACTRL_OPA0_CSR_OPGS_Msk (0x700UL)          /*!< OPGS (Bitfield-Mask: 0x07) */
#define ANACTRL_OPA0_CSR_VM_SEL_Pos (6UL)            /*!< VM_SEL (Bit6)  */
#define ANACTRL_OPA0_CSR_VM_SEL_Msk (0x40UL)         /*!< VM_SEL (Bitfield-Mask: 0x01)    */
#define ANACTRL_OPA0_CSR_OPPS_Pos (5UL)              /*!< OPPS (Bit5)    */
#define ANACTRL_OPA0_CSR_OPPS_Msk (0x20UL)           /*!< OPPS (Bitfield-Mask: 0x01) */
#define ANACTRL_OPA0_CSR_OPNS_Pos (4UL)              /*!< OPNS (Bit 4)   */
#define ANACTRL_OPA0_CSR_OPNS_Msk (0x10UL)           /*!< OPNS (Bitfield-Mask: 0x01) */
#define ANACTRL_OPA0_CSR_OPOE_Pos (3UL)              /*!< OPOE (Bit 3)   */
#define ANACTRL_OPA0_CSR_OPOE_Msk (0x8UL)            /*!< OPOE (Bitfield-Mask: 0x01) */
#define ANACTRL_OPA0_CSR_OPPRS_Pos (2UL)             /*!< OPOTS (Bit 2)  */
#define ANACTRL_OPA0_CSR_OPPRS_Msk (0x4UL)           /*!< OPOTS (Bitfield-Mask: 0x01)*/
#define ANACTRL_OPA0_CSR_OPNRS_Pos (1UL)             /*!< OPNGD (Bit 1)  */
#define ANACTRL_OPA0_CSR_OPNRS_Msk (0x2UL)           /*!< OPNGD (Bitfield-Mask: 0x01)*/
#define ANACTRL_OPA0_CSR_OPEN_Pos (0UL)              /*!< OPEN (Bit 0)   */
#define ANACTRL_OPA0_CSR_OPEN_Msk (0x1UL)            /*!< OPEN (Bitfield-Mask: 0x01) */
/* =======================================================  OPA1_CSR  ======================================================== */
#define ANACTRL_OPA1_CSR_OPTRIMO_Pos (31UL)          /*!< OPTRIMO (Bit 31)    */
#define ANACTRL_OPA1_CSR_OPTRIMO_Msk (0x80000000UL)  /*!< OPTRIMO (Bitfield-Mask: 0x01)   */
#define ANACTRL_OPA1_CSR_OPTRIMEN_Pos (30UL)         /*!< OPTRIMEN (Bit 30)   */
#define ANACTRL_OPA1_CSR_OPTRIMEN_Msk (0x40000000UL) /*!< OPTRIMEN (Bitfield-Mask: 0x01)  */
#define ANACTRL_OPA1_CSR_OPPES_Pos (26UL)            /*!< OPPES (Bit 26) */
#define ANACTRL_OPA1_CSR_OPPES_Msk (0xc000000UL)     /*!< OPPES (Bitfield-Mask: 0x03)*/
#define ANACTRL_OPA1_CSR_OPNES_Pos (24UL)            /*!< OPNES (Bit 24) */
#define ANACTRL_OPA1_CSR_OPNES_Ms (0x3000000UL)      /*!< OPNES (Bitfield-Mask: 0x03)*/
#define ANACTRL_OPA1_CSR_OPOS_Pos (16UL)             /*!< OPOS (Bit 16)  */
#define ANACTRL_OPA1_CSR_OPOS_Msk (0x1f0000UL)       /*!< OPOS (Bitfield-Mask: 0x1f) */
#define ANACTRL_OPA1_CSR_OPGS_Pos (8UL)              /*!< OPGS (Bit 8)   */
#define ANACTRL_OPA1_CSR_OPGS_Msk (0x700UL)          /*!< OPGS (Bitfield-Mask: 0x07) */
#define ANACTRL_OPA1_CSR_VM_SEL_Pos (6UL)            /*!< VM_SEL (Bit6)  */
#define ANACTRL_OPA1_CSR_VM_SEL_Msk (0x40UL)         /*!< VM_SEL (Bitfield-Mask: 0x01)    */
#define ANACTRL_OPA1_CSR_OPPS_Pos (5UL)              /*!< OPPS (Bit 5)   */
#define ANACTRL_OPA1_CSR_OPPS_Msk (0x20UL)           /*!< OPPS (Bitfield-Mask: 0x01) */
#define ANACTRL_OPA1_CSR_OPNS_Pos (4UL)              /*!< OPNS (Bit 4)   */
#define ANACTRL_OPA1_CSR_OPNS_Msk (0x10UL)           /*!< OPNS (Bitfield-Mask: 0x01) */
#define ANACTRL_OPA1_CSR_OPOE_Pos (3UL)              /*!< OPOE (Bit 3)   */
#define ANACTRL_OPA1_CSR_OPOE_Msk (0x8UL)            /*!< OPOE (Bitfield-Mask: 0x01) */
#define ANACTRL_OPA1_CSR_OPPRS_Pos (2UL)             /*!< OPPRS (Bit 2)  */
#define ANACTRL_OPA1_CSR_OPPRS_Msk (0x4UL)           /*!< OPPRS (Bitfield-Mask: 0x01)*/
#define ANACTRL_OPA1_CSR_OPNRS_Pos (1UL)             /*!< OPNRS (Bit 1)  */
#define ANACTRL_OPA1_CSR_OPNRS_Msk (0x2UL)           /*!< OPNRS (Bitfield-Mask: 0x01)*/
#define ANACTRL_OPA1_CSR_OPEN_Pos (0UL)              /*!< OPEN (Bit 0)   */
#define ANACTRL_OPA1_CSR_OPEN_Msk (0x1UL)            /*!< OPEN (Bitfield-Mask: 0x01) */
/* =======================================================  OPA2_CSR  ======================================================== */
#define ANACTRL_OPA2_CSR_OPTRIMO_Pos (31UL)          /*!< OPTRIMO (Bit 31)    */
#define ANACTRL_OPA2_CSR_OPTRIMO_Msk (0x80000000UL)  /*!< OPTRIMO (Bitfield-Mask: 0x01)   */
#define ANACTRL_OPA2_CSR_OPTRIMEN_Pos (30UL)         /*!< OPTRIMEN (Bit 30)   */
#define ANACTRL_OPA2_CSR_OPTRIMEN_Msk (0x40000000UL) /*!< OPTRIMEN (Bitfield-Mask: 0x01)  */
#define ANACTRL_OPA2_CSR_OPPES_Pos (26UL)            /*!< OPPES (Bit 26) */
#define ANACTRL_OPA2_CSR_OPPES_Msk (0xc000000UL)     /*!< OPPES (Bitfield-Mask: 0x03)*/
#define ANACTRL_OPA2_CSR_OPNES_Pos (24UL)            /*!< OPNES (Bit 24) */
#define ANACTRL_OPA2_CSR_OPNES_Msk (0x3000000UL)     /*!< OPNES (Bitfield-Mask: 0x03)*/
#define ANACTRL_OPA2_CSR_OPOS_Pos (16UL)             /*!< OPOS (Bit 16)  */
#define ANACTRL_OPA2_CSR_OPOS_Msk (0x1f0000UL)       /*!< OPOS (Bitfield-Mask: 0x1f) */
#define ANACTRL_OPA2_CSR_OPGS_Pos (8UL)              /*!< OPGS (Bit 8)   */
#define ANACTRL_OPA2_CSR_OPGS_Msk (0x700UL)          /*!< OPGS (Bitfield-Mask: 0x07) */
#define ANACTRL_OPA2_CSR_VM_SEL_Pos (6UL)            /*!< VM_SEL (Bit6)  */
#define ANACTRL_OPA2_CSR_VM_SEL_Msk (0x40UL)         /*!< VM_SEL (Bitfield-Mask: 0x01)    */
#define ANACTRL_OPA2_CSR_OPPS_Pos (5UL)              /*!< OPPS (Bit 5)   */
#define ANACTRL_OPA2_CSR_OPPS_Msk (0x20UL)           /*!< OPPS (Bitfield-Mask: 0x01) */
#define ANACTRL_OPA2_CSR_OPNS_Pos (4UL)              /*!< OPNS (Bit 4)   */
#define ANACTRL_OPA2_CSR_OPNS_Msk (0x10UL)           /*!< OPNS (Bitfield-Mask: 0x01) */
#define ANACTRL_OPA2_CSR_OPOE_Pos (3UL)              /*!< OPOE (Bit 3)   */
#define ANACTRL_OPA2_CSR_OPOE_Msk (0x8UL)            /*!< OPOE (Bitfield-Mask: 0x01) */
#define ANACTRL_OPA2_CSR_OPPRS_Pos (2UL)             /*!< OPPRS (Bit 2)  */
#define ANACTRL_OPA2_CSR_OPPRS_Msk (0x4UL)           /*!< OPPRS (Bitfield-Mask: 0x01)*/
#define ANACTRL_OPA2_CSR_OPNRS_Pos (1UL)             /*!< OPNRS (Bit 1)  */
#define ANACTRL_OPA2_CSR_OPNRS_Msk (0x2UL)           /*!< OPNRS (Bitfield-Mask: 0x01)*/
#define ANACTRL_OPA2_CSR_OPEN_Pos (0UL)              /*!< OPEN (Bit 0)   */
#define ANACTRL_OPA2_CSR_OPEN_Msk (0x1UL)            /*!< OPEN (Bitfield-Mask: 0x01) */
/* =======================================================  OPA3_CSR  ======================================================== */
#define ANACTRL_OPA3_CSR_OPTRIMO_Pos (31UL)          /*!< OPTRIMO (Bit 31)    */
#define ANACTRL_OPA3_CSR_OPTRIMO_Msk (0x80000000UL)  /*!< OPTRIMO (Bitfield-Mask: 0x01)   */
#define ANACTRL_OPA3_CSR_OPTRIMEN_Pos (30UL)         /*!< OPTRIMEN (Bit 30)   */
#define ANACTRL_OPA3_CSR_OPTRIMEN_Msk (0x40000000UL) /*!< OPTRIMEN (Bitfield-Mask: 0x01)  */
#define ANACTRL_OPA3_CSR_OPPES_Pos (26UL)            /*!< OPPES (Bit 26) */
#define ANACTRL_OPA3_CSR_OPPES_Msk (0xc000000UL)     /*!< OPPES (Bitfield-Mask: 0x03)*/
#define ANACTRL_OPA3_CSR_OPNES_Pos (24UL)            /*!< OPNES (Bit 24) */
#define ANACTRL_OPA3_CSR_OPNES_Msk (0x3000000UL)     /*!< OPNES (Bitfield-Mask: 0x03)*/
#define ANACTRL_OPA3_CSR_OPOS_Pos (16UL)             /*!< OPOS (Bit 16)  */
#define ANACTRL_OPA3_CSR_OPOS_Msk (0x1f0000UL)       /*!< OPOS (Bitfield-Mask: 0x1f) */
#define ANACTRL_OPA3_CSR_OPGS_Pos (8UL)              /*!< OPGS (Bit 8)   */
#define ANACTRL_OPA3_CSR_OPGS_Msk (0x700UL)          /*!< OPGS (Bitfield-Mask: 0x07) */
#define ANACTRL_OPA3_CSR_VM_SEL_Pos (6UL)            /*!< VM_SEL (Bit6)  */
#define ANACTRL_OPA3_CSR_VM_SEL_Msk (0x40UL)         /*!< VM_SEL (Bitfield-Mask: 0x01)    */
#define ANACTRL_OPA3_CSR_OPPS_Pos (5UL)              /*!< OPPS (Bit 5)   */
#define ANACTRL_OPA3_CSR_OPPS_Msk (0x20UL)           /*!< OPPS (Bitfield-Mask: 0x01) */
#define ANACTRL_OPA3_CSR_OPNS_Pos (4UL)              /*!< OPNS (Bit 4)   */
#define ANACTRL_OPA3_CSR_OPNS_Msk (0x10UL)           /*!< OPNS (Bitfield-Mask: 0x01) */
#define ANACTRL_OPA3_CSR_OPOE_Pos (3UL)              /*!< OPOE (Bit 3)   */
#define ANACTRL_OPA3_CSR_OPOE_Msk (0x8UL)            /*!< OPOE (Bitfield-Mask: 0x01) */
#define ANACTRL_OPA3_CSR_OPPRS_Pos (2UL)             /*!< OPPRS (Bit 2)  */
#define ANACTRL_OPA3_CSR_OPPRS_Msk (0x4UL)           /*!< OPPRS (Bitfield-Mask: 0x01)*/
#define ANACTRL_OPA3_CSR_OPNRS_Pos (1UL)             /*!< OPNRS (Bit 1)  */
#define ANACTRL_OPA3_CSR_OPNRS_Msk (0x2UL)           /*!< OPNRS (Bitfield-Mask: 0x01)*/
#define ANACTRL_OPA3_CSR_OPEN_Pos (0UL)              /*!< OPEN (Bit 0)   */
#define ANACTRL_OPA3_CSR_OPEN_Msk (0x1UL)            /*!< OPEN (Bitfield-Mask: 0x01) */

/* =======================================================  ACMP0_CSR  ======================================================= */
#define ANACTRL_ACMP0_CSR_CP_OUT_Pos (28UL)          /*!< CP_OUT (Bit 28)*/
#define ANACTRL_ACMP0_CSR_CP_OUT_Msk (0x10000000UL)  /*!< CP_OUT (Bitfield-Mask: 0x01)    */
#define ANACTRL_ACMP0_CSR_CP_PF_Pos (16UL)           /*!< CP_PF (Bit 16) */
#define ANACTRL_ACMP0_CSR_CP_PF_Msk (0x1f0000UL)     /*!< CP_PF (Bitfield-Mask: 0x1f)*/
#define ANACTRL_ACMP0_CSR_CP_BLANKING_Pos (12UL)     /*!< CP_BLANKING (Bit 12)*/
#define ANACTRL_ACMP0_CSR_CP_BLANKING_Msk (0x7000UL) /*!< CP_BLANKING (Bitfield-Mask: 0x07)    */
#define ANACTRL_ACMP0_CSR_CP_DLY_Pos (9UL)           /*!< CP_DLY (Bit 9) */
#define ANACTRL_ACMP0_CSR_CP_DLY_Msk (0x600UL)       /*!< CP_DLY (Bitfield-Mask: 0x03)    */
#define ANACTRL_ACMP0_CSR_CP_FS_Pos (8UL)            /*!< CP_FS (Bit 8)  */
#define ANACTRL_ACMP0_CSR_CP_FS_Msk (0x100UL)        /*!< CP_FS (Bitfield-Mask: 0x01)*/
#define ANACTRL_ACMP0_CSR_CP_NS_Pos (6UL)            /*!< CP_NS (Bit 6)  */
#define ANACTRL_ACMP0_CSR_CP_NS_Msk (0x40UL)         /*!< CP_NS (Bitfield-Mask: 0x01)*/
#define ANACTRL_ACMP0_CSR_CP_PS_Pos (4UL)            /*!< CP_PS (Bit 4)  */
#define ANACTRL_ACMP0_CSR_CP_PS_Msk (0x10UL)         /*!< CP_PS (Bitfield-Mask: 0x01)*/
#define ANACTRL_ACMP0_CSR_CP_IS_Pos (3UL)            /*!< CP_IS (Bit 3)  */
#define ANACTRL_ACMP0_CSR_CP_IS_Msk (0x8UL)          /*!< CP_IS (Bitfield-Mask: 0x01)*/
#define ANACTRL_ACMP0_CSR_CP_HYSEN_Pos (2UL)         /*!< CP_HYSEN (Bit 2)    */
#define ANACTRL_ACMP0_CSR_CP_HYSEN_Msk (0x4UL)       /*!< CP_HYSEN (Bitfield-Mask: 0x01)  */
#define ANACTRL_ACMP0_CSR_CP_FREN_Pos (1UL)          /*!< CP_FREN (Bit 1)*/
#define ANACTRL_ACMP0_CSR_CP_FREN_Msk (0x2UL)        /*!< CP_FREN (Bitfield-Mask: 0x01)   */
#define ANACTRL_ACMP0_CSR_CP_EN_Pos (0UL)            /*!< CP_EN (Bit 0)  */
#define ANACTRL_ACMP0_CSR_CP_EN_Msk (0x1UL)          /*!< CP_EN (Bitfield-Mask: 0x01)*/
/* =======================================================  ACMP1_CSR  ======================================================= */
#define ANACTRL_ACMP1_CSR_CP_OUT_Pos (28UL)          /*!< CP_OUT (Bit 28)*/
#define ANACTRL_ACMP1_CSR_CP_OUT_Msk (0x10000000UL)  /*!< CP_OUT (Bitfield-Mask: 0x01)    */
#define ANACTRL_ACMP1_CSR_CP_PF_Pos (16UL)           /*!< CP_PF (Bit 16) */
#define ANACTRL_ACMP1_CSR_CP_PF_Msk (0x1f0000UL)     /*!< CP_PF (Bitfield-Mask: 0x1f)*/
#define ANACTRL_ACMP1_CSR_CP_BLANKING_Pos (12UL)     /*!< CP_BLANKING (Bit 12)*/
#define ANACTRL_ACMP1_CSR_CP_BLANKING_Msk (0x7000UL) /*!< CP_BLANKING (Bitfield-Mask: 0x07)    */
#define ANACTRL_ACMP1_CSR_CP_DLY_Pos (9UL)           /*!< CP_DLY (Bit 9) */
#define ANACTRL_ACMP1_CSR_CP_DLY_Msk (0x600UL)       /*!< CP_DLY (Bitfield-Mask: 0x03)    */
#define ANACTRL_ACMP1_CSR_CP_FS_Pos (8UL)            /*!< CP_FS (Bit 8)  */
#define ANACTRL_ACMP1_CSR_CP_FS_Msk (0x100UL)        /*!< CP_FS (Bitfield-Mask: 0x01)*/
#define ANACTRL_ACMP1_CSR_CP_NS_Pos (6UL)            /*!< CP_NS (Bit 6)  */
#define ANACTRL_ACMP1_CSR_CP_NS_Msk (0x40UL)         /*!< CP_NS (Bitfield-Mask: 0x01)*/
#define ANACTRL_ACMP1_CSR_CP_PS_Pos (4UL)            /*!< CP_PS (Bit 4)  */
#define ANACTRL_ACMP1_CSR_CP_PS_Msk (0x10UL)         /*!< CP_PS (Bitfield-Mask: 0x01)*/
#define ANACTRL_ACMP1_CSR_CP_IS_Pos (3UL)            /*!< CP_IS (Bit 3)  */
#define ANACTRL_ACMP1_CSR_CP_IS_Msk (0x8UL)          /*!< CP_IS (Bitfield-Mask: 0x01)*/
#define ANACTRL_ACMP1_CSR_CP_HYSEN_Pos (2UL)         /*!< CP_HYSEN (Bit 2)    */
#define ANACTRL_ACMP1_CSR_CP_HYSEN_Msk (0x4UL)       /*!< CP_HYSEN (Bitfield-Mask: 0x01)  */
#define ANACTRL_ACMP1_CSR_CP_FREN_Pos (1UL)          /*!< CP_FREN (Bit 1)*/
#define ANACTRL_ACMP1_CSR_CP_FREN_Msk (0x2UL)        /*!< CP_FREN (Bitfield-Mask: 0x01)   */
#define ANACTRL_ACMP1_CSR_CP_EN_Pos (0UL)            /*!< CP_EN (Bit 0)  */
#define ANACTRL_ACMP1_CSR_CP_EN_Msk (0x1UL)          /*!< CP_EN (Bitfield-Mask: 0x01)*/
/* =======================================================  ACMP2_CSR  ======================================================= */
#define ANACTRL_ACMP2_CSR_CP_OUT_Pos (28UL)          /*!< CP_OUT (Bit 28)*/
#define ANACTRL_ACMP2_CSR_CP_OUT_Msk (0x10000000UL)  /*!< CP_OUT (Bitfield-Mask: 0x01)    */
#define ANACTRL_ACMP2_CSR_CP_PF_Pos (16UL)           /*!< CP_PF (Bit 16) */
#define ANACTRL_ACMP2_CSR_CP_PF_Msk (0x1f0000UL)     /*!< CP_PF (Bitfield-Mask: 0x1f)*/
#define ANACTRL_ACMP2_CSR_CP_BLANKING_Pos (12UL)     /*!< CP_BLANKING (Bit 12)*/
#define ANACTRL_ACMP2_CSR_CP_BLANKING_Msk (0x7000UL) /*!< CP_BLANKING (Bitfield-Mask: 0x07)    */
#define ANACTRL_ACMP2_CSR_CP_DLY_Pos (9UL)           /*!< CP_DLY (Bit 9) */
#define ANACTRL_ACMP2_CSR_CP_DLY_Msk (0x600UL)       /*!< CP_DLY (Bitfield-Mask: 0x03)    */
#define ANACTRL_ACMP2_CSR_CP_FS_Pos (8UL)            /*!< CP_FS (Bit 8)  */
#define ANACTRL_ACMP2_CSR_CP_FS_Msk (0x100UL)        /*!< CP_FS (Bitfield-Mask: 0x01)*/
#define ANACTRL_ACMP2_CSR_CP_IS_Pos (3UL)            /*!< CP_IS (Bit 3)  */
#define ANACTRL_ACMP2_CSR_CP_IS_Msk (0x8UL)          /*!< CP_IS (Bitfield-Mask: 0x01)*/
#define ANACTRL_ACMP2_CSR_CP_HYSEN_Pos (2UL)         /*!< CP_HYSEN (Bit 2)    */
#define ANACTRL_ACMP2_CSR_CP_HYSEN_Msk (0x4UL)       /*!< CP_HYSEN (Bitfield-Mask: 0x01)  */
#define ANACTRL_ACMP2_CSR_CP_FREN_Pos (1UL)          /*!< CP_FREN (Bit 1)*/
#define ANACTRL_ACMP2_CSR_CP_FREN_Msk (0x2UL)        /*!< CP_FREN (Bitfield-Mask: 0x01)   */
#define ANACTRL_ACMP2_CSR_CP_EN_Pos (0UL)            /*!< CP_EN (Bit 0)  */
#define ANACTRL_ACMP2_CSR_CP_EN_Msk (0x1UL)          /*!< CP_EN (Bitfield-Mask: 0x01)*/
/* ========================================================  DAC0_CR  ======================================================== */
#define ANACTRL_DAC0_CR_ALIGN_Pos (15UL)        /*!< ALIGN (Bit 15) */
#define ANACTRL_DAC0_CR_ALIGN_Msk (0x8000UL)    /*!< ALIGN (Bitfield-Mask: 0x01)*/
#define ANACTRL_DAC0_CR_VREF_SEL_Pos (14UL)     /*!< VREF_SEL (Bit 14)   */
#define ANACTRL_DAC0_CR_VREF_SEL_Msk (0x4000UL) /*!< VREF_SEL (Bitfield-Mask: 0x01)  */
#define ANACTRL_DAC0_CR_DMAUDRIE_Pos (13UL)     /*!< DMAUDRIE (Bit 13)   */
#define ANACTRL_DAC0_CR_DMAUDRIE_Msk (0x2000UL) /*!< DMAUDRIE (Bitfield-Mask: 0x01)  */
#define ANACTRL_DAC0_CR_DMAEN_Pos (12UL)        /*!< DMAEN (Bit 12) */
#define ANACTRL_DAC0_CR_DMAEN_Msk (0x1000UL)    /*!< DMAEN (Bitfield-Mask: 0x01)*/
#define ANACTRL_DAC0_CR_MAMP_Pos (8UL)          /*!< MAMP (Bit 8)   */
#define ANACTRL_DAC0_CR_MAMP_Msk (0xf00UL)      /*!< MAMP (Bitfield-Mask: 0x0f) */
#define ANACTRL_DAC0_CR_WAVE_Pos (6UL)          /*!< WAVE (Bit 6)   */
#define ANACTRL_DAC0_CR_WAVE_Msk (0xc0UL)       /*!< WAVE (Bitfield-Mask: 0x03) */
#define ANACTRL_DAC0_CR_TSEL_Pos (3UL)          /*!< TSEL (Bit 3)   */
#define ANACTRL_DAC0_CR_TSEL_Msk (0x38UL)       /*!< TSEL (Bitfield-Mask: 0x07) */
#define ANACTRL_DAC0_CR_TEN_Pos (1UL)           /*!< TEN (Bit 1)    */
#define ANACTRL_DAC0_CR_TEN_Msk (0x6UL)         /*!< TEN (Bitfield-Mask: 0x03)  */
#define ANACTRL_DAC0_CR_EN_Pos (0UL)            /*!< EN (Bit 0)*/
#define ANACTRL_DAC0_CR_EN_Msk (0x1UL)          /*!< EN (Bitfield-Mask: 0x01)   */
/* =======================================================  DAC0_CSR  ======================================================== */
#define ANACTRL_DAC0_CSR_DMAUDR_Pos (8UL)     /*!< DMAUDR (Bit 8) */
#define ANACTRL_DAC0_CSR_DMAUDR_Msk (0x100UL) /*!< DMAUDR (Bitfield-Mask: 0x01)    */
#define ANACTRL_DAC0_CSR_SWTRIG_Pos (0UL)     /*!< SWTRIG (Bit 0) */
#define ANACTRL_DAC0_CSR_SWTRIG_Msk (0x1UL)   /*!< SWTRIG (Bitfield-Mask: 0x01)    */
/* =======================================================  DAC0_DHR  ======================================================== */
#define ANACTRL_DAC0_DHR_DHR_Pos (0UL)      /*!< DHR (Bit 0)    */
#define ANACTRL_DAC0_DHR_DHR_Msk (0xffffUL) /*!< DHR (Bitfield-Mask: 0xffff)*/
/* =======================================================  DAC0_DOR  ======================================================== */
#define ANACTRL_DAC0_DOR_DOR_Pos (0UL)      /*!< DOR (Bit 0)    */
#define ANACTRL_DAC0_DOR_DOR_Msk (0xffffUL) /*!< DOR (Bitfield-Mask: 0xffff)*/
/* ========================================================  DAC1_CR  ======================================================== */
#define ANACTRL_DAC1_CR_ALIGN_Pos (15UL)        /*!< ALIGN (Bit 15) */
#define ANACTRL_DAC1_CR_ALIGN_Msk (0x8000UL)    /*!< ALIGN (Bitfield-Mask: 0x01)*/
#define ANACTRL_DAC1_CR_VREF_SEL_Pos (14UL)     /*!< VREF_SEL (Bit 14)   */
#define ANACTRL_DAC1_CR_VREF_SEL_Msk (0x4000UL) /*!< VREF_SEL (Bitfield-Mask: 0x01)  */
#define ANACTRL_DAC1_CR_DMAUDRIE_Pos (13UL)     /*!< DMAUDRIE (Bit 13)   */
#define ANACTRL_DAC1_CR_DMAUDRIE_Msk (0x2000UL) /*!< DMAUDRIE (Bitfield-Mask: 0x01)  */
#define ANACTRL_DAC1_CR_DMAEN_Pos (12UL)        /*!< DMAEN (Bit 12) */
#define ANACTRL_DAC1_CR_DMAEN_Msk (0x1000UL)    /*!< DMAEN (Bitfield-Mask: 0x01)*/
#define ANACTRL_DAC1_CR_MAMP_Pos (8UL)          /*!< MAMP (Bit 8)   */
#define ANACTRL_DAC1_CR_MAMP_Msk (0xf00UL)      /*!< MAMP (Bitfield-Mask: 0x0f) */
#define ANACTRL_DAC1_CR_WAVE_Pos (6UL)          /*!< WAVE (Bit 6)   */
#define ANACTRL_DAC1_CR_WAVE_Msk (0xc0UL)       /*!< WAVE (Bitfield-Mask: 0x03) */
#define ANACTRL_DAC1_CR_TSEL_Pos (3UL)          /*!< TSEL (Bit 3)   */
#define ANACTRL_DAC1_CR_TSEL_Msk (0x38UL)       /*!< TSEL (Bitfield-Mask: 0x07) */
#define ANACTRL_DAC1_CR_TEN_Pos (1UL)           /*!< TEN (Bit 1)    */
#define ANACTRL_DAC1_CR_TEN_Msk (0x6UL)         /*!< TEN (Bitfield-Mask: 0x03)  */
#define ANACTRL_DAC1_CR_EN_Pos (0UL)            /*!< EN (Bit 0)*/
#define ANACTRL_DAC1_CR_EN_Msk (0x1UL)          /*!< EN (Bitfield-Mask: 0x01)   */
/* =======================================================  DAC1_CSR  ======================================================== */
#define ANACTRL_DAC1_CSR_DMAUDR_Pos (8UL)     /*!< DMAUDR (Bit 8) */
#define ANACTRL_DAC1_CSR_DMAUDR_Msk (0x100UL) /*!< DMAUDR (Bitfield-Mask: 0x01)    */
#define ANACTRL_DAC1_CSR_SWTRIG_Pos (0UL)     /*!< SWTRIG (Bit 0) */
#define ANACTRL_DAC1_CSR_SWTRIG_Msk (0x1UL)   /*!< SWTRIG (Bitfield-Mask: 0x01)    */
/* =======================================================  DAC1_DHR  ======================================================== */
#define ANACTRL_DAC1_DHR_DHR_Pos (0UL)      /*!< DHR (Bit 0)    */
#define ANACTRL_DAC1_DHR_DHR_Msk (0xffffUL) /*!< DHR (Bitfield-Mask: 0xffff)*/
/* =======================================================  DAC1_DOR  ======================================================== */
#define ANACTRL_DAC1_DOR_DOR_Pos (0UL)      /*!< DOR (Bit 0)    */
#define ANACTRL_DAC1_DOR_DOR_Msk (0xffffUL) /*!< DOR (Bitfield-Mask: 0xffff)*/
/* =======================================================  HALL_CR   ======================================================== */
#define ANACTRL_HALL_CR_HALL_SW3_Pos (0x6UL)     /*!< HALL_SW3 (Bit 6)    */
#define ANACTRL_HALL_CR_HALL_SW3_Msk (0xc0UL)    /*!< HALL_SW3 (Bitfield-Mask: 0x01)  */
#define ANACTRL_HALL_CR_HALL_SW2_Pos (0x5UL)     /*!< HALL_SW2 (Bit 5)    */
#define ANACTRL_HALL_CR_HALL_SW2_Msk (0x20UL)    /*!< HALL_SW2 (Bitfield-Mask: 0x01)  */
#define ANACTRL_HALL_CR_HALL_SW1_Pos (0x4UL)     /*!< HALL_SW1 (Bit 4)    */
#define ANACTRL_HALL_CR_HALL_SW1_Msk (0x10UL)    /*!< HALL_SW1 (Bitfield-Mask: 0x01)  */
#define ANACTRL_HALL_CR_HALL_IP3_SEL_Pos (0x3UL) /*!< HALL_IP3_SEL (Bit 3)*/
#define ANACTRL_HALL_CR_HALL_IP3_SEL_Msk (0x8UL) /*!< HALL_IP3_SEL (Bitfield-Mask: 0x01)   */
#define ANACTRL_HALL_CR_HALL_IP2_SEL_Pos (0x2UL) /*!< HALL_IP2_SEL (Bit 2)*/
#define ANACTRL_HALL_CR_HALL_IP2_SEL_Msk (0x4UL) /*!< HALL_IP2_SEL (Bitfield-Mask: 0x01)   */
#define ANACTRL_HALL_CR_HALL_IP1_SEL_Pos (0x1UL) /*!< HALL_IP1_SEL (Bit 1)*/
#define ANACTRL_HALL_CR_HALL_IP1_SEL_Msk (0x2UL) /*!< HALL_IP1_SEL (Bitfield-Mask: 0x01)   */
#define ANACTRL_HALL_CR_HALL_MID_EN_Pos (0x0UL)  /*!< HALL_MID_EN (Bit 0) */
#define ANACTRL_HALL_CR_HALL_MID_EN_Msk (0x1UL)  /*!< HALL_MID_EN (Bitfield-Mask: 0x01)    */
/* ========================================================  ANA_CSR  ======================================================== */
#define ANACTRL_ANA_CSR_OPA_NIN_Pos (8UL)        /*!< OPA_NIN (Bit 8)*/
#define ANACTRL_ANA_CSR_OPA_NIN_Msk (0x300UL)    /*!< OPA_NIN (Bitfield-Mask: 0x03)   */
#define ANACTRL_ANA_CSR_DAC0_BUF_EN_Pos (4UL)    /*!< DAC0_BUF_EN (Bit 4) */
#define ANACTRL_ANA_CSR_DAC0_BUF_EN_Msk (0x10UL) /*!< DAC0_BUF_EN (Bitfield-Mask: 0x01)    */
#define ANACTRL_ANA_CSR_DAC1_BUF_EN_Pos (0UL)    /*!< DAC1_BUF_EN  (Bit 0)*/
#define ANACTRL_ANA_CSR_DAC1_BUF_EN_Msk (0x1UL)  /*!< DAC1_BUF_EN  (Bitfield-Mask: 0x01)   */
/* ==========================================================  KEY  ========================================================== */
#define ANACTRL_KEY_KEY_Pos (0UL)          /*!< KEY (Bit 0)    */
#define ANACTRL_KEY_KEY_Msk (0xffffffffUL) /*!< KEY (Bitfield-Mask: 0xffffffff) */

/* =========================================================================================================================== */
/* ================  CHIPCTRL   ================ */
/* =========================================================================================================================== */

/* ========================================================  CLK_CFG  ======================================================== */
#define CHIPCTRL_CLK_CFG_clk_SRC_SEL_Pos (20UL)       /*!< CLK_SRC_SEL (Bit 20)*/
#define CHIPCTRL_CLK_CFG_clk_SRC_SEL_Msk (0x300000UL) /*!< CLK_SRC_SEL (Bitfield-Mask: 0x03)    */
#define CHIPCTRL_CLK_CFG_RCH_EN_Pos (19UL)            /*!< RCH_EN (Bit 19)*/
#define CHIPCTRL_CLK_CFG_RCH_EN_Msk (0x80000UL)       /*!< RCH_EN (Bitfield-Mask: 0x01)    */
#define CHIPCTRL_CLK_CFG_OSCH_EN_Pos (17UL)           /*!< OSCH_EN (Bit 17)    */
#define CHIPCTRL_CLK_CFG_OSCH_EN_Msk (0x20000UL)      /*!< OSCH_EN (Bitfield-Mask: 0x01)   */
#define CHIPCTRL_CLK_CFG_PLL_EN_Pos (16UL)            /*!< PLL_EN (Bit 16)*/
#define CHIPCTRL_CLK_CFG_PLL_EN_Msk (0x10000UL)       /*!< PLL_EN (Bitfield-Mask: 0x01)    */
#define CHIPCTRL_CLK_CFG_APB1_DIV_Pos (12UL)          /*!< APB1_DIV (Bit 12)   */
#define CHIPCTRL_CLK_CFG_APB1_DIV_Msk (0xf000UL)      /*!< APB1_DIV (Bitfield-Mask: 0x0f)  */
#define CHIPCTRL_CLK_CFG_APB0_DIV_Pos (8UL)           /*!< APB0_DIV (Bit 8)    */
#define CHIPCTRL_CLK_CFG_APB0_DIV_Msk (0xf00UL)       /*!< APB0_DIV (Bitfield-Mask: 0x0f)  */
#define CHIPCTRL_CLK_CFG_SYS_CLK_SEL_Pos (0UL)        /*!< SYS_CLK_SEL (Bit 0) */
#define CHIPCTRL_CLK_CFG_SYS_CLK_SEL_Msk (0xffUL)     /*!< SYS_CLK_SEL (Bitfield-Mask: 0xff)    */
/* ========================================================  PWR_CFG  ======================================================== */
#define CHIPCTRL_PWR_CFG_DABUF1_VSEL_Pos (23UL)       /*!< DABUF1_VSEL (Bit 23)*/
#define CHIPCTRL_PWR_CFG_DABUF1_VSEL_Msk (0x800000UL) /*!< DABUF1_VSEL (Bitfield-Mask: 0x01)    */
#define CHIPCTRL_PWR_CFG_DABUF1_EN_Pos (22UL)         /*!< DABUF1_EN (Bit 22)  */
#define CHIPCTRL_PWR_CFG_DABUF1_EN_Msk (0x400000UL)   /*!< DABUF1_EN (Bitfield-Mask: 0x01) */
#define CHIPCTRL_PWR_CFG_DABUF0_VSEL_Pos (21UL)       /*!< DABUF0_VSEL (Bit 21)*/
#define CHIPCTRL_PWR_CFG_DABUF0_VSEL_Msk (0x200000UL) /*!< DABUF0_VSEL (Bitfield-Mask: 0x01)    */
#define CHIPCTRL_PWR_CFG_DABUF0_EN_Pos (20UL)         /*!< DABUF0_EN (Bit 20)  */
#define CHIPCTRL_PWR_CFG_DABUF0_EN_Msk (0x100000UL)   /*!< DABUF0_EN (Bitfield-Mask: 0x01) */
#define CHIPCTRL_PWR_CFG_ADPREF_Pos (18UL)            /*!< ADPREF (Bit 18)*/
#define CHIPCTRL_PWR_CFG_ADPREF_Msk (0xc0000UL)       /*!< ADPREF (Bitfield-Mask: 0x03)    */
#define CHIPCTRL_PWR_CFG_VRH_SEL_Pos (17UL)           /*!< VRH_SEL (Bit 17)    */
#define CHIPCTRL_PWR_CFG_VRH_SEL_Msk (0x20000UL)      /*!< VRH_SEL (Bitfield-Mask: 0x01)   */
#define CHIPCTRL_PWR_CFG_VBUF_SEL_Pos (16UL)          /*!< VBUF_SEL (Bit 16)   */
#define CHIPCTRL_PWR_CFG_VBUF_SEL_Msk (0x10000UL)     /*!< VBUF_SEL (Bitfield-Mask: 0x01)  */
#define CHIPCTRL_PWR_CFG_LVDS_Pos (10UL)              /*!< LVDS (Bit 10)  */
#define CHIPCTRL_PWR_CFG_LVDS_Msk (0x1c00UL)          /*!< LVDS (Bitfield-Mask: 0x07) */
#define CHIPCTRL_PWR_CFG_LVDES_Pos (9UL)              /*!< LVDES (Bit 9)  */
#define CHIPCTRL_PWR_CFG_LVDES_Msk (0x200UL)          /*!< LVDES (Bitfield-Mask: 0x01)*/
#define CHIPCTRL_PWR_CFG_LVDEN_Pos (8UL)              /*!< LVDEN (Bit 8)  */
#define CHIPCTRL_PWR_CFG_LVDEN_Msk (0x100UL)          /*!< LVDEN (Bitfield-Mask: 0x01)*/
#define CHIPCTRL_PWR_CFG_LVRS_Pos (1UL)               /*!< LVRS (Bit 1)   */
#define CHIPCTRL_PWR_CFG_LVRS_Msk (0xeUL)             /*!< LVRS (Bitfield-Mask: 0x07) */
#define CHIPCTRL_PWR_CFG_LVREN_Pos (0UL)              /*!< LVREN (Bit 0)  */
#define CHIPCTRL_PWR_CFG_LVREN_Msk (0x1UL)            /*!< LVREN (Bitfield-Mask: 0x01)*/
/* =========================================================  CTRL  ========================================================== */
#define CHIPCTRL_CTRL_CSS_EN_Pos (31UL)           /*!< CSS_EN (Bit 31)*/
#define CHIPCTRL_CTRL_CSS_EN_Msk (0x80000000UL)   /*!< CSS_EN (Bitfield-Mask: 0x01)    */
#define CHIPCTRL_CTRL_LOCKUPEN_Pos (30UL)         /*!< LOCKUPEN (Bit 30)*/
#define CHIPCTRL_CTRL_LOCKUPEN_Msk (0x40000000UL) /*!< LOCKUPEN (Bitfield-Mask: 0x01)    */
#define CHIPCTRL_CTRL_LVD_LOCK_Pos (29UL)         /*!< LVD_LOCK (Bit 29)   */
#define CHIPCTRL_CTRL_LVD_LOCK_Msk (0x20000000UL) /*!< LVD_LOCK (Bitfield-Mask: 0x01)  */
#define CHIPCTRL_CTRL_PLL_IP_Pos (26UL)           /*!< PLL_IP (Bit 26)*/
#define CHIPCTRL_CTRL_PLL_IP_Msk (0x4000000UL)    /*!< PLL_IP (Bitfield-Mask: 0x01)    */
#define CHIPCTRL_CTRL_OSCH_IP_Pos (25UL)          /*!< OSCH_IP (Bit 25)    */
#define CHIPCTRL_CTRL_OSCH_IP_Msk (0x2000000UL)   /*!< OSCH_IP (Bitfield-Mask: 0x01)   */
#define CHIPCTRL_CTRL_OSCL_IP_Pos (24UL)          /*!< OSCL_IP (Bit 24)    */
#define CHIPCTRL_CTRL_OSCL_IP_Msk (0x1000000UL)   /*!< OSCL_IP (Bitfield-Mask: 0x01)   */
#define CHIPCTRL_CTRL_CLKEN_ERR_IE_Pos (6UL)      /*!< CLKEN_ERR_IE (Bit 6)*/
#define CHIPCTRL_CTRL_CLKEN_ERR_IE_Msk (0x40UL)   /*!< CLKEN_ERR_IE (Bitfield-Mask: 0x01)   */
#define CHIPCTRL_CTRL_CLKMUX_ERR_IE_Pos (5UL)     /*!< CLKMUX_ERR_IE (Bit 5) */
#define CHIPCTRL_CTRL_CLKMUX_ERR_IE_Msk (0x20UL)  /*!< CLKMUX_ERR_IE (Bitfield-Mask: 0x01)  */
#define CHIPCTRL_CTRL_PLL_IE_Pos (4UL)            /*!< PLL_IE (Bit 4) */
#define CHIPCTRL_CTRL_PLL_IE_Msk (0x10UL)         /*!< PLL_IE (Bitfield-Mask: 0x01)    */
#define CHIPCTRL_CTRL_OSCH_IE_Pos (3UL)           /*!< OSCH_IE (Bit 3)*/
#define CHIPCTRL_CTRL_OSCH_IE_Msk (0x8UL)         /*!< OSCH_IE (Bitfield-Mask: 0x01)   */
#define CHIPCTRL_CTRL_OSCL_IE_Pos (2UL)           /*!< OSCL_IE (Bit 2)*/
#define CHIPCTRL_CTRL_OSCL_IE_Msk (0x4UL)         /*!< OSCL_IE (Bitfield-Mask: 0x01)   */
#define CHIPCTRL_CTRL_RCH_IE_Pos (1UL)            /*!< RCH_IE (Bit 1) */
#define CHIPCTRL_CTRL_RCH_IE_Msk (0x2UL)          /*!< RCH_IE (Bitfield-Mask: 0x01)    */
#define CHIPCTRL_CTRL_RCL_IE_Pos (0UL)            /*!< RCL_IE (Bit 0) */
#define CHIPCTRL_CTRL_RCL_IE_Msk (0x1UL)          /*!< RCL_IE (Bitfield-Mask: 0x01)    */
/* ========================================================  PLL_CFG  ======================================================== */
#define CHIPCTRL_PLL_CFG_PLL_OD_Pos (12UL)     /*!< PLL_OD (Bit 12)*/
#define CHIPCTRL_PLL_CFG_PLL_OD_Msk (0x1000UL) /*!< PLL_OD (Bitfield-Mask: 0x01)    */
#define CHIPCTRL_PLL_CFG_PLL_DM_Pos (8UL)      /*!< PLL_DM (Bit 8) */
#define CHIPCTRL_PLL_CFG_PLL_DM_Msk (0x300UL)  /*!< PLL_DM (Bitfield-Mask: 0x03)    */
#define CHIPCTRL_PLL_CFG_PLL_DN_Pos (2UL)      /*!< PLL_DN (Bit 2) */
#define CHIPCTRL_PLL_CFG_PLL_DN_Msk (0x7cUL)   /*!< PLL_DN (Bitfield-Mask: 0x1f)    */
#define CHIPCTRL_PLL_CFG_PLL_LS_Pos (1UL)      /*!< PLL_LS (Bit 1) */
#define CHIPCTRL_PLL_CFG_PLL_LS_Msk (0x2UL)    /*!< PLL_LS (Bitfield-Mask: 0x01)    */
#define CHIPCTRL_PLL_CFG_PLL_SRC_Pos (0UL)     /*!< PLL_SRC (Bit 0)*/
#define CHIPCTRL_PLL_CFG_PLL_SRC_Msk (0x1UL)   /*!< PLL_SRC (Bitfield-Mask: 0x01)   */
/* ========================================================  RCH_CFG  ======================================================== */
#define CHIPCTRL_RCH_CFG_RCH_PT_Pos (8UL)      /*!< RCH_PT (Bit 8) */
#define CHIPCTRL_RCH_CFG_RCH_PT_Msk (0xf00UL)  /*!< RCH_PT (Bitfield-Mask: 0x0f)    */
#define CHIPCTRL_RCH_CFG_RCH_TRIM_Pos (0UL)    /*!< RCH_TRIM (Bit 0)    */
#define CHIPCTRL_RCH_CFG_RCH_TRIM_Msk (0xffUL) /*!< RCH_TRIM (Bitfield-Mask: 0xff)  */
/* =======================================================  OSCH_CFG  ======================================================== */
#define CHIPCTRL_OSCH_CFG_OSCH_BYP_Pos (7UL)    /*!< OSCH_BYP (Bit 7)    */
#define CHIPCTRL_OSCH_CFG_OSCH_BYP_Msk (0x80UL) /*!< OSCH_BYP (Bitfield-Mask: 0x01)  */
#define CHIPCTRL_OSCH_CFG_OSCH_REN_Pos (6UL)    /*!< OSCH_REN (Bit 6)    */
#define CHIPCTRL_OSCH_CFG_OSCH_REN_Msk (0x40UL) /*!< OSCH_REN (Bitfield-Mask: 0x01)  */
#define CHIPCTRL_OSCH_CFG_OSCH_TS_Pos (3UL)     /*!< OSCH_TS (Bit 3)*/
#define CHIPCTRL_OSCH_CFG_OSCH_TS_Msk (0x38UL)  /*!< OSCH_TS (Bitfield-Mask: 0x07)   */
#define CHIPCTRL_OSCH_CFG_OSCH_GAIN_Pos (0UL)   /*!< OSCH_GAIN (Bit 0)   */
#define CHIPCTRL_OSCH_CFG_OSCH_GAIN_Msk (0x7UL) /*!< OSCH_GAIN (Bitfield-Mask: 0x07) */
/* ==========================================================  STS  ========================================================== */
#define CHIPCTRL_STS_LVDFLG_Pos (24UL)             /*!< LVDFLG (Bit 24)*/
#define CHIPCTRL_STS_LVDFLG_Msk (0x1000000UL)      /*!< LVDFLG (Bitfield-Mask: 0x01)    */
#define CHIPCTRL_STS_CLKMUX_LOCK_Pos (23UL)        /*!< CLKMUX_LOCK (Bit 23)*/
#define CHIPCTRL_STS_CLKMUX_LOCK_Msk (0x800000UL)  /*!< CLKMUX_LOCK (Bitfield-Mask: 0x01)    */
#define CHIPCTRL_STS_SYS_CLK_LOCK_Pos (22UL)       /*!< SYS_CLK_LOCK (Bit 22) */
#define CHIPCTRL_STS_SYS_CLK_LOCK_Msk (0x400000UL) /*!< SYS_CLK_LOCK (Bitfield-Mask: 0x01)   */
#define CHIPCTRL_STS_PLL_LOCK_Pos (20UL)           /*!< PLL_LOCK (Bit 20)   */
#define CHIPCTRL_STS_PLL_LOCK_Msk (0x100000UL)     /*!< PLL_LOCK (Bitfield-Mask: 0x01)  */
#define CHIPCTRL_STS_OSCH_STB_Pos (19UL)           /*!< OSCH_STB (Bit 19)   */
#define CHIPCTRL_STS_OSCH_STB_Msk (0x80000UL)      /*!< OSCH_STB (Bitfield-Mask: 0x01)  */
#define CHIPCTRL_STS_OSCL_STB_Pos (18UL)           /*!< OSCL_STB (Bit 18)   */
#define CHIPCTRL_STS_OSCL_STB_Msk (0x40000UL)      /*!< OSCL_STB (Bitfield-Mask: 0x01)  */
#define CHIPCTRL_STS_RCH_STB_Pos (17UL)            /*!< RCH_STB (Bit 17)    */
#define CHIPCTRL_STS_RCH_STB_Msk (0x20000UL)       /*!< RCH_STB (Bitfield-Mask: 0x01)   */
#define CHIPCTRL_STS_RCL_STB_Pos (16UL)            /*!< RCL_STB (Bit 16)    */
#define CHIPCTRL_STS_RCL_STB_Msk (0x10000UL)       /*!< RCL_STB (Bitfield-Mask: 0x01)   */
#define CHIPCTRL_STS_CSS_STS_Pos (7UL)             /*!< CSS_STS (Bit 7)*/
#define CHIPCTRL_STS_CSS_STS_Msk (0x80UL)          /*!< CSS_STS (Bitfield-Mask: 0x01)   */
#define CHIPCTRL_STS_CLKEN_ERR_Pos (6UL)           /*!< CLKEN_ERR (Bit 6)   */
#define CHIPCTRL_STS_CLKEN_ERR_Msk (0x40UL)        /*!< CLKEN_ERR (Bitfield-Mask: 0x01) */
#define CHIPCTRL_STS_CLKMUX_ERR_Pos (5UL)          /*!< CLKMUX_ERR (Bit 5)  */
#define CHIPCTRL_STS_CLKMUX_ERR_Msk (0x20UL)       /*!< CLKMUX_ERR (Bitfield-Mask: 0x01)*/
#define CHIPCTRL_STS_PLL_STS_Pos (4UL)             /*!< PLL_STS (Bit 4)*/
#define CHIPCTRL_STS_PLL_STS_Msk (0x10UL)          /*!< PLL_STS (Bitfield-Mask: 0x01)   */
#define CHIPCTRL_STS_OSCH_STS_Pos (3UL)            /*!< OSCH_STS (Bit 3)    */
#define CHIPCTRL_STS_OSCH_STS_Msk (0x8UL)          /*!< OSCH_STS (Bitfield-Mask: 0x01)  */
#define CHIPCTRL_STS_OSCL_STS_Pos (2UL)            /*!< OSCL_STS (Bit 2)    */
#define CHIPCTRL_STS_OSCL_STS_Msk (0x4UL)          /*!< OSCL_STS (Bitfield-Mask: 0x01)  */
#define CHIPCTRL_STS_RCH_STS_Pos (1UL)             /*!< RCH_STS (Bit 1)*/
#define CHIPCTRL_STS_RCH_STS_Msk (0x2UL)           /*!< RCH_STS (Bitfield-Mask: 0x01)   */
#define CHIPCTRL_STS_RCL_STS_Pos (0UL)             /*!< RCL_STS (Bit 0)*/
#define CHIPCTRL_STS_RCL_STS_Msk (0x1UL)           /*!< RCL_STS (Bitfield-Mask: 0x01)   */
/* ========================================================  RST_CSR  ======================================================== */
#define CHIPCTRL_RST_CSR_LOCKUPRESET_Pos (12UL)       /*!< LOCKUPRESET (Bit 12)*/
#define CHIPCTRL_RST_CSR_LOCKUPRESET_Msk (0x1000UL)   /*!< LOCKUPRESET (Bitfield-Mask: 0x01)    */
#define CHIPCTRL_RST_CSR_SYSRESET_FLAG_Pos (7UL)      /*!< SYSRESET_FLAG (Bit 7) */
#define CHIPCTRL_RST_CSR_SYSRESET_FLAG_Msk (0x80UL)   /*!< SYSRESET_FLAG (Bitfield-Mask: 0x01)  */
#define CHIPCTRL_RST_CSR_LOCKUP_RST_FLAG_Pos (6UL)    /*!< LOCKUP_RST_FLAG (Bit 6)    */
#define CHIPCTRL_RST_CSR_LOCKUP_RST_FLAG_Msk (0x40UL) /*!< LOCKUP_RST_FLAG (Bitfield-Mask: 0x01)*/
#define CHIPCTRL_RST_CSR_WWDG_RST_FLAG_Pos (5UL)      /*!< WWDG_RST_FLAG (Bit 5) */
#define CHIPCTRL_RST_CSR_WWDG_RST_FLAG_Msk (0x20UL)   /*!< WWDG_RST_FLAG (Bitfield-Mask: 0x01)  */
#define CHIPCTRL_RST_CSR_IWDG_RST_FLAG_Pos (4UL)      /*!< IWDG_RST_FLAG (Bit 4) */
#define CHIPCTRL_RST_CSR_IWDG_RST_FLAG_Msk (0x10UL)   /*!< IWDG_RST_FLAG (Bitfield-Mask: 0x01)  */
#define CHIPCTRL_RST_CSR_RSTN_FLAG_Pos (3UL)          /*!< RSTN_FLAG (Bit 3)   */
#define CHIPCTRL_RST_CSR_RSTN_FLAG_Msk (0x8UL)        /*!< RSTN_FLAG (Bitfield-Mask: 0x01) */
#define CHIPCTRL_RST_CSR_STANDBY_RST_FLAG_Pos (2UL)   /*!< STANDBY_RST_FLAG (Bit 2)   */
#define CHIPCTRL_RST_CSR_STANDBY_RST_FLAG_Msk (0x4UL) /*!< STANDBY_RST_FLAG (Bitfield-Mask: 0x01) */
#define CHIPCTRL_RST_CSR_LVR_FLAG_Pos (1UL)           /*!< LVR_FLAG (Bit 1)    */
#define CHIPCTRL_RST_CSR_LVR_FLAG_Msk (0x2UL)         /*!< LVR_FLAG (Bitfield-Mask: 0x01)  */
#define CHIPCTRL_RST_CSR_POR_FLAG_Pos (0UL)           /*!< POR_FLAG (Bit 0)    */
#define CHIPCTRL_RST_CSR_POR_FLAG_Msk (0x1UL)         /*!< POR_FLAG (Bitfield-Mask: 0x01)  */
/* ==========================================================  KEY  ========================================================== */
#define CHIPCTRL_KEY_KEY_Pos (0UL)          /*!< KEY (Bit 0)    */
#define CHIPCTRL_KEY_KEY_Msk (0xffffffffUL) /*!< KEY (Bitfield-Mask: 0xffffffff) */
/* ==========================================================  KEY_STATUS  ========================================================== */
#define CHIPCTRL_KEY_STATUS_LOCK_CNT_Pos (8UL)      /*!< LOCKCNT (Bit 8)*/
#define CHIPCTRL_KEY_STATUS_LOCK_CNT_Msk (0x1f00UL) /*!< LOCKCNT (Bitfield-Mask: 0x1f)   */
#define CHIPCTRL_KEY_STATUS_LOCK_Pos (1UL)          /*!< LOCK (Bit 1)   */
#define CHIPCTRL_KEY_STATUS_LOCK_Msk (0x2UL)        /*!< LOCK (Bitfield-Mask: 0x1)  */
#define CHIPCTRL_KEY_STATUS_WR_ERR_Pos (0UL)        /*!< WRERR (Bit 0)  */
#define CHIPCTRL_KEY_STATUS_WR_ERR_Msk (0x1UL)      /*!< WRERR (Bitfield-Mask: 0x1) */
/* ========================================================  RCL_CFG  ======================================================== */
#define CHIPCTRL_RCL_CFG_RCL_EN_Pos (7UL)      /*!< RCL_EN (Bit 7) */
#define CHIPCTRL_RCL_CFG_RCL_EN_Msk (0x80UL)   /*!< RCL_EN (Bitfield-Mask: 0x01)    */
#define CHIPCTRL_RCL_CFG_RCL_TRIM_Pos (0UL)    /*!< RCL_TRIM (Bit 0)    */
#define CHIPCTRL_RCL_CFG_RCL_TRIM_Msk (0x3fUL) /*!< RCL_TRIM (Bitfield-Mask: 0x3f)  */
/* =========================================================  BDCR  ========================================================== */
#define CHIPCTRL_BDCR_RET_CFG_Pos (14UL)     /*!< RET_CFG (Bit 14)    */
#define CHIPCTRL_BDCR_RET_CFG_Msk (0x4000UL) /*!< RET_CFG (Bitfield-Mask: 0x01)   */
#define CHIPCTRL_BDCR_POREN1_Pos (13UL)      /*!< POREN1 (Bit 13)*/
#define CHIPCTRL_BDCR_POREN1_Msk (0x2000UL)  /*!< POREN1 (Bitfield-Mask: 0x01)    */
#define CHIPCTRL_BDCR_POREN0_Pos (12UL)      /*!< POREN0 (Bit 12)*/
#define CHIPCTRL_BDCR_POREN0_Msk (0x1000UL)  /*!< POREN0 (Bitfield-Mask: 0x01)    */
#define CHIPCTRL_BDCR_BDRST_Pos (11UL)       /*!< BDRST (Bit 11) */
#define CHIPCTRL_BDCR_BDRST_Msk (0x800UL)    /*!< BDRST (Bitfield-Mask: 0x01)*/
#define CHIPCTRL_BDCR_OSCL_REN_Pos (6UL)     /*!< OSCL_REN (Bit 6)    */
#define CHIPCTRL_BDCR_OSCL_REN_Msk (0x40UL)  /*!< OSCL_REN (Bitfield-Mask: 0x01)  */
#define CHIPCTRL_BDCR_OSCL_TS_Pos (4UL)      /*!< OSCL_TS (Bit 4)*/
#define CHIPCTRL_BDCR_OSCL_TS_Msk (0x30UL)   /*!< OSCL_TS (Bitfield-Mask: 0x03)   */
#define CHIPCTRL_BDCR_OSCL_GAIN_Pos (2UL)    /*!< OSCL_GAIN (Bit 2)   */
#define CHIPCTRL_BDCR_OSCL_GAIN_Msk (0xcUL)  /*!< OSCL_GAIN (Bitfield-Mask: 0x03) */
#define CHIPCTRL_BDCR_OSCL_BYP_Pos (1UL)     /*!< OSCL_BYP (Bit 1)    */
#define CHIPCTRL_BDCR_OSCL_BYP_Msk (0x2UL)   /*!< OSCL_BYP (Bitfield-Mask: 0x01)  */
#define CHIPCTRL_BDCR_OSCL_EN_Pos (0UL)      /*!< OSCL_EN (Bit 0)*/
#define CHIPCTRL_BDCR_OSCL_EN_Msk (0x1UL)    /*!< OSCL_EN (Bitfield-Mask: 0x01)   */
/* ========================================================  BGR_CFG  ======================================================== */
#define CHIPCTRL_BGR_CFG_BGRTRIM_Pos (0UL)    /*!< BGRTRIM (Bit 0)*/
#define CHIPCTRL_BGR_CFG_BGRTRIM_Msk (0x3fUL) /*!< BGRTRIM (Bitfield-Mask: 0x3f)   */
/* ========================================================  PWR_KEY_W  ======================================================== */
#define CHIPCTRL_PWR_KEY_W_KEY_Pos (0UL)          /*!< KEY (Bit 0)*/
#define CHIPCTRL_PWR_KEY_W_KEY_Msk (0xffffffffUL) /*!< KEY (Bitfield-Mask: 0xffffffff)  */
/* ========================================================  PWR_KEY_R  ======================================================== */
#define CHIPCTRL_PWR_KEY_R_LOCK_CNT_Pos (8UL)      /*!< LOCKCNT (Bit 8)  */
#define CHIPCTRL_PWR_KEY_R_LOCK_CNT_Msk (0x1f00UL) /*!< LOCKCNT (Bitfield-Mask: 0x1f)*/
#define CHIPCTRL_PWR_KEY_R_LOCK_Pos (1UL)          /*!< LOCK (Bit 1)*/
#define CHIPCTRL_PWR_KEY_R_LOCK_Msk (0x2UL)        /*!< LOCKCNT (Bitfield-Mask: 0x01)*/
#define CHIPCTRL_PWR_KEY_R_WR_ERR_Pos (0UL)        /*!< WRERR (Bit 0)    */
#define CHIPCTRL_PWR_KEY_R_WR_ERR_Msk (0x1UL)      /*!< WRERR (Bitfield-Mask: 0x01)  */
/* ========================================================  PWR_CR  ======================================================= */
#define CHIPCTRL_PWR_CR_ULPDS_Pos (4UL)    /*!< ULPDS (Bit 4)  */
#define CHIPCTRL_PWR_CR_ULPDS_Msk (0x10UL) /*!< ULPDS (Bitfield-Mask: 0x01)*/
#define CHIPCTRL_PWR_CR_FPDS_Pos (3UL)     /*!< FPDS (Bit 3)   */
#define CHIPCTRL_PWR_CR_FPDS_Msk (0x8UL)   /*!< FPDS (Bitfield-Mask: 0x01) */
#define CHIPCTRL_PWR_CR_PMUEN_Pos (2UL)    /*!< PMUEN (Bit 2)  */
#define CHIPCTRL_PWR_CR_PMUEN_Msk (0x4UL)  /*!< PMUEN (Bitfield-Mask: 0x01)*/
#define CHIPCTRL_PWR_CR_PDDS_Pos (1UL)     /*!< PDDS (Bit 1)   */
#define CHIPCTRL_PWR_CR_PDDS_Msk (0x2UL)   /*!< PDDS (Bitfield-Mask: 0x01) */
#define CHIPCTRL_PWR_CR_LPDS_Pos (0UL)     /*!< LPDS (Bit 0)   */
#define CHIPCTRL_PWR_CR_LPDS_Msk (0x1UL)   /*!< LPDS (Bitfield-Mask: 0x01) */
/* ========================================================  PWR_WKCR  ========================================================= */
#define CHIPCTRL_PWR_WKCR_EWUP2_Pos (2UL)   /*!< EWUP2 (Bit 2)  */
#define CHIPCTRL_PWR_WKCR_EWUP2_Msk (0x4UL) /*!< EWUP2 (Bitfield-Mask: 0x01)*/
#define CHIPCTRL_PWR_WKCR_EWUP1_Pos (1UL)   /*!< EWUP1 (Bit 1)  */
#define CHIPCTRL_PWR_WKCR_EWUP1_Msk (0x2UL) /*!< EWUP1 (Bitfield-Mask: 0x01)*/
#define CHIPCTRL_PWR_WKCR_EWUP0_Pos (0UL)   /*!< EWUP0 (Bit 0)  */
#define CHIPCTRL_PWR_WKCR_EWUP0_Msk (0x1UL) /*!< EWUP0 (Bitfield-Mask: 0x01)*/
/* ========================================================  PWR_WKSR  ========================================================= */
#define CHIPCTRL_PWR_WKSR_WUF2_Pos (2UL)   /*!< WUF2 (Bit 2)   */
#define CHIPCTRL_PWR_WKSR_WUF2_Msk (0x4UL) /*!< WUF2 (Bitfield-Mask: 0x01) */
#define CHIPCTRL_PWR_WKSR_WUF1_Pos (1UL)   /*!< WUF1 (Bit 1)   */
#define CHIPCTRL_PWR_WKSR_WUF1_Msk (0x2UL) /*!< WUF1 (Bitfield-Mask: 0x01) */
#define CHIPCTRL_PWR_WKSR_WUF0_Pos (0UL)   /*!< WUF0 (Bit 0)   */
#define CHIPCTRL_PWR_WKSR_WUF0_Msk (0x1UL) /*!< WUF0 (Bitfield-Mask: 0x01) */
/* ========================================================  PWR_LDOCR  ======================================================== */
#define CHIPCTRL_PWR_LDOCR_VSEL_Pos (4UL)     /*!< VSEL (Bit 4)   */
#define CHIPCTRL_PWR_LDOCR_VSEL_Msk (0x30UL)  /*!< VSEL (Bitfield-Mask: 0x03) */
#define CHIPCTRL_PWR_LDOCR_DRV_Pos (2UL)      /*!< DRV (Bit 2)    */
#define CHIPCTRL_PWR_LDOCR_DRV_Msk (0xcUL)    /*!< DRV (Bitfield-Mask: 0x03)  */
#define CHIPCTRL_PWR_LDOCR_PD_Pos (1UL)       /*!< PD (Bit 1)*/
#define CHIPCTRL_PWR_LDOCR_PD_Msk (0x2UL)     /*!< PD (Bitfield-Mask: 0x01)   */
#define CHIPCTRL_PWR_LDOCR_EXTVDD_Pos (0UL)   /*!< EXTVDD (Bit 0) */
#define CHIPCTRL_PWR_LDOCR_EXTVDD_Msk (0x1UL) /*!< EXTVDD (Bitfield-Mask: 0x01)    */

/* =========================================================================================================================== */
/* ================   SYSCTRL   ================ */
/* =========================================================================================================================== */

/* =======================================================  ClkEnR0  ======================================================== */
#define SYSCTRL_ClkEnR0_TIM3_CLKEN_Pos (31UL)          /*!< TIM3_CLKEN (Bit 31) */
#define SYSCTRL_ClkEnR0_TIM3_CLKEN_Msk (0x80000000UL)  /*!< TIM3_CLKEN (Bitfield-Mask: 0x01)*/
#define SYSCTRL_ClkEnR0_TIM17_CLKEN_Pos (30UL)         /*!< TIM17_CLKEN (Bit 30)*/
#define SYSCTRL_ClkEnR0_TIM17_CLKEN_Msk (0x40000000UL) /*!< TIM17_CLKEN (Bitfield-Mask: 0x01)    */
#define SYSCTRL_ClkEnR0_TIM16_CLKEN_Pos (29UL)         /*!< TIM16_CLKEN (Bit 29)*/
#define SYSCTRL_ClkEnR0_TIM16_CLKEN_Msk (0x20000000UL) /*!< TIM16_CLKEN (Bitfield-Mask: 0x01)    */
#define SYSCTRL_ClkEnR0_TIM15_CLKEN_Pos (28UL)         /*!< TIM15_CLKEN (Bit 28)*/
#define SYSCTRL_ClkEnR0_TIM15_CLKEN_Msk (0x10000000UL) /*!< TIM15_CLKEN (Bitfield-Mask: 0x01)    */
#define SYSCTRL_ClkEnR0_TIM14_CLKEN_Pos (27UL)         /*!< TIM14_CLKEN (Bit 27)*/
#define SYSCTRL_ClkEnR0_TIM14_CLKEN_Msk (0x8000000UL)  /*!< TIM14_CLKEN (Bitfield-Mask: 0x01)    */
#define SYSCTRL_ClkEnR0_TIM6_CLKEN_Pos (26UL)          /*!< TIM6_CLKEN (Bit 26) */
#define SYSCTRL_ClkEnR0_TIM6_CLKEN_Msk (0x4000000UL)   /*!< TIM6_CLKEN (Bitfield-Mask: 0x01)*/
#define SYSCTRL_ClkEnR0_SSP2_CLKEN_Pos (23UL)          /*!< SSP2_CLKEN (Bit 23) */
#define SYSCTRL_ClkEnR0_SSP2_CLKEN_Msk (0x800000UL)    /*!< SSP2_CLKEN (Bitfield-Mask: 0x01)*/
#define SYSCTRL_ClkEnR0_GPIO5_CLKEN_Pos (21UL)         /*!< GPIO5_CLKEN (Bit 21)*/
#define SYSCTRL_ClkEnR0_GPIO5_CLKEN_Msk (0x200000UL)   /*!< GPIO5_CLKEN (Bitfield-Mask: 0x01)    */
#define SYSCTRL_ClkEnR0_WWDG_CLKEN_Pos (20UL)          /*!< WWDG_CLKEN (Bit 20) */
#define SYSCTRL_ClkEnR0_WWDG_CLKEN_Msk (0x100000UL)    /*!< WWDG_CLKEN (Bitfield-Mask: 0x01)*/
#define SYSCTRL_ClkEnR0_TIM1_CLKEN_Pos (19UL)          /*!< TIM1_CLKEN (Bit 19) */
#define SYSCTRL_ClkEnR0_TIM1_CLKEN_Msk (0x80000UL)     /*!< TIM1_CLKEN (Bitfield-Mask: 0x01)*/
#define SYSCTRL_ClkEnR0_RAM1_CLKEN_Pos (18UL)          /*!< RAM1_CLKEN (Bit 18) */
#define SYSCTRL_ClkEnR0_RAM1_CLKEN_Msk (0x40000UL)     /*!< RAM1_CLKEN (Bitfield-Mask: 0x01)*/
#define SYSCTRL_ClkEnR0_RAM0_CLKEN_Pos (17UL)          /*!< RAM0_CLKEN (Bit 17) */
#define SYSCTRL_ClkEnR0_RAM0_CLKEN_Msk (0x20000UL)     /*!< RAM0_CLKEN (Bitfield-Mask: 0x01)*/
#define SYSCTRL_ClkEnR0_EFLS_CLKEN_Pos (16UL)          /*!< EFLS_CLKEN (Bit 16) */
#define SYSCTRL_ClkEnR0_EFLS_CLKEN_Msk (0x10000UL)     /*!< EFLS_CLKEN (Bitfield-Mask: 0x01)*/
#define SYSCTRL_ClkEnR0_UART3_CLKEN_Pos (15UL)         /*!< UART3_CLKEN (Bit 15)*/
#define SYSCTRL_ClkEnR0_UART3_CLKEN_Msk (0x8000UL)     /*!< UART3_CLKEN (Bitfield-Mask: 0x01)    */
#define SYSCTRL_ClkEnR0_UART1_CLKEN_Pos (14UL)         /*!< UART1_CLKEN (Bit 14)*/
#define SYSCTRL_ClkEnR0_UART1_CLKEN_Msk (0x4000UL)     /*!< UART1_CLKEN (Bitfield-Mask: 0x01)    */
#define SYSCTRL_ClkEnR0_UART0_CLKEN_Pos (13UL)         /*!< UART0_CLKEN (Bit 13)*/
#define SYSCTRL_ClkEnR0_UART0_CLKEN_Msk (0x2000UL)     /*!< UART0_CLKEN (Bitfield-Mask: 0x01)    */
#define SYSCTRL_ClkEnR0_SSP0_CLKEN_Pos (12UL)          /*!< SSP0_CLKEN (Bit 12) */
#define SYSCTRL_ClkEnR0_SSP0_CLKEN_Msk (0x1000UL)      /*!< SSP0_CLKEN (Bitfield-Mask: 0x01)*/
#define SYSCTRL_ClkEnR0_I2C0_CLKEN_Pos (10UL)          /*!< I2C0_CLKEN (Bit 10) */
#define SYSCTRL_ClkEnR0_I2C0_CLKEN_Msk (0x400UL)       /*!< I2C0_CLKEN (Bitfield-Mask: 0x01)*/
#define SYSCTRL_ClkEnR0_ADC_CLKEN_Pos (9UL)            /*!< ADC_CLKEN (Bit 9)   */
#define SYSCTRL_ClkEnR0_ADC_CLKEN_Msk (0x200UL)        /*!< ADC_CLKEN (Bitfield-Mask: 0x01) */
#define SYSCTRL_ClkEnR0_DMA_CLKEN_Pos (8UL)            /*!< DMA_CLKEN (Bit 8)   */
#define SYSCTRL_ClkEnR0_DMA_CLKEN_Msk (0x100UL)        /*!< DMA_CLKEN (Bitfield-Mask: 0x01) */
#define SYSCTRL_ClkEnR0_CRC_CLKEN_Pos (6UL)            /*!< CRC_CLKEN (Bit 6)   */
#define SYSCTRL_ClkEnR0_CRC_CLKEN_Msk (0x40UL)         /*!< CRC_CLKEN (Bitfield-Mask: 0x01) */
#define SYSCTRL_ClkEnR0_DIV_CLKEN_Pos (5UL)            /*!< DIV_CLKEN (Bit 5)   */
#define SYSCTRL_ClkEnR0_DIV_CLKEN_Msk (0x20UL)         /*!< DIV_CLKEN (Bitfield-Mask: 0x01) */
#define SYSCTRL_ClkEnR0_GPIO1_CLKEN_Pos (1UL)          /*!< GPIO1_CLKEN (Bit 1) */
#define SYSCTRL_ClkEnR0_GPIO1_CLKEN_Msk (0x2UL)        /*!< GPIO1_CLKEN (Bitfield-Mask: 0x01)    */
#define SYSCTRL_ClkEnR0_GPIO0_CLKEN_Pos (0UL)          /*!< GPIO0_CLKEN (Bit 0) */
#define SYSCTRL_ClkEnR0_GPIO0_CLKEN_Msk (0x1UL)        /*!< GPIO0_CLKEN (Bitfield-Mask: 0x01)    */
/* =======================================================  ClkEnR1  ======================================================== */
#define SYSCTRL_ClkEnR1_SSP2_CLKSEL_Pos (24UL)        /*!< SSP0_CLKSEL (Bit 24)*/
#define SYSCTRL_ClkEnR1_SSP2_CLKSEL_Msk (0x3000000UL) /*!< SSP0_CLKSEL (Bitfield-Mask: 0x03)    */
#define SYSCTRL_ClkEnR1_SSP0_CLKSEL_Pos (20UL)        /*!< SSP0_CLKSEL (Bit 20)*/
#define SYSCTRL_ClkEnR1_SSP0_CLKSEL_Msk (0x300000UL)  /*!< SSP0_CLKSEL (Bitfield-Mask: 0x03)    */
#define SYSCTRL_ClkEnR1_I2C0_CLKSEL_Pos (18UL)        /*!< I2C0_CLKSEL (Bit 18)*/
#define SYSCTRL_ClkEnR1_I2C0_CLKSEL_Msk (0xc0000UL)   /*!< I2C0_CLKSEL (Bitfield-Mask: 0x03)    */
#define SYSCTRL_ClkEnR1_UART3_CLKSEL_Pos (16UL)       /*!< UART3_CLKSEL (Bit 14) */
#define SYSCTRL_ClkEnR1_UART3_CLKSEL_Msk (0x30000UL)  /*!< UART3_CLKSEL (Bitfield-Mask: 0x03)   */
#define SYSCTRL_ClkEnR1_UART1_CLKSEL_Pos (14UL)       /*!< UART1_CLKSEL (Bit 14) */
#define SYSCTRL_ClkEnR1_UART1_CLKSEL_Msk (0xc000UL)   /*!< UART1_CLKSEL (Bitfield-Mask: 0x03)   */
#define SYSCTRL_ClkEnR1_UART0_CLKSEL_Pos (12UL)       /*!< UART0_CLKSEL (Bit 12) */
#define SYSCTRL_ClkEnR1_UART0_CLKSEL_Msk (0x3000UL)   /*!< UART0_CLKSEL (Bitfield-Mask: 0x03)   */
#define SYSCTRL_ClkEnR1_OSCH_CLKDIV_EN_Pos (8UL)      /*!< OSCH_CLKDIV_EN (Bit 8)*/
#define SYSCTRL_ClkEnR1_OSCH_CLKDIV_EN_Msk (0x100UL)  /*!< OSCH_CLKDIV_EN (Bitfield-Mask: 0x01) */
#define SYSCTRL_ClkEnR1_MCO_SEL_Pos (3UL)             /*!< MCO_SEL (Bit 3)*/
#define SYSCTRL_ClkEnR1_MCO_SEL_Msk (0x38UL)          /*!< MCO_SEL (Bitfield-Mask: 0x07)   */
#define SYSCTRL_ClkEnR1_MCO_DIV_Pos (0UL)             /*!< MCO_DIV (Bit 0)*/
#define SYSCTRL_ClkEnR1_MCO_DIV_Msk (0x7UL)           /*!< MCO_DIV (Bitfield-Mask: 0x03)   */
/* =======================================================  ClkEnR2  ======================================================== */
#define SYSCTRL_ClkEnR2_TIM2_CLKEN_Pos (8UL)     /*!< TIM2_CLKEN (Bit 8) */
#define SYSCTRL_ClkEnR2_TIM2_CLKEN_Msk (0x100UL) /*!< TIM2_CLKEN (Bitfield-Mask: 0x01)*/
#define SYSCTRL_ClkEnR2_DIV32_CLKEN_Pos (7UL)    /*!< DIV32_CLKEN (Bit 7) */
#define SYSCTRL_ClkEnR2_DIV32_CLKEN_Msk (0x80UL) /*!< DIV32_CLKEN (Bitfield-Mask: 0x01)*/
#define SYSCTRL_ClkEnR2_EXTI_CLKEN_Pos (6UL)     /*!< EXTI_CLKEN (Bit 6)  */
#define SYSCTRL_ClkEnR2_EXTI_CLKEN_Msk (0x40UL)  /*!< EXTI_CLKEN (Bitfield-Mask: 0x01)*/
#define SYSCTRL_ClkEnR2_ANA_CLKEN_Pos (5UL)      /*!< ANA_CLKEN (Bit 5)   */
#define SYSCTRL_ClkEnR2_ANA_CLKEN_Msk (0x20UL)   /*!< ANA_CLKEN (Bitfield-Mask: 0x01) */
#define SYSCTRL_ClkEnR2_LCD_CLKEN_Pos (0UL)      /*!< LCD_CLKEN (Bit 0)   */
#define SYSCTRL_ClkEnR2_LCD_CLKEN_Msk (0x01UL)   /*!< LCD_CLKEN (Bitfield-Mask: 0x01) */
/* =======================================================  SW_RSTN0  ======================================================== */
#define SYSCTRL_SW_RSTN0_TIM3_RST_Pos (31UL)          /*!< TIM3_RST (Bit 31)   */
#define SYSCTRL_SW_RSTN0_TIM3_RST_Msk (0x80000000UL)  /*!< TIM3_RST (Bitfield-Mask: 0x01)  */
#define SYSCTRL_SW_RSTN0_TIM17_RST_Pos (30UL)         /*!< TIM17_RST (Bit 30)  */
#define SYSCTRL_SW_RSTN0_TIM17_RST_Msk (0x40000000UL) /*!< TIM17_RST (Bitfield-Mask: 0x01) */
#define SYSCTRL_SW_RSTN0_TIM16_RST_Pos (29UL)         /*!< TIM16_RST (Bit 29)  */
#define SYSCTRL_SW_RSTN0_TIM16_RST_Msk (0x20000000UL) /*!< TIM16_RST (Bitfield-Mask: 0x01) */
#define SYSCTRL_SW_RSTN0_TIM15_RST_Pos (28UL)         /*!< TIM15_RST (Bit 28)  */
#define SYSCTRL_SW_RSTN0_TIM15_RST_Msk (0x10000000UL) /*!< TIM15_RST (Bitfield-Mask: 0x01) */
#define SYSCTRL_SW_RSTN0_TIM14_RST_Pos (27UL)         /*!< TIM14_RST (Bit 27)  */
#define SYSCTRL_SW_RSTN0_TIM14_RST_Msk (0x8000000UL)  /*!< TIM14_RST (Bitfield-Mask: 0x01) */
#define SYSCTRL_SW_RSTN0_TIM6_RST_Pos (26UL)          /*!< TIM6_RST (Bit 26)   */
#define SYSCTRL_SW_RSTN0_TIM6_RST_Msk (0x4000000UL)   /*!< TIM6_RST (Bitfield-Mask: 0x01)  */
#define SYSCTRL_SW_RSTN0_GPIO5_RST_Pos (21UL)         /*!< GPIO5_RST (Bit 21)  */
#define SYSCTRL_SW_RSTN0_GPIO5_RST_Msk (0x200000UL)   /*!< GPIO5_RST (Bitfield-Mask: 0x01) */
#define SYSCTRL_SW_RSTN0_WWDG_RST_Pos (20UL)          /*!< WWDG_RST (Bit 20)   */
#define SYSCTRL_SW_RSTN0_WWDG_RST_Msk (0x100000UL)    /*!< WWDG_RST (Bitfield-Mask: 0x01)  */
#define SYSCTRL_SW_RSTN0_TIM1_RST_Pos (19UL)          /*!< TIM1_RST (Bit 19)   */
#define SYSCTRL_SW_RSTN0_TIM1_RST_Msk (0x80000UL)     /*!< TIM1_RST (Bitfield-Mask: 0x01)  */
#define SYSCTRL_SW_RSTN0_RAM1_RST_Pos (18UL)          /*!< RAM1_RST (Bit 18)   */
#define SYSCTRL_SW_RSTN0_RAM1_RST_Msk (0x40000UL)     /*!< RAM1_RST (Bitfield-Mask: 0x01)  */
#define SYSCTRL_SW_RSTN0_RAM0_RST_Pos (17UL)          /*!< RAM0_RST (Bit 17)   */
#define SYSCTRL_SW_RSTN0_RAM0_RST_Msk (0x20000UL)     /*!< RAM0_RST (Bitfield-Mask: 0x01)  */
#define SYSCTRL_SW_RSTN0_EFLS_RST_Pos (16UL)          /*!< EFLS_RST (Bit 16)   */
#define SYSCTRL_SW_RSTN0_EFLS_RST_Msk (0x10000UL)     /*!< EFLS_RST (Bitfield-Mask: 0x01)  */
#define SYSCTRL_SW_RSTN0_UART3_RST_Pos (15UL)         /*!< UART3_RST (Bit 15)  */
#define SYSCTRL_SW_RSTN0_UART3_RST_Msk (0x8000UL)     /*!< UART3_RST (Bitfield-Mask: 0x01) */
#define SYSCTRL_SW_RSTN0_UART1_RST_Pos (14UL)         /*!< UART1_RST (Bit 14)  */
#define SYSCTRL_SW_RSTN0_UART1_RST_Msk (0x4000UL)     /*!< UART1_RST (Bitfield-Mask: 0x01) */
#define SYSCTRL_SW_RSTN0_UART0_RST_Pos (13UL)         /*!< UART0_RST (Bit 13)  */
#define SYSCTRL_SW_RSTN0_UART0_RST_Msk (0x2000UL)     /*!< UART0_RST (Bitfield-Mask: 0x01) */
#define SYSCTRL_SW_RSTN0_SSP0_RST_Pos (12UL)          /*!< SSP0_RST (Bit 12)   */
#define SYSCTRL_SW_RSTN0_SSP0_RST_Msk (0x1000UL)      /*!< SSP0_RST (Bitfield-Mask: 0x01)  */
#define SYSCTRL_SW_RSTN0_I2C0_RST_Pos (10UL)          /*!< I2C0_RST (Bit 10)   */
#define SYSCTRL_SW_RSTN0_I2C0_RST_Msk (0x400UL)       /*!< I2C0_RST (Bitfield-Mask: 0x01)  */
#define SYSCTRL_SW_RSTN0_ADC_RST_Pos (9UL)            /*!< ADC_RST (Bit 9)*/
#define SYSCTRL_SW_RSTN0_ADC_RST_Msk (0x200UL)        /*!< ADC_RST (Bitfield-Mask: 0x01)   */
#define SYSCTRL_SW_RSTN0_DMA_RST_Pos (8UL)            /*!< DMA_RST (Bit 8)*/
#define SYSCTRL_SW_RSTN0_DMA_RST_Msk (0x100UL)        /*!< DMA_RST (Bitfield-Mask: 0x01)   */
#define SYSCTRL_SW_RSTN0_CRC_RST_Pos (6UL)            /*!< CRC_RST (Bit 6)*/
#define SYSCTRL_SW_RSTN0_CRC_RST_Msk (0x40UL)         /*!< CRC_RST (Bitfield-Mask: 0x01)   */
#define SYSCTRL_SW_RSTN0_DIV_RST_Pos (5UL)            /*!< DIV_RST (Bit 5)*/
#define SYSCTRL_SW_RSTN0_DIV_RST_Msk (0x20UL)         /*!< DIV_RST (Bitfield-Mask: 0x01)   */
#define SYSCTRL_SW_RSTN0_GPIO1_RST_Pos (1UL)          /*!< GPIO1_RST (Bit 1)   */
#define SYSCTRL_SW_RSTN0_GPIO1_RST_Msk (0x2UL)        /*!< GPIO1_RST (Bitfield-Mask: 0x01) */
#define SYSCTRL_SW_RSTN0_GPIO0_RST_Pos (0UL)          /*!< GPIO0_RST (Bit 0)   */
#define SYSCTRL_SW_RSTN0_GPIO0_RST_Msk (0x1UL)        /*!< GPIO0_RST (Bitfield-Mask: 0x01) */
/* =======================================================  RST1  ======================================================== */
#define SYSCTRL_SW_RSTN1_TIM2_RST_Pos (8UL)     /*!< TIM2_RST (Bit 8) */
#define SYSCTRL_SW_RSTN1_TIM2_RST_Msk (0x100UL) /*!< TIM2_RST (Bitfield-Mask: 0x01)*/
#define SYSCTRL_SW_RSTN1_DIV32_RST_Pos (7UL)    /*!< DIV32_RST (Bit 7) */
#define SYSCTRL_SW_RSTN1_DIV32_RST_Msk (0x80UL) /*!< DIV32_RST (Bitfield-Mask: 0x01)*/
#define SYSCTRL_SW_RSTN1_EXTI_RST_Pos (6UL)     /*!< EXTI_RST (Bit 6)  */
#define SYSCTRL_SW_RSTN1_EXTI_RST_Msk (0x40UL)  /*!< EXTI_RST (Bitfield-Mask: 0x01)*/
#define SYSCTRL_SW_RSTN1_ANA_RST_Pos (5UL)      /*!< ANA_RST (Bit 5)   */
#define SYSCTRL_SW_RSTN1_ANA_RST_Msk (0x20UL)   /*!< ANA_RST (Bitfield-Mask: 0x01) */
#define SYSCTRL_SW_RSTN1_LCD_RST_Pos (0UL)      /*!< LCD_RST (Bit 0)   */
#define SYSCTRL_SW_RSTN1_LCD_RST_Msk (0x01UL)   /*!< LCD_RST (Bitfield-Mask: 0x01) */
/* ========================================================  DBG_CFG  ======================================================== */
#define SYSCTRL_DBG_CFG_IWDG_STOP_Pos (9UL)     /*!< IWDG_STOP (Bit 9)   */
#define SYSCTRL_DBG_CFG_IWDG_STOP_Msk (0x200UL) /*!< IWDG_STOP (Bitfield-Mask: 0x01) */
#define SYSCTRL_DBG_CFG_WWDG_STOP_Pos (8UL)     /*!< WWDG_STOP (Bit 8)   */
#define SYSCTRL_DBG_CFG_WWDG_STOP_Msk (0x100UL) /*!< WWDG_STOP (Bitfield-Mask: 0x01) */
#define SYSCTRL_DBG_CFG_TIM17_STOP_Pos (6UL)    /*!< TIM17_STOP (Bit 6)  */
#define SYSCTRL_DBG_CFG_TIM17_STOP_Msk (0x40UL) /*!< TIM17_STOP (Bitfield-Mask: 0x01)*/
#define SYSCTRL_DBG_CFG_TIM16_STOP_Pos (5UL)    /*!< TIM16_STOP (Bit 5)  */
#define SYSCTRL_DBG_CFG_TIM16_STOP_Msk (0x20UL) /*!< TIM16_STOP (Bitfield-Mask: 0x01)*/
#define SYSCTRL_DBG_CFG_TIM15_STOP_Pos (4UL)    /*!< TIM15_STOP (Bit 4)  */
#define SYSCTRL_DBG_CFG_TIM15_STOP_Msk (0x10UL) /*!< TIM15_STOP (Bitfield-Mask: 0x01)*/
#define SYSCTRL_DBG_CFG_TIM14_STOP_Pos (3UL)    /*!< TIM14_STOP (Bit 3)  */
#define SYSCTRL_DBG_CFG_TIM14_STOP_Msk (0x8UL)  /*!< TIM14_STOP (Bitfield-Mask: 0x01)*/
#define SYSCTRL_DBG_CFG_TIM6_STOP_Pos (2UL)     /*!< TIM6_STOP (Bit 2)   */
#define SYSCTRL_DBG_CFG_TIM6_STOP_Msk (0x4UL)   /*!< TIM6_STOP (Bitfield-Mask: 0x01) */
#define SYSCTRL_DBG_CFG_TIM3_STOP_Pos (1UL)     /*!< TIM3_STOP (Bit 1)   */
#define SYSCTRL_DBG_CFG_TIM3_STOP_Msk (0x2UL)   /*!< TIM3_STOP (Bitfield-Mask: 0x01) */
#define SYSCTRL_DBG_CFG_TIM1_STOP_Pos (0UL)     /*!< TIM1_STOP (Bit 0)   */
#define SYSCTRL_DBG_CFG_TIM1_STOP_Msk (0x1UL)   /*!< TIM1_STOP (Bitfield-Mask: 0x01) */
/* =======================================================  EXTI_CFG0  ======================================================= */
#define SYSCTRL_EXTI_CFG0_EXTI7_Pos (28UL)         /*!< EXTI7 (Bit 28) */
#define SYSCTRL_EXTI_CFG0_EXTI7_Msk (0x70000000UL) /*!< EXTI7 (Bitfield-Mask: 0x07)*/
#define SYSCTRL_EXTI_CFG0_EXTI6_Pos (24UL)         /*!< EXTI6 (Bit 24) */
#define SYSCTRL_EXTI_CFG0_EXTI6_Msk (0x7000000UL)  /*!< EXTI6 (Bitfield-Mask: 0x07)*/
#define SYSCTRL_EXTI_CFG0_EXTI5_Pos (20UL)         /*!< EXTI5 (Bit 20) */
#define SYSCTRL_EXTI_CFG0_EXTI5_Msk (0x700000UL)   /*!< EXTI5 (Bitfield-Mask: 0x07)*/
#define SYSCTRL_EXTI_CFG0_EXTI4_Pos (16UL)         /*!< EXTI4 (Bit 16) */
#define SYSCTRL_EXTI_CFG0_EXTI4_Msk (0x70000UL)    /*!< EXTI4 (Bitfield-Mask: 0x07)*/
#define SYSCTRL_EXTI_CFG0_EXTI3_Pos (12UL)         /*!< EXTI3 (Bit 12) */
#define SYSCTRL_EXTI_CFG0_EXTI3_Msk (0x7000UL)     /*!< EXTI3 (Bitfield-Mask: 0x07)*/
#define SYSCTRL_EXTI_CFG0_EXTI2_Pos (8UL)          /*!< EXTI2 (Bit 8)  */
#define SYSCTRL_EXTI_CFG0_EXTI2_Msk (0x700UL)      /*!< EXTI2 (Bitfield-Mask: 0x07)*/
#define SYSCTRL_EXTI_CFG0_EXTI1_Pos (4UL)          /*!< EXTI1 (Bit 4)  */
#define SYSCTRL_EXTI_CFG0_EXTI1_Msk (0x70UL)       /*!< EXTI1 (Bitfield-Mask: 0x07)*/
#define SYSCTRL_EXTI_CFG0_EXTI0_Pos (0UL)          /*!< EXTI0 (Bit 0)  */
#define SYSCTRL_EXTI_CFG0_EXTI0_Msk (0x7UL)        /*!< EXTI0 (Bitfield-Mask: 0x07)*/
/* =======================================================  EXTI_CFG1  ======================================================= */
#define SYSCTRL_EXTI_CFG1_EXTI15_Pos (28UL)         /*!< EXTI15 (Bit 28)*/
#define SYSCTRL_EXTI_CFG1_EXTI15_Msk (0x70000000UL) /*!< EXTI15 (Bitfield-Mask: 0x07)    */
#define SYSCTRL_EXTI_CFG1_EXTI14_Pos (24UL)         /*!< EXTI14 (Bit 24)*/
#define SYSCTRL_EXTI_CFG1_EXTI14_Msk (0x7000000UL)  /*!< EXTI14 (Bitfield-Mask: 0x07)    */
#define SYSCTRL_EXTI_CFG1_EXTI13_Pos (20UL)         /*!< EXTI13 (Bit 20)*/
#define SYSCTRL_EXTI_CFG1_EXTI13_Msk (0x700000UL)   /*!< EXTI13 (Bitfield-Mask: 0x07)    */
#define SYSCTRL_EXTI_CFG1_EXTI12_Pos (16UL)         /*!< EXTI12 (Bit 16)*/
#define SYSCTRL_EXTI_CFG1_EXTI12_Msk (0x70000UL)    /*!< EXTI12 (Bitfield-Mask: 0x07)    */
#define SYSCTRL_EXTI_CFG1_EXTI11_Pos (12UL)         /*!< EXTI11 (Bit 12)*/
#define SYSCTRL_EXTI_CFG1_EXTI11_Msk (0x7000UL)     /*!< EXTI11 (Bitfield-Mask: 0x07)    */
#define SYSCTRL_EXTI_CFG1_EXTI10_Pos (8UL)          /*!< EXTI10 (Bit 8) */
#define SYSCTRL_EXTI_CFG1_EXTI10_Msk (0x700UL)      /*!< EXTI10 (Bitfield-Mask: 0x07)    */
#define SYSCTRL_EXTI_CFG1_EXTI9_Pos (4UL)           /*!< EXTI9 (Bit 4)  */
#define SYSCTRL_EXTI_CFG1_EXTI9_Msk (0x70UL)        /*!< EXTI9 (Bitfield-Mask: 0x07)*/
#define SYSCTRL_EXTI_CFG1_EXTI8_Pos (0UL)           /*!< EXTI8 (Bit 0)  */
#define SYSCTRL_EXTI_CFG1_EXTI8_Msk (0x7UL)         /*!< EXTI8 (Bitfield-Mask: 0x07)*/
/* =======================================================  EDU_CFG0  ======================================================== */
#define SYSCTRL_EDU_CFG0_DMA_REQ7_MAP_Pos (28UL)         /*!< DMA_REQ7_MAP (Bit 28) */
#define SYSCTRL_EDU_CFG0_DMA_REQ7_MAP_Msk (0xf0000000UL) /*!< DMA_REQ7_MAP (Bitfield-Mask: 0x0f)   */
#define SYSCTRL_EDU_CFG0_DMA_REQ6_MAP_Pos (24UL)         /*!< DMA_REQ6_MAP (Bit 24) */
#define SYSCTRL_EDU_CFG0_DMA_REQ6_MAP_Msk (0xf000000UL)  /*!< DMA_REQ6_MAP (Bitfield-Mask: 0x0f)   */
#define SYSCTRL_EDU_CFG0_DMA_REQ5_MAP_Pos (20UL)         /*!< DMA_REQ5_MAP (Bit 20) */
#define SYSCTRL_EDU_CFG0_DMA_REQ5_MAP_Msk (0xf00000UL)   /*!< DMA_REQ5_MAP (Bitfield-Mask: 0x0f)   */
#define SYSCTRL_EDU_CFG0_DMA_REQ4_MAP_Pos (16UL)         /*!< DMA_REQ4_MAP (Bit 16) */
#define SYSCTRL_EDU_CFG0_DMA_REQ4_MAP_Msk (0xf0000UL)    /*!< DMA_REQ4_MAP (Bitfield-Mask: 0x0f)   */
#define SYSCTRL_EDU_CFG0_DMA_REQ3_MAP_Pos (12UL)         /*!< DMA_REQ3_MAP (Bit 12) */
#define SYSCTRL_EDU_CFG0_DMA_REQ3_MAP_Msk (0xf000UL)     /*!< DMA_REQ3_MAP (Bitfield-Mask: 0x0f)   */
#define SYSCTRL_EDU_CFG0_DMA_REQ2_MAP_Pos (8UL)          /*!< DMA_REQ2_MAP (Bit 8)*/
#define SYSCTRL_EDU_CFG0_DMA_REQ2_MAP_Msk (0xf00UL)      /*!< DMA_REQ2_MAP (Bitfield-Mask: 0x0f)   */
#define SYSCTRL_EDU_CFG0_DMA_REQ1_MAP_Pos (4UL)          /*!< DMA_REQ1_MAP (Bit 4)*/
#define SYSCTRL_EDU_CFG0_DMA_REQ1_MAP_Msk (0xf0UL)       /*!< DMA_REQ1_MAP (Bitfield-Mask: 0x0f)   */
#define SYSCTRL_EDU_CFG0_DMA_REQ0_MAP_Pos (0UL)          /*!< DMA_REQ0_MAP (Bit 0)*/
#define SYSCTRL_EDU_CFG0_DMA_REQ0_MAP_Msk (0xfUL)        /*!< DMA_REQ0_MAP (Bitfield-Mask: 0x0f)   */
/* =======================================================  EDU_CFG1  ======================================================== */
#define SYSCTRL_EDU_CFG1_TIM1_ETRS_Pos (16UL)      /*!< TIM1_ETRS (Bit 16)  */
#define SYSCTRL_EDU_CFG1_TIM1_ETRS_Msk (0x70000UL) /*!< TIM1_ETRS (Bitfield-Mask: 0x07) */
#define SYSCTRL_EDU_CFG1_TIM1_TI4S_Pos (12UL)      /*!< TIM1_TI4S (Bit 12)  */
#define SYSCTRL_EDU_CFG1_TIM1_TI4S_Msk (0x7000UL)  /*!< TIM1_TI4S (Bitfield-Mask: 0x07) */
#define SYSCTRL_EDU_CFG1_TIM1_TI3S_Pos (8UL)       /*!< TIM1_TI3S (Bit 8)   */
#define SYSCTRL_EDU_CFG1_TIM1_TI3S_Msk (0x700UL)   /*!< TIM1_TI3S (Bitfield-Mask: 0x07) */
#define SYSCTRL_EDU_CFG1_TIM1_TI2S_Pos (4UL)       /*!< TIM1_TI2S (Bit 4)   */
#define SYSCTRL_EDU_CFG1_TIM1_TI2S_Msk (0x70UL)    /*!< TIM1_TI2S (Bitfield-Mask: 0x07) */
#define SYSCTRL_EDU_CFG1_TIM1_TI1S_Pos (0UL)       /*!< TIM1_TI1S (Bit 0)   */
#define SYSCTRL_EDU_CFG1_TIM1_TI1S_Msk (0x7UL)     /*!< TIM1_TI1S (Bitfield-Mask: 0x07) */
/* =======================================================  EDU_CFG2  ======================================================== */
#define SYSCTRL_EDU_CFG2_TIM3_ETRS_Pos (16UL)      /*!< TIM3_ETRS (Bit 16)  */
#define SYSCTRL_EDU_CFG2_TIM3_ETRS_Msk (0x70000UL) /*!< TIM3_ETRS (Bitfield-Mask: 0x07) */
#define SYSCTRL_EDU_CFG2_TIM3_TI4S_Pos (12UL)      /*!< TIM3_TI4S (Bit 12)  */
#define SYSCTRL_EDU_CFG2_TIM3_TI4S_Msk (0x7000UL)  /*!< TIM3_TI4S (Bitfield-Mask: 0x07) */
#define SYSCTRL_EDU_CFG2_TIM3_TI3S_Pos (8UL)       /*!< TIM3_TI3S (Bit 8)   */
#define SYSCTRL_EDU_CFG2_TIM3_TI3S_Msk (0x700UL)   /*!< TIM3_TI3S (Bitfield-Mask: 0x07) */
#define SYSCTRL_EDU_CFG2_TIM3_TI2S_Pos (4UL)       /*!< TIM3_TI2S (Bit 4)   */
#define SYSCTRL_EDU_CFG2_TIM3_TI2S_Msk (0x70UL)    /*!< TIM3_TI2S (Bitfield-Mask: 0x07) */
#define SYSCTRL_EDU_CFG2_TIM3_TI1S_Pos (0UL)       /*!< TIM3_TI1S (Bit 0)   */
#define SYSCTRL_EDU_CFG2_TIM3_TI1S_Msk (0x7UL)     /*!< TIM3_TI1S (Bitfield-Mask: 0x07) */
/* =======================================================  EDU_CFG3  ======================================================== */
#define SYSCTRL_EDU_CFG3_TIM17_ETRS_Pos (28UL)         /*!< TIM17_ETRS (Bit 28) */
#define SYSCTRL_EDU_CFG3_TIM17_ETRS_Msk (0x70000000UL) /*!< TIM17_ETRS (Bitfield-Mask: 0x07)*/
#define SYSCTRL_EDU_CFG3_TIM17_TI1S_Pos (24UL)         /*!< TIM17_TI1S (Bit 24) */
#define SYSCTRL_EDU_CFG3_TIM17_TI1S_Msk (0x7000000UL)  /*!< TIM17_TI1S (Bitfield-Mask: 0x07)*/
#define SYSCTRL_EDU_CFG3_TIM16_ETRS_Pos (20UL)         /*!< TIM16_ETRS (Bit 20) */
#define SYSCTRL_EDU_CFG3_TIM16_ETRS_Msk (0x700000UL)   /*!< TIM16_ETRS (Bitfield-Mask: 0x07)*/
#define SYSCTRL_EDU_CFG3_TIM16_TI1S_Pos (16UL)         /*!< TIM16_TI1S (Bit 16) */
#define SYSCTRL_EDU_CFG3_TIM16_TI1S_Msk (0x70000UL)    /*!< TIM16_TI1S (Bitfield-Mask: 0x07)*/
#define SYSCTRL_EDU_CFG3_TIM15_ETRS_Pos (8UL)          /*!< TIM15_ETRS (Bit 8)  */
#define SYSCTRL_EDU_CFG3_TIM15_ETRS_Msk (0x700UL)      /*!< TIM15_ETRS (Bitfield-Mask: 0x07)*/
#define SYSCTRL_EDU_CFG3_TIM15_TI2S_Pos (4UL)          /*!< TIM15_TI2S (Bit 4)  */
#define SYSCTRL_EDU_CFG3_TIM15_TI2S_Msk (0x70UL)       /*!< TIM15_TI2S (Bitfield-Mask: 0x07)*/
#define SYSCTRL_EDU_CFG3_TIM15_TI1S_Pos (0UL)          /*!< TIM15_TI1S (Bit 0)  */
#define SYSCTRL_EDU_CFG3_TIM15_TI1S_Msk (0x7UL)        /*!< TIM15_TI1S (Bitfield-Mask: 0x07)*/
/* =======================================================  EDU_CFG4  ======================================================== */
#define SYSCTRL_EDU_CFG4_TIM1_OCCSE_Pos (24UL)         /*!< TIM1_OCCSE (Bit 24) */
#define SYSCTRL_EDU_CFG4_TIM1_OCCSE_Msk (0x3f000000UL) /*!< TIM1_OCCSE (Bitfield-Mask: 0x3f)*/
#define SYSCTRL_EDU_CFG4_TIM1_BK2SE_Pos (16UL)         /*!< TIM1_BK2SE (Bit 16) */
#define SYSCTRL_EDU_CFG4_TIM1_BK2SE_Msk (0x3f0000UL)   /*!< TIM1_BK2SE (Bitfield-Mask: 0x3f)*/
#define SYSCTRL_EDU_CFG4_TIM1_BKSE_Pos (8UL)           /*!< TIM1_BKSE (Bit 8)   */
#define SYSCTRL_EDU_CFG4_TIM1_BKSE_Msk (0x7f00UL)      /*!< TIM1_BKSE (Bitfield-Mask: 0x7f) */
#define SYSCTRL_EDU_CFG4_TIM1_SP_Pos (0UL)             /*!< TIM1_SP (Bit 0)*/
#define SYSCTRL_EDU_CFG4_TIM1_SP_Msk (0x7fUL)          /*!< TIM1_SP (Bitfield-Mask: 0x7f)   */
/* =======================================================  EDU_CFG5  ======================================================== */
#define SYSCTRL_EDU_CFG5_TIM17_BKSE_Pos (24UL)         /*!< TIM17_BKSE (Bit 24) */
#define SYSCTRL_EDU_CFG5_TIM17_BKSE_Msk (0x7f000000UL) /*!< TIM17_BKSE (Bitfield-Mask: 0x7f)*/
#define SYSCTRL_EDU_CFG5_TIM17_SP_Pos (16UL)           /*!< TIM17_SP (Bit 16)   */
#define SYSCTRL_EDU_CFG5_TIM17_SP_Msk (0x7f0000UL)     /*!< TIM17_SP (Bitfield-Mask: 0x7f)  */
#define SYSCTRL_EDU_CFG5_TIM3_OCCSE_Pos (8UL)          /*!< TIM3_OCCSE (Bit 8)  */
#define SYSCTRL_EDU_CFG5_TIM3_OCCSE_Msk (0x3f00UL)     /*!< TIM3_OCCSE (Bitfield-Mask: 0x3f)*/
#define SYSCTRL_EDU_CFG5_TIM3_SP_Pos (0UL)             /*!< TIM3_SP (Bit 0)*/
#define SYSCTRL_EDU_CFG5_TIM3_SP_Msk (0x3fUL)          /*!< TIM3_SP (Bitfield-Mask: 0x3f)   */
/* =======================================================  EDU_CFG6  ======================================================== */
#define SYSCTRL_EDU_CFG6_TIM15_BK2SE_Pos (16UL)       /*!< TIM15_BK2SE (Bit 16)*/
#define SYSCTRL_EDU_CFG6_TIM15_BK2SE_Msk (0x3f0000UL) /*!< TIM15_BK2SE (Bitfield-Mask: 0x3f)    */
#define SYSCTRL_EDU_CFG6_TIM15_BKSE_Pos (8UL)         /*!< TIM15_BKSE (Bit 8)  */
#define SYSCTRL_EDU_CFG6_TIM15_BKSE_Msk (0x7f00UL)    /*!< TIM15_BKSE (Bitfield-Mask: 0x7f)*/
#define SYSCTRL_EDU_CFG6_TIM15_SP_Pos (0UL)           /*!< TIM15_SP (Bit 0)    */
#define SYSCTRL_EDU_CFG6_TIM15_SP_Msk (0x7fUL)        /*!< TIM15_SP (Bitfield-Mask: 0x7f)  */
/* =======================================================  EDU_CFG7  ======================================================== */
#define SYSCTRL_EDU_CFG7_TIM16_BK2SE_Pos (16UL)       /*!< TIM16_BK2SE (Bit 16)*/
#define SYSCTRL_EDU_CFG7_TIM16_BK2SE_Msk (0x3f0000UL) /*!< TIM16_BK2SE (Bitfield-Mask: 0x3f)    */
#define SYSCTRL_EDU_CFG7_TIM16_BKSE_Pos (8UL)         /*!< TIM16_BKSE (Bit 8)  */
#define SYSCTRL_EDU_CFG7_TIM16_BKSE_Msk (0x7f00UL)    /*!< TIM16_BKSE (Bitfield-Mask: 0x7f)*/
#define SYSCTRL_EDU_CFG7_TIM16_SP_Pos (0UL)           /*!< TIM16_SP (Bit 0)    */
#define SYSCTRL_EDU_CFG7_TIM16_SP_Msk (0x7fUL)        /*!< TIM16_SP (Bitfield-Mask: 0x7f)  */
/* =======================================================  EDU_CFG8  ======================================================== */
#define SYSCTRL_EDU_CFG8_TIM2_ETRS_Pos (16UL)      /*!< TIM2_ETRS (Bit 16)  */
#define SYSCTRL_EDU_CFG8_TIM2_ETRS_Msk (0x70000UL) /*!< TIM2_ETRS (Bitfield-Mask: 0x07) */
#define SYSCTRL_EDU_CFG8_TIM2_TI4S_Pos (12UL)      /*!< TIM2_TI4S (Bit 12)  */
#define SYSCTRL_EDU_CFG8_TIM2_TI4S_Msk (0x7000UL)  /*!< TIM2_TI4S (Bitfield-Mask: 0x07) */
#define SYSCTRL_EDU_CFG8_TIM2_TI3S_Pos (8UL)       /*!< TIM2_TI3S (Bit 8)   */
#define SYSCTRL_EDU_CFG8_TIM2_TI3S_Msk (0x700UL)   /*!< TIM2_TI3S (Bitfield-Mask: 0x07) */
#define SYSCTRL_EDU_CFG8_TIM2_TI2S_Pos (4UL)       /*!< TIM2_TI2S (Bit 4)   */
#define SYSCTRL_EDU_CFG8_TIM2_TI2S_Msk (0x70UL)    /*!< TIM2_TI2S (Bitfield-Mask: 0x07) */
#define SYSCTRL_EDU_CFG8_TIM2_TI1S_Pos (0UL)       /*!< TIM2_TI1S (Bit 0)   */
#define SYSCTRL_EDU_CFG8_TIM2_TI1S_Msk (0x7UL)     /*!< TIM2_TI1S (Bitfield-Mask: 0x07) */
/* =======================================================  EDU_CFG9  ======================================================== */
#define SYSCTRL_EDU_CFG9_TIM2_OCCSE_Pos (24UL)         /*!< TIM2_OCCSE (Bit 24)  */
#define SYSCTRL_EDU_CFG9_TIM2_OCCSE_Msk (0x3F000000UL) /*!< TIM2_OCCSE (Bitfield-Mask: 0x3f)*/
#define SYSCTRL_EDU_CFG9_TIM2_BKSE_Pos (8UL)           /*!< TIM2_BKSE (Bit 8)  */
#define SYSCTRL_EDU_CFG9_TIM2_BKSE_Msk (0x7f00UL)      /*!< TIM2_BKSE (Bitfield-Mask: 0x7f)*/
#define SYSCTRL_EDU_CFG9_TIM2_SP_Pos (0UL)             /*!< TIM2_SP (Bit 0)*/
#define SYSCTRL_EDU_CFG9_TIM2_SP_Msk (0x7fUL)          /*!< TIM2_SP (Bitfield-Mask: 0x3f)   */

/* ==========================================================  KEY  ========================================================== */
#define SYSCTRL_KEY_KEY_Pos (16UL)          /*!< KEY (Bit 16)   */
#define SYSCTRL_KEY_KEY_Msk (0xffff0000UL)  /*!< KEY (Bitfield-Mask: 0xffff)*/
#define SYSCTRL_KEY_LOCK_CNT_Pos (8UL)      /*!< LOCK_CNT (Bit 8)    */
#define SYSCTRL_KEY_LOCK_CNT_Msk (0x1f00UL) /*!< LOCK_CNT (Bitfield-Mask: 0x1f)  */
#define SYSCTRL_KEY_LOCK_Pos (1UL)          /*!< LOCK (Bit 1)   */
#define SYSCTRL_KEY_LOCK_Msk (0x2UL)        /*!< LOCK (Bitfield-Mask: 0x01) */
#define SYSCTRL_KEY_WR_ERR_Pos (0UL)        /*!< WR_ERR (Bit 0) */
#define SYSCTRL_KEY_WR_ERR_Msk (0x1UL)      /*!< WR_ERR (Bitfield-Mask: 0x01)    */

/* =========================================================================================================================== */
/* ================    NVIC================ */
/* =========================================================================================================================== */

/* =========================================================  ISER  ========================================================== */
#define NVIC_ISER_SETENA_Pos (0UL)          /*!< SETENA (Bit 0) */
#define NVIC_ISER_SETENA_Msk (0xffffffffUL) /*!< SETENA (Bitfield-Mask: 0xffffffff)   */
/* =========================================================  ICER  ========================================================== */
#define NVIC_ICER_CLRENA_Pos (0UL)          /*!< CLRENA (Bit 0) */
#define NVIC_ICER_CLRENA_Msk (0xffffffffUL) /*!< CLRENA (Bitfield-Mask: 0xffffffff)   */
/* =========================================================  ISPR  ========================================================== */
#define NVIC_ISPR_SETPEND_Pos (0UL)          /*!< SETPEND (Bit 0)*/
#define NVIC_ISPR_SETPEND_Msk (0xffffffffUL) /*!< SETPEND (Bitfield-Mask: 0xffffffff)  */
/* =========================================================  ICPR  ========================================================== */
#define NVIC_ICPR_CLRPEND_Pos (0UL)          /*!< CLRPEND (Bit 0)*/
#define NVIC_ICPR_CLRPEND_Msk (0xffffffffUL) /*!< CLRPEND (Bitfield-Mask: 0xffffffff)  */
/* =========================================================  IPR0  ========================================================== */
#define NVIC_IPR0_PRI_00_Pos (6UL)          /*!< PRI_00 (Bit 6) */
#define NVIC_IPR0_PRI_00_Msk (0xc0UL)       /*!< PRI_00 (Bitfield-Mask: 0x03)    */
#define NVIC_IPR0_PRI_01_Pos (14UL)         /*!< PRI_01 (Bit 14)*/
#define NVIC_IPR0_PRI_01_Msk (0xc000UL)     /*!< PRI_01 (Bitfield-Mask: 0x03)    */
#define NVIC_IPR0_PRI_02_Pos (22UL)         /*!< PRI_02 (Bit 22)*/
#define NVIC_IPR0_PRI_02_Msk (0xc00000UL)   /*!< PRI_02 (Bitfield-Mask: 0x03)    */
#define NVIC_IPR0_PRI_03_Pos (30UL)         /*!< PRI_03 (Bit 30)*/
#define NVIC_IPR0_PRI_03_Msk (0xc0000000UL) /*!< PRI_03 (Bitfield-Mask: 0x03)    */
/* =========================================================  IPR1  ========================================================== */
#define NVIC_IPR1_PRI_40_Pos (6UL)          /*!< PRI_40 (Bit 6) */
#define NVIC_IPR1_PRI_40_Msk (0xc0UL)       /*!< PRI_40 (Bitfield-Mask: 0x03)    */
#define NVIC_IPR1_PRI_41_Pos (14UL)         /*!< PRI_41 (Bit 14)*/
#define NVIC_IPR1_PRI_41_Msk (0xc000UL)     /*!< PRI_41 (Bitfield-Mask: 0x03)    */
#define NVIC_IPR1_PRI_42_Pos (22UL)         /*!< PRI_42 (Bit 22)*/
#define NVIC_IPR1_PRI_42_Msk (0xc00000UL)   /*!< PRI_42 (Bitfield-Mask: 0x03)    */
#define NVIC_IPR1_PRI_43_Pos (30UL)         /*!< PRI_43 (Bit 30)*/
#define NVIC_IPR1_PRI_43_Msk (0xc0000000UL) /*!< PRI_43 (Bitfield-Mask: 0x03)    */
/* =========================================================  IPR2  ========================================================== */
#define NVIC_IPR2_PRI_80_Pos (6UL)          /*!< PRI_80 (Bit 6) */
#define NVIC_IPR2_PRI_80_Msk (0xc0UL)       /*!< PRI_80 (Bitfield-Mask: 0x03)    */
#define NVIC_IPR2_PRI_81_Pos (14UL)         /*!< PRI_81 (Bit 14)*/
#define NVIC_IPR2_PRI_81_Msk (0xc000UL)     /*!< PRI_81 (Bitfield-Mask: 0x03)    */
#define NVIC_IPR2_PRI_82_Pos (22UL)         /*!< PRI_82 (Bit 22)*/
#define NVIC_IPR2_PRI_82_Msk (0xc00000UL)   /*!< PRI_82 (Bitfield-Mask: 0x03)    */
#define NVIC_IPR2_PRI_83_Pos (30UL)         /*!< PRI_83 (Bit 30)*/
#define NVIC_IPR2_PRI_83_Msk (0xc0000000UL) /*!< PRI_83 (Bitfield-Mask: 0x03)    */
/* =========================================================  IPR3  ========================================================== */
#define NVIC_IPR3_PRI_120_Pos (6UL)          /*!< PRI_120 (Bit 6)*/
#define NVIC_IPR3_PRI_120_Msk (0xc0UL)       /*!< PRI_120 (Bitfield-Mask: 0x03)   */
#define NVIC_IPR3_PRI_121_Pos (14UL)         /*!< PRI_121 (Bit 14)    */
#define NVIC_IPR3_PRI_121_Msk (0xc000UL)     /*!< PRI_121 (Bitfield-Mask: 0x03)   */
#define NVIC_IPR3_PRI_122_Pos (22UL)         /*!< PRI_122 (Bit 22)    */
#define NVIC_IPR3_PRI_122_Msk (0xc00000UL)   /*!< PRI_122 (Bitfield-Mask: 0x03)   */
#define NVIC_IPR3_PRI_123_Pos (30UL)         /*!< PRI_123 (Bit 30)    */
#define NVIC_IPR3_PRI_123_Msk (0xc0000000UL) /*!< PRI_123 (Bitfield-Mask: 0x03)   */
/* =========================================================  IPR4  ========================================================== */
#define NVIC_IPR4_PRI_160_Pos (6UL)          /*!< PRI_160 (Bit 6)*/
#define NVIC_IPR4_PRI_160_Msk (0xc0UL)       /*!< PRI_160 (Bitfield-Mask: 0x03)   */
#define NVIC_IPR4_PRI_161_Pos (14UL)         /*!< PRI_161 (Bit 14)    */
#define NVIC_IPR4_PRI_161_Msk (0xc000UL)     /*!< PRI_161 (Bitfield-Mask: 0x03)   */
#define NVIC_IPR4_PRI_162_Pos (22UL)         /*!< PRI_162 (Bit 22)    */
#define NVIC_IPR4_PRI_162_Msk (0xc00000UL)   /*!< PRI_162 (Bitfield-Mask: 0x03)   */
#define NVIC_IPR4_PRI_163_Pos (30UL)         /*!< PRI_163 (Bit 30)    */
#define NVIC_IPR4_PRI_163_Msk (0xc0000000UL) /*!< PRI_163 (Bitfield-Mask: 0x03)   */
/* =========================================================  IPR5  ========================================================== */
#define NVIC_IPR5_PRI_200_Pos (6UL)          /*!< PRI_200 (Bit 6)*/
#define NVIC_IPR5_PRI_200_Msk (0xc0UL)       /*!< PRI_200 (Bitfield-Mask: 0x03)   */
#define NVIC_IPR5_PRI_201_Pos (14UL)         /*!< PRI_201 (Bit 14)    */
#define NVIC_IPR5_PRI_201_Msk (0xc000UL)     /*!< PRI_201 (Bitfield-Mask: 0x03)   */
#define NVIC_IPR5_PRI_202_Pos (22UL)         /*!< PRI_202 (Bit 22)    */
#define NVIC_IPR5_PRI_202_Msk (0xc00000UL)   /*!< PRI_202 (Bitfield-Mask: 0x03)   */
#define NVIC_IPR5_PRI_203_Pos (30UL)         /*!< PRI_203 (Bit 30)    */
#define NVIC_IPR5_PRI_203_Msk (0xc0000000UL) /*!< PRI_203 (Bitfield-Mask: 0x03)   */
/* =========================================================  IPR6  ========================================================== */
#define NVIC_IPR6_PRI_240_Pos (6UL)          /*!< PRI_240 (Bit 6)*/
#define NVIC_IPR6_PRI_240_Msk (0xc0UL)       /*!< PRI_240 (Bitfield-Mask: 0x03)   */
#define NVIC_IPR6_PRI_241_Pos (14UL)         /*!< PRI_241 (Bit 14)    */
#define NVIC_IPR6_PRI_241_Msk (0xc000UL)     /*!< PRI_241 (Bitfield-Mask: 0x03)   */
#define NVIC_IPR6_PRI_242_Pos (22UL)         /*!< PRI_242 (Bit 22)    */
#define NVIC_IPR6_PRI_242_Msk (0xc00000UL)   /*!< PRI_242 (Bitfield-Mask: 0x03)   */
#define NVIC_IPR6_PRI_243_Pos (30UL)         /*!< PRI_243 (Bit 30)    */
#define NVIC_IPR6_PRI_243_Msk (0xc0000000UL) /*!< PRI_243 (Bitfield-Mask: 0x03)   */
/* =========================================================  IPR7  ========================================================== */
#define NVIC_IPR7_PRI_280_Pos (6UL)          /*!< PRI_280 (Bit 6)*/
#define NVIC_IPR7_PRI_280_Msk (0xc0UL)       /*!< PRI_280 (Bitfield-Mask: 0x03)   */
#define NVIC_IPR7_PRI_281_Pos (14UL)         /*!< PRI_281 (Bit 14)    */
#define NVIC_IPR7_PRI_281_Msk (0xc000UL)     /*!< PRI_281 (Bitfield-Mask: 0x03)   */
#define NVIC_IPR7_PRI_282_Pos (22UL)         /*!< PRI_282 (Bit 22)    */
#define NVIC_IPR7_PRI_282_Msk (0xc00000UL)   /*!< PRI_282 (Bitfield-Mask: 0x03)   */
#define NVIC_IPR7_PRI_283_Pos (30UL)         /*!< PRI_283 (Bit 30)    */
#define NVIC_IPR7_PRI_283_Msk (0xc0000000UL) /*!< PRI_283 (Bitfield-Mask: 0x03)   */

    /** @} */ /* End of group PosMask_peripherals */

    /* =========================================================================================================================== */
    /* ================Enumerated Values Peripheral Section ================ */
    /* =========================================================================================================================== */

    /** @addtogroup EnumValue_peripherals
     * @{
     */
    /* =========================================================================================================================== */
    /* ================    UART0    ================ */
    /* =========================================================================================================================== */

    /* ==========================================================  DR  =========================================================== */
    /* ==========================================================  RSR  ========================================================== */
    /* ==========================================================  FR  =========================================================== */
    /* =========================================================  ILPR  ========================================================== */
    /* =========================================================  IBRD  ========================================================== */
    /* =========================================================  FBRD  ========================================================== */
    /* ==========================================================  LCR  ========================================================== */
    /* ==========================================================  CR  =========================================================== */
    /* =========================================================  IFLS  ========================================================== */
    /* =========================================================  IMSC  ========================================================== */
    /* ==========================================================  RIS  ========================================================== */
    /* ==========================================================  MIS  ========================================================== */
    /* ==========================================================  ICR  ========================================================== */
    /* =========================================================  DMACR  ========================================================= */

    /* =========================================================================================================================== */
    /* ================    I2C0================ */
    /* =========================================================================================================================== */

    /* ==========================================================  CON  ========================================================== */
    /* ==========================================================  TAR  ========================================================== */
    /* ==========================================================  SAR  ========================================================== */
    /* ========================================================  HSMADDR  ======================================================== */
    /* ========================================================  DATACMD  ======================================================== */
    /* ========================================================  SSHCNT  ========================================================= */
    /* ========================================================  SSLCNT  ========================================================= */
    /* ========================================================  FSHCNT  ========================================================= */
    /* ========================================================  FSLCNT  ========================================================= */
    /* ========================================================  HSHCNT  ========================================================= */
    /* ========================================================  HSLCNT  ========================================================= */
    /* =======================================================  INTRSTAT  ======================================================== */
    /* =======================================================  INTRMASK  ======================================================== */
    /* ======================================================  RAWINTRSTAT  ====================================================== */
    /* =========================================================  RXTL  ========================================================== */
    /* =========================================================  TXTL  ========================================================== */
    /* ========================================================  CLRINTR  ======================================================== */
    /* ======================================================  CLRRXUNDER  ======================================================= */
    /* =======================================================  CLRRXOVER  ======================================================= */
    /* =======================================================  CLRTXOVER  ======================================================= */
    /* =======================================================  CLRRDREQ  ======================================================== */
    /* =======================================================  CLRTXABRT  ======================================================= */
    /* =======================================================  CLRRXDONE  ======================================================= */
    /* ======================================================  CLRACTIVITY  ====================================================== */
    /* ======================================================  CLRSTOP_DET  ====================================================== */
    /* ======================================================  CLRSTARTDET  ====================================================== */
    /* ======================================================  CLRGENCALL  ======================================================= */
    /* ========================================================  ENABLE  ========================================================= */
    /* ========================================================  STATUS  ========================================================= */
    /* =========================================================  TXFLR  ========================================================= */
    /* =========================================================  RXFLR  ========================================================= */
    /* ========================================================  SDAHOLD  ======================================================== */
    /* =====================================================  TXABRTSOURCE  ====================================================== */
    /* ======================================================  SLVDATANACKONLY  ====================================================== */
    /* =========================================================  DMACR  ========================================================= */
    /* ========================================================  DMATDLR  ======================================================== */
    /* ========================================================  DMARDLR  ======================================================== */
    /* =======================================================  SDASETUP  ======================================================== */
    /* ======================================================  ACKGENERALCALL  ======================================================= */
    /* =====================================================  ENABLESTATUS  ====================================================== */
    /* =======================================================  FSSPKLEN  ======================================================== */
    /* =======================================================  HSSPKLEN  ======================================================== */
    /* =====================================================  CLRRESTARTDET  ===================================================== */
    /* ======================================================  COMPPARAM1  ======================================================= */
    /* ======================================================  COMPVERSION  ====================================================== */
    /* =======================================================  COMPTYPE  ======================================================== */

    /* =========================================================================================================================== */
    /* ================    TIM1================ */
    /* =========================================================================================================================== */

    /* ==========================================================  CR1  ========================================================== */
    /* ==========================================================  CR2  ========================================================== */
    /* =========================================================  SMCR  ========================================================== */
    /* =========================================================  DIER  ========================================================== */
    /* ==========================================================  SR  =========================================================== */
    /* ==========================================================  EGR  ========================================================== */
    /* =====================================================  CCMR1_Output  ====================================================== */
    /* ======================================================  CCMR1_Input  ====================================================== */
    /* =====================================================  CCMR2_Output  ====================================================== */
    /* ======================================================  CCMR2_Input  ====================================================== */
    /* =========================================================  CCER  ========================================================== */
    /* ==========================================================  CNT  ========================================================== */
    /* ==========================================================  PSC  ========================================================== */
    /* ==========================================================  ARR  ========================================================== */
    /* =========================================================  CCR1  ========================================================== */
    /* =========================================================  CCR2  ========================================================== */
    /* =========================================================  CCR3  ========================================================== */
    /* =========================================================  CCR4  ========================================================== */
    /* ==========================================================  DCR  ========================================================== */
    /* =========================================================  DMAR  ========================================================== */
    /* ==========================================================  RCR  ========================================================== */
    /* =========================================================  BDTR  ========================================================== */

    /* =========================================================================================================================== */
    /* ================SPI================ */
    /* =========================================================================================================================== */

    /* ========================================================  SSPCR0  ========================================================= */
    /* ========================================================  SSPCR1  ========================================================= */
    /* =========================================================  SSPDR  ========================================================= */
    /* =========================================================  SSPSR  ========================================================= */
    /* ========================================================  SSPCPSR  ======================================================== */
    /* ========================================================  SSPIMSC  ======================================================== */
    /* ========================================================  SSPRIS  ========================================================= */
    /* ========================================================  SSPMIS  ========================================================= */
    /* ========================================================  SSPICR  ========================================================= */
    /* =======================================================  SSPDMACR  ======================================================== */

    /* =========================================================================================================================== */
    /* ================    DMAC================ */
    /* =========================================================================================================================== */

    /* =========================================================  SAR0  ========================================================== */
    /* =========================================================  DAR0  ========================================================== */
    /* =========================================================  LLP0  ========================================================== */
    /* ========================================================  CTL0_L  ========================================================= */
    /* ========================================================  CTL0_H  ========================================================= */
    /* ========================================================  SSTAT0  ========================================================= */
    /* ========================================================  DSTAT0  ========================================================= */
    /* =======================================================  SSTATAR0  ======================================================== */
    /* =======================================================  DSTATAR0  ======================================================== */
    /* ========================================================  CFG0_L  ========================================================= */
    /* ========================================================  CFG0_H  ========================================================= */
    /* =========================================================  SGR0  ========================================================== */
    /* =========================================================  DSR0  ========================================================== */
    /* =========================================================  SAR1  ========================================================== */
    /* =========================================================  SAR2  ========================================================== */
    /* =========================================================  SAR3  ========================================================== */
    /* =========================================================  SAR4  ========================================================== */
    /* =========================================================  SAR5  ========================================================== */
    /* =========================================================  SAR6  ========================================================== */
    /* =========================================================  SAR7  ========================================================== */
    /* =========================================================  DAR1  ========================================================== */
    /* =========================================================  DAR2  ========================================================== */
    /* =========================================================  DAR3  ========================================================== */
    /* =========================================================  DAR4  ========================================================== */
    /* =========================================================  DAR5  ========================================================== */
    /* =========================================================  DAR6  ========================================================== */
    /* =========================================================  DAR7  ========================================================== */
    /* =========================================================  LLP1  ========================================================== */
    /* =========================================================  LLP2  ========================================================== */
    /* =========================================================  LLP3  ========================================================== */
    /* =========================================================  LLP4  ========================================================== */
    /* =========================================================  LLP5  ========================================================== */
    /* =========================================================  LLP6  ========================================================== */
    /* =========================================================  LLP7  ========================================================== */
    /* ========================================================  CTL1_L  ========================================================= */
    /* ========================================================  CTL2_L  ========================================================= */
    /* ========================================================  CTL3_L  ========================================================= */
    /* ========================================================  CTL4_L  ========================================================= */
    /* ========================================================  CTL5_L  ========================================================= */
    /* ========================================================  CTL6_L  ========================================================= */
    /* ========================================================  CTL7_L  ========================================================= */
    /* ========================================================  CTL1_H  ========================================================= */
    /* ========================================================  CTL2_H  ========================================================= */
    /* ========================================================  CTL3_H  ========================================================= */
    /* ========================================================  CTL4_H  ========================================================= */
    /* ========================================================  CTL5_H  ========================================================= */
    /* ========================================================  CTL6_H  ========================================================= */
    /* ========================================================  CTL7_H  ========================================================= */
    /* ========================================================  SSTAT1  ========================================================= */
    /* ========================================================  SSTAT2  ========================================================= */
    /* ========================================================  SSTAT3  ========================================================= */
    /* ========================================================  SSTAT4  ========================================================= */
    /* ========================================================  SSTAT5  ========================================================= */
    /* ========================================================  SSTAT6  ========================================================= */
    /* ========================================================  SSTAT7  ========================================================= */
    /* ========================================================  DSTAT1  ========================================================= */
    /* ========================================================  DSTAT2  ========================================================= */
    /* ========================================================  DSTAT3  ========================================================= */
    /* ========================================================  DSTAT4  ========================================================= */
    /* ========================================================  DSTAT5  ========================================================= */
    /* ========================================================  DSTAT6  ========================================================= */
    /* ========================================================  DSTAT7  ========================================================= */
    /* =======================================================  SSTATAR1  ======================================================== */
    /* =======================================================  SSTATAR2  ======================================================== */
    /* =======================================================  SSTATAR3  ======================================================== */
    /* =======================================================  SSTATAR4  ======================================================== */
    /* =======================================================  SSTATAR5  ======================================================== */
    /* =======================================================  SSTATAR6  ======================================================== */
    /* =======================================================  SSTATAR7  ======================================================== */
    /* =======================================================  DSTATAR1  ======================================================== */
    /* =======================================================  DSTATAR2  ======================================================== */
    /* =======================================================  DSTATAR3  ======================================================== */
    /* =======================================================  DSTATAR4  ======================================================== */
    /* =======================================================  DSTATAR5  ======================================================== */
    /* =======================================================  DSTATAR6  ======================================================== */
    /* =======================================================  DSTATAR7  ======================================================== */
    /* ========================================================  CFG1_L  ========================================================= */
    /* ========================================================  CFG2_L  ========================================================= */
    /* ========================================================  CFG3_L  ========================================================= */
    /* ========================================================  CFG4_L  ========================================================= */
    /* ========================================================  CFG5_L  ========================================================= */
    /* ========================================================  CFG6_L  ========================================================= */
    /* ========================================================  CFG7_L  ========================================================= */
    /* ========================================================  CFG1_H  ========================================================= */
    /* ========================================================  CFG2_H  ========================================================= */
    /* ========================================================  CFG3_H  ========================================================= */
    /* ========================================================  CFG4_H  ========================================================= */
    /* ========================================================  CFG5_H  ========================================================= */
    /* ========================================================  CFG6_H  ========================================================= */
    /* ========================================================  CFG7_H  ========================================================= */
    /* =========================================================  SGR1  ========================================================== */
    /* =========================================================  SGR2  ========================================================== */
    /* =========================================================  SGR3  ========================================================== */
    /* =========================================================  SGR4  ========================================================== */
    /* =========================================================  SGR5  ========================================================== */
    /* =========================================================  SGR6  ========================================================== */
    /* =========================================================  SGR7  ========================================================== */
    /* =========================================================  DSR1  ========================================================== */
    /* =========================================================  DSR2  ========================================================== */
    /* =========================================================  DSR3  ========================================================== */
    /* =========================================================  DSR4  ========================================================== */
    /* =========================================================  DSR5  ========================================================== */
    /* =========================================================  DSR6  ========================================================== */
    /* =========================================================  DSR7  ========================================================== */
    /* ========================================================  RawTfr  ========================================================= */
    /* =======================================================  RawBlock  ======================================================== */
    /* ======================================================  RawSrcTran  ======================================================= */
    /* ======================================================  RawDstTran  ======================================================= */
    /* ========================================================  RawErr  ========================================================= */
    /* =======================================================  StatusTfr  ======================================================= */
    /* ======================================================  StatusBlock  ====================================================== */
    /* =====================================================  StatusSrcTran  ===================================================== */
    /* =====================================================  StatusDstTran  ===================================================== */
    /* =======================================================  StatusErr  ======================================================= */
    /* ========================================================  MaskTfr  ======================================================== */
    /* =======================================================  MaskBlock  ======================================================= */
    /* ======================================================  MaskSrcTran  ====================================================== */
    /* ======================================================  MaskDstTran  ====================================================== */
    /* ========================================================  MaskErr  ======================================================== */
    /* =======================================================  ClearTfr  ======================================================== */
    /* ======================================================  ClearBlock  ======================================================= */
    /* =====================================================  ClearSrcTran  ====================================================== */
    /* =====================================================  ClearDstTran  ====================================================== */
    /* =======================================================  ClearErr  ======================================================== */
    /* =======================================================  StatusInt  ======================================================= */
    /* =======================================================  ReqSrcReg  ======================================================= */
    /* =======================================================  ReqDstReg  ======================================================= */
    /* =====================================================  SglReqSrcReg  ====================================================== */
    /* =====================================================  SglReqDstReg  ====================================================== */
    /* =======================================================  LstSrcReg  ======================================================= */
    /* =======================================================  LstDstReg  ======================================================= */
    /* =======================================================  DmaCfgReg  ======================================================= */
    /* ========================================================  ChEnReg  ======================================================== */
    /* =======================================================  DmaIdReg  ======================================================== */
    /* ======================================================  DmaTestReg  ======================================================= */
    /* ===================================================  DMA_COMP_PARAMS_6  =================================================== */
    /* ==================================================  DMA_COMP_PARAMS_5H  =================================================== */
    /* ==================================================  DMA_COMP_PARAMS_5L  =================================================== */
    /* ==================================================  DMA_COMP_PARAMS_4H  =================================================== */
    /* ==================================================  DMA_COMP_PARAMS_4L  =================================================== */
    /* ==================================================  DMA_COMP_PARAMS_3H  =================================================== */
    /* ==================================================  DMA_COMP_PARAMS_3L  =================================================== */
    /* ==================================================  DMA_COMP_PARAMS_2H  =================================================== */
    /* ==================================================  DMA_COMP_PARAMS_2L  =================================================== */
    /* ==================================================  DMA_COMP_PARAMS_1H  =================================================== */
    /* ==================================================  DMA_COMP_PARAMS_1L  =================================================== */
    /* ==================================================  DMA_COMP_ID_VERSION  ================================================== */
    /* ===================================================  DMA_COMP_ID_TYPE  ==================================================== */

    /* =========================================================================================================================== */
    /* ================    FLASH    ================ */
    /* =========================================================================================================================== */

    /* ==========================================================  ACR  ========================================================== */
    /* =========================================================  KEYR  ========================================================== */
    /* ========================================================  OPTKEYR  ======================================================== */
    /* ==========================================================  SR  =========================================================== */
    /* ==========================================================  CR  =========================================================== */
    /* ==========================================================  AR  =========================================================== */
    /* ==========================================================  OBR  ========================================================== */
    /* =========================================================  CAL1  ========================================================== */
    /* =========================================================  RDPR  ========================================================== */
    /* =========================================================  WRPR  ========================================================== */
    /* =========================================================  CAL2  ========================================================== */
    /* =========================================================  CAL3  ========================================================== */
    /* =========================================================  CAL4  ========================================================== */
    /* ==========================================================  DEV  ========================================================== */
    /* ========================================================  SMKEYR  ========================================================= */

    /* =========================================================================================================================== */
    /* ================    GPIOF    ================ */
    /* =========================================================================================================================== */

    /* =========================================================  MODER  ========================================================= */
    /* ==========================================================  OD  =========================================================== */
    /* ========================================================  OD_BSRR  ======================================================== */
    /* ==========================================================  SR  =========================================================== */
    /* ========================================================  SR_BSRR  ======================================================== */
    /* ==========================================================  PU  =========================================================== */
    /* ========================================================  PU_BSRR  ======================================================== */
    /* ==========================================================  PD  =========================================================== */
    /* ========================================================  PD_BSRR  ======================================================== */
    /* ==========================================================  IDR  ========================================================== */
    /* ==========================================================  ODR  ========================================================== */
    /* =========================================================  BSRR  ========================================================== */
    /* =========================================================  LCKR  ========================================================== */
    /* =========================================================  AFRL  ========================================================== */
    /* =========================================================  AFRH  ========================================================== */
    /* =========================================================  BTGLR  ========================================================= */
    /* ========================================================  DR_BSRR  ======================================================== */
    /* ==========================================================  DR  =========================================================== */
    /* ========================================================  CS_BSRR  ======================================================== */
    /* ==========================================================  CS  =========================================================== */
    /* ========================================================  OS_BSRR  ======================================================== */
    /* ==========================================================  OS  =========================================================== */

    /* =========================================================================================================================== */
    /* ================    EXTI================ */
    /* =========================================================================================================================== */

    /* ==========================================================  IMR  ========================================================== */
    /* ==========================================================  EMR  ========================================================== */
    /* =========================================================  RTSR  ========================================================== */
    /* =========================================================  FTSR  ========================================================== */
    /* =========================================================  SWIER  ========================================================= */
    /* ==========================================================  PR  =========================================================== */
    /* ==========================================================  FR  =========================================================== */
    /* ==========================================================  CR  =========================================================== */

    /* =========================================================================================================================== */
    /* ================   ANACTRL   ================ */
    /* =========================================================================================================================== */

    /* =======================================================  OPA0_CSR  ======================================================== */
    /* =======================================================  OPA1_CSR  ======================================================== */
    /* =======================================================  OPA2_CSR  ======================================================== */
    /* =======================================================  ACMP0_CSR  ======================================================= */
    /* =======================================================  ACMP1_CSR  ======================================================= */
    /* =======================================================  ACMP2_CSR  ======================================================= */
    /* =======================================================  ACMP3_CSR  ======================================================= */
    /* =======================================================  ACMP4_CSR  ======================================================= */
    /* =======================================================  ACMP5_CSR  ======================================================= */
    /* ========================================================  DAC0_CR  ======================================================== */
    /* =======================================================  DAC0_CSR  ======================================================== */
    /* =======================================================  DAC0_DHR  ======================================================== */
    /* =======================================================  DAC0_DOR  ======================================================== */
    /* ========================================================  DAC1_CR  ======================================================== */
    /* =======================================================  DAC1_CSR  ======================================================== */
    /* =======================================================  DAC1_DHR  ======================================================== */
    /* =======================================================  DAC1_DOR  ======================================================== */
    /* ========================================================  DAC2_CR  ======================================================== */
    /* =======================================================  DAC2_CSR  ======================================================== */
    /* =======================================================  DAC2_DHR  ======================================================== */
    /* =======================================================  DAC2_DOR  ======================================================== */
    /* ========================================================  DAC3_CR  ======================================================== */
    /* =======================================================  DAC3_CSR  ======================================================== */
    /* =======================================================  DAC3_DHR  ======================================================== */
    /* =======================================================  DAC3_DOR  ======================================================== */
    /* ========================================================  DAC4_CR  ======================================================== */
    /* =======================================================  DAC4_CSR  ======================================================== */
    /* =======================================================  DAC4_DHR  ======================================================== */
    /* =======================================================  DAC4_DOR  ======================================================== */
    /* ========================================================  DAC5_CR  ======================================================== */
    /* =======================================================  DAC5_CSR  ======================================================== */
    /* =======================================================  DAC5_DHR  ======================================================== */
    /* =======================================================  DAC5_DOR  ======================================================== */
    /* ========================================================  ANA_CSR  ======================================================== */
    /* ==========================================================  KEY  ========================================================== */

    /* =========================================================================================================================== */
    /* ================  CHIPCTRL   ================ */
    /* =========================================================================================================================== */

    /* ========================================================  CLK_CFG  ======================================================== */
    /* ========================================================  PWR_CFG  ======================================================== */
    /* =========================================================  CTRL  ========================================================== */
    /* ========================================================  PLL_CFG  ======================================================== */
    /* ========================================================  RCH_CFG  ======================================================== */
    /* =======================================================  OSCH_CFG  ======================================================== */
    /* ==========================================================  STS  ========================================================== */
    /* ========================================================  RST_CSR  ======================================================== */
    /* ==========================================================  KEY  ========================================================== */
    /* ========================================================  RCL_CFG  ======================================================== */
    /* =========================================================  BDCR  ========================================================== */
    /* ========================================================  BGR_CFG  ======================================================== */
    /* ========================================================  CR  ======================================================== */
    /* ========================================================  WKCR  ========================================================= */
    /* ========================================================  WKSR  ========================================================= */
    /* ========================================================  LDOCR  ======================================================== */

    /* =========================================================================================================================== */
    /* ================   SYSCTRL   ================ */
    /* =========================================================================================================================== */

    /* =======================================================  ClkEnR0  ======================================================== */
    /* =======================================================  ClkEnR1  ======================================================== */
    /* =======================================================  ClkEnR2  ======================================================== */
    /* =======================================================  SW_RSTN0  ======================================================== */
    /* =======================================================  RST1  ======================================================== */
    /* ========================================================  DBG_CFG  ======================================================== */
    /* =======================================================  EXTI_CFG0  ======================================================= */
    /* =======================================================  EXTI_CFG1  ======================================================= */
    /* =======================================================  EDU_CFG0  ======================================================== */
    /* =======================================================  EDU_CFG1  ======================================================== */
    /* =======================================================  EDU_CFG2  ======================================================== */
    /* =======================================================  EDU_CFG3  ======================================================== */
    /* =======================================================  EDU_CFG4  ======================================================== */
    /* =======================================================  EDU_CFG5  ======================================================== */
    /* =======================================================  EDU_CFG6  ======================================================== */
    /* =======================================================  EDU_CFG7  ======================================================== */
    /* ==========================================================  KEY  ========================================================== */

    /* =========================================================================================================================== */
    /* ================WT  ================ */
    /* =========================================================================================================================== */

    /* =========================================================  TIME  ========================================================== */
    /* =========================================================  DATE  ========================================================== */
    /* =========================================================  TALRM  ========================================================= */
    /* =========================================================  DALRM  ========================================================= */
    /* =========================================================  CTRL  ========================================================== */
    /* ==========================================================  WUT  ========================================================== */
    /* ==========================================================  KEY  ========================================================== */

    /* =========================================================================================================================== */
    /* ================ADC================ */
    /* =========================================================================================================================== */

    /* ==========================================================  ISR  ========================================================== */
    /* ==========================================================  IER  ========================================================== */
    /* ==========================================================  CR  =========================================================== */
    /* =========================================================  CFGR1  ========================================================= */
    /* =========================================================  CFGR2  ========================================================= */
    /* =========================================================  SMPR  ========================================================== */
    /* ==========================================================  TR  =========================================================== */
    /* ========================================================  CHSELR  ========================================================= */
    /* ==========================================================  DR  =========================================================== */
    /* =========================================================  TRIM  ========================================================== */
    /* ========================================================  EXTCFG  ========================================================= */
    /* ========================================================  TESTCFG  ======================================================== */

    /* =========================================================================================================================== */
    /* ================    WWDG================ */
    /* =========================================================================================================================== */

    /* ==========================================================  CR  =========================================================== */
    /* ==========================================================  CFR  ========================================================== */
    /* ==========================================================  SR  =========================================================== */

    /* =========================================================================================================================== */
    /* ================    IWDG================ */
    /* =========================================================================================================================== */

    /* ==========================================================  KR  =========================================================== */
    /* ==========================================================  PR  =========================================================== */
    /* ==========================================================  RLR  ========================================================== */
    /* ==========================================================  SR  =========================================================== */
    /* =========================================================  WINTR  ========================================================= */

    /* =========================================================================================================================== */
    /* ================    NVIC================ */
    /* =========================================================================================================================== */

    /* =========================================================  ISER  ========================================================== */
    /* =========================================================  ICER  ========================================================== */
    /* =========================================================  ISPR  ========================================================== */
    /* =========================================================  ICPR  ========================================================== */
    /* =========================================================  IPR0  ========================================================== */
    /* =========================================================  IPR1  ========================================================== */
    /* =========================================================  IPR2  ========================================================== */
    /* =========================================================  IPR3  ========================================================== */
    /* =========================================================  IPR4  ========================================================== */
    /* =========================================================  IPR5  ========================================================== */
    /* =========================================================  IPR6  ========================================================== */
    /* =========================================================  IPR7  ========================================================== */

    /** @} */ /* End of group EnumValue_peripherals */

    /*inline??????????????????????????????????????LR???????????????*/
    //__STATIC_INLINE void chipctrl_access(void)
    //{
    //	*(unsigned int *)0x40017020 = 0x87214365;
    //}

    //__STATIC_INLINE void chipctrl_lock(void)
    //{
    //	*(unsigned int *)0x40017020 = 0x00;
    //}

    //__STATIC_INLINE void sysctrl_access(void)
    //{
    //	*(unsigned int *)0x4800707c = 0x05FA659A;
    //}

    //__STATIC_INLINE void sysctrl_lock(void)
    //{
    //	*(unsigned int *)0x4800707c = 0x00;
    //}

    static unsigned char lcm32f039_gbl_imask_status = 0;

#define chipctrl_access(expr)                         \
    {                                                 \
        __ISB();                                      \
        lcm32f039_gbl_imask_status = __get_PRIMASK(); \
        __disable_irq();                              \
        *(unsigned int *)0x40017020 = 0x87214365;     \
    }

#define sysctrl_access(expr)                          \
    {                                                 \
        __ISB();                                      \
        lcm32f039_gbl_imask_status = __get_PRIMASK(); \
        __disable_irq();                              \
        *(unsigned int *)0x4800707c = 0x05FA659A;     \
    }

#define __dekey()       \
    {                   \
        __enable_irq(); \
    }

/* HSE frequency == 16MHz */
#ifndef _LCM32_GBL_HSE_nHZ
#define _LCM32_GBL_HSE_nHZ (16000000UL)
// Comment it will dis-warning report??but is it really useful??
//#warning "#define _LCM32_GBL_HSE_nHZ  (8000000UL) ; if your high osc is not equal to 8Mhz,please edit it actually;"
#endif

/* LSE frequency == 32768Hz*/
#ifndef _LCM32_GBL_LSE_nHZ
#define _LCM32_GBL_LSE_nHZ (32768UL)
// Comment it will dis-warrning report??but is it really useful??
//#warning "#define _LCM32_GBL_LSE_nHZ  (32768UL) ; if your low osc is not equal to 32.76KHz,please edit it actually."
#endif

/* HSI frequency == 16Mhz*/
#ifndef _LCM32_GBL_HSI_nHZ
#define _LCM32_GBL_HSI_nHZ (16000000UL)
#endif

/* LSI frequency == 32768Hz*/
#ifndef _LCM32_GBL_LSI_nHZ
#define _LCM32_GBL_LSI_nHZ (32768UL)
#endif

#define OS_ENTER_CRITICAL()        \
    {                              \
        cpu_sr = OS_CPU_SR_Save(); \
    }
#define OS_EXIT_CRITICAL()         \
    {                              \
        OS_CPU_SR_Restore(cpu_sr); \
    }

#include "lcm32f039_conf.h"

#ifdef __cplusplus
}
#endif

#endif /* LCM32F039_H */

/** @} */ /* End of group LCM32F039 */

/** @} */ /* End of group  */
