Release 12.4 - par M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Thu Aug 21 15:34:14 2014

All signals are completely routed.

WARNING:ParHelpers:361 - There are 6 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   btn<0>_IBUF
   btn<1>_IBUF
   btn<2>_IBUF
   btn<3>_IBUF
   btn<4>_IBUF
   clk_IBUF


