########################
# Physical Constraints #
########################

# I2C Chain on FMC-IMAGEON
set_property PACKAGE_PIN J20 [get_ports {fmc_imageon_iic_scl_io}]
set_property IOSTANDARD LVCMOS25 [get_ports {fmc_imageon_iic_scl_io}]
set_property SLEW SLOW [get_ports {fmc_imageon_iic_scl_io}]
set_property DRIVE 8 [get_ports {fmc_imageon_iic_scl_io}]

set_property PACKAGE_PIN K21 [get_ports {fmc_imageon_iic_sda_io}]
set_property IOSTANDARD LVCMOS25 [get_ports {fmc_imageon_iic_sda_io}]
set_property SLEW SLOW [get_ports {fmc_imageon_iic_sda_io}]
set_property DRIVE 8 [get_ports {fmc_imageon_iic_sda_io}]

set_property PACKAGE_PIN N20 [get_ports {fmc_imageon_iic_rst_n}]
set_property IOSTANDARD LVCMOS25 [get_ports {fmc_imageon_iic_rst_n}]
set_property SLEW SLOW [get_ports {fmc_imageon_iic_rst_n}]
set_property DRIVE 8 [get_ports {fmc_imageon_iic_rst_n}]


# HDMI Output (ADV7511) on FMC-IMAGEON 
set_property PACKAGE_PIN C19 [get_ports hdmio_io_clk]
set_property IOSTANDARD LVCMOS25 [get_ports hdmio_io_clk]

set_property PACKAGE_PIN C22 [get_ports {hdmio_io_data[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hdmio_io_data[0]}]

set_property PACKAGE_PIN D22 [get_ports {hdmio_io_data[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hdmio_io_data[1]}]

set_property PACKAGE_PIN E20 [get_ports {hdmio_io_data[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hdmio_io_data[2]}]

set_property PACKAGE_PIN D15 [get_ports {hdmio_io_data[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hdmio_io_data[3]}]

set_property PACKAGE_PIN E19 [get_ports {hdmio_io_data[4]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hdmio_io_data[4]}]

set_property PACKAGE_PIN F19 [get_ports {hdmio_io_data[5]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hdmio_io_data[5]}]

set_property PACKAGE_PIN C20 [get_ports {hdmio_io_data[6]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hdmio_io_data[6]}]

set_property PACKAGE_PIN E15 [get_ports {hdmio_io_data[7]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hdmio_io_data[7]}]

set_property PACKAGE_PIN G19 [get_ports {hdmio_io_data[8]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hdmio_io_data[8]}]

set_property PACKAGE_PIN G16 [get_ports {hdmio_io_data[9]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hdmio_io_data[9]}]

set_property PACKAGE_PIN D20 [get_ports {hdmio_io_data[10]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hdmio_io_data[10]}]

set_property PACKAGE_PIN B20 [get_ports {hdmio_io_data[11]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hdmio_io_data[11]}]

set_property PACKAGE_PIN G15 [get_ports {hdmio_io_data[12]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hdmio_io_data[12]}]

set_property PACKAGE_PIN G21 [get_ports {hdmio_io_data[13]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hdmio_io_data[13]}]

set_property PACKAGE_PIN B19 [get_ports {hdmio_io_data[14]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hdmio_io_data[14]}]

set_property PACKAGE_PIN G20 [get_ports {hdmio_io_data[15]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hdmio_io_data[15]}]

set_property PACKAGE_PIN A18 [get_ports hdmio_io_spdif]
set_property IOSTANDARD LVCMOS25 [get_ports hdmio_io_spdif]

# VITA interface
set_property PACKAGE_PIN L17 [get_ports vita_io_clk_pll];
set_property PACKAGE_PIN L19 [get_ports vita_io_reset_n];
set_property PACKAGE_PIN M17 [get_ports {vita_io_trigger[2]}];
set_property PACKAGE_PIN K19 [get_ports {vita_io_trigger[1]}];
set_property PACKAGE_PIN K20 [get_ports {vita_io_trigger[0]}];
set_property PACKAGE_PIN J16 [get_ports {vita_io_monitor[0]}];
set_property PACKAGE_PIN J17 [get_ports {vita_io_monitor[1]}];
set_property PACKAGE_PIN P20 [get_ports vita_io_spi_sclk];
set_property PACKAGE_PIN P21 [get_ports vita_io_spi_ssel_n];
set_property PACKAGE_PIN N17 [get_ports vita_io_spi_mosi];
set_property PACKAGE_PIN N18 [get_ports vita_io_spi_miso];
set_property PACKAGE_PIN M19 [get_ports vita_io_clk_out_p];
set_property PACKAGE_PIN M20 [get_ports vita_io_clk_out_n];
set_property PACKAGE_PIN R19 [get_ports vita_io_sync_p];
set_property PACKAGE_PIN T19 [get_ports vita_io_sync_n];
set_property PACKAGE_PIN R20 [get_ports {vita_io_data_p[0]}];
set_property PACKAGE_PIN R21 [get_ports {vita_io_data_n[0]}];
set_property PACKAGE_PIN T16 [get_ports {vita_io_data_p[1]}];
set_property PACKAGE_PIN T17 [get_ports {vita_io_data_n[1]}];
set_property PACKAGE_PIN J21 [get_ports {vita_io_data_p[2]}];
set_property PACKAGE_PIN J22 [get_ports {vita_io_data_n[2]}];
set_property PACKAGE_PIN J18 [get_ports {vita_io_data_p[3]}];
set_property PACKAGE_PIN K18 [get_ports {vita_io_data_n[3]}];
#set_property PACKAGE_PIN M21 [get_ports {vita_io_data_p[4]}];
#set_property PACKAGE_PIN M22 [get_ports {vita_io_data_n[4]}];
#set_property PACKAGE_PIN L21 [get_ports {vita_io_data_p[5]}];
#set_property PACKAGE_PIN L22 [get_ports {vita_io_data_n[5]}];
#set_property PACKAGE_PIN N22 [get_ports {vita_io_data_p[6]}];
#set_property PACKAGE_PIN P22 [get_ports {vita_io_data_n[6]}];
#set_property PACKAGE_PIN P17 [get_ports {vita_io_data_p[7]}];
#set_property PACKAGE_PIN P18 [get_ports {vita_io_data_n[7]}];

set_property IOSTANDARD LVCMOS25 [get_ports vita_io_clk_pll]
set_property IOSTANDARD LVCMOS25 [get_ports vita_io_reset_n]
set_property IOSTANDARD LVCMOS25 [get_ports vita_io_trigger*]
set_property IOSTANDARD LVCMOS25 [get_ports vita_io_monitor*]
set_property IOSTANDARD LVCMOS25 [get_ports vita_io_spi_*]

set_property IOSTANDARD LVDS_25 [get_ports vita_io_clk_out_*]
set_property IOSTANDARD LVDS_25 [get_ports vita_io_sync_*]
set_property IOSTANDARD LVDS_25 [get_ports vita_io_data_*]

set_property DIFF_TERM true [get_ports vita_io_clk_out_*]
set_property DIFF_TERM true [get_ports vita_io_sync_*]
set_property DIFF_TERM true [get_ports vita_io_data_*]


# Video Clock Synthesizer
set_property PACKAGE_PIN L18 [get_ports vita_clk]
set_property IOSTANDARD LVCMOS25 [get_ports vita_clk]

##################
# Primary Clocks #
##################

# The following constraints are already created by the "ZYNQ7 Processing System" core
#create_clock -period 20.000 -name clk_fpga_0 [get_nets -hierarchical FCLK_CLK0]
#create_clock -period 7.000 -name clk_fpga_1 [get_nets -hierarchical FCLK_CLK1]
#create_clock -period 5.000 -name clk_fpga_2 [get_nets -hierarchical FCLK_CLK2]

create_clock -period 6.730 -name vita_clk [get_ports vita_clk]
create_clock -period 2.692 -name vita_ser_clk [get_ports vita_io_clk_out_p]

set_clock_groups -asynchronous -group [get_clocks "clk_fpga_0" ] -group [get_clocks "clk_fpga_1 clk_fpga_2" ]  -group [get_clocks -include_generated_clocks "vita_clk vita_ser_clk" ]

