#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Apr 30 03:08:01 2023
# Process ID: 7976
# Current directory: C:/Users/mizo4/vga_controller/vga_controller.runs/synth_1
# Command line: vivado.exe -log top_vga.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_vga.tcl
# Log file: C:/Users/mizo4/vga_controller/vga_controller.runs/synth_1/top_vga.vds
# Journal file: C:/Users/mizo4/vga_controller/vga_controller.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_vga.tcl -notrace
Command: synth_design -top top_vga -part xa7z010clg400-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25828 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 415.500 ; gain = 97.074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_vga' [C:/Users/mizo4/vga_controller/vga_controller.srcs/sources_1/new/top_vga.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/mizo4/vga_controller/vga_controller.srcs/sources_1/new/vga_controller.v:23]
	Parameter D_bits bound to: 9 - type: integer 
	Parameter B_bits bound to: 10 - type: integer 
	Parameter sb_tick bound to: 16 - type: integer 
	Parameter baud_final bound to: 650 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'UART' [C:/Users/mizo4/UART/UART.srcs/sources_1/new/UART.v:23]
	Parameter D_bits bound to: 9 - type: integer 
	Parameter B_bits bound to: 10 - type: integer 
	Parameter sb_tick bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rx' [C:/Users/mizo4/UART/UART.srcs/sources_1/new/rx.v:23]
	Parameter D_bits bound to: 9 - type: integer 
	Parameter sb_tick bound to: 16 - type: integer 
	Parameter idle bound to: 0 - type: integer 
	Parameter start bound to: 1 - type: integer 
	Parameter data bound to: 2 - type: integer 
	Parameter stop bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/mizo4/UART/UART.srcs/sources_1/new/rx.v:78]
INFO: [Synth 8-6155] done synthesizing module 'rx' (1#1) [C:/Users/mizo4/UART/UART.srcs/sources_1/new/rx.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/Users/mizo4/vga_controller/vga_controller.srcs/sources_1/new/fifo.v:23]
	Parameter addr_size bound to: 12 - type: integer 
	Parameter word_width bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_control' [C:/Users/mizo4/vga_controller/vga_controller.srcs/sources_1/new/fifo_control.v:23]
	Parameter addr_size bound to: 12 - type: integer 
	Parameter word_width bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/mizo4/vga_controller/vga_controller.srcs/sources_1/new/fifo_control.v:72]
INFO: [Synth 8-6155] done synthesizing module 'fifo_control' (2#1) [C:/Users/mizo4/vga_controller/vga_controller.srcs/sources_1/new/fifo_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg_memory_file' [C:/Users/mizo4/fifo_buffer/fifo_buffer.srcs/sources_1/new/reg_memory_file.v:23]
	Parameter addr_size bound to: 12 - type: integer 
	Parameter word_width bound to: 8 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'char.mem'; please make sure the file is added to project and has read permission, ignoring [C:/Users/mizo4/fifo_buffer/fifo_buffer.srcs/sources_1/new/reg_memory_file.v:43]
INFO: [Synth 8-6155] done synthesizing module 'reg_memory_file' (3#1) [C:/Users/mizo4/fifo_buffer/fifo_buffer.srcs/sources_1/new/reg_memory_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (4#1) [C:/Users/mizo4/vga_controller/vga_controller.srcs/sources_1/new/fifo.v:23]
INFO: [Synth 8-6157] synthesizing module 'timer' [C:/Users/mizo4/UART/UART.srcs/sources_1/new/baud.v:1]
	Parameter bits bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'timer' (5#1) [C:/Users/mizo4/UART/UART.srcs/sources_1/new/baud.v:1]
INFO: [Synth 8-6155] done synthesizing module 'UART' (6#1) [C:/Users/mizo4/UART/UART.srcs/sources_1/new/UART.v:23]
WARNING: [Synth 8-350] instance 'uart' of module 'UART' requires 14 connections, but only 10 given [C:/Users/mizo4/vga_controller/vga_controller.srcs/sources_1/new/vga_controller.v:56]
INFO: [Synth 8-6157] synthesizing module 'cursor_move' [C:/Users/mizo4/vga_controller/vga_controller.srcs/sources_1/new/cursor_move.v:1]
	Parameter MAX_X bound to: 80 - type: integer 
	Parameter MAX_Y bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cursor_move' (7#1) [C:/Users/mizo4/vga_controller/vga_controller.srcs/sources_1/new/cursor_move.v:1]
INFO: [Synth 8-6157] synthesizing module 'text_gen' [C:/Users/mizo4/vga_controller/vga_controller.srcs/sources_1/new/text_gen.v:22]
INFO: [Synth 8-6155] done synthesizing module 'text_gen' (8#1) [C:/Users/mizo4/vga_controller/vga_controller.srcs/sources_1/new/text_gen.v:22]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/mizo4/vga_controller/vga_controller.srcs/sources_1/new/vga_sync.v:39]
	Parameter H bound to: 800 - type: integer 
	Parameter V bound to: 525 - type: integer 
	Parameter HD bound to: 640 - type: integer 
	Parameter VD bound to: 480 - type: integer 
	Parameter HF bound to: 16 - type: integer 
	Parameter HB bound to: 48 - type: integer 
	Parameter HT bound to: 96 - type: integer 
	Parameter VF bound to: 10 - type: integer 
	Parameter VB bound to: 33 - type: integer 
	Parameter VT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (9#1) [C:/Users/mizo4/vga_controller/vga_controller.srcs/sources_1/new/vga_sync.v:39]
INFO: [Synth 8-6157] synthesizing module 'ascii_rom' [C:/Users/mizo4/vga_controller/vga_controller.srcs/sources_1/new/ascii_rom.v:20]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/mizo4/vga_controller/vga_controller.srcs/sources_1/new/ascii_rom.v:28]
INFO: [Synth 8-6155] done synthesizing module 'ascii_rom' (10#1) [C:/Users/mizo4/vga_controller/vga_controller.srcs/sources_1/new/ascii_rom.v:20]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (11#1) [C:/Users/mizo4/vga_controller/vga_controller.srcs/sources_1/new/vga_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'debounce_chu' [C:/Users/mizo4/vga_controller/vga_controller.srcs/sources_1/new/debounce.v:23]
	Parameter zero bound to: 2'b00 
	Parameter wait0 bound to: 2'b01 
	Parameter one bound to: 2'b10 
	Parameter wait1 bound to: 2'b11 
	Parameter N bound to: 21 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/mizo4/vga_controller/vga_controller.srcs/sources_1/new/debounce.v:64]
INFO: [Synth 8-6155] done synthesizing module 'debounce_chu' (12#1) [C:/Users/mizo4/vga_controller/vga_controller.srcs/sources_1/new/debounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_vga' (13#1) [C:/Users/mizo4/vga_controller/vga_controller.srcs/sources_1/new/top_vga.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 470.965 ; gain = 152.539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 470.965 ; gain = 152.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 470.965 ; gain = 152.539
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7z010clg400-1Q
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/mizo4/vga_controller/vga_controller.srcs/constrs_2/new/const.xdc]
Finished Parsing XDC File [C:/Users/mizo4/vga_controller/vga_controller.srcs/constrs_2/new/const.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 811.375 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 811.375 ; gain = 492.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7z010clg400-1Q
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 811.375 ; gain = 492.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 811.375 ; gain = 492.949
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'rx'
INFO: [Synth 8-5544] ROM "rx_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "b_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element addr_reg_reg was removed.  [C:/Users/mizo4/vga_controller/vga_controller.srcs/sources_1/new/ascii_rom.v:31]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'debounce_chu'
INFO: [Synth 8-5546] ROM "db_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               00
                   wait1 |                               01 |                               11
                     one |                               10 |                               10
                   wait0 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'debounce_chu'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 811.375 ; gain = 492.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               21 Bit    Registers := 4     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---RAMs : 
	              32K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 4     
	   3 Input     13 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 29    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 23    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
Module fifo_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_memory_file 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cursor_move 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module text_gen 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ascii_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module debounce_chu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "up_pb/db_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "down_pb/db_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "right_pb/db_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "left_pb/db_tick" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element vga_ctrl_top/my_ascii_rom/addr_reg_reg was removed.  [C:/Users/mizo4/vga_controller/vga_controller.srcs/sources_1/new/ascii_rom.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'vga_ctrl_top/uart/rx_fifo/fifo_memory/data_r_reg' and it is trimmed from '8' to '7' bits. [C:/Users/mizo4/fifo_buffer/fifo_buffer.srcs/sources_1/new/reg_memory_file.v:54]
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM vga_ctrl_top/uart/rx_fifo/fifo_memory/reg_mem_reg to conserve power
INFO: [Synth 8-3886] merging instance 'vga_ctrl_top/my_text_gen/rgb_reg_reg[0]' (FDR) to 'vga_ctrl_top/my_text_gen/rgb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga_ctrl_top/my_text_gen/rgb_reg_reg[1]' (FDR) to 'vga_ctrl_top/my_text_gen/rgb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga_ctrl_top/my_text_gen/rgb_reg_reg[2]' (FDR) to 'vga_ctrl_top/my_text_gen/rgb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga_ctrl_top/my_text_gen/rgb_reg_reg[3]' (FDR) to 'vga_ctrl_top/my_text_gen/rgb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'vga_ctrl_top/my_text_gen/rgb_reg_reg[4]' (FDR) to 'vga_ctrl_top/my_text_gen/rgb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'vga_ctrl_top/my_text_gen/rgb_reg_reg[5]' (FDR) to 'vga_ctrl_top/my_text_gen/rgb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'vga_ctrl_top/my_text_gen/rgb_reg_reg[6]' (FDR) to 'vga_ctrl_top/my_text_gen/rgb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'vga_ctrl_top/my_text_gen/rgb_reg_reg[8]' (FDR) to 'vga_ctrl_top/my_text_gen/rgb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'vga_ctrl_top/my_text_gen/rgb_reg_reg[9]' (FDR) to 'vga_ctrl_top/my_text_gen/rgb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'vga_ctrl_top/my_text_gen/rgb_reg_reg[10]' (FDR) to 'vga_ctrl_top/my_text_gen/rgb_reg_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vga_ctrl_top/my_text_gen/rgb_reg_reg[11] )
WARNING: [Synth 8-3332] Sequential element (vga_ctrl_top/uart/Uart_reciever/rx_err_reg) is unused and will be removed from module top_vga.
WARNING: [Synth 8-3332] Sequential element (vga_ctrl_top/uart/Uart_reciever/fr_err_reg) is unused and will be removed from module top_vga.
WARNING: [Synth 8-3332] Sequential element (vga_ctrl_top/uart/Uart_reciever/parity_reg_reg) is unused and will be removed from module top_vga.
WARNING: [Synth 8-3332] Sequential element (vga_ctrl_top/my_text_gen/rgb_reg_reg[11]) is unused and will be removed from module top_vga.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 811.375 ; gain = 492.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+----------------------------------------+---------------+----------------+
|Module Name | RTL Object                             | Depth x Width | Implemented As | 
+------------+----------------------------------------+---------------+----------------+
|ascii_rom   | addr_reg_reg                           | 2048x8        | Block RAM      | 
|top_vga     | vga_ctrl_top/my_ascii_rom/addr_reg_reg | 2048x8        | Block RAM      | 
+------------+----------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|reg_memory_file: | reg_mem_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+-----------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_2/vga_ctrl_top/uart/rx_fifo/fifo_memory/reg_mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_25/vga_ctrl_top/my_ascii_rom/addr_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 811.375 ; gain = 492.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 843.680 ; gain = 525.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|reg_memory_file: | reg_mem_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+-----------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance vga_ctrl_top/uart/rx_fifo/fifo_memory/reg_mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vga_ctrl_top/my_ascii_rom/addr_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 849.312 ; gain = 530.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 849.312 ; gain = 530.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 849.312 ; gain = 530.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 849.312 ; gain = 530.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 849.312 ; gain = 530.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 849.312 ; gain = 530.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 849.312 ; gain = 530.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    31|
|3     |LUT1     |    84|
|4     |LUT2     |    22|
|5     |LUT3     |    30|
|6     |LUT4     |   132|
|7     |LUT5     |    61|
|8     |LUT6     |    43|
|9     |RAMB18E1 |     1|
|10    |RAMB36E1 |     1|
|11    |FDCE     |    92|
|12    |FDRE     |   104|
|13    |IBUF     |     7|
|14    |OBUF     |    15|
+------+---------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |   624|
|2     |  down_pb           |debounce_chu    |    79|
|3     |  left_pb           |debounce_chu_0  |    80|
|4     |  right_pb          |debounce_chu_1  |    81|
|5     |  up_pb             |debounce_chu_2  |    80|
|6     |  vga_ctrl_top      |vga_controller  |   281|
|7     |    cursor_inst     |cursor_move     |    68|
|8     |    my_ascii_rom    |ascii_rom       |     5|
|9     |    my_text_gen     |text_gen        |     7|
|10    |    my_vga_sync     |vga_sync        |    85|
|11    |    uart            |UART            |   116|
|12    |      Uart_reciever |rx              |    41|
|13    |      baud_rate     |timer           |    34|
|14    |      rx_fifo       |fifo            |    41|
|15    |        fifo_inst   |fifo_control    |    40|
|16    |        fifo_memory |reg_memory_file |     1|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 849.312 ; gain = 530.887
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 849.312 ; gain = 190.477
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 849.312 ; gain = 530.887
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 8 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 849.312 ; gain = 543.930
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/mizo4/vga_controller/vga_controller.runs/synth_1/top_vga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_vga_utilization_synth.rpt -pb top_vga_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 849.312 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Apr 30 03:08:35 2023...
