
NRF24_Rx_OLED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007408  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001104  08007518  08007518  00008518  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800861c  0800861c  0000a1e4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800861c  0800861c  0000961c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008624  08008624  0000a1e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008624  08008624  00009624  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008628  08008628  00009628  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  0800862c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004f8  200001e4  08008810  0000a1e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006dc  08008810  0000a6dc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a1e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ff57  00000000  00000000  0000a20d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002bda  00000000  00000000  0001a164  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011b8  00000000  00000000  0001cd40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000da2  00000000  00000000  0001def8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019ac2  00000000  00000000  0001ec9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015012  00000000  00000000  0003875c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f297  00000000  00000000  0004d76e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dca05  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005910  00000000  00000000  000dca48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  000e2358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e4 	.word	0x200001e4
 800012c:	00000000 	.word	0x00000000
 8000130:	08007500 	.word	0x08007500

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e8 	.word	0x200001e8
 800014c:	08007500 	.word	0x08007500

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <csn_high>:
#include "NRF24.h"

extern SPI_HandleTypeDef hspi1;


void csn_high(void){
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(csn_gpio_port, csn_gpio_pin, 1);
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	2108      	movs	r1, #8
 8000a90:	4802      	ldr	r0, [pc, #8]	@ (8000a9c <csn_high+0x14>)
 8000a92:	f001 fcab 	bl	80023ec <HAL_GPIO_WritePin>
}
 8000a96:	bf00      	nop
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	40010800 	.word	0x40010800

08000aa0 <csn_low>:

void csn_low(void){
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(csn_gpio_port, csn_gpio_pin, 0);
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	2108      	movs	r1, #8
 8000aa8:	4802      	ldr	r0, [pc, #8]	@ (8000ab4 <csn_low+0x14>)
 8000aaa:	f001 fc9f 	bl	80023ec <HAL_GPIO_WritePin>
}
 8000aae:	bf00      	nop
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	40010800 	.word	0x40010800

08000ab8 <ce_high>:

void ce_high(void){
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ce_gpio_port, ce_gpio_pin, 1);
 8000abc:	2201      	movs	r2, #1
 8000abe:	2110      	movs	r1, #16
 8000ac0:	4802      	ldr	r0, [pc, #8]	@ (8000acc <ce_high+0x14>)
 8000ac2:	f001 fc93 	bl	80023ec <HAL_GPIO_WritePin>
}
 8000ac6:	bf00      	nop
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop
 8000acc:	40010800 	.word	0x40010800

08000ad0 <nrf24_w_reg>:

void ce_low(void){
	HAL_GPIO_WritePin(ce_gpio_port, ce_gpio_pin, 0);
}

void nrf24_w_reg(uint8_t reg, uint8_t *data, uint8_t size){
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b084      	sub	sp, #16
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	6039      	str	r1, [r7, #0]
 8000ada:	71fb      	strb	r3, [r7, #7]
 8000adc:	4613      	mov	r3, r2
 8000ade:	71bb      	strb	r3, [r7, #6]

	uint8_t cmd = W_REGISTER | reg;
 8000ae0:	79fb      	ldrb	r3, [r7, #7]
 8000ae2:	f043 0320 	orr.w	r3, r3, #32
 8000ae6:	b2db      	uxtb	r3, r3
 8000ae8:	73fb      	strb	r3, [r7, #15]

	csn_low();
 8000aea:	f7ff ffd9 	bl	8000aa0 <csn_low>

	HAL_SPI_Transmit(&hspi1, &cmd, 1, spi_w_timeout);
 8000aee:	f107 010f 	add.w	r1, r7, #15
 8000af2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000af6:	2201      	movs	r2, #1
 8000af8:	4808      	ldr	r0, [pc, #32]	@ (8000b1c <nrf24_w_reg+0x4c>)
 8000afa:	f002 fdf7 	bl	80036ec <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, data, size, spi_w_timeout);
 8000afe:	79bb      	ldrb	r3, [r7, #6]
 8000b00:	b29a      	uxth	r2, r3
 8000b02:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b06:	6839      	ldr	r1, [r7, #0]
 8000b08:	4804      	ldr	r0, [pc, #16]	@ (8000b1c <nrf24_w_reg+0x4c>)
 8000b0a:	f002 fdef 	bl	80036ec <HAL_SPI_Transmit>

	csn_high();
 8000b0e:	f7ff ffbb 	bl	8000a88 <csn_high>
}
 8000b12:	bf00      	nop
 8000b14:	3710      	adds	r7, #16
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	20000274 	.word	0x20000274

08000b20 <nrf24_r_reg>:

uint8_t nrf24_r_reg(uint8_t reg, uint8_t size){
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b084      	sub	sp, #16
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	4603      	mov	r3, r0
 8000b28:	460a      	mov	r2, r1
 8000b2a:	71fb      	strb	r3, [r7, #7]
 8000b2c:	4613      	mov	r3, r2
 8000b2e:	71bb      	strb	r3, [r7, #6]
	uint8_t cmd = R_REGISTER | reg;
 8000b30:	79fb      	ldrb	r3, [r7, #7]
 8000b32:	73fb      	strb	r3, [r7, #15]
	uint8_t data = 0;
 8000b34:	2300      	movs	r3, #0
 8000b36:	73bb      	strb	r3, [r7, #14]

	csn_low();
 8000b38:	f7ff ffb2 	bl	8000aa0 <csn_low>

	HAL_SPI_Transmit(&hspi1, &cmd, 1, spi_w_timeout);
 8000b3c:	f107 010f 	add.w	r1, r7, #15
 8000b40:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b44:	2201      	movs	r2, #1
 8000b46:	4809      	ldr	r0, [pc, #36]	@ (8000b6c <nrf24_r_reg+0x4c>)
 8000b48:	f002 fdd0 	bl	80036ec <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &data, size, spi_r_timeout);
 8000b4c:	79bb      	ldrb	r3, [r7, #6]
 8000b4e:	b29a      	uxth	r2, r3
 8000b50:	f107 010e 	add.w	r1, r7, #14
 8000b54:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b58:	4804      	ldr	r0, [pc, #16]	@ (8000b6c <nrf24_r_reg+0x4c>)
 8000b5a:	f002 ff0b 	bl	8003974 <HAL_SPI_Receive>

	csn_high();
 8000b5e:	f7ff ff93 	bl	8000a88 <csn_high>

	return data;
 8000b62:	7bbb      	ldrb	r3, [r7, #14]
}
 8000b64:	4618      	mov	r0, r3
 8000b66:	3710      	adds	r7, #16
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	20000274 	.word	0x20000274

08000b70 <nrf24_w_spec_cmd>:

void nrf24_w_spec_cmd(uint8_t cmd){
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b082      	sub	sp, #8
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	4603      	mov	r3, r0
 8000b78:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi1, &cmd, 1, spi_w_timeout);
 8000b7a:	1df9      	adds	r1, r7, #7
 8000b7c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b80:	2201      	movs	r2, #1
 8000b82:	4803      	ldr	r0, [pc, #12]	@ (8000b90 <nrf24_w_spec_cmd+0x20>)
 8000b84:	f002 fdb2 	bl	80036ec <HAL_SPI_Transmit>
}
 8000b88:	bf00      	nop
 8000b8a:	3708      	adds	r7, #8
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	20000274 	.word	0x20000274

08000b94 <nrf24_pwr_up>:

void nrf24_r_spec_reg(uint8_t *data, uint8_t size){
	HAL_SPI_Receive(&hspi1, data, size, spi_r_timeout);
}

void nrf24_pwr_up(void){
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	71fb      	strb	r3, [r7, #7]

	data = nrf24_r_reg(CONFIG, 1);
 8000b9e:	2101      	movs	r1, #1
 8000ba0:	2000      	movs	r0, #0
 8000ba2:	f7ff ffbd 	bl	8000b20 <nrf24_r_reg>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	71fb      	strb	r3, [r7, #7]

	data |= (1 << PWR_UP);
 8000baa:	79fb      	ldrb	r3, [r7, #7]
 8000bac:	f043 0302 	orr.w	r3, r3, #2
 8000bb0:	b2db      	uxtb	r3, r3
 8000bb2:	71fb      	strb	r3, [r7, #7]

	nrf24_w_reg(CONFIG, &data, 1);
 8000bb4:	1dfb      	adds	r3, r7, #7
 8000bb6:	2201      	movs	r2, #1
 8000bb8:	4619      	mov	r1, r3
 8000bba:	2000      	movs	r0, #0
 8000bbc:	f7ff ff88 	bl	8000ad0 <nrf24_w_reg>
}
 8000bc0:	bf00      	nop
 8000bc2:	3708      	adds	r7, #8
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}

08000bc8 <nrf24_tx_pwr>:
	data &= ~(1 << PWR_UP);

	nrf24_w_reg(CONFIG, &data, 1);
}

void nrf24_tx_pwr(uint8_t pwr){
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b084      	sub	sp, #16
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	4603      	mov	r3, r0
 8000bd0:	71fb      	strb	r3, [r7, #7]
	uint8_t data = 0;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	73fb      	strb	r3, [r7, #15]

	data = nrf24_r_reg(RF_SETUP, 1);
 8000bd6:	2101      	movs	r1, #1
 8000bd8:	2006      	movs	r0, #6
 8000bda:	f7ff ffa1 	bl	8000b20 <nrf24_r_reg>
 8000bde:	4603      	mov	r3, r0
 8000be0:	73fb      	strb	r3, [r7, #15]

	data &= 184;
 8000be2:	7bfb      	ldrb	r3, [r7, #15]
 8000be4:	f023 0347 	bic.w	r3, r3, #71	@ 0x47
 8000be8:	b2db      	uxtb	r3, r3
 8000bea:	73fb      	strb	r3, [r7, #15]

	data |= (pwr << RF_PWR);
 8000bec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bf0:	005b      	lsls	r3, r3, #1
 8000bf2:	b25a      	sxtb	r2, r3
 8000bf4:	7bfb      	ldrb	r3, [r7, #15]
 8000bf6:	b25b      	sxtb	r3, r3
 8000bf8:	4313      	orrs	r3, r2
 8000bfa:	b25b      	sxtb	r3, r3
 8000bfc:	b2db      	uxtb	r3, r3
 8000bfe:	73fb      	strb	r3, [r7, #15]

	nrf24_w_reg(RF_SETUP, &data, 1);
 8000c00:	f107 030f 	add.w	r3, r7, #15
 8000c04:	2201      	movs	r2, #1
 8000c06:	4619      	mov	r1, r3
 8000c08:	2006      	movs	r0, #6
 8000c0a:	f7ff ff61 	bl	8000ad0 <nrf24_w_reg>
}
 8000c0e:	bf00      	nop
 8000c10:	3710      	adds	r7, #16
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}

08000c16 <nrf24_data_rate>:

void nrf24_data_rate(uint8_t bps){
 8000c16:	b580      	push	{r7, lr}
 8000c18:	b084      	sub	sp, #16
 8000c1a:	af00      	add	r7, sp, #0
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	71fb      	strb	r3, [r7, #7]
	uint8_t data = 0;
 8000c20:	2300      	movs	r3, #0
 8000c22:	73fb      	strb	r3, [r7, #15]

	data = nrf24_r_reg(RF_SETUP, 1);
 8000c24:	2101      	movs	r1, #1
 8000c26:	2006      	movs	r0, #6
 8000c28:	f7ff ff7a 	bl	8000b20 <nrf24_r_reg>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	73fb      	strb	r3, [r7, #15]

	data &= ~(1 << RF_DR_LOW) & ~(1 << RF_DR_HIGH);
 8000c30:	7bfb      	ldrb	r3, [r7, #15]
 8000c32:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 8000c36:	b2db      	uxtb	r3, r3
 8000c38:	73fb      	strb	r3, [r7, #15]

	if(bps == _2mbps){
 8000c3a:	79fb      	ldrb	r3, [r7, #7]
 8000c3c:	2b01      	cmp	r3, #1
 8000c3e:	d105      	bne.n	8000c4c <nrf24_data_rate+0x36>
		data |= (1 << RF_DR_HIGH);
 8000c40:	7bfb      	ldrb	r3, [r7, #15]
 8000c42:	f043 0308 	orr.w	r3, r3, #8
 8000c46:	b2db      	uxtb	r3, r3
 8000c48:	73fb      	strb	r3, [r7, #15]
 8000c4a:	e007      	b.n	8000c5c <nrf24_data_rate+0x46>
	}else if(bps == _250kbps){
 8000c4c:	79fb      	ldrb	r3, [r7, #7]
 8000c4e:	2b02      	cmp	r3, #2
 8000c50:	d104      	bne.n	8000c5c <nrf24_data_rate+0x46>
		data |= (1 << RF_DR_LOW);
 8000c52:	7bfb      	ldrb	r3, [r7, #15]
 8000c54:	f043 0320 	orr.w	r3, r3, #32
 8000c58:	b2db      	uxtb	r3, r3
 8000c5a:	73fb      	strb	r3, [r7, #15]
	}

	nrf24_w_reg(RF_SETUP, &data, 1);
 8000c5c:	f107 030f 	add.w	r3, r7, #15
 8000c60:	2201      	movs	r2, #1
 8000c62:	4619      	mov	r1, r3
 8000c64:	2006      	movs	r0, #6
 8000c66:	f7ff ff33 	bl	8000ad0 <nrf24_w_reg>
}
 8000c6a:	bf00      	nop
 8000c6c:	3710      	adds	r7, #16
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}

08000c72 <nrf24_set_channel>:

void nrf24_set_channel(uint8_t ch){
 8000c72:	b580      	push	{r7, lr}
 8000c74:	b082      	sub	sp, #8
 8000c76:	af00      	add	r7, sp, #0
 8000c78:	4603      	mov	r3, r0
 8000c7a:	71fb      	strb	r3, [r7, #7]
	nrf24_w_reg(RF_CH, &ch, 1);
 8000c7c:	1dfb      	adds	r3, r7, #7
 8000c7e:	2201      	movs	r2, #1
 8000c80:	4619      	mov	r1, r3
 8000c82:	2005      	movs	r0, #5
 8000c84:	f7ff ff24 	bl	8000ad0 <nrf24_w_reg>
}
 8000c88:	bf00      	nop
 8000c8a:	3708      	adds	r7, #8
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}

08000c90 <nrf24_pipe_pld_size>:

void nrf24_open_tx_pipe(uint8_t *addr){
	nrf24_w_reg(TX_ADDR, addr, 5);
}

void nrf24_pipe_pld_size(uint8_t pipe, uint8_t size){
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	4603      	mov	r3, r0
 8000c98:	460a      	mov	r2, r1
 8000c9a:	71fb      	strb	r3, [r7, #7]
 8000c9c:	4613      	mov	r3, r2
 8000c9e:	71bb      	strb	r3, [r7, #6]
	if(size > 32){
 8000ca0:	79bb      	ldrb	r3, [r7, #6]
 8000ca2:	2b20      	cmp	r3, #32
 8000ca4:	d901      	bls.n	8000caa <nrf24_pipe_pld_size+0x1a>
		size = 32;
 8000ca6:	2320      	movs	r3, #32
 8000ca8:	71bb      	strb	r3, [r7, #6]
	}

	switch(pipe){
 8000caa:	79fb      	ldrb	r3, [r7, #7]
 8000cac:	2b05      	cmp	r3, #5
 8000cae:	d839      	bhi.n	8000d24 <nrf24_pipe_pld_size+0x94>
 8000cb0:	a201      	add	r2, pc, #4	@ (adr r2, 8000cb8 <nrf24_pipe_pld_size+0x28>)
 8000cb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cb6:	bf00      	nop
 8000cb8:	08000cd1 	.word	0x08000cd1
 8000cbc:	08000cdf 	.word	0x08000cdf
 8000cc0:	08000ced 	.word	0x08000ced
 8000cc4:	08000cfb 	.word	0x08000cfb
 8000cc8:	08000d09 	.word	0x08000d09
 8000ccc:	08000d17 	.word	0x08000d17
	case 0:
		nrf24_w_reg(RX_PW_P0, &size, 1);
 8000cd0:	1dbb      	adds	r3, r7, #6
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	4619      	mov	r1, r3
 8000cd6:	2011      	movs	r0, #17
 8000cd8:	f7ff fefa 	bl	8000ad0 <nrf24_w_reg>

		break;
 8000cdc:	e022      	b.n	8000d24 <nrf24_pipe_pld_size+0x94>
	case 1:
		nrf24_w_reg(RX_PW_P1, &size, 1);
 8000cde:	1dbb      	adds	r3, r7, #6
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	2012      	movs	r0, #18
 8000ce6:	f7ff fef3 	bl	8000ad0 <nrf24_w_reg>

		break;
 8000cea:	e01b      	b.n	8000d24 <nrf24_pipe_pld_size+0x94>
	case 2:
		nrf24_w_reg(RX_PW_P2, &size, 1);
 8000cec:	1dbb      	adds	r3, r7, #6
 8000cee:	2201      	movs	r2, #1
 8000cf0:	4619      	mov	r1, r3
 8000cf2:	2013      	movs	r0, #19
 8000cf4:	f7ff feec 	bl	8000ad0 <nrf24_w_reg>

		break;
 8000cf8:	e014      	b.n	8000d24 <nrf24_pipe_pld_size+0x94>
	case 3:
		nrf24_w_reg(RX_PW_P3, &size, 1);
 8000cfa:	1dbb      	adds	r3, r7, #6
 8000cfc:	2201      	movs	r2, #1
 8000cfe:	4619      	mov	r1, r3
 8000d00:	2014      	movs	r0, #20
 8000d02:	f7ff fee5 	bl	8000ad0 <nrf24_w_reg>

		break;
 8000d06:	e00d      	b.n	8000d24 <nrf24_pipe_pld_size+0x94>
	case 4:
		nrf24_w_reg(RX_PW_P4, &size, 1);
 8000d08:	1dbb      	adds	r3, r7, #6
 8000d0a:	2201      	movs	r2, #1
 8000d0c:	4619      	mov	r1, r3
 8000d0e:	2015      	movs	r0, #21
 8000d10:	f7ff fede 	bl	8000ad0 <nrf24_w_reg>

		break;
 8000d14:	e006      	b.n	8000d24 <nrf24_pipe_pld_size+0x94>
	case 5:
		nrf24_w_reg(RX_PW_P5, &size, 1);
 8000d16:	1dbb      	adds	r3, r7, #6
 8000d18:	2201      	movs	r2, #1
 8000d1a:	4619      	mov	r1, r3
 8000d1c:	2016      	movs	r0, #22
 8000d1e:	f7ff fed7 	bl	8000ad0 <nrf24_w_reg>

		break;
 8000d22:	bf00      	nop
	}
}
 8000d24:	bf00      	nop
 8000d26:	3708      	adds	r7, #8
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}

08000d2c <nrf24_open_rx_pipe>:

void nrf24_open_rx_pipe(uint8_t pipe, uint8_t *addr){
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b084      	sub	sp, #16
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	4603      	mov	r3, r0
 8000d34:	6039      	str	r1, [r7, #0]
 8000d36:	71fb      	strb	r3, [r7, #7]

	uint8_t data = 0;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	73fb      	strb	r3, [r7, #15]

	data = nrf24_r_reg(EN_RXADDR, 1);
 8000d3c:	2101      	movs	r1, #1
 8000d3e:	2002      	movs	r0, #2
 8000d40:	f7ff feee 	bl	8000b20 <nrf24_r_reg>
 8000d44:	4603      	mov	r3, r0
 8000d46:	73fb      	strb	r3, [r7, #15]

	switch(pipe){
 8000d48:	79fb      	ldrb	r3, [r7, #7]
 8000d4a:	2b05      	cmp	r3, #5
 8000d4c:	d850      	bhi.n	8000df0 <nrf24_open_rx_pipe+0xc4>
 8000d4e:	a201      	add	r2, pc, #4	@ (adr r2, 8000d54 <nrf24_open_rx_pipe+0x28>)
 8000d50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d54:	08000d6d 	.word	0x08000d6d
 8000d58:	08000d83 	.word	0x08000d83
 8000d5c:	08000d99 	.word	0x08000d99
 8000d60:	08000daf 	.word	0x08000daf
 8000d64:	08000dc5 	.word	0x08000dc5
 8000d68:	08000ddb 	.word	0x08000ddb
	case 0:
		nrf24_w_reg(RX_ADDR_P0, addr, 5);
 8000d6c:	2205      	movs	r2, #5
 8000d6e:	6839      	ldr	r1, [r7, #0]
 8000d70:	200a      	movs	r0, #10
 8000d72:	f7ff fead 	bl	8000ad0 <nrf24_w_reg>

		data |= (1 << ERX_P0);
 8000d76:	7bfb      	ldrb	r3, [r7, #15]
 8000d78:	f043 0301 	orr.w	r3, r3, #1
 8000d7c:	b2db      	uxtb	r3, r3
 8000d7e:	73fb      	strb	r3, [r7, #15]
		break;
 8000d80:	e036      	b.n	8000df0 <nrf24_open_rx_pipe+0xc4>
	case 1:
		nrf24_w_reg(RX_ADDR_P1, addr, 5);
 8000d82:	2205      	movs	r2, #5
 8000d84:	6839      	ldr	r1, [r7, #0]
 8000d86:	200b      	movs	r0, #11
 8000d88:	f7ff fea2 	bl	8000ad0 <nrf24_w_reg>

		data |= (1 << ERX_P1);
 8000d8c:	7bfb      	ldrb	r3, [r7, #15]
 8000d8e:	f043 0302 	orr.w	r3, r3, #2
 8000d92:	b2db      	uxtb	r3, r3
 8000d94:	73fb      	strb	r3, [r7, #15]
		break;
 8000d96:	e02b      	b.n	8000df0 <nrf24_open_rx_pipe+0xc4>
	case 2:
		nrf24_w_reg(RX_ADDR_P2, addr, 1);
 8000d98:	2201      	movs	r2, #1
 8000d9a:	6839      	ldr	r1, [r7, #0]
 8000d9c:	200c      	movs	r0, #12
 8000d9e:	f7ff fe97 	bl	8000ad0 <nrf24_w_reg>

		data |= (1 << ERX_P2);
 8000da2:	7bfb      	ldrb	r3, [r7, #15]
 8000da4:	f043 0304 	orr.w	r3, r3, #4
 8000da8:	b2db      	uxtb	r3, r3
 8000daa:	73fb      	strb	r3, [r7, #15]
		break;
 8000dac:	e020      	b.n	8000df0 <nrf24_open_rx_pipe+0xc4>
	case 3:
		nrf24_w_reg(RX_ADDR_P3, addr, 1);
 8000dae:	2201      	movs	r2, #1
 8000db0:	6839      	ldr	r1, [r7, #0]
 8000db2:	200d      	movs	r0, #13
 8000db4:	f7ff fe8c 	bl	8000ad0 <nrf24_w_reg>

		data |= (1 << ERX_P3);
 8000db8:	7bfb      	ldrb	r3, [r7, #15]
 8000dba:	f043 0308 	orr.w	r3, r3, #8
 8000dbe:	b2db      	uxtb	r3, r3
 8000dc0:	73fb      	strb	r3, [r7, #15]
		break;
 8000dc2:	e015      	b.n	8000df0 <nrf24_open_rx_pipe+0xc4>
	case 4:
		nrf24_w_reg(RX_ADDR_P4, addr, 1);
 8000dc4:	2201      	movs	r2, #1
 8000dc6:	6839      	ldr	r1, [r7, #0]
 8000dc8:	200e      	movs	r0, #14
 8000dca:	f7ff fe81 	bl	8000ad0 <nrf24_w_reg>

		data |= (1 << ERX_P4);
 8000dce:	7bfb      	ldrb	r3, [r7, #15]
 8000dd0:	f043 0310 	orr.w	r3, r3, #16
 8000dd4:	b2db      	uxtb	r3, r3
 8000dd6:	73fb      	strb	r3, [r7, #15]
		break;
 8000dd8:	e00a      	b.n	8000df0 <nrf24_open_rx_pipe+0xc4>
	case 5:
		nrf24_w_reg(RX_ADDR_P5, addr, 1);
 8000dda:	2201      	movs	r2, #1
 8000ddc:	6839      	ldr	r1, [r7, #0]
 8000dde:	200f      	movs	r0, #15
 8000de0:	f7ff fe76 	bl	8000ad0 <nrf24_w_reg>

		data |= (1 << ERX_P5);
 8000de4:	7bfb      	ldrb	r3, [r7, #15]
 8000de6:	f043 0320 	orr.w	r3, r3, #32
 8000dea:	b2db      	uxtb	r3, r3
 8000dec:	73fb      	strb	r3, [r7, #15]
		break;
 8000dee:	bf00      	nop
	}

	nrf24_w_reg(EN_RXADDR, &data, 1);
 8000df0:	f107 030f 	add.w	r3, r7, #15
 8000df4:	2201      	movs	r2, #1
 8000df6:	4619      	mov	r1, r3
 8000df8:	2002      	movs	r0, #2
 8000dfa:	f7ff fe69 	bl	8000ad0 <nrf24_w_reg>
}
 8000dfe:	bf00      	nop
 8000e00:	3710      	adds	r7, #16
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bd80      	pop	{r7, pc}
 8000e06:	bf00      	nop

08000e08 <nrf24_set_addr_width>:
	data |= (en_crc << EN_CRC) | (crc0 << CRCO);

	nrf24_w_reg(CONFIG, &data, 1);
}

void nrf24_set_addr_width(uint8_t bytes){
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b082      	sub	sp, #8
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	4603      	mov	r3, r0
 8000e10:	71fb      	strb	r3, [r7, #7]
	bytes -= 2;
 8000e12:	79fb      	ldrb	r3, [r7, #7]
 8000e14:	3b02      	subs	r3, #2
 8000e16:	b2db      	uxtb	r3, r3
 8000e18:	71fb      	strb	r3, [r7, #7]
	nrf24_w_reg(SETUP_AW, &bytes, 1);
 8000e1a:	1dfb      	adds	r3, r7, #7
 8000e1c:	2201      	movs	r2, #1
 8000e1e:	4619      	mov	r1, r3
 8000e20:	2003      	movs	r0, #3
 8000e22:	f7ff fe55 	bl	8000ad0 <nrf24_w_reg>
}
 8000e26:	bf00      	nop
 8000e28:	3708      	adds	r7, #8
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}

08000e2e <nrf24_flush_tx>:

void nrf24_flush_tx(void){
 8000e2e:	b580      	push	{r7, lr}
 8000e30:	af00      	add	r7, sp, #0
	csn_low();
 8000e32:	f7ff fe35 	bl	8000aa0 <csn_low>
	nrf24_w_spec_cmd(FLUSH_TX);
 8000e36:	20e1      	movs	r0, #225	@ 0xe1
 8000e38:	f7ff fe9a 	bl	8000b70 <nrf24_w_spec_cmd>
	csn_high();
 8000e3c:	f7ff fe24 	bl	8000a88 <csn_high>
}
 8000e40:	bf00      	nop
 8000e42:	bd80      	pop	{r7, pc}

08000e44 <nrf24_flush_rx>:

void nrf24_flush_rx(void){
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
	csn_low();
 8000e48:	f7ff fe2a 	bl	8000aa0 <csn_low>
	nrf24_w_spec_cmd(FLUSH_RX);
 8000e4c:	20e2      	movs	r0, #226	@ 0xe2
 8000e4e:	f7ff fe8f 	bl	8000b70 <nrf24_w_spec_cmd>
	csn_high();
 8000e52:	f7ff fe19 	bl	8000a88 <csn_high>
}
 8000e56:	bf00      	nop
 8000e58:	bd80      	pop	{r7, pc}
	...

08000e5c <nrf24_r_status>:

uint8_t nrf24_r_status(void){
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b084      	sub	sp, #16
 8000e60:	af02      	add	r7, sp, #8
	uint8_t data = 0;
 8000e62:	2300      	movs	r3, #0
 8000e64:	71fb      	strb	r3, [r7, #7]
	uint8_t cmd = NOP_CMD;
 8000e66:	23ff      	movs	r3, #255	@ 0xff
 8000e68:	71bb      	strb	r3, [r7, #6]

	csn_low();
 8000e6a:	f7ff fe19 	bl	8000aa0 <csn_low>
	HAL_SPI_TransmitReceive(&hspi1, &cmd, &data, 1, spi_rw_timeout);
 8000e6e:	1dfa      	adds	r2, r7, #7
 8000e70:	1db9      	adds	r1, r7, #6
 8000e72:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e76:	9300      	str	r3, [sp, #0]
 8000e78:	2301      	movs	r3, #1
 8000e7a:	4805      	ldr	r0, [pc, #20]	@ (8000e90 <nrf24_r_status+0x34>)
 8000e7c:	f002 fe93 	bl	8003ba6 <HAL_SPI_TransmitReceive>
	csn_high();
 8000e80:	f7ff fe02 	bl	8000a88 <csn_high>

	return data;
 8000e84:	79fb      	ldrb	r3, [r7, #7]
}
 8000e86:	4618      	mov	r0, r3
 8000e88:	3708      	adds	r7, #8
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	20000274 	.word	0x20000274

08000e94 <nrf24_clear_rx_dr>:

void nrf24_clear_rx_dr(void){
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	71fb      	strb	r3, [r7, #7]

	data = nrf24_r_status();
 8000e9e:	f7ff ffdd 	bl	8000e5c <nrf24_r_status>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	71fb      	strb	r3, [r7, #7]

	data |= (1 << RX_DR);
 8000ea6:	79fb      	ldrb	r3, [r7, #7]
 8000ea8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000eac:	b2db      	uxtb	r3, r3
 8000eae:	71fb      	strb	r3, [r7, #7]

	nrf24_w_reg(STATUS, &data, 1);
 8000eb0:	1dfb      	adds	r3, r7, #7
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	2007      	movs	r0, #7
 8000eb8:	f7ff fe0a 	bl	8000ad0 <nrf24_w_reg>
}
 8000ebc:	bf00      	nop
 8000ebe:	3708      	adds	r7, #8
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}

08000ec4 <nrf24_clear_tx_ds>:

void nrf24_clear_tx_ds(void){
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	71fb      	strb	r3, [r7, #7]

	data = nrf24_r_status();
 8000ece:	f7ff ffc5 	bl	8000e5c <nrf24_r_status>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	71fb      	strb	r3, [r7, #7]

	data |= (1 << TX_DS);
 8000ed6:	79fb      	ldrb	r3, [r7, #7]
 8000ed8:	f043 0320 	orr.w	r3, r3, #32
 8000edc:	b2db      	uxtb	r3, r3
 8000ede:	71fb      	strb	r3, [r7, #7]

    nrf24_w_reg(STATUS, &data, 1);
 8000ee0:	1dfb      	adds	r3, r7, #7
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	2007      	movs	r0, #7
 8000ee8:	f7ff fdf2 	bl	8000ad0 <nrf24_w_reg>
}
 8000eec:	bf00      	nop
 8000eee:	3708      	adds	r7, #8
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}

08000ef4 <nrf24_clear_max_rt>:

void nrf24_clear_max_rt(void){
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 8000efa:	2300      	movs	r3, #0
 8000efc:	71fb      	strb	r3, [r7, #7]

	data = nrf24_r_status();
 8000efe:	f7ff ffad 	bl	8000e5c <nrf24_r_status>
 8000f02:	4603      	mov	r3, r0
 8000f04:	71fb      	strb	r3, [r7, #7]

	data |= (1 << MAX_RT);
 8000f06:	79fb      	ldrb	r3, [r7, #7]
 8000f08:	f043 0310 	orr.w	r3, r3, #16
 8000f0c:	b2db      	uxtb	r3, r3
 8000f0e:	71fb      	strb	r3, [r7, #7]

    nrf24_w_reg(STATUS, &data, 1);
 8000f10:	1dfb      	adds	r3, r7, #7
 8000f12:	2201      	movs	r2, #1
 8000f14:	4619      	mov	r1, r3
 8000f16:	2007      	movs	r0, #7
 8000f18:	f7ff fdda 	bl	8000ad0 <nrf24_w_reg>
}
 8000f1c:	bf00      	nop
 8000f1e:	3708      	adds	r7, #8
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}

08000f24 <nrf24_listen>:
	csn_high();

	return width;
}

void nrf24_listen(void){
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	71fb      	strb	r3, [r7, #7]

	data = nrf24_r_reg(CONFIG, 1);
 8000f2e:	2101      	movs	r1, #1
 8000f30:	2000      	movs	r0, #0
 8000f32:	f7ff fdf5 	bl	8000b20 <nrf24_r_reg>
 8000f36:	4603      	mov	r3, r0
 8000f38:	71fb      	strb	r3, [r7, #7]

	data |= (1 << PRIM_RX);
 8000f3a:	79fb      	ldrb	r3, [r7, #7]
 8000f3c:	f043 0301 	orr.w	r3, r3, #1
 8000f40:	b2db      	uxtb	r3, r3
 8000f42:	71fb      	strb	r3, [r7, #7]

	nrf24_w_reg(CONFIG, &data, 1);
 8000f44:	1dfb      	adds	r3, r7, #7
 8000f46:	2201      	movs	r2, #1
 8000f48:	4619      	mov	r1, r3
 8000f4a:	2000      	movs	r0, #0
 8000f4c:	f7ff fdc0 	bl	8000ad0 <nrf24_w_reg>

	ce_high();
 8000f50:	f7ff fdb2 	bl	8000ab8 <ce_high>
}
 8000f54:	bf00      	nop
 8000f56:	3708      	adds	r7, #8
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}

08000f5c <nrf24_data_available>:

uint8_t nrf24_carrier_detect(void){
	return nrf24_r_reg(RPD, 1);
}

uint8_t nrf24_data_available(void){
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0

 	uint8_t reg_dt = nrf24_r_reg(FIFO_STATUS, 1);
 8000f62:	2101      	movs	r1, #1
 8000f64:	2017      	movs	r0, #23
 8000f66:	f7ff fddb 	bl	8000b20 <nrf24_r_reg>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	71fb      	strb	r3, [r7, #7]

	if(!(reg_dt & (1 << RX_EMPTY))){
 8000f6e:	79fb      	ldrb	r3, [r7, #7]
 8000f70:	f003 0301 	and.w	r3, r3, #1
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d101      	bne.n	8000f7c <nrf24_data_available+0x20>
		return 1;
 8000f78:	2301      	movs	r3, #1
 8000f7a:	e000      	b.n	8000f7e <nrf24_data_available+0x22>
	}

	return 0;
 8000f7c:	2300      	movs	r3, #0
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	3708      	adds	r7, #8
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
	...

08000f88 <nrf24_receive>:

void nrf24_receive(uint8_t *data, uint8_t size){
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b084      	sub	sp, #16
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
 8000f90:	460b      	mov	r3, r1
 8000f92:	70fb      	strb	r3, [r7, #3]
	uint8_t cmd = R_RX_PAYLOAD;
 8000f94:	2361      	movs	r3, #97	@ 0x61
 8000f96:	73fb      	strb	r3, [r7, #15]

	csn_low();
 8000f98:	f7ff fd82 	bl	8000aa0 <csn_low>
	HAL_SPI_Transmit(&hspi1, &cmd, 1, spi_w_timeout);
 8000f9c:	f107 010f 	add.w	r1, r7, #15
 8000fa0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	4809      	ldr	r0, [pc, #36]	@ (8000fcc <nrf24_receive+0x44>)
 8000fa8:	f002 fba0 	bl	80036ec <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, data, size, spi_r_timeout);
 8000fac:	78fb      	ldrb	r3, [r7, #3]
 8000fae:	b29a      	uxth	r2, r3
 8000fb0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fb4:	6879      	ldr	r1, [r7, #4]
 8000fb6:	4805      	ldr	r0, [pc, #20]	@ (8000fcc <nrf24_receive+0x44>)
 8000fb8:	f002 fcdc 	bl	8003974 <HAL_SPI_Receive>
	csn_high();
 8000fbc:	f7ff fd64 	bl	8000a88 <csn_high>

	nrf24_clear_rx_dr();
 8000fc0:	f7ff ff68 	bl	8000e94 <nrf24_clear_rx_dr>
}
 8000fc4:	bf00      	nop
 8000fc6:	3710      	adds	r7, #16
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	20000274 	.word	0x20000274

08000fd0 <nrf24_init>:
	}

	ce_high();
}

void nrf24_init(void){
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	af00      	add	r7, sp, #0

	nrf24_pwr_up();
 8000fd4:	f7ff fdde 	bl	8000b94 <nrf24_pwr_up>

	nrf24_flush_tx();
 8000fd8:	f7ff ff29 	bl	8000e2e <nrf24_flush_tx>
	nrf24_flush_rx();
 8000fdc:	f7ff ff32 	bl	8000e44 <nrf24_flush_rx>

	nrf24_clear_rx_dr();
 8000fe0:	f7ff ff58 	bl	8000e94 <nrf24_clear_rx_dr>
	nrf24_clear_tx_ds();
 8000fe4:	f7ff ff6e 	bl	8000ec4 <nrf24_clear_tx_ds>
	nrf24_clear_max_rt();
 8000fe8:	f7ff ff84 	bl	8000ef4 <nrf24_clear_max_rt>
}
 8000fec:	bf00      	nop
 8000fee:	bd80      	pop	{r7, pc}

08000ff0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b088      	sub	sp, #32
 8000ff4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ff6:	f107 0310 	add.w	r3, r7, #16
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	601a      	str	r2, [r3, #0]
 8000ffe:	605a      	str	r2, [r3, #4]
 8001000:	609a      	str	r2, [r3, #8]
 8001002:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001004:	4b3a      	ldr	r3, [pc, #232]	@ (80010f0 <MX_GPIO_Init+0x100>)
 8001006:	699b      	ldr	r3, [r3, #24]
 8001008:	4a39      	ldr	r2, [pc, #228]	@ (80010f0 <MX_GPIO_Init+0x100>)
 800100a:	f043 0310 	orr.w	r3, r3, #16
 800100e:	6193      	str	r3, [r2, #24]
 8001010:	4b37      	ldr	r3, [pc, #220]	@ (80010f0 <MX_GPIO_Init+0x100>)
 8001012:	699b      	ldr	r3, [r3, #24]
 8001014:	f003 0310 	and.w	r3, r3, #16
 8001018:	60fb      	str	r3, [r7, #12]
 800101a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800101c:	4b34      	ldr	r3, [pc, #208]	@ (80010f0 <MX_GPIO_Init+0x100>)
 800101e:	699b      	ldr	r3, [r3, #24]
 8001020:	4a33      	ldr	r2, [pc, #204]	@ (80010f0 <MX_GPIO_Init+0x100>)
 8001022:	f043 0320 	orr.w	r3, r3, #32
 8001026:	6193      	str	r3, [r2, #24]
 8001028:	4b31      	ldr	r3, [pc, #196]	@ (80010f0 <MX_GPIO_Init+0x100>)
 800102a:	699b      	ldr	r3, [r3, #24]
 800102c:	f003 0320 	and.w	r3, r3, #32
 8001030:	60bb      	str	r3, [r7, #8]
 8001032:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001034:	4b2e      	ldr	r3, [pc, #184]	@ (80010f0 <MX_GPIO_Init+0x100>)
 8001036:	699b      	ldr	r3, [r3, #24]
 8001038:	4a2d      	ldr	r2, [pc, #180]	@ (80010f0 <MX_GPIO_Init+0x100>)
 800103a:	f043 0304 	orr.w	r3, r3, #4
 800103e:	6193      	str	r3, [r2, #24]
 8001040:	4b2b      	ldr	r3, [pc, #172]	@ (80010f0 <MX_GPIO_Init+0x100>)
 8001042:	699b      	ldr	r3, [r3, #24]
 8001044:	f003 0304 	and.w	r3, r3, #4
 8001048:	607b      	str	r3, [r7, #4]
 800104a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800104c:	4b28      	ldr	r3, [pc, #160]	@ (80010f0 <MX_GPIO_Init+0x100>)
 800104e:	699b      	ldr	r3, [r3, #24]
 8001050:	4a27      	ldr	r2, [pc, #156]	@ (80010f0 <MX_GPIO_Init+0x100>)
 8001052:	f043 0308 	orr.w	r3, r3, #8
 8001056:	6193      	str	r3, [r2, #24]
 8001058:	4b25      	ldr	r3, [pc, #148]	@ (80010f0 <MX_GPIO_Init+0x100>)
 800105a:	699b      	ldr	r3, [r3, #24]
 800105c:	f003 0308 	and.w	r3, r3, #8
 8001060:	603b      	str	r3, [r7, #0]
 8001062:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001064:	2200      	movs	r2, #0
 8001066:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800106a:	4822      	ldr	r0, [pc, #136]	@ (80010f4 <MX_GPIO_Init+0x104>)
 800106c:	f001 f9be 	bl	80023ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, GPIO_PIN_SET);
 8001070:	2201      	movs	r2, #1
 8001072:	2108      	movs	r1, #8
 8001074:	4820      	ldr	r0, [pc, #128]	@ (80010f8 <MX_GPIO_Init+0x108>)
 8001076:	f001 f9b9 	bl	80023ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CE_GPIO_Port, CE_Pin, GPIO_PIN_RESET);
 800107a:	2200      	movs	r2, #0
 800107c:	2110      	movs	r1, #16
 800107e:	481e      	ldr	r0, [pc, #120]	@ (80010f8 <MX_GPIO_Init+0x108>)
 8001080:	f001 f9b4 	bl	80023ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001084:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001088:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800108a:	2301      	movs	r3, #1
 800108c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108e:	2300      	movs	r3, #0
 8001090:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001092:	2302      	movs	r3, #2
 8001094:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001096:	f107 0310 	add.w	r3, r7, #16
 800109a:	4619      	mov	r1, r3
 800109c:	4815      	ldr	r0, [pc, #84]	@ (80010f4 <MX_GPIO_Init+0x104>)
 800109e:	f001 f821 	bl	80020e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80010a2:	2301      	movs	r3, #1
 80010a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80010a6:	4b15      	ldr	r3, [pc, #84]	@ (80010fc <MX_GPIO_Init+0x10c>)
 80010a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010aa:	2300      	movs	r3, #0
 80010ac:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ae:	f107 0310 	add.w	r3, r7, #16
 80010b2:	4619      	mov	r1, r3
 80010b4:	4810      	ldr	r0, [pc, #64]	@ (80010f8 <MX_GPIO_Init+0x108>)
 80010b6:	f001 f815 	bl	80020e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : CSN_Pin CE_Pin */
  GPIO_InitStruct.Pin = CSN_Pin|CE_Pin;
 80010ba:	2318      	movs	r3, #24
 80010bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010be:	2301      	movs	r3, #1
 80010c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c2:	2300      	movs	r3, #0
 80010c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010c6:	2303      	movs	r3, #3
 80010c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ca:	f107 0310 	add.w	r3, r7, #16
 80010ce:	4619      	mov	r1, r3
 80010d0:	4809      	ldr	r0, [pc, #36]	@ (80010f8 <MX_GPIO_Init+0x108>)
 80010d2:	f001 f807 	bl	80020e4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80010d6:	2200      	movs	r2, #0
 80010d8:	2100      	movs	r1, #0
 80010da:	2006      	movs	r0, #6
 80010dc:	f000 ff53 	bl	8001f86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80010e0:	2006      	movs	r0, #6
 80010e2:	f000 ff6c 	bl	8001fbe <HAL_NVIC_EnableIRQ>

}
 80010e6:	bf00      	nop
 80010e8:	3720      	adds	r7, #32
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	40021000 	.word	0x40021000
 80010f4:	40011000 	.word	0x40011000
 80010f8:	40010800 	.word	0x40010800
 80010fc:	10210000 	.word	0x10210000

08001100 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001104:	4b12      	ldr	r3, [pc, #72]	@ (8001150 <MX_I2C1_Init+0x50>)
 8001106:	4a13      	ldr	r2, [pc, #76]	@ (8001154 <MX_I2C1_Init+0x54>)
 8001108:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800110a:	4b11      	ldr	r3, [pc, #68]	@ (8001150 <MX_I2C1_Init+0x50>)
 800110c:	4a12      	ldr	r2, [pc, #72]	@ (8001158 <MX_I2C1_Init+0x58>)
 800110e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001110:	4b0f      	ldr	r3, [pc, #60]	@ (8001150 <MX_I2C1_Init+0x50>)
 8001112:	2200      	movs	r2, #0
 8001114:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001116:	4b0e      	ldr	r3, [pc, #56]	@ (8001150 <MX_I2C1_Init+0x50>)
 8001118:	2200      	movs	r2, #0
 800111a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800111c:	4b0c      	ldr	r3, [pc, #48]	@ (8001150 <MX_I2C1_Init+0x50>)
 800111e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001122:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001124:	4b0a      	ldr	r3, [pc, #40]	@ (8001150 <MX_I2C1_Init+0x50>)
 8001126:	2200      	movs	r2, #0
 8001128:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800112a:	4b09      	ldr	r3, [pc, #36]	@ (8001150 <MX_I2C1_Init+0x50>)
 800112c:	2200      	movs	r2, #0
 800112e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001130:	4b07      	ldr	r3, [pc, #28]	@ (8001150 <MX_I2C1_Init+0x50>)
 8001132:	2200      	movs	r2, #0
 8001134:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001136:	4b06      	ldr	r3, [pc, #24]	@ (8001150 <MX_I2C1_Init+0x50>)
 8001138:	2200      	movs	r2, #0
 800113a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800113c:	4804      	ldr	r0, [pc, #16]	@ (8001150 <MX_I2C1_Init+0x50>)
 800113e:	f001 f9a9 	bl	8002494 <HAL_I2C_Init>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d001      	beq.n	800114c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001148:	f000 f8ff 	bl	800134a <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800114c:	bf00      	nop
 800114e:	bd80      	pop	{r7, pc}
 8001150:	20000200 	.word	0x20000200
 8001154:	40005400 	.word	0x40005400
 8001158:	00061a80 	.word	0x00061a80

0800115c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b088      	sub	sp, #32
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001164:	f107 0310 	add.w	r3, r7, #16
 8001168:	2200      	movs	r2, #0
 800116a:	601a      	str	r2, [r3, #0]
 800116c:	605a      	str	r2, [r3, #4]
 800116e:	609a      	str	r2, [r3, #8]
 8001170:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4a15      	ldr	r2, [pc, #84]	@ (80011cc <HAL_I2C_MspInit+0x70>)
 8001178:	4293      	cmp	r3, r2
 800117a:	d123      	bne.n	80011c4 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800117c:	4b14      	ldr	r3, [pc, #80]	@ (80011d0 <HAL_I2C_MspInit+0x74>)
 800117e:	699b      	ldr	r3, [r3, #24]
 8001180:	4a13      	ldr	r2, [pc, #76]	@ (80011d0 <HAL_I2C_MspInit+0x74>)
 8001182:	f043 0308 	orr.w	r3, r3, #8
 8001186:	6193      	str	r3, [r2, #24]
 8001188:	4b11      	ldr	r3, [pc, #68]	@ (80011d0 <HAL_I2C_MspInit+0x74>)
 800118a:	699b      	ldr	r3, [r3, #24]
 800118c:	f003 0308 	and.w	r3, r3, #8
 8001190:	60fb      	str	r3, [r7, #12]
 8001192:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001194:	23c0      	movs	r3, #192	@ 0xc0
 8001196:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001198:	2312      	movs	r3, #18
 800119a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800119c:	2303      	movs	r3, #3
 800119e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011a0:	f107 0310 	add.w	r3, r7, #16
 80011a4:	4619      	mov	r1, r3
 80011a6:	480b      	ldr	r0, [pc, #44]	@ (80011d4 <HAL_I2C_MspInit+0x78>)
 80011a8:	f000 ff9c 	bl	80020e4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011ac:	4b08      	ldr	r3, [pc, #32]	@ (80011d0 <HAL_I2C_MspInit+0x74>)
 80011ae:	69db      	ldr	r3, [r3, #28]
 80011b0:	4a07      	ldr	r2, [pc, #28]	@ (80011d0 <HAL_I2C_MspInit+0x74>)
 80011b2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80011b6:	61d3      	str	r3, [r2, #28]
 80011b8:	4b05      	ldr	r3, [pc, #20]	@ (80011d0 <HAL_I2C_MspInit+0x74>)
 80011ba:	69db      	ldr	r3, [r3, #28]
 80011bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011c0:	60bb      	str	r3, [r7, #8]
 80011c2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80011c4:	bf00      	nop
 80011c6:	3720      	adds	r7, #32
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	40005400 	.word	0x40005400
 80011d0:	40021000 	.word	0x40021000
 80011d4:	40010c00 	.word	0x40010c00

080011d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011dc:	f000 fd76 	bl	8001ccc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011e0:	f000 f86e 	bl	80012c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011e4:	f7ff ff04 	bl	8000ff0 <MX_GPIO_Init>
  MX_SPI1_Init();
 80011e8:	f000 f8b6 	bl	8001358 <MX_SPI1_Init>
  MX_TIM2_Init();
 80011ec:	f000 fcd8 	bl	8001ba0 <MX_TIM2_Init>
  MX_I2C1_Init();
 80011f0:	f7ff ff86 	bl	8001100 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  // --- INICJALIZACJA OLED ---
    // Ekran 0.91" (128x32)
    ssd1306_Init(&hi2c1);
 80011f4:	482c      	ldr	r0, [pc, #176]	@ (80012a8 <main+0xd0>)
 80011f6:	f000 f94f 	bl	8001498 <ssd1306_Init>

    ssd1306_Fill(Black);
 80011fa:	2000      	movs	r0, #0
 80011fc:	f000 fa1c 	bl	8001638 <ssd1306_Fill>
    ssd1306_SetCursor(0, 0);
 8001200:	2100      	movs	r1, #0
 8001202:	2000      	movs	r0, #0
 8001204:	f000 fb72 	bl	80018ec <ssd1306_SetCursor>
    ssd1306_WriteString("Oczekuje...", Font_11x18, White);
 8001208:	4a28      	ldr	r2, [pc, #160]	@ (80012ac <main+0xd4>)
 800120a:	2301      	movs	r3, #1
 800120c:	ca06      	ldmia	r2, {r1, r2}
 800120e:	4828      	ldr	r0, [pc, #160]	@ (80012b0 <main+0xd8>)
 8001210:	f000 fb46 	bl	80018a0 <ssd1306_WriteString>
    ssd1306_UpdateScreen(&hi2c1);
 8001214:	4824      	ldr	r0, [pc, #144]	@ (80012a8 <main+0xd0>)
 8001216:	f000 fa31 	bl	800167c <ssd1306_UpdateScreen>

  // --- INICJALIZACJA NRF24 ---
  csn_high();
 800121a:	f7ff fc35 	bl	8000a88 <csn_high>
  ce_high();
 800121e:	f7ff fc4b 	bl	8000ab8 <ce_high>
  HAL_Delay(100);
 8001222:	2064      	movs	r0, #100	@ 0x64
 8001224:	f000 fdb4 	bl	8001d90 <HAL_Delay>

  nrf24_init();
 8001228:	f7ff fed2 	bl	8000fd0 <nrf24_init>
  nrf24_tx_pwr(3);          // Max moc
 800122c:	2003      	movs	r0, #3
 800122e:	f7ff fccb 	bl	8000bc8 <nrf24_tx_pwr>
  nrf24_data_rate(0);       // 1Mbps
 8001232:	2000      	movs	r0, #0
 8001234:	f7ff fcef 	bl	8000c16 <nrf24_data_rate>
  nrf24_set_channel(81);
 8001238:	2051      	movs	r0, #81	@ 0x51
 800123a:	f7ff fd1a 	bl	8000c72 <nrf24_set_channel>
  nrf24_set_addr_width(5);
 800123e:	2005      	movs	r0, #5
 8001240:	f7ff fde2 	bl	8000e08 <nrf24_set_addr_width>
  nrf24_open_rx_pipe(1, rx_address);
 8001244:	491b      	ldr	r1, [pc, #108]	@ (80012b4 <main+0xdc>)
 8001246:	2001      	movs	r0, #1
 8001248:	f7ff fd70 	bl	8000d2c <nrf24_open_rx_pipe>
  nrf24_pipe_pld_size(1, 32);
 800124c:	2120      	movs	r1, #32
 800124e:	2001      	movs	r0, #1
 8001250:	f7ff fd1e 	bl	8000c90 <nrf24_pipe_pld_size>
  memset(rx_data, 0, 32);
 8001254:	2220      	movs	r2, #32
 8001256:	2100      	movs	r1, #0
 8001258:	4817      	ldr	r0, [pc, #92]	@ (80012b8 <main+0xe0>)
 800125a:	f004 fa20 	bl	800569e <memset>
  nrf24_listen();      // Tryb nadajnika
 800125e:	f7ff fe61 	bl	8000f24 <nrf24_listen>
  /* USER CODE BEGIN WHILE */
  /* USER CODE BEGIN WHILE */
    while (1)
    {
  	  // Sprawd, czy co przyszo
  	  if(nrf24_data_available())
 8001262:	f7ff fe7b 	bl	8000f5c <nrf24_data_available>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d018      	beq.n	800129e <main+0xc6>
  	  {
  		// 1. Odbierz dane
  				  nrf24_receive(rx_data, 32);
 800126c:	2120      	movs	r1, #32
 800126e:	4812      	ldr	r0, [pc, #72]	@ (80012b8 <main+0xe0>)
 8001270:	f7ff fe8a 	bl	8000f88 <nrf24_receive>

  				  // 2. Wyczy ekran (bufor)
  				  ssd1306_Fill(Black);
 8001274:	2000      	movs	r0, #0
 8001276:	f000 f9df 	bl	8001638 <ssd1306_Fill>

  				  // 3. Wypisz nagwek (gra ekranu)
  				  ssd1306_SetCursor(0, 0);
 800127a:	2100      	movs	r1, #0
 800127c:	2000      	movs	r0, #0
 800127e:	f000 fb35 	bl	80018ec <ssd1306_SetCursor>
  				  // Jeli masz Font_7x10 uyj go, jeli nie to Font_16x26 (ale bdzie duy)
  				  //ssd1306_WriteString("ODBIORNIK:", Font_11x18, White);

  				  // 4. Wypisz odebrane dane (d ekranu)
  				  //ssd1306_SetCursor(0, 14); // 14 piksel od gry
  				  ssd1306_WriteString((char*)rx_data, Font_11x18, White); // rednia czcionka
 8001282:	4a0a      	ldr	r2, [pc, #40]	@ (80012ac <main+0xd4>)
 8001284:	2301      	movs	r3, #1
 8001286:	ca06      	ldmia	r2, {r1, r2}
 8001288:	480b      	ldr	r0, [pc, #44]	@ (80012b8 <main+0xe0>)
 800128a:	f000 fb09 	bl	80018a0 <ssd1306_WriteString>

  				  // 5. Wylij bufor na ekran
  				  ssd1306_UpdateScreen(&hi2c1);
 800128e:	4806      	ldr	r0, [pc, #24]	@ (80012a8 <main+0xd0>)
 8001290:	f000 f9f4 	bl	800167c <ssd1306_UpdateScreen>

  				  // Mrugnicie diod
  				  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001294:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001298:	4808      	ldr	r0, [pc, #32]	@ (80012bc <main+0xe4>)
 800129a:	f001 f8bf 	bl	800241c <HAL_GPIO_TogglePin>
  	  }

  	  // W odbiorniku nie robimy duych delayw w ptli,
  	  // eby nie przegapi pakietu (chyba e NRF ma wczone auto-ack i retries)
  	  // Ale may delay nie zaszkodzi.
  	  HAL_Delay(1);
 800129e:	2001      	movs	r0, #1
 80012a0:	f000 fd76 	bl	8001d90 <HAL_Delay>
  	  if(nrf24_data_available())
 80012a4:	e7dd      	b.n	8001262 <main+0x8a>
 80012a6:	bf00      	nop
 80012a8:	20000200 	.word	0x20000200
 80012ac:	20000000 	.word	0x20000000
 80012b0:	08007518 	.word	0x08007518
 80012b4:	20000008 	.word	0x20000008
 80012b8:	20000254 	.word	0x20000254
 80012bc:	40011000 	.word	0x40011000

080012c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b090      	sub	sp, #64	@ 0x40
 80012c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012c6:	f107 0318 	add.w	r3, r7, #24
 80012ca:	2228      	movs	r2, #40	@ 0x28
 80012cc:	2100      	movs	r1, #0
 80012ce:	4618      	mov	r0, r3
 80012d0:	f004 f9e5 	bl	800569e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012d4:	1d3b      	adds	r3, r7, #4
 80012d6:	2200      	movs	r2, #0
 80012d8:	601a      	str	r2, [r3, #0]
 80012da:	605a      	str	r2, [r3, #4]
 80012dc:	609a      	str	r2, [r3, #8]
 80012de:	60da      	str	r2, [r3, #12]
 80012e0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012e2:	2301      	movs	r3, #1
 80012e4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012e6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80012ea:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80012ec:	2300      	movs	r3, #0
 80012ee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012f0:	2301      	movs	r3, #1
 80012f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012f4:	2302      	movs	r3, #2
 80012f6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012f8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80012fc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80012fe:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001302:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001304:	f107 0318 	add.w	r3, r7, #24
 8001308:	4618      	mov	r0, r3
 800130a:	f001 fd6f 	bl	8002dec <HAL_RCC_OscConfig>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d001      	beq.n	8001318 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001314:	f000 f819 	bl	800134a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001318:	230f      	movs	r3, #15
 800131a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800131c:	2302      	movs	r3, #2
 800131e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001320:	2300      	movs	r3, #0
 8001322:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001324:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001328:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800132a:	2300      	movs	r3, #0
 800132c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800132e:	1d3b      	adds	r3, r7, #4
 8001330:	2102      	movs	r1, #2
 8001332:	4618      	mov	r0, r3
 8001334:	f001 ffdc 	bl	80032f0 <HAL_RCC_ClockConfig>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800133e:	f000 f804 	bl	800134a <Error_Handler>
  }
}
 8001342:	bf00      	nop
 8001344:	3740      	adds	r7, #64	@ 0x40
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}

0800134a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800134a:	b480      	push	{r7}
 800134c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800134e:	b672      	cpsid	i
}
 8001350:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001352:	bf00      	nop
 8001354:	e7fd      	b.n	8001352 <Error_Handler+0x8>
	...

08001358 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800135c:	4b17      	ldr	r3, [pc, #92]	@ (80013bc <MX_SPI1_Init+0x64>)
 800135e:	4a18      	ldr	r2, [pc, #96]	@ (80013c0 <MX_SPI1_Init+0x68>)
 8001360:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001362:	4b16      	ldr	r3, [pc, #88]	@ (80013bc <MX_SPI1_Init+0x64>)
 8001364:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001368:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800136a:	4b14      	ldr	r3, [pc, #80]	@ (80013bc <MX_SPI1_Init+0x64>)
 800136c:	2200      	movs	r2, #0
 800136e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001370:	4b12      	ldr	r3, [pc, #72]	@ (80013bc <MX_SPI1_Init+0x64>)
 8001372:	2200      	movs	r2, #0
 8001374:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001376:	4b11      	ldr	r3, [pc, #68]	@ (80013bc <MX_SPI1_Init+0x64>)
 8001378:	2200      	movs	r2, #0
 800137a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800137c:	4b0f      	ldr	r3, [pc, #60]	@ (80013bc <MX_SPI1_Init+0x64>)
 800137e:	2200      	movs	r2, #0
 8001380:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001382:	4b0e      	ldr	r3, [pc, #56]	@ (80013bc <MX_SPI1_Init+0x64>)
 8001384:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001388:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800138a:	4b0c      	ldr	r3, [pc, #48]	@ (80013bc <MX_SPI1_Init+0x64>)
 800138c:	2210      	movs	r2, #16
 800138e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001390:	4b0a      	ldr	r3, [pc, #40]	@ (80013bc <MX_SPI1_Init+0x64>)
 8001392:	2200      	movs	r2, #0
 8001394:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001396:	4b09      	ldr	r3, [pc, #36]	@ (80013bc <MX_SPI1_Init+0x64>)
 8001398:	2200      	movs	r2, #0
 800139a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800139c:	4b07      	ldr	r3, [pc, #28]	@ (80013bc <MX_SPI1_Init+0x64>)
 800139e:	2200      	movs	r2, #0
 80013a0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80013a2:	4b06      	ldr	r3, [pc, #24]	@ (80013bc <MX_SPI1_Init+0x64>)
 80013a4:	220a      	movs	r2, #10
 80013a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80013a8:	4804      	ldr	r0, [pc, #16]	@ (80013bc <MX_SPI1_Init+0x64>)
 80013aa:	f002 f91b 	bl	80035e4 <HAL_SPI_Init>
 80013ae:	4603      	mov	r3, r0
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d001      	beq.n	80013b8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80013b4:	f7ff ffc9 	bl	800134a <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80013b8:	bf00      	nop
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	20000274 	.word	0x20000274
 80013c0:	40013000 	.word	0x40013000

080013c4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b088      	sub	sp, #32
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013cc:	f107 0310 	add.w	r3, r7, #16
 80013d0:	2200      	movs	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]
 80013d4:	605a      	str	r2, [r3, #4]
 80013d6:	609a      	str	r2, [r3, #8]
 80013d8:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	4a1f      	ldr	r2, [pc, #124]	@ (800145c <HAL_SPI_MspInit+0x98>)
 80013e0:	4293      	cmp	r3, r2
 80013e2:	d137      	bne.n	8001454 <HAL_SPI_MspInit+0x90>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80013e4:	4b1e      	ldr	r3, [pc, #120]	@ (8001460 <HAL_SPI_MspInit+0x9c>)
 80013e6:	699b      	ldr	r3, [r3, #24]
 80013e8:	4a1d      	ldr	r2, [pc, #116]	@ (8001460 <HAL_SPI_MspInit+0x9c>)
 80013ea:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80013ee:	6193      	str	r3, [r2, #24]
 80013f0:	4b1b      	ldr	r3, [pc, #108]	@ (8001460 <HAL_SPI_MspInit+0x9c>)
 80013f2:	699b      	ldr	r3, [r3, #24]
 80013f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80013f8:	60fb      	str	r3, [r7, #12]
 80013fa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013fc:	4b18      	ldr	r3, [pc, #96]	@ (8001460 <HAL_SPI_MspInit+0x9c>)
 80013fe:	699b      	ldr	r3, [r3, #24]
 8001400:	4a17      	ldr	r2, [pc, #92]	@ (8001460 <HAL_SPI_MspInit+0x9c>)
 8001402:	f043 0304 	orr.w	r3, r3, #4
 8001406:	6193      	str	r3, [r2, #24]
 8001408:	4b15      	ldr	r3, [pc, #84]	@ (8001460 <HAL_SPI_MspInit+0x9c>)
 800140a:	699b      	ldr	r3, [r3, #24]
 800140c:	f003 0304 	and.w	r3, r3, #4
 8001410:	60bb      	str	r3, [r7, #8]
 8001412:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001414:	23a0      	movs	r3, #160	@ 0xa0
 8001416:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001418:	2302      	movs	r3, #2
 800141a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800141c:	2303      	movs	r3, #3
 800141e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001420:	f107 0310 	add.w	r3, r7, #16
 8001424:	4619      	mov	r1, r3
 8001426:	480f      	ldr	r0, [pc, #60]	@ (8001464 <HAL_SPI_MspInit+0xa0>)
 8001428:	f000 fe5c 	bl	80020e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800142c:	2340      	movs	r3, #64	@ 0x40
 800142e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001430:	2300      	movs	r3, #0
 8001432:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001434:	2300      	movs	r3, #0
 8001436:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001438:	f107 0310 	add.w	r3, r7, #16
 800143c:	4619      	mov	r1, r3
 800143e:	4809      	ldr	r0, [pc, #36]	@ (8001464 <HAL_SPI_MspInit+0xa0>)
 8001440:	f000 fe50 	bl	80020e4 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001444:	2200      	movs	r2, #0
 8001446:	2100      	movs	r1, #0
 8001448:	2023      	movs	r0, #35	@ 0x23
 800144a:	f000 fd9c 	bl	8001f86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800144e:	2023      	movs	r0, #35	@ 0x23
 8001450:	f000 fdb5 	bl	8001fbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001454:	bf00      	nop
 8001456:	3720      	adds	r7, #32
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	40013000 	.word	0x40013000
 8001460:	40021000 	.word	0x40021000
 8001464:	40010800 	.word	0x40010800

08001468 <ssd1306_WriteCommand>:

//
//  Send a byte to the command register
//
static uint8_t ssd1306_WriteCommand(I2C_HandleTypeDef *hi2c, uint8_t command)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b086      	sub	sp, #24
 800146c:	af04      	add	r7, sp, #16
 800146e:	6078      	str	r0, [r7, #4]
 8001470:	460b      	mov	r3, r1
 8001472:	70fb      	strb	r3, [r7, #3]
    return HAL_I2C_Mem_Write(hi2c, SSD1306_I2C_ADDR, 0x00, 1, &command, 1, 10);
 8001474:	230a      	movs	r3, #10
 8001476:	9302      	str	r3, [sp, #8]
 8001478:	2301      	movs	r3, #1
 800147a:	9301      	str	r3, [sp, #4]
 800147c:	1cfb      	adds	r3, r7, #3
 800147e:	9300      	str	r3, [sp, #0]
 8001480:	2301      	movs	r3, #1
 8001482:	2200      	movs	r2, #0
 8001484:	2178      	movs	r1, #120	@ 0x78
 8001486:	6878      	ldr	r0, [r7, #4]
 8001488:	f001 f948 	bl	800271c <HAL_I2C_Mem_Write>
 800148c:	4603      	mov	r3, r0
}
 800148e:	4618      	mov	r0, r3
 8001490:	3708      	adds	r7, #8
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
	...

08001498 <ssd1306_Init>:
//  Initialize the oled screen
//
// PODMIE CA T FUNKCJ W PLIKU ssd1306.c

uint8_t ssd1306_Init(I2C_HandleTypeDef *hi2c)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b084      	sub	sp, #16
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
    HAL_Delay(100); // Czekamy na start ekranu
 80014a0:	2064      	movs	r0, #100	@ 0x64
 80014a2:	f000 fc75 	bl	8001d90 <HAL_Delay>

    int status = 0;
 80014a6:	2300      	movs	r3, #0
 80014a8:	60fb      	str	r3, [r7, #12]

    // --- SEKWENCJA INICJALIZACJA DLA 128x32 (0.91") ---

    status += ssd1306_WriteCommand(hi2c, 0xAE); // 1. Display OFF
 80014aa:	21ae      	movs	r1, #174	@ 0xae
 80014ac:	6878      	ldr	r0, [r7, #4]
 80014ae:	f7ff ffdb 	bl	8001468 <ssd1306_WriteCommand>
 80014b2:	4603      	mov	r3, r0
 80014b4:	461a      	mov	r2, r3
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	4413      	add	r3, r2
 80014ba:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xA8); // 2. Set Multiplex Ratio
 80014bc:	21a8      	movs	r1, #168	@ 0xa8
 80014be:	6878      	ldr	r0, [r7, #4]
 80014c0:	f7ff ffd2 	bl	8001468 <ssd1306_WriteCommand>
 80014c4:	4603      	mov	r3, r0
 80014c6:	461a      	mov	r2, r3
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	4413      	add	r3, r2
 80014cc:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x1F); //    0x1F = 32 linie (dla 128x32)
 80014ce:	211f      	movs	r1, #31
 80014d0:	6878      	ldr	r0, [r7, #4]
 80014d2:	f7ff ffc9 	bl	8001468 <ssd1306_WriteCommand>
 80014d6:	4603      	mov	r3, r0
 80014d8:	461a      	mov	r2, r3
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	4413      	add	r3, r2
 80014de:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xD3); // 3. Set Display Offset
 80014e0:	21d3      	movs	r1, #211	@ 0xd3
 80014e2:	6878      	ldr	r0, [r7, #4]
 80014e4:	f7ff ffc0 	bl	8001468 <ssd1306_WriteCommand>
 80014e8:	4603      	mov	r3, r0
 80014ea:	461a      	mov	r2, r3
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	4413      	add	r3, r2
 80014f0:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x00); //    0 offset
 80014f2:	2100      	movs	r1, #0
 80014f4:	6878      	ldr	r0, [r7, #4]
 80014f6:	f7ff ffb7 	bl	8001468 <ssd1306_WriteCommand>
 80014fa:	4603      	mov	r3, r0
 80014fc:	461a      	mov	r2, r3
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	4413      	add	r3, r2
 8001502:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0x40); // 4. Set Display Start Line (0)
 8001504:	2140      	movs	r1, #64	@ 0x40
 8001506:	6878      	ldr	r0, [r7, #4]
 8001508:	f7ff ffae 	bl	8001468 <ssd1306_WriteCommand>
 800150c:	4603      	mov	r3, r0
 800150e:	461a      	mov	r2, r3
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	4413      	add	r3, r2
 8001514:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xA1); // 5. Set Segment Re-map (Obraca obraz w poziomie)
 8001516:	21a1      	movs	r1, #161	@ 0xa1
 8001518:	6878      	ldr	r0, [r7, #4]
 800151a:	f7ff ffa5 	bl	8001468 <ssd1306_WriteCommand>
 800151e:	4603      	mov	r3, r0
 8001520:	461a      	mov	r2, r3
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	4413      	add	r3, r2
 8001526:	60fb      	str	r3, [r7, #12]
    // Jeli obraz bdzie lustrzanym odbiciem, zmie 0xA1 na 0xA0

    status += ssd1306_WriteCommand(hi2c, 0xC8); // 6. Set COM Output Scan Direction (Obraca w pionie)
 8001528:	21c8      	movs	r1, #200	@ 0xc8
 800152a:	6878      	ldr	r0, [r7, #4]
 800152c:	f7ff ff9c 	bl	8001468 <ssd1306_WriteCommand>
 8001530:	4603      	mov	r3, r0
 8001532:	461a      	mov	r2, r3
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	4413      	add	r3, r2
 8001538:	60fb      	str	r3, [r7, #12]
    // Jeli obraz bdzie "do gry nogami", zmie 0xC8 na 0xC0

    status += ssd1306_WriteCommand(hi2c, 0xDA); // 7. Set COM Pins Hardware Configuration
 800153a:	21da      	movs	r1, #218	@ 0xda
 800153c:	6878      	ldr	r0, [r7, #4]
 800153e:	f7ff ff93 	bl	8001468 <ssd1306_WriteCommand>
 8001542:	4603      	mov	r3, r0
 8001544:	461a      	mov	r2, r3
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	4413      	add	r3, r2
 800154a:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x02); //    WANE! 0x02 = Sequential, No Remap (Klucz dla 128x32)
 800154c:	2102      	movs	r1, #2
 800154e:	6878      	ldr	r0, [r7, #4]
 8001550:	f7ff ff8a 	bl	8001468 <ssd1306_WriteCommand>
 8001554:	4603      	mov	r3, r0
 8001556:	461a      	mov	r2, r3
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	4413      	add	r3, r2
 800155c:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0x81); // 8. Set Contrast Control
 800155e:	2181      	movs	r1, #129	@ 0x81
 8001560:	6878      	ldr	r0, [r7, #4]
 8001562:	f7ff ff81 	bl	8001468 <ssd1306_WriteCommand>
 8001566:	4603      	mov	r3, r0
 8001568:	461a      	mov	r2, r3
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	4413      	add	r3, r2
 800156e:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x7F); //    redni kontrast (0x00-0xFF)
 8001570:	217f      	movs	r1, #127	@ 0x7f
 8001572:	6878      	ldr	r0, [r7, #4]
 8001574:	f7ff ff78 	bl	8001468 <ssd1306_WriteCommand>
 8001578:	4603      	mov	r3, r0
 800157a:	461a      	mov	r2, r3
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	4413      	add	r3, r2
 8001580:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xA4); // 9. Entire Display ON (resume)
 8001582:	21a4      	movs	r1, #164	@ 0xa4
 8001584:	6878      	ldr	r0, [r7, #4]
 8001586:	f7ff ff6f 	bl	8001468 <ssd1306_WriteCommand>
 800158a:	4603      	mov	r3, r0
 800158c:	461a      	mov	r2, r3
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	4413      	add	r3, r2
 8001592:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xA6); // 10. Set Normal Display (0xA7 = inwersja)
 8001594:	21a6      	movs	r1, #166	@ 0xa6
 8001596:	6878      	ldr	r0, [r7, #4]
 8001598:	f7ff ff66 	bl	8001468 <ssd1306_WriteCommand>
 800159c:	4603      	mov	r3, r0
 800159e:	461a      	mov	r2, r3
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	4413      	add	r3, r2
 80015a4:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xD5); // 11. Set Osc Frequency
 80015a6:	21d5      	movs	r1, #213	@ 0xd5
 80015a8:	6878      	ldr	r0, [r7, #4]
 80015aa:	f7ff ff5d 	bl	8001468 <ssd1306_WriteCommand>
 80015ae:	4603      	mov	r3, r0
 80015b0:	461a      	mov	r2, r3
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	4413      	add	r3, r2
 80015b6:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x80);
 80015b8:	2180      	movs	r1, #128	@ 0x80
 80015ba:	6878      	ldr	r0, [r7, #4]
 80015bc:	f7ff ff54 	bl	8001468 <ssd1306_WriteCommand>
 80015c0:	4603      	mov	r3, r0
 80015c2:	461a      	mov	r2, r3
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	4413      	add	r3, r2
 80015c8:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0x8D); // 12. Charge Pump Setting
 80015ca:	218d      	movs	r1, #141	@ 0x8d
 80015cc:	6878      	ldr	r0, [r7, #4]
 80015ce:	f7ff ff4b 	bl	8001468 <ssd1306_WriteCommand>
 80015d2:	4603      	mov	r3, r0
 80015d4:	461a      	mov	r2, r3
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	4413      	add	r3, r2
 80015da:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x14); //     Enable Charge Pump (bez tego ekran jest czarny!)
 80015dc:	2114      	movs	r1, #20
 80015de:	6878      	ldr	r0, [r7, #4]
 80015e0:	f7ff ff42 	bl	8001468 <ssd1306_WriteCommand>
 80015e4:	4603      	mov	r3, r0
 80015e6:	461a      	mov	r2, r3
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	4413      	add	r3, r2
 80015ec:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xAF); // 13. Display ON
 80015ee:	21af      	movs	r1, #175	@ 0xaf
 80015f0:	6878      	ldr	r0, [r7, #4]
 80015f2:	f7ff ff39 	bl	8001468 <ssd1306_WriteCommand>
 80015f6:	4603      	mov	r3, r0
 80015f8:	461a      	mov	r2, r3
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	4413      	add	r3, r2
 80015fe:	60fb      	str	r3, [r7, #12]

    if (status != 0) {
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d001      	beq.n	800160a <ssd1306_Init+0x172>
        return 1;
 8001606:	2301      	movs	r3, #1
 8001608:	e00f      	b.n	800162a <ssd1306_Init+0x192>
    }

    // Wyczy bufor i ekran na start
    ssd1306_Fill(Black);
 800160a:	2000      	movs	r0, #0
 800160c:	f000 f814 	bl	8001638 <ssd1306_Fill>
    ssd1306_UpdateScreen(hi2c);
 8001610:	6878      	ldr	r0, [r7, #4]
 8001612:	f000 f833 	bl	800167c <ssd1306_UpdateScreen>

    // Reset zmiennych struktury
    SSD1306.CurrentX = 0;
 8001616:	4b07      	ldr	r3, [pc, #28]	@ (8001634 <ssd1306_Init+0x19c>)
 8001618:	2200      	movs	r2, #0
 800161a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 800161c:	4b05      	ldr	r3, [pc, #20]	@ (8001634 <ssd1306_Init+0x19c>)
 800161e:	2200      	movs	r2, #0
 8001620:	805a      	strh	r2, [r3, #2]
    SSD1306.Initialized = 1;
 8001622:	4b04      	ldr	r3, [pc, #16]	@ (8001634 <ssd1306_Init+0x19c>)
 8001624:	2201      	movs	r2, #1
 8001626:	715a      	strb	r2, [r3, #5]

    return 0;
 8001628:	2300      	movs	r3, #0
}
 800162a:	4618      	mov	r0, r3
 800162c:	3710      	adds	r7, #16
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	200004cc 	.word	0x200004cc

08001638 <ssd1306_Fill>:
//
//  Fill the whole screen with the given color
//
void ssd1306_Fill(SSD1306_COLOR color)
{
 8001638:	b480      	push	{r7}
 800163a:	b085      	sub	sp, #20
 800163c:	af00      	add	r7, sp, #0
 800163e:	4603      	mov	r3, r0
 8001640:	71fb      	strb	r3, [r7, #7]
    // Fill screenbuffer with a constant value (color)
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 8001642:	2300      	movs	r3, #0
 8001644:	60fb      	str	r3, [r7, #12]
 8001646:	e00d      	b.n	8001664 <ssd1306_Fill+0x2c>
    {
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8001648:	79fb      	ldrb	r3, [r7, #7]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d101      	bne.n	8001652 <ssd1306_Fill+0x1a>
 800164e:	2100      	movs	r1, #0
 8001650:	e000      	b.n	8001654 <ssd1306_Fill+0x1c>
 8001652:	21ff      	movs	r1, #255	@ 0xff
 8001654:	4a08      	ldr	r2, [pc, #32]	@ (8001678 <ssd1306_Fill+0x40>)
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	4413      	add	r3, r2
 800165a:	460a      	mov	r2, r1
 800165c:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	3301      	adds	r3, #1
 8001662:	60fb      	str	r3, [r7, #12]
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800166a:	d3ed      	bcc.n	8001648 <ssd1306_Fill+0x10>
    }
}
 800166c:	bf00      	nop
 800166e:	bf00      	nop
 8001670:	3714      	adds	r7, #20
 8001672:	46bd      	mov	sp, r7
 8001674:	bc80      	pop	{r7}
 8001676:	4770      	bx	lr
 8001678:	200002cc 	.word	0x200002cc

0800167c <ssd1306_UpdateScreen>:

//
//  Write the screenbuffer with changed to the screen
//
void ssd1306_UpdateScreen(I2C_HandleTypeDef *hi2c)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b088      	sub	sp, #32
 8001680:	af04      	add	r7, sp, #16
 8001682:	6078      	str	r0, [r7, #4]
    uint8_t i;

    for (i = 0; i < 8; i++) {
 8001684:	2300      	movs	r3, #0
 8001686:	73fb      	strb	r3, [r7, #15]
 8001688:	e020      	b.n	80016cc <ssd1306_UpdateScreen+0x50>
        ssd1306_WriteCommand(hi2c, 0xB0 + i);
 800168a:	7bfb      	ldrb	r3, [r7, #15]
 800168c:	3b50      	subs	r3, #80	@ 0x50
 800168e:	b2db      	uxtb	r3, r3
 8001690:	4619      	mov	r1, r3
 8001692:	6878      	ldr	r0, [r7, #4]
 8001694:	f7ff fee8 	bl	8001468 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(hi2c, 0x00);
 8001698:	2100      	movs	r1, #0
 800169a:	6878      	ldr	r0, [r7, #4]
 800169c:	f7ff fee4 	bl	8001468 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(hi2c, 0x10);
 80016a0:	2110      	movs	r1, #16
 80016a2:	6878      	ldr	r0, [r7, #4]
 80016a4:	f7ff fee0 	bl	8001468 <ssd1306_WriteCommand>

        HAL_I2C_Mem_Write(hi2c, SSD1306_I2C_ADDR, 0x40, 1, &SSD1306_Buffer[SSD1306_WIDTH * i], SSD1306_WIDTH, 100);
 80016a8:	7bfb      	ldrb	r3, [r7, #15]
 80016aa:	01db      	lsls	r3, r3, #7
 80016ac:	4a0b      	ldr	r2, [pc, #44]	@ (80016dc <ssd1306_UpdateScreen+0x60>)
 80016ae:	4413      	add	r3, r2
 80016b0:	2264      	movs	r2, #100	@ 0x64
 80016b2:	9202      	str	r2, [sp, #8]
 80016b4:	2280      	movs	r2, #128	@ 0x80
 80016b6:	9201      	str	r2, [sp, #4]
 80016b8:	9300      	str	r3, [sp, #0]
 80016ba:	2301      	movs	r3, #1
 80016bc:	2240      	movs	r2, #64	@ 0x40
 80016be:	2178      	movs	r1, #120	@ 0x78
 80016c0:	6878      	ldr	r0, [r7, #4]
 80016c2:	f001 f82b 	bl	800271c <HAL_I2C_Mem_Write>
    for (i = 0; i < 8; i++) {
 80016c6:	7bfb      	ldrb	r3, [r7, #15]
 80016c8:	3301      	adds	r3, #1
 80016ca:	73fb      	strb	r3, [r7, #15]
 80016cc:	7bfb      	ldrb	r3, [r7, #15]
 80016ce:	2b07      	cmp	r3, #7
 80016d0:	d9db      	bls.n	800168a <ssd1306_UpdateScreen+0xe>
    }
}
 80016d2:	bf00      	nop
 80016d4:	bf00      	nop
 80016d6:	3710      	adds	r7, #16
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	200002cc 	.word	0x200002cc

080016e0 <ssd1306_DrawPixel>:
//  X => X Coordinate
//  Y => Y Coordinate
//  color => Pixel color
//
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	4603      	mov	r3, r0
 80016e8:	71fb      	strb	r3, [r7, #7]
 80016ea:	460b      	mov	r3, r1
 80016ec:	71bb      	strb	r3, [r7, #6]
 80016ee:	4613      	mov	r3, r2
 80016f0:	717b      	strb	r3, [r7, #5]
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT)
 80016f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	db48      	blt.n	800178c <ssd1306_DrawPixel+0xac>
 80016fa:	79bb      	ldrb	r3, [r7, #6]
 80016fc:	2b1f      	cmp	r3, #31
 80016fe:	d845      	bhi.n	800178c <ssd1306_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }

    // Check if pixel should be inverted
    if (SSD1306.Inverted)
 8001700:	4b25      	ldr	r3, [pc, #148]	@ (8001798 <ssd1306_DrawPixel+0xb8>)
 8001702:	791b      	ldrb	r3, [r3, #4]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d006      	beq.n	8001716 <ssd1306_DrawPixel+0x36>
    {
        color = (SSD1306_COLOR)!color;
 8001708:	797b      	ldrb	r3, [r7, #5]
 800170a:	2b00      	cmp	r3, #0
 800170c:	bf0c      	ite	eq
 800170e:	2301      	moveq	r3, #1
 8001710:	2300      	movne	r3, #0
 8001712:	b2db      	uxtb	r3, r3
 8001714:	717b      	strb	r3, [r7, #5]
    }

    // Draw in the correct color
    if (color == White)
 8001716:	797b      	ldrb	r3, [r7, #5]
 8001718:	2b01      	cmp	r3, #1
 800171a:	d11a      	bne.n	8001752 <ssd1306_DrawPixel+0x72>
    {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800171c:	79fa      	ldrb	r2, [r7, #7]
 800171e:	79bb      	ldrb	r3, [r7, #6]
 8001720:	08db      	lsrs	r3, r3, #3
 8001722:	b2d8      	uxtb	r0, r3
 8001724:	4603      	mov	r3, r0
 8001726:	01db      	lsls	r3, r3, #7
 8001728:	4413      	add	r3, r2
 800172a:	4a1c      	ldr	r2, [pc, #112]	@ (800179c <ssd1306_DrawPixel+0xbc>)
 800172c:	5cd3      	ldrb	r3, [r2, r3]
 800172e:	b25a      	sxtb	r2, r3
 8001730:	79bb      	ldrb	r3, [r7, #6]
 8001732:	f003 0307 	and.w	r3, r3, #7
 8001736:	2101      	movs	r1, #1
 8001738:	fa01 f303 	lsl.w	r3, r1, r3
 800173c:	b25b      	sxtb	r3, r3
 800173e:	4313      	orrs	r3, r2
 8001740:	b259      	sxtb	r1, r3
 8001742:	79fa      	ldrb	r2, [r7, #7]
 8001744:	4603      	mov	r3, r0
 8001746:	01db      	lsls	r3, r3, #7
 8001748:	4413      	add	r3, r2
 800174a:	b2c9      	uxtb	r1, r1
 800174c:	4a13      	ldr	r2, [pc, #76]	@ (800179c <ssd1306_DrawPixel+0xbc>)
 800174e:	54d1      	strb	r1, [r2, r3]
 8001750:	e01d      	b.n	800178e <ssd1306_DrawPixel+0xae>
    }
    else
    {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001752:	79fa      	ldrb	r2, [r7, #7]
 8001754:	79bb      	ldrb	r3, [r7, #6]
 8001756:	08db      	lsrs	r3, r3, #3
 8001758:	b2d8      	uxtb	r0, r3
 800175a:	4603      	mov	r3, r0
 800175c:	01db      	lsls	r3, r3, #7
 800175e:	4413      	add	r3, r2
 8001760:	4a0e      	ldr	r2, [pc, #56]	@ (800179c <ssd1306_DrawPixel+0xbc>)
 8001762:	5cd3      	ldrb	r3, [r2, r3]
 8001764:	b25a      	sxtb	r2, r3
 8001766:	79bb      	ldrb	r3, [r7, #6]
 8001768:	f003 0307 	and.w	r3, r3, #7
 800176c:	2101      	movs	r1, #1
 800176e:	fa01 f303 	lsl.w	r3, r1, r3
 8001772:	b25b      	sxtb	r3, r3
 8001774:	43db      	mvns	r3, r3
 8001776:	b25b      	sxtb	r3, r3
 8001778:	4013      	ands	r3, r2
 800177a:	b259      	sxtb	r1, r3
 800177c:	79fa      	ldrb	r2, [r7, #7]
 800177e:	4603      	mov	r3, r0
 8001780:	01db      	lsls	r3, r3, #7
 8001782:	4413      	add	r3, r2
 8001784:	b2c9      	uxtb	r1, r1
 8001786:	4a05      	ldr	r2, [pc, #20]	@ (800179c <ssd1306_DrawPixel+0xbc>)
 8001788:	54d1      	strb	r1, [r2, r3]
 800178a:	e000      	b.n	800178e <ssd1306_DrawPixel+0xae>
        return;
 800178c:	bf00      	nop
    }
}
 800178e:	370c      	adds	r7, #12
 8001790:	46bd      	mov	sp, r7
 8001792:	bc80      	pop	{r7}
 8001794:	4770      	bx	lr
 8001796:	bf00      	nop
 8001798:	200004cc 	.word	0x200004cc
 800179c:	200002cc 	.word	0x200002cc

080017a0 <ssd1306_WriteChar>:
//  ch      => Character to write
//  Font    => Font to use
//  color   => Black or White
//
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color)
{
 80017a0:	b590      	push	{r4, r7, lr}
 80017a2:	b089      	sub	sp, #36	@ 0x24
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	4604      	mov	r4, r0
 80017a8:	1d38      	adds	r0, r7, #4
 80017aa:	e880 0006 	stmia.w	r0, {r1, r2}
 80017ae:	461a      	mov	r2, r3
 80017b0:	4623      	mov	r3, r4
 80017b2:	73fb      	strb	r3, [r7, #15]
 80017b4:	4613      	mov	r3, r2
 80017b6:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;

    // Check remaining space on current line
    if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 80017b8:	4b38      	ldr	r3, [pc, #224]	@ (800189c <ssd1306_WriteChar+0xfc>)
 80017ba:	881b      	ldrh	r3, [r3, #0]
 80017bc:	461a      	mov	r2, r3
 80017be:	793b      	ldrb	r3, [r7, #4]
 80017c0:	4413      	add	r3, r2
 80017c2:	2b7f      	cmp	r3, #127	@ 0x7f
 80017c4:	dc06      	bgt.n	80017d4 <ssd1306_WriteChar+0x34>
        SSD1306_HEIGHT <= (SSD1306.CurrentY + Font.FontHeight))
 80017c6:	4b35      	ldr	r3, [pc, #212]	@ (800189c <ssd1306_WriteChar+0xfc>)
 80017c8:	885b      	ldrh	r3, [r3, #2]
 80017ca:	461a      	mov	r2, r3
 80017cc:	797b      	ldrb	r3, [r7, #5]
 80017ce:	4413      	add	r3, r2
    if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 80017d0:	2b1f      	cmp	r3, #31
 80017d2:	dd01      	ble.n	80017d8 <ssd1306_WriteChar+0x38>
    {
        // Not enough space on current line
        return 0;
 80017d4:	2300      	movs	r3, #0
 80017d6:	e05c      	b.n	8001892 <ssd1306_WriteChar+0xf2>
    }

    // Translate font to screenbuffer
    for (i = 0; i < Font.FontHeight; i++)
 80017d8:	2300      	movs	r3, #0
 80017da:	61fb      	str	r3, [r7, #28]
 80017dc:	e04c      	b.n	8001878 <ssd1306_WriteChar+0xd8>
    {
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 80017de:	68ba      	ldr	r2, [r7, #8]
 80017e0:	7bfb      	ldrb	r3, [r7, #15]
 80017e2:	3b20      	subs	r3, #32
 80017e4:	7979      	ldrb	r1, [r7, #5]
 80017e6:	fb01 f303 	mul.w	r3, r1, r3
 80017ea:	4619      	mov	r1, r3
 80017ec:	69fb      	ldr	r3, [r7, #28]
 80017ee:	440b      	add	r3, r1
 80017f0:	005b      	lsls	r3, r3, #1
 80017f2:	4413      	add	r3, r2
 80017f4:	881b      	ldrh	r3, [r3, #0]
 80017f6:	617b      	str	r3, [r7, #20]
        for (j = 0; j < Font.FontWidth; j++)
 80017f8:	2300      	movs	r3, #0
 80017fa:	61bb      	str	r3, [r7, #24]
 80017fc:	e034      	b.n	8001868 <ssd1306_WriteChar+0xc8>
        {
            if ((b << j) & 0x8000)
 80017fe:	697a      	ldr	r2, [r7, #20]
 8001800:	69bb      	ldr	r3, [r7, #24]
 8001802:	fa02 f303 	lsl.w	r3, r2, r3
 8001806:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800180a:	2b00      	cmp	r3, #0
 800180c:	d012      	beq.n	8001834 <ssd1306_WriteChar+0x94>
            {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800180e:	4b23      	ldr	r3, [pc, #140]	@ (800189c <ssd1306_WriteChar+0xfc>)
 8001810:	881b      	ldrh	r3, [r3, #0]
 8001812:	b2da      	uxtb	r2, r3
 8001814:	69bb      	ldr	r3, [r7, #24]
 8001816:	b2db      	uxtb	r3, r3
 8001818:	4413      	add	r3, r2
 800181a:	b2d8      	uxtb	r0, r3
 800181c:	4b1f      	ldr	r3, [pc, #124]	@ (800189c <ssd1306_WriteChar+0xfc>)
 800181e:	885b      	ldrh	r3, [r3, #2]
 8001820:	b2da      	uxtb	r2, r3
 8001822:	69fb      	ldr	r3, [r7, #28]
 8001824:	b2db      	uxtb	r3, r3
 8001826:	4413      	add	r3, r2
 8001828:	b2db      	uxtb	r3, r3
 800182a:	7bba      	ldrb	r2, [r7, #14]
 800182c:	4619      	mov	r1, r3
 800182e:	f7ff ff57 	bl	80016e0 <ssd1306_DrawPixel>
 8001832:	e016      	b.n	8001862 <ssd1306_WriteChar+0xc2>
            }
            else
            {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001834:	4b19      	ldr	r3, [pc, #100]	@ (800189c <ssd1306_WriteChar+0xfc>)
 8001836:	881b      	ldrh	r3, [r3, #0]
 8001838:	b2da      	uxtb	r2, r3
 800183a:	69bb      	ldr	r3, [r7, #24]
 800183c:	b2db      	uxtb	r3, r3
 800183e:	4413      	add	r3, r2
 8001840:	b2d8      	uxtb	r0, r3
 8001842:	4b16      	ldr	r3, [pc, #88]	@ (800189c <ssd1306_WriteChar+0xfc>)
 8001844:	885b      	ldrh	r3, [r3, #2]
 8001846:	b2da      	uxtb	r2, r3
 8001848:	69fb      	ldr	r3, [r7, #28]
 800184a:	b2db      	uxtb	r3, r3
 800184c:	4413      	add	r3, r2
 800184e:	b2d9      	uxtb	r1, r3
 8001850:	7bbb      	ldrb	r3, [r7, #14]
 8001852:	2b00      	cmp	r3, #0
 8001854:	bf0c      	ite	eq
 8001856:	2301      	moveq	r3, #1
 8001858:	2300      	movne	r3, #0
 800185a:	b2db      	uxtb	r3, r3
 800185c:	461a      	mov	r2, r3
 800185e:	f7ff ff3f 	bl	80016e0 <ssd1306_DrawPixel>
        for (j = 0; j < Font.FontWidth; j++)
 8001862:	69bb      	ldr	r3, [r7, #24]
 8001864:	3301      	adds	r3, #1
 8001866:	61bb      	str	r3, [r7, #24]
 8001868:	793b      	ldrb	r3, [r7, #4]
 800186a:	461a      	mov	r2, r3
 800186c:	69bb      	ldr	r3, [r7, #24]
 800186e:	4293      	cmp	r3, r2
 8001870:	d3c5      	bcc.n	80017fe <ssd1306_WriteChar+0x5e>
    for (i = 0; i < Font.FontHeight; i++)
 8001872:	69fb      	ldr	r3, [r7, #28]
 8001874:	3301      	adds	r3, #1
 8001876:	61fb      	str	r3, [r7, #28]
 8001878:	797b      	ldrb	r3, [r7, #5]
 800187a:	461a      	mov	r2, r3
 800187c:	69fb      	ldr	r3, [r7, #28]
 800187e:	4293      	cmp	r3, r2
 8001880:	d3ad      	bcc.n	80017de <ssd1306_WriteChar+0x3e>
            }
        }
    }

    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8001882:	4b06      	ldr	r3, [pc, #24]	@ (800189c <ssd1306_WriteChar+0xfc>)
 8001884:	881b      	ldrh	r3, [r3, #0]
 8001886:	793a      	ldrb	r2, [r7, #4]
 8001888:	4413      	add	r3, r2
 800188a:	b29a      	uxth	r2, r3
 800188c:	4b03      	ldr	r3, [pc, #12]	@ (800189c <ssd1306_WriteChar+0xfc>)
 800188e:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 8001890:	7bfb      	ldrb	r3, [r7, #15]
}
 8001892:	4618      	mov	r0, r3
 8001894:	3724      	adds	r7, #36	@ 0x24
 8001896:	46bd      	mov	sp, r7
 8001898:	bd90      	pop	{r4, r7, pc}
 800189a:	bf00      	nop
 800189c:	200004cc 	.word	0x200004cc

080018a0 <ssd1306_WriteString>:

//
//  Write full string to screenbuffer
//
char ssd1306_WriteString(const char* str, FontDef Font, SSD1306_COLOR color)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b084      	sub	sp, #16
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	60f8      	str	r0, [r7, #12]
 80018a8:	1d38      	adds	r0, r7, #4
 80018aa:	e880 0006 	stmia.w	r0, {r1, r2}
 80018ae:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str)
 80018b0:	e012      	b.n	80018d8 <ssd1306_WriteString+0x38>
    {
        if (ssd1306_WriteChar(*str, Font, color) != *str)
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	7818      	ldrb	r0, [r3, #0]
 80018b6:	78fb      	ldrb	r3, [r7, #3]
 80018b8:	1d3a      	adds	r2, r7, #4
 80018ba:	ca06      	ldmia	r2, {r1, r2}
 80018bc:	f7ff ff70 	bl	80017a0 <ssd1306_WriteChar>
 80018c0:	4603      	mov	r3, r0
 80018c2:	461a      	mov	r2, r3
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	781b      	ldrb	r3, [r3, #0]
 80018c8:	429a      	cmp	r2, r3
 80018ca:	d002      	beq.n	80018d2 <ssd1306_WriteString+0x32>
        {
            // Char could not be written
            return *str;
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	e008      	b.n	80018e4 <ssd1306_WriteString+0x44>
        }

        // Next char
        str++;
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	3301      	adds	r3, #1
 80018d6:	60fb      	str	r3, [r7, #12]
    while (*str)
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d1e8      	bne.n	80018b2 <ssd1306_WriteString+0x12>
    }

    // Everything ok
    return *str;
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	781b      	ldrb	r3, [r3, #0]
}
 80018e4:	4618      	mov	r0, r3
 80018e6:	3710      	adds	r7, #16
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}

080018ec <ssd1306_SetCursor>:

//
//  Set cursor position
//
void ssd1306_SetCursor(uint8_t x, uint8_t y)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b083      	sub	sp, #12
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	4603      	mov	r3, r0
 80018f4:	460a      	mov	r2, r1
 80018f6:	71fb      	strb	r3, [r7, #7]
 80018f8:	4613      	mov	r3, r2
 80018fa:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80018fc:	79fb      	ldrb	r3, [r7, #7]
 80018fe:	b29a      	uxth	r2, r3
 8001900:	4b05      	ldr	r3, [pc, #20]	@ (8001918 <ssd1306_SetCursor+0x2c>)
 8001902:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001904:	79bb      	ldrb	r3, [r7, #6]
 8001906:	b29a      	uxth	r2, r3
 8001908:	4b03      	ldr	r3, [pc, #12]	@ (8001918 <ssd1306_SetCursor+0x2c>)
 800190a:	805a      	strh	r2, [r3, #2]
}
 800190c:	bf00      	nop
 800190e:	370c      	adds	r7, #12
 8001910:	46bd      	mov	sp, r7
 8001912:	bc80      	pop	{r7}
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop
 8001918:	200004cc 	.word	0x200004cc

0800191c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800191c:	b480      	push	{r7}
 800191e:	b085      	sub	sp, #20
 8001920:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001922:	4b15      	ldr	r3, [pc, #84]	@ (8001978 <HAL_MspInit+0x5c>)
 8001924:	699b      	ldr	r3, [r3, #24]
 8001926:	4a14      	ldr	r2, [pc, #80]	@ (8001978 <HAL_MspInit+0x5c>)
 8001928:	f043 0301 	orr.w	r3, r3, #1
 800192c:	6193      	str	r3, [r2, #24]
 800192e:	4b12      	ldr	r3, [pc, #72]	@ (8001978 <HAL_MspInit+0x5c>)
 8001930:	699b      	ldr	r3, [r3, #24]
 8001932:	f003 0301 	and.w	r3, r3, #1
 8001936:	60bb      	str	r3, [r7, #8]
 8001938:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800193a:	4b0f      	ldr	r3, [pc, #60]	@ (8001978 <HAL_MspInit+0x5c>)
 800193c:	69db      	ldr	r3, [r3, #28]
 800193e:	4a0e      	ldr	r2, [pc, #56]	@ (8001978 <HAL_MspInit+0x5c>)
 8001940:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001944:	61d3      	str	r3, [r2, #28]
 8001946:	4b0c      	ldr	r3, [pc, #48]	@ (8001978 <HAL_MspInit+0x5c>)
 8001948:	69db      	ldr	r3, [r3, #28]
 800194a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800194e:	607b      	str	r3, [r7, #4]
 8001950:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001952:	4b0a      	ldr	r3, [pc, #40]	@ (800197c <HAL_MspInit+0x60>)
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	60fb      	str	r3, [r7, #12]
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800195e:	60fb      	str	r3, [r7, #12]
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001966:	60fb      	str	r3, [r7, #12]
 8001968:	4a04      	ldr	r2, [pc, #16]	@ (800197c <HAL_MspInit+0x60>)
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800196e:	bf00      	nop
 8001970:	3714      	adds	r7, #20
 8001972:	46bd      	mov	sp, r7
 8001974:	bc80      	pop	{r7}
 8001976:	4770      	bx	lr
 8001978:	40021000 	.word	0x40021000
 800197c:	40010000 	.word	0x40010000

08001980 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001980:	b480      	push	{r7}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001984:	bf00      	nop
 8001986:	e7fd      	b.n	8001984 <NMI_Handler+0x4>

08001988 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800198c:	bf00      	nop
 800198e:	e7fd      	b.n	800198c <HardFault_Handler+0x4>

08001990 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001994:	bf00      	nop
 8001996:	e7fd      	b.n	8001994 <MemManage_Handler+0x4>

08001998 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800199c:	bf00      	nop
 800199e:	e7fd      	b.n	800199c <BusFault_Handler+0x4>

080019a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019a4:	bf00      	nop
 80019a6:	e7fd      	b.n	80019a4 <UsageFault_Handler+0x4>

080019a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019ac:	bf00      	nop
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bc80      	pop	{r7}
 80019b2:	4770      	bx	lr

080019b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019b8:	bf00      	nop
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bc80      	pop	{r7}
 80019be:	4770      	bx	lr

080019c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019c4:	bf00      	nop
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bc80      	pop	{r7}
 80019ca:	4770      	bx	lr

080019cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019d0:	f000 f9c2 	bl	8001d58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019d4:	bf00      	nop
 80019d6:	bd80      	pop	{r7, pc}

080019d8 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80019dc:	2001      	movs	r0, #1
 80019de:	f000 fd37 	bl	8002450 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80019e2:	bf00      	nop
 80019e4:	bd80      	pop	{r7, pc}
	...

080019e8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80019ec:	4802      	ldr	r0, [pc, #8]	@ (80019f8 <TIM2_IRQHandler+0x10>)
 80019ee:	f002 fcef 	bl	80043d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80019f2:	bf00      	nop
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	200004d8 	.word	0x200004d8

080019fc <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001a00:	4802      	ldr	r0, [pc, #8]	@ (8001a0c <SPI1_IRQHandler+0x10>)
 8001a02:	f002 fa79 	bl	8003ef8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001a06:	bf00      	nop
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	20000274 	.word	0x20000274

08001a10 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  return 1;
 8001a14:	2301      	movs	r3, #1
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bc80      	pop	{r7}
 8001a1c:	4770      	bx	lr

08001a1e <_kill>:

int _kill(int pid, int sig)
{
 8001a1e:	b580      	push	{r7, lr}
 8001a20:	b082      	sub	sp, #8
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	6078      	str	r0, [r7, #4]
 8001a26:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a28:	f003 fe8c 	bl	8005744 <__errno>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2216      	movs	r2, #22
 8001a30:	601a      	str	r2, [r3, #0]
  return -1;
 8001a32:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	3708      	adds	r7, #8
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}

08001a3e <_exit>:

void _exit (int status)
{
 8001a3e:	b580      	push	{r7, lr}
 8001a40:	b082      	sub	sp, #8
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a46:	f04f 31ff 	mov.w	r1, #4294967295
 8001a4a:	6878      	ldr	r0, [r7, #4]
 8001a4c:	f7ff ffe7 	bl	8001a1e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a50:	bf00      	nop
 8001a52:	e7fd      	b.n	8001a50 <_exit+0x12>

08001a54 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b086      	sub	sp, #24
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	60f8      	str	r0, [r7, #12]
 8001a5c:	60b9      	str	r1, [r7, #8]
 8001a5e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a60:	2300      	movs	r3, #0
 8001a62:	617b      	str	r3, [r7, #20]
 8001a64:	e00a      	b.n	8001a7c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a66:	f3af 8000 	nop.w
 8001a6a:	4601      	mov	r1, r0
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	1c5a      	adds	r2, r3, #1
 8001a70:	60ba      	str	r2, [r7, #8]
 8001a72:	b2ca      	uxtb	r2, r1
 8001a74:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a76:	697b      	ldr	r3, [r7, #20]
 8001a78:	3301      	adds	r3, #1
 8001a7a:	617b      	str	r3, [r7, #20]
 8001a7c:	697a      	ldr	r2, [r7, #20]
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	429a      	cmp	r2, r3
 8001a82:	dbf0      	blt.n	8001a66 <_read+0x12>
  }

  return len;
 8001a84:	687b      	ldr	r3, [r7, #4]
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3718      	adds	r7, #24
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}

08001a8e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a8e:	b580      	push	{r7, lr}
 8001a90:	b086      	sub	sp, #24
 8001a92:	af00      	add	r7, sp, #0
 8001a94:	60f8      	str	r0, [r7, #12]
 8001a96:	60b9      	str	r1, [r7, #8]
 8001a98:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	617b      	str	r3, [r7, #20]
 8001a9e:	e009      	b.n	8001ab4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001aa0:	68bb      	ldr	r3, [r7, #8]
 8001aa2:	1c5a      	adds	r2, r3, #1
 8001aa4:	60ba      	str	r2, [r7, #8]
 8001aa6:	781b      	ldrb	r3, [r3, #0]
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	3301      	adds	r3, #1
 8001ab2:	617b      	str	r3, [r7, #20]
 8001ab4:	697a      	ldr	r2, [r7, #20]
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	dbf1      	blt.n	8001aa0 <_write+0x12>
  }
  return len;
 8001abc:	687b      	ldr	r3, [r7, #4]
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	3718      	adds	r7, #24
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}

08001ac6 <_close>:

int _close(int file)
{
 8001ac6:	b480      	push	{r7}
 8001ac8:	b083      	sub	sp, #12
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ace:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	370c      	adds	r7, #12
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bc80      	pop	{r7}
 8001ada:	4770      	bx	lr

08001adc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b083      	sub	sp, #12
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
 8001ae4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001aec:	605a      	str	r2, [r3, #4]
  return 0;
 8001aee:	2300      	movs	r3, #0
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	370c      	adds	r7, #12
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bc80      	pop	{r7}
 8001af8:	4770      	bx	lr

08001afa <_isatty>:

int _isatty(int file)
{
 8001afa:	b480      	push	{r7}
 8001afc:	b083      	sub	sp, #12
 8001afe:	af00      	add	r7, sp, #0
 8001b00:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b02:	2301      	movs	r3, #1
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	370c      	adds	r7, #12
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bc80      	pop	{r7}
 8001b0c:	4770      	bx	lr

08001b0e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b0e:	b480      	push	{r7}
 8001b10:	b085      	sub	sp, #20
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	60f8      	str	r0, [r7, #12]
 8001b16:	60b9      	str	r1, [r7, #8]
 8001b18:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b1a:	2300      	movs	r3, #0
}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	3714      	adds	r7, #20
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bc80      	pop	{r7}
 8001b24:	4770      	bx	lr
	...

08001b28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b086      	sub	sp, #24
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b30:	4a14      	ldr	r2, [pc, #80]	@ (8001b84 <_sbrk+0x5c>)
 8001b32:	4b15      	ldr	r3, [pc, #84]	@ (8001b88 <_sbrk+0x60>)
 8001b34:	1ad3      	subs	r3, r2, r3
 8001b36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b3c:	4b13      	ldr	r3, [pc, #76]	@ (8001b8c <_sbrk+0x64>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d102      	bne.n	8001b4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b44:	4b11      	ldr	r3, [pc, #68]	@ (8001b8c <_sbrk+0x64>)
 8001b46:	4a12      	ldr	r2, [pc, #72]	@ (8001b90 <_sbrk+0x68>)
 8001b48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b4a:	4b10      	ldr	r3, [pc, #64]	@ (8001b8c <_sbrk+0x64>)
 8001b4c:	681a      	ldr	r2, [r3, #0]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	4413      	add	r3, r2
 8001b52:	693a      	ldr	r2, [r7, #16]
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d207      	bcs.n	8001b68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b58:	f003 fdf4 	bl	8005744 <__errno>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	220c      	movs	r2, #12
 8001b60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b62:	f04f 33ff 	mov.w	r3, #4294967295
 8001b66:	e009      	b.n	8001b7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b68:	4b08      	ldr	r3, [pc, #32]	@ (8001b8c <_sbrk+0x64>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b6e:	4b07      	ldr	r3, [pc, #28]	@ (8001b8c <_sbrk+0x64>)
 8001b70:	681a      	ldr	r2, [r3, #0]
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	4413      	add	r3, r2
 8001b76:	4a05      	ldr	r2, [pc, #20]	@ (8001b8c <_sbrk+0x64>)
 8001b78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b7a:	68fb      	ldr	r3, [r7, #12]
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	3718      	adds	r7, #24
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	20005000 	.word	0x20005000
 8001b88:	00000400 	.word	0x00000400
 8001b8c:	200004d4 	.word	0x200004d4
 8001b90:	200006e0 	.word	0x200006e0

08001b94 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b98:	bf00      	nop
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bc80      	pop	{r7}
 8001b9e:	4770      	bx	lr

08001ba0 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b086      	sub	sp, #24
 8001ba4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ba6:	f107 0308 	add.w	r3, r7, #8
 8001baa:	2200      	movs	r2, #0
 8001bac:	601a      	str	r2, [r3, #0]
 8001bae:	605a      	str	r2, [r3, #4]
 8001bb0:	609a      	str	r2, [r3, #8]
 8001bb2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bb4:	463b      	mov	r3, r7
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	601a      	str	r2, [r3, #0]
 8001bba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001bbc:	4b1d      	ldr	r3, [pc, #116]	@ (8001c34 <MX_TIM2_Init+0x94>)
 8001bbe:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001bc2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8001bc4:	4b1b      	ldr	r3, [pc, #108]	@ (8001c34 <MX_TIM2_Init+0x94>)
 8001bc6:	2247      	movs	r2, #71	@ 0x47
 8001bc8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bca:	4b1a      	ldr	r3, [pc, #104]	@ (8001c34 <MX_TIM2_Init+0x94>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001bd0:	4b18      	ldr	r3, [pc, #96]	@ (8001c34 <MX_TIM2_Init+0x94>)
 8001bd2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001bd6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bd8:	4b16      	ldr	r3, [pc, #88]	@ (8001c34 <MX_TIM2_Init+0x94>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001bde:	4b15      	ldr	r3, [pc, #84]	@ (8001c34 <MX_TIM2_Init+0x94>)
 8001be0:	2280      	movs	r2, #128	@ 0x80
 8001be2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001be4:	4813      	ldr	r0, [pc, #76]	@ (8001c34 <MX_TIM2_Init+0x94>)
 8001be6:	f002 fb97 	bl	8004318 <HAL_TIM_Base_Init>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d001      	beq.n	8001bf4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001bf0:	f7ff fbab 	bl	800134a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bf4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001bf8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001bfa:	f107 0308 	add.w	r3, r7, #8
 8001bfe:	4619      	mov	r1, r3
 8001c00:	480c      	ldr	r0, [pc, #48]	@ (8001c34 <MX_TIM2_Init+0x94>)
 8001c02:	f002 fcf5 	bl	80045f0 <HAL_TIM_ConfigClockSource>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d001      	beq.n	8001c10 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001c0c:	f7ff fb9d 	bl	800134a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c10:	2300      	movs	r3, #0
 8001c12:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c14:	2300      	movs	r3, #0
 8001c16:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c18:	463b      	mov	r3, r7
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	4805      	ldr	r0, [pc, #20]	@ (8001c34 <MX_TIM2_Init+0x94>)
 8001c1e:	f002 ff65 	bl	8004aec <HAL_TIMEx_MasterConfigSynchronization>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d001      	beq.n	8001c2c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001c28:	f7ff fb8f 	bl	800134a <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001c2c:	bf00      	nop
 8001c2e:	3718      	adds	r7, #24
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	200004d8 	.word	0x200004d8

08001c38 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b084      	sub	sp, #16
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c48:	d113      	bne.n	8001c72 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c4a:	4b0c      	ldr	r3, [pc, #48]	@ (8001c7c <HAL_TIM_Base_MspInit+0x44>)
 8001c4c:	69db      	ldr	r3, [r3, #28]
 8001c4e:	4a0b      	ldr	r2, [pc, #44]	@ (8001c7c <HAL_TIM_Base_MspInit+0x44>)
 8001c50:	f043 0301 	orr.w	r3, r3, #1
 8001c54:	61d3      	str	r3, [r2, #28]
 8001c56:	4b09      	ldr	r3, [pc, #36]	@ (8001c7c <HAL_TIM_Base_MspInit+0x44>)
 8001c58:	69db      	ldr	r3, [r3, #28]
 8001c5a:	f003 0301 	and.w	r3, r3, #1
 8001c5e:	60fb      	str	r3, [r7, #12]
 8001c60:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001c62:	2200      	movs	r2, #0
 8001c64:	2100      	movs	r1, #0
 8001c66:	201c      	movs	r0, #28
 8001c68:	f000 f98d 	bl	8001f86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001c6c:	201c      	movs	r0, #28
 8001c6e:	f000 f9a6 	bl	8001fbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001c72:	bf00      	nop
 8001c74:	3710      	adds	r7, #16
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	40021000 	.word	0x40021000

08001c80 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c80:	f7ff ff88 	bl	8001b94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c84:	480b      	ldr	r0, [pc, #44]	@ (8001cb4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001c86:	490c      	ldr	r1, [pc, #48]	@ (8001cb8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001c88:	4a0c      	ldr	r2, [pc, #48]	@ (8001cbc <LoopFillZerobss+0x16>)
  movs r3, #0
 8001c8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c8c:	e002      	b.n	8001c94 <LoopCopyDataInit>

08001c8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c92:	3304      	adds	r3, #4

08001c94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c98:	d3f9      	bcc.n	8001c8e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c9a:	4a09      	ldr	r2, [pc, #36]	@ (8001cc0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001c9c:	4c09      	ldr	r4, [pc, #36]	@ (8001cc4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ca0:	e001      	b.n	8001ca6 <LoopFillZerobss>

08001ca2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ca2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ca4:	3204      	adds	r2, #4

08001ca6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ca6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ca8:	d3fb      	bcc.n	8001ca2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001caa:	f003 fd51 	bl	8005750 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001cae:	f7ff fa93 	bl	80011d8 <main>
  bx lr
 8001cb2:	4770      	bx	lr
  ldr r0, =_sdata
 8001cb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cb8:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8001cbc:	0800862c 	.word	0x0800862c
  ldr r2, =_sbss
 8001cc0:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8001cc4:	200006dc 	.word	0x200006dc

08001cc8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001cc8:	e7fe      	b.n	8001cc8 <ADC1_2_IRQHandler>
	...

08001ccc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cd0:	4b08      	ldr	r3, [pc, #32]	@ (8001cf4 <HAL_Init+0x28>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a07      	ldr	r2, [pc, #28]	@ (8001cf4 <HAL_Init+0x28>)
 8001cd6:	f043 0310 	orr.w	r3, r3, #16
 8001cda:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cdc:	2003      	movs	r0, #3
 8001cde:	f000 f947 	bl	8001f70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ce2:	200f      	movs	r0, #15
 8001ce4:	f000 f808 	bl	8001cf8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ce8:	f7ff fe18 	bl	800191c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cec:	2300      	movs	r3, #0
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	40022000 	.word	0x40022000

08001cf8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b082      	sub	sp, #8
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d00:	4b12      	ldr	r3, [pc, #72]	@ (8001d4c <HAL_InitTick+0x54>)
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	4b12      	ldr	r3, [pc, #72]	@ (8001d50 <HAL_InitTick+0x58>)
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	4619      	mov	r1, r3
 8001d0a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d12:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d16:	4618      	mov	r0, r3
 8001d18:	f000 f95f 	bl	8001fda <HAL_SYSTICK_Config>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d001      	beq.n	8001d26 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d22:	2301      	movs	r3, #1
 8001d24:	e00e      	b.n	8001d44 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2b0f      	cmp	r3, #15
 8001d2a:	d80a      	bhi.n	8001d42 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	6879      	ldr	r1, [r7, #4]
 8001d30:	f04f 30ff 	mov.w	r0, #4294967295
 8001d34:	f000 f927 	bl	8001f86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d38:	4a06      	ldr	r2, [pc, #24]	@ (8001d54 <HAL_InitTick+0x5c>)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	e000      	b.n	8001d44 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d42:	2301      	movs	r3, #1
}
 8001d44:	4618      	mov	r0, r3
 8001d46:	3708      	adds	r7, #8
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	20000010 	.word	0x20000010
 8001d50:	20000018 	.word	0x20000018
 8001d54:	20000014 	.word	0x20000014

08001d58 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d5c:	4b05      	ldr	r3, [pc, #20]	@ (8001d74 <HAL_IncTick+0x1c>)
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	461a      	mov	r2, r3
 8001d62:	4b05      	ldr	r3, [pc, #20]	@ (8001d78 <HAL_IncTick+0x20>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4413      	add	r3, r2
 8001d68:	4a03      	ldr	r2, [pc, #12]	@ (8001d78 <HAL_IncTick+0x20>)
 8001d6a:	6013      	str	r3, [r2, #0]
}
 8001d6c:	bf00      	nop
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bc80      	pop	{r7}
 8001d72:	4770      	bx	lr
 8001d74:	20000018 	.word	0x20000018
 8001d78:	2000058c 	.word	0x2000058c

08001d7c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0
  return uwTick;
 8001d80:	4b02      	ldr	r3, [pc, #8]	@ (8001d8c <HAL_GetTick+0x10>)
 8001d82:	681b      	ldr	r3, [r3, #0]
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bc80      	pop	{r7}
 8001d8a:	4770      	bx	lr
 8001d8c:	2000058c 	.word	0x2000058c

08001d90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b084      	sub	sp, #16
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d98:	f7ff fff0 	bl	8001d7c <HAL_GetTick>
 8001d9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001da8:	d005      	beq.n	8001db6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001daa:	4b0a      	ldr	r3, [pc, #40]	@ (8001dd4 <HAL_Delay+0x44>)
 8001dac:	781b      	ldrb	r3, [r3, #0]
 8001dae:	461a      	mov	r2, r3
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	4413      	add	r3, r2
 8001db4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001db6:	bf00      	nop
 8001db8:	f7ff ffe0 	bl	8001d7c <HAL_GetTick>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	68bb      	ldr	r3, [r7, #8]
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	68fa      	ldr	r2, [r7, #12]
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d8f7      	bhi.n	8001db8 <HAL_Delay+0x28>
  {
  }
}
 8001dc8:	bf00      	nop
 8001dca:	bf00      	nop
 8001dcc:	3710      	adds	r7, #16
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	20000018 	.word	0x20000018

08001dd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b085      	sub	sp, #20
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	f003 0307 	and.w	r3, r3, #7
 8001de6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001de8:	4b0c      	ldr	r3, [pc, #48]	@ (8001e1c <__NVIC_SetPriorityGrouping+0x44>)
 8001dea:	68db      	ldr	r3, [r3, #12]
 8001dec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001dee:	68ba      	ldr	r2, [r7, #8]
 8001df0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001df4:	4013      	ands	r3, r2
 8001df6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001dfc:	68bb      	ldr	r3, [r7, #8]
 8001dfe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e00:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e0a:	4a04      	ldr	r2, [pc, #16]	@ (8001e1c <__NVIC_SetPriorityGrouping+0x44>)
 8001e0c:	68bb      	ldr	r3, [r7, #8]
 8001e0e:	60d3      	str	r3, [r2, #12]
}
 8001e10:	bf00      	nop
 8001e12:	3714      	adds	r7, #20
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bc80      	pop	{r7}
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop
 8001e1c:	e000ed00 	.word	0xe000ed00

08001e20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e24:	4b04      	ldr	r3, [pc, #16]	@ (8001e38 <__NVIC_GetPriorityGrouping+0x18>)
 8001e26:	68db      	ldr	r3, [r3, #12]
 8001e28:	0a1b      	lsrs	r3, r3, #8
 8001e2a:	f003 0307 	and.w	r3, r3, #7
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bc80      	pop	{r7}
 8001e34:	4770      	bx	lr
 8001e36:	bf00      	nop
 8001e38:	e000ed00 	.word	0xe000ed00

08001e3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b083      	sub	sp, #12
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	4603      	mov	r3, r0
 8001e44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	db0b      	blt.n	8001e66 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e4e:	79fb      	ldrb	r3, [r7, #7]
 8001e50:	f003 021f 	and.w	r2, r3, #31
 8001e54:	4906      	ldr	r1, [pc, #24]	@ (8001e70 <__NVIC_EnableIRQ+0x34>)
 8001e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e5a:	095b      	lsrs	r3, r3, #5
 8001e5c:	2001      	movs	r0, #1
 8001e5e:	fa00 f202 	lsl.w	r2, r0, r2
 8001e62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001e66:	bf00      	nop
 8001e68:	370c      	adds	r7, #12
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bc80      	pop	{r7}
 8001e6e:	4770      	bx	lr
 8001e70:	e000e100 	.word	0xe000e100

08001e74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e74:	b480      	push	{r7}
 8001e76:	b083      	sub	sp, #12
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	6039      	str	r1, [r7, #0]
 8001e7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	db0a      	blt.n	8001e9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	b2da      	uxtb	r2, r3
 8001e8c:	490c      	ldr	r1, [pc, #48]	@ (8001ec0 <__NVIC_SetPriority+0x4c>)
 8001e8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e92:	0112      	lsls	r2, r2, #4
 8001e94:	b2d2      	uxtb	r2, r2
 8001e96:	440b      	add	r3, r1
 8001e98:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e9c:	e00a      	b.n	8001eb4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	b2da      	uxtb	r2, r3
 8001ea2:	4908      	ldr	r1, [pc, #32]	@ (8001ec4 <__NVIC_SetPriority+0x50>)
 8001ea4:	79fb      	ldrb	r3, [r7, #7]
 8001ea6:	f003 030f 	and.w	r3, r3, #15
 8001eaa:	3b04      	subs	r3, #4
 8001eac:	0112      	lsls	r2, r2, #4
 8001eae:	b2d2      	uxtb	r2, r2
 8001eb0:	440b      	add	r3, r1
 8001eb2:	761a      	strb	r2, [r3, #24]
}
 8001eb4:	bf00      	nop
 8001eb6:	370c      	adds	r7, #12
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bc80      	pop	{r7}
 8001ebc:	4770      	bx	lr
 8001ebe:	bf00      	nop
 8001ec0:	e000e100 	.word	0xe000e100
 8001ec4:	e000ed00 	.word	0xe000ed00

08001ec8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b089      	sub	sp, #36	@ 0x24
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	60f8      	str	r0, [r7, #12]
 8001ed0:	60b9      	str	r1, [r7, #8]
 8001ed2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	f003 0307 	and.w	r3, r3, #7
 8001eda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001edc:	69fb      	ldr	r3, [r7, #28]
 8001ede:	f1c3 0307 	rsb	r3, r3, #7
 8001ee2:	2b04      	cmp	r3, #4
 8001ee4:	bf28      	it	cs
 8001ee6:	2304      	movcs	r3, #4
 8001ee8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001eea:	69fb      	ldr	r3, [r7, #28]
 8001eec:	3304      	adds	r3, #4
 8001eee:	2b06      	cmp	r3, #6
 8001ef0:	d902      	bls.n	8001ef8 <NVIC_EncodePriority+0x30>
 8001ef2:	69fb      	ldr	r3, [r7, #28]
 8001ef4:	3b03      	subs	r3, #3
 8001ef6:	e000      	b.n	8001efa <NVIC_EncodePriority+0x32>
 8001ef8:	2300      	movs	r3, #0
 8001efa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001efc:	f04f 32ff 	mov.w	r2, #4294967295
 8001f00:	69bb      	ldr	r3, [r7, #24]
 8001f02:	fa02 f303 	lsl.w	r3, r2, r3
 8001f06:	43da      	mvns	r2, r3
 8001f08:	68bb      	ldr	r3, [r7, #8]
 8001f0a:	401a      	ands	r2, r3
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f10:	f04f 31ff 	mov.w	r1, #4294967295
 8001f14:	697b      	ldr	r3, [r7, #20]
 8001f16:	fa01 f303 	lsl.w	r3, r1, r3
 8001f1a:	43d9      	mvns	r1, r3
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f20:	4313      	orrs	r3, r2
         );
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	3724      	adds	r7, #36	@ 0x24
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bc80      	pop	{r7}
 8001f2a:	4770      	bx	lr

08001f2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	3b01      	subs	r3, #1
 8001f38:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f3c:	d301      	bcc.n	8001f42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f3e:	2301      	movs	r3, #1
 8001f40:	e00f      	b.n	8001f62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f42:	4a0a      	ldr	r2, [pc, #40]	@ (8001f6c <SysTick_Config+0x40>)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	3b01      	subs	r3, #1
 8001f48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f4a:	210f      	movs	r1, #15
 8001f4c:	f04f 30ff 	mov.w	r0, #4294967295
 8001f50:	f7ff ff90 	bl	8001e74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f54:	4b05      	ldr	r3, [pc, #20]	@ (8001f6c <SysTick_Config+0x40>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f5a:	4b04      	ldr	r3, [pc, #16]	@ (8001f6c <SysTick_Config+0x40>)
 8001f5c:	2207      	movs	r2, #7
 8001f5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f60:	2300      	movs	r3, #0
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	3708      	adds	r7, #8
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	e000e010 	.word	0xe000e010

08001f70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b082      	sub	sp, #8
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f78:	6878      	ldr	r0, [r7, #4]
 8001f7a:	f7ff ff2d 	bl	8001dd8 <__NVIC_SetPriorityGrouping>
}
 8001f7e:	bf00      	nop
 8001f80:	3708      	adds	r7, #8
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}

08001f86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f86:	b580      	push	{r7, lr}
 8001f88:	b086      	sub	sp, #24
 8001f8a:	af00      	add	r7, sp, #0
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	60b9      	str	r1, [r7, #8]
 8001f90:	607a      	str	r2, [r7, #4]
 8001f92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f94:	2300      	movs	r3, #0
 8001f96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f98:	f7ff ff42 	bl	8001e20 <__NVIC_GetPriorityGrouping>
 8001f9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f9e:	687a      	ldr	r2, [r7, #4]
 8001fa0:	68b9      	ldr	r1, [r7, #8]
 8001fa2:	6978      	ldr	r0, [r7, #20]
 8001fa4:	f7ff ff90 	bl	8001ec8 <NVIC_EncodePriority>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fae:	4611      	mov	r1, r2
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f7ff ff5f 	bl	8001e74 <__NVIC_SetPriority>
}
 8001fb6:	bf00      	nop
 8001fb8:	3718      	adds	r7, #24
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}

08001fbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fbe:	b580      	push	{r7, lr}
 8001fc0:	b082      	sub	sp, #8
 8001fc2:	af00      	add	r7, sp, #0
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001fc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f7ff ff35 	bl	8001e3c <__NVIC_EnableIRQ>
}
 8001fd2:	bf00      	nop
 8001fd4:	3708      	adds	r7, #8
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}

08001fda <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001fda:	b580      	push	{r7, lr}
 8001fdc:	b082      	sub	sp, #8
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001fe2:	6878      	ldr	r0, [r7, #4]
 8001fe4:	f7ff ffa2 	bl	8001f2c <SysTick_Config>
 8001fe8:	4603      	mov	r3, r0
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	3708      	adds	r7, #8
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
	...

08001ff4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b084      	sub	sp, #16
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002006:	b2db      	uxtb	r3, r3
 8002008:	2b02      	cmp	r3, #2
 800200a:	d005      	beq.n	8002018 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2204      	movs	r2, #4
 8002010:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002012:	2301      	movs	r3, #1
 8002014:	73fb      	strb	r3, [r7, #15]
 8002016:	e051      	b.n	80020bc <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	681a      	ldr	r2, [r3, #0]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f022 020e 	bic.w	r2, r2, #14
 8002026:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	681a      	ldr	r2, [r3, #0]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f022 0201 	bic.w	r2, r2, #1
 8002036:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a22      	ldr	r2, [pc, #136]	@ (80020c8 <HAL_DMA_Abort_IT+0xd4>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d029      	beq.n	8002096 <HAL_DMA_Abort_IT+0xa2>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a21      	ldr	r2, [pc, #132]	@ (80020cc <HAL_DMA_Abort_IT+0xd8>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d022      	beq.n	8002092 <HAL_DMA_Abort_IT+0x9e>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a1f      	ldr	r2, [pc, #124]	@ (80020d0 <HAL_DMA_Abort_IT+0xdc>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d01a      	beq.n	800208c <HAL_DMA_Abort_IT+0x98>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a1e      	ldr	r2, [pc, #120]	@ (80020d4 <HAL_DMA_Abort_IT+0xe0>)
 800205c:	4293      	cmp	r3, r2
 800205e:	d012      	beq.n	8002086 <HAL_DMA_Abort_IT+0x92>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a1c      	ldr	r2, [pc, #112]	@ (80020d8 <HAL_DMA_Abort_IT+0xe4>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d00a      	beq.n	8002080 <HAL_DMA_Abort_IT+0x8c>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a1b      	ldr	r2, [pc, #108]	@ (80020dc <HAL_DMA_Abort_IT+0xe8>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d102      	bne.n	800207a <HAL_DMA_Abort_IT+0x86>
 8002074:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002078:	e00e      	b.n	8002098 <HAL_DMA_Abort_IT+0xa4>
 800207a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800207e:	e00b      	b.n	8002098 <HAL_DMA_Abort_IT+0xa4>
 8002080:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002084:	e008      	b.n	8002098 <HAL_DMA_Abort_IT+0xa4>
 8002086:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800208a:	e005      	b.n	8002098 <HAL_DMA_Abort_IT+0xa4>
 800208c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002090:	e002      	b.n	8002098 <HAL_DMA_Abort_IT+0xa4>
 8002092:	2310      	movs	r3, #16
 8002094:	e000      	b.n	8002098 <HAL_DMA_Abort_IT+0xa4>
 8002096:	2301      	movs	r3, #1
 8002098:	4a11      	ldr	r2, [pc, #68]	@ (80020e0 <HAL_DMA_Abort_IT+0xec>)
 800209a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2201      	movs	r2, #1
 80020a0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2200      	movs	r2, #0
 80020a8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d003      	beq.n	80020bc <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020b8:	6878      	ldr	r0, [r7, #4]
 80020ba:	4798      	blx	r3
    } 
  }
  return status;
 80020bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80020be:	4618      	mov	r0, r3
 80020c0:	3710      	adds	r7, #16
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	40020008 	.word	0x40020008
 80020cc:	4002001c 	.word	0x4002001c
 80020d0:	40020030 	.word	0x40020030
 80020d4:	40020044 	.word	0x40020044
 80020d8:	40020058 	.word	0x40020058
 80020dc:	4002006c 	.word	0x4002006c
 80020e0:	40020000 	.word	0x40020000

080020e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b08b      	sub	sp, #44	@ 0x2c
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
 80020ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80020ee:	2300      	movs	r3, #0
 80020f0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80020f2:	2300      	movs	r3, #0
 80020f4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020f6:	e169      	b.n	80023cc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80020f8:	2201      	movs	r2, #1
 80020fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002100:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	69fa      	ldr	r2, [r7, #28]
 8002108:	4013      	ands	r3, r2
 800210a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800210c:	69ba      	ldr	r2, [r7, #24]
 800210e:	69fb      	ldr	r3, [r7, #28]
 8002110:	429a      	cmp	r2, r3
 8002112:	f040 8158 	bne.w	80023c6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	4a9a      	ldr	r2, [pc, #616]	@ (8002384 <HAL_GPIO_Init+0x2a0>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d05e      	beq.n	80021de <HAL_GPIO_Init+0xfa>
 8002120:	4a98      	ldr	r2, [pc, #608]	@ (8002384 <HAL_GPIO_Init+0x2a0>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d875      	bhi.n	8002212 <HAL_GPIO_Init+0x12e>
 8002126:	4a98      	ldr	r2, [pc, #608]	@ (8002388 <HAL_GPIO_Init+0x2a4>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d058      	beq.n	80021de <HAL_GPIO_Init+0xfa>
 800212c:	4a96      	ldr	r2, [pc, #600]	@ (8002388 <HAL_GPIO_Init+0x2a4>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d86f      	bhi.n	8002212 <HAL_GPIO_Init+0x12e>
 8002132:	4a96      	ldr	r2, [pc, #600]	@ (800238c <HAL_GPIO_Init+0x2a8>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d052      	beq.n	80021de <HAL_GPIO_Init+0xfa>
 8002138:	4a94      	ldr	r2, [pc, #592]	@ (800238c <HAL_GPIO_Init+0x2a8>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d869      	bhi.n	8002212 <HAL_GPIO_Init+0x12e>
 800213e:	4a94      	ldr	r2, [pc, #592]	@ (8002390 <HAL_GPIO_Init+0x2ac>)
 8002140:	4293      	cmp	r3, r2
 8002142:	d04c      	beq.n	80021de <HAL_GPIO_Init+0xfa>
 8002144:	4a92      	ldr	r2, [pc, #584]	@ (8002390 <HAL_GPIO_Init+0x2ac>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d863      	bhi.n	8002212 <HAL_GPIO_Init+0x12e>
 800214a:	4a92      	ldr	r2, [pc, #584]	@ (8002394 <HAL_GPIO_Init+0x2b0>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d046      	beq.n	80021de <HAL_GPIO_Init+0xfa>
 8002150:	4a90      	ldr	r2, [pc, #576]	@ (8002394 <HAL_GPIO_Init+0x2b0>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d85d      	bhi.n	8002212 <HAL_GPIO_Init+0x12e>
 8002156:	2b12      	cmp	r3, #18
 8002158:	d82a      	bhi.n	80021b0 <HAL_GPIO_Init+0xcc>
 800215a:	2b12      	cmp	r3, #18
 800215c:	d859      	bhi.n	8002212 <HAL_GPIO_Init+0x12e>
 800215e:	a201      	add	r2, pc, #4	@ (adr r2, 8002164 <HAL_GPIO_Init+0x80>)
 8002160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002164:	080021df 	.word	0x080021df
 8002168:	080021b9 	.word	0x080021b9
 800216c:	080021cb 	.word	0x080021cb
 8002170:	0800220d 	.word	0x0800220d
 8002174:	08002213 	.word	0x08002213
 8002178:	08002213 	.word	0x08002213
 800217c:	08002213 	.word	0x08002213
 8002180:	08002213 	.word	0x08002213
 8002184:	08002213 	.word	0x08002213
 8002188:	08002213 	.word	0x08002213
 800218c:	08002213 	.word	0x08002213
 8002190:	08002213 	.word	0x08002213
 8002194:	08002213 	.word	0x08002213
 8002198:	08002213 	.word	0x08002213
 800219c:	08002213 	.word	0x08002213
 80021a0:	08002213 	.word	0x08002213
 80021a4:	08002213 	.word	0x08002213
 80021a8:	080021c1 	.word	0x080021c1
 80021ac:	080021d5 	.word	0x080021d5
 80021b0:	4a79      	ldr	r2, [pc, #484]	@ (8002398 <HAL_GPIO_Init+0x2b4>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d013      	beq.n	80021de <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80021b6:	e02c      	b.n	8002212 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	68db      	ldr	r3, [r3, #12]
 80021bc:	623b      	str	r3, [r7, #32]
          break;
 80021be:	e029      	b.n	8002214 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	68db      	ldr	r3, [r3, #12]
 80021c4:	3304      	adds	r3, #4
 80021c6:	623b      	str	r3, [r7, #32]
          break;
 80021c8:	e024      	b.n	8002214 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	68db      	ldr	r3, [r3, #12]
 80021ce:	3308      	adds	r3, #8
 80021d0:	623b      	str	r3, [r7, #32]
          break;
 80021d2:	e01f      	b.n	8002214 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	68db      	ldr	r3, [r3, #12]
 80021d8:	330c      	adds	r3, #12
 80021da:	623b      	str	r3, [r7, #32]
          break;
 80021dc:	e01a      	b.n	8002214 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	689b      	ldr	r3, [r3, #8]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d102      	bne.n	80021ec <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80021e6:	2304      	movs	r3, #4
 80021e8:	623b      	str	r3, [r7, #32]
          break;
 80021ea:	e013      	b.n	8002214 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	689b      	ldr	r3, [r3, #8]
 80021f0:	2b01      	cmp	r3, #1
 80021f2:	d105      	bne.n	8002200 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80021f4:	2308      	movs	r3, #8
 80021f6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	69fa      	ldr	r2, [r7, #28]
 80021fc:	611a      	str	r2, [r3, #16]
          break;
 80021fe:	e009      	b.n	8002214 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002200:	2308      	movs	r3, #8
 8002202:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	69fa      	ldr	r2, [r7, #28]
 8002208:	615a      	str	r2, [r3, #20]
          break;
 800220a:	e003      	b.n	8002214 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800220c:	2300      	movs	r3, #0
 800220e:	623b      	str	r3, [r7, #32]
          break;
 8002210:	e000      	b.n	8002214 <HAL_GPIO_Init+0x130>
          break;
 8002212:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002214:	69bb      	ldr	r3, [r7, #24]
 8002216:	2bff      	cmp	r3, #255	@ 0xff
 8002218:	d801      	bhi.n	800221e <HAL_GPIO_Init+0x13a>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	e001      	b.n	8002222 <HAL_GPIO_Init+0x13e>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	3304      	adds	r3, #4
 8002222:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002224:	69bb      	ldr	r3, [r7, #24]
 8002226:	2bff      	cmp	r3, #255	@ 0xff
 8002228:	d802      	bhi.n	8002230 <HAL_GPIO_Init+0x14c>
 800222a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800222c:	009b      	lsls	r3, r3, #2
 800222e:	e002      	b.n	8002236 <HAL_GPIO_Init+0x152>
 8002230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002232:	3b08      	subs	r3, #8
 8002234:	009b      	lsls	r3, r3, #2
 8002236:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002238:	697b      	ldr	r3, [r7, #20]
 800223a:	681a      	ldr	r2, [r3, #0]
 800223c:	210f      	movs	r1, #15
 800223e:	693b      	ldr	r3, [r7, #16]
 8002240:	fa01 f303 	lsl.w	r3, r1, r3
 8002244:	43db      	mvns	r3, r3
 8002246:	401a      	ands	r2, r3
 8002248:	6a39      	ldr	r1, [r7, #32]
 800224a:	693b      	ldr	r3, [r7, #16]
 800224c:	fa01 f303 	lsl.w	r3, r1, r3
 8002250:	431a      	orrs	r2, r3
 8002252:	697b      	ldr	r3, [r7, #20]
 8002254:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800225e:	2b00      	cmp	r3, #0
 8002260:	f000 80b1 	beq.w	80023c6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002264:	4b4d      	ldr	r3, [pc, #308]	@ (800239c <HAL_GPIO_Init+0x2b8>)
 8002266:	699b      	ldr	r3, [r3, #24]
 8002268:	4a4c      	ldr	r2, [pc, #304]	@ (800239c <HAL_GPIO_Init+0x2b8>)
 800226a:	f043 0301 	orr.w	r3, r3, #1
 800226e:	6193      	str	r3, [r2, #24]
 8002270:	4b4a      	ldr	r3, [pc, #296]	@ (800239c <HAL_GPIO_Init+0x2b8>)
 8002272:	699b      	ldr	r3, [r3, #24]
 8002274:	f003 0301 	and.w	r3, r3, #1
 8002278:	60bb      	str	r3, [r7, #8]
 800227a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800227c:	4a48      	ldr	r2, [pc, #288]	@ (80023a0 <HAL_GPIO_Init+0x2bc>)
 800227e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002280:	089b      	lsrs	r3, r3, #2
 8002282:	3302      	adds	r3, #2
 8002284:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002288:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800228a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800228c:	f003 0303 	and.w	r3, r3, #3
 8002290:	009b      	lsls	r3, r3, #2
 8002292:	220f      	movs	r2, #15
 8002294:	fa02 f303 	lsl.w	r3, r2, r3
 8002298:	43db      	mvns	r3, r3
 800229a:	68fa      	ldr	r2, [r7, #12]
 800229c:	4013      	ands	r3, r2
 800229e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	4a40      	ldr	r2, [pc, #256]	@ (80023a4 <HAL_GPIO_Init+0x2c0>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d013      	beq.n	80022d0 <HAL_GPIO_Init+0x1ec>
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	4a3f      	ldr	r2, [pc, #252]	@ (80023a8 <HAL_GPIO_Init+0x2c4>)
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d00d      	beq.n	80022cc <HAL_GPIO_Init+0x1e8>
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	4a3e      	ldr	r2, [pc, #248]	@ (80023ac <HAL_GPIO_Init+0x2c8>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d007      	beq.n	80022c8 <HAL_GPIO_Init+0x1e4>
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	4a3d      	ldr	r2, [pc, #244]	@ (80023b0 <HAL_GPIO_Init+0x2cc>)
 80022bc:	4293      	cmp	r3, r2
 80022be:	d101      	bne.n	80022c4 <HAL_GPIO_Init+0x1e0>
 80022c0:	2303      	movs	r3, #3
 80022c2:	e006      	b.n	80022d2 <HAL_GPIO_Init+0x1ee>
 80022c4:	2304      	movs	r3, #4
 80022c6:	e004      	b.n	80022d2 <HAL_GPIO_Init+0x1ee>
 80022c8:	2302      	movs	r3, #2
 80022ca:	e002      	b.n	80022d2 <HAL_GPIO_Init+0x1ee>
 80022cc:	2301      	movs	r3, #1
 80022ce:	e000      	b.n	80022d2 <HAL_GPIO_Init+0x1ee>
 80022d0:	2300      	movs	r3, #0
 80022d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022d4:	f002 0203 	and.w	r2, r2, #3
 80022d8:	0092      	lsls	r2, r2, #2
 80022da:	4093      	lsls	r3, r2
 80022dc:	68fa      	ldr	r2, [r7, #12]
 80022de:	4313      	orrs	r3, r2
 80022e0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80022e2:	492f      	ldr	r1, [pc, #188]	@ (80023a0 <HAL_GPIO_Init+0x2bc>)
 80022e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022e6:	089b      	lsrs	r3, r3, #2
 80022e8:	3302      	adds	r3, #2
 80022ea:	68fa      	ldr	r2, [r7, #12]
 80022ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d006      	beq.n	800230a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80022fc:	4b2d      	ldr	r3, [pc, #180]	@ (80023b4 <HAL_GPIO_Init+0x2d0>)
 80022fe:	689a      	ldr	r2, [r3, #8]
 8002300:	492c      	ldr	r1, [pc, #176]	@ (80023b4 <HAL_GPIO_Init+0x2d0>)
 8002302:	69bb      	ldr	r3, [r7, #24]
 8002304:	4313      	orrs	r3, r2
 8002306:	608b      	str	r3, [r1, #8]
 8002308:	e006      	b.n	8002318 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800230a:	4b2a      	ldr	r3, [pc, #168]	@ (80023b4 <HAL_GPIO_Init+0x2d0>)
 800230c:	689a      	ldr	r2, [r3, #8]
 800230e:	69bb      	ldr	r3, [r7, #24]
 8002310:	43db      	mvns	r3, r3
 8002312:	4928      	ldr	r1, [pc, #160]	@ (80023b4 <HAL_GPIO_Init+0x2d0>)
 8002314:	4013      	ands	r3, r2
 8002316:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002320:	2b00      	cmp	r3, #0
 8002322:	d006      	beq.n	8002332 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002324:	4b23      	ldr	r3, [pc, #140]	@ (80023b4 <HAL_GPIO_Init+0x2d0>)
 8002326:	68da      	ldr	r2, [r3, #12]
 8002328:	4922      	ldr	r1, [pc, #136]	@ (80023b4 <HAL_GPIO_Init+0x2d0>)
 800232a:	69bb      	ldr	r3, [r7, #24]
 800232c:	4313      	orrs	r3, r2
 800232e:	60cb      	str	r3, [r1, #12]
 8002330:	e006      	b.n	8002340 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002332:	4b20      	ldr	r3, [pc, #128]	@ (80023b4 <HAL_GPIO_Init+0x2d0>)
 8002334:	68da      	ldr	r2, [r3, #12]
 8002336:	69bb      	ldr	r3, [r7, #24]
 8002338:	43db      	mvns	r3, r3
 800233a:	491e      	ldr	r1, [pc, #120]	@ (80023b4 <HAL_GPIO_Init+0x2d0>)
 800233c:	4013      	ands	r3, r2
 800233e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002348:	2b00      	cmp	r3, #0
 800234a:	d006      	beq.n	800235a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800234c:	4b19      	ldr	r3, [pc, #100]	@ (80023b4 <HAL_GPIO_Init+0x2d0>)
 800234e:	685a      	ldr	r2, [r3, #4]
 8002350:	4918      	ldr	r1, [pc, #96]	@ (80023b4 <HAL_GPIO_Init+0x2d0>)
 8002352:	69bb      	ldr	r3, [r7, #24]
 8002354:	4313      	orrs	r3, r2
 8002356:	604b      	str	r3, [r1, #4]
 8002358:	e006      	b.n	8002368 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800235a:	4b16      	ldr	r3, [pc, #88]	@ (80023b4 <HAL_GPIO_Init+0x2d0>)
 800235c:	685a      	ldr	r2, [r3, #4]
 800235e:	69bb      	ldr	r3, [r7, #24]
 8002360:	43db      	mvns	r3, r3
 8002362:	4914      	ldr	r1, [pc, #80]	@ (80023b4 <HAL_GPIO_Init+0x2d0>)
 8002364:	4013      	ands	r3, r2
 8002366:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002370:	2b00      	cmp	r3, #0
 8002372:	d021      	beq.n	80023b8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002374:	4b0f      	ldr	r3, [pc, #60]	@ (80023b4 <HAL_GPIO_Init+0x2d0>)
 8002376:	681a      	ldr	r2, [r3, #0]
 8002378:	490e      	ldr	r1, [pc, #56]	@ (80023b4 <HAL_GPIO_Init+0x2d0>)
 800237a:	69bb      	ldr	r3, [r7, #24]
 800237c:	4313      	orrs	r3, r2
 800237e:	600b      	str	r3, [r1, #0]
 8002380:	e021      	b.n	80023c6 <HAL_GPIO_Init+0x2e2>
 8002382:	bf00      	nop
 8002384:	10320000 	.word	0x10320000
 8002388:	10310000 	.word	0x10310000
 800238c:	10220000 	.word	0x10220000
 8002390:	10210000 	.word	0x10210000
 8002394:	10120000 	.word	0x10120000
 8002398:	10110000 	.word	0x10110000
 800239c:	40021000 	.word	0x40021000
 80023a0:	40010000 	.word	0x40010000
 80023a4:	40010800 	.word	0x40010800
 80023a8:	40010c00 	.word	0x40010c00
 80023ac:	40011000 	.word	0x40011000
 80023b0:	40011400 	.word	0x40011400
 80023b4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80023b8:	4b0b      	ldr	r3, [pc, #44]	@ (80023e8 <HAL_GPIO_Init+0x304>)
 80023ba:	681a      	ldr	r2, [r3, #0]
 80023bc:	69bb      	ldr	r3, [r7, #24]
 80023be:	43db      	mvns	r3, r3
 80023c0:	4909      	ldr	r1, [pc, #36]	@ (80023e8 <HAL_GPIO_Init+0x304>)
 80023c2:	4013      	ands	r3, r2
 80023c4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80023c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023c8:	3301      	adds	r3, #1
 80023ca:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	681a      	ldr	r2, [r3, #0]
 80023d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023d2:	fa22 f303 	lsr.w	r3, r2, r3
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	f47f ae8e 	bne.w	80020f8 <HAL_GPIO_Init+0x14>
  }
}
 80023dc:	bf00      	nop
 80023de:	bf00      	nop
 80023e0:	372c      	adds	r7, #44	@ 0x2c
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bc80      	pop	{r7}
 80023e6:	4770      	bx	lr
 80023e8:	40010400 	.word	0x40010400

080023ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b083      	sub	sp, #12
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
 80023f4:	460b      	mov	r3, r1
 80023f6:	807b      	strh	r3, [r7, #2]
 80023f8:	4613      	mov	r3, r2
 80023fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80023fc:	787b      	ldrb	r3, [r7, #1]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d003      	beq.n	800240a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002402:	887a      	ldrh	r2, [r7, #2]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002408:	e003      	b.n	8002412 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800240a:	887b      	ldrh	r3, [r7, #2]
 800240c:	041a      	lsls	r2, r3, #16
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	611a      	str	r2, [r3, #16]
}
 8002412:	bf00      	nop
 8002414:	370c      	adds	r7, #12
 8002416:	46bd      	mov	sp, r7
 8002418:	bc80      	pop	{r7}
 800241a:	4770      	bx	lr

0800241c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800241c:	b480      	push	{r7}
 800241e:	b085      	sub	sp, #20
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
 8002424:	460b      	mov	r3, r1
 8002426:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	68db      	ldr	r3, [r3, #12]
 800242c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800242e:	887a      	ldrh	r2, [r7, #2]
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	4013      	ands	r3, r2
 8002434:	041a      	lsls	r2, r3, #16
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	43d9      	mvns	r1, r3
 800243a:	887b      	ldrh	r3, [r7, #2]
 800243c:	400b      	ands	r3, r1
 800243e:	431a      	orrs	r2, r3
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	611a      	str	r2, [r3, #16]
}
 8002444:	bf00      	nop
 8002446:	3714      	adds	r7, #20
 8002448:	46bd      	mov	sp, r7
 800244a:	bc80      	pop	{r7}
 800244c:	4770      	bx	lr
	...

08002450 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b082      	sub	sp, #8
 8002454:	af00      	add	r7, sp, #0
 8002456:	4603      	mov	r3, r0
 8002458:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800245a:	4b08      	ldr	r3, [pc, #32]	@ (800247c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800245c:	695a      	ldr	r2, [r3, #20]
 800245e:	88fb      	ldrh	r3, [r7, #6]
 8002460:	4013      	ands	r3, r2
 8002462:	2b00      	cmp	r3, #0
 8002464:	d006      	beq.n	8002474 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002466:	4a05      	ldr	r2, [pc, #20]	@ (800247c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002468:	88fb      	ldrh	r3, [r7, #6]
 800246a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800246c:	88fb      	ldrh	r3, [r7, #6]
 800246e:	4618      	mov	r0, r3
 8002470:	f000 f806 	bl	8002480 <HAL_GPIO_EXTI_Callback>
  }
}
 8002474:	bf00      	nop
 8002476:	3708      	adds	r7, #8
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}
 800247c:	40010400 	.word	0x40010400

08002480 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002480:	b480      	push	{r7}
 8002482:	b083      	sub	sp, #12
 8002484:	af00      	add	r7, sp, #0
 8002486:	4603      	mov	r3, r0
 8002488:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800248a:	bf00      	nop
 800248c:	370c      	adds	r7, #12
 800248e:	46bd      	mov	sp, r7
 8002490:	bc80      	pop	{r7}
 8002492:	4770      	bx	lr

08002494 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b084      	sub	sp, #16
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d101      	bne.n	80024a6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80024a2:	2301      	movs	r3, #1
 80024a4:	e12b      	b.n	80026fe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80024ac:	b2db      	uxtb	r3, r3
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d106      	bne.n	80024c0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2200      	movs	r2, #0
 80024b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80024ba:	6878      	ldr	r0, [r7, #4]
 80024bc:	f7fe fe4e 	bl	800115c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2224      	movs	r2, #36	@ 0x24
 80024c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	681a      	ldr	r2, [r3, #0]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f022 0201 	bic.w	r2, r2, #1
 80024d6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	681a      	ldr	r2, [r3, #0]
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80024e6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	681a      	ldr	r2, [r3, #0]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80024f6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80024f8:	f001 f842 	bl	8003580 <HAL_RCC_GetPCLK1Freq>
 80024fc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	4a81      	ldr	r2, [pc, #516]	@ (8002708 <HAL_I2C_Init+0x274>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d807      	bhi.n	8002518 <HAL_I2C_Init+0x84>
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	4a80      	ldr	r2, [pc, #512]	@ (800270c <HAL_I2C_Init+0x278>)
 800250c:	4293      	cmp	r3, r2
 800250e:	bf94      	ite	ls
 8002510:	2301      	movls	r3, #1
 8002512:	2300      	movhi	r3, #0
 8002514:	b2db      	uxtb	r3, r3
 8002516:	e006      	b.n	8002526 <HAL_I2C_Init+0x92>
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	4a7d      	ldr	r2, [pc, #500]	@ (8002710 <HAL_I2C_Init+0x27c>)
 800251c:	4293      	cmp	r3, r2
 800251e:	bf94      	ite	ls
 8002520:	2301      	movls	r3, #1
 8002522:	2300      	movhi	r3, #0
 8002524:	b2db      	uxtb	r3, r3
 8002526:	2b00      	cmp	r3, #0
 8002528:	d001      	beq.n	800252e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800252a:	2301      	movs	r3, #1
 800252c:	e0e7      	b.n	80026fe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	4a78      	ldr	r2, [pc, #480]	@ (8002714 <HAL_I2C_Init+0x280>)
 8002532:	fba2 2303 	umull	r2, r3, r2, r3
 8002536:	0c9b      	lsrs	r3, r3, #18
 8002538:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	68ba      	ldr	r2, [r7, #8]
 800254a:	430a      	orrs	r2, r1
 800254c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	6a1b      	ldr	r3, [r3, #32]
 8002554:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	4a6a      	ldr	r2, [pc, #424]	@ (8002708 <HAL_I2C_Init+0x274>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d802      	bhi.n	8002568 <HAL_I2C_Init+0xd4>
 8002562:	68bb      	ldr	r3, [r7, #8]
 8002564:	3301      	adds	r3, #1
 8002566:	e009      	b.n	800257c <HAL_I2C_Init+0xe8>
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800256e:	fb02 f303 	mul.w	r3, r2, r3
 8002572:	4a69      	ldr	r2, [pc, #420]	@ (8002718 <HAL_I2C_Init+0x284>)
 8002574:	fba2 2303 	umull	r2, r3, r2, r3
 8002578:	099b      	lsrs	r3, r3, #6
 800257a:	3301      	adds	r3, #1
 800257c:	687a      	ldr	r2, [r7, #4]
 800257e:	6812      	ldr	r2, [r2, #0]
 8002580:	430b      	orrs	r3, r1
 8002582:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	69db      	ldr	r3, [r3, #28]
 800258a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800258e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	495c      	ldr	r1, [pc, #368]	@ (8002708 <HAL_I2C_Init+0x274>)
 8002598:	428b      	cmp	r3, r1
 800259a:	d819      	bhi.n	80025d0 <HAL_I2C_Init+0x13c>
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	1e59      	subs	r1, r3, #1
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	005b      	lsls	r3, r3, #1
 80025a6:	fbb1 f3f3 	udiv	r3, r1, r3
 80025aa:	1c59      	adds	r1, r3, #1
 80025ac:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80025b0:	400b      	ands	r3, r1
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d00a      	beq.n	80025cc <HAL_I2C_Init+0x138>
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	1e59      	subs	r1, r3, #1
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	005b      	lsls	r3, r3, #1
 80025c0:	fbb1 f3f3 	udiv	r3, r1, r3
 80025c4:	3301      	adds	r3, #1
 80025c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025ca:	e051      	b.n	8002670 <HAL_I2C_Init+0x1dc>
 80025cc:	2304      	movs	r3, #4
 80025ce:	e04f      	b.n	8002670 <HAL_I2C_Init+0x1dc>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	689b      	ldr	r3, [r3, #8]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d111      	bne.n	80025fc <HAL_I2C_Init+0x168>
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	1e58      	subs	r0, r3, #1
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6859      	ldr	r1, [r3, #4]
 80025e0:	460b      	mov	r3, r1
 80025e2:	005b      	lsls	r3, r3, #1
 80025e4:	440b      	add	r3, r1
 80025e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80025ea:	3301      	adds	r3, #1
 80025ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	bf0c      	ite	eq
 80025f4:	2301      	moveq	r3, #1
 80025f6:	2300      	movne	r3, #0
 80025f8:	b2db      	uxtb	r3, r3
 80025fa:	e012      	b.n	8002622 <HAL_I2C_Init+0x18e>
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	1e58      	subs	r0, r3, #1
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6859      	ldr	r1, [r3, #4]
 8002604:	460b      	mov	r3, r1
 8002606:	009b      	lsls	r3, r3, #2
 8002608:	440b      	add	r3, r1
 800260a:	0099      	lsls	r1, r3, #2
 800260c:	440b      	add	r3, r1
 800260e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002612:	3301      	adds	r3, #1
 8002614:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002618:	2b00      	cmp	r3, #0
 800261a:	bf0c      	ite	eq
 800261c:	2301      	moveq	r3, #1
 800261e:	2300      	movne	r3, #0
 8002620:	b2db      	uxtb	r3, r3
 8002622:	2b00      	cmp	r3, #0
 8002624:	d001      	beq.n	800262a <HAL_I2C_Init+0x196>
 8002626:	2301      	movs	r3, #1
 8002628:	e022      	b.n	8002670 <HAL_I2C_Init+0x1dc>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d10e      	bne.n	8002650 <HAL_I2C_Init+0x1bc>
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	1e58      	subs	r0, r3, #1
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6859      	ldr	r1, [r3, #4]
 800263a:	460b      	mov	r3, r1
 800263c:	005b      	lsls	r3, r3, #1
 800263e:	440b      	add	r3, r1
 8002640:	fbb0 f3f3 	udiv	r3, r0, r3
 8002644:	3301      	adds	r3, #1
 8002646:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800264a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800264e:	e00f      	b.n	8002670 <HAL_I2C_Init+0x1dc>
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	1e58      	subs	r0, r3, #1
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6859      	ldr	r1, [r3, #4]
 8002658:	460b      	mov	r3, r1
 800265a:	009b      	lsls	r3, r3, #2
 800265c:	440b      	add	r3, r1
 800265e:	0099      	lsls	r1, r3, #2
 8002660:	440b      	add	r3, r1
 8002662:	fbb0 f3f3 	udiv	r3, r0, r3
 8002666:	3301      	adds	r3, #1
 8002668:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800266c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002670:	6879      	ldr	r1, [r7, #4]
 8002672:	6809      	ldr	r1, [r1, #0]
 8002674:	4313      	orrs	r3, r2
 8002676:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	69da      	ldr	r2, [r3, #28]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6a1b      	ldr	r3, [r3, #32]
 800268a:	431a      	orrs	r2, r3
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	430a      	orrs	r2, r1
 8002692:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	689b      	ldr	r3, [r3, #8]
 800269a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800269e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80026a2:	687a      	ldr	r2, [r7, #4]
 80026a4:	6911      	ldr	r1, [r2, #16]
 80026a6:	687a      	ldr	r2, [r7, #4]
 80026a8:	68d2      	ldr	r2, [r2, #12]
 80026aa:	4311      	orrs	r1, r2
 80026ac:	687a      	ldr	r2, [r7, #4]
 80026ae:	6812      	ldr	r2, [r2, #0]
 80026b0:	430b      	orrs	r3, r1
 80026b2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	68db      	ldr	r3, [r3, #12]
 80026ba:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	695a      	ldr	r2, [r3, #20]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	699b      	ldr	r3, [r3, #24]
 80026c6:	431a      	orrs	r2, r3
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	430a      	orrs	r2, r1
 80026ce:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	681a      	ldr	r2, [r3, #0]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f042 0201 	orr.w	r2, r2, #1
 80026de:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2200      	movs	r2, #0
 80026e4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2220      	movs	r2, #32
 80026ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2200      	movs	r2, #0
 80026f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2200      	movs	r2, #0
 80026f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80026fc:	2300      	movs	r3, #0
}
 80026fe:	4618      	mov	r0, r3
 8002700:	3710      	adds	r7, #16
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}
 8002706:	bf00      	nop
 8002708:	000186a0 	.word	0x000186a0
 800270c:	001e847f 	.word	0x001e847f
 8002710:	003d08ff 	.word	0x003d08ff
 8002714:	431bde83 	.word	0x431bde83
 8002718:	10624dd3 	.word	0x10624dd3

0800271c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b088      	sub	sp, #32
 8002720:	af02      	add	r7, sp, #8
 8002722:	60f8      	str	r0, [r7, #12]
 8002724:	4608      	mov	r0, r1
 8002726:	4611      	mov	r1, r2
 8002728:	461a      	mov	r2, r3
 800272a:	4603      	mov	r3, r0
 800272c:	817b      	strh	r3, [r7, #10]
 800272e:	460b      	mov	r3, r1
 8002730:	813b      	strh	r3, [r7, #8]
 8002732:	4613      	mov	r3, r2
 8002734:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002736:	f7ff fb21 	bl	8001d7c <HAL_GetTick>
 800273a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002742:	b2db      	uxtb	r3, r3
 8002744:	2b20      	cmp	r3, #32
 8002746:	f040 80d9 	bne.w	80028fc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800274a:	697b      	ldr	r3, [r7, #20]
 800274c:	9300      	str	r3, [sp, #0]
 800274e:	2319      	movs	r3, #25
 8002750:	2201      	movs	r2, #1
 8002752:	496d      	ldr	r1, [pc, #436]	@ (8002908 <HAL_I2C_Mem_Write+0x1ec>)
 8002754:	68f8      	ldr	r0, [r7, #12]
 8002756:	f000 f971 	bl	8002a3c <I2C_WaitOnFlagUntilTimeout>
 800275a:	4603      	mov	r3, r0
 800275c:	2b00      	cmp	r3, #0
 800275e:	d001      	beq.n	8002764 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002760:	2302      	movs	r3, #2
 8002762:	e0cc      	b.n	80028fe <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800276a:	2b01      	cmp	r3, #1
 800276c:	d101      	bne.n	8002772 <HAL_I2C_Mem_Write+0x56>
 800276e:	2302      	movs	r3, #2
 8002770:	e0c5      	b.n	80028fe <HAL_I2C_Mem_Write+0x1e2>
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	2201      	movs	r2, #1
 8002776:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f003 0301 	and.w	r3, r3, #1
 8002784:	2b01      	cmp	r3, #1
 8002786:	d007      	beq.n	8002798 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f042 0201 	orr.w	r2, r2, #1
 8002796:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80027a6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	2221      	movs	r2, #33	@ 0x21
 80027ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	2240      	movs	r2, #64	@ 0x40
 80027b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	2200      	movs	r2, #0
 80027bc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	6a3a      	ldr	r2, [r7, #32]
 80027c2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80027c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027ce:	b29a      	uxth	r2, r3
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	4a4d      	ldr	r2, [pc, #308]	@ (800290c <HAL_I2C_Mem_Write+0x1f0>)
 80027d8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80027da:	88f8      	ldrh	r0, [r7, #6]
 80027dc:	893a      	ldrh	r2, [r7, #8]
 80027de:	8979      	ldrh	r1, [r7, #10]
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	9301      	str	r3, [sp, #4]
 80027e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027e6:	9300      	str	r3, [sp, #0]
 80027e8:	4603      	mov	r3, r0
 80027ea:	68f8      	ldr	r0, [r7, #12]
 80027ec:	f000 f890 	bl	8002910 <I2C_RequestMemoryWrite>
 80027f0:	4603      	mov	r3, r0
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d052      	beq.n	800289c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80027f6:	2301      	movs	r3, #1
 80027f8:	e081      	b.n	80028fe <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027fa:	697a      	ldr	r2, [r7, #20]
 80027fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80027fe:	68f8      	ldr	r0, [r7, #12]
 8002800:	f000 fa36 	bl	8002c70 <I2C_WaitOnTXEFlagUntilTimeout>
 8002804:	4603      	mov	r3, r0
 8002806:	2b00      	cmp	r3, #0
 8002808:	d00d      	beq.n	8002826 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800280e:	2b04      	cmp	r3, #4
 8002810:	d107      	bne.n	8002822 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	681a      	ldr	r2, [r3, #0]
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002820:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	e06b      	b.n	80028fe <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800282a:	781a      	ldrb	r2, [r3, #0]
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002836:	1c5a      	adds	r2, r3, #1
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002840:	3b01      	subs	r3, #1
 8002842:	b29a      	uxth	r2, r3
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800284c:	b29b      	uxth	r3, r3
 800284e:	3b01      	subs	r3, #1
 8002850:	b29a      	uxth	r2, r3
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	695b      	ldr	r3, [r3, #20]
 800285c:	f003 0304 	and.w	r3, r3, #4
 8002860:	2b04      	cmp	r3, #4
 8002862:	d11b      	bne.n	800289c <HAL_I2C_Mem_Write+0x180>
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002868:	2b00      	cmp	r3, #0
 800286a:	d017      	beq.n	800289c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002870:	781a      	ldrb	r2, [r3, #0]
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800287c:	1c5a      	adds	r2, r3, #1
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002886:	3b01      	subs	r3, #1
 8002888:	b29a      	uxth	r2, r3
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002892:	b29b      	uxth	r3, r3
 8002894:	3b01      	subs	r3, #1
 8002896:	b29a      	uxth	r2, r3
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d1aa      	bne.n	80027fa <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028a4:	697a      	ldr	r2, [r7, #20]
 80028a6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80028a8:	68f8      	ldr	r0, [r7, #12]
 80028aa:	f000 fa29 	bl	8002d00 <I2C_WaitOnBTFFlagUntilTimeout>
 80028ae:	4603      	mov	r3, r0
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d00d      	beq.n	80028d0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028b8:	2b04      	cmp	r3, #4
 80028ba:	d107      	bne.n	80028cc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80028ca:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80028cc:	2301      	movs	r3, #1
 80028ce:	e016      	b.n	80028fe <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	681a      	ldr	r2, [r3, #0]
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80028de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	2220      	movs	r2, #32
 80028e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	2200      	movs	r2, #0
 80028ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	2200      	movs	r2, #0
 80028f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80028f8:	2300      	movs	r3, #0
 80028fa:	e000      	b.n	80028fe <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80028fc:	2302      	movs	r3, #2
  }
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3718      	adds	r7, #24
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}
 8002906:	bf00      	nop
 8002908:	00100002 	.word	0x00100002
 800290c:	ffff0000 	.word	0xffff0000

08002910 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b088      	sub	sp, #32
 8002914:	af02      	add	r7, sp, #8
 8002916:	60f8      	str	r0, [r7, #12]
 8002918:	4608      	mov	r0, r1
 800291a:	4611      	mov	r1, r2
 800291c:	461a      	mov	r2, r3
 800291e:	4603      	mov	r3, r0
 8002920:	817b      	strh	r3, [r7, #10]
 8002922:	460b      	mov	r3, r1
 8002924:	813b      	strh	r3, [r7, #8]
 8002926:	4613      	mov	r3, r2
 8002928:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	681a      	ldr	r2, [r3, #0]
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002938:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800293a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800293c:	9300      	str	r3, [sp, #0]
 800293e:	6a3b      	ldr	r3, [r7, #32]
 8002940:	2200      	movs	r2, #0
 8002942:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002946:	68f8      	ldr	r0, [r7, #12]
 8002948:	f000 f878 	bl	8002a3c <I2C_WaitOnFlagUntilTimeout>
 800294c:	4603      	mov	r3, r0
 800294e:	2b00      	cmp	r3, #0
 8002950:	d00d      	beq.n	800296e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800295c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002960:	d103      	bne.n	800296a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002968:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800296a:	2303      	movs	r3, #3
 800296c:	e05f      	b.n	8002a2e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800296e:	897b      	ldrh	r3, [r7, #10]
 8002970:	b2db      	uxtb	r3, r3
 8002972:	461a      	mov	r2, r3
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800297c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800297e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002980:	6a3a      	ldr	r2, [r7, #32]
 8002982:	492d      	ldr	r1, [pc, #180]	@ (8002a38 <I2C_RequestMemoryWrite+0x128>)
 8002984:	68f8      	ldr	r0, [r7, #12]
 8002986:	f000 f8d3 	bl	8002b30 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800298a:	4603      	mov	r3, r0
 800298c:	2b00      	cmp	r3, #0
 800298e:	d001      	beq.n	8002994 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002990:	2301      	movs	r3, #1
 8002992:	e04c      	b.n	8002a2e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002994:	2300      	movs	r3, #0
 8002996:	617b      	str	r3, [r7, #20]
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	695b      	ldr	r3, [r3, #20]
 800299e:	617b      	str	r3, [r7, #20]
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	699b      	ldr	r3, [r3, #24]
 80029a6:	617b      	str	r3, [r7, #20]
 80029a8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80029aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029ac:	6a39      	ldr	r1, [r7, #32]
 80029ae:	68f8      	ldr	r0, [r7, #12]
 80029b0:	f000 f95e 	bl	8002c70 <I2C_WaitOnTXEFlagUntilTimeout>
 80029b4:	4603      	mov	r3, r0
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d00d      	beq.n	80029d6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029be:	2b04      	cmp	r3, #4
 80029c0:	d107      	bne.n	80029d2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	681a      	ldr	r2, [r3, #0]
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80029d0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
 80029d4:	e02b      	b.n	8002a2e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80029d6:	88fb      	ldrh	r3, [r7, #6]
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d105      	bne.n	80029e8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80029dc:	893b      	ldrh	r3, [r7, #8]
 80029de:	b2da      	uxtb	r2, r3
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	611a      	str	r2, [r3, #16]
 80029e6:	e021      	b.n	8002a2c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80029e8:	893b      	ldrh	r3, [r7, #8]
 80029ea:	0a1b      	lsrs	r3, r3, #8
 80029ec:	b29b      	uxth	r3, r3
 80029ee:	b2da      	uxtb	r2, r3
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80029f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029f8:	6a39      	ldr	r1, [r7, #32]
 80029fa:	68f8      	ldr	r0, [r7, #12]
 80029fc:	f000 f938 	bl	8002c70 <I2C_WaitOnTXEFlagUntilTimeout>
 8002a00:	4603      	mov	r3, r0
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d00d      	beq.n	8002a22 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a0a:	2b04      	cmp	r3, #4
 8002a0c:	d107      	bne.n	8002a1e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a1c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	e005      	b.n	8002a2e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002a22:	893b      	ldrh	r3, [r7, #8]
 8002a24:	b2da      	uxtb	r2, r3
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002a2c:	2300      	movs	r3, #0
}
 8002a2e:	4618      	mov	r0, r3
 8002a30:	3718      	adds	r7, #24
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	bf00      	nop
 8002a38:	00010002 	.word	0x00010002

08002a3c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b084      	sub	sp, #16
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	60f8      	str	r0, [r7, #12]
 8002a44:	60b9      	str	r1, [r7, #8]
 8002a46:	603b      	str	r3, [r7, #0]
 8002a48:	4613      	mov	r3, r2
 8002a4a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a4c:	e048      	b.n	8002ae0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a54:	d044      	beq.n	8002ae0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a56:	f7ff f991 	bl	8001d7c <HAL_GetTick>
 8002a5a:	4602      	mov	r2, r0
 8002a5c:	69bb      	ldr	r3, [r7, #24]
 8002a5e:	1ad3      	subs	r3, r2, r3
 8002a60:	683a      	ldr	r2, [r7, #0]
 8002a62:	429a      	cmp	r2, r3
 8002a64:	d302      	bcc.n	8002a6c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d139      	bne.n	8002ae0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	0c1b      	lsrs	r3, r3, #16
 8002a70:	b2db      	uxtb	r3, r3
 8002a72:	2b01      	cmp	r3, #1
 8002a74:	d10d      	bne.n	8002a92 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	695b      	ldr	r3, [r3, #20]
 8002a7c:	43da      	mvns	r2, r3
 8002a7e:	68bb      	ldr	r3, [r7, #8]
 8002a80:	4013      	ands	r3, r2
 8002a82:	b29b      	uxth	r3, r3
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	bf0c      	ite	eq
 8002a88:	2301      	moveq	r3, #1
 8002a8a:	2300      	movne	r3, #0
 8002a8c:	b2db      	uxtb	r3, r3
 8002a8e:	461a      	mov	r2, r3
 8002a90:	e00c      	b.n	8002aac <I2C_WaitOnFlagUntilTimeout+0x70>
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	699b      	ldr	r3, [r3, #24]
 8002a98:	43da      	mvns	r2, r3
 8002a9a:	68bb      	ldr	r3, [r7, #8]
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	b29b      	uxth	r3, r3
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	bf0c      	ite	eq
 8002aa4:	2301      	moveq	r3, #1
 8002aa6:	2300      	movne	r3, #0
 8002aa8:	b2db      	uxtb	r3, r3
 8002aaa:	461a      	mov	r2, r3
 8002aac:	79fb      	ldrb	r3, [r7, #7]
 8002aae:	429a      	cmp	r2, r3
 8002ab0:	d116      	bne.n	8002ae0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	2220      	movs	r2, #32
 8002abc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002acc:	f043 0220 	orr.w	r2, r3, #32
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	e023      	b.n	8002b28 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ae0:	68bb      	ldr	r3, [r7, #8]
 8002ae2:	0c1b      	lsrs	r3, r3, #16
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	2b01      	cmp	r3, #1
 8002ae8:	d10d      	bne.n	8002b06 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	695b      	ldr	r3, [r3, #20]
 8002af0:	43da      	mvns	r2, r3
 8002af2:	68bb      	ldr	r3, [r7, #8]
 8002af4:	4013      	ands	r3, r2
 8002af6:	b29b      	uxth	r3, r3
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	bf0c      	ite	eq
 8002afc:	2301      	moveq	r3, #1
 8002afe:	2300      	movne	r3, #0
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	461a      	mov	r2, r3
 8002b04:	e00c      	b.n	8002b20 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	699b      	ldr	r3, [r3, #24]
 8002b0c:	43da      	mvns	r2, r3
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	4013      	ands	r3, r2
 8002b12:	b29b      	uxth	r3, r3
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	bf0c      	ite	eq
 8002b18:	2301      	moveq	r3, #1
 8002b1a:	2300      	movne	r3, #0
 8002b1c:	b2db      	uxtb	r3, r3
 8002b1e:	461a      	mov	r2, r3
 8002b20:	79fb      	ldrb	r3, [r7, #7]
 8002b22:	429a      	cmp	r2, r3
 8002b24:	d093      	beq.n	8002a4e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002b26:	2300      	movs	r3, #0
}
 8002b28:	4618      	mov	r0, r3
 8002b2a:	3710      	adds	r7, #16
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bd80      	pop	{r7, pc}

08002b30 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b084      	sub	sp, #16
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	60f8      	str	r0, [r7, #12]
 8002b38:	60b9      	str	r1, [r7, #8]
 8002b3a:	607a      	str	r2, [r7, #4]
 8002b3c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002b3e:	e071      	b.n	8002c24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	695b      	ldr	r3, [r3, #20]
 8002b46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b4e:	d123      	bne.n	8002b98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b5e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002b68:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2220      	movs	r2, #32
 8002b74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b84:	f043 0204 	orr.w	r2, r3, #4
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	2200      	movs	r2, #0
 8002b90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002b94:	2301      	movs	r3, #1
 8002b96:	e067      	b.n	8002c68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b9e:	d041      	beq.n	8002c24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ba0:	f7ff f8ec 	bl	8001d7c <HAL_GetTick>
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	1ad3      	subs	r3, r2, r3
 8002baa:	687a      	ldr	r2, [r7, #4]
 8002bac:	429a      	cmp	r2, r3
 8002bae:	d302      	bcc.n	8002bb6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d136      	bne.n	8002c24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002bb6:	68bb      	ldr	r3, [r7, #8]
 8002bb8:	0c1b      	lsrs	r3, r3, #16
 8002bba:	b2db      	uxtb	r3, r3
 8002bbc:	2b01      	cmp	r3, #1
 8002bbe:	d10c      	bne.n	8002bda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	695b      	ldr	r3, [r3, #20]
 8002bc6:	43da      	mvns	r2, r3
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	4013      	ands	r3, r2
 8002bcc:	b29b      	uxth	r3, r3
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	bf14      	ite	ne
 8002bd2:	2301      	movne	r3, #1
 8002bd4:	2300      	moveq	r3, #0
 8002bd6:	b2db      	uxtb	r3, r3
 8002bd8:	e00b      	b.n	8002bf2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	699b      	ldr	r3, [r3, #24]
 8002be0:	43da      	mvns	r2, r3
 8002be2:	68bb      	ldr	r3, [r7, #8]
 8002be4:	4013      	ands	r3, r2
 8002be6:	b29b      	uxth	r3, r3
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	bf14      	ite	ne
 8002bec:	2301      	movne	r3, #1
 8002bee:	2300      	moveq	r3, #0
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d016      	beq.n	8002c24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	2220      	movs	r2, #32
 8002c00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	2200      	movs	r2, #0
 8002c08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c10:	f043 0220 	orr.w	r2, r3, #32
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002c20:	2301      	movs	r3, #1
 8002c22:	e021      	b.n	8002c68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	0c1b      	lsrs	r3, r3, #16
 8002c28:	b2db      	uxtb	r3, r3
 8002c2a:	2b01      	cmp	r3, #1
 8002c2c:	d10c      	bne.n	8002c48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	695b      	ldr	r3, [r3, #20]
 8002c34:	43da      	mvns	r2, r3
 8002c36:	68bb      	ldr	r3, [r7, #8]
 8002c38:	4013      	ands	r3, r2
 8002c3a:	b29b      	uxth	r3, r3
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	bf14      	ite	ne
 8002c40:	2301      	movne	r3, #1
 8002c42:	2300      	moveq	r3, #0
 8002c44:	b2db      	uxtb	r3, r3
 8002c46:	e00b      	b.n	8002c60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	699b      	ldr	r3, [r3, #24]
 8002c4e:	43da      	mvns	r2, r3
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	4013      	ands	r3, r2
 8002c54:	b29b      	uxth	r3, r3
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	bf14      	ite	ne
 8002c5a:	2301      	movne	r3, #1
 8002c5c:	2300      	moveq	r3, #0
 8002c5e:	b2db      	uxtb	r3, r3
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	f47f af6d 	bne.w	8002b40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002c66:	2300      	movs	r3, #0
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	3710      	adds	r7, #16
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bd80      	pop	{r7, pc}

08002c70 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b084      	sub	sp, #16
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	60f8      	str	r0, [r7, #12]
 8002c78:	60b9      	str	r1, [r7, #8]
 8002c7a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002c7c:	e034      	b.n	8002ce8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002c7e:	68f8      	ldr	r0, [r7, #12]
 8002c80:	f000 f886 	bl	8002d90 <I2C_IsAcknowledgeFailed>
 8002c84:	4603      	mov	r3, r0
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d001      	beq.n	8002c8e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e034      	b.n	8002cf8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c94:	d028      	beq.n	8002ce8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c96:	f7ff f871 	bl	8001d7c <HAL_GetTick>
 8002c9a:	4602      	mov	r2, r0
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	1ad3      	subs	r3, r2, r3
 8002ca0:	68ba      	ldr	r2, [r7, #8]
 8002ca2:	429a      	cmp	r2, r3
 8002ca4:	d302      	bcc.n	8002cac <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002ca6:	68bb      	ldr	r3, [r7, #8]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d11d      	bne.n	8002ce8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	695b      	ldr	r3, [r3, #20]
 8002cb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cb6:	2b80      	cmp	r3, #128	@ 0x80
 8002cb8:	d016      	beq.n	8002ce8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	2220      	movs	r2, #32
 8002cc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cd4:	f043 0220 	orr.w	r2, r3, #32
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e007      	b.n	8002cf8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	695b      	ldr	r3, [r3, #20]
 8002cee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cf2:	2b80      	cmp	r3, #128	@ 0x80
 8002cf4:	d1c3      	bne.n	8002c7e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002cf6:	2300      	movs	r3, #0
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	3710      	adds	r7, #16
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd80      	pop	{r7, pc}

08002d00 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b084      	sub	sp, #16
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	60f8      	str	r0, [r7, #12]
 8002d08:	60b9      	str	r1, [r7, #8]
 8002d0a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002d0c:	e034      	b.n	8002d78 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002d0e:	68f8      	ldr	r0, [r7, #12]
 8002d10:	f000 f83e 	bl	8002d90 <I2C_IsAcknowledgeFailed>
 8002d14:	4603      	mov	r3, r0
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d001      	beq.n	8002d1e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e034      	b.n	8002d88 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d24:	d028      	beq.n	8002d78 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d26:	f7ff f829 	bl	8001d7c <HAL_GetTick>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	1ad3      	subs	r3, r2, r3
 8002d30:	68ba      	ldr	r2, [r7, #8]
 8002d32:	429a      	cmp	r2, r3
 8002d34:	d302      	bcc.n	8002d3c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002d36:	68bb      	ldr	r3, [r7, #8]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d11d      	bne.n	8002d78 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	695b      	ldr	r3, [r3, #20]
 8002d42:	f003 0304 	and.w	r3, r3, #4
 8002d46:	2b04      	cmp	r3, #4
 8002d48:	d016      	beq.n	8002d78 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	2220      	movs	r2, #32
 8002d54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d64:	f043 0220 	orr.w	r2, r3, #32
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002d74:	2301      	movs	r3, #1
 8002d76:	e007      	b.n	8002d88 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	695b      	ldr	r3, [r3, #20]
 8002d7e:	f003 0304 	and.w	r3, r3, #4
 8002d82:	2b04      	cmp	r3, #4
 8002d84:	d1c3      	bne.n	8002d0e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002d86:	2300      	movs	r3, #0
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	3710      	adds	r7, #16
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}

08002d90 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b083      	sub	sp, #12
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	695b      	ldr	r3, [r3, #20]
 8002d9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002da2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002da6:	d11b      	bne.n	8002de0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002db0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2200      	movs	r2, #0
 8002db6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2220      	movs	r2, #32
 8002dbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dcc:	f043 0204 	orr.w	r2, r3, #4
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002ddc:	2301      	movs	r3, #1
 8002dde:	e000      	b.n	8002de2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002de0:	2300      	movs	r3, #0
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	370c      	adds	r7, #12
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bc80      	pop	{r7}
 8002dea:	4770      	bx	lr

08002dec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b086      	sub	sp, #24
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d101      	bne.n	8002dfe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e272      	b.n	80032e4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f003 0301 	and.w	r3, r3, #1
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	f000 8087 	beq.w	8002f1a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e0c:	4b92      	ldr	r3, [pc, #584]	@ (8003058 <HAL_RCC_OscConfig+0x26c>)
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	f003 030c 	and.w	r3, r3, #12
 8002e14:	2b04      	cmp	r3, #4
 8002e16:	d00c      	beq.n	8002e32 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002e18:	4b8f      	ldr	r3, [pc, #572]	@ (8003058 <HAL_RCC_OscConfig+0x26c>)
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	f003 030c 	and.w	r3, r3, #12
 8002e20:	2b08      	cmp	r3, #8
 8002e22:	d112      	bne.n	8002e4a <HAL_RCC_OscConfig+0x5e>
 8002e24:	4b8c      	ldr	r3, [pc, #560]	@ (8003058 <HAL_RCC_OscConfig+0x26c>)
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e30:	d10b      	bne.n	8002e4a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e32:	4b89      	ldr	r3, [pc, #548]	@ (8003058 <HAL_RCC_OscConfig+0x26c>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d06c      	beq.n	8002f18 <HAL_RCC_OscConfig+0x12c>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d168      	bne.n	8002f18 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e24c      	b.n	80032e4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e52:	d106      	bne.n	8002e62 <HAL_RCC_OscConfig+0x76>
 8002e54:	4b80      	ldr	r3, [pc, #512]	@ (8003058 <HAL_RCC_OscConfig+0x26c>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a7f      	ldr	r2, [pc, #508]	@ (8003058 <HAL_RCC_OscConfig+0x26c>)
 8002e5a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e5e:	6013      	str	r3, [r2, #0]
 8002e60:	e02e      	b.n	8002ec0 <HAL_RCC_OscConfig+0xd4>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d10c      	bne.n	8002e84 <HAL_RCC_OscConfig+0x98>
 8002e6a:	4b7b      	ldr	r3, [pc, #492]	@ (8003058 <HAL_RCC_OscConfig+0x26c>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a7a      	ldr	r2, [pc, #488]	@ (8003058 <HAL_RCC_OscConfig+0x26c>)
 8002e70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e74:	6013      	str	r3, [r2, #0]
 8002e76:	4b78      	ldr	r3, [pc, #480]	@ (8003058 <HAL_RCC_OscConfig+0x26c>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	4a77      	ldr	r2, [pc, #476]	@ (8003058 <HAL_RCC_OscConfig+0x26c>)
 8002e7c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e80:	6013      	str	r3, [r2, #0]
 8002e82:	e01d      	b.n	8002ec0 <HAL_RCC_OscConfig+0xd4>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002e8c:	d10c      	bne.n	8002ea8 <HAL_RCC_OscConfig+0xbc>
 8002e8e:	4b72      	ldr	r3, [pc, #456]	@ (8003058 <HAL_RCC_OscConfig+0x26c>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a71      	ldr	r2, [pc, #452]	@ (8003058 <HAL_RCC_OscConfig+0x26c>)
 8002e94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e98:	6013      	str	r3, [r2, #0]
 8002e9a:	4b6f      	ldr	r3, [pc, #444]	@ (8003058 <HAL_RCC_OscConfig+0x26c>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a6e      	ldr	r2, [pc, #440]	@ (8003058 <HAL_RCC_OscConfig+0x26c>)
 8002ea0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ea4:	6013      	str	r3, [r2, #0]
 8002ea6:	e00b      	b.n	8002ec0 <HAL_RCC_OscConfig+0xd4>
 8002ea8:	4b6b      	ldr	r3, [pc, #428]	@ (8003058 <HAL_RCC_OscConfig+0x26c>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4a6a      	ldr	r2, [pc, #424]	@ (8003058 <HAL_RCC_OscConfig+0x26c>)
 8002eae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002eb2:	6013      	str	r3, [r2, #0]
 8002eb4:	4b68      	ldr	r3, [pc, #416]	@ (8003058 <HAL_RCC_OscConfig+0x26c>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a67      	ldr	r2, [pc, #412]	@ (8003058 <HAL_RCC_OscConfig+0x26c>)
 8002eba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ebe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d013      	beq.n	8002ef0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ec8:	f7fe ff58 	bl	8001d7c <HAL_GetTick>
 8002ecc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ece:	e008      	b.n	8002ee2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ed0:	f7fe ff54 	bl	8001d7c <HAL_GetTick>
 8002ed4:	4602      	mov	r2, r0
 8002ed6:	693b      	ldr	r3, [r7, #16]
 8002ed8:	1ad3      	subs	r3, r2, r3
 8002eda:	2b64      	cmp	r3, #100	@ 0x64
 8002edc:	d901      	bls.n	8002ee2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002ede:	2303      	movs	r3, #3
 8002ee0:	e200      	b.n	80032e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ee2:	4b5d      	ldr	r3, [pc, #372]	@ (8003058 <HAL_RCC_OscConfig+0x26c>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d0f0      	beq.n	8002ed0 <HAL_RCC_OscConfig+0xe4>
 8002eee:	e014      	b.n	8002f1a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ef0:	f7fe ff44 	bl	8001d7c <HAL_GetTick>
 8002ef4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ef6:	e008      	b.n	8002f0a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ef8:	f7fe ff40 	bl	8001d7c <HAL_GetTick>
 8002efc:	4602      	mov	r2, r0
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	1ad3      	subs	r3, r2, r3
 8002f02:	2b64      	cmp	r3, #100	@ 0x64
 8002f04:	d901      	bls.n	8002f0a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002f06:	2303      	movs	r3, #3
 8002f08:	e1ec      	b.n	80032e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f0a:	4b53      	ldr	r3, [pc, #332]	@ (8003058 <HAL_RCC_OscConfig+0x26c>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d1f0      	bne.n	8002ef8 <HAL_RCC_OscConfig+0x10c>
 8002f16:	e000      	b.n	8002f1a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f003 0302 	and.w	r3, r3, #2
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d063      	beq.n	8002fee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002f26:	4b4c      	ldr	r3, [pc, #304]	@ (8003058 <HAL_RCC_OscConfig+0x26c>)
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	f003 030c 	and.w	r3, r3, #12
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d00b      	beq.n	8002f4a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002f32:	4b49      	ldr	r3, [pc, #292]	@ (8003058 <HAL_RCC_OscConfig+0x26c>)
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	f003 030c 	and.w	r3, r3, #12
 8002f3a:	2b08      	cmp	r3, #8
 8002f3c:	d11c      	bne.n	8002f78 <HAL_RCC_OscConfig+0x18c>
 8002f3e:	4b46      	ldr	r3, [pc, #280]	@ (8003058 <HAL_RCC_OscConfig+0x26c>)
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d116      	bne.n	8002f78 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f4a:	4b43      	ldr	r3, [pc, #268]	@ (8003058 <HAL_RCC_OscConfig+0x26c>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f003 0302 	and.w	r3, r3, #2
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d005      	beq.n	8002f62 <HAL_RCC_OscConfig+0x176>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	691b      	ldr	r3, [r3, #16]
 8002f5a:	2b01      	cmp	r3, #1
 8002f5c:	d001      	beq.n	8002f62 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e1c0      	b.n	80032e4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f62:	4b3d      	ldr	r3, [pc, #244]	@ (8003058 <HAL_RCC_OscConfig+0x26c>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	695b      	ldr	r3, [r3, #20]
 8002f6e:	00db      	lsls	r3, r3, #3
 8002f70:	4939      	ldr	r1, [pc, #228]	@ (8003058 <HAL_RCC_OscConfig+0x26c>)
 8002f72:	4313      	orrs	r3, r2
 8002f74:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f76:	e03a      	b.n	8002fee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	691b      	ldr	r3, [r3, #16]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d020      	beq.n	8002fc2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f80:	4b36      	ldr	r3, [pc, #216]	@ (800305c <HAL_RCC_OscConfig+0x270>)
 8002f82:	2201      	movs	r2, #1
 8002f84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f86:	f7fe fef9 	bl	8001d7c <HAL_GetTick>
 8002f8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f8c:	e008      	b.n	8002fa0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f8e:	f7fe fef5 	bl	8001d7c <HAL_GetTick>
 8002f92:	4602      	mov	r2, r0
 8002f94:	693b      	ldr	r3, [r7, #16]
 8002f96:	1ad3      	subs	r3, r2, r3
 8002f98:	2b02      	cmp	r3, #2
 8002f9a:	d901      	bls.n	8002fa0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002f9c:	2303      	movs	r3, #3
 8002f9e:	e1a1      	b.n	80032e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fa0:	4b2d      	ldr	r3, [pc, #180]	@ (8003058 <HAL_RCC_OscConfig+0x26c>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f003 0302 	and.w	r3, r3, #2
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d0f0      	beq.n	8002f8e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fac:	4b2a      	ldr	r3, [pc, #168]	@ (8003058 <HAL_RCC_OscConfig+0x26c>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	695b      	ldr	r3, [r3, #20]
 8002fb8:	00db      	lsls	r3, r3, #3
 8002fba:	4927      	ldr	r1, [pc, #156]	@ (8003058 <HAL_RCC_OscConfig+0x26c>)
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	600b      	str	r3, [r1, #0]
 8002fc0:	e015      	b.n	8002fee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fc2:	4b26      	ldr	r3, [pc, #152]	@ (800305c <HAL_RCC_OscConfig+0x270>)
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fc8:	f7fe fed8 	bl	8001d7c <HAL_GetTick>
 8002fcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fce:	e008      	b.n	8002fe2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fd0:	f7fe fed4 	bl	8001d7c <HAL_GetTick>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	1ad3      	subs	r3, r2, r3
 8002fda:	2b02      	cmp	r3, #2
 8002fdc:	d901      	bls.n	8002fe2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002fde:	2303      	movs	r3, #3
 8002fe0:	e180      	b.n	80032e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fe2:	4b1d      	ldr	r3, [pc, #116]	@ (8003058 <HAL_RCC_OscConfig+0x26c>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f003 0302 	and.w	r3, r3, #2
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d1f0      	bne.n	8002fd0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f003 0308 	and.w	r3, r3, #8
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d03a      	beq.n	8003070 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	699b      	ldr	r3, [r3, #24]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d019      	beq.n	8003036 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003002:	4b17      	ldr	r3, [pc, #92]	@ (8003060 <HAL_RCC_OscConfig+0x274>)
 8003004:	2201      	movs	r2, #1
 8003006:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003008:	f7fe feb8 	bl	8001d7c <HAL_GetTick>
 800300c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800300e:	e008      	b.n	8003022 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003010:	f7fe feb4 	bl	8001d7c <HAL_GetTick>
 8003014:	4602      	mov	r2, r0
 8003016:	693b      	ldr	r3, [r7, #16]
 8003018:	1ad3      	subs	r3, r2, r3
 800301a:	2b02      	cmp	r3, #2
 800301c:	d901      	bls.n	8003022 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800301e:	2303      	movs	r3, #3
 8003020:	e160      	b.n	80032e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003022:	4b0d      	ldr	r3, [pc, #52]	@ (8003058 <HAL_RCC_OscConfig+0x26c>)
 8003024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003026:	f003 0302 	and.w	r3, r3, #2
 800302a:	2b00      	cmp	r3, #0
 800302c:	d0f0      	beq.n	8003010 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800302e:	2001      	movs	r0, #1
 8003030:	f000 faba 	bl	80035a8 <RCC_Delay>
 8003034:	e01c      	b.n	8003070 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003036:	4b0a      	ldr	r3, [pc, #40]	@ (8003060 <HAL_RCC_OscConfig+0x274>)
 8003038:	2200      	movs	r2, #0
 800303a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800303c:	f7fe fe9e 	bl	8001d7c <HAL_GetTick>
 8003040:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003042:	e00f      	b.n	8003064 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003044:	f7fe fe9a 	bl	8001d7c <HAL_GetTick>
 8003048:	4602      	mov	r2, r0
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	1ad3      	subs	r3, r2, r3
 800304e:	2b02      	cmp	r3, #2
 8003050:	d908      	bls.n	8003064 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003052:	2303      	movs	r3, #3
 8003054:	e146      	b.n	80032e4 <HAL_RCC_OscConfig+0x4f8>
 8003056:	bf00      	nop
 8003058:	40021000 	.word	0x40021000
 800305c:	42420000 	.word	0x42420000
 8003060:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003064:	4b92      	ldr	r3, [pc, #584]	@ (80032b0 <HAL_RCC_OscConfig+0x4c4>)
 8003066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003068:	f003 0302 	and.w	r3, r3, #2
 800306c:	2b00      	cmp	r3, #0
 800306e:	d1e9      	bne.n	8003044 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f003 0304 	and.w	r3, r3, #4
 8003078:	2b00      	cmp	r3, #0
 800307a:	f000 80a6 	beq.w	80031ca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800307e:	2300      	movs	r3, #0
 8003080:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003082:	4b8b      	ldr	r3, [pc, #556]	@ (80032b0 <HAL_RCC_OscConfig+0x4c4>)
 8003084:	69db      	ldr	r3, [r3, #28]
 8003086:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800308a:	2b00      	cmp	r3, #0
 800308c:	d10d      	bne.n	80030aa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800308e:	4b88      	ldr	r3, [pc, #544]	@ (80032b0 <HAL_RCC_OscConfig+0x4c4>)
 8003090:	69db      	ldr	r3, [r3, #28]
 8003092:	4a87      	ldr	r2, [pc, #540]	@ (80032b0 <HAL_RCC_OscConfig+0x4c4>)
 8003094:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003098:	61d3      	str	r3, [r2, #28]
 800309a:	4b85      	ldr	r3, [pc, #532]	@ (80032b0 <HAL_RCC_OscConfig+0x4c4>)
 800309c:	69db      	ldr	r3, [r3, #28]
 800309e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030a2:	60bb      	str	r3, [r7, #8]
 80030a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030a6:	2301      	movs	r3, #1
 80030a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030aa:	4b82      	ldr	r3, [pc, #520]	@ (80032b4 <HAL_RCC_OscConfig+0x4c8>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d118      	bne.n	80030e8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80030b6:	4b7f      	ldr	r3, [pc, #508]	@ (80032b4 <HAL_RCC_OscConfig+0x4c8>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a7e      	ldr	r2, [pc, #504]	@ (80032b4 <HAL_RCC_OscConfig+0x4c8>)
 80030bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030c2:	f7fe fe5b 	bl	8001d7c <HAL_GetTick>
 80030c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030c8:	e008      	b.n	80030dc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030ca:	f7fe fe57 	bl	8001d7c <HAL_GetTick>
 80030ce:	4602      	mov	r2, r0
 80030d0:	693b      	ldr	r3, [r7, #16]
 80030d2:	1ad3      	subs	r3, r2, r3
 80030d4:	2b64      	cmp	r3, #100	@ 0x64
 80030d6:	d901      	bls.n	80030dc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80030d8:	2303      	movs	r3, #3
 80030da:	e103      	b.n	80032e4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030dc:	4b75      	ldr	r3, [pc, #468]	@ (80032b4 <HAL_RCC_OscConfig+0x4c8>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d0f0      	beq.n	80030ca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	68db      	ldr	r3, [r3, #12]
 80030ec:	2b01      	cmp	r3, #1
 80030ee:	d106      	bne.n	80030fe <HAL_RCC_OscConfig+0x312>
 80030f0:	4b6f      	ldr	r3, [pc, #444]	@ (80032b0 <HAL_RCC_OscConfig+0x4c4>)
 80030f2:	6a1b      	ldr	r3, [r3, #32]
 80030f4:	4a6e      	ldr	r2, [pc, #440]	@ (80032b0 <HAL_RCC_OscConfig+0x4c4>)
 80030f6:	f043 0301 	orr.w	r3, r3, #1
 80030fa:	6213      	str	r3, [r2, #32]
 80030fc:	e02d      	b.n	800315a <HAL_RCC_OscConfig+0x36e>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	68db      	ldr	r3, [r3, #12]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d10c      	bne.n	8003120 <HAL_RCC_OscConfig+0x334>
 8003106:	4b6a      	ldr	r3, [pc, #424]	@ (80032b0 <HAL_RCC_OscConfig+0x4c4>)
 8003108:	6a1b      	ldr	r3, [r3, #32]
 800310a:	4a69      	ldr	r2, [pc, #420]	@ (80032b0 <HAL_RCC_OscConfig+0x4c4>)
 800310c:	f023 0301 	bic.w	r3, r3, #1
 8003110:	6213      	str	r3, [r2, #32]
 8003112:	4b67      	ldr	r3, [pc, #412]	@ (80032b0 <HAL_RCC_OscConfig+0x4c4>)
 8003114:	6a1b      	ldr	r3, [r3, #32]
 8003116:	4a66      	ldr	r2, [pc, #408]	@ (80032b0 <HAL_RCC_OscConfig+0x4c4>)
 8003118:	f023 0304 	bic.w	r3, r3, #4
 800311c:	6213      	str	r3, [r2, #32]
 800311e:	e01c      	b.n	800315a <HAL_RCC_OscConfig+0x36e>
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	68db      	ldr	r3, [r3, #12]
 8003124:	2b05      	cmp	r3, #5
 8003126:	d10c      	bne.n	8003142 <HAL_RCC_OscConfig+0x356>
 8003128:	4b61      	ldr	r3, [pc, #388]	@ (80032b0 <HAL_RCC_OscConfig+0x4c4>)
 800312a:	6a1b      	ldr	r3, [r3, #32]
 800312c:	4a60      	ldr	r2, [pc, #384]	@ (80032b0 <HAL_RCC_OscConfig+0x4c4>)
 800312e:	f043 0304 	orr.w	r3, r3, #4
 8003132:	6213      	str	r3, [r2, #32]
 8003134:	4b5e      	ldr	r3, [pc, #376]	@ (80032b0 <HAL_RCC_OscConfig+0x4c4>)
 8003136:	6a1b      	ldr	r3, [r3, #32]
 8003138:	4a5d      	ldr	r2, [pc, #372]	@ (80032b0 <HAL_RCC_OscConfig+0x4c4>)
 800313a:	f043 0301 	orr.w	r3, r3, #1
 800313e:	6213      	str	r3, [r2, #32]
 8003140:	e00b      	b.n	800315a <HAL_RCC_OscConfig+0x36e>
 8003142:	4b5b      	ldr	r3, [pc, #364]	@ (80032b0 <HAL_RCC_OscConfig+0x4c4>)
 8003144:	6a1b      	ldr	r3, [r3, #32]
 8003146:	4a5a      	ldr	r2, [pc, #360]	@ (80032b0 <HAL_RCC_OscConfig+0x4c4>)
 8003148:	f023 0301 	bic.w	r3, r3, #1
 800314c:	6213      	str	r3, [r2, #32]
 800314e:	4b58      	ldr	r3, [pc, #352]	@ (80032b0 <HAL_RCC_OscConfig+0x4c4>)
 8003150:	6a1b      	ldr	r3, [r3, #32]
 8003152:	4a57      	ldr	r2, [pc, #348]	@ (80032b0 <HAL_RCC_OscConfig+0x4c4>)
 8003154:	f023 0304 	bic.w	r3, r3, #4
 8003158:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	68db      	ldr	r3, [r3, #12]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d015      	beq.n	800318e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003162:	f7fe fe0b 	bl	8001d7c <HAL_GetTick>
 8003166:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003168:	e00a      	b.n	8003180 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800316a:	f7fe fe07 	bl	8001d7c <HAL_GetTick>
 800316e:	4602      	mov	r2, r0
 8003170:	693b      	ldr	r3, [r7, #16]
 8003172:	1ad3      	subs	r3, r2, r3
 8003174:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003178:	4293      	cmp	r3, r2
 800317a:	d901      	bls.n	8003180 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800317c:	2303      	movs	r3, #3
 800317e:	e0b1      	b.n	80032e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003180:	4b4b      	ldr	r3, [pc, #300]	@ (80032b0 <HAL_RCC_OscConfig+0x4c4>)
 8003182:	6a1b      	ldr	r3, [r3, #32]
 8003184:	f003 0302 	and.w	r3, r3, #2
 8003188:	2b00      	cmp	r3, #0
 800318a:	d0ee      	beq.n	800316a <HAL_RCC_OscConfig+0x37e>
 800318c:	e014      	b.n	80031b8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800318e:	f7fe fdf5 	bl	8001d7c <HAL_GetTick>
 8003192:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003194:	e00a      	b.n	80031ac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003196:	f7fe fdf1 	bl	8001d7c <HAL_GetTick>
 800319a:	4602      	mov	r2, r0
 800319c:	693b      	ldr	r3, [r7, #16]
 800319e:	1ad3      	subs	r3, r2, r3
 80031a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d901      	bls.n	80031ac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80031a8:	2303      	movs	r3, #3
 80031aa:	e09b      	b.n	80032e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031ac:	4b40      	ldr	r3, [pc, #256]	@ (80032b0 <HAL_RCC_OscConfig+0x4c4>)
 80031ae:	6a1b      	ldr	r3, [r3, #32]
 80031b0:	f003 0302 	and.w	r3, r3, #2
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d1ee      	bne.n	8003196 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80031b8:	7dfb      	ldrb	r3, [r7, #23]
 80031ba:	2b01      	cmp	r3, #1
 80031bc:	d105      	bne.n	80031ca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031be:	4b3c      	ldr	r3, [pc, #240]	@ (80032b0 <HAL_RCC_OscConfig+0x4c4>)
 80031c0:	69db      	ldr	r3, [r3, #28]
 80031c2:	4a3b      	ldr	r2, [pc, #236]	@ (80032b0 <HAL_RCC_OscConfig+0x4c4>)
 80031c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031c8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	69db      	ldr	r3, [r3, #28]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	f000 8087 	beq.w	80032e2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80031d4:	4b36      	ldr	r3, [pc, #216]	@ (80032b0 <HAL_RCC_OscConfig+0x4c4>)
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	f003 030c 	and.w	r3, r3, #12
 80031dc:	2b08      	cmp	r3, #8
 80031de:	d061      	beq.n	80032a4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	69db      	ldr	r3, [r3, #28]
 80031e4:	2b02      	cmp	r3, #2
 80031e6:	d146      	bne.n	8003276 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031e8:	4b33      	ldr	r3, [pc, #204]	@ (80032b8 <HAL_RCC_OscConfig+0x4cc>)
 80031ea:	2200      	movs	r2, #0
 80031ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031ee:	f7fe fdc5 	bl	8001d7c <HAL_GetTick>
 80031f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031f4:	e008      	b.n	8003208 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031f6:	f7fe fdc1 	bl	8001d7c <HAL_GetTick>
 80031fa:	4602      	mov	r2, r0
 80031fc:	693b      	ldr	r3, [r7, #16]
 80031fe:	1ad3      	subs	r3, r2, r3
 8003200:	2b02      	cmp	r3, #2
 8003202:	d901      	bls.n	8003208 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003204:	2303      	movs	r3, #3
 8003206:	e06d      	b.n	80032e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003208:	4b29      	ldr	r3, [pc, #164]	@ (80032b0 <HAL_RCC_OscConfig+0x4c4>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003210:	2b00      	cmp	r3, #0
 8003212:	d1f0      	bne.n	80031f6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6a1b      	ldr	r3, [r3, #32]
 8003218:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800321c:	d108      	bne.n	8003230 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800321e:	4b24      	ldr	r3, [pc, #144]	@ (80032b0 <HAL_RCC_OscConfig+0x4c4>)
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	689b      	ldr	r3, [r3, #8]
 800322a:	4921      	ldr	r1, [pc, #132]	@ (80032b0 <HAL_RCC_OscConfig+0x4c4>)
 800322c:	4313      	orrs	r3, r2
 800322e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003230:	4b1f      	ldr	r3, [pc, #124]	@ (80032b0 <HAL_RCC_OscConfig+0x4c4>)
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6a19      	ldr	r1, [r3, #32]
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003240:	430b      	orrs	r3, r1
 8003242:	491b      	ldr	r1, [pc, #108]	@ (80032b0 <HAL_RCC_OscConfig+0x4c4>)
 8003244:	4313      	orrs	r3, r2
 8003246:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003248:	4b1b      	ldr	r3, [pc, #108]	@ (80032b8 <HAL_RCC_OscConfig+0x4cc>)
 800324a:	2201      	movs	r2, #1
 800324c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800324e:	f7fe fd95 	bl	8001d7c <HAL_GetTick>
 8003252:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003254:	e008      	b.n	8003268 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003256:	f7fe fd91 	bl	8001d7c <HAL_GetTick>
 800325a:	4602      	mov	r2, r0
 800325c:	693b      	ldr	r3, [r7, #16]
 800325e:	1ad3      	subs	r3, r2, r3
 8003260:	2b02      	cmp	r3, #2
 8003262:	d901      	bls.n	8003268 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003264:	2303      	movs	r3, #3
 8003266:	e03d      	b.n	80032e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003268:	4b11      	ldr	r3, [pc, #68]	@ (80032b0 <HAL_RCC_OscConfig+0x4c4>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003270:	2b00      	cmp	r3, #0
 8003272:	d0f0      	beq.n	8003256 <HAL_RCC_OscConfig+0x46a>
 8003274:	e035      	b.n	80032e2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003276:	4b10      	ldr	r3, [pc, #64]	@ (80032b8 <HAL_RCC_OscConfig+0x4cc>)
 8003278:	2200      	movs	r2, #0
 800327a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800327c:	f7fe fd7e 	bl	8001d7c <HAL_GetTick>
 8003280:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003282:	e008      	b.n	8003296 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003284:	f7fe fd7a 	bl	8001d7c <HAL_GetTick>
 8003288:	4602      	mov	r2, r0
 800328a:	693b      	ldr	r3, [r7, #16]
 800328c:	1ad3      	subs	r3, r2, r3
 800328e:	2b02      	cmp	r3, #2
 8003290:	d901      	bls.n	8003296 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003292:	2303      	movs	r3, #3
 8003294:	e026      	b.n	80032e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003296:	4b06      	ldr	r3, [pc, #24]	@ (80032b0 <HAL_RCC_OscConfig+0x4c4>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d1f0      	bne.n	8003284 <HAL_RCC_OscConfig+0x498>
 80032a2:	e01e      	b.n	80032e2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	69db      	ldr	r3, [r3, #28]
 80032a8:	2b01      	cmp	r3, #1
 80032aa:	d107      	bne.n	80032bc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80032ac:	2301      	movs	r3, #1
 80032ae:	e019      	b.n	80032e4 <HAL_RCC_OscConfig+0x4f8>
 80032b0:	40021000 	.word	0x40021000
 80032b4:	40007000 	.word	0x40007000
 80032b8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80032bc:	4b0b      	ldr	r3, [pc, #44]	@ (80032ec <HAL_RCC_OscConfig+0x500>)
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6a1b      	ldr	r3, [r3, #32]
 80032cc:	429a      	cmp	r2, r3
 80032ce:	d106      	bne.n	80032de <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032da:	429a      	cmp	r2, r3
 80032dc:	d001      	beq.n	80032e2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80032de:	2301      	movs	r3, #1
 80032e0:	e000      	b.n	80032e4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80032e2:	2300      	movs	r3, #0
}
 80032e4:	4618      	mov	r0, r3
 80032e6:	3718      	adds	r7, #24
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bd80      	pop	{r7, pc}
 80032ec:	40021000 	.word	0x40021000

080032f0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b084      	sub	sp, #16
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
 80032f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d101      	bne.n	8003304 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003300:	2301      	movs	r3, #1
 8003302:	e0d0      	b.n	80034a6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003304:	4b6a      	ldr	r3, [pc, #424]	@ (80034b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f003 0307 	and.w	r3, r3, #7
 800330c:	683a      	ldr	r2, [r7, #0]
 800330e:	429a      	cmp	r2, r3
 8003310:	d910      	bls.n	8003334 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003312:	4b67      	ldr	r3, [pc, #412]	@ (80034b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f023 0207 	bic.w	r2, r3, #7
 800331a:	4965      	ldr	r1, [pc, #404]	@ (80034b0 <HAL_RCC_ClockConfig+0x1c0>)
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	4313      	orrs	r3, r2
 8003320:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003322:	4b63      	ldr	r3, [pc, #396]	@ (80034b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f003 0307 	and.w	r3, r3, #7
 800332a:	683a      	ldr	r2, [r7, #0]
 800332c:	429a      	cmp	r2, r3
 800332e:	d001      	beq.n	8003334 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003330:	2301      	movs	r3, #1
 8003332:	e0b8      	b.n	80034a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f003 0302 	and.w	r3, r3, #2
 800333c:	2b00      	cmp	r3, #0
 800333e:	d020      	beq.n	8003382 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f003 0304 	and.w	r3, r3, #4
 8003348:	2b00      	cmp	r3, #0
 800334a:	d005      	beq.n	8003358 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800334c:	4b59      	ldr	r3, [pc, #356]	@ (80034b4 <HAL_RCC_ClockConfig+0x1c4>)
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	4a58      	ldr	r2, [pc, #352]	@ (80034b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003352:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003356:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f003 0308 	and.w	r3, r3, #8
 8003360:	2b00      	cmp	r3, #0
 8003362:	d005      	beq.n	8003370 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003364:	4b53      	ldr	r3, [pc, #332]	@ (80034b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	4a52      	ldr	r2, [pc, #328]	@ (80034b4 <HAL_RCC_ClockConfig+0x1c4>)
 800336a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800336e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003370:	4b50      	ldr	r3, [pc, #320]	@ (80034b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	689b      	ldr	r3, [r3, #8]
 800337c:	494d      	ldr	r1, [pc, #308]	@ (80034b4 <HAL_RCC_ClockConfig+0x1c4>)
 800337e:	4313      	orrs	r3, r2
 8003380:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f003 0301 	and.w	r3, r3, #1
 800338a:	2b00      	cmp	r3, #0
 800338c:	d040      	beq.n	8003410 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	2b01      	cmp	r3, #1
 8003394:	d107      	bne.n	80033a6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003396:	4b47      	ldr	r3, [pc, #284]	@ (80034b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d115      	bne.n	80033ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e07f      	b.n	80034a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	2b02      	cmp	r3, #2
 80033ac:	d107      	bne.n	80033be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033ae:	4b41      	ldr	r3, [pc, #260]	@ (80034b4 <HAL_RCC_ClockConfig+0x1c4>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d109      	bne.n	80033ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	e073      	b.n	80034a6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033be:	4b3d      	ldr	r3, [pc, #244]	@ (80034b4 <HAL_RCC_ClockConfig+0x1c4>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f003 0302 	and.w	r3, r3, #2
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d101      	bne.n	80033ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	e06b      	b.n	80034a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80033ce:	4b39      	ldr	r3, [pc, #228]	@ (80034b4 <HAL_RCC_ClockConfig+0x1c4>)
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	f023 0203 	bic.w	r2, r3, #3
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	4936      	ldr	r1, [pc, #216]	@ (80034b4 <HAL_RCC_ClockConfig+0x1c4>)
 80033dc:	4313      	orrs	r3, r2
 80033de:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80033e0:	f7fe fccc 	bl	8001d7c <HAL_GetTick>
 80033e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033e6:	e00a      	b.n	80033fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033e8:	f7fe fcc8 	bl	8001d7c <HAL_GetTick>
 80033ec:	4602      	mov	r2, r0
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d901      	bls.n	80033fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80033fa:	2303      	movs	r3, #3
 80033fc:	e053      	b.n	80034a6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033fe:	4b2d      	ldr	r3, [pc, #180]	@ (80034b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003400:	685b      	ldr	r3, [r3, #4]
 8003402:	f003 020c 	and.w	r2, r3, #12
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	009b      	lsls	r3, r3, #2
 800340c:	429a      	cmp	r2, r3
 800340e:	d1eb      	bne.n	80033e8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003410:	4b27      	ldr	r3, [pc, #156]	@ (80034b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f003 0307 	and.w	r3, r3, #7
 8003418:	683a      	ldr	r2, [r7, #0]
 800341a:	429a      	cmp	r2, r3
 800341c:	d210      	bcs.n	8003440 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800341e:	4b24      	ldr	r3, [pc, #144]	@ (80034b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f023 0207 	bic.w	r2, r3, #7
 8003426:	4922      	ldr	r1, [pc, #136]	@ (80034b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	4313      	orrs	r3, r2
 800342c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800342e:	4b20      	ldr	r3, [pc, #128]	@ (80034b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f003 0307 	and.w	r3, r3, #7
 8003436:	683a      	ldr	r2, [r7, #0]
 8003438:	429a      	cmp	r2, r3
 800343a:	d001      	beq.n	8003440 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800343c:	2301      	movs	r3, #1
 800343e:	e032      	b.n	80034a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f003 0304 	and.w	r3, r3, #4
 8003448:	2b00      	cmp	r3, #0
 800344a:	d008      	beq.n	800345e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800344c:	4b19      	ldr	r3, [pc, #100]	@ (80034b4 <HAL_RCC_ClockConfig+0x1c4>)
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	68db      	ldr	r3, [r3, #12]
 8003458:	4916      	ldr	r1, [pc, #88]	@ (80034b4 <HAL_RCC_ClockConfig+0x1c4>)
 800345a:	4313      	orrs	r3, r2
 800345c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f003 0308 	and.w	r3, r3, #8
 8003466:	2b00      	cmp	r3, #0
 8003468:	d009      	beq.n	800347e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800346a:	4b12      	ldr	r3, [pc, #72]	@ (80034b4 <HAL_RCC_ClockConfig+0x1c4>)
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	691b      	ldr	r3, [r3, #16]
 8003476:	00db      	lsls	r3, r3, #3
 8003478:	490e      	ldr	r1, [pc, #56]	@ (80034b4 <HAL_RCC_ClockConfig+0x1c4>)
 800347a:	4313      	orrs	r3, r2
 800347c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800347e:	f000 f821 	bl	80034c4 <HAL_RCC_GetSysClockFreq>
 8003482:	4602      	mov	r2, r0
 8003484:	4b0b      	ldr	r3, [pc, #44]	@ (80034b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	091b      	lsrs	r3, r3, #4
 800348a:	f003 030f 	and.w	r3, r3, #15
 800348e:	490a      	ldr	r1, [pc, #40]	@ (80034b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003490:	5ccb      	ldrb	r3, [r1, r3]
 8003492:	fa22 f303 	lsr.w	r3, r2, r3
 8003496:	4a09      	ldr	r2, [pc, #36]	@ (80034bc <HAL_RCC_ClockConfig+0x1cc>)
 8003498:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800349a:	4b09      	ldr	r3, [pc, #36]	@ (80034c0 <HAL_RCC_ClockConfig+0x1d0>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4618      	mov	r0, r3
 80034a0:	f7fe fc2a 	bl	8001cf8 <HAL_InitTick>

  return HAL_OK;
 80034a4:	2300      	movs	r3, #0
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3710      	adds	r7, #16
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}
 80034ae:	bf00      	nop
 80034b0:	40022000 	.word	0x40022000
 80034b4:	40021000 	.word	0x40021000
 80034b8:	08008280 	.word	0x08008280
 80034bc:	20000010 	.word	0x20000010
 80034c0:	20000014 	.word	0x20000014

080034c4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034c4:	b480      	push	{r7}
 80034c6:	b087      	sub	sp, #28
 80034c8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80034ca:	2300      	movs	r3, #0
 80034cc:	60fb      	str	r3, [r7, #12]
 80034ce:	2300      	movs	r3, #0
 80034d0:	60bb      	str	r3, [r7, #8]
 80034d2:	2300      	movs	r3, #0
 80034d4:	617b      	str	r3, [r7, #20]
 80034d6:	2300      	movs	r3, #0
 80034d8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80034da:	2300      	movs	r3, #0
 80034dc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80034de:	4b1e      	ldr	r3, [pc, #120]	@ (8003558 <HAL_RCC_GetSysClockFreq+0x94>)
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	f003 030c 	and.w	r3, r3, #12
 80034ea:	2b04      	cmp	r3, #4
 80034ec:	d002      	beq.n	80034f4 <HAL_RCC_GetSysClockFreq+0x30>
 80034ee:	2b08      	cmp	r3, #8
 80034f0:	d003      	beq.n	80034fa <HAL_RCC_GetSysClockFreq+0x36>
 80034f2:	e027      	b.n	8003544 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80034f4:	4b19      	ldr	r3, [pc, #100]	@ (800355c <HAL_RCC_GetSysClockFreq+0x98>)
 80034f6:	613b      	str	r3, [r7, #16]
      break;
 80034f8:	e027      	b.n	800354a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	0c9b      	lsrs	r3, r3, #18
 80034fe:	f003 030f 	and.w	r3, r3, #15
 8003502:	4a17      	ldr	r2, [pc, #92]	@ (8003560 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003504:	5cd3      	ldrb	r3, [r2, r3]
 8003506:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800350e:	2b00      	cmp	r3, #0
 8003510:	d010      	beq.n	8003534 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003512:	4b11      	ldr	r3, [pc, #68]	@ (8003558 <HAL_RCC_GetSysClockFreq+0x94>)
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	0c5b      	lsrs	r3, r3, #17
 8003518:	f003 0301 	and.w	r3, r3, #1
 800351c:	4a11      	ldr	r2, [pc, #68]	@ (8003564 <HAL_RCC_GetSysClockFreq+0xa0>)
 800351e:	5cd3      	ldrb	r3, [r2, r3]
 8003520:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	4a0d      	ldr	r2, [pc, #52]	@ (800355c <HAL_RCC_GetSysClockFreq+0x98>)
 8003526:	fb03 f202 	mul.w	r2, r3, r2
 800352a:	68bb      	ldr	r3, [r7, #8]
 800352c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003530:	617b      	str	r3, [r7, #20]
 8003532:	e004      	b.n	800353e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	4a0c      	ldr	r2, [pc, #48]	@ (8003568 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003538:	fb02 f303 	mul.w	r3, r2, r3
 800353c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800353e:	697b      	ldr	r3, [r7, #20]
 8003540:	613b      	str	r3, [r7, #16]
      break;
 8003542:	e002      	b.n	800354a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003544:	4b05      	ldr	r3, [pc, #20]	@ (800355c <HAL_RCC_GetSysClockFreq+0x98>)
 8003546:	613b      	str	r3, [r7, #16]
      break;
 8003548:	bf00      	nop
    }
  }
  return sysclockfreq;
 800354a:	693b      	ldr	r3, [r7, #16]
}
 800354c:	4618      	mov	r0, r3
 800354e:	371c      	adds	r7, #28
 8003550:	46bd      	mov	sp, r7
 8003552:	bc80      	pop	{r7}
 8003554:	4770      	bx	lr
 8003556:	bf00      	nop
 8003558:	40021000 	.word	0x40021000
 800355c:	007a1200 	.word	0x007a1200
 8003560:	08008298 	.word	0x08008298
 8003564:	080082a8 	.word	0x080082a8
 8003568:	003d0900 	.word	0x003d0900

0800356c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800356c:	b480      	push	{r7}
 800356e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003570:	4b02      	ldr	r3, [pc, #8]	@ (800357c <HAL_RCC_GetHCLKFreq+0x10>)
 8003572:	681b      	ldr	r3, [r3, #0]
}
 8003574:	4618      	mov	r0, r3
 8003576:	46bd      	mov	sp, r7
 8003578:	bc80      	pop	{r7}
 800357a:	4770      	bx	lr
 800357c:	20000010 	.word	0x20000010

08003580 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003584:	f7ff fff2 	bl	800356c <HAL_RCC_GetHCLKFreq>
 8003588:	4602      	mov	r2, r0
 800358a:	4b05      	ldr	r3, [pc, #20]	@ (80035a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	0a1b      	lsrs	r3, r3, #8
 8003590:	f003 0307 	and.w	r3, r3, #7
 8003594:	4903      	ldr	r1, [pc, #12]	@ (80035a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003596:	5ccb      	ldrb	r3, [r1, r3]
 8003598:	fa22 f303 	lsr.w	r3, r2, r3
}
 800359c:	4618      	mov	r0, r3
 800359e:	bd80      	pop	{r7, pc}
 80035a0:	40021000 	.word	0x40021000
 80035a4:	08008290 	.word	0x08008290

080035a8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b085      	sub	sp, #20
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80035b0:	4b0a      	ldr	r3, [pc, #40]	@ (80035dc <RCC_Delay+0x34>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4a0a      	ldr	r2, [pc, #40]	@ (80035e0 <RCC_Delay+0x38>)
 80035b6:	fba2 2303 	umull	r2, r3, r2, r3
 80035ba:	0a5b      	lsrs	r3, r3, #9
 80035bc:	687a      	ldr	r2, [r7, #4]
 80035be:	fb02 f303 	mul.w	r3, r2, r3
 80035c2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80035c4:	bf00      	nop
  }
  while (Delay --);
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	1e5a      	subs	r2, r3, #1
 80035ca:	60fa      	str	r2, [r7, #12]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d1f9      	bne.n	80035c4 <RCC_Delay+0x1c>
}
 80035d0:	bf00      	nop
 80035d2:	bf00      	nop
 80035d4:	3714      	adds	r7, #20
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bc80      	pop	{r7}
 80035da:	4770      	bx	lr
 80035dc:	20000010 	.word	0x20000010
 80035e0:	10624dd3 	.word	0x10624dd3

080035e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b082      	sub	sp, #8
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d101      	bne.n	80035f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	e076      	b.n	80036e4 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d108      	bne.n	8003610 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003606:	d009      	beq.n	800361c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2200      	movs	r2, #0
 800360c:	61da      	str	r2, [r3, #28]
 800360e:	e005      	b.n	800361c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2200      	movs	r2, #0
 8003614:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2200      	movs	r2, #0
 800361a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2200      	movs	r2, #0
 8003620:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003628:	b2db      	uxtb	r3, r3
 800362a:	2b00      	cmp	r3, #0
 800362c:	d106      	bne.n	800363c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2200      	movs	r2, #0
 8003632:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003636:	6878      	ldr	r0, [r7, #4]
 8003638:	f7fd fec4 	bl	80013c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2202      	movs	r2, #2
 8003640:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	681a      	ldr	r2, [r3, #0]
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003652:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003664:	431a      	orrs	r2, r3
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	68db      	ldr	r3, [r3, #12]
 800366a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800366e:	431a      	orrs	r2, r3
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	691b      	ldr	r3, [r3, #16]
 8003674:	f003 0302 	and.w	r3, r3, #2
 8003678:	431a      	orrs	r2, r3
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	695b      	ldr	r3, [r3, #20]
 800367e:	f003 0301 	and.w	r3, r3, #1
 8003682:	431a      	orrs	r2, r3
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	699b      	ldr	r3, [r3, #24]
 8003688:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800368c:	431a      	orrs	r2, r3
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	69db      	ldr	r3, [r3, #28]
 8003692:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003696:	431a      	orrs	r2, r3
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6a1b      	ldr	r3, [r3, #32]
 800369c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036a0:	ea42 0103 	orr.w	r1, r2, r3
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036a8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	430a      	orrs	r2, r1
 80036b2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	699b      	ldr	r3, [r3, #24]
 80036b8:	0c1a      	lsrs	r2, r3, #16
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f002 0204 	and.w	r2, r2, #4
 80036c2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	69da      	ldr	r2, [r3, #28]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80036d2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2200      	movs	r2, #0
 80036d8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2201      	movs	r2, #1
 80036de:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80036e2:	2300      	movs	r3, #0
}
 80036e4:	4618      	mov	r0, r3
 80036e6:	3708      	adds	r7, #8
 80036e8:	46bd      	mov	sp, r7
 80036ea:	bd80      	pop	{r7, pc}

080036ec <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b088      	sub	sp, #32
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	60f8      	str	r0, [r7, #12]
 80036f4:	60b9      	str	r1, [r7, #8]
 80036f6:	603b      	str	r3, [r7, #0]
 80036f8:	4613      	mov	r3, r2
 80036fa:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80036fc:	f7fe fb3e 	bl	8001d7c <HAL_GetTick>
 8003700:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003702:	88fb      	ldrh	r3, [r7, #6]
 8003704:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800370c:	b2db      	uxtb	r3, r3
 800370e:	2b01      	cmp	r3, #1
 8003710:	d001      	beq.n	8003716 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003712:	2302      	movs	r3, #2
 8003714:	e12a      	b.n	800396c <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003716:	68bb      	ldr	r3, [r7, #8]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d002      	beq.n	8003722 <HAL_SPI_Transmit+0x36>
 800371c:	88fb      	ldrh	r3, [r7, #6]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d101      	bne.n	8003726 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003722:	2301      	movs	r3, #1
 8003724:	e122      	b.n	800396c <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800372c:	2b01      	cmp	r3, #1
 800372e:	d101      	bne.n	8003734 <HAL_SPI_Transmit+0x48>
 8003730:	2302      	movs	r3, #2
 8003732:	e11b      	b.n	800396c <HAL_SPI_Transmit+0x280>
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	2201      	movs	r2, #1
 8003738:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	2203      	movs	r2, #3
 8003740:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	2200      	movs	r2, #0
 8003748:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	68ba      	ldr	r2, [r7, #8]
 800374e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	88fa      	ldrh	r2, [r7, #6]
 8003754:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	88fa      	ldrh	r2, [r7, #6]
 800375a:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2200      	movs	r2, #0
 8003760:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	2200      	movs	r2, #0
 8003766:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	2200      	movs	r2, #0
 800376c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	2200      	movs	r2, #0
 8003772:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	2200      	movs	r2, #0
 8003778:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	689b      	ldr	r3, [r3, #8]
 800377e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003782:	d10f      	bne.n	80037a4 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003792:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	681a      	ldr	r2, [r3, #0]
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80037a2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037ae:	2b40      	cmp	r3, #64	@ 0x40
 80037b0:	d007      	beq.n	80037c2 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	681a      	ldr	r2, [r3, #0]
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80037c0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	68db      	ldr	r3, [r3, #12]
 80037c6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80037ca:	d152      	bne.n	8003872 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d002      	beq.n	80037da <HAL_SPI_Transmit+0xee>
 80037d4:	8b7b      	ldrh	r3, [r7, #26]
 80037d6:	2b01      	cmp	r3, #1
 80037d8:	d145      	bne.n	8003866 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037de:	881a      	ldrh	r2, [r3, #0]
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037ea:	1c9a      	adds	r2, r3, #2
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80037f4:	b29b      	uxth	r3, r3
 80037f6:	3b01      	subs	r3, #1
 80037f8:	b29a      	uxth	r2, r3
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80037fe:	e032      	b.n	8003866 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	689b      	ldr	r3, [r3, #8]
 8003806:	f003 0302 	and.w	r3, r3, #2
 800380a:	2b02      	cmp	r3, #2
 800380c:	d112      	bne.n	8003834 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003812:	881a      	ldrh	r2, [r3, #0]
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800381e:	1c9a      	adds	r2, r3, #2
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003828:	b29b      	uxth	r3, r3
 800382a:	3b01      	subs	r3, #1
 800382c:	b29a      	uxth	r2, r3
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003832:	e018      	b.n	8003866 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003834:	f7fe faa2 	bl	8001d7c <HAL_GetTick>
 8003838:	4602      	mov	r2, r0
 800383a:	69fb      	ldr	r3, [r7, #28]
 800383c:	1ad3      	subs	r3, r2, r3
 800383e:	683a      	ldr	r2, [r7, #0]
 8003840:	429a      	cmp	r2, r3
 8003842:	d803      	bhi.n	800384c <HAL_SPI_Transmit+0x160>
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	f1b3 3fff 	cmp.w	r3, #4294967295
 800384a:	d102      	bne.n	8003852 <HAL_SPI_Transmit+0x166>
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d109      	bne.n	8003866 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	2201      	movs	r2, #1
 8003856:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2200      	movs	r2, #0
 800385e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003862:	2303      	movs	r3, #3
 8003864:	e082      	b.n	800396c <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800386a:	b29b      	uxth	r3, r3
 800386c:	2b00      	cmp	r3, #0
 800386e:	d1c7      	bne.n	8003800 <HAL_SPI_Transmit+0x114>
 8003870:	e053      	b.n	800391a <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d002      	beq.n	8003880 <HAL_SPI_Transmit+0x194>
 800387a:	8b7b      	ldrh	r3, [r7, #26]
 800387c:	2b01      	cmp	r3, #1
 800387e:	d147      	bne.n	8003910 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	330c      	adds	r3, #12
 800388a:	7812      	ldrb	r2, [r2, #0]
 800388c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003892:	1c5a      	adds	r2, r3, #1
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800389c:	b29b      	uxth	r3, r3
 800389e:	3b01      	subs	r3, #1
 80038a0:	b29a      	uxth	r2, r3
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80038a6:	e033      	b.n	8003910 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	689b      	ldr	r3, [r3, #8]
 80038ae:	f003 0302 	and.w	r3, r3, #2
 80038b2:	2b02      	cmp	r3, #2
 80038b4:	d113      	bne.n	80038de <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	330c      	adds	r3, #12
 80038c0:	7812      	ldrb	r2, [r2, #0]
 80038c2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038c8:	1c5a      	adds	r2, r3, #1
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80038d2:	b29b      	uxth	r3, r3
 80038d4:	3b01      	subs	r3, #1
 80038d6:	b29a      	uxth	r2, r3
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	86da      	strh	r2, [r3, #54]	@ 0x36
 80038dc:	e018      	b.n	8003910 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80038de:	f7fe fa4d 	bl	8001d7c <HAL_GetTick>
 80038e2:	4602      	mov	r2, r0
 80038e4:	69fb      	ldr	r3, [r7, #28]
 80038e6:	1ad3      	subs	r3, r2, r3
 80038e8:	683a      	ldr	r2, [r7, #0]
 80038ea:	429a      	cmp	r2, r3
 80038ec:	d803      	bhi.n	80038f6 <HAL_SPI_Transmit+0x20a>
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038f4:	d102      	bne.n	80038fc <HAL_SPI_Transmit+0x210>
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d109      	bne.n	8003910 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	2201      	movs	r2, #1
 8003900:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	2200      	movs	r2, #0
 8003908:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800390c:	2303      	movs	r3, #3
 800390e:	e02d      	b.n	800396c <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003914:	b29b      	uxth	r3, r3
 8003916:	2b00      	cmp	r3, #0
 8003918:	d1c6      	bne.n	80038a8 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800391a:	69fa      	ldr	r2, [r7, #28]
 800391c:	6839      	ldr	r1, [r7, #0]
 800391e:	68f8      	ldr	r0, [r7, #12]
 8003920:	f000 fcc8 	bl	80042b4 <SPI_EndRxTxTransaction>
 8003924:	4603      	mov	r3, r0
 8003926:	2b00      	cmp	r3, #0
 8003928:	d002      	beq.n	8003930 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	2220      	movs	r2, #32
 800392e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	689b      	ldr	r3, [r3, #8]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d10a      	bne.n	800394e <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003938:	2300      	movs	r3, #0
 800393a:	617b      	str	r3, [r7, #20]
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	68db      	ldr	r3, [r3, #12]
 8003942:	617b      	str	r3, [r7, #20]
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	689b      	ldr	r3, [r3, #8]
 800394a:	617b      	str	r3, [r7, #20]
 800394c:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	2201      	movs	r2, #1
 8003952:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	2200      	movs	r2, #0
 800395a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003962:	2b00      	cmp	r3, #0
 8003964:	d001      	beq.n	800396a <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	e000      	b.n	800396c <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800396a:	2300      	movs	r3, #0
  }
}
 800396c:	4618      	mov	r0, r3
 800396e:	3720      	adds	r7, #32
 8003970:	46bd      	mov	sp, r7
 8003972:	bd80      	pop	{r7, pc}

08003974 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b088      	sub	sp, #32
 8003978:	af02      	add	r7, sp, #8
 800397a:	60f8      	str	r0, [r7, #12]
 800397c:	60b9      	str	r1, [r7, #8]
 800397e:	603b      	str	r3, [r7, #0]
 8003980:	4613      	mov	r3, r2
 8003982:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800398a:	b2db      	uxtb	r3, r3
 800398c:	2b01      	cmp	r3, #1
 800398e:	d001      	beq.n	8003994 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8003990:	2302      	movs	r3, #2
 8003992:	e104      	b.n	8003b9e <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800399c:	d112      	bne.n	80039c4 <HAL_SPI_Receive+0x50>
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	689b      	ldr	r3, [r3, #8]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d10e      	bne.n	80039c4 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2204      	movs	r2, #4
 80039aa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80039ae:	88fa      	ldrh	r2, [r7, #6]
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	9300      	str	r3, [sp, #0]
 80039b4:	4613      	mov	r3, r2
 80039b6:	68ba      	ldr	r2, [r7, #8]
 80039b8:	68b9      	ldr	r1, [r7, #8]
 80039ba:	68f8      	ldr	r0, [r7, #12]
 80039bc:	f000 f8f3 	bl	8003ba6 <HAL_SPI_TransmitReceive>
 80039c0:	4603      	mov	r3, r0
 80039c2:	e0ec      	b.n	8003b9e <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80039c4:	f7fe f9da 	bl	8001d7c <HAL_GetTick>
 80039c8:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 80039ca:	68bb      	ldr	r3, [r7, #8]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d002      	beq.n	80039d6 <HAL_SPI_Receive+0x62>
 80039d0:	88fb      	ldrh	r3, [r7, #6]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d101      	bne.n	80039da <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	e0e1      	b.n	8003b9e <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80039e0:	2b01      	cmp	r3, #1
 80039e2:	d101      	bne.n	80039e8 <HAL_SPI_Receive+0x74>
 80039e4:	2302      	movs	r3, #2
 80039e6:	e0da      	b.n	8003b9e <HAL_SPI_Receive+0x22a>
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	2201      	movs	r2, #1
 80039ec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2204      	movs	r2, #4
 80039f4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2200      	movs	r2, #0
 80039fc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	68ba      	ldr	r2, [r7, #8]
 8003a02:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	88fa      	ldrh	r2, [r7, #6]
 8003a08:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	88fa      	ldrh	r2, [r7, #6]
 8003a0e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2200      	movs	r2, #0
 8003a14:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	2200      	movs	r2, #0
 8003a1a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	2200      	movs	r2, #0
 8003a26:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	689b      	ldr	r3, [r3, #8]
 8003a32:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a36:	d10f      	bne.n	8003a58 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	681a      	ldr	r2, [r3, #0]
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a46:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	681a      	ldr	r2, [r3, #0]
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003a56:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a62:	2b40      	cmp	r3, #64	@ 0x40
 8003a64:	d007      	beq.n	8003a76 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	681a      	ldr	r2, [r3, #0]
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003a74:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	68db      	ldr	r3, [r3, #12]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d170      	bne.n	8003b60 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003a7e:	e035      	b.n	8003aec <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	689b      	ldr	r3, [r3, #8]
 8003a86:	f003 0301 	and.w	r3, r3, #1
 8003a8a:	2b01      	cmp	r3, #1
 8003a8c:	d115      	bne.n	8003aba <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f103 020c 	add.w	r2, r3, #12
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a9a:	7812      	ldrb	r2, [r2, #0]
 8003a9c:	b2d2      	uxtb	r2, r2
 8003a9e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003aa4:	1c5a      	adds	r2, r3, #1
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003aae:	b29b      	uxth	r3, r3
 8003ab0:	3b01      	subs	r3, #1
 8003ab2:	b29a      	uxth	r2, r3
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003ab8:	e018      	b.n	8003aec <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003aba:	f7fe f95f 	bl	8001d7c <HAL_GetTick>
 8003abe:	4602      	mov	r2, r0
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	1ad3      	subs	r3, r2, r3
 8003ac4:	683a      	ldr	r2, [r7, #0]
 8003ac6:	429a      	cmp	r2, r3
 8003ac8:	d803      	bhi.n	8003ad2 <HAL_SPI_Receive+0x15e>
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ad0:	d102      	bne.n	8003ad8 <HAL_SPI_Receive+0x164>
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d109      	bne.n	8003aec <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	2201      	movs	r2, #1
 8003adc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003ae8:	2303      	movs	r3, #3
 8003aea:	e058      	b.n	8003b9e <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003af0:	b29b      	uxth	r3, r3
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d1c4      	bne.n	8003a80 <HAL_SPI_Receive+0x10c>
 8003af6:	e038      	b.n	8003b6a <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	689b      	ldr	r3, [r3, #8]
 8003afe:	f003 0301 	and.w	r3, r3, #1
 8003b02:	2b01      	cmp	r3, #1
 8003b04:	d113      	bne.n	8003b2e <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	68da      	ldr	r2, [r3, #12]
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b10:	b292      	uxth	r2, r2
 8003b12:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b18:	1c9a      	adds	r2, r3, #2
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b22:	b29b      	uxth	r3, r3
 8003b24:	3b01      	subs	r3, #1
 8003b26:	b29a      	uxth	r2, r3
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003b2c:	e018      	b.n	8003b60 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003b2e:	f7fe f925 	bl	8001d7c <HAL_GetTick>
 8003b32:	4602      	mov	r2, r0
 8003b34:	697b      	ldr	r3, [r7, #20]
 8003b36:	1ad3      	subs	r3, r2, r3
 8003b38:	683a      	ldr	r2, [r7, #0]
 8003b3a:	429a      	cmp	r2, r3
 8003b3c:	d803      	bhi.n	8003b46 <HAL_SPI_Receive+0x1d2>
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b44:	d102      	bne.n	8003b4c <HAL_SPI_Receive+0x1d8>
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d109      	bne.n	8003b60 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2201      	movs	r2, #1
 8003b50:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2200      	movs	r2, #0
 8003b58:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003b5c:	2303      	movs	r3, #3
 8003b5e:	e01e      	b.n	8003b9e <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b64:	b29b      	uxth	r3, r3
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d1c6      	bne.n	8003af8 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003b6a:	697a      	ldr	r2, [r7, #20]
 8003b6c:	6839      	ldr	r1, [r7, #0]
 8003b6e:	68f8      	ldr	r0, [r7, #12]
 8003b70:	f000 fb4e 	bl	8004210 <SPI_EndRxTransaction>
 8003b74:	4603      	mov	r3, r0
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d002      	beq.n	8003b80 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	2220      	movs	r2, #32
 8003b7e:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	2201      	movs	r2, #1
 8003b84:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d001      	beq.n	8003b9c <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	e000      	b.n	8003b9e <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8003b9c:	2300      	movs	r3, #0
  }
}
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	3718      	adds	r7, #24
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}

08003ba6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003ba6:	b580      	push	{r7, lr}
 8003ba8:	b08a      	sub	sp, #40	@ 0x28
 8003baa:	af00      	add	r7, sp, #0
 8003bac:	60f8      	str	r0, [r7, #12]
 8003bae:	60b9      	str	r1, [r7, #8]
 8003bb0:	607a      	str	r2, [r7, #4]
 8003bb2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003bb8:	f7fe f8e0 	bl	8001d7c <HAL_GetTick>
 8003bbc:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003bc4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003bcc:	887b      	ldrh	r3, [r7, #2]
 8003bce:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003bd0:	7ffb      	ldrb	r3, [r7, #31]
 8003bd2:	2b01      	cmp	r3, #1
 8003bd4:	d00c      	beq.n	8003bf0 <HAL_SPI_TransmitReceive+0x4a>
 8003bd6:	69bb      	ldr	r3, [r7, #24]
 8003bd8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003bdc:	d106      	bne.n	8003bec <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	689b      	ldr	r3, [r3, #8]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d102      	bne.n	8003bec <HAL_SPI_TransmitReceive+0x46>
 8003be6:	7ffb      	ldrb	r3, [r7, #31]
 8003be8:	2b04      	cmp	r3, #4
 8003bea:	d001      	beq.n	8003bf0 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003bec:	2302      	movs	r3, #2
 8003bee:	e17f      	b.n	8003ef0 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d005      	beq.n	8003c02 <HAL_SPI_TransmitReceive+0x5c>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d002      	beq.n	8003c02 <HAL_SPI_TransmitReceive+0x5c>
 8003bfc:	887b      	ldrh	r3, [r7, #2]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d101      	bne.n	8003c06 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8003c02:	2301      	movs	r3, #1
 8003c04:	e174      	b.n	8003ef0 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003c0c:	2b01      	cmp	r3, #1
 8003c0e:	d101      	bne.n	8003c14 <HAL_SPI_TransmitReceive+0x6e>
 8003c10:	2302      	movs	r3, #2
 8003c12:	e16d      	b.n	8003ef0 <HAL_SPI_TransmitReceive+0x34a>
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	2201      	movs	r2, #1
 8003c18:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003c22:	b2db      	uxtb	r3, r3
 8003c24:	2b04      	cmp	r3, #4
 8003c26:	d003      	beq.n	8003c30 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	2205      	movs	r2, #5
 8003c2c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2200      	movs	r2, #0
 8003c34:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	687a      	ldr	r2, [r7, #4]
 8003c3a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	887a      	ldrh	r2, [r7, #2]
 8003c40:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	887a      	ldrh	r2, [r7, #2]
 8003c46:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	68ba      	ldr	r2, [r7, #8]
 8003c4c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	887a      	ldrh	r2, [r7, #2]
 8003c52:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	887a      	ldrh	r2, [r7, #2]
 8003c58:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2200      	movs	r2, #0
 8003c64:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c70:	2b40      	cmp	r3, #64	@ 0x40
 8003c72:	d007      	beq.n	8003c84 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	681a      	ldr	r2, [r3, #0]
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003c82:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	68db      	ldr	r3, [r3, #12]
 8003c88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c8c:	d17e      	bne.n	8003d8c <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d002      	beq.n	8003c9c <HAL_SPI_TransmitReceive+0xf6>
 8003c96:	8afb      	ldrh	r3, [r7, #22]
 8003c98:	2b01      	cmp	r3, #1
 8003c9a:	d16c      	bne.n	8003d76 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ca0:	881a      	ldrh	r2, [r3, #0]
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cac:	1c9a      	adds	r2, r3, #2
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003cb6:	b29b      	uxth	r3, r3
 8003cb8:	3b01      	subs	r3, #1
 8003cba:	b29a      	uxth	r2, r3
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003cc0:	e059      	b.n	8003d76 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	f003 0302 	and.w	r3, r3, #2
 8003ccc:	2b02      	cmp	r3, #2
 8003cce:	d11b      	bne.n	8003d08 <HAL_SPI_TransmitReceive+0x162>
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003cd4:	b29b      	uxth	r3, r3
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d016      	beq.n	8003d08 <HAL_SPI_TransmitReceive+0x162>
 8003cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cdc:	2b01      	cmp	r3, #1
 8003cde:	d113      	bne.n	8003d08 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ce4:	881a      	ldrh	r2, [r3, #0]
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cf0:	1c9a      	adds	r2, r3, #2
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003cfa:	b29b      	uxth	r3, r3
 8003cfc:	3b01      	subs	r3, #1
 8003cfe:	b29a      	uxth	r2, r3
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003d04:	2300      	movs	r3, #0
 8003d06:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	f003 0301 	and.w	r3, r3, #1
 8003d12:	2b01      	cmp	r3, #1
 8003d14:	d119      	bne.n	8003d4a <HAL_SPI_TransmitReceive+0x1a4>
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d1a:	b29b      	uxth	r3, r3
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d014      	beq.n	8003d4a <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	68da      	ldr	r2, [r3, #12]
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d2a:	b292      	uxth	r2, r2
 8003d2c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d32:	1c9a      	adds	r2, r3, #2
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d3c:	b29b      	uxth	r3, r3
 8003d3e:	3b01      	subs	r3, #1
 8003d40:	b29a      	uxth	r2, r3
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003d46:	2301      	movs	r3, #1
 8003d48:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003d4a:	f7fe f817 	bl	8001d7c <HAL_GetTick>
 8003d4e:	4602      	mov	r2, r0
 8003d50:	6a3b      	ldr	r3, [r7, #32]
 8003d52:	1ad3      	subs	r3, r2, r3
 8003d54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d56:	429a      	cmp	r2, r3
 8003d58:	d80d      	bhi.n	8003d76 <HAL_SPI_TransmitReceive+0x1d0>
 8003d5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d60:	d009      	beq.n	8003d76 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	2201      	movs	r2, #1
 8003d66:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003d72:	2303      	movs	r3, #3
 8003d74:	e0bc      	b.n	8003ef0 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d7a:	b29b      	uxth	r3, r3
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d1a0      	bne.n	8003cc2 <HAL_SPI_TransmitReceive+0x11c>
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d84:	b29b      	uxth	r3, r3
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d19b      	bne.n	8003cc2 <HAL_SPI_TransmitReceive+0x11c>
 8003d8a:	e082      	b.n	8003e92 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d002      	beq.n	8003d9a <HAL_SPI_TransmitReceive+0x1f4>
 8003d94:	8afb      	ldrh	r3, [r7, #22]
 8003d96:	2b01      	cmp	r3, #1
 8003d98:	d171      	bne.n	8003e7e <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	330c      	adds	r3, #12
 8003da4:	7812      	ldrb	r2, [r2, #0]
 8003da6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dac:	1c5a      	adds	r2, r3, #1
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003db6:	b29b      	uxth	r3, r3
 8003db8:	3b01      	subs	r3, #1
 8003dba:	b29a      	uxth	r2, r3
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003dc0:	e05d      	b.n	8003e7e <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	f003 0302 	and.w	r3, r3, #2
 8003dcc:	2b02      	cmp	r3, #2
 8003dce:	d11c      	bne.n	8003e0a <HAL_SPI_TransmitReceive+0x264>
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003dd4:	b29b      	uxth	r3, r3
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d017      	beq.n	8003e0a <HAL_SPI_TransmitReceive+0x264>
 8003dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d114      	bne.n	8003e0a <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	330c      	adds	r3, #12
 8003dea:	7812      	ldrb	r2, [r2, #0]
 8003dec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003df2:	1c5a      	adds	r2, r3, #1
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003dfc:	b29b      	uxth	r3, r3
 8003dfe:	3b01      	subs	r3, #1
 8003e00:	b29a      	uxth	r2, r3
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003e06:	2300      	movs	r3, #0
 8003e08:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	689b      	ldr	r3, [r3, #8]
 8003e10:	f003 0301 	and.w	r3, r3, #1
 8003e14:	2b01      	cmp	r3, #1
 8003e16:	d119      	bne.n	8003e4c <HAL_SPI_TransmitReceive+0x2a6>
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e1c:	b29b      	uxth	r3, r3
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d014      	beq.n	8003e4c <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	68da      	ldr	r2, [r3, #12]
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e2c:	b2d2      	uxtb	r2, r2
 8003e2e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e34:	1c5a      	adds	r2, r3, #1
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e3e:	b29b      	uxth	r3, r3
 8003e40:	3b01      	subs	r3, #1
 8003e42:	b29a      	uxth	r2, r3
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003e4c:	f7fd ff96 	bl	8001d7c <HAL_GetTick>
 8003e50:	4602      	mov	r2, r0
 8003e52:	6a3b      	ldr	r3, [r7, #32]
 8003e54:	1ad3      	subs	r3, r2, r3
 8003e56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d803      	bhi.n	8003e64 <HAL_SPI_TransmitReceive+0x2be>
 8003e5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e62:	d102      	bne.n	8003e6a <HAL_SPI_TransmitReceive+0x2c4>
 8003e64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d109      	bne.n	8003e7e <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	2201      	movs	r2, #1
 8003e6e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	2200      	movs	r2, #0
 8003e76:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003e7a:	2303      	movs	r3, #3
 8003e7c:	e038      	b.n	8003ef0 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003e82:	b29b      	uxth	r3, r3
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d19c      	bne.n	8003dc2 <HAL_SPI_TransmitReceive+0x21c>
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e8c:	b29b      	uxth	r3, r3
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d197      	bne.n	8003dc2 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003e92:	6a3a      	ldr	r2, [r7, #32]
 8003e94:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003e96:	68f8      	ldr	r0, [r7, #12]
 8003e98:	f000 fa0c 	bl	80042b4 <SPI_EndRxTxTransaction>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d008      	beq.n	8003eb4 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	2220      	movs	r2, #32
 8003ea6:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	e01d      	b.n	8003ef0 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	689b      	ldr	r3, [r3, #8]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d10a      	bne.n	8003ed2 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	613b      	str	r3, [r7, #16]
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	68db      	ldr	r3, [r3, #12]
 8003ec6:	613b      	str	r3, [r7, #16]
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	613b      	str	r3, [r7, #16]
 8003ed0:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	2201      	movs	r2, #1
 8003ed6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	2200      	movs	r2, #0
 8003ede:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d001      	beq.n	8003eee <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8003eea:	2301      	movs	r3, #1
 8003eec:	e000      	b.n	8003ef0 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8003eee:	2300      	movs	r3, #0
  }
}
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	3728      	adds	r7, #40	@ 0x28
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bd80      	pop	{r7, pc}

08003ef8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b088      	sub	sp, #32
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003f10:	69bb      	ldr	r3, [r7, #24]
 8003f12:	099b      	lsrs	r3, r3, #6
 8003f14:	f003 0301 	and.w	r3, r3, #1
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d10f      	bne.n	8003f3c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003f1c:	69bb      	ldr	r3, [r7, #24]
 8003f1e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d00a      	beq.n	8003f3c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003f26:	69fb      	ldr	r3, [r7, #28]
 8003f28:	099b      	lsrs	r3, r3, #6
 8003f2a:	f003 0301 	and.w	r3, r3, #1
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d004      	beq.n	8003f3c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f36:	6878      	ldr	r0, [r7, #4]
 8003f38:	4798      	blx	r3
    return;
 8003f3a:	e0be      	b.n	80040ba <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003f3c:	69bb      	ldr	r3, [r7, #24]
 8003f3e:	085b      	lsrs	r3, r3, #1
 8003f40:	f003 0301 	and.w	r3, r3, #1
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d00a      	beq.n	8003f5e <HAL_SPI_IRQHandler+0x66>
 8003f48:	69fb      	ldr	r3, [r7, #28]
 8003f4a:	09db      	lsrs	r3, r3, #7
 8003f4c:	f003 0301 	and.w	r3, r3, #1
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d004      	beq.n	8003f5e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f58:	6878      	ldr	r0, [r7, #4]
 8003f5a:	4798      	blx	r3
    return;
 8003f5c:	e0ad      	b.n	80040ba <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8003f5e:	69bb      	ldr	r3, [r7, #24]
 8003f60:	095b      	lsrs	r3, r3, #5
 8003f62:	f003 0301 	and.w	r3, r3, #1
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d106      	bne.n	8003f78 <HAL_SPI_IRQHandler+0x80>
 8003f6a:	69bb      	ldr	r3, [r7, #24]
 8003f6c:	099b      	lsrs	r3, r3, #6
 8003f6e:	f003 0301 	and.w	r3, r3, #1
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	f000 80a1 	beq.w	80040ba <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003f78:	69fb      	ldr	r3, [r7, #28]
 8003f7a:	095b      	lsrs	r3, r3, #5
 8003f7c:	f003 0301 	and.w	r3, r3, #1
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	f000 809a 	beq.w	80040ba <HAL_SPI_IRQHandler+0x1c2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003f86:	69bb      	ldr	r3, [r7, #24]
 8003f88:	099b      	lsrs	r3, r3, #6
 8003f8a:	f003 0301 	and.w	r3, r3, #1
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d023      	beq.n	8003fda <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003f98:	b2db      	uxtb	r3, r3
 8003f9a:	2b03      	cmp	r3, #3
 8003f9c:	d011      	beq.n	8003fc2 <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fa2:	f043 0204 	orr.w	r2, r3, #4
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003faa:	2300      	movs	r3, #0
 8003fac:	617b      	str	r3, [r7, #20]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	68db      	ldr	r3, [r3, #12]
 8003fb4:	617b      	str	r3, [r7, #20]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	617b      	str	r3, [r7, #20]
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	e00b      	b.n	8003fda <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	613b      	str	r3, [r7, #16]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	68db      	ldr	r3, [r3, #12]
 8003fcc:	613b      	str	r3, [r7, #16]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	689b      	ldr	r3, [r3, #8]
 8003fd4:	613b      	str	r3, [r7, #16]
 8003fd6:	693b      	ldr	r3, [r7, #16]
        return;
 8003fd8:	e06f      	b.n	80040ba <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003fda:	69bb      	ldr	r3, [r7, #24]
 8003fdc:	095b      	lsrs	r3, r3, #5
 8003fde:	f003 0301 	and.w	r3, r3, #1
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d014      	beq.n	8004010 <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fea:	f043 0201 	orr.w	r2, r3, #1
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	60fb      	str	r3, [r7, #12]
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	60fb      	str	r3, [r7, #12]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800400c:	601a      	str	r2, [r3, #0]
 800400e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004014:	2b00      	cmp	r3, #0
 8004016:	d04f      	beq.n	80040b8 <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	685a      	ldr	r2, [r3, #4]
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004026:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2201      	movs	r2, #1
 800402c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004030:	69fb      	ldr	r3, [r7, #28]
 8004032:	f003 0302 	and.w	r3, r3, #2
 8004036:	2b00      	cmp	r3, #0
 8004038:	d104      	bne.n	8004044 <HAL_SPI_IRQHandler+0x14c>
 800403a:	69fb      	ldr	r3, [r7, #28]
 800403c:	f003 0301 	and.w	r3, r3, #1
 8004040:	2b00      	cmp	r3, #0
 8004042:	d034      	beq.n	80040ae <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	685a      	ldr	r2, [r3, #4]
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f022 0203 	bic.w	r2, r2, #3
 8004052:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004058:	2b00      	cmp	r3, #0
 800405a:	d011      	beq.n	8004080 <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004060:	4a17      	ldr	r2, [pc, #92]	@ (80040c0 <HAL_SPI_IRQHandler+0x1c8>)
 8004062:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004068:	4618      	mov	r0, r3
 800406a:	f7fd ffc3 	bl	8001ff4 <HAL_DMA_Abort_IT>
 800406e:	4603      	mov	r3, r0
 8004070:	2b00      	cmp	r3, #0
 8004072:	d005      	beq.n	8004080 <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004078:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004084:	2b00      	cmp	r3, #0
 8004086:	d016      	beq.n	80040b6 <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800408c:	4a0c      	ldr	r2, [pc, #48]	@ (80040c0 <HAL_SPI_IRQHandler+0x1c8>)
 800408e:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004094:	4618      	mov	r0, r3
 8004096:	f7fd ffad 	bl	8001ff4 <HAL_DMA_Abort_IT>
 800409a:	4603      	mov	r3, r0
 800409c:	2b00      	cmp	r3, #0
 800409e:	d00a      	beq.n	80040b6 <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040a4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 80040ac:	e003      	b.n	80040b6 <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80040ae:	6878      	ldr	r0, [r7, #4]
 80040b0:	f000 f808 	bl	80040c4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80040b4:	e000      	b.n	80040b8 <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 80040b6:	bf00      	nop
    return;
 80040b8:	bf00      	nop
  }
}
 80040ba:	3720      	adds	r7, #32
 80040bc:	46bd      	mov	sp, r7
 80040be:	bd80      	pop	{r7, pc}
 80040c0:	080040d7 	.word	0x080040d7

080040c4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80040c4:	b480      	push	{r7}
 80040c6:	b083      	sub	sp, #12
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80040cc:	bf00      	nop
 80040ce:	370c      	adds	r7, #12
 80040d0:	46bd      	mov	sp, r7
 80040d2:	bc80      	pop	{r7}
 80040d4:	4770      	bx	lr

080040d6 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80040d6:	b580      	push	{r7, lr}
 80040d8:	b084      	sub	sp, #16
 80040da:	af00      	add	r7, sp, #0
 80040dc:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040e2:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	2200      	movs	r2, #0
 80040e8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	2200      	movs	r2, #0
 80040ee:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80040f0:	68f8      	ldr	r0, [r7, #12]
 80040f2:	f7ff ffe7 	bl	80040c4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80040f6:	bf00      	nop
 80040f8:	3710      	adds	r7, #16
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}
	...

08004100 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b088      	sub	sp, #32
 8004104:	af00      	add	r7, sp, #0
 8004106:	60f8      	str	r0, [r7, #12]
 8004108:	60b9      	str	r1, [r7, #8]
 800410a:	603b      	str	r3, [r7, #0]
 800410c:	4613      	mov	r3, r2
 800410e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004110:	f7fd fe34 	bl	8001d7c <HAL_GetTick>
 8004114:	4602      	mov	r2, r0
 8004116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004118:	1a9b      	subs	r3, r3, r2
 800411a:	683a      	ldr	r2, [r7, #0]
 800411c:	4413      	add	r3, r2
 800411e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004120:	f7fd fe2c 	bl	8001d7c <HAL_GetTick>
 8004124:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004126:	4b39      	ldr	r3, [pc, #228]	@ (800420c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	015b      	lsls	r3, r3, #5
 800412c:	0d1b      	lsrs	r3, r3, #20
 800412e:	69fa      	ldr	r2, [r7, #28]
 8004130:	fb02 f303 	mul.w	r3, r2, r3
 8004134:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004136:	e054      	b.n	80041e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800413e:	d050      	beq.n	80041e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004140:	f7fd fe1c 	bl	8001d7c <HAL_GetTick>
 8004144:	4602      	mov	r2, r0
 8004146:	69bb      	ldr	r3, [r7, #24]
 8004148:	1ad3      	subs	r3, r2, r3
 800414a:	69fa      	ldr	r2, [r7, #28]
 800414c:	429a      	cmp	r2, r3
 800414e:	d902      	bls.n	8004156 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004150:	69fb      	ldr	r3, [r7, #28]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d13d      	bne.n	80041d2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	685a      	ldr	r2, [r3, #4]
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004164:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800416e:	d111      	bne.n	8004194 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	689b      	ldr	r3, [r3, #8]
 8004174:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004178:	d004      	beq.n	8004184 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	689b      	ldr	r3, [r3, #8]
 800417e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004182:	d107      	bne.n	8004194 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	681a      	ldr	r2, [r3, #0]
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004192:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004198:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800419c:	d10f      	bne.n	80041be <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	681a      	ldr	r2, [r3, #0]
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80041ac:	601a      	str	r2, [r3, #0]
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	681a      	ldr	r2, [r3, #0]
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80041bc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	2201      	movs	r2, #1
 80041c2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	2200      	movs	r2, #0
 80041ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80041ce:	2303      	movs	r3, #3
 80041d0:	e017      	b.n	8004202 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d101      	bne.n	80041dc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80041d8:	2300      	movs	r3, #0
 80041da:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80041dc:	697b      	ldr	r3, [r7, #20]
 80041de:	3b01      	subs	r3, #1
 80041e0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	689a      	ldr	r2, [r3, #8]
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	4013      	ands	r3, r2
 80041ec:	68ba      	ldr	r2, [r7, #8]
 80041ee:	429a      	cmp	r2, r3
 80041f0:	bf0c      	ite	eq
 80041f2:	2301      	moveq	r3, #1
 80041f4:	2300      	movne	r3, #0
 80041f6:	b2db      	uxtb	r3, r3
 80041f8:	461a      	mov	r2, r3
 80041fa:	79fb      	ldrb	r3, [r7, #7]
 80041fc:	429a      	cmp	r2, r3
 80041fe:	d19b      	bne.n	8004138 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004200:	2300      	movs	r3, #0
}
 8004202:	4618      	mov	r0, r3
 8004204:	3720      	adds	r7, #32
 8004206:	46bd      	mov	sp, r7
 8004208:	bd80      	pop	{r7, pc}
 800420a:	bf00      	nop
 800420c:	20000010 	.word	0x20000010

08004210 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b086      	sub	sp, #24
 8004214:	af02      	add	r7, sp, #8
 8004216:	60f8      	str	r0, [r7, #12]
 8004218:	60b9      	str	r1, [r7, #8]
 800421a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004224:	d111      	bne.n	800424a <SPI_EndRxTransaction+0x3a>
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	689b      	ldr	r3, [r3, #8]
 800422a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800422e:	d004      	beq.n	800423a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	689b      	ldr	r3, [r3, #8]
 8004234:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004238:	d107      	bne.n	800424a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	681a      	ldr	r2, [r3, #0]
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004248:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004252:	d117      	bne.n	8004284 <SPI_EndRxTransaction+0x74>
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800425c:	d112      	bne.n	8004284 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	9300      	str	r3, [sp, #0]
 8004262:	68bb      	ldr	r3, [r7, #8]
 8004264:	2200      	movs	r2, #0
 8004266:	2101      	movs	r1, #1
 8004268:	68f8      	ldr	r0, [r7, #12]
 800426a:	f7ff ff49 	bl	8004100 <SPI_WaitFlagStateUntilTimeout>
 800426e:	4603      	mov	r3, r0
 8004270:	2b00      	cmp	r3, #0
 8004272:	d01a      	beq.n	80042aa <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004278:	f043 0220 	orr.w	r2, r3, #32
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004280:	2303      	movs	r3, #3
 8004282:	e013      	b.n	80042ac <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	9300      	str	r3, [sp, #0]
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	2200      	movs	r2, #0
 800428c:	2180      	movs	r1, #128	@ 0x80
 800428e:	68f8      	ldr	r0, [r7, #12]
 8004290:	f7ff ff36 	bl	8004100 <SPI_WaitFlagStateUntilTimeout>
 8004294:	4603      	mov	r3, r0
 8004296:	2b00      	cmp	r3, #0
 8004298:	d007      	beq.n	80042aa <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800429e:	f043 0220 	orr.w	r2, r3, #32
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80042a6:	2303      	movs	r3, #3
 80042a8:	e000      	b.n	80042ac <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80042aa:	2300      	movs	r3, #0
}
 80042ac:	4618      	mov	r0, r3
 80042ae:	3710      	adds	r7, #16
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}

080042b4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b086      	sub	sp, #24
 80042b8:	af02      	add	r7, sp, #8
 80042ba:	60f8      	str	r0, [r7, #12]
 80042bc:	60b9      	str	r1, [r7, #8]
 80042be:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	9300      	str	r3, [sp, #0]
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	2201      	movs	r2, #1
 80042c8:	2102      	movs	r1, #2
 80042ca:	68f8      	ldr	r0, [r7, #12]
 80042cc:	f7ff ff18 	bl	8004100 <SPI_WaitFlagStateUntilTimeout>
 80042d0:	4603      	mov	r3, r0
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d007      	beq.n	80042e6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042da:	f043 0220 	orr.w	r2, r3, #32
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80042e2:	2303      	movs	r3, #3
 80042e4:	e013      	b.n	800430e <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	9300      	str	r3, [sp, #0]
 80042ea:	68bb      	ldr	r3, [r7, #8]
 80042ec:	2200      	movs	r2, #0
 80042ee:	2180      	movs	r1, #128	@ 0x80
 80042f0:	68f8      	ldr	r0, [r7, #12]
 80042f2:	f7ff ff05 	bl	8004100 <SPI_WaitFlagStateUntilTimeout>
 80042f6:	4603      	mov	r3, r0
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d007      	beq.n	800430c <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004300:	f043 0220 	orr.w	r2, r3, #32
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004308:	2303      	movs	r3, #3
 800430a:	e000      	b.n	800430e <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 800430c:	2300      	movs	r3, #0
}
 800430e:	4618      	mov	r0, r3
 8004310:	3710      	adds	r7, #16
 8004312:	46bd      	mov	sp, r7
 8004314:	bd80      	pop	{r7, pc}
	...

08004318 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b082      	sub	sp, #8
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d101      	bne.n	800432a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	e04c      	b.n	80043c4 <HAL_TIM_Base_Init+0xac>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004330:	b2db      	uxtb	r3, r3
 8004332:	2b00      	cmp	r3, #0
 8004334:	d111      	bne.n	800435a <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2200      	movs	r2, #0
 800433a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800433e:	6878      	ldr	r0, [r7, #4]
 8004340:	f000 fb7c 	bl	8004a3c <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004348:	2b00      	cmp	r3, #0
 800434a:	d102      	bne.n	8004352 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	4a1f      	ldr	r2, [pc, #124]	@ (80043cc <HAL_TIM_Base_Init+0xb4>)
 8004350:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004356:	6878      	ldr	r0, [r7, #4]
 8004358:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2202      	movs	r2, #2
 800435e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681a      	ldr	r2, [r3, #0]
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	3304      	adds	r3, #4
 800436a:	4619      	mov	r1, r3
 800436c:	4610      	mov	r0, r2
 800436e:	f000 fa61 	bl	8004834 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2201      	movs	r2, #1
 8004376:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2201      	movs	r2, #1
 800437e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2201      	movs	r2, #1
 8004386:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2201      	movs	r2, #1
 800438e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2201      	movs	r2, #1
 8004396:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2201      	movs	r2, #1
 800439e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2201      	movs	r2, #1
 80043a6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2201      	movs	r2, #1
 80043ae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2201      	movs	r2, #1
 80043b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2201      	movs	r2, #1
 80043be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80043c2:	2300      	movs	r3, #0
}
 80043c4:	4618      	mov	r0, r3
 80043c6:	3708      	adds	r7, #8
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bd80      	pop	{r7, pc}
 80043cc:	08001c39 	.word	0x08001c39

080043d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b084      	sub	sp, #16
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	68db      	ldr	r3, [r3, #12]
 80043de:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	691b      	ldr	r3, [r3, #16]
 80043e6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	f003 0302 	and.w	r3, r3, #2
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d026      	beq.n	8004440 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	f003 0302 	and.w	r3, r3, #2
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d021      	beq.n	8004440 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f06f 0202 	mvn.w	r2, #2
 8004404:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2201      	movs	r2, #1
 800440a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	699b      	ldr	r3, [r3, #24]
 8004412:	f003 0303 	and.w	r3, r3, #3
 8004416:	2b00      	cmp	r3, #0
 8004418:	d005      	beq.n	8004426 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004420:	6878      	ldr	r0, [r7, #4]
 8004422:	4798      	blx	r3
 8004424:	e009      	b.n	800443a <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800442c:	6878      	ldr	r0, [r7, #4]
 800442e:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004436:	6878      	ldr	r0, [r7, #4]
 8004438:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2200      	movs	r2, #0
 800443e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004440:	68bb      	ldr	r3, [r7, #8]
 8004442:	f003 0304 	and.w	r3, r3, #4
 8004446:	2b00      	cmp	r3, #0
 8004448:	d026      	beq.n	8004498 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	f003 0304 	and.w	r3, r3, #4
 8004450:	2b00      	cmp	r3, #0
 8004452:	d021      	beq.n	8004498 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f06f 0204 	mvn.w	r2, #4
 800445c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2202      	movs	r2, #2
 8004462:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	699b      	ldr	r3, [r3, #24]
 800446a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800446e:	2b00      	cmp	r3, #0
 8004470:	d005      	beq.n	800447e <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004478:	6878      	ldr	r0, [r7, #4]
 800447a:	4798      	blx	r3
 800447c:	e009      	b.n	8004492 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004484:	6878      	ldr	r0, [r7, #4]
 8004486:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800448e:	6878      	ldr	r0, [r7, #4]
 8004490:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2200      	movs	r2, #0
 8004496:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	f003 0308 	and.w	r3, r3, #8
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d026      	beq.n	80044f0 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	f003 0308 	and.w	r3, r3, #8
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d021      	beq.n	80044f0 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f06f 0208 	mvn.w	r2, #8
 80044b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2204      	movs	r2, #4
 80044ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	69db      	ldr	r3, [r3, #28]
 80044c2:	f003 0303 	and.w	r3, r3, #3
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d005      	beq.n	80044d6 <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044d0:	6878      	ldr	r0, [r7, #4]
 80044d2:	4798      	blx	r3
 80044d4:	e009      	b.n	80044ea <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80044dc:	6878      	ldr	r0, [r7, #4]
 80044de:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80044e6:	6878      	ldr	r0, [r7, #4]
 80044e8:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2200      	movs	r2, #0
 80044ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	f003 0310 	and.w	r3, r3, #16
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d026      	beq.n	8004548 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	f003 0310 	and.w	r3, r3, #16
 8004500:	2b00      	cmp	r3, #0
 8004502:	d021      	beq.n	8004548 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f06f 0210 	mvn.w	r2, #16
 800450c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2208      	movs	r2, #8
 8004512:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	69db      	ldr	r3, [r3, #28]
 800451a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800451e:	2b00      	cmp	r3, #0
 8004520:	d005      	beq.n	800452e <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004528:	6878      	ldr	r0, [r7, #4]
 800452a:	4798      	blx	r3
 800452c:	e009      	b.n	8004542 <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004534:	6878      	ldr	r0, [r7, #4]
 8004536:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800453e:	6878      	ldr	r0, [r7, #4]
 8004540:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2200      	movs	r2, #0
 8004546:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	f003 0301 	and.w	r3, r3, #1
 800454e:	2b00      	cmp	r3, #0
 8004550:	d00e      	beq.n	8004570 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	f003 0301 	and.w	r3, r3, #1
 8004558:	2b00      	cmp	r3, #0
 800455a:	d009      	beq.n	8004570 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f06f 0201 	mvn.w	r2, #1
 8004564:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800456c:	6878      	ldr	r0, [r7, #4]
 800456e:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004576:	2b00      	cmp	r3, #0
 8004578:	d00e      	beq.n	8004598 <HAL_TIM_IRQHandler+0x1c8>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004580:	2b00      	cmp	r3, #0
 8004582:	d009      	beq.n	8004598 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800458c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004594:	6878      	ldr	r0, [r7, #4]
 8004596:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004598:	68bb      	ldr	r3, [r7, #8]
 800459a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d00e      	beq.n	80045c0 <HAL_TIM_IRQHandler+0x1f0>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d009      	beq.n	80045c0 <HAL_TIM_IRQHandler+0x1f0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80045b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045bc:	6878      	ldr	r0, [r7, #4]
 80045be:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80045c0:	68bb      	ldr	r3, [r7, #8]
 80045c2:	f003 0320 	and.w	r3, r3, #32
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d00e      	beq.n	80045e8 <HAL_TIM_IRQHandler+0x218>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	f003 0320 	and.w	r3, r3, #32
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d009      	beq.n	80045e8 <HAL_TIM_IRQHandler+0x218>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f06f 0220 	mvn.w	r2, #32
 80045dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80045e4:	6878      	ldr	r0, [r7, #4]
 80045e6:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80045e8:	bf00      	nop
 80045ea:	3710      	adds	r7, #16
 80045ec:	46bd      	mov	sp, r7
 80045ee:	bd80      	pop	{r7, pc}

080045f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b084      	sub	sp, #16
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
 80045f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80045fa:	2300      	movs	r3, #0
 80045fc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004604:	2b01      	cmp	r3, #1
 8004606:	d101      	bne.n	800460c <HAL_TIM_ConfigClockSource+0x1c>
 8004608:	2302      	movs	r3, #2
 800460a:	e0b4      	b.n	8004776 <HAL_TIM_ConfigClockSource+0x186>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2201      	movs	r2, #1
 8004610:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2202      	movs	r2, #2
 8004618:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	689b      	ldr	r3, [r3, #8]
 8004622:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004624:	68bb      	ldr	r3, [r7, #8]
 8004626:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800462a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004632:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	68ba      	ldr	r2, [r7, #8]
 800463a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004644:	d03e      	beq.n	80046c4 <HAL_TIM_ConfigClockSource+0xd4>
 8004646:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800464a:	f200 8087 	bhi.w	800475c <HAL_TIM_ConfigClockSource+0x16c>
 800464e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004652:	f000 8086 	beq.w	8004762 <HAL_TIM_ConfigClockSource+0x172>
 8004656:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800465a:	d87f      	bhi.n	800475c <HAL_TIM_ConfigClockSource+0x16c>
 800465c:	2b70      	cmp	r3, #112	@ 0x70
 800465e:	d01a      	beq.n	8004696 <HAL_TIM_ConfigClockSource+0xa6>
 8004660:	2b70      	cmp	r3, #112	@ 0x70
 8004662:	d87b      	bhi.n	800475c <HAL_TIM_ConfigClockSource+0x16c>
 8004664:	2b60      	cmp	r3, #96	@ 0x60
 8004666:	d050      	beq.n	800470a <HAL_TIM_ConfigClockSource+0x11a>
 8004668:	2b60      	cmp	r3, #96	@ 0x60
 800466a:	d877      	bhi.n	800475c <HAL_TIM_ConfigClockSource+0x16c>
 800466c:	2b50      	cmp	r3, #80	@ 0x50
 800466e:	d03c      	beq.n	80046ea <HAL_TIM_ConfigClockSource+0xfa>
 8004670:	2b50      	cmp	r3, #80	@ 0x50
 8004672:	d873      	bhi.n	800475c <HAL_TIM_ConfigClockSource+0x16c>
 8004674:	2b40      	cmp	r3, #64	@ 0x40
 8004676:	d058      	beq.n	800472a <HAL_TIM_ConfigClockSource+0x13a>
 8004678:	2b40      	cmp	r3, #64	@ 0x40
 800467a:	d86f      	bhi.n	800475c <HAL_TIM_ConfigClockSource+0x16c>
 800467c:	2b30      	cmp	r3, #48	@ 0x30
 800467e:	d064      	beq.n	800474a <HAL_TIM_ConfigClockSource+0x15a>
 8004680:	2b30      	cmp	r3, #48	@ 0x30
 8004682:	d86b      	bhi.n	800475c <HAL_TIM_ConfigClockSource+0x16c>
 8004684:	2b20      	cmp	r3, #32
 8004686:	d060      	beq.n	800474a <HAL_TIM_ConfigClockSource+0x15a>
 8004688:	2b20      	cmp	r3, #32
 800468a:	d867      	bhi.n	800475c <HAL_TIM_ConfigClockSource+0x16c>
 800468c:	2b00      	cmp	r3, #0
 800468e:	d05c      	beq.n	800474a <HAL_TIM_ConfigClockSource+0x15a>
 8004690:	2b10      	cmp	r3, #16
 8004692:	d05a      	beq.n	800474a <HAL_TIM_ConfigClockSource+0x15a>
 8004694:	e062      	b.n	800475c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80046a6:	f000 f9aa 	bl	80049fe <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	689b      	ldr	r3, [r3, #8]
 80046b0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80046b2:	68bb      	ldr	r3, [r7, #8]
 80046b4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80046b8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	68ba      	ldr	r2, [r7, #8]
 80046c0:	609a      	str	r2, [r3, #8]
      break;
 80046c2:	e04f      	b.n	8004764 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80046d4:	f000 f993 	bl	80049fe <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	689a      	ldr	r2, [r3, #8]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80046e6:	609a      	str	r2, [r3, #8]
      break;
 80046e8:	e03c      	b.n	8004764 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80046f6:	461a      	mov	r2, r3
 80046f8:	f000 f90a 	bl	8004910 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	2150      	movs	r1, #80	@ 0x50
 8004702:	4618      	mov	r0, r3
 8004704:	f000 f961 	bl	80049ca <TIM_ITRx_SetConfig>
      break;
 8004708:	e02c      	b.n	8004764 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004716:	461a      	mov	r2, r3
 8004718:	f000 f928 	bl	800496c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	2160      	movs	r1, #96	@ 0x60
 8004722:	4618      	mov	r0, r3
 8004724:	f000 f951 	bl	80049ca <TIM_ITRx_SetConfig>
      break;
 8004728:	e01c      	b.n	8004764 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004736:	461a      	mov	r2, r3
 8004738:	f000 f8ea 	bl	8004910 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	2140      	movs	r1, #64	@ 0x40
 8004742:	4618      	mov	r0, r3
 8004744:	f000 f941 	bl	80049ca <TIM_ITRx_SetConfig>
      break;
 8004748:	e00c      	b.n	8004764 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681a      	ldr	r2, [r3, #0]
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4619      	mov	r1, r3
 8004754:	4610      	mov	r0, r2
 8004756:	f000 f938 	bl	80049ca <TIM_ITRx_SetConfig>
      break;
 800475a:	e003      	b.n	8004764 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800475c:	2301      	movs	r3, #1
 800475e:	73fb      	strb	r3, [r7, #15]
      break;
 8004760:	e000      	b.n	8004764 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004762:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2201      	movs	r2, #1
 8004768:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2200      	movs	r2, #0
 8004770:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004774:	7bfb      	ldrb	r3, [r7, #15]
}
 8004776:	4618      	mov	r0, r3
 8004778:	3710      	adds	r7, #16
 800477a:	46bd      	mov	sp, r7
 800477c:	bd80      	pop	{r7, pc}

0800477e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800477e:	b480      	push	{r7}
 8004780:	b083      	sub	sp, #12
 8004782:	af00      	add	r7, sp, #0
 8004784:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004786:	bf00      	nop
 8004788:	370c      	adds	r7, #12
 800478a:	46bd      	mov	sp, r7
 800478c:	bc80      	pop	{r7}
 800478e:	4770      	bx	lr

08004790 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004790:	b480      	push	{r7}
 8004792:	b083      	sub	sp, #12
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8004798:	bf00      	nop
 800479a:	370c      	adds	r7, #12
 800479c:	46bd      	mov	sp, r7
 800479e:	bc80      	pop	{r7}
 80047a0:	4770      	bx	lr

080047a2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80047a2:	b480      	push	{r7}
 80047a4:	b083      	sub	sp, #12
 80047a6:	af00      	add	r7, sp, #0
 80047a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80047aa:	bf00      	nop
 80047ac:	370c      	adds	r7, #12
 80047ae:	46bd      	mov	sp, r7
 80047b0:	bc80      	pop	{r7}
 80047b2:	4770      	bx	lr

080047b4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80047b4:	b480      	push	{r7}
 80047b6:	b083      	sub	sp, #12
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80047bc:	bf00      	nop
 80047be:	370c      	adds	r7, #12
 80047c0:	46bd      	mov	sp, r7
 80047c2:	bc80      	pop	{r7}
 80047c4:	4770      	bx	lr

080047c6 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80047c6:	b480      	push	{r7}
 80047c8:	b083      	sub	sp, #12
 80047ca:	af00      	add	r7, sp, #0
 80047cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 80047ce:	bf00      	nop
 80047d0:	370c      	adds	r7, #12
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bc80      	pop	{r7}
 80047d6:	4770      	bx	lr

080047d8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80047d8:	b480      	push	{r7}
 80047da:	b083      	sub	sp, #12
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80047e0:	bf00      	nop
 80047e2:	370c      	adds	r7, #12
 80047e4:	46bd      	mov	sp, r7
 80047e6:	bc80      	pop	{r7}
 80047e8:	4770      	bx	lr

080047ea <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80047ea:	b480      	push	{r7}
 80047ec:	b083      	sub	sp, #12
 80047ee:	af00      	add	r7, sp, #0
 80047f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80047f2:	bf00      	nop
 80047f4:	370c      	adds	r7, #12
 80047f6:	46bd      	mov	sp, r7
 80047f8:	bc80      	pop	{r7}
 80047fa:	4770      	bx	lr

080047fc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80047fc:	b480      	push	{r7}
 80047fe:	b083      	sub	sp, #12
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004804:	bf00      	nop
 8004806:	370c      	adds	r7, #12
 8004808:	46bd      	mov	sp, r7
 800480a:	bc80      	pop	{r7}
 800480c:	4770      	bx	lr

0800480e <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800480e:	b480      	push	{r7}
 8004810:	b083      	sub	sp, #12
 8004812:	af00      	add	r7, sp, #0
 8004814:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8004816:	bf00      	nop
 8004818:	370c      	adds	r7, #12
 800481a:	46bd      	mov	sp, r7
 800481c:	bc80      	pop	{r7}
 800481e:	4770      	bx	lr

08004820 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8004820:	b480      	push	{r7}
 8004822:	b083      	sub	sp, #12
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8004828:	bf00      	nop
 800482a:	370c      	adds	r7, #12
 800482c:	46bd      	mov	sp, r7
 800482e:	bc80      	pop	{r7}
 8004830:	4770      	bx	lr
	...

08004834 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004834:	b480      	push	{r7}
 8004836:	b085      	sub	sp, #20
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
 800483c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	4a2f      	ldr	r2, [pc, #188]	@ (8004904 <TIM_Base_SetConfig+0xd0>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d00b      	beq.n	8004864 <TIM_Base_SetConfig+0x30>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004852:	d007      	beq.n	8004864 <TIM_Base_SetConfig+0x30>
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	4a2c      	ldr	r2, [pc, #176]	@ (8004908 <TIM_Base_SetConfig+0xd4>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d003      	beq.n	8004864 <TIM_Base_SetConfig+0x30>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	4a2b      	ldr	r2, [pc, #172]	@ (800490c <TIM_Base_SetConfig+0xd8>)
 8004860:	4293      	cmp	r3, r2
 8004862:	d108      	bne.n	8004876 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800486a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	68fa      	ldr	r2, [r7, #12]
 8004872:	4313      	orrs	r3, r2
 8004874:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	4a22      	ldr	r2, [pc, #136]	@ (8004904 <TIM_Base_SetConfig+0xd0>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d00b      	beq.n	8004896 <TIM_Base_SetConfig+0x62>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004884:	d007      	beq.n	8004896 <TIM_Base_SetConfig+0x62>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	4a1f      	ldr	r2, [pc, #124]	@ (8004908 <TIM_Base_SetConfig+0xd4>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d003      	beq.n	8004896 <TIM_Base_SetConfig+0x62>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	4a1e      	ldr	r2, [pc, #120]	@ (800490c <TIM_Base_SetConfig+0xd8>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d108      	bne.n	80048a8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800489c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	68db      	ldr	r3, [r3, #12]
 80048a2:	68fa      	ldr	r2, [r7, #12]
 80048a4:	4313      	orrs	r3, r2
 80048a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	695b      	ldr	r3, [r3, #20]
 80048b2:	4313      	orrs	r3, r2
 80048b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	68fa      	ldr	r2, [r7, #12]
 80048ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	689a      	ldr	r2, [r3, #8]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	681a      	ldr	r2, [r3, #0]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	4a0d      	ldr	r2, [pc, #52]	@ (8004904 <TIM_Base_SetConfig+0xd0>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d103      	bne.n	80048dc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	691a      	ldr	r2, [r3, #16]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2201      	movs	r2, #1
 80048e0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	691b      	ldr	r3, [r3, #16]
 80048e6:	f003 0301 	and.w	r3, r3, #1
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d005      	beq.n	80048fa <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	691b      	ldr	r3, [r3, #16]
 80048f2:	f023 0201 	bic.w	r2, r3, #1
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	611a      	str	r2, [r3, #16]
  }
}
 80048fa:	bf00      	nop
 80048fc:	3714      	adds	r7, #20
 80048fe:	46bd      	mov	sp, r7
 8004900:	bc80      	pop	{r7}
 8004902:	4770      	bx	lr
 8004904:	40012c00 	.word	0x40012c00
 8004908:	40000400 	.word	0x40000400
 800490c:	40000800 	.word	0x40000800

08004910 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004910:	b480      	push	{r7}
 8004912:	b087      	sub	sp, #28
 8004914:	af00      	add	r7, sp, #0
 8004916:	60f8      	str	r0, [r7, #12]
 8004918:	60b9      	str	r1, [r7, #8]
 800491a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	6a1b      	ldr	r3, [r3, #32]
 8004920:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	6a1b      	ldr	r3, [r3, #32]
 8004926:	f023 0201 	bic.w	r2, r3, #1
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	699b      	ldr	r3, [r3, #24]
 8004932:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004934:	693b      	ldr	r3, [r7, #16]
 8004936:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800493a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	011b      	lsls	r3, r3, #4
 8004940:	693a      	ldr	r2, [r7, #16]
 8004942:	4313      	orrs	r3, r2
 8004944:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004946:	697b      	ldr	r3, [r7, #20]
 8004948:	f023 030a 	bic.w	r3, r3, #10
 800494c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800494e:	697a      	ldr	r2, [r7, #20]
 8004950:	68bb      	ldr	r3, [r7, #8]
 8004952:	4313      	orrs	r3, r2
 8004954:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	693a      	ldr	r2, [r7, #16]
 800495a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	697a      	ldr	r2, [r7, #20]
 8004960:	621a      	str	r2, [r3, #32]
}
 8004962:	bf00      	nop
 8004964:	371c      	adds	r7, #28
 8004966:	46bd      	mov	sp, r7
 8004968:	bc80      	pop	{r7}
 800496a:	4770      	bx	lr

0800496c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800496c:	b480      	push	{r7}
 800496e:	b087      	sub	sp, #28
 8004970:	af00      	add	r7, sp, #0
 8004972:	60f8      	str	r0, [r7, #12]
 8004974:	60b9      	str	r1, [r7, #8]
 8004976:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	6a1b      	ldr	r3, [r3, #32]
 800497c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	6a1b      	ldr	r3, [r3, #32]
 8004982:	f023 0210 	bic.w	r2, r3, #16
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	699b      	ldr	r3, [r3, #24]
 800498e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004990:	693b      	ldr	r3, [r7, #16]
 8004992:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004996:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	031b      	lsls	r3, r3, #12
 800499c:	693a      	ldr	r2, [r7, #16]
 800499e:	4313      	orrs	r3, r2
 80049a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80049a2:	697b      	ldr	r3, [r7, #20]
 80049a4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80049a8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	011b      	lsls	r3, r3, #4
 80049ae:	697a      	ldr	r2, [r7, #20]
 80049b0:	4313      	orrs	r3, r2
 80049b2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	693a      	ldr	r2, [r7, #16]
 80049b8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	697a      	ldr	r2, [r7, #20]
 80049be:	621a      	str	r2, [r3, #32]
}
 80049c0:	bf00      	nop
 80049c2:	371c      	adds	r7, #28
 80049c4:	46bd      	mov	sp, r7
 80049c6:	bc80      	pop	{r7}
 80049c8:	4770      	bx	lr

080049ca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80049ca:	b480      	push	{r7}
 80049cc:	b085      	sub	sp, #20
 80049ce:	af00      	add	r7, sp, #0
 80049d0:	6078      	str	r0, [r7, #4]
 80049d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80049e2:	683a      	ldr	r2, [r7, #0]
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	4313      	orrs	r3, r2
 80049e8:	f043 0307 	orr.w	r3, r3, #7
 80049ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	68fa      	ldr	r2, [r7, #12]
 80049f2:	609a      	str	r2, [r3, #8]
}
 80049f4:	bf00      	nop
 80049f6:	3714      	adds	r7, #20
 80049f8:	46bd      	mov	sp, r7
 80049fa:	bc80      	pop	{r7}
 80049fc:	4770      	bx	lr

080049fe <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80049fe:	b480      	push	{r7}
 8004a00:	b087      	sub	sp, #28
 8004a02:	af00      	add	r7, sp, #0
 8004a04:	60f8      	str	r0, [r7, #12]
 8004a06:	60b9      	str	r1, [r7, #8]
 8004a08:	607a      	str	r2, [r7, #4]
 8004a0a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004a18:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	021a      	lsls	r2, r3, #8
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	431a      	orrs	r2, r3
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	4313      	orrs	r3, r2
 8004a26:	697a      	ldr	r2, [r7, #20]
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	697a      	ldr	r2, [r7, #20]
 8004a30:	609a      	str	r2, [r3, #8]
}
 8004a32:	bf00      	nop
 8004a34:	371c      	adds	r7, #28
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bc80      	pop	{r7}
 8004a3a:	4770      	bx	lr

08004a3c <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	b083      	sub	sp, #12
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	4a1c      	ldr	r2, [pc, #112]	@ (8004ab8 <TIM_ResetCallback+0x7c>)
 8004a48:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	4a1b      	ldr	r2, [pc, #108]	@ (8004abc <TIM_ResetCallback+0x80>)
 8004a50:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	4a1a      	ldr	r2, [pc, #104]	@ (8004ac0 <TIM_ResetCallback+0x84>)
 8004a58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	4a19      	ldr	r2, [pc, #100]	@ (8004ac4 <TIM_ResetCallback+0x88>)
 8004a60:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	4a18      	ldr	r2, [pc, #96]	@ (8004ac8 <TIM_ResetCallback+0x8c>)
 8004a68:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	4a17      	ldr	r2, [pc, #92]	@ (8004acc <TIM_ResetCallback+0x90>)
 8004a70:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	4a16      	ldr	r2, [pc, #88]	@ (8004ad0 <TIM_ResetCallback+0x94>)
 8004a78:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	4a15      	ldr	r2, [pc, #84]	@ (8004ad4 <TIM_ResetCallback+0x98>)
 8004a80:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	4a14      	ldr	r2, [pc, #80]	@ (8004ad8 <TIM_ResetCallback+0x9c>)
 8004a88:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	4a13      	ldr	r2, [pc, #76]	@ (8004adc <TIM_ResetCallback+0xa0>)
 8004a90:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	4a12      	ldr	r2, [pc, #72]	@ (8004ae0 <TIM_ResetCallback+0xa4>)
 8004a98:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	4a11      	ldr	r2, [pc, #68]	@ (8004ae4 <TIM_ResetCallback+0xa8>)
 8004aa0:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	4a10      	ldr	r2, [pc, #64]	@ (8004ae8 <TIM_ResetCallback+0xac>)
 8004aa8:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 8004aac:	bf00      	nop
 8004aae:	370c      	adds	r7, #12
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	bc80      	pop	{r7}
 8004ab4:	4770      	bx	lr
 8004ab6:	bf00      	nop
 8004ab8:	0800477f 	.word	0x0800477f
 8004abc:	08004791 	.word	0x08004791
 8004ac0:	080047fd 	.word	0x080047fd
 8004ac4:	0800480f 	.word	0x0800480f
 8004ac8:	080047b5 	.word	0x080047b5
 8004acc:	080047c7 	.word	0x080047c7
 8004ad0:	080047a3 	.word	0x080047a3
 8004ad4:	080047d9 	.word	0x080047d9
 8004ad8:	080047eb 	.word	0x080047eb
 8004adc:	08004821 	.word	0x08004821
 8004ae0:	08004ba9 	.word	0x08004ba9
 8004ae4:	08004bbb 	.word	0x08004bbb
 8004ae8:	08004bcd 	.word	0x08004bcd

08004aec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004aec:	b480      	push	{r7}
 8004aee:	b085      	sub	sp, #20
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
 8004af4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004afc:	2b01      	cmp	r3, #1
 8004afe:	d101      	bne.n	8004b04 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004b00:	2302      	movs	r3, #2
 8004b02:	e046      	b.n	8004b92 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2201      	movs	r2, #1
 8004b08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2202      	movs	r2, #2
 8004b10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	689b      	ldr	r3, [r3, #8]
 8004b22:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b2a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	68fa      	ldr	r2, [r7, #12]
 8004b32:	4313      	orrs	r3, r2
 8004b34:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	68fa      	ldr	r2, [r7, #12]
 8004b3c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a16      	ldr	r2, [pc, #88]	@ (8004b9c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d00e      	beq.n	8004b66 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b50:	d009      	beq.n	8004b66 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a12      	ldr	r2, [pc, #72]	@ (8004ba0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d004      	beq.n	8004b66 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4a10      	ldr	r2, [pc, #64]	@ (8004ba4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d10c      	bne.n	8004b80 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004b66:	68bb      	ldr	r3, [r7, #8]
 8004b68:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b6c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	68ba      	ldr	r2, [r7, #8]
 8004b74:	4313      	orrs	r3, r2
 8004b76:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	68ba      	ldr	r2, [r7, #8]
 8004b7e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2201      	movs	r2, #1
 8004b84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004b90:	2300      	movs	r3, #0
}
 8004b92:	4618      	mov	r0, r3
 8004b94:	3714      	adds	r7, #20
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bc80      	pop	{r7}
 8004b9a:	4770      	bx	lr
 8004b9c:	40012c00 	.word	0x40012c00
 8004ba0:	40000400 	.word	0x40000400
 8004ba4:	40000800 	.word	0x40000800

08004ba8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b083      	sub	sp, #12
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004bb0:	bf00      	nop
 8004bb2:	370c      	adds	r7, #12
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bc80      	pop	{r7}
 8004bb8:	4770      	bx	lr

08004bba <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004bba:	b480      	push	{r7}
 8004bbc:	b083      	sub	sp, #12
 8004bbe:	af00      	add	r7, sp, #0
 8004bc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8004bc2:	bf00      	nop
 8004bc4:	370c      	adds	r7, #12
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bc80      	pop	{r7}
 8004bca:	4770      	bx	lr

08004bcc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	b083      	sub	sp, #12
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004bd4:	bf00      	nop
 8004bd6:	370c      	adds	r7, #12
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bc80      	pop	{r7}
 8004bdc:	4770      	bx	lr

08004bde <__cvt>:
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004be4:	461d      	mov	r5, r3
 8004be6:	bfbb      	ittet	lt
 8004be8:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8004bec:	461d      	movlt	r5, r3
 8004bee:	2300      	movge	r3, #0
 8004bf0:	232d      	movlt	r3, #45	@ 0x2d
 8004bf2:	b088      	sub	sp, #32
 8004bf4:	4614      	mov	r4, r2
 8004bf6:	bfb8      	it	lt
 8004bf8:	4614      	movlt	r4, r2
 8004bfa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004bfc:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8004bfe:	7013      	strb	r3, [r2, #0]
 8004c00:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004c02:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004c06:	f023 0820 	bic.w	r8, r3, #32
 8004c0a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004c0e:	d005      	beq.n	8004c1c <__cvt+0x3e>
 8004c10:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004c14:	d100      	bne.n	8004c18 <__cvt+0x3a>
 8004c16:	3601      	adds	r6, #1
 8004c18:	2302      	movs	r3, #2
 8004c1a:	e000      	b.n	8004c1e <__cvt+0x40>
 8004c1c:	2303      	movs	r3, #3
 8004c1e:	aa07      	add	r2, sp, #28
 8004c20:	9204      	str	r2, [sp, #16]
 8004c22:	aa06      	add	r2, sp, #24
 8004c24:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004c28:	e9cd 3600 	strd	r3, r6, [sp]
 8004c2c:	4622      	mov	r2, r4
 8004c2e:	462b      	mov	r3, r5
 8004c30:	f000 fe4e 	bl	80058d0 <_dtoa_r>
 8004c34:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004c38:	4607      	mov	r7, r0
 8004c3a:	d119      	bne.n	8004c70 <__cvt+0x92>
 8004c3c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004c3e:	07db      	lsls	r3, r3, #31
 8004c40:	d50e      	bpl.n	8004c60 <__cvt+0x82>
 8004c42:	eb00 0906 	add.w	r9, r0, r6
 8004c46:	2200      	movs	r2, #0
 8004c48:	2300      	movs	r3, #0
 8004c4a:	4620      	mov	r0, r4
 8004c4c:	4629      	mov	r1, r5
 8004c4e:	f7fb feab 	bl	80009a8 <__aeabi_dcmpeq>
 8004c52:	b108      	cbz	r0, 8004c58 <__cvt+0x7a>
 8004c54:	f8cd 901c 	str.w	r9, [sp, #28]
 8004c58:	2230      	movs	r2, #48	@ 0x30
 8004c5a:	9b07      	ldr	r3, [sp, #28]
 8004c5c:	454b      	cmp	r3, r9
 8004c5e:	d31e      	bcc.n	8004c9e <__cvt+0xc0>
 8004c60:	4638      	mov	r0, r7
 8004c62:	9b07      	ldr	r3, [sp, #28]
 8004c64:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004c66:	1bdb      	subs	r3, r3, r7
 8004c68:	6013      	str	r3, [r2, #0]
 8004c6a:	b008      	add	sp, #32
 8004c6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c70:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004c74:	eb00 0906 	add.w	r9, r0, r6
 8004c78:	d1e5      	bne.n	8004c46 <__cvt+0x68>
 8004c7a:	7803      	ldrb	r3, [r0, #0]
 8004c7c:	2b30      	cmp	r3, #48	@ 0x30
 8004c7e:	d10a      	bne.n	8004c96 <__cvt+0xb8>
 8004c80:	2200      	movs	r2, #0
 8004c82:	2300      	movs	r3, #0
 8004c84:	4620      	mov	r0, r4
 8004c86:	4629      	mov	r1, r5
 8004c88:	f7fb fe8e 	bl	80009a8 <__aeabi_dcmpeq>
 8004c8c:	b918      	cbnz	r0, 8004c96 <__cvt+0xb8>
 8004c8e:	f1c6 0601 	rsb	r6, r6, #1
 8004c92:	f8ca 6000 	str.w	r6, [sl]
 8004c96:	f8da 3000 	ldr.w	r3, [sl]
 8004c9a:	4499      	add	r9, r3
 8004c9c:	e7d3      	b.n	8004c46 <__cvt+0x68>
 8004c9e:	1c59      	adds	r1, r3, #1
 8004ca0:	9107      	str	r1, [sp, #28]
 8004ca2:	701a      	strb	r2, [r3, #0]
 8004ca4:	e7d9      	b.n	8004c5a <__cvt+0x7c>

08004ca6 <__exponent>:
 8004ca6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004ca8:	2900      	cmp	r1, #0
 8004caa:	bfb6      	itet	lt
 8004cac:	232d      	movlt	r3, #45	@ 0x2d
 8004cae:	232b      	movge	r3, #43	@ 0x2b
 8004cb0:	4249      	neglt	r1, r1
 8004cb2:	2909      	cmp	r1, #9
 8004cb4:	7002      	strb	r2, [r0, #0]
 8004cb6:	7043      	strb	r3, [r0, #1]
 8004cb8:	dd29      	ble.n	8004d0e <__exponent+0x68>
 8004cba:	f10d 0307 	add.w	r3, sp, #7
 8004cbe:	461d      	mov	r5, r3
 8004cc0:	270a      	movs	r7, #10
 8004cc2:	fbb1 f6f7 	udiv	r6, r1, r7
 8004cc6:	461a      	mov	r2, r3
 8004cc8:	fb07 1416 	mls	r4, r7, r6, r1
 8004ccc:	3430      	adds	r4, #48	@ 0x30
 8004cce:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004cd2:	460c      	mov	r4, r1
 8004cd4:	2c63      	cmp	r4, #99	@ 0x63
 8004cd6:	4631      	mov	r1, r6
 8004cd8:	f103 33ff 	add.w	r3, r3, #4294967295
 8004cdc:	dcf1      	bgt.n	8004cc2 <__exponent+0x1c>
 8004cde:	3130      	adds	r1, #48	@ 0x30
 8004ce0:	1e94      	subs	r4, r2, #2
 8004ce2:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004ce6:	4623      	mov	r3, r4
 8004ce8:	1c41      	adds	r1, r0, #1
 8004cea:	42ab      	cmp	r3, r5
 8004cec:	d30a      	bcc.n	8004d04 <__exponent+0x5e>
 8004cee:	f10d 0309 	add.w	r3, sp, #9
 8004cf2:	1a9b      	subs	r3, r3, r2
 8004cf4:	42ac      	cmp	r4, r5
 8004cf6:	bf88      	it	hi
 8004cf8:	2300      	movhi	r3, #0
 8004cfa:	3302      	adds	r3, #2
 8004cfc:	4403      	add	r3, r0
 8004cfe:	1a18      	subs	r0, r3, r0
 8004d00:	b003      	add	sp, #12
 8004d02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d04:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004d08:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004d0c:	e7ed      	b.n	8004cea <__exponent+0x44>
 8004d0e:	2330      	movs	r3, #48	@ 0x30
 8004d10:	3130      	adds	r1, #48	@ 0x30
 8004d12:	7083      	strb	r3, [r0, #2]
 8004d14:	70c1      	strb	r1, [r0, #3]
 8004d16:	1d03      	adds	r3, r0, #4
 8004d18:	e7f1      	b.n	8004cfe <__exponent+0x58>
	...

08004d1c <_printf_float>:
 8004d1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d20:	b091      	sub	sp, #68	@ 0x44
 8004d22:	460c      	mov	r4, r1
 8004d24:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004d28:	4616      	mov	r6, r2
 8004d2a:	461f      	mov	r7, r3
 8004d2c:	4605      	mov	r5, r0
 8004d2e:	f000 fcbf 	bl	80056b0 <_localeconv_r>
 8004d32:	6803      	ldr	r3, [r0, #0]
 8004d34:	4618      	mov	r0, r3
 8004d36:	9308      	str	r3, [sp, #32]
 8004d38:	f7fb fa0a 	bl	8000150 <strlen>
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	930e      	str	r3, [sp, #56]	@ 0x38
 8004d40:	f8d8 3000 	ldr.w	r3, [r8]
 8004d44:	9009      	str	r0, [sp, #36]	@ 0x24
 8004d46:	3307      	adds	r3, #7
 8004d48:	f023 0307 	bic.w	r3, r3, #7
 8004d4c:	f103 0208 	add.w	r2, r3, #8
 8004d50:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004d54:	f8d4 b000 	ldr.w	fp, [r4]
 8004d58:	f8c8 2000 	str.w	r2, [r8]
 8004d5c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004d60:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004d64:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004d66:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8004d6a:	f04f 32ff 	mov.w	r2, #4294967295
 8004d6e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004d72:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004d76:	4b9c      	ldr	r3, [pc, #624]	@ (8004fe8 <_printf_float+0x2cc>)
 8004d78:	f7fb fe48 	bl	8000a0c <__aeabi_dcmpun>
 8004d7c:	bb70      	cbnz	r0, 8004ddc <_printf_float+0xc0>
 8004d7e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004d82:	f04f 32ff 	mov.w	r2, #4294967295
 8004d86:	4b98      	ldr	r3, [pc, #608]	@ (8004fe8 <_printf_float+0x2cc>)
 8004d88:	f7fb fe22 	bl	80009d0 <__aeabi_dcmple>
 8004d8c:	bb30      	cbnz	r0, 8004ddc <_printf_float+0xc0>
 8004d8e:	2200      	movs	r2, #0
 8004d90:	2300      	movs	r3, #0
 8004d92:	4640      	mov	r0, r8
 8004d94:	4649      	mov	r1, r9
 8004d96:	f7fb fe11 	bl	80009bc <__aeabi_dcmplt>
 8004d9a:	b110      	cbz	r0, 8004da2 <_printf_float+0x86>
 8004d9c:	232d      	movs	r3, #45	@ 0x2d
 8004d9e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004da2:	4a92      	ldr	r2, [pc, #584]	@ (8004fec <_printf_float+0x2d0>)
 8004da4:	4b92      	ldr	r3, [pc, #584]	@ (8004ff0 <_printf_float+0x2d4>)
 8004da6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004daa:	bf8c      	ite	hi
 8004dac:	4690      	movhi	r8, r2
 8004dae:	4698      	movls	r8, r3
 8004db0:	2303      	movs	r3, #3
 8004db2:	f04f 0900 	mov.w	r9, #0
 8004db6:	6123      	str	r3, [r4, #16]
 8004db8:	f02b 0304 	bic.w	r3, fp, #4
 8004dbc:	6023      	str	r3, [r4, #0]
 8004dbe:	4633      	mov	r3, r6
 8004dc0:	4621      	mov	r1, r4
 8004dc2:	4628      	mov	r0, r5
 8004dc4:	9700      	str	r7, [sp, #0]
 8004dc6:	aa0f      	add	r2, sp, #60	@ 0x3c
 8004dc8:	f000 f9d4 	bl	8005174 <_printf_common>
 8004dcc:	3001      	adds	r0, #1
 8004dce:	f040 8090 	bne.w	8004ef2 <_printf_float+0x1d6>
 8004dd2:	f04f 30ff 	mov.w	r0, #4294967295
 8004dd6:	b011      	add	sp, #68	@ 0x44
 8004dd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ddc:	4642      	mov	r2, r8
 8004dde:	464b      	mov	r3, r9
 8004de0:	4640      	mov	r0, r8
 8004de2:	4649      	mov	r1, r9
 8004de4:	f7fb fe12 	bl	8000a0c <__aeabi_dcmpun>
 8004de8:	b148      	cbz	r0, 8004dfe <_printf_float+0xe2>
 8004dea:	464b      	mov	r3, r9
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	bfb8      	it	lt
 8004df0:	232d      	movlt	r3, #45	@ 0x2d
 8004df2:	4a80      	ldr	r2, [pc, #512]	@ (8004ff4 <_printf_float+0x2d8>)
 8004df4:	bfb8      	it	lt
 8004df6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004dfa:	4b7f      	ldr	r3, [pc, #508]	@ (8004ff8 <_printf_float+0x2dc>)
 8004dfc:	e7d3      	b.n	8004da6 <_printf_float+0x8a>
 8004dfe:	6863      	ldr	r3, [r4, #4]
 8004e00:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8004e04:	1c5a      	adds	r2, r3, #1
 8004e06:	d13f      	bne.n	8004e88 <_printf_float+0x16c>
 8004e08:	2306      	movs	r3, #6
 8004e0a:	6063      	str	r3, [r4, #4]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8004e12:	6023      	str	r3, [r4, #0]
 8004e14:	9206      	str	r2, [sp, #24]
 8004e16:	aa0e      	add	r2, sp, #56	@ 0x38
 8004e18:	e9cd a204 	strd	sl, r2, [sp, #16]
 8004e1c:	aa0d      	add	r2, sp, #52	@ 0x34
 8004e1e:	9203      	str	r2, [sp, #12]
 8004e20:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8004e24:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004e28:	6863      	ldr	r3, [r4, #4]
 8004e2a:	4642      	mov	r2, r8
 8004e2c:	9300      	str	r3, [sp, #0]
 8004e2e:	4628      	mov	r0, r5
 8004e30:	464b      	mov	r3, r9
 8004e32:	910a      	str	r1, [sp, #40]	@ 0x28
 8004e34:	f7ff fed3 	bl	8004bde <__cvt>
 8004e38:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004e3a:	4680      	mov	r8, r0
 8004e3c:	2947      	cmp	r1, #71	@ 0x47
 8004e3e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004e40:	d128      	bne.n	8004e94 <_printf_float+0x178>
 8004e42:	1cc8      	adds	r0, r1, #3
 8004e44:	db02      	blt.n	8004e4c <_printf_float+0x130>
 8004e46:	6863      	ldr	r3, [r4, #4]
 8004e48:	4299      	cmp	r1, r3
 8004e4a:	dd40      	ble.n	8004ece <_printf_float+0x1b2>
 8004e4c:	f1aa 0a02 	sub.w	sl, sl, #2
 8004e50:	fa5f fa8a 	uxtb.w	sl, sl
 8004e54:	4652      	mov	r2, sl
 8004e56:	3901      	subs	r1, #1
 8004e58:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004e5c:	910d      	str	r1, [sp, #52]	@ 0x34
 8004e5e:	f7ff ff22 	bl	8004ca6 <__exponent>
 8004e62:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004e64:	4681      	mov	r9, r0
 8004e66:	1813      	adds	r3, r2, r0
 8004e68:	2a01      	cmp	r2, #1
 8004e6a:	6123      	str	r3, [r4, #16]
 8004e6c:	dc02      	bgt.n	8004e74 <_printf_float+0x158>
 8004e6e:	6822      	ldr	r2, [r4, #0]
 8004e70:	07d2      	lsls	r2, r2, #31
 8004e72:	d501      	bpl.n	8004e78 <_printf_float+0x15c>
 8004e74:	3301      	adds	r3, #1
 8004e76:	6123      	str	r3, [r4, #16]
 8004e78:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d09e      	beq.n	8004dbe <_printf_float+0xa2>
 8004e80:	232d      	movs	r3, #45	@ 0x2d
 8004e82:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004e86:	e79a      	b.n	8004dbe <_printf_float+0xa2>
 8004e88:	2947      	cmp	r1, #71	@ 0x47
 8004e8a:	d1bf      	bne.n	8004e0c <_printf_float+0xf0>
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d1bd      	bne.n	8004e0c <_printf_float+0xf0>
 8004e90:	2301      	movs	r3, #1
 8004e92:	e7ba      	b.n	8004e0a <_printf_float+0xee>
 8004e94:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004e98:	d9dc      	bls.n	8004e54 <_printf_float+0x138>
 8004e9a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004e9e:	d118      	bne.n	8004ed2 <_printf_float+0x1b6>
 8004ea0:	2900      	cmp	r1, #0
 8004ea2:	6863      	ldr	r3, [r4, #4]
 8004ea4:	dd0b      	ble.n	8004ebe <_printf_float+0x1a2>
 8004ea6:	6121      	str	r1, [r4, #16]
 8004ea8:	b913      	cbnz	r3, 8004eb0 <_printf_float+0x194>
 8004eaa:	6822      	ldr	r2, [r4, #0]
 8004eac:	07d0      	lsls	r0, r2, #31
 8004eae:	d502      	bpl.n	8004eb6 <_printf_float+0x19a>
 8004eb0:	3301      	adds	r3, #1
 8004eb2:	440b      	add	r3, r1
 8004eb4:	6123      	str	r3, [r4, #16]
 8004eb6:	f04f 0900 	mov.w	r9, #0
 8004eba:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004ebc:	e7dc      	b.n	8004e78 <_printf_float+0x15c>
 8004ebe:	b913      	cbnz	r3, 8004ec6 <_printf_float+0x1aa>
 8004ec0:	6822      	ldr	r2, [r4, #0]
 8004ec2:	07d2      	lsls	r2, r2, #31
 8004ec4:	d501      	bpl.n	8004eca <_printf_float+0x1ae>
 8004ec6:	3302      	adds	r3, #2
 8004ec8:	e7f4      	b.n	8004eb4 <_printf_float+0x198>
 8004eca:	2301      	movs	r3, #1
 8004ecc:	e7f2      	b.n	8004eb4 <_printf_float+0x198>
 8004ece:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004ed2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004ed4:	4299      	cmp	r1, r3
 8004ed6:	db05      	blt.n	8004ee4 <_printf_float+0x1c8>
 8004ed8:	6823      	ldr	r3, [r4, #0]
 8004eda:	6121      	str	r1, [r4, #16]
 8004edc:	07d8      	lsls	r0, r3, #31
 8004ede:	d5ea      	bpl.n	8004eb6 <_printf_float+0x19a>
 8004ee0:	1c4b      	adds	r3, r1, #1
 8004ee2:	e7e7      	b.n	8004eb4 <_printf_float+0x198>
 8004ee4:	2900      	cmp	r1, #0
 8004ee6:	bfcc      	ite	gt
 8004ee8:	2201      	movgt	r2, #1
 8004eea:	f1c1 0202 	rsble	r2, r1, #2
 8004eee:	4413      	add	r3, r2
 8004ef0:	e7e0      	b.n	8004eb4 <_printf_float+0x198>
 8004ef2:	6823      	ldr	r3, [r4, #0]
 8004ef4:	055a      	lsls	r2, r3, #21
 8004ef6:	d407      	bmi.n	8004f08 <_printf_float+0x1ec>
 8004ef8:	6923      	ldr	r3, [r4, #16]
 8004efa:	4642      	mov	r2, r8
 8004efc:	4631      	mov	r1, r6
 8004efe:	4628      	mov	r0, r5
 8004f00:	47b8      	blx	r7
 8004f02:	3001      	adds	r0, #1
 8004f04:	d12b      	bne.n	8004f5e <_printf_float+0x242>
 8004f06:	e764      	b.n	8004dd2 <_printf_float+0xb6>
 8004f08:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004f0c:	f240 80dc 	bls.w	80050c8 <_printf_float+0x3ac>
 8004f10:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004f14:	2200      	movs	r2, #0
 8004f16:	2300      	movs	r3, #0
 8004f18:	f7fb fd46 	bl	80009a8 <__aeabi_dcmpeq>
 8004f1c:	2800      	cmp	r0, #0
 8004f1e:	d033      	beq.n	8004f88 <_printf_float+0x26c>
 8004f20:	2301      	movs	r3, #1
 8004f22:	4631      	mov	r1, r6
 8004f24:	4628      	mov	r0, r5
 8004f26:	4a35      	ldr	r2, [pc, #212]	@ (8004ffc <_printf_float+0x2e0>)
 8004f28:	47b8      	blx	r7
 8004f2a:	3001      	adds	r0, #1
 8004f2c:	f43f af51 	beq.w	8004dd2 <_printf_float+0xb6>
 8004f30:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004f34:	4543      	cmp	r3, r8
 8004f36:	db02      	blt.n	8004f3e <_printf_float+0x222>
 8004f38:	6823      	ldr	r3, [r4, #0]
 8004f3a:	07d8      	lsls	r0, r3, #31
 8004f3c:	d50f      	bpl.n	8004f5e <_printf_float+0x242>
 8004f3e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004f42:	4631      	mov	r1, r6
 8004f44:	4628      	mov	r0, r5
 8004f46:	47b8      	blx	r7
 8004f48:	3001      	adds	r0, #1
 8004f4a:	f43f af42 	beq.w	8004dd2 <_printf_float+0xb6>
 8004f4e:	f04f 0900 	mov.w	r9, #0
 8004f52:	f108 38ff 	add.w	r8, r8, #4294967295
 8004f56:	f104 0a1a 	add.w	sl, r4, #26
 8004f5a:	45c8      	cmp	r8, r9
 8004f5c:	dc09      	bgt.n	8004f72 <_printf_float+0x256>
 8004f5e:	6823      	ldr	r3, [r4, #0]
 8004f60:	079b      	lsls	r3, r3, #30
 8004f62:	f100 8102 	bmi.w	800516a <_printf_float+0x44e>
 8004f66:	68e0      	ldr	r0, [r4, #12]
 8004f68:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004f6a:	4298      	cmp	r0, r3
 8004f6c:	bfb8      	it	lt
 8004f6e:	4618      	movlt	r0, r3
 8004f70:	e731      	b.n	8004dd6 <_printf_float+0xba>
 8004f72:	2301      	movs	r3, #1
 8004f74:	4652      	mov	r2, sl
 8004f76:	4631      	mov	r1, r6
 8004f78:	4628      	mov	r0, r5
 8004f7a:	47b8      	blx	r7
 8004f7c:	3001      	adds	r0, #1
 8004f7e:	f43f af28 	beq.w	8004dd2 <_printf_float+0xb6>
 8004f82:	f109 0901 	add.w	r9, r9, #1
 8004f86:	e7e8      	b.n	8004f5a <_printf_float+0x23e>
 8004f88:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	dc38      	bgt.n	8005000 <_printf_float+0x2e4>
 8004f8e:	2301      	movs	r3, #1
 8004f90:	4631      	mov	r1, r6
 8004f92:	4628      	mov	r0, r5
 8004f94:	4a19      	ldr	r2, [pc, #100]	@ (8004ffc <_printf_float+0x2e0>)
 8004f96:	47b8      	blx	r7
 8004f98:	3001      	adds	r0, #1
 8004f9a:	f43f af1a 	beq.w	8004dd2 <_printf_float+0xb6>
 8004f9e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8004fa2:	ea59 0303 	orrs.w	r3, r9, r3
 8004fa6:	d102      	bne.n	8004fae <_printf_float+0x292>
 8004fa8:	6823      	ldr	r3, [r4, #0]
 8004faa:	07d9      	lsls	r1, r3, #31
 8004fac:	d5d7      	bpl.n	8004f5e <_printf_float+0x242>
 8004fae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004fb2:	4631      	mov	r1, r6
 8004fb4:	4628      	mov	r0, r5
 8004fb6:	47b8      	blx	r7
 8004fb8:	3001      	adds	r0, #1
 8004fba:	f43f af0a 	beq.w	8004dd2 <_printf_float+0xb6>
 8004fbe:	f04f 0a00 	mov.w	sl, #0
 8004fc2:	f104 0b1a 	add.w	fp, r4, #26
 8004fc6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004fc8:	425b      	negs	r3, r3
 8004fca:	4553      	cmp	r3, sl
 8004fcc:	dc01      	bgt.n	8004fd2 <_printf_float+0x2b6>
 8004fce:	464b      	mov	r3, r9
 8004fd0:	e793      	b.n	8004efa <_printf_float+0x1de>
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	465a      	mov	r2, fp
 8004fd6:	4631      	mov	r1, r6
 8004fd8:	4628      	mov	r0, r5
 8004fda:	47b8      	blx	r7
 8004fdc:	3001      	adds	r0, #1
 8004fde:	f43f aef8 	beq.w	8004dd2 <_printf_float+0xb6>
 8004fe2:	f10a 0a01 	add.w	sl, sl, #1
 8004fe6:	e7ee      	b.n	8004fc6 <_printf_float+0x2aa>
 8004fe8:	7fefffff 	.word	0x7fefffff
 8004fec:	080082ae 	.word	0x080082ae
 8004ff0:	080082aa 	.word	0x080082aa
 8004ff4:	080082b6 	.word	0x080082b6
 8004ff8:	080082b2 	.word	0x080082b2
 8004ffc:	080082ba 	.word	0x080082ba
 8005000:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005002:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005006:	4553      	cmp	r3, sl
 8005008:	bfa8      	it	ge
 800500a:	4653      	movge	r3, sl
 800500c:	2b00      	cmp	r3, #0
 800500e:	4699      	mov	r9, r3
 8005010:	dc36      	bgt.n	8005080 <_printf_float+0x364>
 8005012:	f04f 0b00 	mov.w	fp, #0
 8005016:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800501a:	f104 021a 	add.w	r2, r4, #26
 800501e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005020:	930a      	str	r3, [sp, #40]	@ 0x28
 8005022:	eba3 0309 	sub.w	r3, r3, r9
 8005026:	455b      	cmp	r3, fp
 8005028:	dc31      	bgt.n	800508e <_printf_float+0x372>
 800502a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800502c:	459a      	cmp	sl, r3
 800502e:	dc3a      	bgt.n	80050a6 <_printf_float+0x38a>
 8005030:	6823      	ldr	r3, [r4, #0]
 8005032:	07da      	lsls	r2, r3, #31
 8005034:	d437      	bmi.n	80050a6 <_printf_float+0x38a>
 8005036:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005038:	ebaa 0903 	sub.w	r9, sl, r3
 800503c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800503e:	ebaa 0303 	sub.w	r3, sl, r3
 8005042:	4599      	cmp	r9, r3
 8005044:	bfa8      	it	ge
 8005046:	4699      	movge	r9, r3
 8005048:	f1b9 0f00 	cmp.w	r9, #0
 800504c:	dc33      	bgt.n	80050b6 <_printf_float+0x39a>
 800504e:	f04f 0800 	mov.w	r8, #0
 8005052:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005056:	f104 0b1a 	add.w	fp, r4, #26
 800505a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800505c:	ebaa 0303 	sub.w	r3, sl, r3
 8005060:	eba3 0309 	sub.w	r3, r3, r9
 8005064:	4543      	cmp	r3, r8
 8005066:	f77f af7a 	ble.w	8004f5e <_printf_float+0x242>
 800506a:	2301      	movs	r3, #1
 800506c:	465a      	mov	r2, fp
 800506e:	4631      	mov	r1, r6
 8005070:	4628      	mov	r0, r5
 8005072:	47b8      	blx	r7
 8005074:	3001      	adds	r0, #1
 8005076:	f43f aeac 	beq.w	8004dd2 <_printf_float+0xb6>
 800507a:	f108 0801 	add.w	r8, r8, #1
 800507e:	e7ec      	b.n	800505a <_printf_float+0x33e>
 8005080:	4642      	mov	r2, r8
 8005082:	4631      	mov	r1, r6
 8005084:	4628      	mov	r0, r5
 8005086:	47b8      	blx	r7
 8005088:	3001      	adds	r0, #1
 800508a:	d1c2      	bne.n	8005012 <_printf_float+0x2f6>
 800508c:	e6a1      	b.n	8004dd2 <_printf_float+0xb6>
 800508e:	2301      	movs	r3, #1
 8005090:	4631      	mov	r1, r6
 8005092:	4628      	mov	r0, r5
 8005094:	920a      	str	r2, [sp, #40]	@ 0x28
 8005096:	47b8      	blx	r7
 8005098:	3001      	adds	r0, #1
 800509a:	f43f ae9a 	beq.w	8004dd2 <_printf_float+0xb6>
 800509e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80050a0:	f10b 0b01 	add.w	fp, fp, #1
 80050a4:	e7bb      	b.n	800501e <_printf_float+0x302>
 80050a6:	4631      	mov	r1, r6
 80050a8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80050ac:	4628      	mov	r0, r5
 80050ae:	47b8      	blx	r7
 80050b0:	3001      	adds	r0, #1
 80050b2:	d1c0      	bne.n	8005036 <_printf_float+0x31a>
 80050b4:	e68d      	b.n	8004dd2 <_printf_float+0xb6>
 80050b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80050b8:	464b      	mov	r3, r9
 80050ba:	4631      	mov	r1, r6
 80050bc:	4628      	mov	r0, r5
 80050be:	4442      	add	r2, r8
 80050c0:	47b8      	blx	r7
 80050c2:	3001      	adds	r0, #1
 80050c4:	d1c3      	bne.n	800504e <_printf_float+0x332>
 80050c6:	e684      	b.n	8004dd2 <_printf_float+0xb6>
 80050c8:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80050cc:	f1ba 0f01 	cmp.w	sl, #1
 80050d0:	dc01      	bgt.n	80050d6 <_printf_float+0x3ba>
 80050d2:	07db      	lsls	r3, r3, #31
 80050d4:	d536      	bpl.n	8005144 <_printf_float+0x428>
 80050d6:	2301      	movs	r3, #1
 80050d8:	4642      	mov	r2, r8
 80050da:	4631      	mov	r1, r6
 80050dc:	4628      	mov	r0, r5
 80050de:	47b8      	blx	r7
 80050e0:	3001      	adds	r0, #1
 80050e2:	f43f ae76 	beq.w	8004dd2 <_printf_float+0xb6>
 80050e6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80050ea:	4631      	mov	r1, r6
 80050ec:	4628      	mov	r0, r5
 80050ee:	47b8      	blx	r7
 80050f0:	3001      	adds	r0, #1
 80050f2:	f43f ae6e 	beq.w	8004dd2 <_printf_float+0xb6>
 80050f6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80050fa:	2200      	movs	r2, #0
 80050fc:	2300      	movs	r3, #0
 80050fe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005102:	f7fb fc51 	bl	80009a8 <__aeabi_dcmpeq>
 8005106:	b9c0      	cbnz	r0, 800513a <_printf_float+0x41e>
 8005108:	4653      	mov	r3, sl
 800510a:	f108 0201 	add.w	r2, r8, #1
 800510e:	4631      	mov	r1, r6
 8005110:	4628      	mov	r0, r5
 8005112:	47b8      	blx	r7
 8005114:	3001      	adds	r0, #1
 8005116:	d10c      	bne.n	8005132 <_printf_float+0x416>
 8005118:	e65b      	b.n	8004dd2 <_printf_float+0xb6>
 800511a:	2301      	movs	r3, #1
 800511c:	465a      	mov	r2, fp
 800511e:	4631      	mov	r1, r6
 8005120:	4628      	mov	r0, r5
 8005122:	47b8      	blx	r7
 8005124:	3001      	adds	r0, #1
 8005126:	f43f ae54 	beq.w	8004dd2 <_printf_float+0xb6>
 800512a:	f108 0801 	add.w	r8, r8, #1
 800512e:	45d0      	cmp	r8, sl
 8005130:	dbf3      	blt.n	800511a <_printf_float+0x3fe>
 8005132:	464b      	mov	r3, r9
 8005134:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005138:	e6e0      	b.n	8004efc <_printf_float+0x1e0>
 800513a:	f04f 0800 	mov.w	r8, #0
 800513e:	f104 0b1a 	add.w	fp, r4, #26
 8005142:	e7f4      	b.n	800512e <_printf_float+0x412>
 8005144:	2301      	movs	r3, #1
 8005146:	4642      	mov	r2, r8
 8005148:	e7e1      	b.n	800510e <_printf_float+0x3f2>
 800514a:	2301      	movs	r3, #1
 800514c:	464a      	mov	r2, r9
 800514e:	4631      	mov	r1, r6
 8005150:	4628      	mov	r0, r5
 8005152:	47b8      	blx	r7
 8005154:	3001      	adds	r0, #1
 8005156:	f43f ae3c 	beq.w	8004dd2 <_printf_float+0xb6>
 800515a:	f108 0801 	add.w	r8, r8, #1
 800515e:	68e3      	ldr	r3, [r4, #12]
 8005160:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005162:	1a5b      	subs	r3, r3, r1
 8005164:	4543      	cmp	r3, r8
 8005166:	dcf0      	bgt.n	800514a <_printf_float+0x42e>
 8005168:	e6fd      	b.n	8004f66 <_printf_float+0x24a>
 800516a:	f04f 0800 	mov.w	r8, #0
 800516e:	f104 0919 	add.w	r9, r4, #25
 8005172:	e7f4      	b.n	800515e <_printf_float+0x442>

08005174 <_printf_common>:
 8005174:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005178:	4616      	mov	r6, r2
 800517a:	4698      	mov	r8, r3
 800517c:	688a      	ldr	r2, [r1, #8]
 800517e:	690b      	ldr	r3, [r1, #16]
 8005180:	4607      	mov	r7, r0
 8005182:	4293      	cmp	r3, r2
 8005184:	bfb8      	it	lt
 8005186:	4613      	movlt	r3, r2
 8005188:	6033      	str	r3, [r6, #0]
 800518a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800518e:	460c      	mov	r4, r1
 8005190:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005194:	b10a      	cbz	r2, 800519a <_printf_common+0x26>
 8005196:	3301      	adds	r3, #1
 8005198:	6033      	str	r3, [r6, #0]
 800519a:	6823      	ldr	r3, [r4, #0]
 800519c:	0699      	lsls	r1, r3, #26
 800519e:	bf42      	ittt	mi
 80051a0:	6833      	ldrmi	r3, [r6, #0]
 80051a2:	3302      	addmi	r3, #2
 80051a4:	6033      	strmi	r3, [r6, #0]
 80051a6:	6825      	ldr	r5, [r4, #0]
 80051a8:	f015 0506 	ands.w	r5, r5, #6
 80051ac:	d106      	bne.n	80051bc <_printf_common+0x48>
 80051ae:	f104 0a19 	add.w	sl, r4, #25
 80051b2:	68e3      	ldr	r3, [r4, #12]
 80051b4:	6832      	ldr	r2, [r6, #0]
 80051b6:	1a9b      	subs	r3, r3, r2
 80051b8:	42ab      	cmp	r3, r5
 80051ba:	dc2b      	bgt.n	8005214 <_printf_common+0xa0>
 80051bc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80051c0:	6822      	ldr	r2, [r4, #0]
 80051c2:	3b00      	subs	r3, #0
 80051c4:	bf18      	it	ne
 80051c6:	2301      	movne	r3, #1
 80051c8:	0692      	lsls	r2, r2, #26
 80051ca:	d430      	bmi.n	800522e <_printf_common+0xba>
 80051cc:	4641      	mov	r1, r8
 80051ce:	4638      	mov	r0, r7
 80051d0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80051d4:	47c8      	blx	r9
 80051d6:	3001      	adds	r0, #1
 80051d8:	d023      	beq.n	8005222 <_printf_common+0xae>
 80051da:	6823      	ldr	r3, [r4, #0]
 80051dc:	6922      	ldr	r2, [r4, #16]
 80051de:	f003 0306 	and.w	r3, r3, #6
 80051e2:	2b04      	cmp	r3, #4
 80051e4:	bf14      	ite	ne
 80051e6:	2500      	movne	r5, #0
 80051e8:	6833      	ldreq	r3, [r6, #0]
 80051ea:	f04f 0600 	mov.w	r6, #0
 80051ee:	bf08      	it	eq
 80051f0:	68e5      	ldreq	r5, [r4, #12]
 80051f2:	f104 041a 	add.w	r4, r4, #26
 80051f6:	bf08      	it	eq
 80051f8:	1aed      	subeq	r5, r5, r3
 80051fa:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80051fe:	bf08      	it	eq
 8005200:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005204:	4293      	cmp	r3, r2
 8005206:	bfc4      	itt	gt
 8005208:	1a9b      	subgt	r3, r3, r2
 800520a:	18ed      	addgt	r5, r5, r3
 800520c:	42b5      	cmp	r5, r6
 800520e:	d11a      	bne.n	8005246 <_printf_common+0xd2>
 8005210:	2000      	movs	r0, #0
 8005212:	e008      	b.n	8005226 <_printf_common+0xb2>
 8005214:	2301      	movs	r3, #1
 8005216:	4652      	mov	r2, sl
 8005218:	4641      	mov	r1, r8
 800521a:	4638      	mov	r0, r7
 800521c:	47c8      	blx	r9
 800521e:	3001      	adds	r0, #1
 8005220:	d103      	bne.n	800522a <_printf_common+0xb6>
 8005222:	f04f 30ff 	mov.w	r0, #4294967295
 8005226:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800522a:	3501      	adds	r5, #1
 800522c:	e7c1      	b.n	80051b2 <_printf_common+0x3e>
 800522e:	2030      	movs	r0, #48	@ 0x30
 8005230:	18e1      	adds	r1, r4, r3
 8005232:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005236:	1c5a      	adds	r2, r3, #1
 8005238:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800523c:	4422      	add	r2, r4
 800523e:	3302      	adds	r3, #2
 8005240:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005244:	e7c2      	b.n	80051cc <_printf_common+0x58>
 8005246:	2301      	movs	r3, #1
 8005248:	4622      	mov	r2, r4
 800524a:	4641      	mov	r1, r8
 800524c:	4638      	mov	r0, r7
 800524e:	47c8      	blx	r9
 8005250:	3001      	adds	r0, #1
 8005252:	d0e6      	beq.n	8005222 <_printf_common+0xae>
 8005254:	3601      	adds	r6, #1
 8005256:	e7d9      	b.n	800520c <_printf_common+0x98>

08005258 <_printf_i>:
 8005258:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800525c:	7e0f      	ldrb	r7, [r1, #24]
 800525e:	4691      	mov	r9, r2
 8005260:	2f78      	cmp	r7, #120	@ 0x78
 8005262:	4680      	mov	r8, r0
 8005264:	460c      	mov	r4, r1
 8005266:	469a      	mov	sl, r3
 8005268:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800526a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800526e:	d807      	bhi.n	8005280 <_printf_i+0x28>
 8005270:	2f62      	cmp	r7, #98	@ 0x62
 8005272:	d80a      	bhi.n	800528a <_printf_i+0x32>
 8005274:	2f00      	cmp	r7, #0
 8005276:	f000 80d1 	beq.w	800541c <_printf_i+0x1c4>
 800527a:	2f58      	cmp	r7, #88	@ 0x58
 800527c:	f000 80b8 	beq.w	80053f0 <_printf_i+0x198>
 8005280:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005284:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005288:	e03a      	b.n	8005300 <_printf_i+0xa8>
 800528a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800528e:	2b15      	cmp	r3, #21
 8005290:	d8f6      	bhi.n	8005280 <_printf_i+0x28>
 8005292:	a101      	add	r1, pc, #4	@ (adr r1, 8005298 <_printf_i+0x40>)
 8005294:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005298:	080052f1 	.word	0x080052f1
 800529c:	08005305 	.word	0x08005305
 80052a0:	08005281 	.word	0x08005281
 80052a4:	08005281 	.word	0x08005281
 80052a8:	08005281 	.word	0x08005281
 80052ac:	08005281 	.word	0x08005281
 80052b0:	08005305 	.word	0x08005305
 80052b4:	08005281 	.word	0x08005281
 80052b8:	08005281 	.word	0x08005281
 80052bc:	08005281 	.word	0x08005281
 80052c0:	08005281 	.word	0x08005281
 80052c4:	08005403 	.word	0x08005403
 80052c8:	0800532f 	.word	0x0800532f
 80052cc:	080053bd 	.word	0x080053bd
 80052d0:	08005281 	.word	0x08005281
 80052d4:	08005281 	.word	0x08005281
 80052d8:	08005425 	.word	0x08005425
 80052dc:	08005281 	.word	0x08005281
 80052e0:	0800532f 	.word	0x0800532f
 80052e4:	08005281 	.word	0x08005281
 80052e8:	08005281 	.word	0x08005281
 80052ec:	080053c5 	.word	0x080053c5
 80052f0:	6833      	ldr	r3, [r6, #0]
 80052f2:	1d1a      	adds	r2, r3, #4
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	6032      	str	r2, [r6, #0]
 80052f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80052fc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005300:	2301      	movs	r3, #1
 8005302:	e09c      	b.n	800543e <_printf_i+0x1e6>
 8005304:	6833      	ldr	r3, [r6, #0]
 8005306:	6820      	ldr	r0, [r4, #0]
 8005308:	1d19      	adds	r1, r3, #4
 800530a:	6031      	str	r1, [r6, #0]
 800530c:	0606      	lsls	r6, r0, #24
 800530e:	d501      	bpl.n	8005314 <_printf_i+0xbc>
 8005310:	681d      	ldr	r5, [r3, #0]
 8005312:	e003      	b.n	800531c <_printf_i+0xc4>
 8005314:	0645      	lsls	r5, r0, #25
 8005316:	d5fb      	bpl.n	8005310 <_printf_i+0xb8>
 8005318:	f9b3 5000 	ldrsh.w	r5, [r3]
 800531c:	2d00      	cmp	r5, #0
 800531e:	da03      	bge.n	8005328 <_printf_i+0xd0>
 8005320:	232d      	movs	r3, #45	@ 0x2d
 8005322:	426d      	negs	r5, r5
 8005324:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005328:	230a      	movs	r3, #10
 800532a:	4858      	ldr	r0, [pc, #352]	@ (800548c <_printf_i+0x234>)
 800532c:	e011      	b.n	8005352 <_printf_i+0xfa>
 800532e:	6821      	ldr	r1, [r4, #0]
 8005330:	6833      	ldr	r3, [r6, #0]
 8005332:	0608      	lsls	r0, r1, #24
 8005334:	f853 5b04 	ldr.w	r5, [r3], #4
 8005338:	d402      	bmi.n	8005340 <_printf_i+0xe8>
 800533a:	0649      	lsls	r1, r1, #25
 800533c:	bf48      	it	mi
 800533e:	b2ad      	uxthmi	r5, r5
 8005340:	2f6f      	cmp	r7, #111	@ 0x6f
 8005342:	6033      	str	r3, [r6, #0]
 8005344:	bf14      	ite	ne
 8005346:	230a      	movne	r3, #10
 8005348:	2308      	moveq	r3, #8
 800534a:	4850      	ldr	r0, [pc, #320]	@ (800548c <_printf_i+0x234>)
 800534c:	2100      	movs	r1, #0
 800534e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005352:	6866      	ldr	r6, [r4, #4]
 8005354:	2e00      	cmp	r6, #0
 8005356:	60a6      	str	r6, [r4, #8]
 8005358:	db05      	blt.n	8005366 <_printf_i+0x10e>
 800535a:	6821      	ldr	r1, [r4, #0]
 800535c:	432e      	orrs	r6, r5
 800535e:	f021 0104 	bic.w	r1, r1, #4
 8005362:	6021      	str	r1, [r4, #0]
 8005364:	d04b      	beq.n	80053fe <_printf_i+0x1a6>
 8005366:	4616      	mov	r6, r2
 8005368:	fbb5 f1f3 	udiv	r1, r5, r3
 800536c:	fb03 5711 	mls	r7, r3, r1, r5
 8005370:	5dc7      	ldrb	r7, [r0, r7]
 8005372:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005376:	462f      	mov	r7, r5
 8005378:	42bb      	cmp	r3, r7
 800537a:	460d      	mov	r5, r1
 800537c:	d9f4      	bls.n	8005368 <_printf_i+0x110>
 800537e:	2b08      	cmp	r3, #8
 8005380:	d10b      	bne.n	800539a <_printf_i+0x142>
 8005382:	6823      	ldr	r3, [r4, #0]
 8005384:	07df      	lsls	r7, r3, #31
 8005386:	d508      	bpl.n	800539a <_printf_i+0x142>
 8005388:	6923      	ldr	r3, [r4, #16]
 800538a:	6861      	ldr	r1, [r4, #4]
 800538c:	4299      	cmp	r1, r3
 800538e:	bfde      	ittt	le
 8005390:	2330      	movle	r3, #48	@ 0x30
 8005392:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005396:	f106 36ff 	addle.w	r6, r6, #4294967295
 800539a:	1b92      	subs	r2, r2, r6
 800539c:	6122      	str	r2, [r4, #16]
 800539e:	464b      	mov	r3, r9
 80053a0:	4621      	mov	r1, r4
 80053a2:	4640      	mov	r0, r8
 80053a4:	f8cd a000 	str.w	sl, [sp]
 80053a8:	aa03      	add	r2, sp, #12
 80053aa:	f7ff fee3 	bl	8005174 <_printf_common>
 80053ae:	3001      	adds	r0, #1
 80053b0:	d14a      	bne.n	8005448 <_printf_i+0x1f0>
 80053b2:	f04f 30ff 	mov.w	r0, #4294967295
 80053b6:	b004      	add	sp, #16
 80053b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053bc:	6823      	ldr	r3, [r4, #0]
 80053be:	f043 0320 	orr.w	r3, r3, #32
 80053c2:	6023      	str	r3, [r4, #0]
 80053c4:	2778      	movs	r7, #120	@ 0x78
 80053c6:	4832      	ldr	r0, [pc, #200]	@ (8005490 <_printf_i+0x238>)
 80053c8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80053cc:	6823      	ldr	r3, [r4, #0]
 80053ce:	6831      	ldr	r1, [r6, #0]
 80053d0:	061f      	lsls	r7, r3, #24
 80053d2:	f851 5b04 	ldr.w	r5, [r1], #4
 80053d6:	d402      	bmi.n	80053de <_printf_i+0x186>
 80053d8:	065f      	lsls	r7, r3, #25
 80053da:	bf48      	it	mi
 80053dc:	b2ad      	uxthmi	r5, r5
 80053de:	6031      	str	r1, [r6, #0]
 80053e0:	07d9      	lsls	r1, r3, #31
 80053e2:	bf44      	itt	mi
 80053e4:	f043 0320 	orrmi.w	r3, r3, #32
 80053e8:	6023      	strmi	r3, [r4, #0]
 80053ea:	b11d      	cbz	r5, 80053f4 <_printf_i+0x19c>
 80053ec:	2310      	movs	r3, #16
 80053ee:	e7ad      	b.n	800534c <_printf_i+0xf4>
 80053f0:	4826      	ldr	r0, [pc, #152]	@ (800548c <_printf_i+0x234>)
 80053f2:	e7e9      	b.n	80053c8 <_printf_i+0x170>
 80053f4:	6823      	ldr	r3, [r4, #0]
 80053f6:	f023 0320 	bic.w	r3, r3, #32
 80053fa:	6023      	str	r3, [r4, #0]
 80053fc:	e7f6      	b.n	80053ec <_printf_i+0x194>
 80053fe:	4616      	mov	r6, r2
 8005400:	e7bd      	b.n	800537e <_printf_i+0x126>
 8005402:	6833      	ldr	r3, [r6, #0]
 8005404:	6825      	ldr	r5, [r4, #0]
 8005406:	1d18      	adds	r0, r3, #4
 8005408:	6961      	ldr	r1, [r4, #20]
 800540a:	6030      	str	r0, [r6, #0]
 800540c:	062e      	lsls	r6, r5, #24
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	d501      	bpl.n	8005416 <_printf_i+0x1be>
 8005412:	6019      	str	r1, [r3, #0]
 8005414:	e002      	b.n	800541c <_printf_i+0x1c4>
 8005416:	0668      	lsls	r0, r5, #25
 8005418:	d5fb      	bpl.n	8005412 <_printf_i+0x1ba>
 800541a:	8019      	strh	r1, [r3, #0]
 800541c:	2300      	movs	r3, #0
 800541e:	4616      	mov	r6, r2
 8005420:	6123      	str	r3, [r4, #16]
 8005422:	e7bc      	b.n	800539e <_printf_i+0x146>
 8005424:	6833      	ldr	r3, [r6, #0]
 8005426:	2100      	movs	r1, #0
 8005428:	1d1a      	adds	r2, r3, #4
 800542a:	6032      	str	r2, [r6, #0]
 800542c:	681e      	ldr	r6, [r3, #0]
 800542e:	6862      	ldr	r2, [r4, #4]
 8005430:	4630      	mov	r0, r6
 8005432:	f000 f9b4 	bl	800579e <memchr>
 8005436:	b108      	cbz	r0, 800543c <_printf_i+0x1e4>
 8005438:	1b80      	subs	r0, r0, r6
 800543a:	6060      	str	r0, [r4, #4]
 800543c:	6863      	ldr	r3, [r4, #4]
 800543e:	6123      	str	r3, [r4, #16]
 8005440:	2300      	movs	r3, #0
 8005442:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005446:	e7aa      	b.n	800539e <_printf_i+0x146>
 8005448:	4632      	mov	r2, r6
 800544a:	4649      	mov	r1, r9
 800544c:	4640      	mov	r0, r8
 800544e:	6923      	ldr	r3, [r4, #16]
 8005450:	47d0      	blx	sl
 8005452:	3001      	adds	r0, #1
 8005454:	d0ad      	beq.n	80053b2 <_printf_i+0x15a>
 8005456:	6823      	ldr	r3, [r4, #0]
 8005458:	079b      	lsls	r3, r3, #30
 800545a:	d413      	bmi.n	8005484 <_printf_i+0x22c>
 800545c:	68e0      	ldr	r0, [r4, #12]
 800545e:	9b03      	ldr	r3, [sp, #12]
 8005460:	4298      	cmp	r0, r3
 8005462:	bfb8      	it	lt
 8005464:	4618      	movlt	r0, r3
 8005466:	e7a6      	b.n	80053b6 <_printf_i+0x15e>
 8005468:	2301      	movs	r3, #1
 800546a:	4632      	mov	r2, r6
 800546c:	4649      	mov	r1, r9
 800546e:	4640      	mov	r0, r8
 8005470:	47d0      	blx	sl
 8005472:	3001      	adds	r0, #1
 8005474:	d09d      	beq.n	80053b2 <_printf_i+0x15a>
 8005476:	3501      	adds	r5, #1
 8005478:	68e3      	ldr	r3, [r4, #12]
 800547a:	9903      	ldr	r1, [sp, #12]
 800547c:	1a5b      	subs	r3, r3, r1
 800547e:	42ab      	cmp	r3, r5
 8005480:	dcf2      	bgt.n	8005468 <_printf_i+0x210>
 8005482:	e7eb      	b.n	800545c <_printf_i+0x204>
 8005484:	2500      	movs	r5, #0
 8005486:	f104 0619 	add.w	r6, r4, #25
 800548a:	e7f5      	b.n	8005478 <_printf_i+0x220>
 800548c:	080082bc 	.word	0x080082bc
 8005490:	080082cd 	.word	0x080082cd

08005494 <std>:
 8005494:	2300      	movs	r3, #0
 8005496:	b510      	push	{r4, lr}
 8005498:	4604      	mov	r4, r0
 800549a:	e9c0 3300 	strd	r3, r3, [r0]
 800549e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80054a2:	6083      	str	r3, [r0, #8]
 80054a4:	8181      	strh	r1, [r0, #12]
 80054a6:	6643      	str	r3, [r0, #100]	@ 0x64
 80054a8:	81c2      	strh	r2, [r0, #14]
 80054aa:	6183      	str	r3, [r0, #24]
 80054ac:	4619      	mov	r1, r3
 80054ae:	2208      	movs	r2, #8
 80054b0:	305c      	adds	r0, #92	@ 0x5c
 80054b2:	f000 f8f4 	bl	800569e <memset>
 80054b6:	4b0d      	ldr	r3, [pc, #52]	@ (80054ec <std+0x58>)
 80054b8:	6224      	str	r4, [r4, #32]
 80054ba:	6263      	str	r3, [r4, #36]	@ 0x24
 80054bc:	4b0c      	ldr	r3, [pc, #48]	@ (80054f0 <std+0x5c>)
 80054be:	62a3      	str	r3, [r4, #40]	@ 0x28
 80054c0:	4b0c      	ldr	r3, [pc, #48]	@ (80054f4 <std+0x60>)
 80054c2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80054c4:	4b0c      	ldr	r3, [pc, #48]	@ (80054f8 <std+0x64>)
 80054c6:	6323      	str	r3, [r4, #48]	@ 0x30
 80054c8:	4b0c      	ldr	r3, [pc, #48]	@ (80054fc <std+0x68>)
 80054ca:	429c      	cmp	r4, r3
 80054cc:	d006      	beq.n	80054dc <std+0x48>
 80054ce:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80054d2:	4294      	cmp	r4, r2
 80054d4:	d002      	beq.n	80054dc <std+0x48>
 80054d6:	33d0      	adds	r3, #208	@ 0xd0
 80054d8:	429c      	cmp	r4, r3
 80054da:	d105      	bne.n	80054e8 <std+0x54>
 80054dc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80054e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054e4:	f000 b958 	b.w	8005798 <__retarget_lock_init_recursive>
 80054e8:	bd10      	pop	{r4, pc}
 80054ea:	bf00      	nop
 80054ec:	08005619 	.word	0x08005619
 80054f0:	0800563b 	.word	0x0800563b
 80054f4:	08005673 	.word	0x08005673
 80054f8:	08005697 	.word	0x08005697
 80054fc:	20000590 	.word	0x20000590

08005500 <stdio_exit_handler>:
 8005500:	4a02      	ldr	r2, [pc, #8]	@ (800550c <stdio_exit_handler+0xc>)
 8005502:	4903      	ldr	r1, [pc, #12]	@ (8005510 <stdio_exit_handler+0x10>)
 8005504:	4803      	ldr	r0, [pc, #12]	@ (8005514 <stdio_exit_handler+0x14>)
 8005506:	f000 b869 	b.w	80055dc <_fwalk_sglue>
 800550a:	bf00      	nop
 800550c:	2000001c 	.word	0x2000001c
 8005510:	08006e69 	.word	0x08006e69
 8005514:	2000002c 	.word	0x2000002c

08005518 <cleanup_stdio>:
 8005518:	6841      	ldr	r1, [r0, #4]
 800551a:	4b0c      	ldr	r3, [pc, #48]	@ (800554c <cleanup_stdio+0x34>)
 800551c:	b510      	push	{r4, lr}
 800551e:	4299      	cmp	r1, r3
 8005520:	4604      	mov	r4, r0
 8005522:	d001      	beq.n	8005528 <cleanup_stdio+0x10>
 8005524:	f001 fca0 	bl	8006e68 <_fflush_r>
 8005528:	68a1      	ldr	r1, [r4, #8]
 800552a:	4b09      	ldr	r3, [pc, #36]	@ (8005550 <cleanup_stdio+0x38>)
 800552c:	4299      	cmp	r1, r3
 800552e:	d002      	beq.n	8005536 <cleanup_stdio+0x1e>
 8005530:	4620      	mov	r0, r4
 8005532:	f001 fc99 	bl	8006e68 <_fflush_r>
 8005536:	68e1      	ldr	r1, [r4, #12]
 8005538:	4b06      	ldr	r3, [pc, #24]	@ (8005554 <cleanup_stdio+0x3c>)
 800553a:	4299      	cmp	r1, r3
 800553c:	d004      	beq.n	8005548 <cleanup_stdio+0x30>
 800553e:	4620      	mov	r0, r4
 8005540:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005544:	f001 bc90 	b.w	8006e68 <_fflush_r>
 8005548:	bd10      	pop	{r4, pc}
 800554a:	bf00      	nop
 800554c:	20000590 	.word	0x20000590
 8005550:	200005f8 	.word	0x200005f8
 8005554:	20000660 	.word	0x20000660

08005558 <global_stdio_init.part.0>:
 8005558:	b510      	push	{r4, lr}
 800555a:	4b0b      	ldr	r3, [pc, #44]	@ (8005588 <global_stdio_init.part.0+0x30>)
 800555c:	4c0b      	ldr	r4, [pc, #44]	@ (800558c <global_stdio_init.part.0+0x34>)
 800555e:	4a0c      	ldr	r2, [pc, #48]	@ (8005590 <global_stdio_init.part.0+0x38>)
 8005560:	4620      	mov	r0, r4
 8005562:	601a      	str	r2, [r3, #0]
 8005564:	2104      	movs	r1, #4
 8005566:	2200      	movs	r2, #0
 8005568:	f7ff ff94 	bl	8005494 <std>
 800556c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005570:	2201      	movs	r2, #1
 8005572:	2109      	movs	r1, #9
 8005574:	f7ff ff8e 	bl	8005494 <std>
 8005578:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800557c:	2202      	movs	r2, #2
 800557e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005582:	2112      	movs	r1, #18
 8005584:	f7ff bf86 	b.w	8005494 <std>
 8005588:	200006c8 	.word	0x200006c8
 800558c:	20000590 	.word	0x20000590
 8005590:	08005501 	.word	0x08005501

08005594 <__sfp_lock_acquire>:
 8005594:	4801      	ldr	r0, [pc, #4]	@ (800559c <__sfp_lock_acquire+0x8>)
 8005596:	f000 b900 	b.w	800579a <__retarget_lock_acquire_recursive>
 800559a:	bf00      	nop
 800559c:	200006d1 	.word	0x200006d1

080055a0 <__sfp_lock_release>:
 80055a0:	4801      	ldr	r0, [pc, #4]	@ (80055a8 <__sfp_lock_release+0x8>)
 80055a2:	f000 b8fb 	b.w	800579c <__retarget_lock_release_recursive>
 80055a6:	bf00      	nop
 80055a8:	200006d1 	.word	0x200006d1

080055ac <__sinit>:
 80055ac:	b510      	push	{r4, lr}
 80055ae:	4604      	mov	r4, r0
 80055b0:	f7ff fff0 	bl	8005594 <__sfp_lock_acquire>
 80055b4:	6a23      	ldr	r3, [r4, #32]
 80055b6:	b11b      	cbz	r3, 80055c0 <__sinit+0x14>
 80055b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80055bc:	f7ff bff0 	b.w	80055a0 <__sfp_lock_release>
 80055c0:	4b04      	ldr	r3, [pc, #16]	@ (80055d4 <__sinit+0x28>)
 80055c2:	6223      	str	r3, [r4, #32]
 80055c4:	4b04      	ldr	r3, [pc, #16]	@ (80055d8 <__sinit+0x2c>)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d1f5      	bne.n	80055b8 <__sinit+0xc>
 80055cc:	f7ff ffc4 	bl	8005558 <global_stdio_init.part.0>
 80055d0:	e7f2      	b.n	80055b8 <__sinit+0xc>
 80055d2:	bf00      	nop
 80055d4:	08005519 	.word	0x08005519
 80055d8:	200006c8 	.word	0x200006c8

080055dc <_fwalk_sglue>:
 80055dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80055e0:	4607      	mov	r7, r0
 80055e2:	4688      	mov	r8, r1
 80055e4:	4614      	mov	r4, r2
 80055e6:	2600      	movs	r6, #0
 80055e8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80055ec:	f1b9 0901 	subs.w	r9, r9, #1
 80055f0:	d505      	bpl.n	80055fe <_fwalk_sglue+0x22>
 80055f2:	6824      	ldr	r4, [r4, #0]
 80055f4:	2c00      	cmp	r4, #0
 80055f6:	d1f7      	bne.n	80055e8 <_fwalk_sglue+0xc>
 80055f8:	4630      	mov	r0, r6
 80055fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80055fe:	89ab      	ldrh	r3, [r5, #12]
 8005600:	2b01      	cmp	r3, #1
 8005602:	d907      	bls.n	8005614 <_fwalk_sglue+0x38>
 8005604:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005608:	3301      	adds	r3, #1
 800560a:	d003      	beq.n	8005614 <_fwalk_sglue+0x38>
 800560c:	4629      	mov	r1, r5
 800560e:	4638      	mov	r0, r7
 8005610:	47c0      	blx	r8
 8005612:	4306      	orrs	r6, r0
 8005614:	3568      	adds	r5, #104	@ 0x68
 8005616:	e7e9      	b.n	80055ec <_fwalk_sglue+0x10>

08005618 <__sread>:
 8005618:	b510      	push	{r4, lr}
 800561a:	460c      	mov	r4, r1
 800561c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005620:	f000 f86c 	bl	80056fc <_read_r>
 8005624:	2800      	cmp	r0, #0
 8005626:	bfab      	itete	ge
 8005628:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800562a:	89a3      	ldrhlt	r3, [r4, #12]
 800562c:	181b      	addge	r3, r3, r0
 800562e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005632:	bfac      	ite	ge
 8005634:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005636:	81a3      	strhlt	r3, [r4, #12]
 8005638:	bd10      	pop	{r4, pc}

0800563a <__swrite>:
 800563a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800563e:	461f      	mov	r7, r3
 8005640:	898b      	ldrh	r3, [r1, #12]
 8005642:	4605      	mov	r5, r0
 8005644:	05db      	lsls	r3, r3, #23
 8005646:	460c      	mov	r4, r1
 8005648:	4616      	mov	r6, r2
 800564a:	d505      	bpl.n	8005658 <__swrite+0x1e>
 800564c:	2302      	movs	r3, #2
 800564e:	2200      	movs	r2, #0
 8005650:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005654:	f000 f840 	bl	80056d8 <_lseek_r>
 8005658:	89a3      	ldrh	r3, [r4, #12]
 800565a:	4632      	mov	r2, r6
 800565c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005660:	81a3      	strh	r3, [r4, #12]
 8005662:	4628      	mov	r0, r5
 8005664:	463b      	mov	r3, r7
 8005666:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800566a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800566e:	f000 b857 	b.w	8005720 <_write_r>

08005672 <__sseek>:
 8005672:	b510      	push	{r4, lr}
 8005674:	460c      	mov	r4, r1
 8005676:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800567a:	f000 f82d 	bl	80056d8 <_lseek_r>
 800567e:	1c43      	adds	r3, r0, #1
 8005680:	89a3      	ldrh	r3, [r4, #12]
 8005682:	bf15      	itete	ne
 8005684:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005686:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800568a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800568e:	81a3      	strheq	r3, [r4, #12]
 8005690:	bf18      	it	ne
 8005692:	81a3      	strhne	r3, [r4, #12]
 8005694:	bd10      	pop	{r4, pc}

08005696 <__sclose>:
 8005696:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800569a:	f000 b80d 	b.w	80056b8 <_close_r>

0800569e <memset>:
 800569e:	4603      	mov	r3, r0
 80056a0:	4402      	add	r2, r0
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d100      	bne.n	80056a8 <memset+0xa>
 80056a6:	4770      	bx	lr
 80056a8:	f803 1b01 	strb.w	r1, [r3], #1
 80056ac:	e7f9      	b.n	80056a2 <memset+0x4>
	...

080056b0 <_localeconv_r>:
 80056b0:	4800      	ldr	r0, [pc, #0]	@ (80056b4 <_localeconv_r+0x4>)
 80056b2:	4770      	bx	lr
 80056b4:	20000168 	.word	0x20000168

080056b8 <_close_r>:
 80056b8:	b538      	push	{r3, r4, r5, lr}
 80056ba:	2300      	movs	r3, #0
 80056bc:	4d05      	ldr	r5, [pc, #20]	@ (80056d4 <_close_r+0x1c>)
 80056be:	4604      	mov	r4, r0
 80056c0:	4608      	mov	r0, r1
 80056c2:	602b      	str	r3, [r5, #0]
 80056c4:	f7fc f9ff 	bl	8001ac6 <_close>
 80056c8:	1c43      	adds	r3, r0, #1
 80056ca:	d102      	bne.n	80056d2 <_close_r+0x1a>
 80056cc:	682b      	ldr	r3, [r5, #0]
 80056ce:	b103      	cbz	r3, 80056d2 <_close_r+0x1a>
 80056d0:	6023      	str	r3, [r4, #0]
 80056d2:	bd38      	pop	{r3, r4, r5, pc}
 80056d4:	200006cc 	.word	0x200006cc

080056d8 <_lseek_r>:
 80056d8:	b538      	push	{r3, r4, r5, lr}
 80056da:	4604      	mov	r4, r0
 80056dc:	4608      	mov	r0, r1
 80056de:	4611      	mov	r1, r2
 80056e0:	2200      	movs	r2, #0
 80056e2:	4d05      	ldr	r5, [pc, #20]	@ (80056f8 <_lseek_r+0x20>)
 80056e4:	602a      	str	r2, [r5, #0]
 80056e6:	461a      	mov	r2, r3
 80056e8:	f7fc fa11 	bl	8001b0e <_lseek>
 80056ec:	1c43      	adds	r3, r0, #1
 80056ee:	d102      	bne.n	80056f6 <_lseek_r+0x1e>
 80056f0:	682b      	ldr	r3, [r5, #0]
 80056f2:	b103      	cbz	r3, 80056f6 <_lseek_r+0x1e>
 80056f4:	6023      	str	r3, [r4, #0]
 80056f6:	bd38      	pop	{r3, r4, r5, pc}
 80056f8:	200006cc 	.word	0x200006cc

080056fc <_read_r>:
 80056fc:	b538      	push	{r3, r4, r5, lr}
 80056fe:	4604      	mov	r4, r0
 8005700:	4608      	mov	r0, r1
 8005702:	4611      	mov	r1, r2
 8005704:	2200      	movs	r2, #0
 8005706:	4d05      	ldr	r5, [pc, #20]	@ (800571c <_read_r+0x20>)
 8005708:	602a      	str	r2, [r5, #0]
 800570a:	461a      	mov	r2, r3
 800570c:	f7fc f9a2 	bl	8001a54 <_read>
 8005710:	1c43      	adds	r3, r0, #1
 8005712:	d102      	bne.n	800571a <_read_r+0x1e>
 8005714:	682b      	ldr	r3, [r5, #0]
 8005716:	b103      	cbz	r3, 800571a <_read_r+0x1e>
 8005718:	6023      	str	r3, [r4, #0]
 800571a:	bd38      	pop	{r3, r4, r5, pc}
 800571c:	200006cc 	.word	0x200006cc

08005720 <_write_r>:
 8005720:	b538      	push	{r3, r4, r5, lr}
 8005722:	4604      	mov	r4, r0
 8005724:	4608      	mov	r0, r1
 8005726:	4611      	mov	r1, r2
 8005728:	2200      	movs	r2, #0
 800572a:	4d05      	ldr	r5, [pc, #20]	@ (8005740 <_write_r+0x20>)
 800572c:	602a      	str	r2, [r5, #0]
 800572e:	461a      	mov	r2, r3
 8005730:	f7fc f9ad 	bl	8001a8e <_write>
 8005734:	1c43      	adds	r3, r0, #1
 8005736:	d102      	bne.n	800573e <_write_r+0x1e>
 8005738:	682b      	ldr	r3, [r5, #0]
 800573a:	b103      	cbz	r3, 800573e <_write_r+0x1e>
 800573c:	6023      	str	r3, [r4, #0]
 800573e:	bd38      	pop	{r3, r4, r5, pc}
 8005740:	200006cc 	.word	0x200006cc

08005744 <__errno>:
 8005744:	4b01      	ldr	r3, [pc, #4]	@ (800574c <__errno+0x8>)
 8005746:	6818      	ldr	r0, [r3, #0]
 8005748:	4770      	bx	lr
 800574a:	bf00      	nop
 800574c:	20000028 	.word	0x20000028

08005750 <__libc_init_array>:
 8005750:	b570      	push	{r4, r5, r6, lr}
 8005752:	2600      	movs	r6, #0
 8005754:	4d0c      	ldr	r5, [pc, #48]	@ (8005788 <__libc_init_array+0x38>)
 8005756:	4c0d      	ldr	r4, [pc, #52]	@ (800578c <__libc_init_array+0x3c>)
 8005758:	1b64      	subs	r4, r4, r5
 800575a:	10a4      	asrs	r4, r4, #2
 800575c:	42a6      	cmp	r6, r4
 800575e:	d109      	bne.n	8005774 <__libc_init_array+0x24>
 8005760:	f001 fece 	bl	8007500 <_init>
 8005764:	2600      	movs	r6, #0
 8005766:	4d0a      	ldr	r5, [pc, #40]	@ (8005790 <__libc_init_array+0x40>)
 8005768:	4c0a      	ldr	r4, [pc, #40]	@ (8005794 <__libc_init_array+0x44>)
 800576a:	1b64      	subs	r4, r4, r5
 800576c:	10a4      	asrs	r4, r4, #2
 800576e:	42a6      	cmp	r6, r4
 8005770:	d105      	bne.n	800577e <__libc_init_array+0x2e>
 8005772:	bd70      	pop	{r4, r5, r6, pc}
 8005774:	f855 3b04 	ldr.w	r3, [r5], #4
 8005778:	4798      	blx	r3
 800577a:	3601      	adds	r6, #1
 800577c:	e7ee      	b.n	800575c <__libc_init_array+0xc>
 800577e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005782:	4798      	blx	r3
 8005784:	3601      	adds	r6, #1
 8005786:	e7f2      	b.n	800576e <__libc_init_array+0x1e>
 8005788:	08008624 	.word	0x08008624
 800578c:	08008624 	.word	0x08008624
 8005790:	08008624 	.word	0x08008624
 8005794:	08008628 	.word	0x08008628

08005798 <__retarget_lock_init_recursive>:
 8005798:	4770      	bx	lr

0800579a <__retarget_lock_acquire_recursive>:
 800579a:	4770      	bx	lr

0800579c <__retarget_lock_release_recursive>:
 800579c:	4770      	bx	lr

0800579e <memchr>:
 800579e:	4603      	mov	r3, r0
 80057a0:	b510      	push	{r4, lr}
 80057a2:	b2c9      	uxtb	r1, r1
 80057a4:	4402      	add	r2, r0
 80057a6:	4293      	cmp	r3, r2
 80057a8:	4618      	mov	r0, r3
 80057aa:	d101      	bne.n	80057b0 <memchr+0x12>
 80057ac:	2000      	movs	r0, #0
 80057ae:	e003      	b.n	80057b8 <memchr+0x1a>
 80057b0:	7804      	ldrb	r4, [r0, #0]
 80057b2:	3301      	adds	r3, #1
 80057b4:	428c      	cmp	r4, r1
 80057b6:	d1f6      	bne.n	80057a6 <memchr+0x8>
 80057b8:	bd10      	pop	{r4, pc}

080057ba <quorem>:
 80057ba:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057be:	6903      	ldr	r3, [r0, #16]
 80057c0:	690c      	ldr	r4, [r1, #16]
 80057c2:	4607      	mov	r7, r0
 80057c4:	42a3      	cmp	r3, r4
 80057c6:	db7e      	blt.n	80058c6 <quorem+0x10c>
 80057c8:	3c01      	subs	r4, #1
 80057ca:	00a3      	lsls	r3, r4, #2
 80057cc:	f100 0514 	add.w	r5, r0, #20
 80057d0:	f101 0814 	add.w	r8, r1, #20
 80057d4:	9300      	str	r3, [sp, #0]
 80057d6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80057da:	9301      	str	r3, [sp, #4]
 80057dc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80057e0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80057e4:	3301      	adds	r3, #1
 80057e6:	429a      	cmp	r2, r3
 80057e8:	fbb2 f6f3 	udiv	r6, r2, r3
 80057ec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80057f0:	d32e      	bcc.n	8005850 <quorem+0x96>
 80057f2:	f04f 0a00 	mov.w	sl, #0
 80057f6:	46c4      	mov	ip, r8
 80057f8:	46ae      	mov	lr, r5
 80057fa:	46d3      	mov	fp, sl
 80057fc:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005800:	b298      	uxth	r0, r3
 8005802:	fb06 a000 	mla	r0, r6, r0, sl
 8005806:	0c1b      	lsrs	r3, r3, #16
 8005808:	0c02      	lsrs	r2, r0, #16
 800580a:	fb06 2303 	mla	r3, r6, r3, r2
 800580e:	f8de 2000 	ldr.w	r2, [lr]
 8005812:	b280      	uxth	r0, r0
 8005814:	b292      	uxth	r2, r2
 8005816:	1a12      	subs	r2, r2, r0
 8005818:	445a      	add	r2, fp
 800581a:	f8de 0000 	ldr.w	r0, [lr]
 800581e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005822:	b29b      	uxth	r3, r3
 8005824:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005828:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800582c:	b292      	uxth	r2, r2
 800582e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005832:	45e1      	cmp	r9, ip
 8005834:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005838:	f84e 2b04 	str.w	r2, [lr], #4
 800583c:	d2de      	bcs.n	80057fc <quorem+0x42>
 800583e:	9b00      	ldr	r3, [sp, #0]
 8005840:	58eb      	ldr	r3, [r5, r3]
 8005842:	b92b      	cbnz	r3, 8005850 <quorem+0x96>
 8005844:	9b01      	ldr	r3, [sp, #4]
 8005846:	3b04      	subs	r3, #4
 8005848:	429d      	cmp	r5, r3
 800584a:	461a      	mov	r2, r3
 800584c:	d32f      	bcc.n	80058ae <quorem+0xf4>
 800584e:	613c      	str	r4, [r7, #16]
 8005850:	4638      	mov	r0, r7
 8005852:	f001 f981 	bl	8006b58 <__mcmp>
 8005856:	2800      	cmp	r0, #0
 8005858:	db25      	blt.n	80058a6 <quorem+0xec>
 800585a:	4629      	mov	r1, r5
 800585c:	2000      	movs	r0, #0
 800585e:	f858 2b04 	ldr.w	r2, [r8], #4
 8005862:	f8d1 c000 	ldr.w	ip, [r1]
 8005866:	fa1f fe82 	uxth.w	lr, r2
 800586a:	fa1f f38c 	uxth.w	r3, ip
 800586e:	eba3 030e 	sub.w	r3, r3, lr
 8005872:	4403      	add	r3, r0
 8005874:	0c12      	lsrs	r2, r2, #16
 8005876:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800587a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800587e:	b29b      	uxth	r3, r3
 8005880:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005884:	45c1      	cmp	r9, r8
 8005886:	ea4f 4022 	mov.w	r0, r2, asr #16
 800588a:	f841 3b04 	str.w	r3, [r1], #4
 800588e:	d2e6      	bcs.n	800585e <quorem+0xa4>
 8005890:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005894:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005898:	b922      	cbnz	r2, 80058a4 <quorem+0xea>
 800589a:	3b04      	subs	r3, #4
 800589c:	429d      	cmp	r5, r3
 800589e:	461a      	mov	r2, r3
 80058a0:	d30b      	bcc.n	80058ba <quorem+0x100>
 80058a2:	613c      	str	r4, [r7, #16]
 80058a4:	3601      	adds	r6, #1
 80058a6:	4630      	mov	r0, r6
 80058a8:	b003      	add	sp, #12
 80058aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058ae:	6812      	ldr	r2, [r2, #0]
 80058b0:	3b04      	subs	r3, #4
 80058b2:	2a00      	cmp	r2, #0
 80058b4:	d1cb      	bne.n	800584e <quorem+0x94>
 80058b6:	3c01      	subs	r4, #1
 80058b8:	e7c6      	b.n	8005848 <quorem+0x8e>
 80058ba:	6812      	ldr	r2, [r2, #0]
 80058bc:	3b04      	subs	r3, #4
 80058be:	2a00      	cmp	r2, #0
 80058c0:	d1ef      	bne.n	80058a2 <quorem+0xe8>
 80058c2:	3c01      	subs	r4, #1
 80058c4:	e7ea      	b.n	800589c <quorem+0xe2>
 80058c6:	2000      	movs	r0, #0
 80058c8:	e7ee      	b.n	80058a8 <quorem+0xee>
 80058ca:	0000      	movs	r0, r0
 80058cc:	0000      	movs	r0, r0
	...

080058d0 <_dtoa_r>:
 80058d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058d4:	4614      	mov	r4, r2
 80058d6:	461d      	mov	r5, r3
 80058d8:	69c7      	ldr	r7, [r0, #28]
 80058da:	b097      	sub	sp, #92	@ 0x5c
 80058dc:	4681      	mov	r9, r0
 80058de:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80058e2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80058e4:	b97f      	cbnz	r7, 8005906 <_dtoa_r+0x36>
 80058e6:	2010      	movs	r0, #16
 80058e8:	f000 fe0e 	bl	8006508 <malloc>
 80058ec:	4602      	mov	r2, r0
 80058ee:	f8c9 001c 	str.w	r0, [r9, #28]
 80058f2:	b920      	cbnz	r0, 80058fe <_dtoa_r+0x2e>
 80058f4:	21ef      	movs	r1, #239	@ 0xef
 80058f6:	4bac      	ldr	r3, [pc, #688]	@ (8005ba8 <_dtoa_r+0x2d8>)
 80058f8:	48ac      	ldr	r0, [pc, #688]	@ (8005bac <_dtoa_r+0x2dc>)
 80058fa:	f001 fafb 	bl	8006ef4 <__assert_func>
 80058fe:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005902:	6007      	str	r7, [r0, #0]
 8005904:	60c7      	str	r7, [r0, #12]
 8005906:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800590a:	6819      	ldr	r1, [r3, #0]
 800590c:	b159      	cbz	r1, 8005926 <_dtoa_r+0x56>
 800590e:	685a      	ldr	r2, [r3, #4]
 8005910:	2301      	movs	r3, #1
 8005912:	4093      	lsls	r3, r2
 8005914:	604a      	str	r2, [r1, #4]
 8005916:	608b      	str	r3, [r1, #8]
 8005918:	4648      	mov	r0, r9
 800591a:	f000 feeb 	bl	80066f4 <_Bfree>
 800591e:	2200      	movs	r2, #0
 8005920:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005924:	601a      	str	r2, [r3, #0]
 8005926:	1e2b      	subs	r3, r5, #0
 8005928:	bfaf      	iteee	ge
 800592a:	2300      	movge	r3, #0
 800592c:	2201      	movlt	r2, #1
 800592e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005932:	9307      	strlt	r3, [sp, #28]
 8005934:	bfa8      	it	ge
 8005936:	6033      	strge	r3, [r6, #0]
 8005938:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800593c:	4b9c      	ldr	r3, [pc, #624]	@ (8005bb0 <_dtoa_r+0x2e0>)
 800593e:	bfb8      	it	lt
 8005940:	6032      	strlt	r2, [r6, #0]
 8005942:	ea33 0308 	bics.w	r3, r3, r8
 8005946:	d112      	bne.n	800596e <_dtoa_r+0x9e>
 8005948:	f242 730f 	movw	r3, #9999	@ 0x270f
 800594c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800594e:	6013      	str	r3, [r2, #0]
 8005950:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005954:	4323      	orrs	r3, r4
 8005956:	f000 855e 	beq.w	8006416 <_dtoa_r+0xb46>
 800595a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800595c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8005bb4 <_dtoa_r+0x2e4>
 8005960:	2b00      	cmp	r3, #0
 8005962:	f000 8560 	beq.w	8006426 <_dtoa_r+0xb56>
 8005966:	f10a 0303 	add.w	r3, sl, #3
 800596a:	f000 bd5a 	b.w	8006422 <_dtoa_r+0xb52>
 800596e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005972:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005976:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800597a:	2200      	movs	r2, #0
 800597c:	2300      	movs	r3, #0
 800597e:	f7fb f813 	bl	80009a8 <__aeabi_dcmpeq>
 8005982:	4607      	mov	r7, r0
 8005984:	b158      	cbz	r0, 800599e <_dtoa_r+0xce>
 8005986:	2301      	movs	r3, #1
 8005988:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800598a:	6013      	str	r3, [r2, #0]
 800598c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800598e:	b113      	cbz	r3, 8005996 <_dtoa_r+0xc6>
 8005990:	4b89      	ldr	r3, [pc, #548]	@ (8005bb8 <_dtoa_r+0x2e8>)
 8005992:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005994:	6013      	str	r3, [r2, #0]
 8005996:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8005bbc <_dtoa_r+0x2ec>
 800599a:	f000 bd44 	b.w	8006426 <_dtoa_r+0xb56>
 800599e:	ab14      	add	r3, sp, #80	@ 0x50
 80059a0:	9301      	str	r3, [sp, #4]
 80059a2:	ab15      	add	r3, sp, #84	@ 0x54
 80059a4:	9300      	str	r3, [sp, #0]
 80059a6:	4648      	mov	r0, r9
 80059a8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80059ac:	f001 f984 	bl	8006cb8 <__d2b>
 80059b0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80059b4:	9003      	str	r0, [sp, #12]
 80059b6:	2e00      	cmp	r6, #0
 80059b8:	d078      	beq.n	8005aac <_dtoa_r+0x1dc>
 80059ba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80059be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80059c0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80059c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80059c8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80059cc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80059d0:	9712      	str	r7, [sp, #72]	@ 0x48
 80059d2:	4619      	mov	r1, r3
 80059d4:	2200      	movs	r2, #0
 80059d6:	4b7a      	ldr	r3, [pc, #488]	@ (8005bc0 <_dtoa_r+0x2f0>)
 80059d8:	f7fa fbc6 	bl	8000168 <__aeabi_dsub>
 80059dc:	a36c      	add	r3, pc, #432	@ (adr r3, 8005b90 <_dtoa_r+0x2c0>)
 80059de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059e2:	f7fa fd79 	bl	80004d8 <__aeabi_dmul>
 80059e6:	a36c      	add	r3, pc, #432	@ (adr r3, 8005b98 <_dtoa_r+0x2c8>)
 80059e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059ec:	f7fa fbbe 	bl	800016c <__adddf3>
 80059f0:	4604      	mov	r4, r0
 80059f2:	4630      	mov	r0, r6
 80059f4:	460d      	mov	r5, r1
 80059f6:	f7fa fd05 	bl	8000404 <__aeabi_i2d>
 80059fa:	a369      	add	r3, pc, #420	@ (adr r3, 8005ba0 <_dtoa_r+0x2d0>)
 80059fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a00:	f7fa fd6a 	bl	80004d8 <__aeabi_dmul>
 8005a04:	4602      	mov	r2, r0
 8005a06:	460b      	mov	r3, r1
 8005a08:	4620      	mov	r0, r4
 8005a0a:	4629      	mov	r1, r5
 8005a0c:	f7fa fbae 	bl	800016c <__adddf3>
 8005a10:	4604      	mov	r4, r0
 8005a12:	460d      	mov	r5, r1
 8005a14:	f7fb f810 	bl	8000a38 <__aeabi_d2iz>
 8005a18:	2200      	movs	r2, #0
 8005a1a:	4607      	mov	r7, r0
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	4620      	mov	r0, r4
 8005a20:	4629      	mov	r1, r5
 8005a22:	f7fa ffcb 	bl	80009bc <__aeabi_dcmplt>
 8005a26:	b140      	cbz	r0, 8005a3a <_dtoa_r+0x16a>
 8005a28:	4638      	mov	r0, r7
 8005a2a:	f7fa fceb 	bl	8000404 <__aeabi_i2d>
 8005a2e:	4622      	mov	r2, r4
 8005a30:	462b      	mov	r3, r5
 8005a32:	f7fa ffb9 	bl	80009a8 <__aeabi_dcmpeq>
 8005a36:	b900      	cbnz	r0, 8005a3a <_dtoa_r+0x16a>
 8005a38:	3f01      	subs	r7, #1
 8005a3a:	2f16      	cmp	r7, #22
 8005a3c:	d854      	bhi.n	8005ae8 <_dtoa_r+0x218>
 8005a3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005a42:	4b60      	ldr	r3, [pc, #384]	@ (8005bc4 <_dtoa_r+0x2f4>)
 8005a44:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a4c:	f7fa ffb6 	bl	80009bc <__aeabi_dcmplt>
 8005a50:	2800      	cmp	r0, #0
 8005a52:	d04b      	beq.n	8005aec <_dtoa_r+0x21c>
 8005a54:	2300      	movs	r3, #0
 8005a56:	3f01      	subs	r7, #1
 8005a58:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005a5a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005a5c:	1b9b      	subs	r3, r3, r6
 8005a5e:	1e5a      	subs	r2, r3, #1
 8005a60:	bf49      	itett	mi
 8005a62:	f1c3 0301 	rsbmi	r3, r3, #1
 8005a66:	2300      	movpl	r3, #0
 8005a68:	9304      	strmi	r3, [sp, #16]
 8005a6a:	2300      	movmi	r3, #0
 8005a6c:	9209      	str	r2, [sp, #36]	@ 0x24
 8005a6e:	bf54      	ite	pl
 8005a70:	9304      	strpl	r3, [sp, #16]
 8005a72:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005a74:	2f00      	cmp	r7, #0
 8005a76:	db3b      	blt.n	8005af0 <_dtoa_r+0x220>
 8005a78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a7a:	970e      	str	r7, [sp, #56]	@ 0x38
 8005a7c:	443b      	add	r3, r7
 8005a7e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a80:	2300      	movs	r3, #0
 8005a82:	930a      	str	r3, [sp, #40]	@ 0x28
 8005a84:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005a86:	2b09      	cmp	r3, #9
 8005a88:	d865      	bhi.n	8005b56 <_dtoa_r+0x286>
 8005a8a:	2b05      	cmp	r3, #5
 8005a8c:	bfc4      	itt	gt
 8005a8e:	3b04      	subgt	r3, #4
 8005a90:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005a92:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005a94:	bfc8      	it	gt
 8005a96:	2400      	movgt	r4, #0
 8005a98:	f1a3 0302 	sub.w	r3, r3, #2
 8005a9c:	bfd8      	it	le
 8005a9e:	2401      	movle	r4, #1
 8005aa0:	2b03      	cmp	r3, #3
 8005aa2:	d864      	bhi.n	8005b6e <_dtoa_r+0x29e>
 8005aa4:	e8df f003 	tbb	[pc, r3]
 8005aa8:	2c385553 	.word	0x2c385553
 8005aac:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005ab0:	441e      	add	r6, r3
 8005ab2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005ab6:	2b20      	cmp	r3, #32
 8005ab8:	bfc1      	itttt	gt
 8005aba:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005abe:	fa08 f803 	lslgt.w	r8, r8, r3
 8005ac2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005ac6:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005aca:	bfd6      	itet	le
 8005acc:	f1c3 0320 	rsble	r3, r3, #32
 8005ad0:	ea48 0003 	orrgt.w	r0, r8, r3
 8005ad4:	fa04 f003 	lslle.w	r0, r4, r3
 8005ad8:	f7fa fc84 	bl	80003e4 <__aeabi_ui2d>
 8005adc:	2201      	movs	r2, #1
 8005ade:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005ae2:	3e01      	subs	r6, #1
 8005ae4:	9212      	str	r2, [sp, #72]	@ 0x48
 8005ae6:	e774      	b.n	80059d2 <_dtoa_r+0x102>
 8005ae8:	2301      	movs	r3, #1
 8005aea:	e7b5      	b.n	8005a58 <_dtoa_r+0x188>
 8005aec:	900f      	str	r0, [sp, #60]	@ 0x3c
 8005aee:	e7b4      	b.n	8005a5a <_dtoa_r+0x18a>
 8005af0:	9b04      	ldr	r3, [sp, #16]
 8005af2:	1bdb      	subs	r3, r3, r7
 8005af4:	9304      	str	r3, [sp, #16]
 8005af6:	427b      	negs	r3, r7
 8005af8:	930a      	str	r3, [sp, #40]	@ 0x28
 8005afa:	2300      	movs	r3, #0
 8005afc:	930e      	str	r3, [sp, #56]	@ 0x38
 8005afe:	e7c1      	b.n	8005a84 <_dtoa_r+0x1b4>
 8005b00:	2301      	movs	r3, #1
 8005b02:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005b04:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005b06:	eb07 0b03 	add.w	fp, r7, r3
 8005b0a:	f10b 0301 	add.w	r3, fp, #1
 8005b0e:	2b01      	cmp	r3, #1
 8005b10:	9308      	str	r3, [sp, #32]
 8005b12:	bfb8      	it	lt
 8005b14:	2301      	movlt	r3, #1
 8005b16:	e006      	b.n	8005b26 <_dtoa_r+0x256>
 8005b18:	2301      	movs	r3, #1
 8005b1a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005b1c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	dd28      	ble.n	8005b74 <_dtoa_r+0x2a4>
 8005b22:	469b      	mov	fp, r3
 8005b24:	9308      	str	r3, [sp, #32]
 8005b26:	2100      	movs	r1, #0
 8005b28:	2204      	movs	r2, #4
 8005b2a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8005b2e:	f102 0514 	add.w	r5, r2, #20
 8005b32:	429d      	cmp	r5, r3
 8005b34:	d926      	bls.n	8005b84 <_dtoa_r+0x2b4>
 8005b36:	6041      	str	r1, [r0, #4]
 8005b38:	4648      	mov	r0, r9
 8005b3a:	f000 fd9b 	bl	8006674 <_Balloc>
 8005b3e:	4682      	mov	sl, r0
 8005b40:	2800      	cmp	r0, #0
 8005b42:	d143      	bne.n	8005bcc <_dtoa_r+0x2fc>
 8005b44:	4602      	mov	r2, r0
 8005b46:	f240 11af 	movw	r1, #431	@ 0x1af
 8005b4a:	4b1f      	ldr	r3, [pc, #124]	@ (8005bc8 <_dtoa_r+0x2f8>)
 8005b4c:	e6d4      	b.n	80058f8 <_dtoa_r+0x28>
 8005b4e:	2300      	movs	r3, #0
 8005b50:	e7e3      	b.n	8005b1a <_dtoa_r+0x24a>
 8005b52:	2300      	movs	r3, #0
 8005b54:	e7d5      	b.n	8005b02 <_dtoa_r+0x232>
 8005b56:	2401      	movs	r4, #1
 8005b58:	2300      	movs	r3, #0
 8005b5a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005b5c:	9320      	str	r3, [sp, #128]	@ 0x80
 8005b5e:	f04f 3bff 	mov.w	fp, #4294967295
 8005b62:	2200      	movs	r2, #0
 8005b64:	2312      	movs	r3, #18
 8005b66:	f8cd b020 	str.w	fp, [sp, #32]
 8005b6a:	9221      	str	r2, [sp, #132]	@ 0x84
 8005b6c:	e7db      	b.n	8005b26 <_dtoa_r+0x256>
 8005b6e:	2301      	movs	r3, #1
 8005b70:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005b72:	e7f4      	b.n	8005b5e <_dtoa_r+0x28e>
 8005b74:	f04f 0b01 	mov.w	fp, #1
 8005b78:	465b      	mov	r3, fp
 8005b7a:	f8cd b020 	str.w	fp, [sp, #32]
 8005b7e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8005b82:	e7d0      	b.n	8005b26 <_dtoa_r+0x256>
 8005b84:	3101      	adds	r1, #1
 8005b86:	0052      	lsls	r2, r2, #1
 8005b88:	e7d1      	b.n	8005b2e <_dtoa_r+0x25e>
 8005b8a:	bf00      	nop
 8005b8c:	f3af 8000 	nop.w
 8005b90:	636f4361 	.word	0x636f4361
 8005b94:	3fd287a7 	.word	0x3fd287a7
 8005b98:	8b60c8b3 	.word	0x8b60c8b3
 8005b9c:	3fc68a28 	.word	0x3fc68a28
 8005ba0:	509f79fb 	.word	0x509f79fb
 8005ba4:	3fd34413 	.word	0x3fd34413
 8005ba8:	080082eb 	.word	0x080082eb
 8005bac:	08008302 	.word	0x08008302
 8005bb0:	7ff00000 	.word	0x7ff00000
 8005bb4:	080082e7 	.word	0x080082e7
 8005bb8:	080082bb 	.word	0x080082bb
 8005bbc:	080082ba 	.word	0x080082ba
 8005bc0:	3ff80000 	.word	0x3ff80000
 8005bc4:	08008450 	.word	0x08008450
 8005bc8:	0800835a 	.word	0x0800835a
 8005bcc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005bd0:	6018      	str	r0, [r3, #0]
 8005bd2:	9b08      	ldr	r3, [sp, #32]
 8005bd4:	2b0e      	cmp	r3, #14
 8005bd6:	f200 80a1 	bhi.w	8005d1c <_dtoa_r+0x44c>
 8005bda:	2c00      	cmp	r4, #0
 8005bdc:	f000 809e 	beq.w	8005d1c <_dtoa_r+0x44c>
 8005be0:	2f00      	cmp	r7, #0
 8005be2:	dd33      	ble.n	8005c4c <_dtoa_r+0x37c>
 8005be4:	4b9c      	ldr	r3, [pc, #624]	@ (8005e58 <_dtoa_r+0x588>)
 8005be6:	f007 020f 	and.w	r2, r7, #15
 8005bea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005bee:	05f8      	lsls	r0, r7, #23
 8005bf0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005bf4:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8005bf8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005bfc:	d516      	bpl.n	8005c2c <_dtoa_r+0x35c>
 8005bfe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005c02:	4b96      	ldr	r3, [pc, #600]	@ (8005e5c <_dtoa_r+0x58c>)
 8005c04:	2603      	movs	r6, #3
 8005c06:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005c0a:	f7fa fd8f 	bl	800072c <__aeabi_ddiv>
 8005c0e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005c12:	f004 040f 	and.w	r4, r4, #15
 8005c16:	4d91      	ldr	r5, [pc, #580]	@ (8005e5c <_dtoa_r+0x58c>)
 8005c18:	b954      	cbnz	r4, 8005c30 <_dtoa_r+0x360>
 8005c1a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005c1e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c22:	f7fa fd83 	bl	800072c <__aeabi_ddiv>
 8005c26:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005c2a:	e028      	b.n	8005c7e <_dtoa_r+0x3ae>
 8005c2c:	2602      	movs	r6, #2
 8005c2e:	e7f2      	b.n	8005c16 <_dtoa_r+0x346>
 8005c30:	07e1      	lsls	r1, r4, #31
 8005c32:	d508      	bpl.n	8005c46 <_dtoa_r+0x376>
 8005c34:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005c38:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005c3c:	f7fa fc4c 	bl	80004d8 <__aeabi_dmul>
 8005c40:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005c44:	3601      	adds	r6, #1
 8005c46:	1064      	asrs	r4, r4, #1
 8005c48:	3508      	adds	r5, #8
 8005c4a:	e7e5      	b.n	8005c18 <_dtoa_r+0x348>
 8005c4c:	f000 80af 	beq.w	8005dae <_dtoa_r+0x4de>
 8005c50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005c54:	427c      	negs	r4, r7
 8005c56:	4b80      	ldr	r3, [pc, #512]	@ (8005e58 <_dtoa_r+0x588>)
 8005c58:	f004 020f 	and.w	r2, r4, #15
 8005c5c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c64:	f7fa fc38 	bl	80004d8 <__aeabi_dmul>
 8005c68:	2602      	movs	r6, #2
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005c70:	4d7a      	ldr	r5, [pc, #488]	@ (8005e5c <_dtoa_r+0x58c>)
 8005c72:	1124      	asrs	r4, r4, #4
 8005c74:	2c00      	cmp	r4, #0
 8005c76:	f040 808f 	bne.w	8005d98 <_dtoa_r+0x4c8>
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d1d3      	bne.n	8005c26 <_dtoa_r+0x356>
 8005c7e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8005c82:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	f000 8094 	beq.w	8005db2 <_dtoa_r+0x4e2>
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	4620      	mov	r0, r4
 8005c8e:	4629      	mov	r1, r5
 8005c90:	4b73      	ldr	r3, [pc, #460]	@ (8005e60 <_dtoa_r+0x590>)
 8005c92:	f7fa fe93 	bl	80009bc <__aeabi_dcmplt>
 8005c96:	2800      	cmp	r0, #0
 8005c98:	f000 808b 	beq.w	8005db2 <_dtoa_r+0x4e2>
 8005c9c:	9b08      	ldr	r3, [sp, #32]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	f000 8087 	beq.w	8005db2 <_dtoa_r+0x4e2>
 8005ca4:	f1bb 0f00 	cmp.w	fp, #0
 8005ca8:	dd34      	ble.n	8005d14 <_dtoa_r+0x444>
 8005caa:	4620      	mov	r0, r4
 8005cac:	2200      	movs	r2, #0
 8005cae:	4629      	mov	r1, r5
 8005cb0:	4b6c      	ldr	r3, [pc, #432]	@ (8005e64 <_dtoa_r+0x594>)
 8005cb2:	f7fa fc11 	bl	80004d8 <__aeabi_dmul>
 8005cb6:	465c      	mov	r4, fp
 8005cb8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005cbc:	f107 38ff 	add.w	r8, r7, #4294967295
 8005cc0:	3601      	adds	r6, #1
 8005cc2:	4630      	mov	r0, r6
 8005cc4:	f7fa fb9e 	bl	8000404 <__aeabi_i2d>
 8005cc8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005ccc:	f7fa fc04 	bl	80004d8 <__aeabi_dmul>
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	4b65      	ldr	r3, [pc, #404]	@ (8005e68 <_dtoa_r+0x598>)
 8005cd4:	f7fa fa4a 	bl	800016c <__adddf3>
 8005cd8:	4605      	mov	r5, r0
 8005cda:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005cde:	2c00      	cmp	r4, #0
 8005ce0:	d16a      	bne.n	8005db8 <_dtoa_r+0x4e8>
 8005ce2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	4b60      	ldr	r3, [pc, #384]	@ (8005e6c <_dtoa_r+0x59c>)
 8005cea:	f7fa fa3d 	bl	8000168 <__aeabi_dsub>
 8005cee:	4602      	mov	r2, r0
 8005cf0:	460b      	mov	r3, r1
 8005cf2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005cf6:	462a      	mov	r2, r5
 8005cf8:	4633      	mov	r3, r6
 8005cfa:	f7fa fe7d 	bl	80009f8 <__aeabi_dcmpgt>
 8005cfe:	2800      	cmp	r0, #0
 8005d00:	f040 8298 	bne.w	8006234 <_dtoa_r+0x964>
 8005d04:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d08:	462a      	mov	r2, r5
 8005d0a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005d0e:	f7fa fe55 	bl	80009bc <__aeabi_dcmplt>
 8005d12:	bb38      	cbnz	r0, 8005d64 <_dtoa_r+0x494>
 8005d14:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005d18:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8005d1c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	f2c0 8157 	blt.w	8005fd2 <_dtoa_r+0x702>
 8005d24:	2f0e      	cmp	r7, #14
 8005d26:	f300 8154 	bgt.w	8005fd2 <_dtoa_r+0x702>
 8005d2a:	4b4b      	ldr	r3, [pc, #300]	@ (8005e58 <_dtoa_r+0x588>)
 8005d2c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005d30:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005d34:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005d38:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	f280 80e5 	bge.w	8005f0a <_dtoa_r+0x63a>
 8005d40:	9b08      	ldr	r3, [sp, #32]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	f300 80e1 	bgt.w	8005f0a <_dtoa_r+0x63a>
 8005d48:	d10c      	bne.n	8005d64 <_dtoa_r+0x494>
 8005d4a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005d4e:	2200      	movs	r2, #0
 8005d50:	4b46      	ldr	r3, [pc, #280]	@ (8005e6c <_dtoa_r+0x59c>)
 8005d52:	f7fa fbc1 	bl	80004d8 <__aeabi_dmul>
 8005d56:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005d5a:	f7fa fe43 	bl	80009e4 <__aeabi_dcmpge>
 8005d5e:	2800      	cmp	r0, #0
 8005d60:	f000 8266 	beq.w	8006230 <_dtoa_r+0x960>
 8005d64:	2400      	movs	r4, #0
 8005d66:	4625      	mov	r5, r4
 8005d68:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005d6a:	4656      	mov	r6, sl
 8005d6c:	ea6f 0803 	mvn.w	r8, r3
 8005d70:	2700      	movs	r7, #0
 8005d72:	4621      	mov	r1, r4
 8005d74:	4648      	mov	r0, r9
 8005d76:	f000 fcbd 	bl	80066f4 <_Bfree>
 8005d7a:	2d00      	cmp	r5, #0
 8005d7c:	f000 80bd 	beq.w	8005efa <_dtoa_r+0x62a>
 8005d80:	b12f      	cbz	r7, 8005d8e <_dtoa_r+0x4be>
 8005d82:	42af      	cmp	r7, r5
 8005d84:	d003      	beq.n	8005d8e <_dtoa_r+0x4be>
 8005d86:	4639      	mov	r1, r7
 8005d88:	4648      	mov	r0, r9
 8005d8a:	f000 fcb3 	bl	80066f4 <_Bfree>
 8005d8e:	4629      	mov	r1, r5
 8005d90:	4648      	mov	r0, r9
 8005d92:	f000 fcaf 	bl	80066f4 <_Bfree>
 8005d96:	e0b0      	b.n	8005efa <_dtoa_r+0x62a>
 8005d98:	07e2      	lsls	r2, r4, #31
 8005d9a:	d505      	bpl.n	8005da8 <_dtoa_r+0x4d8>
 8005d9c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005da0:	f7fa fb9a 	bl	80004d8 <__aeabi_dmul>
 8005da4:	2301      	movs	r3, #1
 8005da6:	3601      	adds	r6, #1
 8005da8:	1064      	asrs	r4, r4, #1
 8005daa:	3508      	adds	r5, #8
 8005dac:	e762      	b.n	8005c74 <_dtoa_r+0x3a4>
 8005dae:	2602      	movs	r6, #2
 8005db0:	e765      	b.n	8005c7e <_dtoa_r+0x3ae>
 8005db2:	46b8      	mov	r8, r7
 8005db4:	9c08      	ldr	r4, [sp, #32]
 8005db6:	e784      	b.n	8005cc2 <_dtoa_r+0x3f2>
 8005db8:	4b27      	ldr	r3, [pc, #156]	@ (8005e58 <_dtoa_r+0x588>)
 8005dba:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005dbc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005dc0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005dc4:	4454      	add	r4, sl
 8005dc6:	2900      	cmp	r1, #0
 8005dc8:	d054      	beq.n	8005e74 <_dtoa_r+0x5a4>
 8005dca:	2000      	movs	r0, #0
 8005dcc:	4928      	ldr	r1, [pc, #160]	@ (8005e70 <_dtoa_r+0x5a0>)
 8005dce:	f7fa fcad 	bl	800072c <__aeabi_ddiv>
 8005dd2:	4633      	mov	r3, r6
 8005dd4:	462a      	mov	r2, r5
 8005dd6:	f7fa f9c7 	bl	8000168 <__aeabi_dsub>
 8005dda:	4656      	mov	r6, sl
 8005ddc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005de0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005de4:	f7fa fe28 	bl	8000a38 <__aeabi_d2iz>
 8005de8:	4605      	mov	r5, r0
 8005dea:	f7fa fb0b 	bl	8000404 <__aeabi_i2d>
 8005dee:	4602      	mov	r2, r0
 8005df0:	460b      	mov	r3, r1
 8005df2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005df6:	f7fa f9b7 	bl	8000168 <__aeabi_dsub>
 8005dfa:	4602      	mov	r2, r0
 8005dfc:	460b      	mov	r3, r1
 8005dfe:	3530      	adds	r5, #48	@ 0x30
 8005e00:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005e04:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005e08:	f806 5b01 	strb.w	r5, [r6], #1
 8005e0c:	f7fa fdd6 	bl	80009bc <__aeabi_dcmplt>
 8005e10:	2800      	cmp	r0, #0
 8005e12:	d172      	bne.n	8005efa <_dtoa_r+0x62a>
 8005e14:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005e18:	2000      	movs	r0, #0
 8005e1a:	4911      	ldr	r1, [pc, #68]	@ (8005e60 <_dtoa_r+0x590>)
 8005e1c:	f7fa f9a4 	bl	8000168 <__aeabi_dsub>
 8005e20:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005e24:	f7fa fdca 	bl	80009bc <__aeabi_dcmplt>
 8005e28:	2800      	cmp	r0, #0
 8005e2a:	f040 80b4 	bne.w	8005f96 <_dtoa_r+0x6c6>
 8005e2e:	42a6      	cmp	r6, r4
 8005e30:	f43f af70 	beq.w	8005d14 <_dtoa_r+0x444>
 8005e34:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005e38:	2200      	movs	r2, #0
 8005e3a:	4b0a      	ldr	r3, [pc, #40]	@ (8005e64 <_dtoa_r+0x594>)
 8005e3c:	f7fa fb4c 	bl	80004d8 <__aeabi_dmul>
 8005e40:	2200      	movs	r2, #0
 8005e42:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005e46:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e4a:	4b06      	ldr	r3, [pc, #24]	@ (8005e64 <_dtoa_r+0x594>)
 8005e4c:	f7fa fb44 	bl	80004d8 <__aeabi_dmul>
 8005e50:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005e54:	e7c4      	b.n	8005de0 <_dtoa_r+0x510>
 8005e56:	bf00      	nop
 8005e58:	08008450 	.word	0x08008450
 8005e5c:	08008428 	.word	0x08008428
 8005e60:	3ff00000 	.word	0x3ff00000
 8005e64:	40240000 	.word	0x40240000
 8005e68:	401c0000 	.word	0x401c0000
 8005e6c:	40140000 	.word	0x40140000
 8005e70:	3fe00000 	.word	0x3fe00000
 8005e74:	4631      	mov	r1, r6
 8005e76:	4628      	mov	r0, r5
 8005e78:	f7fa fb2e 	bl	80004d8 <__aeabi_dmul>
 8005e7c:	4656      	mov	r6, sl
 8005e7e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005e82:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005e84:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e88:	f7fa fdd6 	bl	8000a38 <__aeabi_d2iz>
 8005e8c:	4605      	mov	r5, r0
 8005e8e:	f7fa fab9 	bl	8000404 <__aeabi_i2d>
 8005e92:	4602      	mov	r2, r0
 8005e94:	460b      	mov	r3, r1
 8005e96:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e9a:	f7fa f965 	bl	8000168 <__aeabi_dsub>
 8005e9e:	4602      	mov	r2, r0
 8005ea0:	460b      	mov	r3, r1
 8005ea2:	3530      	adds	r5, #48	@ 0x30
 8005ea4:	f806 5b01 	strb.w	r5, [r6], #1
 8005ea8:	42a6      	cmp	r6, r4
 8005eaa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005eae:	f04f 0200 	mov.w	r2, #0
 8005eb2:	d124      	bne.n	8005efe <_dtoa_r+0x62e>
 8005eb4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005eb8:	4bae      	ldr	r3, [pc, #696]	@ (8006174 <_dtoa_r+0x8a4>)
 8005eba:	f7fa f957 	bl	800016c <__adddf3>
 8005ebe:	4602      	mov	r2, r0
 8005ec0:	460b      	mov	r3, r1
 8005ec2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ec6:	f7fa fd97 	bl	80009f8 <__aeabi_dcmpgt>
 8005eca:	2800      	cmp	r0, #0
 8005ecc:	d163      	bne.n	8005f96 <_dtoa_r+0x6c6>
 8005ece:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005ed2:	2000      	movs	r0, #0
 8005ed4:	49a7      	ldr	r1, [pc, #668]	@ (8006174 <_dtoa_r+0x8a4>)
 8005ed6:	f7fa f947 	bl	8000168 <__aeabi_dsub>
 8005eda:	4602      	mov	r2, r0
 8005edc:	460b      	mov	r3, r1
 8005ede:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ee2:	f7fa fd6b 	bl	80009bc <__aeabi_dcmplt>
 8005ee6:	2800      	cmp	r0, #0
 8005ee8:	f43f af14 	beq.w	8005d14 <_dtoa_r+0x444>
 8005eec:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005eee:	1e73      	subs	r3, r6, #1
 8005ef0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005ef2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005ef6:	2b30      	cmp	r3, #48	@ 0x30
 8005ef8:	d0f8      	beq.n	8005eec <_dtoa_r+0x61c>
 8005efa:	4647      	mov	r7, r8
 8005efc:	e03b      	b.n	8005f76 <_dtoa_r+0x6a6>
 8005efe:	4b9e      	ldr	r3, [pc, #632]	@ (8006178 <_dtoa_r+0x8a8>)
 8005f00:	f7fa faea 	bl	80004d8 <__aeabi_dmul>
 8005f04:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005f08:	e7bc      	b.n	8005e84 <_dtoa_r+0x5b4>
 8005f0a:	4656      	mov	r6, sl
 8005f0c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8005f10:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f14:	4620      	mov	r0, r4
 8005f16:	4629      	mov	r1, r5
 8005f18:	f7fa fc08 	bl	800072c <__aeabi_ddiv>
 8005f1c:	f7fa fd8c 	bl	8000a38 <__aeabi_d2iz>
 8005f20:	4680      	mov	r8, r0
 8005f22:	f7fa fa6f 	bl	8000404 <__aeabi_i2d>
 8005f26:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f2a:	f7fa fad5 	bl	80004d8 <__aeabi_dmul>
 8005f2e:	4602      	mov	r2, r0
 8005f30:	460b      	mov	r3, r1
 8005f32:	4620      	mov	r0, r4
 8005f34:	4629      	mov	r1, r5
 8005f36:	f7fa f917 	bl	8000168 <__aeabi_dsub>
 8005f3a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005f3e:	9d08      	ldr	r5, [sp, #32]
 8005f40:	f806 4b01 	strb.w	r4, [r6], #1
 8005f44:	eba6 040a 	sub.w	r4, r6, sl
 8005f48:	42a5      	cmp	r5, r4
 8005f4a:	4602      	mov	r2, r0
 8005f4c:	460b      	mov	r3, r1
 8005f4e:	d133      	bne.n	8005fb8 <_dtoa_r+0x6e8>
 8005f50:	f7fa f90c 	bl	800016c <__adddf3>
 8005f54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f58:	4604      	mov	r4, r0
 8005f5a:	460d      	mov	r5, r1
 8005f5c:	f7fa fd4c 	bl	80009f8 <__aeabi_dcmpgt>
 8005f60:	b9c0      	cbnz	r0, 8005f94 <_dtoa_r+0x6c4>
 8005f62:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f66:	4620      	mov	r0, r4
 8005f68:	4629      	mov	r1, r5
 8005f6a:	f7fa fd1d 	bl	80009a8 <__aeabi_dcmpeq>
 8005f6e:	b110      	cbz	r0, 8005f76 <_dtoa_r+0x6a6>
 8005f70:	f018 0f01 	tst.w	r8, #1
 8005f74:	d10e      	bne.n	8005f94 <_dtoa_r+0x6c4>
 8005f76:	4648      	mov	r0, r9
 8005f78:	9903      	ldr	r1, [sp, #12]
 8005f7a:	f000 fbbb 	bl	80066f4 <_Bfree>
 8005f7e:	2300      	movs	r3, #0
 8005f80:	7033      	strb	r3, [r6, #0]
 8005f82:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005f84:	3701      	adds	r7, #1
 8005f86:	601f      	str	r7, [r3, #0]
 8005f88:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	f000 824b 	beq.w	8006426 <_dtoa_r+0xb56>
 8005f90:	601e      	str	r6, [r3, #0]
 8005f92:	e248      	b.n	8006426 <_dtoa_r+0xb56>
 8005f94:	46b8      	mov	r8, r7
 8005f96:	4633      	mov	r3, r6
 8005f98:	461e      	mov	r6, r3
 8005f9a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005f9e:	2a39      	cmp	r2, #57	@ 0x39
 8005fa0:	d106      	bne.n	8005fb0 <_dtoa_r+0x6e0>
 8005fa2:	459a      	cmp	sl, r3
 8005fa4:	d1f8      	bne.n	8005f98 <_dtoa_r+0x6c8>
 8005fa6:	2230      	movs	r2, #48	@ 0x30
 8005fa8:	f108 0801 	add.w	r8, r8, #1
 8005fac:	f88a 2000 	strb.w	r2, [sl]
 8005fb0:	781a      	ldrb	r2, [r3, #0]
 8005fb2:	3201      	adds	r2, #1
 8005fb4:	701a      	strb	r2, [r3, #0]
 8005fb6:	e7a0      	b.n	8005efa <_dtoa_r+0x62a>
 8005fb8:	2200      	movs	r2, #0
 8005fba:	4b6f      	ldr	r3, [pc, #444]	@ (8006178 <_dtoa_r+0x8a8>)
 8005fbc:	f7fa fa8c 	bl	80004d8 <__aeabi_dmul>
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	4604      	mov	r4, r0
 8005fc6:	460d      	mov	r5, r1
 8005fc8:	f7fa fcee 	bl	80009a8 <__aeabi_dcmpeq>
 8005fcc:	2800      	cmp	r0, #0
 8005fce:	d09f      	beq.n	8005f10 <_dtoa_r+0x640>
 8005fd0:	e7d1      	b.n	8005f76 <_dtoa_r+0x6a6>
 8005fd2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005fd4:	2a00      	cmp	r2, #0
 8005fd6:	f000 80ea 	beq.w	80061ae <_dtoa_r+0x8de>
 8005fda:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005fdc:	2a01      	cmp	r2, #1
 8005fde:	f300 80cd 	bgt.w	800617c <_dtoa_r+0x8ac>
 8005fe2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005fe4:	2a00      	cmp	r2, #0
 8005fe6:	f000 80c1 	beq.w	800616c <_dtoa_r+0x89c>
 8005fea:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005fee:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005ff0:	9e04      	ldr	r6, [sp, #16]
 8005ff2:	9a04      	ldr	r2, [sp, #16]
 8005ff4:	2101      	movs	r1, #1
 8005ff6:	441a      	add	r2, r3
 8005ff8:	9204      	str	r2, [sp, #16]
 8005ffa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005ffc:	4648      	mov	r0, r9
 8005ffe:	441a      	add	r2, r3
 8006000:	9209      	str	r2, [sp, #36]	@ 0x24
 8006002:	f000 fc2b 	bl	800685c <__i2b>
 8006006:	4605      	mov	r5, r0
 8006008:	b166      	cbz	r6, 8006024 <_dtoa_r+0x754>
 800600a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800600c:	2b00      	cmp	r3, #0
 800600e:	dd09      	ble.n	8006024 <_dtoa_r+0x754>
 8006010:	42b3      	cmp	r3, r6
 8006012:	bfa8      	it	ge
 8006014:	4633      	movge	r3, r6
 8006016:	9a04      	ldr	r2, [sp, #16]
 8006018:	1af6      	subs	r6, r6, r3
 800601a:	1ad2      	subs	r2, r2, r3
 800601c:	9204      	str	r2, [sp, #16]
 800601e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006020:	1ad3      	subs	r3, r2, r3
 8006022:	9309      	str	r3, [sp, #36]	@ 0x24
 8006024:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006026:	b30b      	cbz	r3, 800606c <_dtoa_r+0x79c>
 8006028:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800602a:	2b00      	cmp	r3, #0
 800602c:	f000 80c6 	beq.w	80061bc <_dtoa_r+0x8ec>
 8006030:	2c00      	cmp	r4, #0
 8006032:	f000 80c0 	beq.w	80061b6 <_dtoa_r+0x8e6>
 8006036:	4629      	mov	r1, r5
 8006038:	4622      	mov	r2, r4
 800603a:	4648      	mov	r0, r9
 800603c:	f000 fcc6 	bl	80069cc <__pow5mult>
 8006040:	9a03      	ldr	r2, [sp, #12]
 8006042:	4601      	mov	r1, r0
 8006044:	4605      	mov	r5, r0
 8006046:	4648      	mov	r0, r9
 8006048:	f000 fc1e 	bl	8006888 <__multiply>
 800604c:	9903      	ldr	r1, [sp, #12]
 800604e:	4680      	mov	r8, r0
 8006050:	4648      	mov	r0, r9
 8006052:	f000 fb4f 	bl	80066f4 <_Bfree>
 8006056:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006058:	1b1b      	subs	r3, r3, r4
 800605a:	930a      	str	r3, [sp, #40]	@ 0x28
 800605c:	f000 80b1 	beq.w	80061c2 <_dtoa_r+0x8f2>
 8006060:	4641      	mov	r1, r8
 8006062:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006064:	4648      	mov	r0, r9
 8006066:	f000 fcb1 	bl	80069cc <__pow5mult>
 800606a:	9003      	str	r0, [sp, #12]
 800606c:	2101      	movs	r1, #1
 800606e:	4648      	mov	r0, r9
 8006070:	f000 fbf4 	bl	800685c <__i2b>
 8006074:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006076:	4604      	mov	r4, r0
 8006078:	2b00      	cmp	r3, #0
 800607a:	f000 81d8 	beq.w	800642e <_dtoa_r+0xb5e>
 800607e:	461a      	mov	r2, r3
 8006080:	4601      	mov	r1, r0
 8006082:	4648      	mov	r0, r9
 8006084:	f000 fca2 	bl	80069cc <__pow5mult>
 8006088:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800608a:	4604      	mov	r4, r0
 800608c:	2b01      	cmp	r3, #1
 800608e:	f300 809f 	bgt.w	80061d0 <_dtoa_r+0x900>
 8006092:	9b06      	ldr	r3, [sp, #24]
 8006094:	2b00      	cmp	r3, #0
 8006096:	f040 8097 	bne.w	80061c8 <_dtoa_r+0x8f8>
 800609a:	9b07      	ldr	r3, [sp, #28]
 800609c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	f040 8093 	bne.w	80061cc <_dtoa_r+0x8fc>
 80060a6:	9b07      	ldr	r3, [sp, #28]
 80060a8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80060ac:	0d1b      	lsrs	r3, r3, #20
 80060ae:	051b      	lsls	r3, r3, #20
 80060b0:	b133      	cbz	r3, 80060c0 <_dtoa_r+0x7f0>
 80060b2:	9b04      	ldr	r3, [sp, #16]
 80060b4:	3301      	adds	r3, #1
 80060b6:	9304      	str	r3, [sp, #16]
 80060b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060ba:	3301      	adds	r3, #1
 80060bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80060be:	2301      	movs	r3, #1
 80060c0:	930a      	str	r3, [sp, #40]	@ 0x28
 80060c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	f000 81b8 	beq.w	800643a <_dtoa_r+0xb6a>
 80060ca:	6923      	ldr	r3, [r4, #16]
 80060cc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80060d0:	6918      	ldr	r0, [r3, #16]
 80060d2:	f000 fb77 	bl	80067c4 <__hi0bits>
 80060d6:	f1c0 0020 	rsb	r0, r0, #32
 80060da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060dc:	4418      	add	r0, r3
 80060de:	f010 001f 	ands.w	r0, r0, #31
 80060e2:	f000 8082 	beq.w	80061ea <_dtoa_r+0x91a>
 80060e6:	f1c0 0320 	rsb	r3, r0, #32
 80060ea:	2b04      	cmp	r3, #4
 80060ec:	dd73      	ble.n	80061d6 <_dtoa_r+0x906>
 80060ee:	9b04      	ldr	r3, [sp, #16]
 80060f0:	f1c0 001c 	rsb	r0, r0, #28
 80060f4:	4403      	add	r3, r0
 80060f6:	9304      	str	r3, [sp, #16]
 80060f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060fa:	4406      	add	r6, r0
 80060fc:	4403      	add	r3, r0
 80060fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8006100:	9b04      	ldr	r3, [sp, #16]
 8006102:	2b00      	cmp	r3, #0
 8006104:	dd05      	ble.n	8006112 <_dtoa_r+0x842>
 8006106:	461a      	mov	r2, r3
 8006108:	4648      	mov	r0, r9
 800610a:	9903      	ldr	r1, [sp, #12]
 800610c:	f000 fcb8 	bl	8006a80 <__lshift>
 8006110:	9003      	str	r0, [sp, #12]
 8006112:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006114:	2b00      	cmp	r3, #0
 8006116:	dd05      	ble.n	8006124 <_dtoa_r+0x854>
 8006118:	4621      	mov	r1, r4
 800611a:	461a      	mov	r2, r3
 800611c:	4648      	mov	r0, r9
 800611e:	f000 fcaf 	bl	8006a80 <__lshift>
 8006122:	4604      	mov	r4, r0
 8006124:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006126:	2b00      	cmp	r3, #0
 8006128:	d061      	beq.n	80061ee <_dtoa_r+0x91e>
 800612a:	4621      	mov	r1, r4
 800612c:	9803      	ldr	r0, [sp, #12]
 800612e:	f000 fd13 	bl	8006b58 <__mcmp>
 8006132:	2800      	cmp	r0, #0
 8006134:	da5b      	bge.n	80061ee <_dtoa_r+0x91e>
 8006136:	2300      	movs	r3, #0
 8006138:	220a      	movs	r2, #10
 800613a:	4648      	mov	r0, r9
 800613c:	9903      	ldr	r1, [sp, #12]
 800613e:	f000 fafb 	bl	8006738 <__multadd>
 8006142:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006144:	f107 38ff 	add.w	r8, r7, #4294967295
 8006148:	9003      	str	r0, [sp, #12]
 800614a:	2b00      	cmp	r3, #0
 800614c:	f000 8177 	beq.w	800643e <_dtoa_r+0xb6e>
 8006150:	4629      	mov	r1, r5
 8006152:	2300      	movs	r3, #0
 8006154:	220a      	movs	r2, #10
 8006156:	4648      	mov	r0, r9
 8006158:	f000 faee 	bl	8006738 <__multadd>
 800615c:	f1bb 0f00 	cmp.w	fp, #0
 8006160:	4605      	mov	r5, r0
 8006162:	dc6f      	bgt.n	8006244 <_dtoa_r+0x974>
 8006164:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006166:	2b02      	cmp	r3, #2
 8006168:	dc49      	bgt.n	80061fe <_dtoa_r+0x92e>
 800616a:	e06b      	b.n	8006244 <_dtoa_r+0x974>
 800616c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800616e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006172:	e73c      	b.n	8005fee <_dtoa_r+0x71e>
 8006174:	3fe00000 	.word	0x3fe00000
 8006178:	40240000 	.word	0x40240000
 800617c:	9b08      	ldr	r3, [sp, #32]
 800617e:	1e5c      	subs	r4, r3, #1
 8006180:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006182:	42a3      	cmp	r3, r4
 8006184:	db09      	blt.n	800619a <_dtoa_r+0x8ca>
 8006186:	1b1c      	subs	r4, r3, r4
 8006188:	9b08      	ldr	r3, [sp, #32]
 800618a:	2b00      	cmp	r3, #0
 800618c:	f6bf af30 	bge.w	8005ff0 <_dtoa_r+0x720>
 8006190:	9b04      	ldr	r3, [sp, #16]
 8006192:	9a08      	ldr	r2, [sp, #32]
 8006194:	1a9e      	subs	r6, r3, r2
 8006196:	2300      	movs	r3, #0
 8006198:	e72b      	b.n	8005ff2 <_dtoa_r+0x722>
 800619a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800619c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800619e:	1ae3      	subs	r3, r4, r3
 80061a0:	441a      	add	r2, r3
 80061a2:	940a      	str	r4, [sp, #40]	@ 0x28
 80061a4:	9e04      	ldr	r6, [sp, #16]
 80061a6:	2400      	movs	r4, #0
 80061a8:	9b08      	ldr	r3, [sp, #32]
 80061aa:	920e      	str	r2, [sp, #56]	@ 0x38
 80061ac:	e721      	b.n	8005ff2 <_dtoa_r+0x722>
 80061ae:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80061b0:	9e04      	ldr	r6, [sp, #16]
 80061b2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80061b4:	e728      	b.n	8006008 <_dtoa_r+0x738>
 80061b6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80061ba:	e751      	b.n	8006060 <_dtoa_r+0x790>
 80061bc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80061be:	9903      	ldr	r1, [sp, #12]
 80061c0:	e750      	b.n	8006064 <_dtoa_r+0x794>
 80061c2:	f8cd 800c 	str.w	r8, [sp, #12]
 80061c6:	e751      	b.n	800606c <_dtoa_r+0x79c>
 80061c8:	2300      	movs	r3, #0
 80061ca:	e779      	b.n	80060c0 <_dtoa_r+0x7f0>
 80061cc:	9b06      	ldr	r3, [sp, #24]
 80061ce:	e777      	b.n	80060c0 <_dtoa_r+0x7f0>
 80061d0:	2300      	movs	r3, #0
 80061d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80061d4:	e779      	b.n	80060ca <_dtoa_r+0x7fa>
 80061d6:	d093      	beq.n	8006100 <_dtoa_r+0x830>
 80061d8:	9a04      	ldr	r2, [sp, #16]
 80061da:	331c      	adds	r3, #28
 80061dc:	441a      	add	r2, r3
 80061de:	9204      	str	r2, [sp, #16]
 80061e0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80061e2:	441e      	add	r6, r3
 80061e4:	441a      	add	r2, r3
 80061e6:	9209      	str	r2, [sp, #36]	@ 0x24
 80061e8:	e78a      	b.n	8006100 <_dtoa_r+0x830>
 80061ea:	4603      	mov	r3, r0
 80061ec:	e7f4      	b.n	80061d8 <_dtoa_r+0x908>
 80061ee:	9b08      	ldr	r3, [sp, #32]
 80061f0:	46b8      	mov	r8, r7
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	dc20      	bgt.n	8006238 <_dtoa_r+0x968>
 80061f6:	469b      	mov	fp, r3
 80061f8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80061fa:	2b02      	cmp	r3, #2
 80061fc:	dd1e      	ble.n	800623c <_dtoa_r+0x96c>
 80061fe:	f1bb 0f00 	cmp.w	fp, #0
 8006202:	f47f adb1 	bne.w	8005d68 <_dtoa_r+0x498>
 8006206:	4621      	mov	r1, r4
 8006208:	465b      	mov	r3, fp
 800620a:	2205      	movs	r2, #5
 800620c:	4648      	mov	r0, r9
 800620e:	f000 fa93 	bl	8006738 <__multadd>
 8006212:	4601      	mov	r1, r0
 8006214:	4604      	mov	r4, r0
 8006216:	9803      	ldr	r0, [sp, #12]
 8006218:	f000 fc9e 	bl	8006b58 <__mcmp>
 800621c:	2800      	cmp	r0, #0
 800621e:	f77f ada3 	ble.w	8005d68 <_dtoa_r+0x498>
 8006222:	4656      	mov	r6, sl
 8006224:	2331      	movs	r3, #49	@ 0x31
 8006226:	f108 0801 	add.w	r8, r8, #1
 800622a:	f806 3b01 	strb.w	r3, [r6], #1
 800622e:	e59f      	b.n	8005d70 <_dtoa_r+0x4a0>
 8006230:	46b8      	mov	r8, r7
 8006232:	9c08      	ldr	r4, [sp, #32]
 8006234:	4625      	mov	r5, r4
 8006236:	e7f4      	b.n	8006222 <_dtoa_r+0x952>
 8006238:	f8dd b020 	ldr.w	fp, [sp, #32]
 800623c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800623e:	2b00      	cmp	r3, #0
 8006240:	f000 8101 	beq.w	8006446 <_dtoa_r+0xb76>
 8006244:	2e00      	cmp	r6, #0
 8006246:	dd05      	ble.n	8006254 <_dtoa_r+0x984>
 8006248:	4629      	mov	r1, r5
 800624a:	4632      	mov	r2, r6
 800624c:	4648      	mov	r0, r9
 800624e:	f000 fc17 	bl	8006a80 <__lshift>
 8006252:	4605      	mov	r5, r0
 8006254:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006256:	2b00      	cmp	r3, #0
 8006258:	d05c      	beq.n	8006314 <_dtoa_r+0xa44>
 800625a:	4648      	mov	r0, r9
 800625c:	6869      	ldr	r1, [r5, #4]
 800625e:	f000 fa09 	bl	8006674 <_Balloc>
 8006262:	4606      	mov	r6, r0
 8006264:	b928      	cbnz	r0, 8006272 <_dtoa_r+0x9a2>
 8006266:	4602      	mov	r2, r0
 8006268:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800626c:	4b80      	ldr	r3, [pc, #512]	@ (8006470 <_dtoa_r+0xba0>)
 800626e:	f7ff bb43 	b.w	80058f8 <_dtoa_r+0x28>
 8006272:	692a      	ldr	r2, [r5, #16]
 8006274:	f105 010c 	add.w	r1, r5, #12
 8006278:	3202      	adds	r2, #2
 800627a:	0092      	lsls	r2, r2, #2
 800627c:	300c      	adds	r0, #12
 800627e:	f000 fe2b 	bl	8006ed8 <memcpy>
 8006282:	2201      	movs	r2, #1
 8006284:	4631      	mov	r1, r6
 8006286:	4648      	mov	r0, r9
 8006288:	f000 fbfa 	bl	8006a80 <__lshift>
 800628c:	462f      	mov	r7, r5
 800628e:	4605      	mov	r5, r0
 8006290:	f10a 0301 	add.w	r3, sl, #1
 8006294:	9304      	str	r3, [sp, #16]
 8006296:	eb0a 030b 	add.w	r3, sl, fp
 800629a:	930a      	str	r3, [sp, #40]	@ 0x28
 800629c:	9b06      	ldr	r3, [sp, #24]
 800629e:	f003 0301 	and.w	r3, r3, #1
 80062a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80062a4:	9b04      	ldr	r3, [sp, #16]
 80062a6:	4621      	mov	r1, r4
 80062a8:	9803      	ldr	r0, [sp, #12]
 80062aa:	f103 3bff 	add.w	fp, r3, #4294967295
 80062ae:	f7ff fa84 	bl	80057ba <quorem>
 80062b2:	4603      	mov	r3, r0
 80062b4:	4639      	mov	r1, r7
 80062b6:	3330      	adds	r3, #48	@ 0x30
 80062b8:	9006      	str	r0, [sp, #24]
 80062ba:	9803      	ldr	r0, [sp, #12]
 80062bc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80062be:	f000 fc4b 	bl	8006b58 <__mcmp>
 80062c2:	462a      	mov	r2, r5
 80062c4:	9008      	str	r0, [sp, #32]
 80062c6:	4621      	mov	r1, r4
 80062c8:	4648      	mov	r0, r9
 80062ca:	f000 fc61 	bl	8006b90 <__mdiff>
 80062ce:	68c2      	ldr	r2, [r0, #12]
 80062d0:	4606      	mov	r6, r0
 80062d2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80062d4:	bb02      	cbnz	r2, 8006318 <_dtoa_r+0xa48>
 80062d6:	4601      	mov	r1, r0
 80062d8:	9803      	ldr	r0, [sp, #12]
 80062da:	f000 fc3d 	bl	8006b58 <__mcmp>
 80062de:	4602      	mov	r2, r0
 80062e0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80062e2:	4631      	mov	r1, r6
 80062e4:	4648      	mov	r0, r9
 80062e6:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 80062ea:	f000 fa03 	bl	80066f4 <_Bfree>
 80062ee:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80062f0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80062f2:	9e04      	ldr	r6, [sp, #16]
 80062f4:	ea42 0103 	orr.w	r1, r2, r3
 80062f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062fa:	4319      	orrs	r1, r3
 80062fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80062fe:	d10d      	bne.n	800631c <_dtoa_r+0xa4c>
 8006300:	2b39      	cmp	r3, #57	@ 0x39
 8006302:	d027      	beq.n	8006354 <_dtoa_r+0xa84>
 8006304:	9a08      	ldr	r2, [sp, #32]
 8006306:	2a00      	cmp	r2, #0
 8006308:	dd01      	ble.n	800630e <_dtoa_r+0xa3e>
 800630a:	9b06      	ldr	r3, [sp, #24]
 800630c:	3331      	adds	r3, #49	@ 0x31
 800630e:	f88b 3000 	strb.w	r3, [fp]
 8006312:	e52e      	b.n	8005d72 <_dtoa_r+0x4a2>
 8006314:	4628      	mov	r0, r5
 8006316:	e7b9      	b.n	800628c <_dtoa_r+0x9bc>
 8006318:	2201      	movs	r2, #1
 800631a:	e7e2      	b.n	80062e2 <_dtoa_r+0xa12>
 800631c:	9908      	ldr	r1, [sp, #32]
 800631e:	2900      	cmp	r1, #0
 8006320:	db04      	blt.n	800632c <_dtoa_r+0xa5c>
 8006322:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8006324:	4301      	orrs	r1, r0
 8006326:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006328:	4301      	orrs	r1, r0
 800632a:	d120      	bne.n	800636e <_dtoa_r+0xa9e>
 800632c:	2a00      	cmp	r2, #0
 800632e:	ddee      	ble.n	800630e <_dtoa_r+0xa3e>
 8006330:	2201      	movs	r2, #1
 8006332:	9903      	ldr	r1, [sp, #12]
 8006334:	4648      	mov	r0, r9
 8006336:	9304      	str	r3, [sp, #16]
 8006338:	f000 fba2 	bl	8006a80 <__lshift>
 800633c:	4621      	mov	r1, r4
 800633e:	9003      	str	r0, [sp, #12]
 8006340:	f000 fc0a 	bl	8006b58 <__mcmp>
 8006344:	2800      	cmp	r0, #0
 8006346:	9b04      	ldr	r3, [sp, #16]
 8006348:	dc02      	bgt.n	8006350 <_dtoa_r+0xa80>
 800634a:	d1e0      	bne.n	800630e <_dtoa_r+0xa3e>
 800634c:	07da      	lsls	r2, r3, #31
 800634e:	d5de      	bpl.n	800630e <_dtoa_r+0xa3e>
 8006350:	2b39      	cmp	r3, #57	@ 0x39
 8006352:	d1da      	bne.n	800630a <_dtoa_r+0xa3a>
 8006354:	2339      	movs	r3, #57	@ 0x39
 8006356:	f88b 3000 	strb.w	r3, [fp]
 800635a:	4633      	mov	r3, r6
 800635c:	461e      	mov	r6, r3
 800635e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006362:	3b01      	subs	r3, #1
 8006364:	2a39      	cmp	r2, #57	@ 0x39
 8006366:	d04e      	beq.n	8006406 <_dtoa_r+0xb36>
 8006368:	3201      	adds	r2, #1
 800636a:	701a      	strb	r2, [r3, #0]
 800636c:	e501      	b.n	8005d72 <_dtoa_r+0x4a2>
 800636e:	2a00      	cmp	r2, #0
 8006370:	dd03      	ble.n	800637a <_dtoa_r+0xaaa>
 8006372:	2b39      	cmp	r3, #57	@ 0x39
 8006374:	d0ee      	beq.n	8006354 <_dtoa_r+0xa84>
 8006376:	3301      	adds	r3, #1
 8006378:	e7c9      	b.n	800630e <_dtoa_r+0xa3e>
 800637a:	9a04      	ldr	r2, [sp, #16]
 800637c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800637e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006382:	428a      	cmp	r2, r1
 8006384:	d028      	beq.n	80063d8 <_dtoa_r+0xb08>
 8006386:	2300      	movs	r3, #0
 8006388:	220a      	movs	r2, #10
 800638a:	9903      	ldr	r1, [sp, #12]
 800638c:	4648      	mov	r0, r9
 800638e:	f000 f9d3 	bl	8006738 <__multadd>
 8006392:	42af      	cmp	r7, r5
 8006394:	9003      	str	r0, [sp, #12]
 8006396:	f04f 0300 	mov.w	r3, #0
 800639a:	f04f 020a 	mov.w	r2, #10
 800639e:	4639      	mov	r1, r7
 80063a0:	4648      	mov	r0, r9
 80063a2:	d107      	bne.n	80063b4 <_dtoa_r+0xae4>
 80063a4:	f000 f9c8 	bl	8006738 <__multadd>
 80063a8:	4607      	mov	r7, r0
 80063aa:	4605      	mov	r5, r0
 80063ac:	9b04      	ldr	r3, [sp, #16]
 80063ae:	3301      	adds	r3, #1
 80063b0:	9304      	str	r3, [sp, #16]
 80063b2:	e777      	b.n	80062a4 <_dtoa_r+0x9d4>
 80063b4:	f000 f9c0 	bl	8006738 <__multadd>
 80063b8:	4629      	mov	r1, r5
 80063ba:	4607      	mov	r7, r0
 80063bc:	2300      	movs	r3, #0
 80063be:	220a      	movs	r2, #10
 80063c0:	4648      	mov	r0, r9
 80063c2:	f000 f9b9 	bl	8006738 <__multadd>
 80063c6:	4605      	mov	r5, r0
 80063c8:	e7f0      	b.n	80063ac <_dtoa_r+0xadc>
 80063ca:	f1bb 0f00 	cmp.w	fp, #0
 80063ce:	bfcc      	ite	gt
 80063d0:	465e      	movgt	r6, fp
 80063d2:	2601      	movle	r6, #1
 80063d4:	2700      	movs	r7, #0
 80063d6:	4456      	add	r6, sl
 80063d8:	2201      	movs	r2, #1
 80063da:	9903      	ldr	r1, [sp, #12]
 80063dc:	4648      	mov	r0, r9
 80063de:	9304      	str	r3, [sp, #16]
 80063e0:	f000 fb4e 	bl	8006a80 <__lshift>
 80063e4:	4621      	mov	r1, r4
 80063e6:	9003      	str	r0, [sp, #12]
 80063e8:	f000 fbb6 	bl	8006b58 <__mcmp>
 80063ec:	2800      	cmp	r0, #0
 80063ee:	dcb4      	bgt.n	800635a <_dtoa_r+0xa8a>
 80063f0:	d102      	bne.n	80063f8 <_dtoa_r+0xb28>
 80063f2:	9b04      	ldr	r3, [sp, #16]
 80063f4:	07db      	lsls	r3, r3, #31
 80063f6:	d4b0      	bmi.n	800635a <_dtoa_r+0xa8a>
 80063f8:	4633      	mov	r3, r6
 80063fa:	461e      	mov	r6, r3
 80063fc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006400:	2a30      	cmp	r2, #48	@ 0x30
 8006402:	d0fa      	beq.n	80063fa <_dtoa_r+0xb2a>
 8006404:	e4b5      	b.n	8005d72 <_dtoa_r+0x4a2>
 8006406:	459a      	cmp	sl, r3
 8006408:	d1a8      	bne.n	800635c <_dtoa_r+0xa8c>
 800640a:	2331      	movs	r3, #49	@ 0x31
 800640c:	f108 0801 	add.w	r8, r8, #1
 8006410:	f88a 3000 	strb.w	r3, [sl]
 8006414:	e4ad      	b.n	8005d72 <_dtoa_r+0x4a2>
 8006416:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006418:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006474 <_dtoa_r+0xba4>
 800641c:	b11b      	cbz	r3, 8006426 <_dtoa_r+0xb56>
 800641e:	f10a 0308 	add.w	r3, sl, #8
 8006422:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006424:	6013      	str	r3, [r2, #0]
 8006426:	4650      	mov	r0, sl
 8006428:	b017      	add	sp, #92	@ 0x5c
 800642a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800642e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006430:	2b01      	cmp	r3, #1
 8006432:	f77f ae2e 	ble.w	8006092 <_dtoa_r+0x7c2>
 8006436:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006438:	930a      	str	r3, [sp, #40]	@ 0x28
 800643a:	2001      	movs	r0, #1
 800643c:	e64d      	b.n	80060da <_dtoa_r+0x80a>
 800643e:	f1bb 0f00 	cmp.w	fp, #0
 8006442:	f77f aed9 	ble.w	80061f8 <_dtoa_r+0x928>
 8006446:	4656      	mov	r6, sl
 8006448:	4621      	mov	r1, r4
 800644a:	9803      	ldr	r0, [sp, #12]
 800644c:	f7ff f9b5 	bl	80057ba <quorem>
 8006450:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006454:	f806 3b01 	strb.w	r3, [r6], #1
 8006458:	eba6 020a 	sub.w	r2, r6, sl
 800645c:	4593      	cmp	fp, r2
 800645e:	ddb4      	ble.n	80063ca <_dtoa_r+0xafa>
 8006460:	2300      	movs	r3, #0
 8006462:	220a      	movs	r2, #10
 8006464:	4648      	mov	r0, r9
 8006466:	9903      	ldr	r1, [sp, #12]
 8006468:	f000 f966 	bl	8006738 <__multadd>
 800646c:	9003      	str	r0, [sp, #12]
 800646e:	e7eb      	b.n	8006448 <_dtoa_r+0xb78>
 8006470:	0800835a 	.word	0x0800835a
 8006474:	080082de 	.word	0x080082de

08006478 <_free_r>:
 8006478:	b538      	push	{r3, r4, r5, lr}
 800647a:	4605      	mov	r5, r0
 800647c:	2900      	cmp	r1, #0
 800647e:	d040      	beq.n	8006502 <_free_r+0x8a>
 8006480:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006484:	1f0c      	subs	r4, r1, #4
 8006486:	2b00      	cmp	r3, #0
 8006488:	bfb8      	it	lt
 800648a:	18e4      	addlt	r4, r4, r3
 800648c:	f000 f8e6 	bl	800665c <__malloc_lock>
 8006490:	4a1c      	ldr	r2, [pc, #112]	@ (8006504 <_free_r+0x8c>)
 8006492:	6813      	ldr	r3, [r2, #0]
 8006494:	b933      	cbnz	r3, 80064a4 <_free_r+0x2c>
 8006496:	6063      	str	r3, [r4, #4]
 8006498:	6014      	str	r4, [r2, #0]
 800649a:	4628      	mov	r0, r5
 800649c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80064a0:	f000 b8e2 	b.w	8006668 <__malloc_unlock>
 80064a4:	42a3      	cmp	r3, r4
 80064a6:	d908      	bls.n	80064ba <_free_r+0x42>
 80064a8:	6820      	ldr	r0, [r4, #0]
 80064aa:	1821      	adds	r1, r4, r0
 80064ac:	428b      	cmp	r3, r1
 80064ae:	bf01      	itttt	eq
 80064b0:	6819      	ldreq	r1, [r3, #0]
 80064b2:	685b      	ldreq	r3, [r3, #4]
 80064b4:	1809      	addeq	r1, r1, r0
 80064b6:	6021      	streq	r1, [r4, #0]
 80064b8:	e7ed      	b.n	8006496 <_free_r+0x1e>
 80064ba:	461a      	mov	r2, r3
 80064bc:	685b      	ldr	r3, [r3, #4]
 80064be:	b10b      	cbz	r3, 80064c4 <_free_r+0x4c>
 80064c0:	42a3      	cmp	r3, r4
 80064c2:	d9fa      	bls.n	80064ba <_free_r+0x42>
 80064c4:	6811      	ldr	r1, [r2, #0]
 80064c6:	1850      	adds	r0, r2, r1
 80064c8:	42a0      	cmp	r0, r4
 80064ca:	d10b      	bne.n	80064e4 <_free_r+0x6c>
 80064cc:	6820      	ldr	r0, [r4, #0]
 80064ce:	4401      	add	r1, r0
 80064d0:	1850      	adds	r0, r2, r1
 80064d2:	4283      	cmp	r3, r0
 80064d4:	6011      	str	r1, [r2, #0]
 80064d6:	d1e0      	bne.n	800649a <_free_r+0x22>
 80064d8:	6818      	ldr	r0, [r3, #0]
 80064da:	685b      	ldr	r3, [r3, #4]
 80064dc:	4408      	add	r0, r1
 80064de:	6010      	str	r0, [r2, #0]
 80064e0:	6053      	str	r3, [r2, #4]
 80064e2:	e7da      	b.n	800649a <_free_r+0x22>
 80064e4:	d902      	bls.n	80064ec <_free_r+0x74>
 80064e6:	230c      	movs	r3, #12
 80064e8:	602b      	str	r3, [r5, #0]
 80064ea:	e7d6      	b.n	800649a <_free_r+0x22>
 80064ec:	6820      	ldr	r0, [r4, #0]
 80064ee:	1821      	adds	r1, r4, r0
 80064f0:	428b      	cmp	r3, r1
 80064f2:	bf01      	itttt	eq
 80064f4:	6819      	ldreq	r1, [r3, #0]
 80064f6:	685b      	ldreq	r3, [r3, #4]
 80064f8:	1809      	addeq	r1, r1, r0
 80064fa:	6021      	streq	r1, [r4, #0]
 80064fc:	6063      	str	r3, [r4, #4]
 80064fe:	6054      	str	r4, [r2, #4]
 8006500:	e7cb      	b.n	800649a <_free_r+0x22>
 8006502:	bd38      	pop	{r3, r4, r5, pc}
 8006504:	200006d8 	.word	0x200006d8

08006508 <malloc>:
 8006508:	4b02      	ldr	r3, [pc, #8]	@ (8006514 <malloc+0xc>)
 800650a:	4601      	mov	r1, r0
 800650c:	6818      	ldr	r0, [r3, #0]
 800650e:	f000 b825 	b.w	800655c <_malloc_r>
 8006512:	bf00      	nop
 8006514:	20000028 	.word	0x20000028

08006518 <sbrk_aligned>:
 8006518:	b570      	push	{r4, r5, r6, lr}
 800651a:	4e0f      	ldr	r6, [pc, #60]	@ (8006558 <sbrk_aligned+0x40>)
 800651c:	460c      	mov	r4, r1
 800651e:	6831      	ldr	r1, [r6, #0]
 8006520:	4605      	mov	r5, r0
 8006522:	b911      	cbnz	r1, 800652a <sbrk_aligned+0x12>
 8006524:	f000 fcc8 	bl	8006eb8 <_sbrk_r>
 8006528:	6030      	str	r0, [r6, #0]
 800652a:	4621      	mov	r1, r4
 800652c:	4628      	mov	r0, r5
 800652e:	f000 fcc3 	bl	8006eb8 <_sbrk_r>
 8006532:	1c43      	adds	r3, r0, #1
 8006534:	d103      	bne.n	800653e <sbrk_aligned+0x26>
 8006536:	f04f 34ff 	mov.w	r4, #4294967295
 800653a:	4620      	mov	r0, r4
 800653c:	bd70      	pop	{r4, r5, r6, pc}
 800653e:	1cc4      	adds	r4, r0, #3
 8006540:	f024 0403 	bic.w	r4, r4, #3
 8006544:	42a0      	cmp	r0, r4
 8006546:	d0f8      	beq.n	800653a <sbrk_aligned+0x22>
 8006548:	1a21      	subs	r1, r4, r0
 800654a:	4628      	mov	r0, r5
 800654c:	f000 fcb4 	bl	8006eb8 <_sbrk_r>
 8006550:	3001      	adds	r0, #1
 8006552:	d1f2      	bne.n	800653a <sbrk_aligned+0x22>
 8006554:	e7ef      	b.n	8006536 <sbrk_aligned+0x1e>
 8006556:	bf00      	nop
 8006558:	200006d4 	.word	0x200006d4

0800655c <_malloc_r>:
 800655c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006560:	1ccd      	adds	r5, r1, #3
 8006562:	f025 0503 	bic.w	r5, r5, #3
 8006566:	3508      	adds	r5, #8
 8006568:	2d0c      	cmp	r5, #12
 800656a:	bf38      	it	cc
 800656c:	250c      	movcc	r5, #12
 800656e:	2d00      	cmp	r5, #0
 8006570:	4606      	mov	r6, r0
 8006572:	db01      	blt.n	8006578 <_malloc_r+0x1c>
 8006574:	42a9      	cmp	r1, r5
 8006576:	d904      	bls.n	8006582 <_malloc_r+0x26>
 8006578:	230c      	movs	r3, #12
 800657a:	6033      	str	r3, [r6, #0]
 800657c:	2000      	movs	r0, #0
 800657e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006582:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006658 <_malloc_r+0xfc>
 8006586:	f000 f869 	bl	800665c <__malloc_lock>
 800658a:	f8d8 3000 	ldr.w	r3, [r8]
 800658e:	461c      	mov	r4, r3
 8006590:	bb44      	cbnz	r4, 80065e4 <_malloc_r+0x88>
 8006592:	4629      	mov	r1, r5
 8006594:	4630      	mov	r0, r6
 8006596:	f7ff ffbf 	bl	8006518 <sbrk_aligned>
 800659a:	1c43      	adds	r3, r0, #1
 800659c:	4604      	mov	r4, r0
 800659e:	d158      	bne.n	8006652 <_malloc_r+0xf6>
 80065a0:	f8d8 4000 	ldr.w	r4, [r8]
 80065a4:	4627      	mov	r7, r4
 80065a6:	2f00      	cmp	r7, #0
 80065a8:	d143      	bne.n	8006632 <_malloc_r+0xd6>
 80065aa:	2c00      	cmp	r4, #0
 80065ac:	d04b      	beq.n	8006646 <_malloc_r+0xea>
 80065ae:	6823      	ldr	r3, [r4, #0]
 80065b0:	4639      	mov	r1, r7
 80065b2:	4630      	mov	r0, r6
 80065b4:	eb04 0903 	add.w	r9, r4, r3
 80065b8:	f000 fc7e 	bl	8006eb8 <_sbrk_r>
 80065bc:	4581      	cmp	r9, r0
 80065be:	d142      	bne.n	8006646 <_malloc_r+0xea>
 80065c0:	6821      	ldr	r1, [r4, #0]
 80065c2:	4630      	mov	r0, r6
 80065c4:	1a6d      	subs	r5, r5, r1
 80065c6:	4629      	mov	r1, r5
 80065c8:	f7ff ffa6 	bl	8006518 <sbrk_aligned>
 80065cc:	3001      	adds	r0, #1
 80065ce:	d03a      	beq.n	8006646 <_malloc_r+0xea>
 80065d0:	6823      	ldr	r3, [r4, #0]
 80065d2:	442b      	add	r3, r5
 80065d4:	6023      	str	r3, [r4, #0]
 80065d6:	f8d8 3000 	ldr.w	r3, [r8]
 80065da:	685a      	ldr	r2, [r3, #4]
 80065dc:	bb62      	cbnz	r2, 8006638 <_malloc_r+0xdc>
 80065de:	f8c8 7000 	str.w	r7, [r8]
 80065e2:	e00f      	b.n	8006604 <_malloc_r+0xa8>
 80065e4:	6822      	ldr	r2, [r4, #0]
 80065e6:	1b52      	subs	r2, r2, r5
 80065e8:	d420      	bmi.n	800662c <_malloc_r+0xd0>
 80065ea:	2a0b      	cmp	r2, #11
 80065ec:	d917      	bls.n	800661e <_malloc_r+0xc2>
 80065ee:	1961      	adds	r1, r4, r5
 80065f0:	42a3      	cmp	r3, r4
 80065f2:	6025      	str	r5, [r4, #0]
 80065f4:	bf18      	it	ne
 80065f6:	6059      	strne	r1, [r3, #4]
 80065f8:	6863      	ldr	r3, [r4, #4]
 80065fa:	bf08      	it	eq
 80065fc:	f8c8 1000 	streq.w	r1, [r8]
 8006600:	5162      	str	r2, [r4, r5]
 8006602:	604b      	str	r3, [r1, #4]
 8006604:	4630      	mov	r0, r6
 8006606:	f000 f82f 	bl	8006668 <__malloc_unlock>
 800660a:	f104 000b 	add.w	r0, r4, #11
 800660e:	1d23      	adds	r3, r4, #4
 8006610:	f020 0007 	bic.w	r0, r0, #7
 8006614:	1ac2      	subs	r2, r0, r3
 8006616:	bf1c      	itt	ne
 8006618:	1a1b      	subne	r3, r3, r0
 800661a:	50a3      	strne	r3, [r4, r2]
 800661c:	e7af      	b.n	800657e <_malloc_r+0x22>
 800661e:	6862      	ldr	r2, [r4, #4]
 8006620:	42a3      	cmp	r3, r4
 8006622:	bf0c      	ite	eq
 8006624:	f8c8 2000 	streq.w	r2, [r8]
 8006628:	605a      	strne	r2, [r3, #4]
 800662a:	e7eb      	b.n	8006604 <_malloc_r+0xa8>
 800662c:	4623      	mov	r3, r4
 800662e:	6864      	ldr	r4, [r4, #4]
 8006630:	e7ae      	b.n	8006590 <_malloc_r+0x34>
 8006632:	463c      	mov	r4, r7
 8006634:	687f      	ldr	r7, [r7, #4]
 8006636:	e7b6      	b.n	80065a6 <_malloc_r+0x4a>
 8006638:	461a      	mov	r2, r3
 800663a:	685b      	ldr	r3, [r3, #4]
 800663c:	42a3      	cmp	r3, r4
 800663e:	d1fb      	bne.n	8006638 <_malloc_r+0xdc>
 8006640:	2300      	movs	r3, #0
 8006642:	6053      	str	r3, [r2, #4]
 8006644:	e7de      	b.n	8006604 <_malloc_r+0xa8>
 8006646:	230c      	movs	r3, #12
 8006648:	4630      	mov	r0, r6
 800664a:	6033      	str	r3, [r6, #0]
 800664c:	f000 f80c 	bl	8006668 <__malloc_unlock>
 8006650:	e794      	b.n	800657c <_malloc_r+0x20>
 8006652:	6005      	str	r5, [r0, #0]
 8006654:	e7d6      	b.n	8006604 <_malloc_r+0xa8>
 8006656:	bf00      	nop
 8006658:	200006d8 	.word	0x200006d8

0800665c <__malloc_lock>:
 800665c:	4801      	ldr	r0, [pc, #4]	@ (8006664 <__malloc_lock+0x8>)
 800665e:	f7ff b89c 	b.w	800579a <__retarget_lock_acquire_recursive>
 8006662:	bf00      	nop
 8006664:	200006d0 	.word	0x200006d0

08006668 <__malloc_unlock>:
 8006668:	4801      	ldr	r0, [pc, #4]	@ (8006670 <__malloc_unlock+0x8>)
 800666a:	f7ff b897 	b.w	800579c <__retarget_lock_release_recursive>
 800666e:	bf00      	nop
 8006670:	200006d0 	.word	0x200006d0

08006674 <_Balloc>:
 8006674:	b570      	push	{r4, r5, r6, lr}
 8006676:	69c6      	ldr	r6, [r0, #28]
 8006678:	4604      	mov	r4, r0
 800667a:	460d      	mov	r5, r1
 800667c:	b976      	cbnz	r6, 800669c <_Balloc+0x28>
 800667e:	2010      	movs	r0, #16
 8006680:	f7ff ff42 	bl	8006508 <malloc>
 8006684:	4602      	mov	r2, r0
 8006686:	61e0      	str	r0, [r4, #28]
 8006688:	b920      	cbnz	r0, 8006694 <_Balloc+0x20>
 800668a:	216b      	movs	r1, #107	@ 0x6b
 800668c:	4b17      	ldr	r3, [pc, #92]	@ (80066ec <_Balloc+0x78>)
 800668e:	4818      	ldr	r0, [pc, #96]	@ (80066f0 <_Balloc+0x7c>)
 8006690:	f000 fc30 	bl	8006ef4 <__assert_func>
 8006694:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006698:	6006      	str	r6, [r0, #0]
 800669a:	60c6      	str	r6, [r0, #12]
 800669c:	69e6      	ldr	r6, [r4, #28]
 800669e:	68f3      	ldr	r3, [r6, #12]
 80066a0:	b183      	cbz	r3, 80066c4 <_Balloc+0x50>
 80066a2:	69e3      	ldr	r3, [r4, #28]
 80066a4:	68db      	ldr	r3, [r3, #12]
 80066a6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80066aa:	b9b8      	cbnz	r0, 80066dc <_Balloc+0x68>
 80066ac:	2101      	movs	r1, #1
 80066ae:	fa01 f605 	lsl.w	r6, r1, r5
 80066b2:	1d72      	adds	r2, r6, #5
 80066b4:	4620      	mov	r0, r4
 80066b6:	0092      	lsls	r2, r2, #2
 80066b8:	f000 fc3a 	bl	8006f30 <_calloc_r>
 80066bc:	b160      	cbz	r0, 80066d8 <_Balloc+0x64>
 80066be:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80066c2:	e00e      	b.n	80066e2 <_Balloc+0x6e>
 80066c4:	2221      	movs	r2, #33	@ 0x21
 80066c6:	2104      	movs	r1, #4
 80066c8:	4620      	mov	r0, r4
 80066ca:	f000 fc31 	bl	8006f30 <_calloc_r>
 80066ce:	69e3      	ldr	r3, [r4, #28]
 80066d0:	60f0      	str	r0, [r6, #12]
 80066d2:	68db      	ldr	r3, [r3, #12]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d1e4      	bne.n	80066a2 <_Balloc+0x2e>
 80066d8:	2000      	movs	r0, #0
 80066da:	bd70      	pop	{r4, r5, r6, pc}
 80066dc:	6802      	ldr	r2, [r0, #0]
 80066de:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80066e2:	2300      	movs	r3, #0
 80066e4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80066e8:	e7f7      	b.n	80066da <_Balloc+0x66>
 80066ea:	bf00      	nop
 80066ec:	080082eb 	.word	0x080082eb
 80066f0:	0800836b 	.word	0x0800836b

080066f4 <_Bfree>:
 80066f4:	b570      	push	{r4, r5, r6, lr}
 80066f6:	69c6      	ldr	r6, [r0, #28]
 80066f8:	4605      	mov	r5, r0
 80066fa:	460c      	mov	r4, r1
 80066fc:	b976      	cbnz	r6, 800671c <_Bfree+0x28>
 80066fe:	2010      	movs	r0, #16
 8006700:	f7ff ff02 	bl	8006508 <malloc>
 8006704:	4602      	mov	r2, r0
 8006706:	61e8      	str	r0, [r5, #28]
 8006708:	b920      	cbnz	r0, 8006714 <_Bfree+0x20>
 800670a:	218f      	movs	r1, #143	@ 0x8f
 800670c:	4b08      	ldr	r3, [pc, #32]	@ (8006730 <_Bfree+0x3c>)
 800670e:	4809      	ldr	r0, [pc, #36]	@ (8006734 <_Bfree+0x40>)
 8006710:	f000 fbf0 	bl	8006ef4 <__assert_func>
 8006714:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006718:	6006      	str	r6, [r0, #0]
 800671a:	60c6      	str	r6, [r0, #12]
 800671c:	b13c      	cbz	r4, 800672e <_Bfree+0x3a>
 800671e:	69eb      	ldr	r3, [r5, #28]
 8006720:	6862      	ldr	r2, [r4, #4]
 8006722:	68db      	ldr	r3, [r3, #12]
 8006724:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006728:	6021      	str	r1, [r4, #0]
 800672a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800672e:	bd70      	pop	{r4, r5, r6, pc}
 8006730:	080082eb 	.word	0x080082eb
 8006734:	0800836b 	.word	0x0800836b

08006738 <__multadd>:
 8006738:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800673c:	4607      	mov	r7, r0
 800673e:	460c      	mov	r4, r1
 8006740:	461e      	mov	r6, r3
 8006742:	2000      	movs	r0, #0
 8006744:	690d      	ldr	r5, [r1, #16]
 8006746:	f101 0c14 	add.w	ip, r1, #20
 800674a:	f8dc 3000 	ldr.w	r3, [ip]
 800674e:	3001      	adds	r0, #1
 8006750:	b299      	uxth	r1, r3
 8006752:	fb02 6101 	mla	r1, r2, r1, r6
 8006756:	0c1e      	lsrs	r6, r3, #16
 8006758:	0c0b      	lsrs	r3, r1, #16
 800675a:	fb02 3306 	mla	r3, r2, r6, r3
 800675e:	b289      	uxth	r1, r1
 8006760:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006764:	4285      	cmp	r5, r0
 8006766:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800676a:	f84c 1b04 	str.w	r1, [ip], #4
 800676e:	dcec      	bgt.n	800674a <__multadd+0x12>
 8006770:	b30e      	cbz	r6, 80067b6 <__multadd+0x7e>
 8006772:	68a3      	ldr	r3, [r4, #8]
 8006774:	42ab      	cmp	r3, r5
 8006776:	dc19      	bgt.n	80067ac <__multadd+0x74>
 8006778:	6861      	ldr	r1, [r4, #4]
 800677a:	4638      	mov	r0, r7
 800677c:	3101      	adds	r1, #1
 800677e:	f7ff ff79 	bl	8006674 <_Balloc>
 8006782:	4680      	mov	r8, r0
 8006784:	b928      	cbnz	r0, 8006792 <__multadd+0x5a>
 8006786:	4602      	mov	r2, r0
 8006788:	21ba      	movs	r1, #186	@ 0xba
 800678a:	4b0c      	ldr	r3, [pc, #48]	@ (80067bc <__multadd+0x84>)
 800678c:	480c      	ldr	r0, [pc, #48]	@ (80067c0 <__multadd+0x88>)
 800678e:	f000 fbb1 	bl	8006ef4 <__assert_func>
 8006792:	6922      	ldr	r2, [r4, #16]
 8006794:	f104 010c 	add.w	r1, r4, #12
 8006798:	3202      	adds	r2, #2
 800679a:	0092      	lsls	r2, r2, #2
 800679c:	300c      	adds	r0, #12
 800679e:	f000 fb9b 	bl	8006ed8 <memcpy>
 80067a2:	4621      	mov	r1, r4
 80067a4:	4638      	mov	r0, r7
 80067a6:	f7ff ffa5 	bl	80066f4 <_Bfree>
 80067aa:	4644      	mov	r4, r8
 80067ac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80067b0:	3501      	adds	r5, #1
 80067b2:	615e      	str	r6, [r3, #20]
 80067b4:	6125      	str	r5, [r4, #16]
 80067b6:	4620      	mov	r0, r4
 80067b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80067bc:	0800835a 	.word	0x0800835a
 80067c0:	0800836b 	.word	0x0800836b

080067c4 <__hi0bits>:
 80067c4:	4603      	mov	r3, r0
 80067c6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80067ca:	bf3a      	itte	cc
 80067cc:	0403      	lslcc	r3, r0, #16
 80067ce:	2010      	movcc	r0, #16
 80067d0:	2000      	movcs	r0, #0
 80067d2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80067d6:	bf3c      	itt	cc
 80067d8:	021b      	lslcc	r3, r3, #8
 80067da:	3008      	addcc	r0, #8
 80067dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80067e0:	bf3c      	itt	cc
 80067e2:	011b      	lslcc	r3, r3, #4
 80067e4:	3004      	addcc	r0, #4
 80067e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067ea:	bf3c      	itt	cc
 80067ec:	009b      	lslcc	r3, r3, #2
 80067ee:	3002      	addcc	r0, #2
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	db05      	blt.n	8006800 <__hi0bits+0x3c>
 80067f4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80067f8:	f100 0001 	add.w	r0, r0, #1
 80067fc:	bf08      	it	eq
 80067fe:	2020      	moveq	r0, #32
 8006800:	4770      	bx	lr

08006802 <__lo0bits>:
 8006802:	6803      	ldr	r3, [r0, #0]
 8006804:	4602      	mov	r2, r0
 8006806:	f013 0007 	ands.w	r0, r3, #7
 800680a:	d00b      	beq.n	8006824 <__lo0bits+0x22>
 800680c:	07d9      	lsls	r1, r3, #31
 800680e:	d421      	bmi.n	8006854 <__lo0bits+0x52>
 8006810:	0798      	lsls	r0, r3, #30
 8006812:	bf49      	itett	mi
 8006814:	085b      	lsrmi	r3, r3, #1
 8006816:	089b      	lsrpl	r3, r3, #2
 8006818:	2001      	movmi	r0, #1
 800681a:	6013      	strmi	r3, [r2, #0]
 800681c:	bf5c      	itt	pl
 800681e:	2002      	movpl	r0, #2
 8006820:	6013      	strpl	r3, [r2, #0]
 8006822:	4770      	bx	lr
 8006824:	b299      	uxth	r1, r3
 8006826:	b909      	cbnz	r1, 800682c <__lo0bits+0x2a>
 8006828:	2010      	movs	r0, #16
 800682a:	0c1b      	lsrs	r3, r3, #16
 800682c:	b2d9      	uxtb	r1, r3
 800682e:	b909      	cbnz	r1, 8006834 <__lo0bits+0x32>
 8006830:	3008      	adds	r0, #8
 8006832:	0a1b      	lsrs	r3, r3, #8
 8006834:	0719      	lsls	r1, r3, #28
 8006836:	bf04      	itt	eq
 8006838:	091b      	lsreq	r3, r3, #4
 800683a:	3004      	addeq	r0, #4
 800683c:	0799      	lsls	r1, r3, #30
 800683e:	bf04      	itt	eq
 8006840:	089b      	lsreq	r3, r3, #2
 8006842:	3002      	addeq	r0, #2
 8006844:	07d9      	lsls	r1, r3, #31
 8006846:	d403      	bmi.n	8006850 <__lo0bits+0x4e>
 8006848:	085b      	lsrs	r3, r3, #1
 800684a:	f100 0001 	add.w	r0, r0, #1
 800684e:	d003      	beq.n	8006858 <__lo0bits+0x56>
 8006850:	6013      	str	r3, [r2, #0]
 8006852:	4770      	bx	lr
 8006854:	2000      	movs	r0, #0
 8006856:	4770      	bx	lr
 8006858:	2020      	movs	r0, #32
 800685a:	4770      	bx	lr

0800685c <__i2b>:
 800685c:	b510      	push	{r4, lr}
 800685e:	460c      	mov	r4, r1
 8006860:	2101      	movs	r1, #1
 8006862:	f7ff ff07 	bl	8006674 <_Balloc>
 8006866:	4602      	mov	r2, r0
 8006868:	b928      	cbnz	r0, 8006876 <__i2b+0x1a>
 800686a:	f240 1145 	movw	r1, #325	@ 0x145
 800686e:	4b04      	ldr	r3, [pc, #16]	@ (8006880 <__i2b+0x24>)
 8006870:	4804      	ldr	r0, [pc, #16]	@ (8006884 <__i2b+0x28>)
 8006872:	f000 fb3f 	bl	8006ef4 <__assert_func>
 8006876:	2301      	movs	r3, #1
 8006878:	6144      	str	r4, [r0, #20]
 800687a:	6103      	str	r3, [r0, #16]
 800687c:	bd10      	pop	{r4, pc}
 800687e:	bf00      	nop
 8006880:	0800835a 	.word	0x0800835a
 8006884:	0800836b 	.word	0x0800836b

08006888 <__multiply>:
 8006888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800688c:	4617      	mov	r7, r2
 800688e:	690a      	ldr	r2, [r1, #16]
 8006890:	693b      	ldr	r3, [r7, #16]
 8006892:	4689      	mov	r9, r1
 8006894:	429a      	cmp	r2, r3
 8006896:	bfa2      	ittt	ge
 8006898:	463b      	movge	r3, r7
 800689a:	460f      	movge	r7, r1
 800689c:	4699      	movge	r9, r3
 800689e:	693d      	ldr	r5, [r7, #16]
 80068a0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80068a4:	68bb      	ldr	r3, [r7, #8]
 80068a6:	6879      	ldr	r1, [r7, #4]
 80068a8:	eb05 060a 	add.w	r6, r5, sl
 80068ac:	42b3      	cmp	r3, r6
 80068ae:	b085      	sub	sp, #20
 80068b0:	bfb8      	it	lt
 80068b2:	3101      	addlt	r1, #1
 80068b4:	f7ff fede 	bl	8006674 <_Balloc>
 80068b8:	b930      	cbnz	r0, 80068c8 <__multiply+0x40>
 80068ba:	4602      	mov	r2, r0
 80068bc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80068c0:	4b40      	ldr	r3, [pc, #256]	@ (80069c4 <__multiply+0x13c>)
 80068c2:	4841      	ldr	r0, [pc, #260]	@ (80069c8 <__multiply+0x140>)
 80068c4:	f000 fb16 	bl	8006ef4 <__assert_func>
 80068c8:	f100 0414 	add.w	r4, r0, #20
 80068cc:	4623      	mov	r3, r4
 80068ce:	2200      	movs	r2, #0
 80068d0:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80068d4:	4573      	cmp	r3, lr
 80068d6:	d320      	bcc.n	800691a <__multiply+0x92>
 80068d8:	f107 0814 	add.w	r8, r7, #20
 80068dc:	f109 0114 	add.w	r1, r9, #20
 80068e0:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80068e4:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80068e8:	9302      	str	r3, [sp, #8]
 80068ea:	1beb      	subs	r3, r5, r7
 80068ec:	3b15      	subs	r3, #21
 80068ee:	f023 0303 	bic.w	r3, r3, #3
 80068f2:	3304      	adds	r3, #4
 80068f4:	3715      	adds	r7, #21
 80068f6:	42bd      	cmp	r5, r7
 80068f8:	bf38      	it	cc
 80068fa:	2304      	movcc	r3, #4
 80068fc:	9301      	str	r3, [sp, #4]
 80068fe:	9b02      	ldr	r3, [sp, #8]
 8006900:	9103      	str	r1, [sp, #12]
 8006902:	428b      	cmp	r3, r1
 8006904:	d80c      	bhi.n	8006920 <__multiply+0x98>
 8006906:	2e00      	cmp	r6, #0
 8006908:	dd03      	ble.n	8006912 <__multiply+0x8a>
 800690a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800690e:	2b00      	cmp	r3, #0
 8006910:	d055      	beq.n	80069be <__multiply+0x136>
 8006912:	6106      	str	r6, [r0, #16]
 8006914:	b005      	add	sp, #20
 8006916:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800691a:	f843 2b04 	str.w	r2, [r3], #4
 800691e:	e7d9      	b.n	80068d4 <__multiply+0x4c>
 8006920:	f8b1 a000 	ldrh.w	sl, [r1]
 8006924:	f1ba 0f00 	cmp.w	sl, #0
 8006928:	d01f      	beq.n	800696a <__multiply+0xe2>
 800692a:	46c4      	mov	ip, r8
 800692c:	46a1      	mov	r9, r4
 800692e:	2700      	movs	r7, #0
 8006930:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006934:	f8d9 3000 	ldr.w	r3, [r9]
 8006938:	fa1f fb82 	uxth.w	fp, r2
 800693c:	b29b      	uxth	r3, r3
 800693e:	fb0a 330b 	mla	r3, sl, fp, r3
 8006942:	443b      	add	r3, r7
 8006944:	f8d9 7000 	ldr.w	r7, [r9]
 8006948:	0c12      	lsrs	r2, r2, #16
 800694a:	0c3f      	lsrs	r7, r7, #16
 800694c:	fb0a 7202 	mla	r2, sl, r2, r7
 8006950:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006954:	b29b      	uxth	r3, r3
 8006956:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800695a:	4565      	cmp	r5, ip
 800695c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006960:	f849 3b04 	str.w	r3, [r9], #4
 8006964:	d8e4      	bhi.n	8006930 <__multiply+0xa8>
 8006966:	9b01      	ldr	r3, [sp, #4]
 8006968:	50e7      	str	r7, [r4, r3]
 800696a:	9b03      	ldr	r3, [sp, #12]
 800696c:	3104      	adds	r1, #4
 800696e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006972:	f1b9 0f00 	cmp.w	r9, #0
 8006976:	d020      	beq.n	80069ba <__multiply+0x132>
 8006978:	4647      	mov	r7, r8
 800697a:	46a4      	mov	ip, r4
 800697c:	f04f 0a00 	mov.w	sl, #0
 8006980:	6823      	ldr	r3, [r4, #0]
 8006982:	f8b7 b000 	ldrh.w	fp, [r7]
 8006986:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800698a:	b29b      	uxth	r3, r3
 800698c:	fb09 220b 	mla	r2, r9, fp, r2
 8006990:	4452      	add	r2, sl
 8006992:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006996:	f84c 3b04 	str.w	r3, [ip], #4
 800699a:	f857 3b04 	ldr.w	r3, [r7], #4
 800699e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80069a2:	f8bc 3000 	ldrh.w	r3, [ip]
 80069a6:	42bd      	cmp	r5, r7
 80069a8:	fb09 330a 	mla	r3, r9, sl, r3
 80069ac:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80069b0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80069b4:	d8e5      	bhi.n	8006982 <__multiply+0xfa>
 80069b6:	9a01      	ldr	r2, [sp, #4]
 80069b8:	50a3      	str	r3, [r4, r2]
 80069ba:	3404      	adds	r4, #4
 80069bc:	e79f      	b.n	80068fe <__multiply+0x76>
 80069be:	3e01      	subs	r6, #1
 80069c0:	e7a1      	b.n	8006906 <__multiply+0x7e>
 80069c2:	bf00      	nop
 80069c4:	0800835a 	.word	0x0800835a
 80069c8:	0800836b 	.word	0x0800836b

080069cc <__pow5mult>:
 80069cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80069d0:	4615      	mov	r5, r2
 80069d2:	f012 0203 	ands.w	r2, r2, #3
 80069d6:	4607      	mov	r7, r0
 80069d8:	460e      	mov	r6, r1
 80069da:	d007      	beq.n	80069ec <__pow5mult+0x20>
 80069dc:	4c25      	ldr	r4, [pc, #148]	@ (8006a74 <__pow5mult+0xa8>)
 80069de:	3a01      	subs	r2, #1
 80069e0:	2300      	movs	r3, #0
 80069e2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80069e6:	f7ff fea7 	bl	8006738 <__multadd>
 80069ea:	4606      	mov	r6, r0
 80069ec:	10ad      	asrs	r5, r5, #2
 80069ee:	d03d      	beq.n	8006a6c <__pow5mult+0xa0>
 80069f0:	69fc      	ldr	r4, [r7, #28]
 80069f2:	b97c      	cbnz	r4, 8006a14 <__pow5mult+0x48>
 80069f4:	2010      	movs	r0, #16
 80069f6:	f7ff fd87 	bl	8006508 <malloc>
 80069fa:	4602      	mov	r2, r0
 80069fc:	61f8      	str	r0, [r7, #28]
 80069fe:	b928      	cbnz	r0, 8006a0c <__pow5mult+0x40>
 8006a00:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006a04:	4b1c      	ldr	r3, [pc, #112]	@ (8006a78 <__pow5mult+0xac>)
 8006a06:	481d      	ldr	r0, [pc, #116]	@ (8006a7c <__pow5mult+0xb0>)
 8006a08:	f000 fa74 	bl	8006ef4 <__assert_func>
 8006a0c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006a10:	6004      	str	r4, [r0, #0]
 8006a12:	60c4      	str	r4, [r0, #12]
 8006a14:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006a18:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006a1c:	b94c      	cbnz	r4, 8006a32 <__pow5mult+0x66>
 8006a1e:	f240 2171 	movw	r1, #625	@ 0x271
 8006a22:	4638      	mov	r0, r7
 8006a24:	f7ff ff1a 	bl	800685c <__i2b>
 8006a28:	2300      	movs	r3, #0
 8006a2a:	4604      	mov	r4, r0
 8006a2c:	f8c8 0008 	str.w	r0, [r8, #8]
 8006a30:	6003      	str	r3, [r0, #0]
 8006a32:	f04f 0900 	mov.w	r9, #0
 8006a36:	07eb      	lsls	r3, r5, #31
 8006a38:	d50a      	bpl.n	8006a50 <__pow5mult+0x84>
 8006a3a:	4631      	mov	r1, r6
 8006a3c:	4622      	mov	r2, r4
 8006a3e:	4638      	mov	r0, r7
 8006a40:	f7ff ff22 	bl	8006888 <__multiply>
 8006a44:	4680      	mov	r8, r0
 8006a46:	4631      	mov	r1, r6
 8006a48:	4638      	mov	r0, r7
 8006a4a:	f7ff fe53 	bl	80066f4 <_Bfree>
 8006a4e:	4646      	mov	r6, r8
 8006a50:	106d      	asrs	r5, r5, #1
 8006a52:	d00b      	beq.n	8006a6c <__pow5mult+0xa0>
 8006a54:	6820      	ldr	r0, [r4, #0]
 8006a56:	b938      	cbnz	r0, 8006a68 <__pow5mult+0x9c>
 8006a58:	4622      	mov	r2, r4
 8006a5a:	4621      	mov	r1, r4
 8006a5c:	4638      	mov	r0, r7
 8006a5e:	f7ff ff13 	bl	8006888 <__multiply>
 8006a62:	6020      	str	r0, [r4, #0]
 8006a64:	f8c0 9000 	str.w	r9, [r0]
 8006a68:	4604      	mov	r4, r0
 8006a6a:	e7e4      	b.n	8006a36 <__pow5mult+0x6a>
 8006a6c:	4630      	mov	r0, r6
 8006a6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a72:	bf00      	nop
 8006a74:	0800841c 	.word	0x0800841c
 8006a78:	080082eb 	.word	0x080082eb
 8006a7c:	0800836b 	.word	0x0800836b

08006a80 <__lshift>:
 8006a80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a84:	460c      	mov	r4, r1
 8006a86:	4607      	mov	r7, r0
 8006a88:	4691      	mov	r9, r2
 8006a8a:	6923      	ldr	r3, [r4, #16]
 8006a8c:	6849      	ldr	r1, [r1, #4]
 8006a8e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006a92:	68a3      	ldr	r3, [r4, #8]
 8006a94:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006a98:	f108 0601 	add.w	r6, r8, #1
 8006a9c:	42b3      	cmp	r3, r6
 8006a9e:	db0b      	blt.n	8006ab8 <__lshift+0x38>
 8006aa0:	4638      	mov	r0, r7
 8006aa2:	f7ff fde7 	bl	8006674 <_Balloc>
 8006aa6:	4605      	mov	r5, r0
 8006aa8:	b948      	cbnz	r0, 8006abe <__lshift+0x3e>
 8006aaa:	4602      	mov	r2, r0
 8006aac:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006ab0:	4b27      	ldr	r3, [pc, #156]	@ (8006b50 <__lshift+0xd0>)
 8006ab2:	4828      	ldr	r0, [pc, #160]	@ (8006b54 <__lshift+0xd4>)
 8006ab4:	f000 fa1e 	bl	8006ef4 <__assert_func>
 8006ab8:	3101      	adds	r1, #1
 8006aba:	005b      	lsls	r3, r3, #1
 8006abc:	e7ee      	b.n	8006a9c <__lshift+0x1c>
 8006abe:	2300      	movs	r3, #0
 8006ac0:	f100 0114 	add.w	r1, r0, #20
 8006ac4:	f100 0210 	add.w	r2, r0, #16
 8006ac8:	4618      	mov	r0, r3
 8006aca:	4553      	cmp	r3, sl
 8006acc:	db33      	blt.n	8006b36 <__lshift+0xb6>
 8006ace:	6920      	ldr	r0, [r4, #16]
 8006ad0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006ad4:	f104 0314 	add.w	r3, r4, #20
 8006ad8:	f019 091f 	ands.w	r9, r9, #31
 8006adc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006ae0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006ae4:	d02b      	beq.n	8006b3e <__lshift+0xbe>
 8006ae6:	468a      	mov	sl, r1
 8006ae8:	2200      	movs	r2, #0
 8006aea:	f1c9 0e20 	rsb	lr, r9, #32
 8006aee:	6818      	ldr	r0, [r3, #0]
 8006af0:	fa00 f009 	lsl.w	r0, r0, r9
 8006af4:	4310      	orrs	r0, r2
 8006af6:	f84a 0b04 	str.w	r0, [sl], #4
 8006afa:	f853 2b04 	ldr.w	r2, [r3], #4
 8006afe:	459c      	cmp	ip, r3
 8006b00:	fa22 f20e 	lsr.w	r2, r2, lr
 8006b04:	d8f3      	bhi.n	8006aee <__lshift+0x6e>
 8006b06:	ebac 0304 	sub.w	r3, ip, r4
 8006b0a:	3b15      	subs	r3, #21
 8006b0c:	f023 0303 	bic.w	r3, r3, #3
 8006b10:	3304      	adds	r3, #4
 8006b12:	f104 0015 	add.w	r0, r4, #21
 8006b16:	4560      	cmp	r0, ip
 8006b18:	bf88      	it	hi
 8006b1a:	2304      	movhi	r3, #4
 8006b1c:	50ca      	str	r2, [r1, r3]
 8006b1e:	b10a      	cbz	r2, 8006b24 <__lshift+0xa4>
 8006b20:	f108 0602 	add.w	r6, r8, #2
 8006b24:	3e01      	subs	r6, #1
 8006b26:	4638      	mov	r0, r7
 8006b28:	4621      	mov	r1, r4
 8006b2a:	612e      	str	r6, [r5, #16]
 8006b2c:	f7ff fde2 	bl	80066f4 <_Bfree>
 8006b30:	4628      	mov	r0, r5
 8006b32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b36:	f842 0f04 	str.w	r0, [r2, #4]!
 8006b3a:	3301      	adds	r3, #1
 8006b3c:	e7c5      	b.n	8006aca <__lshift+0x4a>
 8006b3e:	3904      	subs	r1, #4
 8006b40:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b44:	459c      	cmp	ip, r3
 8006b46:	f841 2f04 	str.w	r2, [r1, #4]!
 8006b4a:	d8f9      	bhi.n	8006b40 <__lshift+0xc0>
 8006b4c:	e7ea      	b.n	8006b24 <__lshift+0xa4>
 8006b4e:	bf00      	nop
 8006b50:	0800835a 	.word	0x0800835a
 8006b54:	0800836b 	.word	0x0800836b

08006b58 <__mcmp>:
 8006b58:	4603      	mov	r3, r0
 8006b5a:	690a      	ldr	r2, [r1, #16]
 8006b5c:	6900      	ldr	r0, [r0, #16]
 8006b5e:	b530      	push	{r4, r5, lr}
 8006b60:	1a80      	subs	r0, r0, r2
 8006b62:	d10e      	bne.n	8006b82 <__mcmp+0x2a>
 8006b64:	3314      	adds	r3, #20
 8006b66:	3114      	adds	r1, #20
 8006b68:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006b6c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006b70:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006b74:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006b78:	4295      	cmp	r5, r2
 8006b7a:	d003      	beq.n	8006b84 <__mcmp+0x2c>
 8006b7c:	d205      	bcs.n	8006b8a <__mcmp+0x32>
 8006b7e:	f04f 30ff 	mov.w	r0, #4294967295
 8006b82:	bd30      	pop	{r4, r5, pc}
 8006b84:	42a3      	cmp	r3, r4
 8006b86:	d3f3      	bcc.n	8006b70 <__mcmp+0x18>
 8006b88:	e7fb      	b.n	8006b82 <__mcmp+0x2a>
 8006b8a:	2001      	movs	r0, #1
 8006b8c:	e7f9      	b.n	8006b82 <__mcmp+0x2a>
	...

08006b90 <__mdiff>:
 8006b90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b94:	4689      	mov	r9, r1
 8006b96:	4606      	mov	r6, r0
 8006b98:	4611      	mov	r1, r2
 8006b9a:	4648      	mov	r0, r9
 8006b9c:	4614      	mov	r4, r2
 8006b9e:	f7ff ffdb 	bl	8006b58 <__mcmp>
 8006ba2:	1e05      	subs	r5, r0, #0
 8006ba4:	d112      	bne.n	8006bcc <__mdiff+0x3c>
 8006ba6:	4629      	mov	r1, r5
 8006ba8:	4630      	mov	r0, r6
 8006baa:	f7ff fd63 	bl	8006674 <_Balloc>
 8006bae:	4602      	mov	r2, r0
 8006bb0:	b928      	cbnz	r0, 8006bbe <__mdiff+0x2e>
 8006bb2:	f240 2137 	movw	r1, #567	@ 0x237
 8006bb6:	4b3e      	ldr	r3, [pc, #248]	@ (8006cb0 <__mdiff+0x120>)
 8006bb8:	483e      	ldr	r0, [pc, #248]	@ (8006cb4 <__mdiff+0x124>)
 8006bba:	f000 f99b 	bl	8006ef4 <__assert_func>
 8006bbe:	2301      	movs	r3, #1
 8006bc0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006bc4:	4610      	mov	r0, r2
 8006bc6:	b003      	add	sp, #12
 8006bc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bcc:	bfbc      	itt	lt
 8006bce:	464b      	movlt	r3, r9
 8006bd0:	46a1      	movlt	r9, r4
 8006bd2:	4630      	mov	r0, r6
 8006bd4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006bd8:	bfba      	itte	lt
 8006bda:	461c      	movlt	r4, r3
 8006bdc:	2501      	movlt	r5, #1
 8006bde:	2500      	movge	r5, #0
 8006be0:	f7ff fd48 	bl	8006674 <_Balloc>
 8006be4:	4602      	mov	r2, r0
 8006be6:	b918      	cbnz	r0, 8006bf0 <__mdiff+0x60>
 8006be8:	f240 2145 	movw	r1, #581	@ 0x245
 8006bec:	4b30      	ldr	r3, [pc, #192]	@ (8006cb0 <__mdiff+0x120>)
 8006bee:	e7e3      	b.n	8006bb8 <__mdiff+0x28>
 8006bf0:	f100 0b14 	add.w	fp, r0, #20
 8006bf4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006bf8:	f109 0310 	add.w	r3, r9, #16
 8006bfc:	60c5      	str	r5, [r0, #12]
 8006bfe:	f04f 0c00 	mov.w	ip, #0
 8006c02:	f109 0514 	add.w	r5, r9, #20
 8006c06:	46d9      	mov	r9, fp
 8006c08:	6926      	ldr	r6, [r4, #16]
 8006c0a:	f104 0e14 	add.w	lr, r4, #20
 8006c0e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006c12:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006c16:	9301      	str	r3, [sp, #4]
 8006c18:	9b01      	ldr	r3, [sp, #4]
 8006c1a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006c1e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006c22:	b281      	uxth	r1, r0
 8006c24:	9301      	str	r3, [sp, #4]
 8006c26:	fa1f f38a 	uxth.w	r3, sl
 8006c2a:	1a5b      	subs	r3, r3, r1
 8006c2c:	0c00      	lsrs	r0, r0, #16
 8006c2e:	4463      	add	r3, ip
 8006c30:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006c34:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006c38:	b29b      	uxth	r3, r3
 8006c3a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006c3e:	4576      	cmp	r6, lr
 8006c40:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006c44:	f849 3b04 	str.w	r3, [r9], #4
 8006c48:	d8e6      	bhi.n	8006c18 <__mdiff+0x88>
 8006c4a:	1b33      	subs	r3, r6, r4
 8006c4c:	3b15      	subs	r3, #21
 8006c4e:	f023 0303 	bic.w	r3, r3, #3
 8006c52:	3415      	adds	r4, #21
 8006c54:	3304      	adds	r3, #4
 8006c56:	42a6      	cmp	r6, r4
 8006c58:	bf38      	it	cc
 8006c5a:	2304      	movcc	r3, #4
 8006c5c:	441d      	add	r5, r3
 8006c5e:	445b      	add	r3, fp
 8006c60:	461e      	mov	r6, r3
 8006c62:	462c      	mov	r4, r5
 8006c64:	4544      	cmp	r4, r8
 8006c66:	d30e      	bcc.n	8006c86 <__mdiff+0xf6>
 8006c68:	f108 0103 	add.w	r1, r8, #3
 8006c6c:	1b49      	subs	r1, r1, r5
 8006c6e:	f021 0103 	bic.w	r1, r1, #3
 8006c72:	3d03      	subs	r5, #3
 8006c74:	45a8      	cmp	r8, r5
 8006c76:	bf38      	it	cc
 8006c78:	2100      	movcc	r1, #0
 8006c7a:	440b      	add	r3, r1
 8006c7c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006c80:	b199      	cbz	r1, 8006caa <__mdiff+0x11a>
 8006c82:	6117      	str	r7, [r2, #16]
 8006c84:	e79e      	b.n	8006bc4 <__mdiff+0x34>
 8006c86:	46e6      	mov	lr, ip
 8006c88:	f854 1b04 	ldr.w	r1, [r4], #4
 8006c8c:	fa1f fc81 	uxth.w	ip, r1
 8006c90:	44f4      	add	ip, lr
 8006c92:	0c08      	lsrs	r0, r1, #16
 8006c94:	4471      	add	r1, lr
 8006c96:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006c9a:	b289      	uxth	r1, r1
 8006c9c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006ca0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006ca4:	f846 1b04 	str.w	r1, [r6], #4
 8006ca8:	e7dc      	b.n	8006c64 <__mdiff+0xd4>
 8006caa:	3f01      	subs	r7, #1
 8006cac:	e7e6      	b.n	8006c7c <__mdiff+0xec>
 8006cae:	bf00      	nop
 8006cb0:	0800835a 	.word	0x0800835a
 8006cb4:	0800836b 	.word	0x0800836b

08006cb8 <__d2b>:
 8006cb8:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8006cbc:	2101      	movs	r1, #1
 8006cbe:	4690      	mov	r8, r2
 8006cc0:	4699      	mov	r9, r3
 8006cc2:	9e08      	ldr	r6, [sp, #32]
 8006cc4:	f7ff fcd6 	bl	8006674 <_Balloc>
 8006cc8:	4604      	mov	r4, r0
 8006cca:	b930      	cbnz	r0, 8006cda <__d2b+0x22>
 8006ccc:	4602      	mov	r2, r0
 8006cce:	f240 310f 	movw	r1, #783	@ 0x30f
 8006cd2:	4b23      	ldr	r3, [pc, #140]	@ (8006d60 <__d2b+0xa8>)
 8006cd4:	4823      	ldr	r0, [pc, #140]	@ (8006d64 <__d2b+0xac>)
 8006cd6:	f000 f90d 	bl	8006ef4 <__assert_func>
 8006cda:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006cde:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006ce2:	b10d      	cbz	r5, 8006ce8 <__d2b+0x30>
 8006ce4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006ce8:	9301      	str	r3, [sp, #4]
 8006cea:	f1b8 0300 	subs.w	r3, r8, #0
 8006cee:	d024      	beq.n	8006d3a <__d2b+0x82>
 8006cf0:	4668      	mov	r0, sp
 8006cf2:	9300      	str	r3, [sp, #0]
 8006cf4:	f7ff fd85 	bl	8006802 <__lo0bits>
 8006cf8:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006cfc:	b1d8      	cbz	r0, 8006d36 <__d2b+0x7e>
 8006cfe:	f1c0 0320 	rsb	r3, r0, #32
 8006d02:	fa02 f303 	lsl.w	r3, r2, r3
 8006d06:	430b      	orrs	r3, r1
 8006d08:	40c2      	lsrs	r2, r0
 8006d0a:	6163      	str	r3, [r4, #20]
 8006d0c:	9201      	str	r2, [sp, #4]
 8006d0e:	9b01      	ldr	r3, [sp, #4]
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	bf0c      	ite	eq
 8006d14:	2201      	moveq	r2, #1
 8006d16:	2202      	movne	r2, #2
 8006d18:	61a3      	str	r3, [r4, #24]
 8006d1a:	6122      	str	r2, [r4, #16]
 8006d1c:	b1ad      	cbz	r5, 8006d4a <__d2b+0x92>
 8006d1e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006d22:	4405      	add	r5, r0
 8006d24:	6035      	str	r5, [r6, #0]
 8006d26:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006d2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d2c:	6018      	str	r0, [r3, #0]
 8006d2e:	4620      	mov	r0, r4
 8006d30:	b002      	add	sp, #8
 8006d32:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8006d36:	6161      	str	r1, [r4, #20]
 8006d38:	e7e9      	b.n	8006d0e <__d2b+0x56>
 8006d3a:	a801      	add	r0, sp, #4
 8006d3c:	f7ff fd61 	bl	8006802 <__lo0bits>
 8006d40:	9b01      	ldr	r3, [sp, #4]
 8006d42:	2201      	movs	r2, #1
 8006d44:	6163      	str	r3, [r4, #20]
 8006d46:	3020      	adds	r0, #32
 8006d48:	e7e7      	b.n	8006d1a <__d2b+0x62>
 8006d4a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006d4e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006d52:	6030      	str	r0, [r6, #0]
 8006d54:	6918      	ldr	r0, [r3, #16]
 8006d56:	f7ff fd35 	bl	80067c4 <__hi0bits>
 8006d5a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006d5e:	e7e4      	b.n	8006d2a <__d2b+0x72>
 8006d60:	0800835a 	.word	0x0800835a
 8006d64:	0800836b 	.word	0x0800836b

08006d68 <__sflush_r>:
 8006d68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d6e:	0716      	lsls	r6, r2, #28
 8006d70:	4605      	mov	r5, r0
 8006d72:	460c      	mov	r4, r1
 8006d74:	d454      	bmi.n	8006e20 <__sflush_r+0xb8>
 8006d76:	684b      	ldr	r3, [r1, #4]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	dc02      	bgt.n	8006d82 <__sflush_r+0x1a>
 8006d7c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	dd48      	ble.n	8006e14 <__sflush_r+0xac>
 8006d82:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006d84:	2e00      	cmp	r6, #0
 8006d86:	d045      	beq.n	8006e14 <__sflush_r+0xac>
 8006d88:	2300      	movs	r3, #0
 8006d8a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006d8e:	682f      	ldr	r7, [r5, #0]
 8006d90:	6a21      	ldr	r1, [r4, #32]
 8006d92:	602b      	str	r3, [r5, #0]
 8006d94:	d030      	beq.n	8006df8 <__sflush_r+0x90>
 8006d96:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006d98:	89a3      	ldrh	r3, [r4, #12]
 8006d9a:	0759      	lsls	r1, r3, #29
 8006d9c:	d505      	bpl.n	8006daa <__sflush_r+0x42>
 8006d9e:	6863      	ldr	r3, [r4, #4]
 8006da0:	1ad2      	subs	r2, r2, r3
 8006da2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006da4:	b10b      	cbz	r3, 8006daa <__sflush_r+0x42>
 8006da6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006da8:	1ad2      	subs	r2, r2, r3
 8006daa:	2300      	movs	r3, #0
 8006dac:	4628      	mov	r0, r5
 8006dae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006db0:	6a21      	ldr	r1, [r4, #32]
 8006db2:	47b0      	blx	r6
 8006db4:	1c43      	adds	r3, r0, #1
 8006db6:	89a3      	ldrh	r3, [r4, #12]
 8006db8:	d106      	bne.n	8006dc8 <__sflush_r+0x60>
 8006dba:	6829      	ldr	r1, [r5, #0]
 8006dbc:	291d      	cmp	r1, #29
 8006dbe:	d82b      	bhi.n	8006e18 <__sflush_r+0xb0>
 8006dc0:	4a28      	ldr	r2, [pc, #160]	@ (8006e64 <__sflush_r+0xfc>)
 8006dc2:	40ca      	lsrs	r2, r1
 8006dc4:	07d6      	lsls	r6, r2, #31
 8006dc6:	d527      	bpl.n	8006e18 <__sflush_r+0xb0>
 8006dc8:	2200      	movs	r2, #0
 8006dca:	6062      	str	r2, [r4, #4]
 8006dcc:	6922      	ldr	r2, [r4, #16]
 8006dce:	04d9      	lsls	r1, r3, #19
 8006dd0:	6022      	str	r2, [r4, #0]
 8006dd2:	d504      	bpl.n	8006dde <__sflush_r+0x76>
 8006dd4:	1c42      	adds	r2, r0, #1
 8006dd6:	d101      	bne.n	8006ddc <__sflush_r+0x74>
 8006dd8:	682b      	ldr	r3, [r5, #0]
 8006dda:	b903      	cbnz	r3, 8006dde <__sflush_r+0x76>
 8006ddc:	6560      	str	r0, [r4, #84]	@ 0x54
 8006dde:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006de0:	602f      	str	r7, [r5, #0]
 8006de2:	b1b9      	cbz	r1, 8006e14 <__sflush_r+0xac>
 8006de4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006de8:	4299      	cmp	r1, r3
 8006dea:	d002      	beq.n	8006df2 <__sflush_r+0x8a>
 8006dec:	4628      	mov	r0, r5
 8006dee:	f7ff fb43 	bl	8006478 <_free_r>
 8006df2:	2300      	movs	r3, #0
 8006df4:	6363      	str	r3, [r4, #52]	@ 0x34
 8006df6:	e00d      	b.n	8006e14 <__sflush_r+0xac>
 8006df8:	2301      	movs	r3, #1
 8006dfa:	4628      	mov	r0, r5
 8006dfc:	47b0      	blx	r6
 8006dfe:	4602      	mov	r2, r0
 8006e00:	1c50      	adds	r0, r2, #1
 8006e02:	d1c9      	bne.n	8006d98 <__sflush_r+0x30>
 8006e04:	682b      	ldr	r3, [r5, #0]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d0c6      	beq.n	8006d98 <__sflush_r+0x30>
 8006e0a:	2b1d      	cmp	r3, #29
 8006e0c:	d001      	beq.n	8006e12 <__sflush_r+0xaa>
 8006e0e:	2b16      	cmp	r3, #22
 8006e10:	d11d      	bne.n	8006e4e <__sflush_r+0xe6>
 8006e12:	602f      	str	r7, [r5, #0]
 8006e14:	2000      	movs	r0, #0
 8006e16:	e021      	b.n	8006e5c <__sflush_r+0xf4>
 8006e18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e1c:	b21b      	sxth	r3, r3
 8006e1e:	e01a      	b.n	8006e56 <__sflush_r+0xee>
 8006e20:	690f      	ldr	r7, [r1, #16]
 8006e22:	2f00      	cmp	r7, #0
 8006e24:	d0f6      	beq.n	8006e14 <__sflush_r+0xac>
 8006e26:	0793      	lsls	r3, r2, #30
 8006e28:	bf18      	it	ne
 8006e2a:	2300      	movne	r3, #0
 8006e2c:	680e      	ldr	r6, [r1, #0]
 8006e2e:	bf08      	it	eq
 8006e30:	694b      	ldreq	r3, [r1, #20]
 8006e32:	1bf6      	subs	r6, r6, r7
 8006e34:	600f      	str	r7, [r1, #0]
 8006e36:	608b      	str	r3, [r1, #8]
 8006e38:	2e00      	cmp	r6, #0
 8006e3a:	ddeb      	ble.n	8006e14 <__sflush_r+0xac>
 8006e3c:	4633      	mov	r3, r6
 8006e3e:	463a      	mov	r2, r7
 8006e40:	4628      	mov	r0, r5
 8006e42:	6a21      	ldr	r1, [r4, #32]
 8006e44:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8006e48:	47e0      	blx	ip
 8006e4a:	2800      	cmp	r0, #0
 8006e4c:	dc07      	bgt.n	8006e5e <__sflush_r+0xf6>
 8006e4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e56:	f04f 30ff 	mov.w	r0, #4294967295
 8006e5a:	81a3      	strh	r3, [r4, #12]
 8006e5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e5e:	4407      	add	r7, r0
 8006e60:	1a36      	subs	r6, r6, r0
 8006e62:	e7e9      	b.n	8006e38 <__sflush_r+0xd0>
 8006e64:	20400001 	.word	0x20400001

08006e68 <_fflush_r>:
 8006e68:	b538      	push	{r3, r4, r5, lr}
 8006e6a:	690b      	ldr	r3, [r1, #16]
 8006e6c:	4605      	mov	r5, r0
 8006e6e:	460c      	mov	r4, r1
 8006e70:	b913      	cbnz	r3, 8006e78 <_fflush_r+0x10>
 8006e72:	2500      	movs	r5, #0
 8006e74:	4628      	mov	r0, r5
 8006e76:	bd38      	pop	{r3, r4, r5, pc}
 8006e78:	b118      	cbz	r0, 8006e82 <_fflush_r+0x1a>
 8006e7a:	6a03      	ldr	r3, [r0, #32]
 8006e7c:	b90b      	cbnz	r3, 8006e82 <_fflush_r+0x1a>
 8006e7e:	f7fe fb95 	bl	80055ac <__sinit>
 8006e82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d0f3      	beq.n	8006e72 <_fflush_r+0xa>
 8006e8a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006e8c:	07d0      	lsls	r0, r2, #31
 8006e8e:	d404      	bmi.n	8006e9a <_fflush_r+0x32>
 8006e90:	0599      	lsls	r1, r3, #22
 8006e92:	d402      	bmi.n	8006e9a <_fflush_r+0x32>
 8006e94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006e96:	f7fe fc80 	bl	800579a <__retarget_lock_acquire_recursive>
 8006e9a:	4628      	mov	r0, r5
 8006e9c:	4621      	mov	r1, r4
 8006e9e:	f7ff ff63 	bl	8006d68 <__sflush_r>
 8006ea2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006ea4:	4605      	mov	r5, r0
 8006ea6:	07da      	lsls	r2, r3, #31
 8006ea8:	d4e4      	bmi.n	8006e74 <_fflush_r+0xc>
 8006eaa:	89a3      	ldrh	r3, [r4, #12]
 8006eac:	059b      	lsls	r3, r3, #22
 8006eae:	d4e1      	bmi.n	8006e74 <_fflush_r+0xc>
 8006eb0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006eb2:	f7fe fc73 	bl	800579c <__retarget_lock_release_recursive>
 8006eb6:	e7dd      	b.n	8006e74 <_fflush_r+0xc>

08006eb8 <_sbrk_r>:
 8006eb8:	b538      	push	{r3, r4, r5, lr}
 8006eba:	2300      	movs	r3, #0
 8006ebc:	4d05      	ldr	r5, [pc, #20]	@ (8006ed4 <_sbrk_r+0x1c>)
 8006ebe:	4604      	mov	r4, r0
 8006ec0:	4608      	mov	r0, r1
 8006ec2:	602b      	str	r3, [r5, #0]
 8006ec4:	f7fa fe30 	bl	8001b28 <_sbrk>
 8006ec8:	1c43      	adds	r3, r0, #1
 8006eca:	d102      	bne.n	8006ed2 <_sbrk_r+0x1a>
 8006ecc:	682b      	ldr	r3, [r5, #0]
 8006ece:	b103      	cbz	r3, 8006ed2 <_sbrk_r+0x1a>
 8006ed0:	6023      	str	r3, [r4, #0]
 8006ed2:	bd38      	pop	{r3, r4, r5, pc}
 8006ed4:	200006cc 	.word	0x200006cc

08006ed8 <memcpy>:
 8006ed8:	440a      	add	r2, r1
 8006eda:	4291      	cmp	r1, r2
 8006edc:	f100 33ff 	add.w	r3, r0, #4294967295
 8006ee0:	d100      	bne.n	8006ee4 <memcpy+0xc>
 8006ee2:	4770      	bx	lr
 8006ee4:	b510      	push	{r4, lr}
 8006ee6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006eea:	4291      	cmp	r1, r2
 8006eec:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006ef0:	d1f9      	bne.n	8006ee6 <memcpy+0xe>
 8006ef2:	bd10      	pop	{r4, pc}

08006ef4 <__assert_func>:
 8006ef4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006ef6:	4614      	mov	r4, r2
 8006ef8:	461a      	mov	r2, r3
 8006efa:	4b09      	ldr	r3, [pc, #36]	@ (8006f20 <__assert_func+0x2c>)
 8006efc:	4605      	mov	r5, r0
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	68d8      	ldr	r0, [r3, #12]
 8006f02:	b14c      	cbz	r4, 8006f18 <__assert_func+0x24>
 8006f04:	4b07      	ldr	r3, [pc, #28]	@ (8006f24 <__assert_func+0x30>)
 8006f06:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006f0a:	9100      	str	r1, [sp, #0]
 8006f0c:	462b      	mov	r3, r5
 8006f0e:	4906      	ldr	r1, [pc, #24]	@ (8006f28 <__assert_func+0x34>)
 8006f10:	f000 f842 	bl	8006f98 <fiprintf>
 8006f14:	f000 f852 	bl	8006fbc <abort>
 8006f18:	4b04      	ldr	r3, [pc, #16]	@ (8006f2c <__assert_func+0x38>)
 8006f1a:	461c      	mov	r4, r3
 8006f1c:	e7f3      	b.n	8006f06 <__assert_func+0x12>
 8006f1e:	bf00      	nop
 8006f20:	20000028 	.word	0x20000028
 8006f24:	080083ce 	.word	0x080083ce
 8006f28:	080083db 	.word	0x080083db
 8006f2c:	08008409 	.word	0x08008409

08006f30 <_calloc_r>:
 8006f30:	b570      	push	{r4, r5, r6, lr}
 8006f32:	fba1 5402 	umull	r5, r4, r1, r2
 8006f36:	b934      	cbnz	r4, 8006f46 <_calloc_r+0x16>
 8006f38:	4629      	mov	r1, r5
 8006f3a:	f7ff fb0f 	bl	800655c <_malloc_r>
 8006f3e:	4606      	mov	r6, r0
 8006f40:	b928      	cbnz	r0, 8006f4e <_calloc_r+0x1e>
 8006f42:	4630      	mov	r0, r6
 8006f44:	bd70      	pop	{r4, r5, r6, pc}
 8006f46:	220c      	movs	r2, #12
 8006f48:	2600      	movs	r6, #0
 8006f4a:	6002      	str	r2, [r0, #0]
 8006f4c:	e7f9      	b.n	8006f42 <_calloc_r+0x12>
 8006f4e:	462a      	mov	r2, r5
 8006f50:	4621      	mov	r1, r4
 8006f52:	f7fe fba4 	bl	800569e <memset>
 8006f56:	e7f4      	b.n	8006f42 <_calloc_r+0x12>

08006f58 <__ascii_mbtowc>:
 8006f58:	b082      	sub	sp, #8
 8006f5a:	b901      	cbnz	r1, 8006f5e <__ascii_mbtowc+0x6>
 8006f5c:	a901      	add	r1, sp, #4
 8006f5e:	b142      	cbz	r2, 8006f72 <__ascii_mbtowc+0x1a>
 8006f60:	b14b      	cbz	r3, 8006f76 <__ascii_mbtowc+0x1e>
 8006f62:	7813      	ldrb	r3, [r2, #0]
 8006f64:	600b      	str	r3, [r1, #0]
 8006f66:	7812      	ldrb	r2, [r2, #0]
 8006f68:	1e10      	subs	r0, r2, #0
 8006f6a:	bf18      	it	ne
 8006f6c:	2001      	movne	r0, #1
 8006f6e:	b002      	add	sp, #8
 8006f70:	4770      	bx	lr
 8006f72:	4610      	mov	r0, r2
 8006f74:	e7fb      	b.n	8006f6e <__ascii_mbtowc+0x16>
 8006f76:	f06f 0001 	mvn.w	r0, #1
 8006f7a:	e7f8      	b.n	8006f6e <__ascii_mbtowc+0x16>

08006f7c <__ascii_wctomb>:
 8006f7c:	4603      	mov	r3, r0
 8006f7e:	4608      	mov	r0, r1
 8006f80:	b141      	cbz	r1, 8006f94 <__ascii_wctomb+0x18>
 8006f82:	2aff      	cmp	r2, #255	@ 0xff
 8006f84:	d904      	bls.n	8006f90 <__ascii_wctomb+0x14>
 8006f86:	228a      	movs	r2, #138	@ 0x8a
 8006f88:	f04f 30ff 	mov.w	r0, #4294967295
 8006f8c:	601a      	str	r2, [r3, #0]
 8006f8e:	4770      	bx	lr
 8006f90:	2001      	movs	r0, #1
 8006f92:	700a      	strb	r2, [r1, #0]
 8006f94:	4770      	bx	lr
	...

08006f98 <fiprintf>:
 8006f98:	b40e      	push	{r1, r2, r3}
 8006f9a:	b503      	push	{r0, r1, lr}
 8006f9c:	4601      	mov	r1, r0
 8006f9e:	ab03      	add	r3, sp, #12
 8006fa0:	4805      	ldr	r0, [pc, #20]	@ (8006fb8 <fiprintf+0x20>)
 8006fa2:	f853 2b04 	ldr.w	r2, [r3], #4
 8006fa6:	6800      	ldr	r0, [r0, #0]
 8006fa8:	9301      	str	r3, [sp, #4]
 8006faa:	f000 f835 	bl	8007018 <_vfiprintf_r>
 8006fae:	b002      	add	sp, #8
 8006fb0:	f85d eb04 	ldr.w	lr, [sp], #4
 8006fb4:	b003      	add	sp, #12
 8006fb6:	4770      	bx	lr
 8006fb8:	20000028 	.word	0x20000028

08006fbc <abort>:
 8006fbc:	2006      	movs	r0, #6
 8006fbe:	b508      	push	{r3, lr}
 8006fc0:	f000 f9fe 	bl	80073c0 <raise>
 8006fc4:	2001      	movs	r0, #1
 8006fc6:	f7fa fd3a 	bl	8001a3e <_exit>

08006fca <__sfputc_r>:
 8006fca:	6893      	ldr	r3, [r2, #8]
 8006fcc:	b410      	push	{r4}
 8006fce:	3b01      	subs	r3, #1
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	6093      	str	r3, [r2, #8]
 8006fd4:	da07      	bge.n	8006fe6 <__sfputc_r+0x1c>
 8006fd6:	6994      	ldr	r4, [r2, #24]
 8006fd8:	42a3      	cmp	r3, r4
 8006fda:	db01      	blt.n	8006fe0 <__sfputc_r+0x16>
 8006fdc:	290a      	cmp	r1, #10
 8006fde:	d102      	bne.n	8006fe6 <__sfputc_r+0x1c>
 8006fe0:	bc10      	pop	{r4}
 8006fe2:	f000 b931 	b.w	8007248 <__swbuf_r>
 8006fe6:	6813      	ldr	r3, [r2, #0]
 8006fe8:	1c58      	adds	r0, r3, #1
 8006fea:	6010      	str	r0, [r2, #0]
 8006fec:	7019      	strb	r1, [r3, #0]
 8006fee:	4608      	mov	r0, r1
 8006ff0:	bc10      	pop	{r4}
 8006ff2:	4770      	bx	lr

08006ff4 <__sfputs_r>:
 8006ff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ff6:	4606      	mov	r6, r0
 8006ff8:	460f      	mov	r7, r1
 8006ffa:	4614      	mov	r4, r2
 8006ffc:	18d5      	adds	r5, r2, r3
 8006ffe:	42ac      	cmp	r4, r5
 8007000:	d101      	bne.n	8007006 <__sfputs_r+0x12>
 8007002:	2000      	movs	r0, #0
 8007004:	e007      	b.n	8007016 <__sfputs_r+0x22>
 8007006:	463a      	mov	r2, r7
 8007008:	4630      	mov	r0, r6
 800700a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800700e:	f7ff ffdc 	bl	8006fca <__sfputc_r>
 8007012:	1c43      	adds	r3, r0, #1
 8007014:	d1f3      	bne.n	8006ffe <__sfputs_r+0xa>
 8007016:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007018 <_vfiprintf_r>:
 8007018:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800701c:	460d      	mov	r5, r1
 800701e:	4614      	mov	r4, r2
 8007020:	4698      	mov	r8, r3
 8007022:	4606      	mov	r6, r0
 8007024:	b09d      	sub	sp, #116	@ 0x74
 8007026:	b118      	cbz	r0, 8007030 <_vfiprintf_r+0x18>
 8007028:	6a03      	ldr	r3, [r0, #32]
 800702a:	b90b      	cbnz	r3, 8007030 <_vfiprintf_r+0x18>
 800702c:	f7fe fabe 	bl	80055ac <__sinit>
 8007030:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007032:	07d9      	lsls	r1, r3, #31
 8007034:	d405      	bmi.n	8007042 <_vfiprintf_r+0x2a>
 8007036:	89ab      	ldrh	r3, [r5, #12]
 8007038:	059a      	lsls	r2, r3, #22
 800703a:	d402      	bmi.n	8007042 <_vfiprintf_r+0x2a>
 800703c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800703e:	f7fe fbac 	bl	800579a <__retarget_lock_acquire_recursive>
 8007042:	89ab      	ldrh	r3, [r5, #12]
 8007044:	071b      	lsls	r3, r3, #28
 8007046:	d501      	bpl.n	800704c <_vfiprintf_r+0x34>
 8007048:	692b      	ldr	r3, [r5, #16]
 800704a:	b99b      	cbnz	r3, 8007074 <_vfiprintf_r+0x5c>
 800704c:	4629      	mov	r1, r5
 800704e:	4630      	mov	r0, r6
 8007050:	f000 f938 	bl	80072c4 <__swsetup_r>
 8007054:	b170      	cbz	r0, 8007074 <_vfiprintf_r+0x5c>
 8007056:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007058:	07dc      	lsls	r4, r3, #31
 800705a:	d504      	bpl.n	8007066 <_vfiprintf_r+0x4e>
 800705c:	f04f 30ff 	mov.w	r0, #4294967295
 8007060:	b01d      	add	sp, #116	@ 0x74
 8007062:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007066:	89ab      	ldrh	r3, [r5, #12]
 8007068:	0598      	lsls	r0, r3, #22
 800706a:	d4f7      	bmi.n	800705c <_vfiprintf_r+0x44>
 800706c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800706e:	f7fe fb95 	bl	800579c <__retarget_lock_release_recursive>
 8007072:	e7f3      	b.n	800705c <_vfiprintf_r+0x44>
 8007074:	2300      	movs	r3, #0
 8007076:	9309      	str	r3, [sp, #36]	@ 0x24
 8007078:	2320      	movs	r3, #32
 800707a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800707e:	2330      	movs	r3, #48	@ 0x30
 8007080:	f04f 0901 	mov.w	r9, #1
 8007084:	f8cd 800c 	str.w	r8, [sp, #12]
 8007088:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8007234 <_vfiprintf_r+0x21c>
 800708c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007090:	4623      	mov	r3, r4
 8007092:	469a      	mov	sl, r3
 8007094:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007098:	b10a      	cbz	r2, 800709e <_vfiprintf_r+0x86>
 800709a:	2a25      	cmp	r2, #37	@ 0x25
 800709c:	d1f9      	bne.n	8007092 <_vfiprintf_r+0x7a>
 800709e:	ebba 0b04 	subs.w	fp, sl, r4
 80070a2:	d00b      	beq.n	80070bc <_vfiprintf_r+0xa4>
 80070a4:	465b      	mov	r3, fp
 80070a6:	4622      	mov	r2, r4
 80070a8:	4629      	mov	r1, r5
 80070aa:	4630      	mov	r0, r6
 80070ac:	f7ff ffa2 	bl	8006ff4 <__sfputs_r>
 80070b0:	3001      	adds	r0, #1
 80070b2:	f000 80a7 	beq.w	8007204 <_vfiprintf_r+0x1ec>
 80070b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80070b8:	445a      	add	r2, fp
 80070ba:	9209      	str	r2, [sp, #36]	@ 0x24
 80070bc:	f89a 3000 	ldrb.w	r3, [sl]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	f000 809f 	beq.w	8007204 <_vfiprintf_r+0x1ec>
 80070c6:	2300      	movs	r3, #0
 80070c8:	f04f 32ff 	mov.w	r2, #4294967295
 80070cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80070d0:	f10a 0a01 	add.w	sl, sl, #1
 80070d4:	9304      	str	r3, [sp, #16]
 80070d6:	9307      	str	r3, [sp, #28]
 80070d8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80070dc:	931a      	str	r3, [sp, #104]	@ 0x68
 80070de:	4654      	mov	r4, sl
 80070e0:	2205      	movs	r2, #5
 80070e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070e6:	4853      	ldr	r0, [pc, #332]	@ (8007234 <_vfiprintf_r+0x21c>)
 80070e8:	f7fe fb59 	bl	800579e <memchr>
 80070ec:	9a04      	ldr	r2, [sp, #16]
 80070ee:	b9d8      	cbnz	r0, 8007128 <_vfiprintf_r+0x110>
 80070f0:	06d1      	lsls	r1, r2, #27
 80070f2:	bf44      	itt	mi
 80070f4:	2320      	movmi	r3, #32
 80070f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80070fa:	0713      	lsls	r3, r2, #28
 80070fc:	bf44      	itt	mi
 80070fe:	232b      	movmi	r3, #43	@ 0x2b
 8007100:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007104:	f89a 3000 	ldrb.w	r3, [sl]
 8007108:	2b2a      	cmp	r3, #42	@ 0x2a
 800710a:	d015      	beq.n	8007138 <_vfiprintf_r+0x120>
 800710c:	4654      	mov	r4, sl
 800710e:	2000      	movs	r0, #0
 8007110:	f04f 0c0a 	mov.w	ip, #10
 8007114:	9a07      	ldr	r2, [sp, #28]
 8007116:	4621      	mov	r1, r4
 8007118:	f811 3b01 	ldrb.w	r3, [r1], #1
 800711c:	3b30      	subs	r3, #48	@ 0x30
 800711e:	2b09      	cmp	r3, #9
 8007120:	d94b      	bls.n	80071ba <_vfiprintf_r+0x1a2>
 8007122:	b1b0      	cbz	r0, 8007152 <_vfiprintf_r+0x13a>
 8007124:	9207      	str	r2, [sp, #28]
 8007126:	e014      	b.n	8007152 <_vfiprintf_r+0x13a>
 8007128:	eba0 0308 	sub.w	r3, r0, r8
 800712c:	fa09 f303 	lsl.w	r3, r9, r3
 8007130:	4313      	orrs	r3, r2
 8007132:	46a2      	mov	sl, r4
 8007134:	9304      	str	r3, [sp, #16]
 8007136:	e7d2      	b.n	80070de <_vfiprintf_r+0xc6>
 8007138:	9b03      	ldr	r3, [sp, #12]
 800713a:	1d19      	adds	r1, r3, #4
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	9103      	str	r1, [sp, #12]
 8007140:	2b00      	cmp	r3, #0
 8007142:	bfbb      	ittet	lt
 8007144:	425b      	neglt	r3, r3
 8007146:	f042 0202 	orrlt.w	r2, r2, #2
 800714a:	9307      	strge	r3, [sp, #28]
 800714c:	9307      	strlt	r3, [sp, #28]
 800714e:	bfb8      	it	lt
 8007150:	9204      	strlt	r2, [sp, #16]
 8007152:	7823      	ldrb	r3, [r4, #0]
 8007154:	2b2e      	cmp	r3, #46	@ 0x2e
 8007156:	d10a      	bne.n	800716e <_vfiprintf_r+0x156>
 8007158:	7863      	ldrb	r3, [r4, #1]
 800715a:	2b2a      	cmp	r3, #42	@ 0x2a
 800715c:	d132      	bne.n	80071c4 <_vfiprintf_r+0x1ac>
 800715e:	9b03      	ldr	r3, [sp, #12]
 8007160:	3402      	adds	r4, #2
 8007162:	1d1a      	adds	r2, r3, #4
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	9203      	str	r2, [sp, #12]
 8007168:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800716c:	9305      	str	r3, [sp, #20]
 800716e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007238 <_vfiprintf_r+0x220>
 8007172:	2203      	movs	r2, #3
 8007174:	4650      	mov	r0, sl
 8007176:	7821      	ldrb	r1, [r4, #0]
 8007178:	f7fe fb11 	bl	800579e <memchr>
 800717c:	b138      	cbz	r0, 800718e <_vfiprintf_r+0x176>
 800717e:	2240      	movs	r2, #64	@ 0x40
 8007180:	9b04      	ldr	r3, [sp, #16]
 8007182:	eba0 000a 	sub.w	r0, r0, sl
 8007186:	4082      	lsls	r2, r0
 8007188:	4313      	orrs	r3, r2
 800718a:	3401      	adds	r4, #1
 800718c:	9304      	str	r3, [sp, #16]
 800718e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007192:	2206      	movs	r2, #6
 8007194:	4829      	ldr	r0, [pc, #164]	@ (800723c <_vfiprintf_r+0x224>)
 8007196:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800719a:	f7fe fb00 	bl	800579e <memchr>
 800719e:	2800      	cmp	r0, #0
 80071a0:	d03f      	beq.n	8007222 <_vfiprintf_r+0x20a>
 80071a2:	4b27      	ldr	r3, [pc, #156]	@ (8007240 <_vfiprintf_r+0x228>)
 80071a4:	bb1b      	cbnz	r3, 80071ee <_vfiprintf_r+0x1d6>
 80071a6:	9b03      	ldr	r3, [sp, #12]
 80071a8:	3307      	adds	r3, #7
 80071aa:	f023 0307 	bic.w	r3, r3, #7
 80071ae:	3308      	adds	r3, #8
 80071b0:	9303      	str	r3, [sp, #12]
 80071b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071b4:	443b      	add	r3, r7
 80071b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80071b8:	e76a      	b.n	8007090 <_vfiprintf_r+0x78>
 80071ba:	460c      	mov	r4, r1
 80071bc:	2001      	movs	r0, #1
 80071be:	fb0c 3202 	mla	r2, ip, r2, r3
 80071c2:	e7a8      	b.n	8007116 <_vfiprintf_r+0xfe>
 80071c4:	2300      	movs	r3, #0
 80071c6:	f04f 0c0a 	mov.w	ip, #10
 80071ca:	4619      	mov	r1, r3
 80071cc:	3401      	adds	r4, #1
 80071ce:	9305      	str	r3, [sp, #20]
 80071d0:	4620      	mov	r0, r4
 80071d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80071d6:	3a30      	subs	r2, #48	@ 0x30
 80071d8:	2a09      	cmp	r2, #9
 80071da:	d903      	bls.n	80071e4 <_vfiprintf_r+0x1cc>
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d0c6      	beq.n	800716e <_vfiprintf_r+0x156>
 80071e0:	9105      	str	r1, [sp, #20]
 80071e2:	e7c4      	b.n	800716e <_vfiprintf_r+0x156>
 80071e4:	4604      	mov	r4, r0
 80071e6:	2301      	movs	r3, #1
 80071e8:	fb0c 2101 	mla	r1, ip, r1, r2
 80071ec:	e7f0      	b.n	80071d0 <_vfiprintf_r+0x1b8>
 80071ee:	ab03      	add	r3, sp, #12
 80071f0:	9300      	str	r3, [sp, #0]
 80071f2:	462a      	mov	r2, r5
 80071f4:	4630      	mov	r0, r6
 80071f6:	4b13      	ldr	r3, [pc, #76]	@ (8007244 <_vfiprintf_r+0x22c>)
 80071f8:	a904      	add	r1, sp, #16
 80071fa:	f7fd fd8f 	bl	8004d1c <_printf_float>
 80071fe:	4607      	mov	r7, r0
 8007200:	1c78      	adds	r0, r7, #1
 8007202:	d1d6      	bne.n	80071b2 <_vfiprintf_r+0x19a>
 8007204:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007206:	07d9      	lsls	r1, r3, #31
 8007208:	d405      	bmi.n	8007216 <_vfiprintf_r+0x1fe>
 800720a:	89ab      	ldrh	r3, [r5, #12]
 800720c:	059a      	lsls	r2, r3, #22
 800720e:	d402      	bmi.n	8007216 <_vfiprintf_r+0x1fe>
 8007210:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007212:	f7fe fac3 	bl	800579c <__retarget_lock_release_recursive>
 8007216:	89ab      	ldrh	r3, [r5, #12]
 8007218:	065b      	lsls	r3, r3, #25
 800721a:	f53f af1f 	bmi.w	800705c <_vfiprintf_r+0x44>
 800721e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007220:	e71e      	b.n	8007060 <_vfiprintf_r+0x48>
 8007222:	ab03      	add	r3, sp, #12
 8007224:	9300      	str	r3, [sp, #0]
 8007226:	462a      	mov	r2, r5
 8007228:	4630      	mov	r0, r6
 800722a:	4b06      	ldr	r3, [pc, #24]	@ (8007244 <_vfiprintf_r+0x22c>)
 800722c:	a904      	add	r1, sp, #16
 800722e:	f7fe f813 	bl	8005258 <_printf_i>
 8007232:	e7e4      	b.n	80071fe <_vfiprintf_r+0x1e6>
 8007234:	0800840a 	.word	0x0800840a
 8007238:	08008410 	.word	0x08008410
 800723c:	08008414 	.word	0x08008414
 8007240:	08004d1d 	.word	0x08004d1d
 8007244:	08006ff5 	.word	0x08006ff5

08007248 <__swbuf_r>:
 8007248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800724a:	460e      	mov	r6, r1
 800724c:	4614      	mov	r4, r2
 800724e:	4605      	mov	r5, r0
 8007250:	b118      	cbz	r0, 800725a <__swbuf_r+0x12>
 8007252:	6a03      	ldr	r3, [r0, #32]
 8007254:	b90b      	cbnz	r3, 800725a <__swbuf_r+0x12>
 8007256:	f7fe f9a9 	bl	80055ac <__sinit>
 800725a:	69a3      	ldr	r3, [r4, #24]
 800725c:	60a3      	str	r3, [r4, #8]
 800725e:	89a3      	ldrh	r3, [r4, #12]
 8007260:	071a      	lsls	r2, r3, #28
 8007262:	d501      	bpl.n	8007268 <__swbuf_r+0x20>
 8007264:	6923      	ldr	r3, [r4, #16]
 8007266:	b943      	cbnz	r3, 800727a <__swbuf_r+0x32>
 8007268:	4621      	mov	r1, r4
 800726a:	4628      	mov	r0, r5
 800726c:	f000 f82a 	bl	80072c4 <__swsetup_r>
 8007270:	b118      	cbz	r0, 800727a <__swbuf_r+0x32>
 8007272:	f04f 37ff 	mov.w	r7, #4294967295
 8007276:	4638      	mov	r0, r7
 8007278:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800727a:	6823      	ldr	r3, [r4, #0]
 800727c:	6922      	ldr	r2, [r4, #16]
 800727e:	b2f6      	uxtb	r6, r6
 8007280:	1a98      	subs	r0, r3, r2
 8007282:	6963      	ldr	r3, [r4, #20]
 8007284:	4637      	mov	r7, r6
 8007286:	4283      	cmp	r3, r0
 8007288:	dc05      	bgt.n	8007296 <__swbuf_r+0x4e>
 800728a:	4621      	mov	r1, r4
 800728c:	4628      	mov	r0, r5
 800728e:	f7ff fdeb 	bl	8006e68 <_fflush_r>
 8007292:	2800      	cmp	r0, #0
 8007294:	d1ed      	bne.n	8007272 <__swbuf_r+0x2a>
 8007296:	68a3      	ldr	r3, [r4, #8]
 8007298:	3b01      	subs	r3, #1
 800729a:	60a3      	str	r3, [r4, #8]
 800729c:	6823      	ldr	r3, [r4, #0]
 800729e:	1c5a      	adds	r2, r3, #1
 80072a0:	6022      	str	r2, [r4, #0]
 80072a2:	701e      	strb	r6, [r3, #0]
 80072a4:	6962      	ldr	r2, [r4, #20]
 80072a6:	1c43      	adds	r3, r0, #1
 80072a8:	429a      	cmp	r2, r3
 80072aa:	d004      	beq.n	80072b6 <__swbuf_r+0x6e>
 80072ac:	89a3      	ldrh	r3, [r4, #12]
 80072ae:	07db      	lsls	r3, r3, #31
 80072b0:	d5e1      	bpl.n	8007276 <__swbuf_r+0x2e>
 80072b2:	2e0a      	cmp	r6, #10
 80072b4:	d1df      	bne.n	8007276 <__swbuf_r+0x2e>
 80072b6:	4621      	mov	r1, r4
 80072b8:	4628      	mov	r0, r5
 80072ba:	f7ff fdd5 	bl	8006e68 <_fflush_r>
 80072be:	2800      	cmp	r0, #0
 80072c0:	d0d9      	beq.n	8007276 <__swbuf_r+0x2e>
 80072c2:	e7d6      	b.n	8007272 <__swbuf_r+0x2a>

080072c4 <__swsetup_r>:
 80072c4:	b538      	push	{r3, r4, r5, lr}
 80072c6:	4b29      	ldr	r3, [pc, #164]	@ (800736c <__swsetup_r+0xa8>)
 80072c8:	4605      	mov	r5, r0
 80072ca:	6818      	ldr	r0, [r3, #0]
 80072cc:	460c      	mov	r4, r1
 80072ce:	b118      	cbz	r0, 80072d8 <__swsetup_r+0x14>
 80072d0:	6a03      	ldr	r3, [r0, #32]
 80072d2:	b90b      	cbnz	r3, 80072d8 <__swsetup_r+0x14>
 80072d4:	f7fe f96a 	bl	80055ac <__sinit>
 80072d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80072dc:	0719      	lsls	r1, r3, #28
 80072de:	d422      	bmi.n	8007326 <__swsetup_r+0x62>
 80072e0:	06da      	lsls	r2, r3, #27
 80072e2:	d407      	bmi.n	80072f4 <__swsetup_r+0x30>
 80072e4:	2209      	movs	r2, #9
 80072e6:	602a      	str	r2, [r5, #0]
 80072e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80072ec:	f04f 30ff 	mov.w	r0, #4294967295
 80072f0:	81a3      	strh	r3, [r4, #12]
 80072f2:	e033      	b.n	800735c <__swsetup_r+0x98>
 80072f4:	0758      	lsls	r0, r3, #29
 80072f6:	d512      	bpl.n	800731e <__swsetup_r+0x5a>
 80072f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80072fa:	b141      	cbz	r1, 800730e <__swsetup_r+0x4a>
 80072fc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007300:	4299      	cmp	r1, r3
 8007302:	d002      	beq.n	800730a <__swsetup_r+0x46>
 8007304:	4628      	mov	r0, r5
 8007306:	f7ff f8b7 	bl	8006478 <_free_r>
 800730a:	2300      	movs	r3, #0
 800730c:	6363      	str	r3, [r4, #52]	@ 0x34
 800730e:	89a3      	ldrh	r3, [r4, #12]
 8007310:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007314:	81a3      	strh	r3, [r4, #12]
 8007316:	2300      	movs	r3, #0
 8007318:	6063      	str	r3, [r4, #4]
 800731a:	6923      	ldr	r3, [r4, #16]
 800731c:	6023      	str	r3, [r4, #0]
 800731e:	89a3      	ldrh	r3, [r4, #12]
 8007320:	f043 0308 	orr.w	r3, r3, #8
 8007324:	81a3      	strh	r3, [r4, #12]
 8007326:	6923      	ldr	r3, [r4, #16]
 8007328:	b94b      	cbnz	r3, 800733e <__swsetup_r+0x7a>
 800732a:	89a3      	ldrh	r3, [r4, #12]
 800732c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007330:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007334:	d003      	beq.n	800733e <__swsetup_r+0x7a>
 8007336:	4621      	mov	r1, r4
 8007338:	4628      	mov	r0, r5
 800733a:	f000 f882 	bl	8007442 <__smakebuf_r>
 800733e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007342:	f013 0201 	ands.w	r2, r3, #1
 8007346:	d00a      	beq.n	800735e <__swsetup_r+0x9a>
 8007348:	2200      	movs	r2, #0
 800734a:	60a2      	str	r2, [r4, #8]
 800734c:	6962      	ldr	r2, [r4, #20]
 800734e:	4252      	negs	r2, r2
 8007350:	61a2      	str	r2, [r4, #24]
 8007352:	6922      	ldr	r2, [r4, #16]
 8007354:	b942      	cbnz	r2, 8007368 <__swsetup_r+0xa4>
 8007356:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800735a:	d1c5      	bne.n	80072e8 <__swsetup_r+0x24>
 800735c:	bd38      	pop	{r3, r4, r5, pc}
 800735e:	0799      	lsls	r1, r3, #30
 8007360:	bf58      	it	pl
 8007362:	6962      	ldrpl	r2, [r4, #20]
 8007364:	60a2      	str	r2, [r4, #8]
 8007366:	e7f4      	b.n	8007352 <__swsetup_r+0x8e>
 8007368:	2000      	movs	r0, #0
 800736a:	e7f7      	b.n	800735c <__swsetup_r+0x98>
 800736c:	20000028 	.word	0x20000028

08007370 <_raise_r>:
 8007370:	291f      	cmp	r1, #31
 8007372:	b538      	push	{r3, r4, r5, lr}
 8007374:	4605      	mov	r5, r0
 8007376:	460c      	mov	r4, r1
 8007378:	d904      	bls.n	8007384 <_raise_r+0x14>
 800737a:	2316      	movs	r3, #22
 800737c:	6003      	str	r3, [r0, #0]
 800737e:	f04f 30ff 	mov.w	r0, #4294967295
 8007382:	bd38      	pop	{r3, r4, r5, pc}
 8007384:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007386:	b112      	cbz	r2, 800738e <_raise_r+0x1e>
 8007388:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800738c:	b94b      	cbnz	r3, 80073a2 <_raise_r+0x32>
 800738e:	4628      	mov	r0, r5
 8007390:	f000 f830 	bl	80073f4 <_getpid_r>
 8007394:	4622      	mov	r2, r4
 8007396:	4601      	mov	r1, r0
 8007398:	4628      	mov	r0, r5
 800739a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800739e:	f000 b817 	b.w	80073d0 <_kill_r>
 80073a2:	2b01      	cmp	r3, #1
 80073a4:	d00a      	beq.n	80073bc <_raise_r+0x4c>
 80073a6:	1c59      	adds	r1, r3, #1
 80073a8:	d103      	bne.n	80073b2 <_raise_r+0x42>
 80073aa:	2316      	movs	r3, #22
 80073ac:	6003      	str	r3, [r0, #0]
 80073ae:	2001      	movs	r0, #1
 80073b0:	e7e7      	b.n	8007382 <_raise_r+0x12>
 80073b2:	2100      	movs	r1, #0
 80073b4:	4620      	mov	r0, r4
 80073b6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80073ba:	4798      	blx	r3
 80073bc:	2000      	movs	r0, #0
 80073be:	e7e0      	b.n	8007382 <_raise_r+0x12>

080073c0 <raise>:
 80073c0:	4b02      	ldr	r3, [pc, #8]	@ (80073cc <raise+0xc>)
 80073c2:	4601      	mov	r1, r0
 80073c4:	6818      	ldr	r0, [r3, #0]
 80073c6:	f7ff bfd3 	b.w	8007370 <_raise_r>
 80073ca:	bf00      	nop
 80073cc:	20000028 	.word	0x20000028

080073d0 <_kill_r>:
 80073d0:	b538      	push	{r3, r4, r5, lr}
 80073d2:	2300      	movs	r3, #0
 80073d4:	4d06      	ldr	r5, [pc, #24]	@ (80073f0 <_kill_r+0x20>)
 80073d6:	4604      	mov	r4, r0
 80073d8:	4608      	mov	r0, r1
 80073da:	4611      	mov	r1, r2
 80073dc:	602b      	str	r3, [r5, #0]
 80073de:	f7fa fb1e 	bl	8001a1e <_kill>
 80073e2:	1c43      	adds	r3, r0, #1
 80073e4:	d102      	bne.n	80073ec <_kill_r+0x1c>
 80073e6:	682b      	ldr	r3, [r5, #0]
 80073e8:	b103      	cbz	r3, 80073ec <_kill_r+0x1c>
 80073ea:	6023      	str	r3, [r4, #0]
 80073ec:	bd38      	pop	{r3, r4, r5, pc}
 80073ee:	bf00      	nop
 80073f0:	200006cc 	.word	0x200006cc

080073f4 <_getpid_r>:
 80073f4:	f7fa bb0c 	b.w	8001a10 <_getpid>

080073f8 <__swhatbuf_r>:
 80073f8:	b570      	push	{r4, r5, r6, lr}
 80073fa:	460c      	mov	r4, r1
 80073fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007400:	4615      	mov	r5, r2
 8007402:	2900      	cmp	r1, #0
 8007404:	461e      	mov	r6, r3
 8007406:	b096      	sub	sp, #88	@ 0x58
 8007408:	da0c      	bge.n	8007424 <__swhatbuf_r+0x2c>
 800740a:	89a3      	ldrh	r3, [r4, #12]
 800740c:	2100      	movs	r1, #0
 800740e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007412:	bf14      	ite	ne
 8007414:	2340      	movne	r3, #64	@ 0x40
 8007416:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800741a:	2000      	movs	r0, #0
 800741c:	6031      	str	r1, [r6, #0]
 800741e:	602b      	str	r3, [r5, #0]
 8007420:	b016      	add	sp, #88	@ 0x58
 8007422:	bd70      	pop	{r4, r5, r6, pc}
 8007424:	466a      	mov	r2, sp
 8007426:	f000 f849 	bl	80074bc <_fstat_r>
 800742a:	2800      	cmp	r0, #0
 800742c:	dbed      	blt.n	800740a <__swhatbuf_r+0x12>
 800742e:	9901      	ldr	r1, [sp, #4]
 8007430:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007434:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007438:	4259      	negs	r1, r3
 800743a:	4159      	adcs	r1, r3
 800743c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007440:	e7eb      	b.n	800741a <__swhatbuf_r+0x22>

08007442 <__smakebuf_r>:
 8007442:	898b      	ldrh	r3, [r1, #12]
 8007444:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007446:	079d      	lsls	r5, r3, #30
 8007448:	4606      	mov	r6, r0
 800744a:	460c      	mov	r4, r1
 800744c:	d507      	bpl.n	800745e <__smakebuf_r+0x1c>
 800744e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007452:	6023      	str	r3, [r4, #0]
 8007454:	6123      	str	r3, [r4, #16]
 8007456:	2301      	movs	r3, #1
 8007458:	6163      	str	r3, [r4, #20]
 800745a:	b003      	add	sp, #12
 800745c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800745e:	466a      	mov	r2, sp
 8007460:	ab01      	add	r3, sp, #4
 8007462:	f7ff ffc9 	bl	80073f8 <__swhatbuf_r>
 8007466:	9f00      	ldr	r7, [sp, #0]
 8007468:	4605      	mov	r5, r0
 800746a:	4639      	mov	r1, r7
 800746c:	4630      	mov	r0, r6
 800746e:	f7ff f875 	bl	800655c <_malloc_r>
 8007472:	b948      	cbnz	r0, 8007488 <__smakebuf_r+0x46>
 8007474:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007478:	059a      	lsls	r2, r3, #22
 800747a:	d4ee      	bmi.n	800745a <__smakebuf_r+0x18>
 800747c:	f023 0303 	bic.w	r3, r3, #3
 8007480:	f043 0302 	orr.w	r3, r3, #2
 8007484:	81a3      	strh	r3, [r4, #12]
 8007486:	e7e2      	b.n	800744e <__smakebuf_r+0xc>
 8007488:	89a3      	ldrh	r3, [r4, #12]
 800748a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800748e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007492:	81a3      	strh	r3, [r4, #12]
 8007494:	9b01      	ldr	r3, [sp, #4]
 8007496:	6020      	str	r0, [r4, #0]
 8007498:	b15b      	cbz	r3, 80074b2 <__smakebuf_r+0x70>
 800749a:	4630      	mov	r0, r6
 800749c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80074a0:	f000 f81e 	bl	80074e0 <_isatty_r>
 80074a4:	b128      	cbz	r0, 80074b2 <__smakebuf_r+0x70>
 80074a6:	89a3      	ldrh	r3, [r4, #12]
 80074a8:	f023 0303 	bic.w	r3, r3, #3
 80074ac:	f043 0301 	orr.w	r3, r3, #1
 80074b0:	81a3      	strh	r3, [r4, #12]
 80074b2:	89a3      	ldrh	r3, [r4, #12]
 80074b4:	431d      	orrs	r5, r3
 80074b6:	81a5      	strh	r5, [r4, #12]
 80074b8:	e7cf      	b.n	800745a <__smakebuf_r+0x18>
	...

080074bc <_fstat_r>:
 80074bc:	b538      	push	{r3, r4, r5, lr}
 80074be:	2300      	movs	r3, #0
 80074c0:	4d06      	ldr	r5, [pc, #24]	@ (80074dc <_fstat_r+0x20>)
 80074c2:	4604      	mov	r4, r0
 80074c4:	4608      	mov	r0, r1
 80074c6:	4611      	mov	r1, r2
 80074c8:	602b      	str	r3, [r5, #0]
 80074ca:	f7fa fb07 	bl	8001adc <_fstat>
 80074ce:	1c43      	adds	r3, r0, #1
 80074d0:	d102      	bne.n	80074d8 <_fstat_r+0x1c>
 80074d2:	682b      	ldr	r3, [r5, #0]
 80074d4:	b103      	cbz	r3, 80074d8 <_fstat_r+0x1c>
 80074d6:	6023      	str	r3, [r4, #0]
 80074d8:	bd38      	pop	{r3, r4, r5, pc}
 80074da:	bf00      	nop
 80074dc:	200006cc 	.word	0x200006cc

080074e0 <_isatty_r>:
 80074e0:	b538      	push	{r3, r4, r5, lr}
 80074e2:	2300      	movs	r3, #0
 80074e4:	4d05      	ldr	r5, [pc, #20]	@ (80074fc <_isatty_r+0x1c>)
 80074e6:	4604      	mov	r4, r0
 80074e8:	4608      	mov	r0, r1
 80074ea:	602b      	str	r3, [r5, #0]
 80074ec:	f7fa fb05 	bl	8001afa <_isatty>
 80074f0:	1c43      	adds	r3, r0, #1
 80074f2:	d102      	bne.n	80074fa <_isatty_r+0x1a>
 80074f4:	682b      	ldr	r3, [r5, #0]
 80074f6:	b103      	cbz	r3, 80074fa <_isatty_r+0x1a>
 80074f8:	6023      	str	r3, [r4, #0]
 80074fa:	bd38      	pop	{r3, r4, r5, pc}
 80074fc:	200006cc 	.word	0x200006cc

08007500 <_init>:
 8007500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007502:	bf00      	nop
 8007504:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007506:	bc08      	pop	{r3}
 8007508:	469e      	mov	lr, r3
 800750a:	4770      	bx	lr

0800750c <_fini>:
 800750c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800750e:	bf00      	nop
 8007510:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007512:	bc08      	pop	{r3}
 8007514:	469e      	mov	lr, r3
 8007516:	4770      	bx	lr
