--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 250606 paths analyzed, 30118 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.943ns.
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/offcpsubpage0_3 (SLICE_X19Y28.BX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Destination:          tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/offcpsubpage0_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.943ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP to tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/offcpsubpage0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X4Y14.DOA3    Trcko_DOA_NC          2.100   inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
                                                       inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    SLICE_X73Y96.F1      net (fanout=14)       2.173   test_fixed_melexis_i2c_mem_douta<3>
    SLICE_X73Y96.X       Tilo                  0.194   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_calculatekgain_process_p0/ee2430<3>
                                                       tfm_inst/CalculatePixOsCPSP_i2c_mem_douta<3>1
    SLICE_X19Y28.BX      net (fanout=11)       5.195   tfm_inst/CalculatePixOsCPSP_i2c_mem_douta<3>
    SLICE_X19Y28.CLK     Tdick                 0.281   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/offcpsubpage0<3>
                                                       tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/offcpsubpage0_3
    -------------------------------------------------  ---------------------------
    Total                                      9.943ns (2.575ns logic, 7.368ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOsCPSP_mux (FF)
  Destination:          tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/offcpsubpage0_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.908ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOsCPSP_mux to tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/offcpsubpage0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y114.YQ     Tcko                  0.360   tfm_inst/CalculatePixOsCPSP_run
                                                       tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X73Y96.F2      net (fanout=622)      2.878   tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X73Y96.X       Tilo                  0.194   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_calculatekgain_process_p0/ee2430<3>
                                                       tfm_inst/CalculatePixOsCPSP_i2c_mem_douta<3>1
    SLICE_X19Y28.BX      net (fanout=11)       5.195   tfm_inst/CalculatePixOsCPSP_i2c_mem_douta<3>
    SLICE_X19Y28.CLK     Tdick                 0.281   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/offcpsubpage0<3>
                                                       tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/offcpsubpage0_3
    -------------------------------------------------  ---------------------------
    Total                                      8.908ns (0.835ns logic, 8.073ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_divfp/blk00000064 (SLICE_X60Y112.CIN), 5897 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/ExtractAlphaParameters_mux (FF)
  Destination:          tfm_inst/inst_divfp/blk00000064 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.895ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/ExtractAlphaParameters_mux to tfm_inst/inst_divfp/blk00000064
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y114.YQ     Tcko                  0.340   tfm_inst/ExtractAlphaParameters_run
                                                       tfm_inst/ExtractAlphaParameters_mux
    SLICE_X53Y116.G2     net (fanout=399)      1.548   tfm_inst/ExtractAlphaParameters_mux
    SLICE_X53Y116.Y      Tilo                  0.194   tfm_inst/divfpa<23>55
                                                       tfm_inst/addfpa<0>112
    SLICE_X52Y126.F4     net (fanout=35)       0.605   tfm_inst/N282
    SLICE_X52Y126.X      Tilo                  0.195   tfm_inst/divfpce55
                                                       tfm_inst/divfpce55
    SLICE_X56Y100.G4     net (fanout=3)        1.716   tfm_inst/divfpce55
    SLICE_X56Y100.Y      Tilo                  0.195   tfm_inst/inst_divfp/sig00000173
                                                       tfm_inst/divfpond73
    SLICE_X69Y123.G1     net (fanout=83)       2.687   tfm_inst/divfpond
    SLICE_X69Y123.Y      Tilo                  0.194   tfm_inst/inst_divfp/sig00000227
                                                       tfm_inst/inst_divfp/blk000001ee
    SLICE_X60Y111.F3     net (fanout=1)        1.222   tfm_inst/inst_divfp/sig0000016f
    SLICE_X60Y111.COUT   Topcyf                0.576   tfm_inst/inst_divfp/sig000000ac
                                                       tfm_inst/inst_divfp/blk000001a1
                                                       tfm_inst/inst_divfp/blk0000005f
                                                       tfm_inst/inst_divfp/blk00000061
    SLICE_X60Y112.CIN    net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000c5
    SLICE_X60Y112.CLK    Tcinck                0.423   tfm_inst/inst_divfp/sig000000ae
                                                       tfm_inst/inst_divfp/blk00000063
                                                       tfm_inst/inst_divfp/blk00000064
    -------------------------------------------------  ---------------------------
    Total                                      9.895ns (2.117ns logic, 7.778ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/ExtractAlphaParameters_mux (FF)
  Destination:          tfm_inst/inst_divfp/blk00000064 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.894ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/ExtractAlphaParameters_mux to tfm_inst/inst_divfp/blk00000064
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y114.YQ     Tcko                  0.340   tfm_inst/ExtractAlphaParameters_run
                                                       tfm_inst/ExtractAlphaParameters_mux
    SLICE_X53Y116.G2     net (fanout=399)      1.548   tfm_inst/ExtractAlphaParameters_mux
    SLICE_X53Y116.Y      Tilo                  0.194   tfm_inst/divfpa<23>55
                                                       tfm_inst/addfpa<0>112
    SLICE_X52Y126.F4     net (fanout=35)       0.605   tfm_inst/N282
    SLICE_X52Y126.X      Tilo                  0.195   tfm_inst/divfpce55
                                                       tfm_inst/divfpce55
    SLICE_X56Y100.G4     net (fanout=3)        1.716   tfm_inst/divfpce55
    SLICE_X56Y100.Y      Tilo                  0.195   tfm_inst/inst_divfp/sig00000173
                                                       tfm_inst/divfpond73
    SLICE_X69Y123.G1     net (fanout=83)       2.687   tfm_inst/divfpond
    SLICE_X69Y123.Y      Tilo                  0.194   tfm_inst/inst_divfp/sig00000227
                                                       tfm_inst/inst_divfp/blk000001ee
    SLICE_X60Y111.F3     net (fanout=1)        1.222   tfm_inst/inst_divfp/sig0000016f
    SLICE_X60Y111.COUT   Topcyf                0.575   tfm_inst/inst_divfp/sig000000ac
                                                       tfm_inst/inst_divfp/blk0000005f
                                                       tfm_inst/inst_divfp/blk00000061
    SLICE_X60Y112.CIN    net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000c5
    SLICE_X60Y112.CLK    Tcinck                0.423   tfm_inst/inst_divfp/sig000000ae
                                                       tfm_inst/inst_divfp/blk00000063
                                                       tfm_inst/inst_divfp/blk00000064
    -------------------------------------------------  ---------------------------
    Total                                      9.894ns (2.116ns logic, 7.778ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVdd_mux (FF)
  Destination:          tfm_inst/inst_divfp/blk00000064 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.725ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVdd_mux to tfm_inst/inst_divfp/blk00000064
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y100.XQ     Tcko                  0.340   tfm_inst/CalculateVdd_mux
                                                       tfm_inst/CalculateVdd_mux
    SLICE_X50Y92.F1      net (fanout=621)      1.410   tfm_inst/CalculateVdd_mux
    SLICE_X50Y92.X       Tilo                  0.195   tfm_inst/divfpce4
                                                       tfm_inst/divfpce4
    SLICE_X52Y87.G2      net (fanout=2)        0.973   tfm_inst/divfpce4
    SLICE_X52Y87.XMUX    Tif5x                 0.560   tfm_inst/divfpce33
                                                       tfm_inst/divfpce33_F
                                                       tfm_inst/divfpce33
    SLICE_X56Y100.G3     net (fanout=3)        0.950   tfm_inst/divfpce33
    SLICE_X56Y100.Y      Tilo                  0.195   tfm_inst/inst_divfp/sig00000173
                                                       tfm_inst/divfpond73
    SLICE_X69Y123.G1     net (fanout=83)       2.687   tfm_inst/divfpond
    SLICE_X69Y123.Y      Tilo                  0.194   tfm_inst/inst_divfp/sig00000227
                                                       tfm_inst/inst_divfp/blk000001ee
    SLICE_X60Y111.F3     net (fanout=1)        1.222   tfm_inst/inst_divfp/sig0000016f
    SLICE_X60Y111.COUT   Topcyf                0.576   tfm_inst/inst_divfp/sig000000ac
                                                       tfm_inst/inst_divfp/blk000001a1
                                                       tfm_inst/inst_divfp/blk0000005f
                                                       tfm_inst/inst_divfp/blk00000061
    SLICE_X60Y112.CIN    net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000c5
    SLICE_X60Y112.CLK    Tcinck                0.423   tfm_inst/inst_divfp/sig000000ae
                                                       tfm_inst/inst_divfp/blk00000063
                                                       tfm_inst/inst_divfp/blk00000064
    -------------------------------------------------  ---------------------------
    Total                                      9.725ns (2.483ns logic, 7.242ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk00000021 (SLICE_X15Y85.CIN), 746 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateAlphaCP_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk00000021 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.828ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateAlphaCP_mux to tfm_inst/inst_mulfp/blk00000021
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y125.YQ     Tcko                  0.360   tfm_inst/CalculateAlphaCP_run
                                                       tfm_inst/CalculateAlphaCP_mux
    SLICE_X5Y94.G3       net (fanout=279)      5.811   tfm_inst/CalculateAlphaCP_mux
    SLICE_X5Y94.Y        Tilo                  0.194   tfm_inst/mulfpa<4>102
                                                       tfm_inst/mulfpa<18>103
    SLICE_X15Y90.G4      net (fanout=1)        0.855   tfm_inst/mulfpa<18>103
    SLICE_X15Y90.Y       Tilo                  0.194   tfm_inst/mulfpa<18>
                                                       tfm_inst/mulfpa<18>164
    SLICE_X15Y90.F2      net (fanout=1)        0.505   tfm_inst/mulfpa<18>164/O
    SLICE_X15Y90.X       Tilo                  0.194   tfm_inst/mulfpa<18>
                                                       tfm_inst/mulfpa<18>189
    SLICE_X15Y84.F2      net (fanout=3)        0.715   tfm_inst/mulfpa<18>
    SLICE_X15Y84.COUT    Topcyf                0.573   tfm_inst/inst_mulfp/sig0000001b
                                                       tfm_inst/inst_mulfp/blk0000015c
                                                       tfm_inst/inst_mulfp/blk00000026
                                                       tfm_inst/inst_mulfp/blk00000027
    SLICE_X15Y85.CIN     net (fanout=1)        0.000   tfm_inst/inst_mulfp/sig0000001b
    SLICE_X15Y85.CLK     Tcinck                0.427   tfm_inst/inst_mulfp/sig00000083
                                                       tfm_inst/inst_mulfp/sig0000001b_rt
                                                       tfm_inst/inst_mulfp/blk00000021
    -------------------------------------------------  ---------------------------
    Total                                      9.828ns (1.942ns logic, 7.886ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk00000021 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.723ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux to tfm_inst/inst_mulfp/blk00000021
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y54.XQ      Tcko                  0.360   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X29Y27.F4      net (fanout=221)      4.107   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X29Y27.X       Tilo                  0.194   tfm_inst/mulfpa<9>17
                                                       tfm_inst/mulfpa<9>17
    SLICE_X23Y55.G3      net (fanout=1)        1.411   tfm_inst/mulfpa<9>17
    SLICE_X23Y55.Y       Tilo                  0.194   tfm_inst/mulfpa<9>87
                                                       tfm_inst/mulfpa<9>42
    SLICE_X23Y55.F4      net (fanout=1)        0.159   tfm_inst/mulfpa<9>42/O
    SLICE_X23Y55.X       Tilo                  0.194   tfm_inst/mulfpa<9>87
                                                       tfm_inst/mulfpa<9>87
    SLICE_X14Y85.F4      net (fanout=1)        1.311   tfm_inst/mulfpa<9>87
    SLICE_X14Y85.X       Tilo                  0.195   tfm_inst/inst_mulfp/sig000000b3
                                                       tfm_inst/mulfpa<9>188
    SLICE_X15Y83.F2      net (fanout=2)        0.512   tfm_inst/mulfpa<9>
    SLICE_X15Y83.COUT    Topcyf                0.573   tfm_inst/inst_mulfp/sig00000019
                                                       tfm_inst/inst_mulfp/blk00000162
                                                       tfm_inst/inst_mulfp/blk00000024
                                                       tfm_inst/inst_mulfp/blk00000025
    SLICE_X15Y84.CIN     net (fanout=1)        0.000   tfm_inst/inst_mulfp/sig00000019
    SLICE_X15Y84.COUT    Tbyp                  0.086   tfm_inst/inst_mulfp/sig0000001b
                                                       tfm_inst/inst_mulfp/blk00000026
                                                       tfm_inst/inst_mulfp/blk00000027
    SLICE_X15Y85.CIN     net (fanout=1)        0.000   tfm_inst/inst_mulfp/sig0000001b
    SLICE_X15Y85.CLK     Tcinck                0.427   tfm_inst/inst_mulfp/sig00000083
                                                       tfm_inst/inst_mulfp/sig0000001b_rt
                                                       tfm_inst/inst_mulfp/blk00000021
    -------------------------------------------------  ---------------------------
    Total                                      9.723ns (2.223ns logic, 7.500ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk00000021 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.718ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux to tfm_inst/inst_mulfp/blk00000021
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y54.XQ      Tcko                  0.360   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X31Y34.F3      net (fanout=221)      3.945   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X31Y34.X       Tilo                  0.194   tfm_inst/mulfpa<14>17
                                                       tfm_inst/mulfpa<14>17
    SLICE_X16Y68.G3      net (fanout=1)        1.656   tfm_inst/mulfpa<14>17
    SLICE_X16Y68.Y       Tilo                  0.195   tfm_inst/mulfpa<14>87
                                                       tfm_inst/mulfpa<14>42
    SLICE_X16Y68.F4      net (fanout=1)        0.159   tfm_inst/mulfpa<14>42/O
    SLICE_X16Y68.X       Tilo                  0.195   tfm_inst/mulfpa<14>87
                                                       tfm_inst/mulfpa<14>87
    SLICE_X12Y87.F1      net (fanout=1)        1.138   tfm_inst/mulfpa<14>87
    SLICE_X12Y87.X       Tilo                  0.195   tfm_inst/inst_mulfp/sig000000a7
                                                       tfm_inst/mulfpa<14>188
    SLICE_X15Y83.G3      net (fanout=2)        0.609   tfm_inst/mulfpa<14>
    SLICE_X15Y83.COUT    Topcyg                0.559   tfm_inst/inst_mulfp/sig00000019
                                                       tfm_inst/inst_mulfp/blk00000160
                                                       tfm_inst/inst_mulfp/blk00000025
    SLICE_X15Y84.CIN     net (fanout=1)        0.000   tfm_inst/inst_mulfp/sig00000019
    SLICE_X15Y84.COUT    Tbyp                  0.086   tfm_inst/inst_mulfp/sig0000001b
                                                       tfm_inst/inst_mulfp/blk00000026
                                                       tfm_inst/inst_mulfp/blk00000027
    SLICE_X15Y85.CIN     net (fanout=1)        0.000   tfm_inst/inst_mulfp/sig0000001b
    SLICE_X15Y85.CLK     Tcinck                0.427   tfm_inst/inst_mulfp/sig00000083
                                                       tfm_inst/inst_mulfp/sig0000001b_rt
                                                       tfm_inst/inst_mulfp/blk00000021
    -------------------------------------------------  ---------------------------
    Total                                      9.718ns (2.211ns logic, 7.507ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk0000009f (DSP48_X0Y19.BCIN0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.251ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_mulfp/blk0000009d (DSP)
  Destination:          tfm_inst/inst_mulfp/blk0000009f (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.122 - 0.119)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_mulfp/blk0000009d to tfm_inst/inst_mulfp/blk0000009f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y18.BCOUT0   Tdspcko_BCOUTB        0.531   tfm_inst/inst_mulfp/blk0000009d
                                                       tfm_inst/inst_mulfp/blk0000009d
    DSP48_X0Y19.BCIN0    net (fanout=1)        0.008   tfm_inst/inst_mulfp/sig000000d6
    DSP48_X0Y19.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_mulfp/blk0000009f
                                                       tfm_inst/inst_mulfp/blk0000009f
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk0000009f (DSP48_X0Y19.BCIN1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.251ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_mulfp/blk0000009d (DSP)
  Destination:          tfm_inst/inst_mulfp/blk0000009f (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.122 - 0.119)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_mulfp/blk0000009d to tfm_inst/inst_mulfp/blk0000009f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y18.BCOUT1   Tdspcko_BCOUTB        0.531   tfm_inst/inst_mulfp/blk0000009d
                                                       tfm_inst/inst_mulfp/blk0000009d
    DSP48_X0Y19.BCIN1    net (fanout=1)        0.008   tfm_inst/inst_mulfp/sig000000df
    DSP48_X0Y19.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_mulfp/blk0000009f
                                                       tfm_inst/inst_mulfp/blk0000009f
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk0000009f (DSP48_X0Y19.BCIN10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.251ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_mulfp/blk0000009d (DSP)
  Destination:          tfm_inst/inst_mulfp/blk0000009f (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.122 - 0.119)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_mulfp/blk0000009d to tfm_inst/inst_mulfp/blk0000009f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y18.BCOUT10  Tdspcko_BCOUTB        0.531   tfm_inst/inst_mulfp/blk0000009d
                                                       tfm_inst/inst_mulfp/blk0000009d
    DSP48_X0Y19.BCIN10   net (fanout=1)        0.008   tfm_inst/inst_mulfp/sig000000d7
    DSP48_X0Y19.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_mulfp/blk0000009f
                                                       tfm_inst/inst_mulfp/blk0000009f
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Location pin: RAMB16_X2Y14.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Location pin: RAMB16_X2Y13.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Tdspper_BP)
  Physical resource: tfm_inst/inst_mulfp/blk0000005e/CLK
  Logical resource: tfm_inst/inst_mulfp/blk0000005e/CLK
  Location pin: DSP48_X1Y22.CLK
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.943|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 250606 paths, 0 nets, and 56654 connections

Design statistics:
   Minimum period:   9.943ns{1}   (Maximum frequency: 100.573MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 12 22:57:13 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 686 MB



