Analysis & Synthesis report for DE0_Top
Sat Mar 16 15:20:26 2019
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE0_TOP|arm:arm_1|MAE:MAE1|instr_courante
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for arm:arm_1|DataPath:DataPath1|mem64:Memoire|altsyncram:altsyncram_component|altsyncram_hjs1:auto_generated
 17. Source assignments for arm:arm_1|DataPath:DataPath1|BancDeRegistres:BancReg|altsyncram:Banc_rtl_0|altsyncram_h5m1:auto_generated
 18. Source assignments for arm:arm_1|DataPath:DataPath1|BancDeRegistres:BancReg|altsyncram:Banc_rtl_1|altsyncram_h5m1:auto_generated
 19. Parameter Settings for User Entity Instance: arm:arm_1|DataPath:DataPath1|Multiplexeur2:MuxMem
 20. Parameter Settings for User Entity Instance: arm:arm_1|DataPath:DataPath1|mem64:Memoire|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: arm:arm_1|DataPath:DataPath1|Multiplexeur2:MuxW0
 22. Parameter Settings for User Entity Instance: arm:arm_1|DataPath:DataPath1|Multiplexeur2:MuxRB0
 23. Parameter Settings for User Entity Instance: arm:arm_1|DataPath:DataPath1|ExtentionDeSigne:Ext8_32
 24. Parameter Settings for User Entity Instance: arm:arm_1|DataPath:DataPath1|ExtentionDeSigne:Ext24_32
 25. Parameter Settings for User Entity Instance: arm:arm_1|DataPath:DataPath1|Multiplexeur2:MuxAluA
 26. Parameter Settings for User Entity Instance: arm:arm_1|DataPath:DataPath1|Multiplexeur2:cpsrmux
 27. Parameter Settings for Inferred Entity Instance: arm:arm_1|DataPath:DataPath1|BancDeRegistres:BancReg|altsyncram:Banc_rtl_0
 28. Parameter Settings for Inferred Entity Instance: arm:arm_1|DataPath:DataPath1|BancDeRegistres:BancReg|altsyncram:Banc_rtl_1
 29. altsyncram Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "arm:arm_1|DataPath:DataPath1|MUX4:MuxAluB"
 31. Port Connectivity Checks: "arm:arm_1"
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Mar 16 15:20:26 2019       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; DE0_Top                                     ;
; Top-level Entity Name              ; DE0_TOP                                     ;
; Family                             ; Cyclone III                                 ;
; Total logic elements               ; 579                                         ;
;     Total combinational functions  ; 483                                         ;
;     Dedicated logic registers      ; 208                                         ;
; Total registers                    ; 208                                         ;
; Total pins                         ; 52                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 3,072                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; DE0_TOP            ; DE0_Top            ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                          ;
+--------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                 ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                             ; Library ;
+--------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; VIC.vhd                                          ; yes             ; User VHDL File                                        ; C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/VIC.vhd                                          ;         ;
; Reg32.vhd                                        ; yes             ; User VHDL File                                        ; C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/Reg32.vhd                                        ;         ;
; MUX4.vhd                                         ; yes             ; User VHDL File                                        ; C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/MUX4.vhd                                         ;         ;
; BancDeRegistres.vhd                              ; yes             ; User VHDL File                                        ; C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/BancDeRegistres.vhd                              ;         ;
; UAL.vhd                                          ; yes             ; User VHDL File                                        ; C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/UAL.vhd                                          ;         ;
; PSR.vhd                                          ; yes             ; User VHDL File                                        ; C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/PSR.vhd                                          ;         ;
; Multiplexeur2.vhd                                ; yes             ; User VHDL File                                        ; C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/Multiplexeur2.vhd                                ;         ;
; ExtentionDeSigne.vhd                             ; yes             ; User VHDL File                                        ; C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/ExtentionDeSigne.vhd                             ;         ;
; DE0_TOP.vhd                                      ; yes             ; User VHDL File                                        ; C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/DE0_TOP.vhd                                      ;         ;
; DataPath.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/DataPath.vhd                                     ;         ;
; arm.vhd                                          ; yes             ; User VHDL File                                        ; C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/arm.vhd                                          ;         ;
; MAE.vhd                                          ; yes             ; User VHDL File                                        ; C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/MAE.vhd                                          ;         ;
; mem64.vhd                                        ; yes             ; User Wizard-Generated File                            ; C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/mem64.vhd                                        ;         ;
; altsyncram.tdf                                   ; yes             ; Megafunction                                          ; d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf                                                            ;         ;
; stratix_ram_block.inc                            ; yes             ; Megafunction                                          ; d:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                     ;         ;
; lpm_mux.inc                                      ; yes             ; Megafunction                                          ; d:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc                                                               ;         ;
; lpm_decode.inc                                   ; yes             ; Megafunction                                          ; d:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc                                                            ;         ;
; aglobal130.inc                                   ; yes             ; Megafunction                                          ; d:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc                                                            ;         ;
; a_rdenreg.inc                                    ; yes             ; Megafunction                                          ; d:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                             ;         ;
; altrom.inc                                       ; yes             ; Megafunction                                          ; d:/altera/13.0/quartus/libraries/megafunctions/altrom.inc                                                                ;         ;
; altram.inc                                       ; yes             ; Megafunction                                          ; d:/altera/13.0/quartus/libraries/megafunctions/altram.inc                                                                ;         ;
; altdpram.inc                                     ; yes             ; Megafunction                                          ; d:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc                                                              ;         ;
; db/altsyncram_hjs1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/db/altsyncram_hjs1.tdf                           ;         ;
; mem_init.mif                                     ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/mem_init.mif                                     ;         ;
; db/altsyncram_h5m1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/db/altsyncram_h5m1.tdf                           ;         ;
; db/de0_top.ram0_bancderegistres_3b270a06.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/db/de0_top.ram0_bancderegistres_3b270a06.hdl.mif ;         ;
+--------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 579            ;
;                                             ;                ;
; Total combinational functions               ; 483            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 251            ;
;     -- 3 input functions                    ; 152            ;
;     -- <=2 input functions                  ; 80             ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 421            ;
;     -- arithmetic mode                      ; 62             ;
;                                             ;                ;
; Total registers                             ; 208            ;
;     -- Dedicated logic registers            ; 208            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 52             ;
; Total memory bits                           ; 3072           ;
; Embedded Multiplier 9-bit elements          ; 0              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 304            ;
; Total fan-out                               ; 3569           ;
; Average fan-out                             ; 4.01           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                             ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
; |DE0_TOP                                        ; 483 (56)          ; 208 (0)      ; 3072        ; 0            ; 0       ; 0         ; 52   ; 0            ; |DE0_TOP                                                                                                           ;              ;
;    |arm:arm_1|                                  ; 427 (0)           ; 208 (0)      ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|arm:arm_1                                                                                                 ;              ;
;       |DataPath:DataPath1|                      ; 341 (1)           ; 179 (0)      ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|arm:arm_1|DataPath:DataPath1                                                                              ;              ;
;          |BancDeRegistres:BancReg|              ; 32 (32)           ; 2 (2)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|arm:arm_1|DataPath:DataPath1|BancDeRegistres:BancReg                                                      ;              ;
;             |altsyncram:Banc_rtl_0|             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|arm:arm_1|DataPath:DataPath1|BancDeRegistres:BancReg|altsyncram:Banc_rtl_0                                ;              ;
;                |altsyncram_h5m1:auto_generated| ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|arm:arm_1|DataPath:DataPath1|BancDeRegistres:BancReg|altsyncram:Banc_rtl_0|altsyncram_h5m1:auto_generated ;              ;
;             |altsyncram:Banc_rtl_1|             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|arm:arm_1|DataPath:DataPath1|BancDeRegistres:BancReg|altsyncram:Banc_rtl_1                                ;              ;
;                |altsyncram_h5m1:auto_generated| ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|arm:arm_1|DataPath:DataPath1|BancDeRegistres:BancReg|altsyncram:Banc_rtl_1|altsyncram_h5m1:auto_generated ;              ;
;          |MUX4:MuxAluB|                         ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|arm:arm_1|DataPath:DataPath1|MUX4:MuxAluB                                                                 ;              ;
;          |MUX4:MuxPC|                           ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|arm:arm_1|DataPath:DataPath1|MUX4:MuxPC                                                                   ;              ;
;          |Multiplexeur2:MuxAluA|                ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|arm:arm_1|DataPath:DataPath1|Multiplexeur2:MuxAluA                                                        ;              ;
;          |Multiplexeur2:MuxMem|                 ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|arm:arm_1|DataPath:DataPath1|Multiplexeur2:MuxMem                                                         ;              ;
;          |Multiplexeur2:MuxRB0|                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|arm:arm_1|DataPath:DataPath1|Multiplexeur2:MuxRB0                                                         ;              ;
;          |Multiplexeur2:MuxW0|                  ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|arm:arm_1|DataPath:DataPath1|Multiplexeur2:MuxW0                                                          ;              ;
;          |PSR:CPSR0|                            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|arm:arm_1|DataPath:DataPath1|PSR:CPSR0                                                                    ;              ;
;          |PSR:LR0|                              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|arm:arm_1|DataPath:DataPath1|PSR:LR0                                                                      ;              ;
;          |PSR:RegPC|                            ; 29 (29)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|arm:arm_1|DataPath:DataPath1|PSR:RegPC                                                                    ;              ;
;          |PSR:RegRes|                           ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|arm:arm_1|DataPath:DataPath1|PSR:RegRes                                                                   ;              ;
;          |PSR:RegistreInstr|                    ; 0 (0)             ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|arm:arm_1|DataPath:DataPath1|PSR:RegistreInstr                                                            ;              ;
;          |PSR:SPSR0|                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|arm:arm_1|DataPath:DataPath1|PSR:SPSR0                                                                    ;              ;
;          |Reg32:RegALU0|                        ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|arm:arm_1|DataPath:DataPath1|Reg32:RegALU0                                                                ;              ;
;          |Reg32:RegistreData|                   ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|arm:arm_1|DataPath:DataPath1|Reg32:RegistreData                                                           ;              ;
;          |UAL:ALU0|                             ; 128 (128)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|arm:arm_1|DataPath:DataPath1|UAL:ALU0                                                                     ;              ;
;          |VIC:VIC0|                             ; 10 (10)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|arm:arm_1|DataPath:DataPath1|VIC:VIC0                                                                     ;              ;
;          |mem64:Memoire|                        ; 1 (0)             ; 1 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|arm:arm_1|DataPath:DataPath1|mem64:Memoire                                                                ;              ;
;             |altsyncram:altsyncram_component|   ; 1 (0)             ; 1 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|arm:arm_1|DataPath:DataPath1|mem64:Memoire|altsyncram:altsyncram_component                                ;              ;
;                |altsyncram_hjs1:auto_generated| ; 1 (1)             ; 1 (1)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|arm:arm_1|DataPath:DataPath1|mem64:Memoire|altsyncram:altsyncram_component|altsyncram_hjs1:auto_generated ;              ;
;       |MAE:MAE1|                                ; 86 (86)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|arm:arm_1|MAE:MAE1                                                                                        ;              ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------------+
; Name                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                              ;
+----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------------+
; arm:arm_1|DataPath:DataPath1|BancDeRegistres:BancReg|altsyncram:Banc_rtl_0|altsyncram_h5m1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512  ; db/DE0_Top.ram0_BancDeRegistres_3b270a06.hdl.mif ;
; arm:arm_1|DataPath:DataPath1|BancDeRegistres:BancReg|altsyncram:Banc_rtl_1|altsyncram_h5m1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512  ; db/DE0_Top.ram0_BancDeRegistres_3b270a06.hdl.mif ;
; arm:arm_1|DataPath:DataPath1|mem64:Memoire|altsyncram:altsyncram_component|altsyncram_hjs1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048 ; mem_init.mif                                     ;
+----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                     ; IP Include File                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+
; Altera ; RAM: 2-PORT  ; 13.0    ; N/A          ; N/A          ; |DE0_TOP|arm:arm_1|DataPath:DataPath1|mem64:Memoire ; C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/mem64.vhd ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|arm:arm_1|MAE:MAE1|instr_courante                                                                                                                                                                             ;
+---------------------+--------------------+-------------------+--------------------+--------------------+--------------------+--------------------+--------------------+---------------------+---------------------+--------------------+
; Name                ; instr_courante.NOP ; instr_courante.BX ; instr_courante.BLT ; instr_courante.BAL ; instr_courante.STR ; instr_courante.LDR ; instr_courante.CMP ; instr_courante.ADDr ; instr_courante.ADDi ; instr_courante.MOV ;
+---------------------+--------------------+-------------------+--------------------+--------------------+--------------------+--------------------+--------------------+---------------------+---------------------+--------------------+
; instr_courante.MOV  ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                  ;
; instr_courante.ADDi ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 1                   ; 1                  ;
; instr_courante.ADDr ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                   ; 0                   ; 1                  ;
; instr_courante.CMP  ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                   ; 0                   ; 1                  ;
; instr_courante.LDR  ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                   ; 0                   ; 1                  ;
; instr_courante.STR  ; 0                  ; 0                 ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                   ; 0                   ; 1                  ;
; instr_courante.BAL  ; 0                  ; 0                 ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 1                  ;
; instr_courante.BLT  ; 0                  ; 0                 ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 1                  ;
; instr_courante.BX   ; 0                  ; 1                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 1                  ;
; instr_courante.NOP  ; 1                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 1                  ;
+---------------------+--------------------+-------------------+--------------------+--------------------+--------------------+--------------------+--------------------+---------------------+---------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                           ;
+----------------------------------------------------+-------------------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                             ; Free of Timing Hazards ;
+----------------------------------------------------+-------------------------------------------------+------------------------+
; arm:arm_1|DataPath:DataPath1|VIC:VIC0|irq0_memo    ; arm:arm_1|DataPath:DataPath1|VIC:VIC0|irq0_memo ; yes                    ;
; arm:arm_1|DataPath:DataPath1|VIC:VIC0|irq1_memo    ; arm:arm_1|DataPath:DataPath1|VIC:VIC0|irq1_memo ; yes                    ;
; Number of user-specified and inferred latches = 2  ;                                                 ;                        ;
+----------------------------------------------------+-------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; arm:arm_1|MAE:MAE1|state[5..30]        ; Stuck at GND due to stuck port data_in ;
; arm:arm_1|MAE:MAE1|irq_serv            ; Merged with arm:arm_1|MAE:MAE1|CpsrSel ;
; arm:arm_1|MAE:MAE1|SpsrWrEn            ; Merged with arm:arm_1|MAE:MAE1|LRWrEn  ;
; arm:arm_1|MAE:MAE1|instr_courante.ADDi ; Lost fanout                            ;
; arm:arm_1|MAE:MAE1|instr_courante.BAL  ; Lost fanout                            ;
; arm:arm_1|MAE:MAE1|instr_courante.BLT  ; Lost fanout                            ;
; arm:arm_1|MAE:MAE1|instr_courante.BX   ; Lost fanout                            ;
; arm:arm_1|MAE:MAE1|instr_courante.NOP  ; Lost fanout                            ;
; arm:arm_1|MAE:MAE1|state[31]           ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 34 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 208   ;
; Number of registers using Synchronous Clear  ; 28    ;
; Number of registers using Synchronous Load   ; 28    ;
; Number of registers using Asynchronous Clear ; 184   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 130   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                  ;
+------------------------------------------------------+-----------------------------------------------------------------+------+
; Register Name                                        ; Megafunction                                                    ; Type ;
+------------------------------------------------------+-----------------------------------------------------------------+------+
; arm:arm_1|DataPath:DataPath1|Reg32:RegA0|DATA[0..31] ; arm:arm_1|DataPath:DataPath1|BancDeRegistres:BancReg|Banc_rtl_0 ; RAM  ;
; arm:arm_1|DataPath:DataPath1|Reg32:RegB0|DATA[0..31] ; arm:arm_1|DataPath:DataPath1|BancDeRegistres:BancReg|Banc_rtl_1 ; RAM  ;
+------------------------------------------------------+-----------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|arm:arm_1|DataPath:DataPath1|PSR:RegPC|reg[26]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_TOP|arm:arm_1|DataPath:DataPath1|PSR:RegPC|reg[2]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE0_TOP|arm:arm_1|DataPath:DataPath1|UAL:ALU0|S[18]     ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |DE0_TOP|arm:arm_1|DataPath:DataPath1|MUX4:MuxAluB|S[31] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_TOP|arm:arm_1|DataPath:DataPath1|MUX4:MuxAluB|S[0]  ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |DE0_TOP|arm:arm_1|MAE:MAE1|instr_courante.STR           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arm:arm_1|DataPath:DataPath1|mem64:Memoire|altsyncram:altsyncram_component|altsyncram_hjs1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arm:arm_1|DataPath:DataPath1|BancDeRegistres:BancReg|altsyncram:Banc_rtl_0|altsyncram_h5m1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arm:arm_1|DataPath:DataPath1|BancDeRegistres:BancReg|altsyncram:Banc_rtl_1|altsyncram_h5m1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm_1|DataPath:DataPath1|Multiplexeur2:MuxMem ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; n              ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm_1|DataPath:DataPath1|mem64:Memoire|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                              ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                              ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                              ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                              ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; mem_init.mif         ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_hjs1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm_1|DataPath:DataPath1|Multiplexeur2:MuxW0 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm_1|DataPath:DataPath1|Multiplexeur2:MuxRB0 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm_1|DataPath:DataPath1|ExtentionDeSigne:Ext8_32 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm_1|DataPath:DataPath1|ExtentionDeSigne:Ext24_32 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; n              ; 24    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm_1|DataPath:DataPath1|Multiplexeur2:MuxAluA ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm_1|DataPath:DataPath1|Multiplexeur2:cpsrmux ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: arm:arm_1|DataPath:DataPath1|BancDeRegistres:BancReg|altsyncram:Banc_rtl_0 ;
+------------------------------------+--------------------------------------------------+-------------------------------------+
; Parameter Name                     ; Value                                            ; Type                                ;
+------------------------------------+--------------------------------------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped                             ;
; OPERATION_MODE                     ; DUAL_PORT                                        ; Untyped                             ;
; WIDTH_A                            ; 32                                               ; Untyped                             ;
; WIDTHAD_A                          ; 4                                                ; Untyped                             ;
; NUMWORDS_A                         ; 16                                               ; Untyped                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped                             ;
; WIDTH_B                            ; 32                                               ; Untyped                             ;
; WIDTHAD_B                          ; 4                                                ; Untyped                             ;
; NUMWORDS_B                         ; 16                                               ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK0                                           ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped                             ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped                             ;
; BYTE_SIZE                          ; 8                                                ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                         ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped                             ;
; INIT_FILE                          ; db/DE0_Top.ram0_BancDeRegistres_3b270a06.hdl.mif ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone III                                      ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_h5m1                                  ; Untyped                             ;
+------------------------------------+--------------------------------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: arm:arm_1|DataPath:DataPath1|BancDeRegistres:BancReg|altsyncram:Banc_rtl_1 ;
+------------------------------------+--------------------------------------------------+-------------------------------------+
; Parameter Name                     ; Value                                            ; Type                                ;
+------------------------------------+--------------------------------------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped                             ;
; OPERATION_MODE                     ; DUAL_PORT                                        ; Untyped                             ;
; WIDTH_A                            ; 32                                               ; Untyped                             ;
; WIDTHAD_A                          ; 4                                                ; Untyped                             ;
; NUMWORDS_A                         ; 16                                               ; Untyped                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped                             ;
; WIDTH_B                            ; 32                                               ; Untyped                             ;
; WIDTHAD_B                          ; 4                                                ; Untyped                             ;
; NUMWORDS_B                         ; 16                                               ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK0                                           ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped                             ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped                             ;
; BYTE_SIZE                          ; 8                                                ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                         ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped                             ;
; INIT_FILE                          ; db/DE0_Top.ram0_BancDeRegistres_3b270a06.hdl.mif ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone III                                      ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_h5m1                                  ; Untyped                             ;
+------------------------------------+--------------------------------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                       ;
+-------------------------------------------+----------------------------------------------------------------------------+
; Name                                      ; Value                                                                      ;
+-------------------------------------------+----------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                          ;
; Entity Instance                           ; arm:arm_1|DataPath:DataPath1|mem64:Memoire|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                  ;
;     -- WIDTH_A                            ; 32                                                                         ;
;     -- NUMWORDS_A                         ; 64                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 32                                                                         ;
;     -- NUMWORDS_B                         ; 64                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                     ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
; Entity Instance                           ; arm:arm_1|DataPath:DataPath1|BancDeRegistres:BancReg|altsyncram:Banc_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                  ;
;     -- WIDTH_A                            ; 32                                                                         ;
;     -- NUMWORDS_A                         ; 16                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 32                                                                         ;
;     -- NUMWORDS_B                         ; 16                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                   ;
; Entity Instance                           ; arm:arm_1|DataPath:DataPath1|BancDeRegistres:BancReg|altsyncram:Banc_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                  ;
;     -- WIDTH_A                            ; 32                                                                         ;
;     -- NUMWORDS_A                         ; 16                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 32                                                                         ;
;     -- NUMWORDS_B                         ; 16                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm_1|DataPath:DataPath1|MUX4:MuxAluB" ;
+----------+-------+----------+-----------------------------------------+
; Port     ; Type  ; Severity ; Details                                 ;
+----------+-------+----------+-----------------------------------------+
; d[31..1] ; Input ; Info     ; Stuck at GND                            ;
; d[0]     ; Input ; Info     ; Stuck at VCC                            ;
+----------+-------+----------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm_1"                                                                                      ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; resultat[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Sat Mar 16 15:20:23 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_Top -c DE0_Top
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file vic.vhd
    Info (12022): Found design unit 1: VIC-behav
    Info (12023): Found entity 1: VIC
Info (12021): Found 2 design units, including 1 entities, in source file reg32.vhd
    Info (12022): Found design unit 1: Reg32-RTL
    Info (12023): Found entity 1: Reg32
Info (12021): Found 2 design units, including 1 entities, in source file mux4.vhd
    Info (12022): Found design unit 1: MUX4-RTL
    Info (12023): Found entity 1: MUX4
Info (12021): Found 2 design units, including 1 entities, in source file bancderegistres.vhd
    Info (12022): Found design unit 1: BancDeRegistres-RTL
    Info (12023): Found entity 1: BancDeRegistres
Info (12021): Found 2 design units, including 1 entities, in source file ual.vhd
    Info (12022): Found design unit 1: UAL-RTL
    Info (12023): Found entity 1: UAL
Info (12021): Found 2 design units, including 1 entities, in source file psr.vhd
    Info (12022): Found design unit 1: PSR-RTL
    Info (12023): Found entity 1: PSR
Info (12021): Found 2 design units, including 1 entities, in source file multiplexeur2.vhd
    Info (12022): Found design unit 1: Multiplexeur2-RTL
    Info (12023): Found entity 1: Multiplexeur2
Info (12021): Found 2 design units, including 1 entities, in source file extentiondesigne.vhd
    Info (12022): Found design unit 1: ExtentionDeSigne-RTL
    Info (12023): Found entity 1: ExtentionDeSigne
Info (12021): Found 2 design units, including 1 entities, in source file test_arm.vhd
    Info (12022): Found design unit 1: test_arm-arc_test_arm
    Info (12023): Found entity 1: test_arm
Info (12021): Found 2 design units, including 1 entities, in source file de0_top.vhd
    Info (12022): Found design unit 1: DE0_TOP-ARCHI
    Info (12023): Found entity 1: DE0_TOP
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: DataPath-archi
    Info (12023): Found entity 1: DataPath
Info (12021): Found 2 design units, including 1 entities, in source file arm.vhd
    Info (12022): Found design unit 1: arm-arc_arm
    Info (12023): Found entity 1: arm
Info (12021): Found 2 design units, including 1 entities, in source file mae.vhd
    Info (12022): Found design unit 1: MAE-behav
    Info (12023): Found entity 1: MAE
Info (12021): Found 2 design units, including 1 entities, in source file mem64.vhd
    Info (12022): Found design unit 1: mem64-SYN
    Info (12023): Found entity 1: mem64
Info (12127): Elaborating entity "DE0_TOP" for the top level hierarchy
Info (12128): Elaborating entity "arm" for hierarchy "arm:arm_1"
Info (12128): Elaborating entity "MAE" for hierarchy "arm:arm_1|MAE:MAE1"
Info (12128): Elaborating entity "DataPath" for hierarchy "arm:arm_1|DataPath:DataPath1"
Info (12128): Elaborating entity "VIC" for hierarchy "arm:arm_1|DataPath:DataPath1|VIC:VIC0"
Warning (10631): VHDL Process Statement warning at VIC.vhd(34): inferring latch(es) for signal or variable "irq0_memo", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at VIC.vhd(34): inferring latch(es) for signal or variable "irq1_memo", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "irq1_memo" at VIC.vhd(34)
Info (10041): Inferred latch for "irq0_memo" at VIC.vhd(34)
Info (12128): Elaborating entity "MUX4" for hierarchy "arm:arm_1|DataPath:DataPath1|MUX4:MuxPC"
Info (12128): Elaborating entity "PSR" for hierarchy "arm:arm_1|DataPath:DataPath1|PSR:RegPC"
Info (12128): Elaborating entity "Multiplexeur2" for hierarchy "arm:arm_1|DataPath:DataPath1|Multiplexeur2:MuxMem"
Info (12128): Elaborating entity "mem64" for hierarchy "arm:arm_1|DataPath:DataPath1|mem64:Memoire"
Info (12128): Elaborating entity "altsyncram" for hierarchy "arm:arm_1|DataPath:DataPath1|mem64:Memoire|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "arm:arm_1|DataPath:DataPath1|mem64:Memoire|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "arm:arm_1|DataPath:DataPath1|mem64:Memoire|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "mem_init.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hjs1.tdf
    Info (12023): Found entity 1: altsyncram_hjs1
Info (12128): Elaborating entity "altsyncram_hjs1" for hierarchy "arm:arm_1|DataPath:DataPath1|mem64:Memoire|altsyncram:altsyncram_component|altsyncram_hjs1:auto_generated"
Info (12128): Elaborating entity "Reg32" for hierarchy "arm:arm_1|DataPath:DataPath1|Reg32:RegistreData"
Info (12128): Elaborating entity "Multiplexeur2" for hierarchy "arm:arm_1|DataPath:DataPath1|Multiplexeur2:MuxW0"
Info (12128): Elaborating entity "Multiplexeur2" for hierarchy "arm:arm_1|DataPath:DataPath1|Multiplexeur2:MuxRB0"
Info (12128): Elaborating entity "BancDeRegistres" for hierarchy "arm:arm_1|DataPath:DataPath1|BancDeRegistres:BancReg"
Info (12128): Elaborating entity "ExtentionDeSigne" for hierarchy "arm:arm_1|DataPath:DataPath1|ExtentionDeSigne:Ext8_32"
Info (12128): Elaborating entity "ExtentionDeSigne" for hierarchy "arm:arm_1|DataPath:DataPath1|ExtentionDeSigne:Ext24_32"
Info (12128): Elaborating entity "UAL" for hierarchy "arm:arm_1|DataPath:DataPath1|UAL:ALU0"
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "arm:arm_1|DataPath:DataPath1|BancDeRegistres:BancReg|Banc_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/DE0_Top.ram0_BancDeRegistres_3b270a06.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "arm:arm_1|DataPath:DataPath1|BancDeRegistres:BancReg|Banc_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/DE0_Top.ram0_BancDeRegistres_3b270a06.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "arm:arm_1|DataPath:DataPath1|BancDeRegistres:BancReg|altsyncram:Banc_rtl_0"
Info (12133): Instantiated megafunction "arm:arm_1|DataPath:DataPath1|BancDeRegistres:BancReg|altsyncram:Banc_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/DE0_Top.ram0_BancDeRegistres_3b270a06.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h5m1.tdf
    Info (12023): Found entity 1: altsyncram_h5m1
Warning (13012): Latch arm:arm_1|DataPath:DataPath1|VIC:VIC0|irq1_memo has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal arm:arm_1|DataPath:DataPath1|VIC:VIC0|irq1_ech[1]
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register arm:arm_1|MAE:MAE1|state[0] will power up to Low
    Critical Warning (18010): Register arm:arm_1|MAE:MAE1|state[31] will power up to Low
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
Info (21057): Implemented 775 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 37 output pins
    Info (21061): Implemented 627 logic cells
    Info (21064): Implemented 96 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 4700 megabytes
    Info: Processing ended: Sat Mar 16 15:20:26 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


