

================================================================
== Vivado HLS Report for 'getURtoUL'
================================================================
* Date:           Thu Jul  4 02:08:33 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        kociembaHls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |   46|  5530|   46|  5530|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+------+----------+-----------+-----------+--------+----------+
        |                 |   Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    | min |  max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+-----+------+----------+-----------+-----------+--------+----------+
        |- Loop 1         |   36|  5376|  3 ~ 448 |          -|          -|      12|    no    |
        | + Cnk_label1    |    0|   444|        37|          -|          -| 0 ~ 12 |    no    |
        |- Loop 2         |    8|   152|  4 ~ 76  |          -|          -|       2|    no    |
        | + Loop 2.1      |    0|    72|   2 ~ 6  |          -|          -| 0 ~ 12 |    no    |
        |  ++ Loop 2.1.1  |    0|     4|         2|          -|          -|  0 ~ 2 |    no    |
        +-----------------+-----+------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      6|       0|    634|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     394|    238|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    443|
|Register         |        -|      -|     627|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      6|    1021|   1315|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |solution_sdiv_32nkbM_U41  |solution_sdiv_32nkbM  |        0|      0|  394|  238|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      0|  394|  238|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |s_fu_470_p2                |     *    |      3|  0|  20|          32|          32|
    |tmp_165_fu_673_p2          |     *    |      3|  0|  20|           2|          32|
    |a_1_fu_493_p2              |     +    |      0|  0|  39|          32|          32|
    |b_1_fu_685_p2              |     +    |      0|  0|  39|          32|          32|
    |i_24_fu_476_p2             |     +    |      0|  0|  39|          32|           2|
    |i_25_fu_610_p2             |     +    |      0|  0|  10|           2|           1|
    |indvars_iv_next_fu_679_p2  |     +    |      0|  0|  10|           2|           2|
    |j_3_fu_487_p2              |     +    |      0|  0|  39|          32|           1|
    |j_4_fu_383_p2              |     +    |      0|  0|  13|           4|           1|
    |j_fu_598_p2                |     +    |      0|  0|  10|           2|           2|
    |k_1_fu_586_p2              |     +    |      0|  0|  39|          32|           1|
    |tmp_162_fu_558_p2          |     +    |      0|  0|  23|          16|          16|
    |tmp_164_fu_592_p2          |     +    |      0|  0|  10|           2|           1|
    |tmp_380_i_fu_459_p2        |     +    |      0|  0|  39|          32|           1|
    |x_1_fu_415_p2              |     +    |      0|  0|  39|          32|           1|
    |k_assign_1_fu_446_p2       |     -    |      0|  0|  39|          32|          32|
    |tmp_161_fu_544_p2          |     -    |      0|  0|  39|          32|          32|
    |cond1_fu_526_p2            |   icmp   |      0|  0|   8|           2|           1|
    |cond_i_fu_616_p2           |   icmp   |      0|  0|   8|           2|           1|
    |exitcond1_fu_604_p2        |   icmp   |      0|  0|   8|           2|           2|
    |exitcond_fu_377_p2         |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_i_fu_465_p2       |   icmp   |      0|  0|  18|          32|          32|
    |tmp_159_fu_409_p2          |   icmp   |      0|  0|   9|           4|           2|
    |tmp_160_fu_520_p2          |   icmp   |      0|  0|   8|           2|           1|
    |tmp_163_fu_581_p2          |   icmp   |      0|  0|  11|           5|           5|
    |tmp_379_i_fu_440_p2        |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i_fu_421_p2            |   icmp   |      0|  0|  18|          32|          32|
    |arr_load_phi_i_fu_622_p3   |  select  |      0|  0|   4|           1|           4|
    |edge3_0_1_fu_647_p3        |  select  |      0|  0|   4|           1|           4|
    |edge3_1_fu_640_p3          |  select  |      0|  0|   4|           1|           4|
    |edge3_2_fu_633_p3          |  select  |      0|  0|   4|           1|           4|
    |edge3_load_phi_fu_570_p3   |  select  |      0|  0|   4|           1|           4|
    |p_k_i_fu_451_p3            |  select  |      0|  0|  32|           1|          32|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      6|  0| 634|         473|         385|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |a_1_1_fu_70              |    9|          2|   32|         64|
    |ap_NS_fsm                |  209|         48|    1|         48|
    |ap_return                |    9|          2|   16|         32|
    |arr1_i_be_reg_295        |    9|          2|    4|          8|
    |arr1_i_reg_230           |    9|          2|    4|          8|
    |arr2_i_be_reg_263        |    9|          2|    4|          8|
    |arr2_i_reg_208           |    9|          2|    4|          8|
    |arr_i_be_reg_310         |    9|          2|    4|          8|
    |b_reg_184                |    9|          2|   32|         64|
    |edge3_1_1_fu_82          |    9|          2|    4|          8|
    |edge3_2_1_fu_58          |    9|          2|    4|          8|
    |edge3_2_2_fu_62          |    9|          2|    4|          8|
    |edge3_2_3_fu_66          |    9|          2|    4|          8|
    |edge3_2_4_fu_86          |    9|          2|    4|          8|
    |i_i1_reg_252             |    9|          2|    2|          4|
    |i_i_reg_127              |    9|          2|   32|         64|
    |i_reg_103                |    9|          2|    4|          8|
    |indvars_iv_reg_160       |    9|          2|    2|          4|
    |j_i_reg_115              |    9|          2|   32|         64|
    |k_reg_196                |    9|          2|   32|         64|
    |p_0_i_reg_148            |    9|          2|   32|         64|
    |r_assign_reg_172         |    9|          2|    2|          4|
    |s_i_reg_136              |    9|          2|   32|         64|
    |temp_fu_78               |    9|          2|    4|          8|
    |write_flag_i_be_reg_278  |    9|          2|    1|          2|
    |write_flag_i_reg_218     |    9|          2|    1|          2|
    |x_fu_74                  |    9|          2|   32|         64|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  443|        100|  329|        704|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |a_1_1_fu_70              |  32|   0|   32|          0|
    |ap_CS_fsm                |  47|   0|   47|          0|
    |ap_return_preg           |  16|   0|   16|          0|
    |arr1_i_be_reg_295        |   4|   0|    4|          0|
    |arr1_i_reg_230           |   4|   0|    4|          0|
    |arr2_i_be_reg_263        |   4|   0|    4|          0|
    |arr2_i_reg_208           |   4|   0|    4|          0|
    |arr_i_be_reg_310         |   4|   0|    4|          0|
    |arr_i_reg_240            |   4|   0|    4|          0|
    |b_reg_184                |  32|   0|   32|          0|
    |cond1_reg_824            |   1|   0|    1|          0|
    |edge3_0_reg_766          |   4|   0|    4|          0|
    |edge3_1_1_fu_82          |   4|   0|    4|          0|
    |edge3_2_1_fu_58          |   4|   0|    4|          0|
    |edge3_2_2_fu_62          |   4|   0|    4|          0|
    |edge3_2_3_fu_66          |   4|   0|    4|          0|
    |edge3_2_4_fu_86          |   4|   0|    4|          0|
    |i_24_reg_798             |  32|   0|   32|          0|
    |i_25_reg_862             |   2|   0|    2|          0|
    |i_i1_reg_252             |   2|   0|    2|          0|
    |i_i_reg_127              |  32|   0|   32|          0|
    |i_reg_103                |   4|   0|    4|          0|
    |indvars_iv_next_reg_879  |   2|   0|    2|          0|
    |indvars_iv_reg_160       |   2|   0|    2|          0|
    |j_1_cast4_reg_816        |   2|   0|    5|          3|
    |j_3_reg_803              |  32|   0|   32|          0|
    |j_4_reg_735              |   4|   0|    4|          0|
    |j_i_reg_115              |  32|   0|   32|          0|
    |j_reg_854                |   2|   0|    2|          0|
    |k_1_reg_844              |  32|   0|   32|          0|
    |k_reg_196                |  32|   0|   32|          0|
    |n_assign_cast5_reg_725   |   4|   0|   32|         28|
    |p_0_i_reg_148            |  32|   0|   32|          0|
    |r_assign_reg_172         |   2|   0|    2|          0|
    |s_i_reg_136              |  32|   0|   32|          0|
    |s_reg_793                |  32|   0|   32|          0|
    |temp_fu_78               |   4|   0|    4|          0|
    |tmp_159_reg_773          |   1|   0|    1|          0|
    |tmp_164_reg_849          |   2|   0|    2|          0|
    |tmp_165_reg_874          |  32|   0|   32|          0|
    |tmp_380_i_reg_785        |  32|   0|   32|          0|
    |write_flag_i_be_reg_278  |   1|   0|    1|          0|
    |write_flag_i_reg_218     |   1|   0|    1|          0|
    |x_1_reg_777              |  32|   0|   32|          0|
    |x_fu_74                  |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 627|   0|  658|         31|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |    getURtoUL   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |    getURtoUL   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |    getURtoUL   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |    getURtoUL   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |    getURtoUL   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |    getURtoUL   | return value |
|ap_return                | out |   16| ap_ctrl_hs |    getURtoUL   | return value |
|cubiecube_0_ep_address0  | out |    4|  ap_memory | cubiecube_0_ep |     array    |
|cubiecube_0_ep_ce0       | out |    1|  ap_memory | cubiecube_0_ep |     array    |
|cubiecube_0_ep_q0        |  in |    4|  ap_memory | cubiecube_0_ep |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

