// Seed: 1193420612
module module_0 (
    input supply0 id_0,
    output tri id_1,
    input wire id_2,
    input tri0 id_3,
    input tri id_4,
    input tri0 id_5,
    output wire id_6,
    input tri id_7,
    input tri id_8,
    output tri0 id_9,
    output wor id_10,
    output wand id_11,
    output wire id_12,
    output tri1 id_13
);
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output wire id_2,
    output uwire id_3,
    input tri1 id_4,
    input wire id_5,
    input wire id_6,
    input uwire id_7,
    output wor id_8,
    output uwire id_9,
    input supply1 id_10,
    input tri1 id_11,
    output tri id_12,
    input tri0 id_13,
    input wor id_14,
    output wand id_15
);
  assign id_8 = ~{1, 1, -1'd0 - -1, id_4};
  module_0 modCall_1 (
      id_6,
      id_9,
      id_14,
      id_5,
      id_1,
      id_1,
      id_8,
      id_4,
      id_14,
      id_15,
      id_12,
      id_8,
      id_9,
      id_12
  );
endmodule
