


ARM Macro Assembler    Page 1 


    1 00000000         ; PLL.s
    2 00000000         ; Runs on LM3S968
    3 00000000         ; A software function to change the bus speed using the 
                       PLL.
    4 00000000         ; Commented lines in the function PLL_Init() initialize 
                       the PWM
    5 00000000         ; to either 25 MHz or 50 MHz.  When using an oscilloscop
                       e to
    6 00000000         ; look at LED0, it should be clear to see that the LED f
                       lashes
    7 00000000         ; about 2 (50/25) times faster with a 50 MHz clock than 
                       with a
    8 00000000         ; 25 MHz clock.
    9 00000000         ; Daniel Valvano
   10 00000000         ; February 21, 2012
   11 00000000         
   12 00000000         ;  This example accompanies the book
   13 00000000         ;  "Embedded Systems: Introduction to the Arm Cortex M3"
                       ,
   14 00000000         ;  ISBN: 978-1469998749, Jonathan Valvano, copyright (c)
                        2012
   15 00000000         ;  Example xx, Program 2.10
   16 00000000         ;
   17 00000000         ;Copyright 2012 by Jonathan W. Valvano, valvano@mail.ute
                       xas.edu
   18 00000000         ;   You may use, edit, run or distribute this file
   19 00000000         ;   as long as the above copyright notice remains
   20 00000000         ;THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHET
                       HER EXPRESS, IMPLIED
   21 00000000         ;OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WA
                       RRANTIES OF
   22 00000000         ;MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE AP
                       PLY TO THIS SOFTWARE.
   23 00000000         ;VALVANO SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR 
                       SPECIAL, INCIDENTAL,
   24 00000000         ;OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
   25 00000000         ;For more information about my classes, my research, and
                        my books, see
   26 00000000         ;http://users.ece.utexas.edu/~valvano/
   27 00000000         
   28 00000000 400FE050 
                       SYSCTL_RIS_R
                               EQU              0x400FE050
   29 00000000 00000040 
                       SYSCTL_RIS_PLLLRIS
                               EQU              0x00000040  ; PLL Lock Raw Inte
                                                            rrupt Status
   30 00000000 400FE060 
                       SYSCTL_RCC_R
                               EQU              0x400FE060
   31 00000000 07800000 
                       SYSCTL_RCC_SYSDIV_M
                               EQU              0x07800000  ; System Clock Divi
                                                            sor
   32 00000000 01800000 
                       SYSCTL_RCC_SYSDIV_4
                               EQU              0x01800000  ; System clock /4
   33 00000000 02000000 
                       SYSCTL_RCC_SYSDIV_5



ARM Macro Assembler    Page 2 


                               EQU              0x02000000  ; System clock /5
   34 00000000 02800000 
                       SYSCTL_RCC_SYSDIV_6
                               EQU              0x02800000  ; System clock /6
   35 00000000 03000000 
                       SYSCTL_RCC_SYSDIV_7
                               EQU              0x03000000  ; System clock /7
   36 00000000 03800000 
                       SYSCTL_RCC_SYSDIV_8
                               EQU              0x03800000  ; System clock /8
   37 00000000 04000000 
                       SYSCTL_RCC_SYSDIV_9
                               EQU              0x04000000  ; System clock /9
   38 00000000 04800000 
                       SYSCTL_RCC_SYSDIV_10
                               EQU              0x04800000  ; System clock /10
   39 00000000 05000000 
                       SYSCTL_RCC_SYSDIV_11
                               EQU              0x05000000  ; System clock /11
   40 00000000 05800000 
                       SYSCTL_RCC_SYSDIV_12
                               EQU              0x05800000  ; System clock /12
   41 00000000 06000000 
                       SYSCTL_RCC_SYSDIV_13
                               EQU              0x06000000  ; System clock /13
   42 00000000 06800000 
                       SYSCTL_RCC_SYSDIV_14
                               EQU              0x06800000  ; System clock /14
   43 00000000 07000000 
                       SYSCTL_RCC_SYSDIV_15
                               EQU              0x07000000  ; System clock /15
   44 00000000 07800000 
                       SYSCTL_RCC_SYSDIV_16
                               EQU              0x07800000  ; System clock /16
   45 00000000 00400000 
                       SYSCTL_RCC_USESYSDIV
                               EQU              0x00400000  ; Enable System Clo
                                                            ck Divider
   46 00000000 00002000 
                       SYSCTL_RCC_PWRDN
                               EQU              0x00002000  ; PLL Power Down
   47 00000000 00001000 
                       SYSCTL_RCC_OEN
                               EQU              0x00001000  ; PLL Output Enable
                                                            
   48 00000000 00000800 
                       SYSCTL_RCC_BYPASS
                               EQU              0x00000800  ; PLL Bypass
   49 00000000 000003C0 
                       SYSCTL_RCC_XTAL_M
                               EQU              0x000003C0  ; Crystal Value
   50 00000000 000002C0 
                       SYSCTL_RCC_XTAL_6MHZ
                               EQU              0x000002C0  ; 6 MHz Crystal
   51 00000000 00000380 
                       SYSCTL_RCC_XTAL_8MHZ
                               EQU              0x00000380  ; 8 MHz Crystal
   52 00000000 00000030 
                       SYSCTL_RCC_OSCSRC_M



ARM Macro Assembler    Page 3 


                               EQU              0x00000030  ; Oscillator Source
                                                            
   53 00000000 00000000 
                       SYSCTL_RCC_OSCSRC_MAIN
                               EQU              0x00000000  ; MOSC
   54 00000000         
   55 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2
   56 00000000                 THUMB
   57 00000000                 EXPORT           PLL_Init
   58 00000000         
   59 00000000         ;------------PLL_Init------------
   60 00000000         ; Configure the system to get its clock from the PLL.
   61 00000000         ; Input: none
   62 00000000         ; Output: none
   63 00000000         ; Modifies: R0, R1, R2, R3
   64 00000000         PLL_Init
   65 00000000         ; 1) bypass PLL and system clock divider while initializ
                       ing
   66 00000000 4911            LDR              R1, =SYSCTL_RCC_R ; R1 = &SYSCT
                                                            L_RCC_R
   67 00000002 6808            LDR              R0, [R1]    ; R0 = [R1]
   68 00000004 F440 6000       ORR              R0, R0, #SYSCTL_RCC_BYPASS ; R0
                                                             = R0|SYSCTL_RCC_BY
                                                            PASS
   69 00000008 F420 0080       BIC              R0, R0, #SYSCTL_RCC_USESYSDIV ;
                                                            R0 = R0&~SYSCTL_RCC
                                                            _USESYSDIV
   70 0000000C 6008            STR              R0, [R1]    ; [R1] = R0
   71 0000000E         ; 2) select the crystal value and oscillator source
   72 0000000E F420 7070       BIC              R0, R0, #SYSCTL_RCC_XTAL_M ; R0
                                                             = R0&~SYSCTL_RCC_X
                                                            TAL_M (clear XTAL f
                                                            ield)
   73 00000012 F440 7060       ORR              R0, R0, #SYSCTL_RCC_XTAL_8MHZ ;
                                                            R0 = R0|SYSCTL_RCC_
                                                            XTAL_8MHZ (configur
                                                            e for 8 MHz crystal
                                                            )
   74 00000016 F020 0030       BIC              R0, R0, #SYSCTL_RCC_OSCSRC_M ; 
                                                            R0 = R0&~SYSCTL_RCC
                                                            _OSCSRC_M (clear os
                                                            cillator source fie
                                                            ld)
   75 0000001A         ; R0 = R0|SYSCTL_RCC_OSCSRC_MAIN (configure for main osc
                       illator source)
   76 0000001A F040 0000       ORR              R0, R0, #SYSCTL_RCC_OSCSRC_MAIN
   77 0000001E         ; 3) activate PLL by clearing PWRDN and OEN
   78 0000001E F420 5000       BIC              R0, R0, #SYSCTL_RCC_PWRDN ; R0 
                                                            = R0&~SYSCTL_RCC_PW
                                                            RDN
   79 00000022 F420 5080       BIC              R0, R0, #SYSCTL_RCC_OEN ; R0 = 
                                                            R0&~SYSCTL_RCC_OEN
   80 00000026         ; 4) set the desired system divider and the USESYSDIV bi
                       t
   81 00000026 F020 60F0       BIC              R0, R0, #SYSCTL_RCC_SYSDIV_M ; 
                                                            R0 = R0&~SYSCTL_RCC
                                                            _SYSDIV_M (clear sy
                                                            stem clock divider 



ARM Macro Assembler    Page 4 


                                                            field)
   82 0000002A F040 70C0       ORR              R0, R0, #SYSCTL_RCC_SYSDIV_4 ; 
                                                            R0 = R0|SYSCTL_RCC_
                                                            SYSDIV_4 (configure
                                                             for 50 MHz clock)
   83 0000002E         ;    ORR R0, R0, #SYSCTL_RCC_SYSDIV_5; R0 = R0|SYSCTL_RC
                       C_SYSDIV_5 (configure for 40 MHz clock)
   84 0000002E         ;    ORR R0, R0, #SYSCTL_RCC_SYSDIV_6; R0 = R0|SYSCTL_RC
                       C_SYSDIV_6 (configure for 33.33 MHz clock)
   85 0000002E         ;    ORR R0, R0, #SYSCTL_RCC_SYSDIV_7; R0 = R0|SYSCTL_RC
                       C_SYSDIV_7 (configure for 28.57 MHz clock)
   86 0000002E         ;    ORR R0, R0, #SYSCTL_RCC_SYSDIV_8; R0 = R0|SYSCTL_RC
                       C_SYSDIV_8 (configure for 25 MHz clock)
   87 0000002E         ;    ORR R0, R0, #SYSCTL_RCC_SYSDIV_9; R0 = R0|SYSCTL_RC
                       C_SYSDIV_9 (configure for 22.22 MHz clock)
   88 0000002E         ;    ORR R0, R0, #SYSCTL_RCC_SYSDIV_10;R0 = R0|SYSCTL_RC
                       C_SYSDIV_10 (configure for 20 MHz clock)
   89 0000002E         ;    ORR R0, R0, #SYSCTL_RCC_SYSDIV_11;R0 = R0|SYSCTL_RC
                       C_SYSDIV_11 (configure for 18.18 MHz clock)
   90 0000002E         ;    ORR R0, R0, #SYSCTL_RCC_SYSDIV_12;R0 = R0|SYSCTL_RC
                       C_SYSDIV_12 (configure for 16.67 MHz clock)
   91 0000002E         ;    ORR R0, R0, #SYSCTL_RCC_SYSDIV_13;R0 = R0|SYSCTL_RC
                       C_SYSDIV_13 (configure for 15.38 MHz clock)
   92 0000002E         ;    ORR R0, R0, #SYSCTL_RCC_SYSDIV_14;R0 = R0|SYSCTL_RC
                       C_SYSDIV_14 (configure for 14.29 MHz clock)
   93 0000002E         ;    ORR R0, R0, #SYSCTL_RCC_SYSDIV_15;R0 = R0|SYSCTL_RC
                       C_SYSDIV_15 (configure for 13.33 MHz clock)
   94 0000002E         ;    ORR R0, R0, #SYSCTL_RCC_SYSDIV_16;R0 = R0|SYSCTL_RC
                       C_SYSDIV_16 (configure for 12.5 MHz clock) (default sett
                       ing)
   95 0000002E F440 0080       ORR              R0, R0, #SYSCTL_RCC_USESYSDIV ;
                                                            R0 = R0|SYSCTL_RCC_
                                                            USESYSDIV
   96 00000032 6008            STR              R0, [R1]    ; [R1] = R0
   97 00000034         ; 5) wait for the PLL to lock by polling PLLLRIS
   98 00000034         PLL_Init_loop
   99 00000034 4B05            LDR              R3, =SYSCTL_RIS_R ; R3 = &SYSCT
                                                            L_RIS_R
  100 00000036 681A            LDR              R2, [R3]    ; R2 = [R3]
  101 00000038 F012 0240       ANDS             R2, R2, #SYSCTL_RIS_PLLLRIS ; R
                                                            2 = R2&SYSCTL_RIS_P
                                                            LLLRIS
  102 0000003C D0FA            BEQ              PLL_Init_loop ; if(R2 == 0), ke
                                                            ep polling
  103 0000003E         ; 6) enable use of PLL by clearing BYPASS
  104 0000003E F420 6000       BIC              R0, R0, #SYSCTL_RCC_BYPASS ; R0
                                                             = R0&~SYSCTL_RCC_B
                                                            YPASS
  105 00000042 6008            STR              R0, [R1]    ; [R1] = R0
  106 00000044 4770            BX               LR          ; return
  107 00000046         
  108 00000046 00 00           ALIGN                        ; make sure the end
                                                             of this section is
                                                             aligned
  109 00000048                 END                          ; end of file
              400FE060 
              400FE050 
Command Line: --debug --xref --cpu=Cortex-M3 --apcs=interwork --depend=PLL.d -o
PLL.o -IC:\Keil\ARM\RV31\INC -IC:\Keil\ARM\CMSIS\Include -IC:\Keil\ARM\Inc\Lumi



ARM Macro Assembler    Page 5 


nary --list=PLL.lst PLL.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 55 in file PLL.s
   Uses
      None
Comment: .text unused
PLL_Init 00000000

Symbol: PLL_Init
   Definitions
      At line 64 in file PLL.s
   Uses
      At line 57 in file PLL.s
Comment: PLL_Init used once
PLL_Init_loop 00000034

Symbol: PLL_Init_loop
   Definitions
      At line 98 in file PLL.s
   Uses
      At line 102 in file PLL.s
Comment: PLL_Init_loop used once
3 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

SYSCTL_RCC_BYPASS 00000800

Symbol: SYSCTL_RCC_BYPASS
   Definitions
      At line 48 in file PLL.s
   Uses
      At line 68 in file PLL.s
      At line 104 in file PLL.s

SYSCTL_RCC_OEN 00001000

Symbol: SYSCTL_RCC_OEN
   Definitions
      At line 47 in file PLL.s
   Uses
      At line 79 in file PLL.s
Comment: SYSCTL_RCC_OEN used once
SYSCTL_RCC_OSCSRC_M 00000030

Symbol: SYSCTL_RCC_OSCSRC_M
   Definitions
      At line 52 in file PLL.s
   Uses
      At line 74 in file PLL.s
Comment: SYSCTL_RCC_OSCSRC_M used once
SYSCTL_RCC_OSCSRC_MAIN 00000000

Symbol: SYSCTL_RCC_OSCSRC_MAIN
   Definitions
      At line 53 in file PLL.s
   Uses
      At line 76 in file PLL.s
Comment: SYSCTL_RCC_OSCSRC_MAIN used once
SYSCTL_RCC_PWRDN 00002000

Symbol: SYSCTL_RCC_PWRDN
   Definitions
      At line 46 in file PLL.s
   Uses
      At line 78 in file PLL.s
Comment: SYSCTL_RCC_PWRDN used once
SYSCTL_RCC_R 400FE060

Symbol: SYSCTL_RCC_R
   Definitions
      At line 30 in file PLL.s
   Uses
      At line 66 in file PLL.s
Comment: SYSCTL_RCC_R used once
SYSCTL_RCC_SYSDIV_10 04800000

Symbol: SYSCTL_RCC_SYSDIV_10
   Definitions
      At line 38 in file PLL.s
   Uses
      None
Comment: SYSCTL_RCC_SYSDIV_10 unused
SYSCTL_RCC_SYSDIV_11 05000000




ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

Symbol: SYSCTL_RCC_SYSDIV_11
   Definitions
      At line 39 in file PLL.s
   Uses
      None
Comment: SYSCTL_RCC_SYSDIV_11 unused
SYSCTL_RCC_SYSDIV_12 05800000

Symbol: SYSCTL_RCC_SYSDIV_12
   Definitions
      At line 40 in file PLL.s
   Uses
      None
Comment: SYSCTL_RCC_SYSDIV_12 unused
SYSCTL_RCC_SYSDIV_13 06000000

Symbol: SYSCTL_RCC_SYSDIV_13
   Definitions
      At line 41 in file PLL.s
   Uses
      None
Comment: SYSCTL_RCC_SYSDIV_13 unused
SYSCTL_RCC_SYSDIV_14 06800000

Symbol: SYSCTL_RCC_SYSDIV_14
   Definitions
      At line 42 in file PLL.s
   Uses
      None
Comment: SYSCTL_RCC_SYSDIV_14 unused
SYSCTL_RCC_SYSDIV_15 07000000

Symbol: SYSCTL_RCC_SYSDIV_15
   Definitions
      At line 43 in file PLL.s
   Uses
      None
Comment: SYSCTL_RCC_SYSDIV_15 unused
SYSCTL_RCC_SYSDIV_16 07800000

Symbol: SYSCTL_RCC_SYSDIV_16
   Definitions
      At line 44 in file PLL.s
   Uses
      None
Comment: SYSCTL_RCC_SYSDIV_16 unused
SYSCTL_RCC_SYSDIV_4 01800000

Symbol: SYSCTL_RCC_SYSDIV_4
   Definitions
      At line 32 in file PLL.s
   Uses
      At line 82 in file PLL.s
Comment: SYSCTL_RCC_SYSDIV_4 used once
SYSCTL_RCC_SYSDIV_5 02000000

Symbol: SYSCTL_RCC_SYSDIV_5
   Definitions
      At line 33 in file PLL.s



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: SYSCTL_RCC_SYSDIV_5 unused
SYSCTL_RCC_SYSDIV_6 02800000

Symbol: SYSCTL_RCC_SYSDIV_6
   Definitions
      At line 34 in file PLL.s
   Uses
      None
Comment: SYSCTL_RCC_SYSDIV_6 unused
SYSCTL_RCC_SYSDIV_7 03000000

Symbol: SYSCTL_RCC_SYSDIV_7
   Definitions
      At line 35 in file PLL.s
   Uses
      None
Comment: SYSCTL_RCC_SYSDIV_7 unused
SYSCTL_RCC_SYSDIV_8 03800000

Symbol: SYSCTL_RCC_SYSDIV_8
   Definitions
      At line 36 in file PLL.s
   Uses
      None
Comment: SYSCTL_RCC_SYSDIV_8 unused
SYSCTL_RCC_SYSDIV_9 04000000

Symbol: SYSCTL_RCC_SYSDIV_9
   Definitions
      At line 37 in file PLL.s
   Uses
      None
Comment: SYSCTL_RCC_SYSDIV_9 unused
SYSCTL_RCC_SYSDIV_M 07800000

Symbol: SYSCTL_RCC_SYSDIV_M
   Definitions
      At line 31 in file PLL.s
   Uses
      At line 81 in file PLL.s
Comment: SYSCTL_RCC_SYSDIV_M used once
SYSCTL_RCC_USESYSDIV 00400000

Symbol: SYSCTL_RCC_USESYSDIV
   Definitions
      At line 45 in file PLL.s
   Uses
      At line 69 in file PLL.s
      At line 95 in file PLL.s

SYSCTL_RCC_XTAL_6MHZ 000002C0

Symbol: SYSCTL_RCC_XTAL_6MHZ
   Definitions
      At line 50 in file PLL.s
   Uses
      None



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols

Comment: SYSCTL_RCC_XTAL_6MHZ unused
SYSCTL_RCC_XTAL_8MHZ 00000380

Symbol: SYSCTL_RCC_XTAL_8MHZ
   Definitions
      At line 51 in file PLL.s
   Uses
      At line 73 in file PLL.s
Comment: SYSCTL_RCC_XTAL_8MHZ used once
SYSCTL_RCC_XTAL_M 000003C0

Symbol: SYSCTL_RCC_XTAL_M
   Definitions
      At line 49 in file PLL.s
   Uses
      At line 72 in file PLL.s
Comment: SYSCTL_RCC_XTAL_M used once
SYSCTL_RIS_PLLLRIS 00000040

Symbol: SYSCTL_RIS_PLLLRIS
   Definitions
      At line 29 in file PLL.s
   Uses
      At line 101 in file PLL.s
Comment: SYSCTL_RIS_PLLLRIS used once
SYSCTL_RIS_R 400FE050

Symbol: SYSCTL_RIS_R
   Definitions
      At line 28 in file PLL.s
   Uses
      At line 99 in file PLL.s
Comment: SYSCTL_RIS_R used once
26 symbols
361 symbols in table
