# ğŸš€ Parallel to Serial Converter for 8-Point FFT  
### Converting Parallel FFT Output to Serial Data Using Verilog HDL  

![Verilog](https://img.shields.io/badge/Verilog-HD%20Design-blue)  
![FPGA](https://img.shields.io/badge/FPGA-SP601-orange)  
![Status](https://img.shields.io/badge/Status-Completed-brightgreen)  

## ğŸ“Œ Project Overview  
This project implements a **Parallel to Serial Converter (PISO)** to efficiently serialize the **8-bit parallel output** of an **8-point Fast Fourier Transform (FFT)**. The design ensures seamless data conversion for further **processing or transmission**.  

ğŸ”¹ **Designed in:** Verilog HDL  
ğŸ”¹ **Simulated in:** ModelSim / Xilinx Vivado  
ğŸ”¹ **Target FPGA:** SP601  
ğŸ”¹ **Key Features:** High-speed serialization, Reset & Load functionality, FPGA-ready design  

---

##ğŸ“œ How It Works  
### ğŸ—ï¸ **PISO Architecture**  
The converter consists of:  
âœ”ï¸ **Shift Register:** Stores the 8-bit FFT output  
âœ”ï¸ **Load Signal:** Captures parallel data before shifting  
âœ”ï¸ **Clocked Operation:** Transmits data **bit-by-bit** per clock cycle  
âœ”ï¸ **Reset Mechanism:** Ensures a clean state before each operation  

