WEBVTT
Kind: captions
Language: en

00:00:09.630 --> 00:00:12.150 

hi<00:00:10.630> this<00:00:10.840> is<00:00:10.870> Dave<00:00:11.170> altavilla<00:00:11.620> for<00:00:11.920> a<00:00:11.950> hot

00:00:12.150 --> 00:00:12.160 
hi this is Dave altavilla for a hot

00:00:12.160 --> 00:00:14.400 
hi this is Dave altavilla for a hot
hardware<00:00:12.970> we<00:00:13.210> have<00:00:13.300> a<00:00:13.360> special<00:00:13.870> treat<00:00:14.080> for<00:00:14.320> you

00:00:14.400 --> 00:00:14.410 
hardware we have a special treat for you

00:00:14.410 --> 00:00:16.530 
hardware we have a special treat for you
today<00:00:14.590> a<00:00:14.920> new<00:00:15.310> processor<00:00:15.880> and<00:00:16.090> desktop

00:00:16.530 --> 00:00:16.540 
today a new processor and desktop

00:00:16.540 --> 00:00:18.510 
today a new processor and desktop
platform<00:00:17.170> launched<00:00:17.440> from<00:00:17.920> the<00:00:18.010> company

00:00:18.510 --> 00:00:18.520 
platform launched from the company

00:00:18.520 --> 00:00:21.480 
platform launched from the company
affectionately<00:00:19.210> known<00:00:19.539> as<00:00:19.600> chip<00:00:20.289> Zilla<00:00:20.890> now

00:00:21.480 --> 00:00:21.490 
affectionately known as chip Zilla now

00:00:21.490 --> 00:00:23.130 
affectionately known as chip Zilla now
if<00:00:21.550> you've<00:00:21.670> been<00:00:21.760> following<00:00:21.820> our<00:00:22.330> coverage<00:00:22.750> of

00:00:23.130 --> 00:00:23.140 
if you've been following our coverage of

00:00:23.140 --> 00:00:25.560 
if you've been following our coverage of
Intel's<00:00:23.680> new<00:00:23.800> processor<00:00:24.570> microarchitecture

00:00:25.560 --> 00:00:25.570 
Intel's new processor microarchitecture

00:00:25.570 --> 00:00:28.140 
Intel's new processor microarchitecture
codenamed<00:00:26.110> holim<00:00:26.680> you'll<00:00:27.310> know<00:00:27.490> that<00:00:27.760> today

00:00:28.140 --> 00:00:28.150 
codenamed holim you'll know that today

00:00:28.150 --> 00:00:31.019 
codenamed holim you'll know that today
marks<00:00:28.570> the<00:00:28.660> day<00:00:28.750> of<00:00:29.050> the<00:00:29.199> core<00:00:29.560> i7<00:00:30.460> processor

00:00:31.019 --> 00:00:31.029 
marks the day of the core i7 processor

00:00:31.029 --> 00:00:33.479 
marks the day of the core i7 processor
from<00:00:31.180> Intel<00:00:31.750> this<00:00:32.230> means<00:00:32.499> new<00:00:32.739> chipsets<00:00:33.249> new

00:00:33.479 --> 00:00:33.489 
from Intel this means new chipsets new

00:00:33.489 --> 00:00:37.079 
from Intel this means new chipsets new
motherboards<00:00:34.059> a<00:00:34.210> new<00:00:34.629> LGA<00:00:35.170> 1366<00:00:36.089> processor

00:00:37.079 --> 00:00:37.089 
motherboards a new LGA 1366 processor

00:00:37.089 --> 00:00:38.910 
motherboards a new LGA 1366 processor
socket<00:00:37.329> and<00:00:37.809> a<00:00:38.050> host<00:00:38.199> of<00:00:38.379> other<00:00:38.649> new

00:00:38.910 --> 00:00:38.920 
socket and a host of other new

00:00:38.920 --> 00:00:40.770 
socket and a host of other new
technologies<00:00:39.100> to<00:00:39.850> go<00:00:39.999> with<00:00:40.179> the<00:00:40.269> platform

00:00:40.770 --> 00:00:40.780 
technologies to go with the platform

00:00:40.780 --> 00:00:43.590 
technologies to go with the platform
we've<00:00:41.350> got<00:00:41.649> velocity<00:00:42.370> microbes<00:00:42.819> core<00:00:43.089> i7

00:00:43.590 --> 00:00:43.600 
we've got velocity microbes core i7

00:00:43.600 --> 00:00:45.599 
we've got velocity microbes core i7
system<00:00:43.989> here<00:00:44.170> on<00:00:44.289> the<00:00:44.379> test<00:00:44.589> bench<00:00:44.769> as<00:00:45.010> well<00:00:45.489> as

00:00:45.599 --> 00:00:45.609 
system here on the test bench as well as

00:00:45.609 --> 00:00:47.790 
system here on the test bench as well as
a<00:00:45.639> few<00:00:45.819> different<00:00:45.969> core<00:00:46.690> i7<00:00:47.260> motherboards

00:00:47.790 --> 00:00:47.800 
a few different core i7 motherboards

00:00:47.800 --> 00:00:49.049 
a few different core i7 motherboards
we're<00:00:48.039> going<00:00:48.190> to<00:00:48.249> take<00:00:48.370> you<00:00:48.489> for<00:00:48.699> a<00:00:48.729> spin

00:00:49.049 --> 00:00:49.059 
we're going to take you for a spin

00:00:49.059 --> 00:00:51.629 
we're going to take you for a spin
around<00:00:49.329> intel's<00:00:49.929> new<00:00:50.050> core<00:00:50.559> i7<00:00:51.069> processor

00:00:51.629 --> 00:00:51.639 
around intel's new core i7 processor

00:00:51.639 --> 00:00:55.169 
around intel's new core i7 processor
let's<00:00:52.089> have<00:00:52.239> some<00:00:52.449> fun<00:00:52.690> take<00:00:53.199> a<00:00:53.229> look<00:00:54.030> as<00:00:55.030> we

00:00:55.169 --> 00:00:55.179 
let's have some fun take a look as we

00:00:55.179 --> 00:00:57.239 
let's have some fun take a look as we
mentioned<00:00:55.539> earlier<00:00:55.690> intel's<00:00:56.350> core<00:00:56.469> i7

00:00:57.239 --> 00:00:57.249 
mentioned earlier intel's core i7

00:00:57.249 --> 00:00:59.489 
mentioned earlier intel's core i7
processor<00:00:57.789> architecture<00:00:58.389> is<00:00:58.569> a<00:00:58.809> new<00:00:59.109> design

00:00:59.489 --> 00:00:59.499 
processor architecture is a new design

00:00:59.499 --> 00:01:01.110 
processor architecture is a new design
virtually<00:01:00.039> from<00:01:00.190> the<00:01:00.339> ground<00:01:00.579> up<00:01:00.789> and<00:01:01.030> there

00:01:01.110 --> 00:01:01.120 
virtually from the ground up and there

00:01:01.120 --> 00:01:03.539 
virtually from the ground up and there
are<00:01:01.179> several<00:01:01.420> new<00:01:01.749> key<00:01:02.350> features<00:01:02.769> including

00:01:03.539 --> 00:01:03.549 
are several new key features including

00:01:03.549 --> 00:01:05.130 
are several new key features including
the<00:01:03.670> chips<00:01:03.940> integrated<00:01:04.750> memory<00:01:04.960> controller

00:01:05.130 --> 00:01:05.140 
the chips integrated memory controller

00:01:05.140 --> 00:01:07.560 
the chips integrated memory controller
where<00:01:06.039> historically<00:01:06.759> the<00:01:07.210> memory<00:01:07.450> controller

00:01:07.560 --> 00:01:07.570 
where historically the memory controller

00:01:07.570 --> 00:01:09.359 
where historically the memory controller
resided<00:01:08.320> in<00:01:08.439> the<00:01:08.469> chipset<00:01:09.039> on<00:01:09.250> the

00:01:09.359 --> 00:01:09.369 
resided in the chipset on the

00:01:09.369 --> 00:01:11.969 
resided in the chipset on the
motherboard<00:01:09.729> this<00:01:10.600> new<00:01:11.049> integrated<00:01:11.740> memory

00:01:11.969 --> 00:01:11.979 
motherboard this new integrated memory

00:01:11.979 --> 00:01:13.350 
motherboard this new integrated memory
controller<00:01:12.100> is<00:01:12.640> a<00:01:12.670> triple<00:01:13.119> channel

00:01:13.350 --> 00:01:13.360 
controller is a triple channel

00:01:13.360 --> 00:01:16.200 
controller is a triple channel
controller<00:01:13.960> offering<00:01:14.829> three<00:01:15.250> times<00:01:15.670> the

00:01:16.200 --> 00:01:16.210 
controller offering three times the

00:01:16.210 --> 00:01:18.149 
controller offering three times the
memory<00:01:16.570> bandwidth<00:01:16.990> of<00:01:17.200> the<00:01:17.320> previous<00:01:17.829> dual

00:01:18.149 --> 00:01:18.159 
memory bandwidth of the previous dual

00:01:18.159 --> 00:01:22.529 
memory bandwidth of the previous dual
channel<00:01:18.549> controller<00:01:19.090> at<00:01:19.799> ddr3<00:01:20.799> 1066<00:01:21.539> memory

00:01:22.529 --> 00:01:22.539 
channel controller at ddr3 1066 memory

00:01:22.539 --> 00:01:24.990 
channel controller at ddr3 1066 memory
speeds<00:01:23.100> probably<00:01:24.100> the<00:01:24.219> most<00:01:24.340> significant

00:01:24.990 --> 00:01:25.000 
speeds probably the most significant

00:01:25.000 --> 00:01:27.630 
speeds probably the most significant
upgrade<00:01:25.450> to<00:01:25.659> intel's<00:01:26.079> core<00:01:26.200> i7<00:01:26.829> processor<00:01:27.340> is

00:01:27.630 --> 00:01:27.640 
upgrade to intel's core i7 processor is

00:01:27.640 --> 00:01:29.760 
upgrade to intel's core i7 processor is
the<00:01:27.909> new<00:01:28.060> quickpath<00:01:28.689> interconnect<00:01:28.929> which

00:01:29.760 --> 00:01:29.770 
the new quickpath interconnect which

00:01:29.770 --> 00:01:32.340 
the new quickpath interconnect which
replaces<00:01:30.250> intel's<00:01:30.969> aging<00:01:31.600> front<00:01:31.899> side<00:01:32.109> bus

00:01:32.340 --> 00:01:32.350 
replaces intel's aging front side bus

00:01:32.350 --> 00:01:34.709 
replaces intel's aging front side bus
that<00:01:32.890> exists<00:01:33.310> on<00:01:33.429> previous<00:01:33.939> generation<00:01:34.420> intel

00:01:34.709 --> 00:01:34.719 
that exists on previous generation intel

00:01:34.719 --> 00:01:37.020 
that exists on previous generation intel
processors<00:01:35.320> this<00:01:35.979> new<00:01:36.310> 20<00:01:36.850> lane

00:01:37.020 --> 00:01:37.030 
processors this new 20 lane

00:01:37.030 --> 00:01:39.300 
processors this new 20 lane
bi-directional<00:01:37.960> serial<00:01:38.409> link<00:01:38.649> provides

00:01:39.300 --> 00:01:39.310 
bi-directional serial link provides

00:01:39.310 --> 00:01:42.209 
bi-directional serial link provides
communication<00:01:40.090> to<00:01:40.479> Intel's<00:01:40.929> IO<00:01:41.229> hub<00:01:41.619> and<00:01:41.859> then

00:01:42.209 --> 00:01:42.219 
communication to Intel's IO hub and then

00:01:42.219 --> 00:01:45.510 
communication to Intel's IO hub and then
fans<00:01:42.579> out<00:01:42.789> to<00:01:42.969> PCI<00:01:43.329> Express<00:01:43.810> in<00:01:44.320> the<00:01:44.469> future<00:01:44.859> QP

00:01:45.510 --> 00:01:45.520 
fans out to PCI Express in the future QP

00:01:45.520 --> 00:01:47.510 
fans out to PCI Express in the future QP
I'll<00:01:45.640> provide<00:01:45.969> another<00:01:46.539> link<00:01:46.929> pair<00:01:47.200> between

00:01:47.510 --> 00:01:47.520 
I'll provide another link pair between

00:01:47.520 --> 00:01:50.429 
I'll provide another link pair between
multiple<00:01:48.520> processors<00:01:49.149> and<00:01:49.439> high-performance

00:01:50.429 --> 00:01:50.439 
multiple processors and high-performance

00:01:50.439 --> 00:01:53.789 
multiple processors and high-performance
intel<00:01:51.189> core<00:01:51.520> i7<00:01:51.700> systems<00:01:52.450> as<00:01:52.600> well<00:01:52.799> in

00:01:53.789 --> 00:01:53.799 
intel core i7 systems as well in

00:01:53.799 --> 00:01:55.800 
intel core i7 systems as well in
addition<00:01:53.979> the<00:01:54.399> new<00:01:54.549> core<00:01:54.789> i7<00:01:55.329> brings<00:01:55.600> back

00:01:55.800 --> 00:01:55.810 
addition the new core i7 brings back

00:01:55.810 --> 00:01:58.260 
addition the new core i7 brings back
Intel's<00:01:56.319> hyper-threading<00:01:56.979> technology<00:01:57.270> which

00:01:58.260 --> 00:01:58.270 
Intel's hyper-threading technology which

00:01:58.270 --> 00:02:00.209 
Intel's hyper-threading technology which
provides<00:01:58.299> two<00:01:59.170> logical<00:01:59.619> threads<00:02:00.039> per

00:02:00.209 --> 00:02:00.219 
provides two logical threads per

00:02:00.219 --> 00:02:02.910 
provides two logical threads per
processor<00:02:00.729> core<00:02:01.359> and<00:02:01.600> up<00:02:02.079> to<00:02:02.229> eight<00:02:02.469> threads

00:02:02.910 --> 00:02:02.920 
processor core and up to eight threads

00:02:02.920 --> 00:02:05.819 
processor core and up to eight threads
of<00:02:03.159> available<00:02:04.060> processing<00:02:04.630> resources<00:02:04.810> and<00:02:05.439> a

00:02:05.819 --> 00:02:05.829 
of available processing resources and a

00:02:05.829 --> 00:02:08.790 
of available processing resources and a
quad<00:02:06.130> core<00:02:06.429> processor<00:02:07.200> you<00:02:08.200> can<00:02:08.350> bet<00:02:08.530> with<00:02:08.680> all

00:02:08.790 --> 00:02:08.800 
quad core processor you can bet with all

00:02:08.800 --> 00:02:10.740 
quad core processor you can bet with all
this<00:02:08.920> new<00:02:09.100> Intel<00:02:09.490> processor<00:02:10.120> and<00:02:10.270> platform

00:02:10.740 --> 00:02:10.750 
this new Intel processor and platform

00:02:10.750 --> 00:02:13.140 
this new Intel processor and platform
technology<00:02:11.350> coming<00:02:11.530> to<00:02:11.740> market<00:02:11.920> that<00:02:12.400> OEM<00:02:12.880> and

00:02:13.140 --> 00:02:13.150 
technology coming to market that OEM and

00:02:13.150 --> 00:02:13.890 
technology coming to market that OEM and
odm

00:02:13.890 --> 00:02:13.900 
odm

00:02:13.900 --> 00:02:15.449 
odm
been<00:02:14.019> chomping<00:02:14.500> at<00:02:14.620> the<00:02:14.650> bit<00:02:14.920> to<00:02:15.069> get<00:02:15.220> their

00:02:15.449 --> 00:02:15.459 
been chomping at the bit to get their

00:02:15.459 --> 00:02:17.640 
been chomping at the bit to get their
systems<00:02:15.819> ready<00:02:16.030> for<00:02:16.299> this<00:02:16.390> launch<00:02:16.689> in<00:02:17.019> house

00:02:17.640 --> 00:02:17.650 
systems ready for this launch in house

00:02:17.650 --> 00:02:21.210 
systems ready for this launch in house
we<00:02:17.950> have<00:02:18.159> velocity<00:02:18.730> micro<00:02:19.120> zedge<00:02:19.450> z<00:02:19.930> 55<00:02:20.590> system

00:02:21.210 --> 00:02:21.220 
we have velocity micro zedge z 55 system

00:02:21.220 --> 00:02:23.399 
we have velocity micro zedge z 55 system
that<00:02:21.700> will<00:02:21.819> be<00:02:21.970> looking<00:02:22.150> at<00:02:22.450> in<00:02:22.629> detail<00:02:22.840> in<00:02:23.110> hot

00:02:23.399 --> 00:02:23.409 
that will be looking at in detail in hot

00:02:23.409 --> 00:02:25.470 
that will be looking at in detail in hot
Hardware<00:02:23.769> calm<00:02:24.099> in<00:02:24.250> the<00:02:24.340> coming<00:02:24.640> weeks<00:02:24.879> this

00:02:25.470 --> 00:02:25.480 
Hardware calm in the coming weeks this

00:02:25.480 --> 00:02:28.259 
Hardware calm in the coming weeks this
system<00:02:25.720> is<00:02:25.959> built<00:02:26.140> on<00:02:26.319> an<00:02:26.470> intel<00:02:26.829> core<00:02:27.189> i7<00:02:27.459> 920

00:02:28.259 --> 00:02:28.269 
system is built on an intel core i7 920

00:02:28.269 --> 00:02:30.199 
system is built on an intel core i7 920
processor<00:02:28.959> let's<00:02:29.379> take<00:02:29.530> a<00:02:29.590> quick<00:02:29.860> look

00:02:30.199 --> 00:02:30.209 
processor let's take a quick look

00:02:30.209 --> 00:02:32.550 
processor let's take a quick look
housing<00:02:31.209> the<00:02:31.269> velocity<00:02:31.750> micros<00:02:32.170> pure

00:02:32.550 --> 00:02:32.560 
housing the velocity micros pure

00:02:32.560 --> 00:02:35.190 
housing the velocity micros pure
aluminum<00:02:33.040> signature<00:02:33.579> GX<00:02:33.970> 2<00:02:34.209> dash<00:02:34.450> W<00:02:34.900> chassis

00:02:35.190 --> 00:02:35.200 
aluminum signature GX 2 dash W chassis

00:02:35.200 --> 00:02:38.610 
aluminum signature GX 2 dash W chassis
is<00:02:35.560> an<00:02:36.069> intel<00:02:36.459> core<00:02:36.819> i7<00:02:37.030> 920<00:02:37.870> quad<00:02:38.349> core

00:02:38.610 --> 00:02:38.620 
is an intel core i7 920 quad core

00:02:38.620 --> 00:02:41.429 
is an intel core i7 920 quad core
processor<00:02:39.220> with<00:02:39.400> a<00:02:39.430> stock<00:02:39.760> speed<00:02:40.090> of<00:02:40.540> 2.66

00:02:41.429 --> 00:02:41.439 
processor with a stock speed of 2.66

00:02:41.439 --> 00:02:43.920 
processor with a stock speed of 2.66
gigahertz<00:02:41.859> but<00:02:42.700> velocity<00:02:43.180> micro<00:02:43.540> shifted

00:02:43.920 --> 00:02:43.930 
gigahertz but velocity micro shifted

00:02:43.930 --> 00:02:45.809 
gigahertz but velocity micro shifted
overclocked<00:02:44.349> from<00:02:44.530> the<00:02:44.650> factory<00:02:45.069> of<00:02:45.159> 2.9

00:02:45.809 --> 00:02:45.819 
overclocked from the factory of 2.9

00:02:45.819 --> 00:02:48.390 
overclocked from the factory of 2.9
three<00:02:46.269> gigahertz<00:02:46.629> the<00:02:47.409> motherboard<00:02:47.889> used<00:02:48.190> is

00:02:48.390 --> 00:02:48.400 
three gigahertz the motherboard used is

00:02:48.400 --> 00:02:53.160 
three gigahertz the motherboard used is
an<00:02:48.819> intel<00:02:49.239> x58<00:02:49.690> chipset<00:02:50.049> based<00:02:50.859> intel<00:02:51.519> DX<00:02:52.030> 58<00:02:52.569> s

00:02:53.160 --> 00:02:53.170 
an intel x58 chipset based intel DX 58 s

00:02:53.170 --> 00:02:56.160 
an intel x58 chipset based intel DX 58 s
0<00:02:53.500> motherboard<00:02:53.799> and<00:02:54.400> of<00:02:55.000> course<00:02:55.030> because<00:02:55.629> we

00:02:56.160 --> 00:02:56.170 
0 motherboard and of course because we

00:02:56.170 --> 00:02:58.920 
0 motherboard and of course because we
have<00:02:56.379> triple<00:02:56.950> channel<00:02:57.129> ddr3<00:02:57.670> system<00:02:58.569> memory

00:02:58.920 --> 00:02:58.930 
have triple channel ddr3 system memory

00:02:58.930 --> 00:03:01.199 
have triple channel ddr3 system memory
technology<00:02:59.620> with<00:02:59.739> the<00:02:59.769> core<00:03:00.069> i7<00:03:00.639> we<00:03:01.060> have<00:03:01.180> a

00:03:01.199 --> 00:03:01.209 
technology with the core i7 we have a

00:03:01.209 --> 00:03:03.960 
technology with the core i7 we have a
six<00:03:01.720> gig<00:03:02.019> at<00:03:02.200> Corsair<00:03:02.739> triple<00:03:03.609> channel<00:03:03.790> memory

00:03:03.960 --> 00:03:03.970 
six gig at Corsair triple channel memory

00:03:03.970 --> 00:03:08.339 
six gig at Corsair triple channel memory
kit<00:03:04.480> installed<00:03:05.099> 32<00:03:06.099> gig<00:03:06.430> in<00:03:06.909> are<00:03:07.659> installed<00:03:08.200> in

00:03:08.339 --> 00:03:08.349 
kit installed 32 gig in are installed in

00:03:08.349 --> 00:03:10.740 
kit installed 32 gig in are installed in
this<00:03:08.530> system<00:03:08.970> and<00:03:09.970> as<00:03:10.209> you<00:03:10.329> can<00:03:10.480> see<00:03:10.510> the

00:03:10.740 --> 00:03:10.750 
this system and as you can see the

00:03:10.750 --> 00:03:12.390 
this system and as you can see the
system<00:03:10.959> comes<00:03:11.349> configured<00:03:11.859> with<00:03:12.010> a<00:03:12.040> pair<00:03:12.370> of

00:03:12.390 --> 00:03:12.400 
system comes configured with a pair of

00:03:12.400 --> 00:03:16.349 
system comes configured with a pair of
AMD<00:03:13.120> ati<00:03:13.420> radeon<00:03:14.099> 4850<00:03:15.099> graphics<00:03:15.730> cards<00:03:16.090> and

00:03:16.349 --> 00:03:16.359 
AMD ati radeon 4850 graphics cards and

00:03:16.359 --> 00:03:18.659 
AMD ati radeon 4850 graphics cards and
crossfire<00:03:17.200> mode<00:03:17.530> we<00:03:17.980> should<00:03:18.129> also<00:03:18.280> note<00:03:18.639> that

00:03:18.659 --> 00:03:18.669 
crossfire mode we should also note that

00:03:18.669 --> 00:03:21.180 
crossfire mode we should also note that
with<00:03:19.000> the<00:03:19.120> x58<00:03:19.599> chipset<00:03:19.720> for<00:03:20.379> the<00:03:20.470> core<00:03:20.680> i7

00:03:21.180 --> 00:03:21.190 
with the x58 chipset for the core i7

00:03:21.190 --> 00:03:23.339 
with the x58 chipset for the core i7
certain<00:03:22.090> motherboard<00:03:22.449> manufacturers<00:03:23.079> will

00:03:23.339 --> 00:03:23.349 
certain motherboard manufacturers will

00:03:23.349 --> 00:03:25.349 
certain motherboard manufacturers will
be<00:03:23.500> able<00:03:23.620> to<00:03:23.859> support<00:03:24.040> invidious<00:03:24.760> multi-gpu

00:03:25.349 --> 00:03:25.359 
be able to support invidious multi-gpu

00:03:25.359 --> 00:03:28.199 
be able to support invidious multi-gpu
sli<00:03:26.230> technology<00:03:26.980> but<00:03:27.459> it<00:03:27.579> is<00:03:27.699> dependent<00:03:28.150> on

00:03:28.199 --> 00:03:28.209 
sli technology but it is dependent on

00:03:28.209 --> 00:03:29.699 
sli technology but it is dependent on
the<00:03:28.269> motherboard<00:03:28.629> manufacturer<00:03:29.440> and<00:03:29.680> the

00:03:29.699 --> 00:03:29.709 
the motherboard manufacturer and the

00:03:29.709 --> 00:03:33.300 
the motherboard manufacturer and the
motherboard<00:03:30.250> bios<00:03:30.970> to<00:03:31.000> support<00:03:31.599> it<00:03:32.310> shifting

00:03:33.300 --> 00:03:33.310 
motherboard bios to support it shifting

00:03:33.310 --> 00:03:34.979 
motherboard bios to support it shifting
gears<00:03:33.519> quickly<00:03:33.909> two<00:03:34.060> components<00:03:34.690> one<00:03:34.750> of<00:03:34.900> the

00:03:34.979 --> 00:03:34.989 
gears quickly two components one of the

00:03:34.989 --> 00:03:36.599 
gears quickly two components one of the
first<00:03:35.199> motherboards<00:03:35.859> we<00:03:35.980> received<00:03:36.340> in<00:03:36.459> our

00:03:36.599 --> 00:03:36.609 
first motherboards we received in our

00:03:36.609 --> 00:03:39.360 
first motherboards we received in our
labs<00:03:36.879> is<00:03:37.150> the<00:03:37.569> msi<00:03:38.109> eclipse<00:03:38.769> core<00:03:39.159> i7

00:03:39.360 --> 00:03:39.370 
labs is the msi eclipse core i7

00:03:39.370 --> 00:03:41.759 
labs is the msi eclipse core i7
motherboard<00:03:40.180> which<00:03:40.690> is<00:03:40.810> also<00:03:41.019> built<00:03:41.409> on<00:03:41.620> the

00:03:41.759 --> 00:03:41.769 
motherboard which is also built on the

00:03:41.769 --> 00:03:45.479 
motherboard which is also built on the
intel<00:03:42.190> x58<00:03:42.579> express<00:03:43.239> chipset<00:03:43.510> with<00:03:44.290> I<00:03:44.620> ch.10

00:03:45.479 --> 00:03:45.489 
intel x58 express chipset with I ch.10

00:03:45.489 --> 00:03:47.759 
intel x58 express chipset with I ch.10
southbridge<00:03:46.150> this<00:03:46.690> motherboards<00:03:47.229> outfitted

00:03:47.759 --> 00:03:47.769 
southbridge this motherboards outfitted

00:03:47.769 --> 00:03:49.770 
southbridge this motherboards outfitted
with<00:03:48.310> a<00:03:48.370> multitude<00:03:48.760> of<00:03:49.030> i/o<00:03:49.209> options

00:03:49.770 --> 00:03:49.780 
with a multitude of i/o options

00:03:49.780 --> 00:03:53.280 
with a multitude of i/o options
including<00:03:50.260> 8<00:03:50.699> usb2<00:03:51.699> ports<00:03:51.970> a<00:03:52.449> pair<00:03:52.720> of<00:03:52.840> Gigabit

00:03:53.280 --> 00:03:53.290 
including 8 usb2 ports a pair of Gigabit

00:03:53.290 --> 00:03:57.569 
including 8 usb2 ports a pair of Gigabit
Ethernet<00:03:53.409> LAN<00:03:54.159> ports<00:03:54.879> dual<00:03:55.720> eSATA<00:03:56.500> ports<00:03:57.340> and

00:03:57.569 --> 00:03:57.579 
Ethernet LAN ports dual eSATA ports and

00:03:57.579 --> 00:04:00.629 
Ethernet LAN ports dual eSATA ports and
a<00:03:58.030> firewire<00:03:58.510> port<00:03:58.900> on<00:03:59.079> its<00:03:59.290> I<00:03:59.440> owe<00:03:59.470> plate<00:03:59.739> the

00:04:00.629 --> 00:04:00.639 
a firewire port on its I owe plate the

00:04:00.639 --> 00:04:02.520 
a firewire port on its I owe plate the
msi<00:04:01.030> Eclipse<00:04:01.449> comes<00:04:01.690> equipped<00:04:02.079> with<00:04:02.290> some

00:04:02.520 --> 00:04:02.530 
msi Eclipse comes equipped with some

00:04:02.530 --> 00:04:04.319 
msi Eclipse comes equipped with some
pretty<00:04:02.739> serious<00:04:02.979> I'll<00:04:03.370> copper<00:04:03.729> heat<00:04:03.909> sinks<00:04:04.209> on

00:04:04.319 --> 00:04:04.329 
pretty serious I'll copper heat sinks on

00:04:04.329 --> 00:04:06.869 
pretty serious I'll copper heat sinks on
its<00:04:04.479> chipset<00:04:04.930> and<00:04:05.109> power<00:04:05.650> array<00:04:06.099> in<00:04:06.340> addition

00:04:06.869 --> 00:04:06.879 
its chipset and power array in addition

00:04:06.879 --> 00:04:09.990 
its chipset and power array in addition
it's<00:04:07.209> also<00:04:07.389> updated<00:04:08.079> with<00:04:08.229> 6<00:04:08.620> ddr3<00:04:09.489> dimm<00:04:09.790> slots

00:04:09.990 --> 00:04:10.000 
it's also updated with 6 ddr3 dimm slots

00:04:10.000 --> 00:04:12.479 
it's also updated with 6 ddr3 dimm slots
for<00:04:10.750> a<00:04:10.810> total<00:04:11.109> of<00:04:11.169> up<00:04:11.319> to<00:04:11.440> twenty<00:04:11.739> four<00:04:11.919> gigs<00:04:12.220> of

00:04:12.479 --> 00:04:12.489 
for a total of up to twenty four gigs of

00:04:12.489 --> 00:04:15.629 
for a total of up to twenty four gigs of
ddr3<00:04:13.239> system<00:04:13.780> memory<00:04:14.139> in<00:04:14.919> addition<00:04:15.250> this

00:04:15.629 --> 00:04:15.639 
ddr3 system memory in addition this

00:04:15.639 --> 00:04:18.589 
ddr3 system memory in addition this
board<00:04:15.879> supports<00:04:16.359> Nvidia<00:04:16.870> dual<00:04:17.470> GPU<00:04:18.099> sli

00:04:18.589 --> 00:04:18.599 
board supports Nvidia dual GPU sli

00:04:18.599 --> 00:04:21.589 
board supports Nvidia dual GPU sli
configurations<00:04:19.599> as<00:04:19.750> well<00:04:19.959> as<00:04:20.169> dual<00:04:20.799> AMD

00:04:21.589 --> 00:04:21.599 
configurations as well as dual AMD

00:04:21.599 --> 00:04:24.420 
configurations as well as dual AMD
crossfire<00:04:22.979> configurations

00:04:24.420 --> 00:04:24.430 
crossfire configurations

00:04:24.430 --> 00:04:26.999 
crossfire configurations
the<00:04:24.940> MSI<00:04:25.389> eclipse<00:04:25.960> plus<00:04:26.289> version<00:04:26.680> of<00:04:26.919> the

00:04:26.999 --> 00:04:27.009 
the MSI eclipse plus version of the

00:04:27.009 --> 00:04:29.999 
the MSI eclipse plus version of the
motherboard<00:04:27.460> supports<00:04:27.669> 3-way<00:04:28.419> SLI<00:04:29.009> next

00:04:29.999 --> 00:04:30.009 
motherboard supports 3-way SLI next

00:04:30.009 --> 00:04:31.800 
motherboard supports 3-way SLI next
let's<00:04:30.190> take<00:04:30.340> a<00:04:30.400> look<00:04:30.669> at<00:04:30.759> the<00:04:30.910> core<00:04:31.150> i7<00:04:31.750> in

00:04:31.800 --> 00:04:31.810 
let's take a look at the core i7 in

00:04:31.810 --> 00:04:35.400 
let's take a look at the core i7 in
action<00:04:32.320> we've<00:04:32.830> got<00:04:33.130> intel's<00:04:33.669> d<00:04:34.000> x58<00:04:34.630> sli<00:04:34.750> the

00:04:35.400 --> 00:04:35.410 
action we've got intel's d x58 sli the

00:04:35.410 --> 00:04:37.439 
action we've got intel's d x58 sli the
board<00:04:35.620> on<00:04:35.740> a<00:04:35.770> test<00:04:36.100> bench<00:04:36.370> let's<00:04:37.000> fire<00:04:37.240> it<00:04:37.270> up

00:04:37.439 --> 00:04:37.449 
board on a test bench let's fire it up

00:04:37.449 --> 00:04:40.200 
board on a test bench let's fire it up
and<00:04:37.690> take<00:04:37.840> a<00:04:37.870> look<00:04:38.020> at<00:04:38.139> the<00:04:38.229> system<00:04:38.440> BIOS<00:04:39.210> the

00:04:40.200 --> 00:04:40.210 
and take a look at the system BIOS the

00:04:40.210 --> 00:04:42.210 
and take a look at the system BIOS the
core<00:04:40.479> i7<00:04:41.080> processor<00:04:41.650> is<00:04:41.830> built<00:04:42.070> on<00:04:42.160> a

00:04:42.210 --> 00:04:42.220 
core i7 processor is built on a

00:04:42.220 --> 00:04:43.770 
core i7 processor is built on a
significantly<00:04:42.850> different<00:04:42.940> architecture

00:04:43.770 --> 00:04:43.780 
significantly different architecture

00:04:43.780 --> 00:04:45.990 
significantly different architecture
versus<00:04:44.080> Intel's<00:04:44.500> previous<00:04:44.949> generation<00:04:45.460> Core

00:04:45.990 --> 00:04:46.000 
versus Intel's previous generation Core

00:04:46.000 --> 00:04:48.499 
versus Intel's previous generation Core
2<00:04:46.240> processor<00:04:46.870> here<00:04:47.350> you<00:04:47.440> can<00:04:47.560> see<00:04:47.680> a<00:04:47.710> core<00:04:48.070> i7

00:04:48.499 --> 00:04:48.509 
2 processor here you can see a core i7

00:04:48.509 --> 00:04:51.960 
2 processor here you can see a core i7
965<00:04:49.509> extreme<00:04:49.960> processor<00:04:50.590> clocked<00:04:51.070> at<00:04:51.250> 3.2

00:04:51.960 --> 00:04:51.970 
965 extreme processor clocked at 3.2

00:04:51.970 --> 00:04:54.629 
965 extreme processor clocked at 3.2
gigahertz<00:04:52.330> and<00:04:53.050> a<00:04:53.139> 132<00:04:53.949> mega-rich<00:04:54.370> bus

00:04:54.629 --> 00:04:54.639 
gigahertz and a 132 mega-rich bus

00:04:54.639 --> 00:04:56.550 
gigahertz and a 132 mega-rich bus
frequency<00:04:54.910> this<00:04:55.660> is<00:04:55.810> actually<00:04:56.110> a<00:04:56.139> little<00:04:56.320> bit

00:04:56.550 --> 00:04:56.560 
frequency this is actually a little bit

00:04:56.560 --> 00:04:59.129 
frequency this is actually a little bit
misleading<00:04:56.770> it's<00:04:57.490> not<00:04:57.699> actually<00:04:58.300> a<00:04:58.419> bus<00:04:58.780> per

00:04:59.129 --> 00:04:59.139 
misleading it's not actually a bus per

00:04:59.139 --> 00:05:01.320 
misleading it's not actually a bus per
se<00:04:59.349> but<00:04:59.830> one<00:05:00.039> of<00:05:00.130> a<00:05:00.190> reference<00:05:00.400> clock<00:05:00.820> to<00:05:01.120> drive

00:05:01.320 --> 00:05:01.330 
se but one of a reference clock to drive

00:05:01.330 --> 00:05:03.240 
se but one of a reference clock to drive
other<00:05:01.570> clocks<00:05:01.870> in<00:05:02.020> the<00:05:02.110> system<00:05:02.500> like<00:05:02.949> the

00:05:03.240 --> 00:05:03.250 
other clocks in the system like the

00:05:03.250 --> 00:05:05.460 
other clocks in the system like the
memory<00:05:03.580> speed<00:05:03.849> here<00:05:04.419> you<00:05:04.509> can<00:05:04.660> see<00:05:04.840> the<00:05:05.080> QPI

00:05:05.460 --> 00:05:05.470 
memory speed here you can see the QPI

00:05:05.470 --> 00:05:06.930 
memory speed here you can see the QPI
data<00:05:05.830> rate<00:05:06.070> or<00:05:06.250> quickpath<00:05:06.729> interconnect

00:05:06.930 --> 00:05:06.940 
data rate or quickpath interconnect

00:05:06.940 --> 00:05:09.870 
data rate or quickpath interconnect
clock<00:05:07.840> at<00:05:07.990> six<00:05:08.199> points<00:05:08.680> 4<00:05:08.889> Giga<00:05:09.160> transfers<00:05:09.699> per

00:05:09.870 --> 00:05:09.880 
clock at six points 4 Giga transfers per

00:05:09.880 --> 00:05:14.520 
clock at six points 4 Giga transfers per
second<00:05:10.270> and<00:05:10.419> our<00:05:11.169> 8<00:05:11.650> Meg<00:05:11.979> of<00:05:12.250> l3<00:05:12.639> cache<00:05:13.000> and<00:05:13.599> 56

00:05:14.520 --> 00:05:14.530 
second and our 8 Meg of l3 cache and 56

00:05:14.530 --> 00:05:17.490 
second and our 8 Meg of l3 cache and 56
k<00:05:14.740> of<00:05:14.979> l2<00:05:15.460> cache<00:05:16.020> and<00:05:17.020> we're<00:05:17.169> sure<00:05:17.320> you're

00:05:17.490 --> 00:05:17.500 
k of l2 cache and we're sure you're

00:05:17.500 --> 00:05:18.960 
k of l2 cache and we're sure you're
wondering<00:05:17.590> when<00:05:17.889> overclocking<00:05:18.400> is<00:05:18.580> like<00:05:18.789> with

00:05:18.960 --> 00:05:18.970 
wondering when overclocking is like with

00:05:18.970 --> 00:05:21.210 
wondering when overclocking is like with
the<00:05:19.030> new<00:05:19.150> core<00:05:19.419> i7<00:05:19.900> processor<00:05:20.470> it<00:05:20.710> certainly

00:05:21.210 --> 00:05:21.220 
the new core i7 processor it certainly

00:05:21.220 --> 00:05:23.370 
the new core i7 processor it certainly
is<00:05:21.370> different<00:05:21.639> versus<00:05:22.210> the<00:05:22.389> core<00:05:22.630> 2<00:05:22.810> processor

00:05:23.370 --> 00:05:23.380 
is different versus the core 2 processor

00:05:23.380 --> 00:05:25.830 
is different versus the core 2 processor
from<00:05:23.500> intel<00:05:23.889> previous<00:05:24.699> generation<00:05:25.270> here<00:05:25.750> you

00:05:25.830 --> 00:05:25.840 
from intel previous generation here you

00:05:25.840 --> 00:05:28.980 
from intel previous generation here you
can<00:05:25.990> see<00:05:26.199> our<00:05:26.410> host<00:05:27.009> clock<00:05:27.340> frequency<00:05:27.970> of<00:05:28.030> 133

00:05:28.980 --> 00:05:28.990 
can see our host clock frequency of 133

00:05:28.990 --> 00:05:31.260 
can see our host clock frequency of 133
megahertz<00:05:29.530> can<00:05:30.099> be<00:05:30.190> adjusted<00:05:30.280> out<00:05:30.849> very<00:05:31.120> much

00:05:31.260 --> 00:05:31.270 
megahertz can be adjusted out very much

00:05:31.270 --> 00:05:32.939 
megahertz can be adjusted out very much
like<00:05:31.479> we<00:05:31.599> bumped<00:05:31.930> the<00:05:31.990> front<00:05:32.229> side<00:05:32.409> bus<00:05:32.620> speed

00:05:32.939 --> 00:05:32.949 
like we bumped the front side bus speed

00:05:32.949 --> 00:05:35.339 
like we bumped the front side bus speed
on<00:05:33.220> a<00:05:33.430> core<00:05:33.760> tube<00:05:33.970> processor<00:05:34.539> only<00:05:35.139> with<00:05:35.289> the

00:05:35.339 --> 00:05:35.349 
on a core tube processor only with the

00:05:35.349 --> 00:05:37.409 
on a core tube processor only with the
core<00:05:35.560> i7<00:05:36.130> we're<00:05:36.460> also<00:05:36.669> affecting<00:05:37.300> this

00:05:37.409 --> 00:05:37.419 
core i7 we're also affecting this

00:05:37.419 --> 00:05:39.480 
core i7 we're also affecting this
quickpath<00:05:37.990> interconnect<00:05:38.289> data<00:05:38.949> rate<00:05:39.159> speed

00:05:39.480 --> 00:05:39.490 
quickpath interconnect data rate speed

00:05:39.490 --> 00:05:41.370 
quickpath interconnect data rate speed
as<00:05:40.000> well<00:05:40.270> as<00:05:40.419> the<00:05:40.570> core<00:05:40.810> clock<00:05:41.110> of<00:05:41.349> the

00:05:41.370 --> 00:05:41.380 
as well as the core clock of the

00:05:41.380 --> 00:05:44.070 
as well as the core clock of the
processor<00:05:41.949> and<00:05:42.159> memory<00:05:42.610> speeds<00:05:43.120> all<00:05:43.659> with

00:05:44.070 --> 00:05:44.080 
processor and memory speeds all with

00:05:44.080 --> 00:05:46.710 
processor and memory speeds all with
this<00:05:44.229> one<00:05:44.530> reference<00:05:45.010> clock<00:05:45.419> you<00:05:46.419> can<00:05:46.570> also

00:05:46.710 --> 00:05:46.720 
this one reference clock you can also

00:05:46.720 --> 00:05:49.200 
this one reference clock you can also
adjust<00:05:46.990> the<00:05:47.260> processors<00:05:47.860> multiplier<00:05:48.490> only

00:05:49.200 --> 00:05:49.210 
adjust the processors multiplier only

00:05:49.210 --> 00:05:52.589 
adjust the processors multiplier only
with<00:05:49.360> the<00:05:49.510> core<00:05:49.750> i7<00:05:50.530> the<00:05:51.340> processor<00:05:51.880> has<00:05:52.060> four

00:05:52.589 --> 00:05:52.599 
with the core i7 the processor has four

00:05:52.599 --> 00:05:55.020 
with the core i7 the processor has four
individual<00:05:53.380> ratios<00:05:53.889> for<00:05:54.370> each<00:05:54.550> of<00:05:54.729> the<00:05:54.820> four

00:05:55.020 --> 00:05:55.030 
individual ratios for each of the four

00:05:55.030 --> 00:05:57.990 
individual ratios for each of the four
cores<00:05:55.330> and<00:05:55.479> the<00:05:55.570> CPU<00:05:56.080> and<00:05:56.320> you<00:05:56.800> can<00:05:56.949> adjust<00:05:57.039> one

00:05:57.990 --> 00:05:58.000 
cores and the CPU and you can adjust one

00:05:58.000 --> 00:05:59.810 
cores and the CPU and you can adjust one
two<00:05:58.360> three<00:05:58.389> or<00:05:58.930> all<00:05:58.960> four<00:05:59.139> of<00:05:59.440> them

00:05:59.810 --> 00:05:59.820 
two three or all four of them

00:05:59.820 --> 00:06:03.360 
two three or all four of them
individually<00:06:01.530> next<00:06:02.530> we'll<00:06:02.680> fire<00:06:02.919> up<00:06:02.949> a<00:06:03.159> couple

00:06:03.360 --> 00:06:03.370 
individually next we'll fire up a couple

00:06:03.370 --> 00:06:04.800 
individually next we'll fire up a couple
of<00:06:03.520> quick<00:06:03.669> benchmarks<00:06:04.300> and<00:06:04.389> this<00:06:04.509> is<00:06:04.630> one<00:06:04.780> of

00:06:04.800 --> 00:06:04.810 
of quick benchmarks and this is one of

00:06:04.810 --> 00:06:06.960 
of quick benchmarks and this is one of
our<00:06:04.960> favorites<00:06:05.470> it's<00:06:05.710> a<00:06:05.889> multi-threaded<00:06:06.490> 3d

00:06:06.960 --> 00:06:06.970 
our favorites it's a multi-threaded 3d

00:06:06.970 --> 00:06:08.969 
our favorites it's a multi-threaded 3d
rendering<00:06:07.389> benchmark<00:06:07.900> called<00:06:08.169> cinebench<00:06:08.650> 10

00:06:08.969 --> 00:06:08.979 
rendering benchmark called cinebench 10

00:06:08.979 --> 00:06:12.330 
rendering benchmark called cinebench 10
as<00:06:09.460> you<00:06:09.639> can<00:06:09.820> see<00:06:10.030> we're<00:06:10.750> fully<00:06:11.080> taxing<00:06:11.770> our<00:06:11.919> 8

00:06:12.330 --> 00:06:12.340 
as you can see we're fully taxing our 8

00:06:12.340 --> 00:06:15.270 
as you can see we're fully taxing our 8
logical<00:06:13.210> cores<00:06:13.479> or<00:06:13.810> four<00:06:14.530> physical<00:06:14.889> cores

00:06:15.270 --> 00:06:15.280 
logical cores or four physical cores

00:06:15.280 --> 00:06:17.399 
logical cores or four physical cores
with<00:06:15.490> hyper-threading<00:06:15.820> in<00:06:16.270> this<00:06:16.900> benchmark

00:06:17.399 --> 00:06:17.409 
with hyper-threading in this benchmark

00:06:17.409 --> 00:06:20.540 
with hyper-threading in this benchmark
at<00:06:17.560> one<00:06:17.650> hundred<00:06:17.740> percent<00:06:17.919> cpu<00:06:18.550> utilization

00:06:20.540 --> 00:06:20.550 
at one hundred percent cpu utilization

00:06:20.550 --> 00:06:23.670 
at one hundred percent cpu utilization
processor<00:06:21.550> is<00:06:21.790> taking<00:06:22.450> eight<00:06:22.660> slices<00:06:23.080> of<00:06:23.500> this

00:06:23.670 --> 00:06:23.680 
processor is taking eight slices of this

00:06:23.680 --> 00:06:26.150 
processor is taking eight slices of this
image<00:06:24.010> and<00:06:24.160> processing<00:06:24.790> it<00:06:24.910> simultaneously

00:06:26.150 --> 00:06:26.160 
image and processing it simultaneously

00:06:26.160 --> 00:06:28.800 
image and processing it simultaneously
and<00:06:27.160> as<00:06:27.400> you<00:06:27.490> can<00:06:27.670> see<00:06:27.850> we're<00:06:28.000> rounding<00:06:28.270> up<00:06:28.630> at

00:06:28.800 --> 00:06:28.810 
and as you can see we're rounding up at

00:06:28.810 --> 00:06:33.810 
and as you can see we're rounding up at
just<00:06:29.080> about<00:06:30.720> 55<00:06:31.720> 56<00:06:32.470> seconds<00:06:32.950> to<00:06:33.130> process<00:06:33.340> this

00:06:33.810 --> 00:06:33.820 
just about 55 56 seconds to process this

00:06:33.820 --> 00:06:38.720 
just about 55 56 seconds to process this
test<00:06:34.240> and<00:06:35.550> we'll<00:06:36.550> come<00:06:36.790> up<00:06:36.820> with<00:06:36.940> a<00:06:37.180> score<00:06:37.480> of

00:06:38.720 --> 00:06:38.730 
test and we'll come up with a score of

00:06:38.730 --> 00:06:42.830 
test and we'll come up with a score of
right<00:06:39.730> around<00:06:39.910> 15,000<00:06:40.810> 850<00:06:41.680> on<00:06:41.860> this

00:06:42.830 --> 00:06:42.840 
right around 15,000 850 on this

00:06:42.840 --> 00:06:45.030 
right around 15,000 850 on this
benchmark<00:06:43.840> and<00:06:44.110> actually<00:06:44.350> if<00:06:44.620> you<00:06:44.710> compare

00:06:45.030 --> 00:06:45.040 
benchmark and actually if you compare

00:06:45.040 --> 00:06:48.440 
benchmark and actually if you compare
that<00:06:45.220> to<00:06:45.280> a<00:06:45.520> previous<00:06:46.090> generation<00:06:46.570> Core<00:06:46.840> 2<00:06:47.370> QX

00:06:48.440 --> 00:06:48.450 
that to a previous generation Core 2 QX

00:06:48.450 --> 00:06:51.690 
that to a previous generation Core 2 QX
9770<00:06:49.450> processor<00:06:50.020> from<00:06:50.080> Intel<00:06:50.530> also<00:06:50.950> at<00:06:51.100> 3.2

00:06:51.690 --> 00:06:51.700 
9770 processor from Intel also at 3.2

00:06:51.700 --> 00:06:54.750 
9770 processor from Intel also at 3.2
gigahertz<00:06:52.000> we<00:06:52.990> score<00:06:53.260> about<00:06:53.470> 12,500<00:06:54.280> so

00:06:54.750 --> 00:06:54.760 
gigahertz we score about 12,500 so

00:06:54.760 --> 00:06:56.730 
gigahertz we score about 12,500 so
that's<00:06:54.940> a<00:06:55.030> nice<00:06:55.270> performance<00:06:55.900> boost<00:06:56.170> let's

00:06:56.730 --> 00:06:56.740 
that's a nice performance boost let's

00:06:56.740 --> 00:06:58.200 
that's a nice performance boost let's
take<00:06:56.890> a<00:06:56.950> look<00:06:57.100> at<00:06:57.160> some<00:06:57.250> overclocking<00:06:57.520> next

00:06:58.200 --> 00:06:58.210 
take a look at some overclocking next

00:06:58.210 --> 00:07:00.300 
take a look at some overclocking next
now<00:06:58.840> as<00:06:59.020> you<00:06:59.140> can<00:06:59.290> see<00:06:59.350> we're<00:06:59.650> overclocking

00:07:00.300 --> 00:07:00.310 
now as you can see we're overclocking

00:07:00.310 --> 00:07:03.660 
now as you can see we're overclocking
our<00:07:00.460> core<00:07:00.730> i7<00:07:01.270> extreme<00:07:01.390> 965<00:07:02.380> processor<00:07:03.100> to<00:07:03.640> a

00:07:03.660 --> 00:07:03.670 
our core i7 extreme 965 processor to a

00:07:03.670 --> 00:07:06.960 
our core i7 extreme 965 processor to a
core<00:07:03.940> speed<00:07:04.210> of<00:07:04.360> 4.1<00:07:04.990> 50<00:07:05.440> gigahertz<00:07:06.010> with<00:07:06.940> a

00:07:06.960 --> 00:07:06.970 
core speed of 4.1 50 gigahertz with a

00:07:06.970 --> 00:07:10.110 
core speed of 4.1 50 gigahertz with a
multiplier<00:07:07.510> of<00:07:07.660> 25<00:07:08.140> X<00:07:08.500> and<00:07:08.830> that<00:07:09.400> reference

00:07:10.110 --> 00:07:10.120 
multiplier of 25 X and that reference

00:07:10.120 --> 00:07:13.140 
multiplier of 25 X and that reference
bus<00:07:10.330> speed<00:07:10.630> of<00:07:10.780> 166<00:07:11.740> megahertz<00:07:12.280> as<00:07:12.850> you<00:07:13.030> can

00:07:13.140 --> 00:07:13.150 
bus speed of 166 megahertz as you can

00:07:13.150 --> 00:07:15.720 
bus speed of 166 megahertz as you can
see<00:07:13.360> all<00:07:13.570> 8<00:07:13.960> of<00:07:13.990> our<00:07:14.260> logical<00:07:14.950> cores<00:07:15.220> are<00:07:15.400> maxed

00:07:15.720 --> 00:07:15.730 
see all 8 of our logical cores are maxed

00:07:15.730 --> 00:07:16.950 
see all 8 of our logical cores are maxed
out<00:07:15.850> at<00:07:15.880> one<00:07:16.030> hundred<00:07:16.090> percent<00:07:16.270> CPU

00:07:16.950 --> 00:07:16.960 
out at one hundred percent CPU

00:07:16.960 --> 00:07:19.080 
out at one hundred percent CPU
utilization<00:07:17.110> and<00:07:18.010> we're<00:07:18.430> ripping<00:07:18.670> through

00:07:19.080 --> 00:07:19.090 
utilization and we're ripping through

00:07:19.090 --> 00:07:20.970 
utilization and we're ripping through
this<00:07:19.210> test<00:07:19.540> significantly<00:07:20.170> faster<00:07:20.470> than<00:07:20.890> the

00:07:20.970 --> 00:07:20.980 
this test significantly faster than the

00:07:20.980 --> 00:07:23.910 
this test significantly faster than the
stock<00:07:21.250> speed<00:07:21.580> test<00:07:21.910> of<00:07:22.480> 3.2<00:07:23.200> gigahertz<00:07:23.530> on<00:07:23.830> the

00:07:23.910 --> 00:07:23.920 
stock speed test of 3.2 gigahertz on the

00:07:23.920 --> 00:07:25.650 
stock speed test of 3.2 gigahertz on the
processor<00:07:24.490> we're<00:07:25.030> going<00:07:25.180> to<00:07:25.240> come<00:07:25.390> in<00:07:25.510> at

00:07:25.650 --> 00:07:25.660 
processor we're going to come in at

00:07:25.660 --> 00:07:29.760 
processor we're going to come in at
about<00:07:26.400> 11<00:07:27.400> seconds<00:07:27.880> faster<00:07:28.600> than<00:07:29.200> the<00:07:29.470> stock

00:07:29.760 --> 00:07:29.770 
about 11 seconds faster than the stock

00:07:29.770 --> 00:07:34.350 
about 11 seconds faster than the stock
speed<00:07:30.130> run<00:07:30.430> with<00:07:31.270> a<00:07:31.570> score<00:07:31.960> of<00:07:32.520> 19,000<00:07:33.520> 410

00:07:34.350 --> 00:07:34.360 
speed run with a score of 19,000 410

00:07:34.360 --> 00:07:36.510 
speed run with a score of 19,000 410
that's<00:07:35.050> pretty<00:07:35.380> impressive<00:07:35.620> overclocking

00:07:36.510 --> 00:07:36.520 
that's pretty impressive overclocking

00:07:36.520 --> 00:07:40.230 
that's pretty impressive overclocking
results<00:07:36.970> with<00:07:37.480> the<00:07:37.630> core<00:07:37.870> i7<00:07:38.640> now<00:07:39.640> we<00:07:39.700> expect

00:07:40.230 --> 00:07:40.240 
results with the core i7 now we expect

00:07:40.240 --> 00:07:42.630 
results with the core i7 now we expect
the<00:07:40.360> new<00:07:40.510> intel<00:07:40.990> core<00:07:41.350> i7<00:07:41.530> processor<00:07:42.400> to<00:07:42.520> be

00:07:42.630 --> 00:07:42.640 
the new intel core i7 processor to be

00:07:42.640 --> 00:07:44.520 
the new intel core i7 processor to be
shipping<00:07:42.880> to<00:07:43.120> retail<00:07:43.540> sometime<00:07:44.080> later<00:07:44.350> this

00:07:44.520 --> 00:07:44.530 
shipping to retail sometime later this

00:07:44.530 --> 00:07:46.380 
shipping to retail sometime later this
month<00:07:44.770> we<00:07:45.370> hope<00:07:45.520> you've<00:07:45.670> enjoyed<00:07:45.760> this<00:07:46.180> quick

00:07:46.380 --> 00:07:46.390 
month we hope you've enjoyed this quick

00:07:46.390 --> 00:07:48.450 
month we hope you've enjoyed this quick
take<00:07:46.660> overview<00:07:47.230> of<00:07:47.320> the<00:07:47.380> processor<00:07:47.950> and<00:07:48.310> some

00:07:48.450 --> 00:07:48.460 
take overview of the processor and some

00:07:48.460 --> 00:07:50.070 
take overview of the processor and some
of<00:07:48.520> the<00:07:48.610> platform<00:07:48.820> technologies<00:07:49.720> that<00:07:49.900> go

00:07:50.070 --> 00:07:50.080 
of the platform technologies that go

00:07:50.080 --> 00:07:52.170 
of the platform technologies that go
with<00:07:50.260> it<00:07:50.320> make<00:07:51.040> sure<00:07:51.070> you<00:07:51.250> stop<00:07:51.580> by<00:07:51.610> our<00:07:51.910> site

00:07:52.170 --> 00:07:52.180 
with it make sure you stop by our site

00:07:52.180 --> 00:07:53.820 
with it make sure you stop by our site
for<00:07:52.360> the<00:07:52.450> full<00:07:52.660> performance<00:07:53.140> evaluation

00:07:53.820 --> 00:07:53.830 
for the full performance evaluation

00:07:53.830 --> 00:07:56.190 
for the full performance evaluation
technical<00:07:54.580> deep-dive<00:07:55.030> pricing<00:07:55.960> and<00:07:56.110> other

00:07:56.190 --> 00:07:56.200 
technical deep-dive pricing and other

00:07:56.200 --> 00:07:58.440 
technical deep-dive pricing and other
details<00:07:56.410> because<00:07:57.310> this<00:07:57.520> simple<00:07:57.880> quick<00:07:58.090> video

00:07:58.440 --> 00:07:58.450 
details because this simple quick video

00:07:58.450 --> 00:08:00.240 
details because this simple quick video
certainly<00:07:58.960> can't<00:07:59.200> do<00:07:59.350> justice<00:07:59.590> for<00:08:00.010> all<00:08:00.100> the

00:08:00.240 --> 00:08:00.250 
certainly can't do justice for all the

00:08:00.250 --> 00:08:02.040 
certainly can't do justice for all the
new<00:08:00.370> technology<00:08:01.060> that<00:08:01.090> Intel's<00:08:01.540> bringing<00:08:01.930> to

00:08:02.040 --> 00:08:02.050 
new technology that Intel's bringing to

00:08:02.050 --> 00:08:04.500 
new technology that Intel's bringing to
market<00:08:02.230> I'm<00:08:02.950> David<00:08:03.070> develop<00:08:03.820> a<00:08:03.910> hot<00:08:04.090> hardware

00:08:04.500 --> 00:08:04.510 
market I'm David develop a hot hardware

00:08:04.510 --> 00:08:07.629 
market I'm David develop a hot hardware
thanks<00:08:05.050> for<00:08:05.170> stopping<00:08:05.530> by

00:08:07.629 --> 00:08:07.639 

00:08:07.639 --> 00:08:09.699 

you

