\doxysubsubsection{SPI Clock Speed Macros }
\hypertarget{group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s}{}\label{group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s}\index{SPI Clock Speed Macros@{SPI Clock Speed Macros}}


SPI\+\_\+\+CLOCK\+\_\+\+SPEED configuration Macros.  


Collaboration diagram for SPI Clock Speed Macros\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s}
\end{center}
\end{figure}
\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s_ga23a6efab7ad15dd53fd90f71fbd7af5e}{SPI\+\_\+\+CLOCK\+\_\+\+SPEED\+\_\+\+BY\+\_\+2}}~0
\item 
\#define \mbox{\hyperlink{group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s_ga7b07f212e61df5c75eb7f36bc2a78340}{SPI\+\_\+\+CLOCK\+\_\+\+SPEED\+\_\+\+BY\+\_\+4}}~1
\item 
\#define \mbox{\hyperlink{group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s_gab0d1870a0095790106ccb4d1f04b7d3e}{SPI\+\_\+\+CLOCK\+\_\+\+SPEED\+\_\+\+BY\+\_\+8}}~2
\item 
\#define \mbox{\hyperlink{group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s_ga015e6a575d941354ce9a24726c426759}{SPI\+\_\+\+CLOCK\+\_\+\+SPEED\+\_\+\+BY\+\_\+16}}~3
\item 
\#define \mbox{\hyperlink{group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s_ga37ad9df99bdd5fae1ea883c6396f0786}{SPI\+\_\+\+CLOCK\+\_\+\+SPEED\+\_\+\+BY\+\_\+32}}~4
\item 
\#define \mbox{\hyperlink{group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s_ga9c109a355c89cb4e41cf12bd486bf16e}{SPI\+\_\+\+CLOCK\+\_\+\+SPEED\+\_\+\+BY\+\_\+64}}~5
\item 
\#define \mbox{\hyperlink{group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s_ga9cd7b629cdb40774a27e341fd9d59a7c}{SPI\+\_\+\+CLOCK\+\_\+\+SPEED\+\_\+\+BY\+\_\+128}}~6
\item 
\#define \mbox{\hyperlink{group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s_ga7300e386366948b5092d05bd7e88e937}{SPI\+\_\+\+CLOCK\+\_\+\+SPEED\+\_\+\+BY\+\_\+256}}~7
\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}
SPI\+\_\+\+CLOCK\+\_\+\+SPEED configuration Macros. 



\label{doc-define-members}
\Hypertarget{group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s_doc-define-members}
\doxysubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s_ga9cd7b629cdb40774a27e341fd9d59a7c}\index{SPI Clock Speed Macros@{SPI Clock Speed Macros}!SPI\_CLOCK\_SPEED\_BY\_128@{SPI\_CLOCK\_SPEED\_BY\_128}}
\index{SPI\_CLOCK\_SPEED\_BY\_128@{SPI\_CLOCK\_SPEED\_BY\_128}!SPI Clock Speed Macros@{SPI Clock Speed Macros}}
\doxysubsubsubsubsection{\texorpdfstring{SPI\_CLOCK\_SPEED\_BY\_128}{SPI\_CLOCK\_SPEED\_BY\_128}}
{\footnotesize\ttfamily \label{group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s_ga9cd7b629cdb40774a27e341fd9d59a7c} 
\#define SPI\+\_\+\+CLOCK\+\_\+\+SPEED\+\_\+\+BY\+\_\+128~6}

Peripheral clk / 128 

Definition at line \mbox{\hyperlink{stm32f407xx__spi_8h_source_l00057}{57}} of file \mbox{\hyperlink{stm32f407xx__spi_8h_source}{stm32f407xx\+\_\+spi.\+h}}.

\Hypertarget{group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s_ga015e6a575d941354ce9a24726c426759}\index{SPI Clock Speed Macros@{SPI Clock Speed Macros}!SPI\_CLOCK\_SPEED\_BY\_16@{SPI\_CLOCK\_SPEED\_BY\_16}}
\index{SPI\_CLOCK\_SPEED\_BY\_16@{SPI\_CLOCK\_SPEED\_BY\_16}!SPI Clock Speed Macros@{SPI Clock Speed Macros}}
\doxysubsubsubsubsection{\texorpdfstring{SPI\_CLOCK\_SPEED\_BY\_16}{SPI\_CLOCK\_SPEED\_BY\_16}}
{\footnotesize\ttfamily \label{group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s_ga015e6a575d941354ce9a24726c426759} 
\#define SPI\+\_\+\+CLOCK\+\_\+\+SPEED\+\_\+\+BY\+\_\+16~3}

Peripheral clk / 16 

Definition at line \mbox{\hyperlink{stm32f407xx__spi_8h_source_l00054}{54}} of file \mbox{\hyperlink{stm32f407xx__spi_8h_source}{stm32f407xx\+\_\+spi.\+h}}.

\Hypertarget{group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s_ga23a6efab7ad15dd53fd90f71fbd7af5e}\index{SPI Clock Speed Macros@{SPI Clock Speed Macros}!SPI\_CLOCK\_SPEED\_BY\_2@{SPI\_CLOCK\_SPEED\_BY\_2}}
\index{SPI\_CLOCK\_SPEED\_BY\_2@{SPI\_CLOCK\_SPEED\_BY\_2}!SPI Clock Speed Macros@{SPI Clock Speed Macros}}
\doxysubsubsubsubsection{\texorpdfstring{SPI\_CLOCK\_SPEED\_BY\_2}{SPI\_CLOCK\_SPEED\_BY\_2}}
{\footnotesize\ttfamily \label{group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s_ga23a6efab7ad15dd53fd90f71fbd7af5e} 
\#define SPI\+\_\+\+CLOCK\+\_\+\+SPEED\+\_\+\+BY\+\_\+2~0}

Peripheral clk / 2 

Definition at line \mbox{\hyperlink{stm32f407xx__spi_8h_source_l00051}{51}} of file \mbox{\hyperlink{stm32f407xx__spi_8h_source}{stm32f407xx\+\_\+spi.\+h}}.

\Hypertarget{group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s_ga7300e386366948b5092d05bd7e88e937}\index{SPI Clock Speed Macros@{SPI Clock Speed Macros}!SPI\_CLOCK\_SPEED\_BY\_256@{SPI\_CLOCK\_SPEED\_BY\_256}}
\index{SPI\_CLOCK\_SPEED\_BY\_256@{SPI\_CLOCK\_SPEED\_BY\_256}!SPI Clock Speed Macros@{SPI Clock Speed Macros}}
\doxysubsubsubsubsection{\texorpdfstring{SPI\_CLOCK\_SPEED\_BY\_256}{SPI\_CLOCK\_SPEED\_BY\_256}}
{\footnotesize\ttfamily \label{group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s_ga7300e386366948b5092d05bd7e88e937} 
\#define SPI\+\_\+\+CLOCK\+\_\+\+SPEED\+\_\+\+BY\+\_\+256~7}

Peripheral clk / 256 

Definition at line \mbox{\hyperlink{stm32f407xx__spi_8h_source_l00058}{58}} of file \mbox{\hyperlink{stm32f407xx__spi_8h_source}{stm32f407xx\+\_\+spi.\+h}}.

\Hypertarget{group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s_ga37ad9df99bdd5fae1ea883c6396f0786}\index{SPI Clock Speed Macros@{SPI Clock Speed Macros}!SPI\_CLOCK\_SPEED\_BY\_32@{SPI\_CLOCK\_SPEED\_BY\_32}}
\index{SPI\_CLOCK\_SPEED\_BY\_32@{SPI\_CLOCK\_SPEED\_BY\_32}!SPI Clock Speed Macros@{SPI Clock Speed Macros}}
\doxysubsubsubsubsection{\texorpdfstring{SPI\_CLOCK\_SPEED\_BY\_32}{SPI\_CLOCK\_SPEED\_BY\_32}}
{\footnotesize\ttfamily \label{group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s_ga37ad9df99bdd5fae1ea883c6396f0786} 
\#define SPI\+\_\+\+CLOCK\+\_\+\+SPEED\+\_\+\+BY\+\_\+32~4}

Peripheral clk / 32 

Definition at line \mbox{\hyperlink{stm32f407xx__spi_8h_source_l00055}{55}} of file \mbox{\hyperlink{stm32f407xx__spi_8h_source}{stm32f407xx\+\_\+spi.\+h}}.

\Hypertarget{group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s_ga7b07f212e61df5c75eb7f36bc2a78340}\index{SPI Clock Speed Macros@{SPI Clock Speed Macros}!SPI\_CLOCK\_SPEED\_BY\_4@{SPI\_CLOCK\_SPEED\_BY\_4}}
\index{SPI\_CLOCK\_SPEED\_BY\_4@{SPI\_CLOCK\_SPEED\_BY\_4}!SPI Clock Speed Macros@{SPI Clock Speed Macros}}
\doxysubsubsubsubsection{\texorpdfstring{SPI\_CLOCK\_SPEED\_BY\_4}{SPI\_CLOCK\_SPEED\_BY\_4}}
{\footnotesize\ttfamily \label{group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s_ga7b07f212e61df5c75eb7f36bc2a78340} 
\#define SPI\+\_\+\+CLOCK\+\_\+\+SPEED\+\_\+\+BY\+\_\+4~1}

Peripheral clk / 4 

Definition at line \mbox{\hyperlink{stm32f407xx__spi_8h_source_l00052}{52}} of file \mbox{\hyperlink{stm32f407xx__spi_8h_source}{stm32f407xx\+\_\+spi.\+h}}.

\Hypertarget{group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s_ga9c109a355c89cb4e41cf12bd486bf16e}\index{SPI Clock Speed Macros@{SPI Clock Speed Macros}!SPI\_CLOCK\_SPEED\_BY\_64@{SPI\_CLOCK\_SPEED\_BY\_64}}
\index{SPI\_CLOCK\_SPEED\_BY\_64@{SPI\_CLOCK\_SPEED\_BY\_64}!SPI Clock Speed Macros@{SPI Clock Speed Macros}}
\doxysubsubsubsubsection{\texorpdfstring{SPI\_CLOCK\_SPEED\_BY\_64}{SPI\_CLOCK\_SPEED\_BY\_64}}
{\footnotesize\ttfamily \label{group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s_ga9c109a355c89cb4e41cf12bd486bf16e} 
\#define SPI\+\_\+\+CLOCK\+\_\+\+SPEED\+\_\+\+BY\+\_\+64~5}

Peripheral clk / 64 

Definition at line \mbox{\hyperlink{stm32f407xx__spi_8h_source_l00056}{56}} of file \mbox{\hyperlink{stm32f407xx__spi_8h_source}{stm32f407xx\+\_\+spi.\+h}}.

\Hypertarget{group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s_gab0d1870a0095790106ccb4d1f04b7d3e}\index{SPI Clock Speed Macros@{SPI Clock Speed Macros}!SPI\_CLOCK\_SPEED\_BY\_8@{SPI\_CLOCK\_SPEED\_BY\_8}}
\index{SPI\_CLOCK\_SPEED\_BY\_8@{SPI\_CLOCK\_SPEED\_BY\_8}!SPI Clock Speed Macros@{SPI Clock Speed Macros}}
\doxysubsubsubsubsection{\texorpdfstring{SPI\_CLOCK\_SPEED\_BY\_8}{SPI\_CLOCK\_SPEED\_BY\_8}}
{\footnotesize\ttfamily \label{group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s_gab0d1870a0095790106ccb4d1f04b7d3e} 
\#define SPI\+\_\+\+CLOCK\+\_\+\+SPEED\+\_\+\+BY\+\_\+8~2}

Peripheral clk / 8 

Definition at line \mbox{\hyperlink{stm32f407xx__spi_8h_source_l00053}{53}} of file \mbox{\hyperlink{stm32f407xx__spi_8h_source}{stm32f407xx\+\_\+spi.\+h}}.

