# full-adder-vlsi

**Top-down VLSI design flow for a full adder using open-source tools** â€” RTL to layout implementation with Verilog, C-model verification, synthesis (Yosys), PnR (OpenROAD/Qflow), and DRC/LVS checks.

---

## ðŸ“Œ Features
- **RTL Design:** Full adder implementation in Verilog.
- **Functional Verification:** Testbench simulation & C-model comparison.
- **Synthesis:** Using [Yosys](https://yosyshq.net/yosys/) for RTL-to-gate-level netlist.
- **Place and Route (PnR):** Implemented using [OpenROAD](https://theopenroadproject.org/) / Qflow.
- **Physical Verification:** DRC & LVS checks using open-source tools.

---

## ðŸ›  Tools Used
- **Verilog** â€“ RTL design
- **GTKWave** â€“ Waveform viewer
- **Yosys** â€“ Synthesis tool
- **Qflow / OpenROAD** â€“ Place & Route
- **Magic VLSI** â€“ Layout editing & DRC/LVS checks
- **C** â€“ Functional model for reference verification

---

## ðŸ“‚ Workflow
1. **RTL Coding** â†’ Write Verilog code for the full adder.
2. **Simulation** â†’ Run functional verification using testbenches & compare with C-model outputs.
3. **Synthesis** â†’ Convert RTL to gate-level netlist using Yosys.
4. **PnR** â†’ Generate physical layout using OpenROAD/Qflow.
5. **DRC/LVS** â†’ Verify layout correctness with Magic VLSI.
6. **GDSII Export** â†’ Final layout for fabrication.

---

## ðŸ“œ Repository Structure
full-adder-vlsi/
â”‚
â”œâ”€â”€ src/ # Verilog source files
â”œâ”€â”€ sim/ # Testbenches and simulation scripts
â”œâ”€â”€ synthesis/ # Yosys synthesis scripts and netlists
â”œâ”€â”€ layout/ # GDSII and layout files
â”œâ”€â”€ docs/ # Documentation and reports
â””â”€â”€ full_adder.ipynb # Colab notebook (uploaded from Colab)

---

## ðŸš€ Getting Started
To clone this repository:
```bash
git clone https://github.com/<your-username>/full-adder-vlsi.git

## ðŸ“„ License
This project is licensed under the MIT License â€” see the LICENSE file for details.

## ðŸ™Œ Acknowledgements
- [Yosys](https://yosyshq.net/yosys/)
- [OpenROAD](https://theopenroadproject.org/)
- [Qflow](http://opencircuitdesign.com/qflow/)
- Magic VLSI for layout and verification
