#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x279b4f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2775160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x278dc50 .functor NOT 1, L_0x27c3f70, C4<0>, C4<0>, C4<0>;
L_0x27c35c0 .functor XOR 5, L_0x27c3ba0, L_0x27c3cd0, C4<00000>, C4<00000>;
L_0x27c3e60 .functor XOR 5, L_0x27c35c0, L_0x27c3dc0, C4<00000>, C4<00000>;
v0x27bff20_0 .net *"_ivl_10", 4 0, L_0x27c3dc0;  1 drivers
v0x27c0020_0 .net *"_ivl_12", 4 0, L_0x27c3e60;  1 drivers
v0x27c0100_0 .net *"_ivl_2", 4 0, L_0x27c3b00;  1 drivers
v0x27c01c0_0 .net *"_ivl_4", 4 0, L_0x27c3ba0;  1 drivers
v0x27c02a0_0 .net *"_ivl_6", 4 0, L_0x27c3cd0;  1 drivers
v0x27c03d0_0 .net *"_ivl_8", 4 0, L_0x27c35c0;  1 drivers
v0x27c04b0_0 .var "clk", 0 0;
v0x27c0550_0 .var/2u "stats1", 159 0;
v0x27c0610_0 .var/2u "strobe", 0 0;
v0x27c0760_0 .net "sum_dut", 4 0, L_0x27c3970;  1 drivers
v0x27c0820_0 .net "sum_ref", 4 0, L_0x27c0f30;  1 drivers
v0x27c08c0_0 .net "tb_match", 0 0, L_0x27c3f70;  1 drivers
v0x27c0960_0 .net "tb_mismatch", 0 0, L_0x278dc50;  1 drivers
v0x27c0a20_0 .net "x", 3 0, v0x27bc370_0;  1 drivers
v0x27c0ae0_0 .net "y", 3 0, v0x27bc430_0;  1 drivers
L_0x27c3b00 .concat [ 5 0 0 0], L_0x27c0f30;
L_0x27c3ba0 .concat [ 5 0 0 0], L_0x27c0f30;
L_0x27c3cd0 .concat [ 5 0 0 0], L_0x27c3970;
L_0x27c3dc0 .concat [ 5 0 0 0], L_0x27c0f30;
L_0x27c3f70 .cmp/eeq 5, L_0x27c3b00, L_0x27c3e60;
S_0x2799140 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x2775160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x277fa20_0 .net *"_ivl_0", 4 0, L_0x27c0c20;  1 drivers
L_0x7fb0c297a018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2796540_0 .net *"_ivl_3", 0 0, L_0x7fb0c297a018;  1 drivers
v0x27826e0_0 .net *"_ivl_4", 4 0, L_0x27c0db0;  1 drivers
L_0x7fb0c297a060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x277f6d0_0 .net *"_ivl_7", 0 0, L_0x7fb0c297a060;  1 drivers
v0x27bbd00_0 .net "sum", 4 0, L_0x27c0f30;  alias, 1 drivers
v0x27bbe30_0 .net "x", 3 0, v0x27bc370_0;  alias, 1 drivers
v0x27bbf10_0 .net "y", 3 0, v0x27bc430_0;  alias, 1 drivers
L_0x27c0c20 .concat [ 4 1 0 0], v0x27bc370_0, L_0x7fb0c297a018;
L_0x27c0db0 .concat [ 4 1 0 0], v0x27bc430_0, L_0x7fb0c297a060;
L_0x27c0f30 .arith/sum 5, L_0x27c0c20, L_0x27c0db0;
S_0x27bc070 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x2775160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x27bc290_0 .net "clk", 0 0, v0x27c04b0_0;  1 drivers
v0x27bc370_0 .var "x", 3 0;
v0x27bc430_0 .var "y", 3 0;
E_0x2789020/0 .event negedge, v0x27bc290_0;
E_0x2789020/1 .event posedge, v0x27bc290_0;
E_0x2789020 .event/or E_0x2789020/0, E_0x2789020/1;
S_0x27bc510 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x2775160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x27bf700_0 .net *"_ivl_43", 0 0, L_0x27c3850;  1 drivers
v0x27bf800_0 .net "carry", 3 0, L_0x27c3630;  1 drivers
v0x27bf8e0_0 .net "sum", 4 0, L_0x27c3970;  alias, 1 drivers
v0x27bf9a0_0 .net "sum_temp", 3 0, L_0x27c3520;  1 drivers
v0x27bfa80_0 .net "x", 3 0, v0x27bc370_0;  alias, 1 drivers
v0x27bfb90_0 .net "y", 3 0, v0x27bc430_0;  alias, 1 drivers
L_0x27c1630 .part v0x27bc370_0, 0, 1;
L_0x27c1760 .part v0x27bc430_0, 0, 1;
L_0x27c1e90 .part v0x27bc370_0, 1, 1;
L_0x27c1fc0 .part v0x27bc430_0, 1, 1;
L_0x27c2120 .part L_0x27c3630, 0, 1;
L_0x27c27c0 .part v0x27bc370_0, 2, 1;
L_0x27c2930 .part v0x27bc430_0, 2, 1;
L_0x27c2a60 .part L_0x27c3630, 1, 1;
L_0x27c3140 .part v0x27bc370_0, 3, 1;
L_0x27c3270 .part v0x27bc430_0, 3, 1;
L_0x27c3480 .part L_0x27c3630, 2, 1;
L_0x27c3520 .concat8 [ 1 1 1 1], L_0x27c1070, L_0x27c1990, L_0x27c22c0, L_0x27c2c50;
L_0x27c3630 .concat8 [ 1 1 1 1], L_0x27c1520, L_0x27c1d80, L_0x27c26b0, L_0x27c3030;
L_0x27c3850 .part L_0x27c3630, 3, 1;
L_0x27c3970 .concat [ 4 1 0 0], L_0x27c3520, L_0x27c3850;
S_0x27bc6f0 .scope module, "fa0" "full_adder" 4 10, 4 18 0, S_0x27bc510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x279cee0 .functor XOR 1, L_0x27c1630, L_0x27c1760, C4<0>, C4<0>;
L_0x7fb0c297a0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x27c1070 .functor XOR 1, L_0x279cee0, L_0x7fb0c297a0a8, C4<0>, C4<0>;
L_0x27c1130 .functor AND 1, L_0x27c1630, L_0x27c1760, C4<1>, C4<1>;
L_0x27c1270 .functor AND 1, L_0x27c1630, L_0x7fb0c297a0a8, C4<1>, C4<1>;
L_0x27c1360 .functor OR 1, L_0x27c1130, L_0x27c1270, C4<0>, C4<0>;
L_0x27c1470 .functor AND 1, L_0x27c1760, L_0x7fb0c297a0a8, C4<1>, C4<1>;
L_0x27c1520 .functor OR 1, L_0x27c1360, L_0x27c1470, C4<0>, C4<0>;
v0x27bc980_0 .net *"_ivl_0", 0 0, L_0x279cee0;  1 drivers
v0x27bca80_0 .net *"_ivl_10", 0 0, L_0x27c1470;  1 drivers
v0x27bcb60_0 .net *"_ivl_4", 0 0, L_0x27c1130;  1 drivers
v0x27bcc50_0 .net *"_ivl_6", 0 0, L_0x27c1270;  1 drivers
v0x27bcd30_0 .net *"_ivl_8", 0 0, L_0x27c1360;  1 drivers
v0x27bce60_0 .net "a", 0 0, L_0x27c1630;  1 drivers
v0x27bcf20_0 .net "b", 0 0, L_0x27c1760;  1 drivers
v0x27bcfe0_0 .net "c_in", 0 0, L_0x7fb0c297a0a8;  1 drivers
v0x27bd0a0_0 .net "c_out", 0 0, L_0x27c1520;  1 drivers
v0x27bd160_0 .net "sum", 0 0, L_0x27c1070;  1 drivers
S_0x27bd2c0 .scope module, "fa1" "full_adder" 4 11, 4 18 0, S_0x27bc510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x27c1920 .functor XOR 1, L_0x27c1e90, L_0x27c1fc0, C4<0>, C4<0>;
L_0x27c1990 .functor XOR 1, L_0x27c1920, L_0x27c2120, C4<0>, C4<0>;
L_0x27c1a30 .functor AND 1, L_0x27c1e90, L_0x27c1fc0, C4<1>, C4<1>;
L_0x27c1ad0 .functor AND 1, L_0x27c1e90, L_0x27c2120, C4<1>, C4<1>;
L_0x27c1bc0 .functor OR 1, L_0x27c1a30, L_0x27c1ad0, C4<0>, C4<0>;
L_0x27c1cd0 .functor AND 1, L_0x27c1fc0, L_0x27c2120, C4<1>, C4<1>;
L_0x27c1d80 .functor OR 1, L_0x27c1bc0, L_0x27c1cd0, C4<0>, C4<0>;
v0x27bd520_0 .net *"_ivl_0", 0 0, L_0x27c1920;  1 drivers
v0x27bd600_0 .net *"_ivl_10", 0 0, L_0x27c1cd0;  1 drivers
v0x27bd6e0_0 .net *"_ivl_4", 0 0, L_0x27c1a30;  1 drivers
v0x27bd7d0_0 .net *"_ivl_6", 0 0, L_0x27c1ad0;  1 drivers
v0x27bd8b0_0 .net *"_ivl_8", 0 0, L_0x27c1bc0;  1 drivers
v0x27bd9e0_0 .net "a", 0 0, L_0x27c1e90;  1 drivers
v0x27bdaa0_0 .net "b", 0 0, L_0x27c1fc0;  1 drivers
v0x27bdb60_0 .net "c_in", 0 0, L_0x27c2120;  1 drivers
v0x27bdc20_0 .net "c_out", 0 0, L_0x27c1d80;  1 drivers
v0x27bdd70_0 .net "sum", 0 0, L_0x27c1990;  1 drivers
S_0x27bded0 .scope module, "fa2" "full_adder" 4 12, 4 18 0, S_0x27bc510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x27c2250 .functor XOR 1, L_0x27c27c0, L_0x27c2930, C4<0>, C4<0>;
L_0x27c22c0 .functor XOR 1, L_0x27c2250, L_0x27c2a60, C4<0>, C4<0>;
L_0x27c2360 .functor AND 1, L_0x27c27c0, L_0x27c2930, C4<1>, C4<1>;
L_0x27c2400 .functor AND 1, L_0x27c27c0, L_0x27c2a60, C4<1>, C4<1>;
L_0x27c24f0 .functor OR 1, L_0x27c2360, L_0x27c2400, C4<0>, C4<0>;
L_0x27c2600 .functor AND 1, L_0x27c2930, L_0x27c2a60, C4<1>, C4<1>;
L_0x27c26b0 .functor OR 1, L_0x27c24f0, L_0x27c2600, C4<0>, C4<0>;
v0x27be140_0 .net *"_ivl_0", 0 0, L_0x27c2250;  1 drivers
v0x27be220_0 .net *"_ivl_10", 0 0, L_0x27c2600;  1 drivers
v0x27be300_0 .net *"_ivl_4", 0 0, L_0x27c2360;  1 drivers
v0x27be3f0_0 .net *"_ivl_6", 0 0, L_0x27c2400;  1 drivers
v0x27be4d0_0 .net *"_ivl_8", 0 0, L_0x27c24f0;  1 drivers
v0x27be600_0 .net "a", 0 0, L_0x27c27c0;  1 drivers
v0x27be6c0_0 .net "b", 0 0, L_0x27c2930;  1 drivers
v0x27be780_0 .net "c_in", 0 0, L_0x27c2a60;  1 drivers
v0x27be840_0 .net "c_out", 0 0, L_0x27c26b0;  1 drivers
v0x27be990_0 .net "sum", 0 0, L_0x27c22c0;  1 drivers
S_0x27beaf0 .scope module, "fa3" "full_adder" 4 13, 4 18 0, S_0x27bc510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x27c2be0 .functor XOR 1, L_0x27c3140, L_0x27c3270, C4<0>, C4<0>;
L_0x27c2c50 .functor XOR 1, L_0x27c2be0, L_0x27c3480, C4<0>, C4<0>;
L_0x27c2cc0 .functor AND 1, L_0x27c3140, L_0x27c3270, C4<1>, C4<1>;
L_0x27c2d80 .functor AND 1, L_0x27c3140, L_0x27c3480, C4<1>, C4<1>;
L_0x27c2e70 .functor OR 1, L_0x27c2cc0, L_0x27c2d80, C4<0>, C4<0>;
L_0x27c2f80 .functor AND 1, L_0x27c3270, L_0x27c3480, C4<1>, C4<1>;
L_0x27c3030 .functor OR 1, L_0x27c2e70, L_0x27c2f80, C4<0>, C4<0>;
v0x27bed30_0 .net *"_ivl_0", 0 0, L_0x27c2be0;  1 drivers
v0x27bee30_0 .net *"_ivl_10", 0 0, L_0x27c2f80;  1 drivers
v0x27bef10_0 .net *"_ivl_4", 0 0, L_0x27c2cc0;  1 drivers
v0x27bf000_0 .net *"_ivl_6", 0 0, L_0x27c2d80;  1 drivers
v0x27bf0e0_0 .net *"_ivl_8", 0 0, L_0x27c2e70;  1 drivers
v0x27bf210_0 .net "a", 0 0, L_0x27c3140;  1 drivers
v0x27bf2d0_0 .net "b", 0 0, L_0x27c3270;  1 drivers
v0x27bf390_0 .net "c_in", 0 0, L_0x27c3480;  1 drivers
v0x27bf450_0 .net "c_out", 0 0, L_0x27c3030;  1 drivers
v0x27bf5a0_0 .net "sum", 0 0, L_0x27c2c50;  1 drivers
S_0x27bfd20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x2775160;
 .timescale -12 -12;
E_0x27894d0 .event anyedge, v0x27c0610_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27c0610_0;
    %nor/r;
    %assign/vec4 v0x27c0610_0, 0;
    %wait E_0x27894d0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27bc070;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2789020;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x27bc430_0, 0;
    %assign/vec4 v0x27bc370_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x2775160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c04b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c0610_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x2775160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x27c04b0_0;
    %inv;
    %store/vec4 v0x27c04b0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x2775160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27bc290_0, v0x27c0960_0, v0x27c0a20_0, v0x27c0ae0_0, v0x27c0820_0, v0x27c0760_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x2775160;
T_5 ;
    %load/vec4 v0x27c0550_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x27c0550_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27c0550_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x27c0550_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27c0550_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27c0550_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27c0550_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x2775160;
T_6 ;
    %wait E_0x2789020;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27c0550_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c0550_0, 4, 32;
    %load/vec4 v0x27c08c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x27c0550_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c0550_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27c0550_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c0550_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x27c0820_0;
    %load/vec4 v0x27c0820_0;
    %load/vec4 v0x27c0760_0;
    %xor;
    %load/vec4 v0x27c0820_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x27c0550_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c0550_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x27c0550_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c0550_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/m2014_q4j/iter0/response43/top_module.sv";
