Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1_AR71948 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Fri Oct 16 21:16:59 2020
| Host         : wei-Berkeley running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xczu28dr
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   398 |
| Unused register locations in slices containing registers |   459 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           12 |
|      2 |           27 |
|      3 |           33 |
|      4 |           35 |
|      5 |           22 |
|      6 |           18 |
|      7 |            2 |
|      8 |           59 |
|      9 |           10 |
|     10 |           23 |
|     11 |            5 |
|     12 |           12 |
|     13 |            5 |
|     15 |            8 |
|    16+ |          127 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1108 |          281 |
| No           | No                    | Yes                    |             324 |           96 |
| No           | Yes                   | No                     |             451 |          161 |
| Yes          | No                    | No                     |            1674 |          384 |
| Yes          | No                    | Yes                    |             869 |          155 |
| Yes          | Yes                   | No                     |            1843 |          444 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                                                                                                                                    Clock Signal                                                                                                                                                                                   |                                                                                                                                                                                                    Enable Signal                                                                                                                                                                                                    |                                                                                                                                                                                                               Set/Reset Signal                                                                                                                                                                                                              | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                                                                                                                                            | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/RESET_INT                                                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                                                                                                                                            | onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                                                                            | onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                                                                                                                                                                                          |                1 |              1 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                                                                                                                                            | onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                                                                                                                                            | onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                                                                                                                                                                                          |                1 |              1 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                                                                                                                                            | onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2_0                                                                                                                                                                                                                                                 | onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay/delay_q_net                                                                                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                                                                                                                                            | onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/SINIT                                                                                                                                                                                                                                                                              | onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/pipe_16_22_reg[0]                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                                                                                                                                            | onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/register1_q_net                                                                                                                                                                                                                                                                      | onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/SINIT                                                                                                                                                                                                                                                                                                      |                1 |              1 |
|  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gen_gtwizard_gtye4.gtpowergood_int                                                                                                        |                1 |              1 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                                                                                                                                          | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_1_n_0                                                                                                                                         |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                                                                                                                                                                                        |                1 |              2 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe/gbe_rx_inst/FSM_sequential_cpu_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/we[2]                                               | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/wr                                                  | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DEN_O_i_1_n_0                                       | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/CEB2                                                | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                2 |              2 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_IDLE_REG2                                                                                                                                                                                                                                  | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                                                                                                                     |                1 |              2 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_i_2_n_0                                                                                                                                                                                                                                           | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/SYNC_STATUS0                                                                                                                                                                                                                                                                           |                1 |              2 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/GOOD_CGS[1]_i_2_n_0                                                                                                                                                                                                                                            | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/GOOD_CGS[1]_i_1_n_0                                                                                                                                                                                                                                                                    |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]_0[0]                                                                                                                                                                                                                                                                                                                   |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1_n_0                                                                                                                                                                                                                                                                                                         |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r                                                                                                                                                                                                                                                                                                            | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |
|  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                                                                                                          |                1 |              2 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/MGT_RESET.SRESET_reg                                                                                                                                                                                                                                                                   |                1 |              2 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_msk[15]_i_1_n_0                             |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              3 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/PREVIOUS_STATE                                                                                                                                                                                                                                | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                                                                                                                     |                1 |              3 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe/gbe_tx_inst/FSM_sequential_tx_state[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                                                                                                                                     | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/ipb_mosi_int[addr]                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              3 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP[7]_i_1_n_0                                                                                                                                                                                                                                                                |                2 |              3 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                                                                                                                                            | onegbe_test_bitfield_snapshot_ss_ctrl/sBusValid                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                                                                                                                                                | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              3 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT[15]_i_1_n_0                                                                                                                                                                                                                 | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                                                                                                                     |                2 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[2]_i_1__0_n_0                                                                                                                                                                                                                                                                                                               | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                       |                2 |              3 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_VALID                                                                                                                                                                                                                                              | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/ACKNOWLEDGE_MATCH_3                                                                                                                                                                                                                                                   |                1 |              3 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0_inferred__0/i__n_0                                                                                           | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0                                                                                                                               |                1 |              3 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/STATE[2]                                                                                                                                                                                                                                                              |                2 |              3 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                                                                                                                                                                |                1 |              3 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr0_inferred__0/i__n_0                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg_n_0                                                                                                                              |                1 |              3 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__1                                                                                                                           | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_0                                                                                                                               |                1 |              3 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/E[0]                                                                              | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync                                                                                          |                2 |              3 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/E[0]                                                                                                | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync                                                                                          |                1 |              3 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/E[0]                                                                                              | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync                                                                                                |                1 |              3 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                                                                                                                                                           |                1 |              3 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync                                                                                          |                2 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[2]_i_1_n_0                                                                                                                                                                                                                                                       | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/ipb_mosi_int[addr]                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[2]_i_1__1_n_0                                                                                                                                                                                                                                                                                            | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                       |                2 |              3 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                                                                                                                                                                |                1 |              3 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                                                                                                                                                                  |                2 |              3 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe/gbe_rx_inst/FSM_sequential_rx_state[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_0                                                                                                                                                                                                                                                                           | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                                                                                                                                      | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[2]_i_1_n_0                                                                                                                                                                                                                                                                                                               | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[11][0]                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[3]_0[0]                                                                                                                                                                                                                                                                                       | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[49][0]                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync                                                                                          |                3 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_wb2axi4lite/SEL_O[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                            |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                                                                                                                                                                           |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                                                                                                                                        |                3 |              4 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync                                                                                                |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                                                                                                                                                      | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                                                                                                                                        |                4 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                                                                                                                                                                           |                4 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[41][0]                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     | zcu111_inst/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_ready_d_reg[0][0]                                                                                                                                                                                                                                             | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[9][0]                                                                                                                                                                                                                           | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                3 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[33][0]                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[59][0]                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA[5]_i_1_n_0                                                                                                                                                                                                                                                   |                3 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_3[0]                                                                                                                                                                                                                             | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                3 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_2[0]                                                                                                                                                                                                                             | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out_reg         |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                                                                                                                                                      | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_4[0]                                                                                                                                                                                                                             | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_1[0]                                                                                                                                                                                                                             | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_0[0]                                                                                                                                                                                                                             | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[25][0]                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_6[0]                                                                                                                                                                                                                             | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0][0]                                                                                                                                                                                                                               | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                                                                                                                                                                                                                           | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                                                                                                                                             | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                                                                                                            | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                                                                                                                                                                                    |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_5[0]                                                                                                                                                                                                                             | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[11][0]                                                                                                                                                                                                                                                                                        | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any                                                                                               |                1 |              5 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_1                                                                                                   |                1 |              5 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg_n_0                                                                                                                 |                2 |              5 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                                                                                                                      | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                                                      |                2 |              5 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe[3]                                                                                                                                                                                                                                                                                                                                                                              |                1 |              5 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                                                                                                               | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                                                      |                1 |              5 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any                                                                                               |                2 |              5 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/enablealign                                                                                                                                                                                                                                                                            |                1 |              5 |
|  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                1 |              5 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_i_1_n_0                                                                                                          |                1 |              5 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_i_1__0_n_0                                                                                                       |                1 |              5 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg_n_0                                                                                                                 |                1 |              5 |
|  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]                                                             | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gen_gtwizard_gtye4.gtpowergood_int                                                                                                        |                1 |              5 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe/gbe_tx_inst/progress                                                                                                                                                                                                                                                                                                                                                                            | onegbe_test_one_gbe/gbe_tx_inst/progress[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              5 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe/gbe_rx_inst/hdr_progress[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                     |                3 |              5 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_msk[15]_i_1_n_0                             | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_msk[14]_i_1_n_0                                                     |                4 |              5 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwiz_reset_tx_datapath_in_int                                                                                                                                                                                                                                                                                                                                              |                1 |              5 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                                                      |                2 |              5 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe[3]                                                                                                                                                                                                                                                                                                                                                                              |                1 |              5 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     | zcu111_inst/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              5 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.cpll_cal_reset_int__0                                                                                                                                                                                       |                1 |              5 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/rst_in0                                                                |                1 |              5 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                                                                                                                                                   | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                                                                                                                                                       | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                                                                                                                                                       | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                                                                                                                                                                   |                2 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r                                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                       |                2 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                                                                                                                                   | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/XMIT_DATA_INT                                                                                                                                                                                                                                              | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                                                                                                                                                                                               |                2 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                                                      |                5 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_wb2axi4lite/onegbe_test_one_gbewb_rst                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              6 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1_n_0                            |                1 |              6 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/AR[0]                                                                  |                1 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                                                                                                               |                2 |              6 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                                                                                                                                                                          |                1 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                                                                                                               |                3 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                                      | zcu111_inst/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg_n_0_[0]                                                                                                                                                                                                                                                                                                             |                3 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                                                                                                                                                |                3 |              6 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                                                                                                                                                                        |                1 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/E[1]                                                                                                                                                                                                                                                                                                                                                                                | onegbe_test_one_gbe_wb2axi4lite/onegbe_test_one_gbewb_rst                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              7 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/daddr[7]_i_1__0_n_0                            |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              7 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/current_address_reg[3]_0[1]                                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/onegbe_test_one_gbewb_rst                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/current_address_reg[3]_0[2]                                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/onegbe_test_one_gbewb_rst                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/current_address_reg[3]_0[3]                                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/onegbe_test_one_gbewb_rst                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/current_address_reg[5]_0[0]                                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/onegbe_test_one_gbewb_rst                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/current_address_reg[3]_0[0]                                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/onegbe_test_one_gbewb_rst                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/current_address_reg[5]_0[1]                                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/onegbe_test_one_gbewb_rst                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/current_address_reg[2]_2[0]                                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/onegbe_test_one_gbewb_rst                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/current_address_reg[5]_0[2]                                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/onegbe_test_one_gbewb_rst                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/current_address_reg[2]_1[1]                                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/onegbe_test_one_gbewb_rst                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/current_address_reg[5]_0[3]                                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/onegbe_test_one_gbewb_rst                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                                                                                                                                         |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                                                                                                                                            | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                                                                                                                                                        |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                      | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                                                                                                                                            | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                                                                                                                                                        |                2 |              8 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_rst/onegbe_test_rst_user_data_out[0]                                                                                                                                                                                                                                                                                                                                                                                            |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/current_address_reg[5]_0[4]                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                7 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/current_address_reg[5]_0[5]                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/current_address_reg[5]_0[6]                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/current_address_reg[5]_0[7]                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                7 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                                                                                                                                         |                2 |              8 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DADDR_O[9]_i_1_n_0                                  | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                4 |              8 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe/gbe_tx_inst/hdr2_dat[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |              8 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe/gbe_tx_inst/hdr1_dat[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |              8 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe/gbe_tx_inst/__18                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |              8 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                                                                                                                                            | onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_msk[15]_i_1_n_0                             | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_msk[12]_i_1_n_0                                                     |                4 |              8 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_rst/onegbe_test_rst_user_data_out[0]                                                                                                                                                                                                                                                                                                                                                                                            |                4 |              8 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_4                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_3                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_2                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_1                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/current_address_reg[14]_0[0]                                                                                                                                                                                                                                                                                                                                                        | onegbe_test_one_gbe_wb2axi4lite/onegbe_test_one_gbewb_rst                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_3                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_1                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_0                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_2                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_2                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_1                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_0                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_1                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_0                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_0                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG[15]_i_1_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/SEL_O_reg[1]_0[5]                                                                                                                                                                                                                                                                                                                                                                   | onegbe_test_one_gbe_wb2axi4lite/onegbe_test_one_gbewb_rst                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/SEL_O_reg[1]_0[4]                                                                                                                                                                                                                                                                                                                                                                   | onegbe_test_one_gbe_wb2axi4lite/onegbe_test_one_gbewb_rst                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/SEL_O_reg[1]_0[3]                                                                                                                                                                                                                                                                                                                                                                   | onegbe_test_one_gbe_wb2axi4lite/onegbe_test_one_gbewb_rst                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/SEL_O_reg[1]_0[2]                                                                                                                                                                                                                                                                                                                                                                   | onegbe_test_one_gbe_wb2axi4lite/onegbe_test_one_gbewb_rst                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/SEL_O_reg[1]_0[1]                                                                                                                                                                                                                                                                                                                                                                   | onegbe_test_one_gbe_wb2axi4lite/onegbe_test_one_gbewb_rst                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/SEL_O_reg[1]_0[0]                                                                                                                                                                                                                                                                                                                                                                   | onegbe_test_one_gbe_wb2axi4lite/onegbe_test_one_gbewb_rst                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                                                                                                                                            | onegbe_test_inst/onegbe_test_struct/pkt_sim/delay1/CE                                                                                                                                                                                                                                                                                                                                                               | onegbe_test_pkt_sim_enable/onegbe_test_pkt_sim_enable_user_data_out[0]                                                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/cpu_rx_ack_reg_reg[0]                                                                                                                                                                                                                                                                                                                                                               | onegbe_test_one_gbe_wb2axi4lite/onegbe_test_one_gbewb_rst                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/cpu_rx_ack_reg_reg[1]                                                                                                                                                                                                                                                                                                                                                               | onegbe_test_one_gbe_wb2axi4lite/onegbe_test_one_gbewb_rst                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/current_address_reg[2]_1[0]                                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/onegbe_test_one_gbewb_rst                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG[7]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                                                            | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              9 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                                                                                                                                                                        |                3 |              9 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/E[0]                                                                                                                                                                                                                                                                                                                                                                                | onegbe_test_one_gbe_wb2axi4lite/onegbe_test_one_gbewb_rst                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              9 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              9 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              9 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              9 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |              9 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              9 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |              9 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              9 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                                                                                                                                                                                          |                2 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                       | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                          |                2 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                              | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                          |                1 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                              | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                          |                2 |             10 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                                                                                                                                                                                            |                1 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                        | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sel                                                                                                                                 | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0                                                                                                                           |                4 |             10 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0                                                                                                | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg_n_0                                                                                                                           |                3 |             10 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                                                                                                                                            | onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                                                                                                                                             | onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                                                                                                                                                                                            |                1 |             10 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                                                                                                                                      | onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                                                                                                                                  |                1 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                            | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                        |                2 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                       | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                          |                2 |             10 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                                                                                                                                  |                2 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                     | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                        |                2 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                8 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                     | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                        |                2 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                            | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                        |                1 |             10 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/PULSE4096                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/LINK_TIMER[9]_i_1_n_0                                                                                                                                                                                                                                                 |                2 |             10 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                                                                                                                                                                                       |                2 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                     | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                        |                2 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                            | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                        |                1 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                            | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                        |                3 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                     | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                        |                2 |             10 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe/gbe_rx_inst/cpu_size_reg                                                                                                                                                                                                                                                                                                                                                                        | onegbe_test_one_gbe/gbe_rx_inst/cpu_size_reg[10]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    |                2 |             11 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                                                                                                           | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                                                                                                                                                                                 |                7 |             11 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe/gbe_rx_inst/cpu_counter                                                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe/gbe_rx_inst/cpu_counter[10]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                     |                2 |             11 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe/gbe_tx_inst/cpu_addr_reg[10]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    |                4 |             11 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                                                                                                           | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                                                                                                                                                                                 |                5 |             11 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                7 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                        |                2 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                7 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                7 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[0]                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                7 |             12 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                6 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                        |                4 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                          |                2 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                        |                3 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                        |                2 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                          |                3 |             12 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/x0e1_store                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             13 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int[addr]                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |             13 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE[12]_i_1_n_0                                                                                                                                                                                                                                                           |                3 |             13 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg6_0                                                                                                                                                                                                                                                                | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                                                                                                                     |                1 |             13 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                                                                                                                                           | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                                                                                                                                                                                 |                5 |             13 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/p_0_out                                                                                                                                                                                                                                                                                                                    |                1 |             15 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progclk_sel_store[14]_i_1_n_0                  |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             15 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                                                                                                                                             | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                                                                                                                                                                                 |                7 |             15 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                                                                                                                                            | onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                                                               | onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                                                                                                                                                                                        |                2 |             15 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT                                                                                                                                                                                                                            | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                                                                                                                     |                2 |             15 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                                                                                                                             | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                                                                                                                                                                                 |                6 |             15 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                                                                      | onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                                                                                                                                         |                2 |             15 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/p_1_out                                                                                                                                                                                                                                                                                                                    |                1 |             15 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |             16 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/Q[2]                                           | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                6 |             16 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progdiv_cfg_store[15]_i_1_n_0                  |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                9 |             16 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                                                                                                                                            | onegbe_test_dest_port/sBusValid                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                7 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                                                                                                          | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe/gbe_tx_inst/tx_count_1                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                9 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/cpu_wait_reg_0[1]                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             16 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/p_0_in[47]                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                6 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                                                                                                          | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[15]_i_1_n_0                                                                                                                                                                                                                                                                                  | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                8 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0[0]                                                                                                                                                                                                                     | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                                                                                                                                                                                   | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                7 |             16 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r                                                | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                5 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |             16 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DI_O[15]_i_1_n_0                                    | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                7 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                                                                                                        | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_VALID                                                                                                                                                                                                                                              | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/MGT_RESET.SRESET_reg[0]                                                                                                                                                                                                                                                              |                2 |             16 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                                                                                                                                            | onegbe_test_one_gbe/gbe_tx_inst/packet_fifo_wr                                                                                                                                                                                                                                                                                                                                                                      | onegbe_test_rst/SR[0]                                                                                                                                                                                                                                                                                                                                                                                                                       |                3 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | onegbe_test_bitfield_snapshot_ss_status/sBus0                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                7 |             17 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             17 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_1[0]                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             17 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1_n_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[18]_i_1__0_n_0                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             18 |
|  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/txoutclkmon | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0       | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen41_in                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                7 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                                                                                                                                                        | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                6 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                5 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |               10 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                6 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                7 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                7 |             18 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/SYNC_STATUS_REG0                                                                                                                                                                                                                                                                       |                5 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                                                                                                                                                        | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                5 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                5 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                9 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                                                                                                                                                        | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                6 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                                                                                                                                                        | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                4 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                                                                                                                                                        | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                9 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                                                                                                                                                        | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                4 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                                                                                                                                                        | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                8 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                                                                                                                                                        | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                6 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |                5 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             19 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_2[0]                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             19 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/toggle_i_1_n_0                                                                                                                                                                                                                                                                                                                                      | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                                                                                                                                                                                               |                6 |             22 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                            | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                9 |             23 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/daddr                                               | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                9 |             24 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             24 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                             |               13 |             24 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             25 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2_n_0                           | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1_n_0                                                   |                7 |             25 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |             25 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                             |               12 |             25 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/toggle                                                                                                                                                                                                                                                                                                                                              | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/MGT_RX_RESET                                                                                                                                                                                                                                                                                                               |                5 |             26 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                                                                                                                                            | onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/p_8_out                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                                                                                                                                                                                          |                6 |             26 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0                                                                                                   | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr                                                                                                                                      |                4 |             26 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                                                                            | onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                                                                                                                                                                                       |                3 |             26 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |             28 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             28 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |             29 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             29 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                                                                    | onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                                                                                                                                       |                5 |             30 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                                                                                                                                            | onegbe_test_inst/onegbe_test_struct/pkt_sim/relational/sBus_reg[30]                                                                                                                                                                                                                                                                                                                                                 | onegbe_test_inst/onegbe_test_struct/pkt_sim/counter1/reg_array[0].fde_used.u2                                                                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                                                                                                                                            | onegbe_test_dest_ip/sBusValid                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_inst/onegbe_test_struct/pkt_sim/relational1/SINIT                                                                                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                                                                                                                                            | onegbe_test_pkt_sim_payload_len/sBusValid                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                9 |             32 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_mac/mac_rx/rx_crc_chk/CRC_reg[31]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                9 |             32 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe_mac/mac_tx/tx_crc_gen/CRC_reg[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                7 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                                                                                                                                            | onegbe_test_pkt_sim_period/sBusValid                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                7 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/S_AXI_RDATA0                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                             |               21 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/E[0]                                                                                                                                                                                                                                                                                                                                           | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                       |               13 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[wreq]_2[0]                                                                                                                                                                                                                                                                                                                    | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                       |               15 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[wreq]_1[0]                                                                                                                                                                                                                                                                                                                    | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                       |               13 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[wreq]_0[0]                                                                                                                                                                                                                                                                                                                    | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                       |               10 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr][2]_2[0]                                                                                                                                                                                                                                                                                                                 | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                       |               12 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr][2]_1[0]                                                                                                                                                                                                                                                                                                                 | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                       |               14 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr][2]_0[0]                                                                                                                                                                                                                                                                                                                 | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                       |                9 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/E[0]                                                                                                                                                                                                                                                                                                                                        | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                       |               11 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/cpu_wait_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                             |               15 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                                                                                                                                                          | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                                                                                                                                                                                 |                9 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                             |               13 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                                                                                                                                             | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                                                                                                                                      |               23 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                                                                                                                                             | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                                                                                                                                      |               23 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                                                                                                                                             | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                                                                                                                                      |               22 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                                                                                                                                             | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                                                                                                                                      |               23 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                                                                                                                                            | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                                                                                                                                                                                 |                8 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso[rdata][31]_i_1_n_0                                                                                                                                                                                                                                                                                                            | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                       |               11 |             33 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso[rdata][31]_i_1__1_n_0                                                                                                                                                                                                                                                                                         | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                       |               12 |             33 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso[rdata][31]_i_1__0_n_0                                                                                                                                                                                                                                                                                                            | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                       |               17 |             33 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                7 |             33 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                7 |             33 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                                                                       | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             38 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                                                                                                                                                                                               |               15 |             38 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                                                                                                                                            | onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                                                                    | onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                                                                                                                                       |                6 |             39 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | onegbe_test_one_gbe_wb2axi4lite/current_address[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                       |               10 |             39 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/MGT_RX_RESET                                                                                                                                                                                                                                                                                                               |               13 |             41 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                                                                                                                     |               11 |             41 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                             |               14 |             44 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                             |               12 |             44 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             44 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             44 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                                                                                                                                                                                 |               24 |             46 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                       |               24 |             47 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     | onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |               16 |             47 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |             48 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                                                                         | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             48 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |             48 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |             48 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                             |               13 |             51 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                                                                                                              | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |               15 |             62 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                                                                                                              | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                                   |               14 |             62 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                             |               23 |             62 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                             |               26 |             62 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                                                                       | onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                                                                                                                                  |               19 |             64 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          | onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                                                                                                                                       | onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                                                                                                                                  |               19 |             64 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                                                                                                                                            | onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             80 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                                                                       | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                                                                                                                                                                                 |               26 |             84 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                                                                         | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                                                                                                                                                                                 |               26 |             84 |
|  zcu111_infr_inst/independent_clock_bufg                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                             |               28 |            121 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_0[0]                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                             |               47 |            147 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                             |               45 |            147 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                             |               70 |            170 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                             |               73 |            319 |
|  onegbe_test_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                             |              124 |            463 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


