// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pretest (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V,
        y_V,
        ap_return
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_state6 = 10'd32;
parameter    ap_ST_fsm_state7 = 10'd64;
parameter    ap_ST_fsm_state8 = 10'd128;
parameter    ap_ST_fsm_state9 = 10'd256;
parameter    ap_ST_fsm_state10 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [39:0] x_V;
input  [39:0] y_V;
output  [0:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [0:0] p_Result_s_reg_883;
wire    ap_CS_fsm_state2;
wire   [80:0] grp_fu_82_p2;
reg   [80:0] reg_889;
wire    ap_CS_fsm_state4;
wire   [79:0] grp_fu_124_p2;
wire    ap_CS_fsm_state5;
wire  signed [80:0] sext_ln1118_fu_847_p1;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state7;
wire   [39:0] grp_fu_182_p3;
reg   [39:0] reg_898;
wire   [39:0] grp_fu_206_p2;
wire    ap_CS_fsm_state3;
reg   [0:0] p_Result_3_reg_937;
wire   [0:0] grp_fu_260_p2;
reg   [0:0] carry_1_reg_944;
wire   [0:0] Range1_all_ones_fu_595_p2;
reg   [0:0] Range1_all_ones_reg_950;
wire   [0:0] Range2_all_ones_fu_404_p2;
reg   [0:0] Range2_all_ones_reg_955;
reg   [2:0] p_Result_s_15_reg_979;
wire   [0:0] Range1_all_zeros_fu_409_p2;
reg   [0:0] Range1_all_zeros_reg_990;
reg   [0:0] p_Result_6_reg_1006;
wire   [0:0] Range2_all_ones_1_fu_664_p2;
reg   [0:0] Range2_all_ones_1_reg_1019;
reg   [0:0] p_Result_8_reg_1025;
wire   [0:0] Range1_all_zeros_1_fu_670_p2;
reg   [0:0] Range1_all_zeros_1_reg_1030;
wire   [0:0] Range1_all_ones_2_fu_648_p2;
reg   [0:0] Range1_all_ones_2_reg_1037;
wire   [79:0] grp_fu_417_p2;
reg   [79:0] reg_1053;
wire  signed [79:0] r_V_7_fu_423_p1;
wire   [79:0] grp_fu_220_p2;
wire   [0:0] grp_fu_827_p2;
reg   [0:0] icmp_ln1497_1_reg_1058;
wire    ap_CS_fsm_state6;
wire  signed [39:0] p_Val2_13_fu_298_p3;
reg  signed [39:0] p_Val2_13_reg_1068;
wire  signed [79:0] r_V_2_fu_414_p1;
reg  signed [80:0] reg_1073;
wire   [40:0] grp_fu_365_p2;
wire   [34:0] trunc_ln718_fu_96_p1;
wire   [34:0] trunc_ln718_1_fu_549_p1;
wire  signed [80:0] r_V_4_fu_844_p1;
wire  signed [79:0] r_V_fu_78_p1;
reg  signed [40:0] grp_fu_82_p0;
reg  signed [39:0] grp_fu_82_p1;
wire   [79:0] p_Result_s_fu_88_p1;
wire   [79:0] trunc_ln718_fu_96_p0;
wire   [79:0] p_Result_s_15_fu_100_p1;
wire   [79:0] p_Result_1_fu_110_p1;
wire  signed [39:0] lhs_V_fu_120_p0;
reg   [79:0] grp_fu_124_p0;
wire  signed [79:0] sext_ln728_fu_560_p1;
wire  signed [40:0] lhs_V_1_fu_832_p1;
reg  signed [79:0] grp_fu_124_p1;
wire  signed [40:0] rhs_V_1_fu_835_p1;
wire   [39:0] p_Result_8_fu_144_p1;
wire   [0:0] grp_fu_371_p3;
wire   [0:0] p_Result_4_fu_130_p3;
wire   [0:0] grp_fu_330_p2;
wire   [0:0] tmp_12_fu_587_p3;
reg   [0:0] grp_fu_182_p0;
wire   [0:0] or_ln340_8_fu_284_p2;
wire   [0:0] or_ln340_6_fu_799_p2;
wire   [0:0] or_ln340_1_fu_521_p2;
wire   [39:0] grp_fu_198_p3;
wire   [39:0] grp_fu_190_p3;
reg   [0:0] grp_fu_190_p0;
wire   [0:0] underflow_3_fu_254_p2;
wire   [0:0] underflow_fu_504_p2;
wire   [0:0] underflow_2_fu_782_p2;
reg   [39:0] grp_fu_190_p2;
reg   [0:0] grp_fu_198_p0;
wire   [0:0] or_ln340_4_fu_787_p2;
wire   [0:0] or_ln340_fu_471_p2;
wire   [0:0] or_ln340_7_fu_242_p2;
reg   [39:0] grp_fu_198_p2;
reg   [39:0] grp_fu_206_p0;
reg   [39:0] grp_fu_206_p1;
wire   [39:0] zext_ln415_fu_361_p1;
wire   [40:0] p_Result_9_fu_212_p1;
reg   [79:0] grp_fu_220_p0;
reg  signed [79:0] grp_fu_220_p1;
wire  signed [40:0] lhs_V_fu_120_p1;
wire   [39:0] p_Result_10_fu_226_p1;
wire   [40:0] tmp_20_fu_234_p1;
wire   [0:0] p_Result_9_fu_212_p3;
wire   [0:0] xor_ln786_3_fu_266_p2;
reg   [0:0] grp_fu_260_p0;
wire   [0:0] grp_fu_492_p2;
wire   [0:0] grp_fu_695_p2;
wire   [0:0] and_ln786_5_fu_272_p2;
wire   [0:0] tmp_20_fu_234_p3;
wire   [0:0] p_Result_10_fu_226_p3;
wire   [0:0] xor_ln340_1_fu_170_p2;
wire   [0:0] xor_ln340_fu_164_p2;
wire   [0:0] or_ln340_3_fu_278_p2;
wire   [39:0] select_ln340_1_fu_290_p3;
wire   [39:0] select_ln388_1_fu_527_p3;
wire   [79:0] y2_V_fu_314_p1;
wire   [79:0] tmp_8_fu_323_p1;
wire   [34:0] grp_fu_330_p0;
wire   [79:0] tmp_3_fu_335_p1;
wire   [79:0] tmp_5_fu_348_p1;
wire   [0:0] tmp_5_fu_348_p3;
wire   [0:0] and_ln412_fu_355_p2;
reg  signed [40:0] grp_fu_365_p0;
reg  signed [40:0] grp_fu_365_p1;
wire   [39:0] zext_ln415_1_fu_620_p1;
wire   [3:0] Range1_all_zeros_fu_409_p0;
wire  signed [39:0] grp_fu_417_p0;
wire  signed [39:0] grp_fu_417_p1;
wire   [0:0] deleted_zeros_fu_432_p3;
wire   [0:0] xor_ln779_fu_498_p2;
wire   [0:0] and_ln779_fu_450_p2;
wire   [0:0] or_ln786_fu_515_p2;
wire   [0:0] xor_ln786_1_fu_152_p2;
wire   [0:0] deleted_ones_fu_455_p3;
reg   [0:0] grp_fu_492_p0;
reg   [0:0] grp_fu_492_p1;
wire   [0:0] xor_ln785_fu_444_p2;
wire   [0:0] tmp_8_fu_323_p3;
wire   [0:0] xor_ln786_fu_465_p2;
wire   [0:0] and_ln786_fu_487_p2;
wire   [0:0] and_ln781_fu_461_p2;
wire   [0:0] or_ln340_2_fu_509_p2;
wire   [0:0] underflow_1_fu_481_p2;
wire   [79:0] trunc_ln718_1_fu_549_p0;
wire   [75:0] rhs_V_fu_553_p3;
wire   [3:0] Range1_all_ones_fu_595_p0;
wire   [0:0] tmp_14_fu_606_p3;
wire   [0:0] r_3_fu_176_p2;
wire   [0:0] and_ln412_1_fu_614_p2;
wire   [39:0] tmp_15_fu_630_p1;
wire   [3:0] tmp_1_fu_654_p4;
wire   [2:0] tmp_fu_638_p4;
wire   [79:0] grp_fu_688_p1;
reg   [0:0] grp_fu_695_p0;
wire    ap_CS_fsm_state10;
wire   [79:0] tmp_17_fu_713_p1;
wire   [0:0] tmp_17_fu_713_p3;
wire   [0:0] xor_ln779_1_fu_720_p2;
wire   [0:0] and_ln779_1_fu_726_p2;
wire   [0:0] deleted_zeros_1_fu_707_p3;
wire   [0:0] xor_ln785_2_fu_743_p2;
wire   [0:0] or_ln785_1_fu_749_p2;
wire   [0:0] xor_ln785_3_fu_754_p2;
wire   [0:0] deleted_ones_2_fu_731_p3;
wire   [0:0] and_ln781_1_fu_738_p2;
wire   [0:0] and_ln786_3_fu_765_p2;
wire   [0:0] or_ln786_1_fu_770_p2;
wire   [0:0] xor_ln786_2_fu_776_p2;
wire   [0:0] overflow_1_fu_759_p2;
wire   [0:0] or_ln340_5_fu_793_p2;
reg   [80:0] grp_fu_827_p0;
wire  signed [80:0] sext_ln1497_fu_863_p1;
reg   [80:0] grp_fu_827_p1;
wire  signed [39:0] lhs_V_1_fu_832_p0;
wire  signed [39:0] r_V_4_fu_844_p0;
wire   [40:0] sext_ln1118_fu_847_p0;
wire   [73:0] r_V_6_fu_856_p3;
reg   [9:0] ap_NS_fsm;
wire   [39:0] grp_fu_365_p01;
wire   [3:0] reg_10533;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
end

calc_mul_41s_40s_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 41 ),
    .din1_WIDTH( 40 ),
    .dout_WIDTH( 81 ))
calc_mul_41s_40s_bkb_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_82_p0),
    .din1(grp_fu_82_p1),
    .ce(1'b1),
    .dout(grp_fu_82_p2)
);

calc_mul_40s_40s_cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 40 ),
    .dout_WIDTH( 80 ))
calc_mul_40s_40s_cud_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_417_p0),
    .din1(grp_fu_417_p1),
    .ce(1'b1),
    .dout(grp_fu_417_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        reg_1053 <= reg_10533;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_1053 <= grp_fu_220_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_1053 <= r_V_7_fu_423_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        reg_1053 <= grp_fu_417_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        reg_1073 <= grp_fu_182_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        reg_1073 <= r_V_fu_78_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        reg_1073 <= r_V_4_fu_844_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        reg_1073 <= trunc_ln718_1_fu_549_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        reg_1073 <= trunc_ln718_fu_96_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_1073 <= grp_fu_365_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_1073 <= r_V_2_fu_414_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        reg_889 <= sext_ln1118_fu_847_p1;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5))) begin
        reg_889 <= grp_fu_124_p2;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        reg_889 <= grp_fu_82_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_898 <= grp_fu_206_p2;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        reg_898 <= grp_fu_182_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        Range1_all_ones_2_reg_1037 <= Range1_all_ones_2_fu_648_p2;
        Range1_all_zeros_1_reg_1030 <= Range1_all_zeros_1_fu_670_p2;
        Range2_all_ones_1_reg_1019 <= Range2_all_ones_1_fu_664_p2;
        p_Result_6_reg_1006 <= grp_fu_124_p2[32'd79];
        p_Result_8_reg_1025 <= p_Result_8_fu_144_p1[32'd39];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        Range1_all_ones_reg_950 <= Range1_all_ones_fu_595_p2;
        Range1_all_zeros_reg_990 <= Range1_all_zeros_fu_409_p2;
        Range2_all_ones_reg_955 <= Range2_all_ones_fu_404_p2;
        carry_1_reg_944 <= grp_fu_260_p2;
        p_Result_3_reg_937 <= grp_fu_206_p2[32'd39];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        icmp_ln1497_1_reg_1058 <= grp_fu_827_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_Result_s_15_reg_979 <= {{p_Result_s_15_fu_100_p1[79:77]}};
        p_Result_s_reg_883 <= p_Result_s_fu_88_p1[32'd79];
        p_Val2_13_reg_1068 <= p_Val2_13_fu_298_p3;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_124_p0 = lhs_V_1_fu_832_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_124_p0 = sext_ln728_fu_560_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_124_p0 = 40'd68719476736;
    end else begin
        grp_fu_124_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_124_p1 = rhs_V_1_fu_835_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_124_p1 = reg_889;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_124_p1 = x_V;
    end else begin
        grp_fu_124_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_182_p0 = or_ln340_6_fu_799_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_182_p0 = or_ln340_1_fu_521_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_182_p0 = or_ln340_8_fu_284_p2;
    end else begin
        grp_fu_182_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_190_p0 = underflow_2_fu_782_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_190_p0 = underflow_fu_504_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_190_p0 = underflow_3_fu_254_p2;
    end else begin
        grp_fu_190_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_190_p2 = reg_1073;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_190_p2 = reg_898;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_190_p2 = grp_fu_124_p2;
    end else begin
        grp_fu_190_p2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_198_p0 = or_ln340_4_fu_787_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_198_p0 = or_ln340_fu_471_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_198_p0 = or_ln340_7_fu_242_p2;
    end else begin
        grp_fu_198_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_198_p2 = reg_1073;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_198_p2 = reg_898;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_198_p2 = grp_fu_124_p2;
    end else begin
        grp_fu_198_p2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_206_p0 = {{y2_V_fu_314_p1[75:36]}};
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_206_p0 = 40'd1082331758592;
    end else begin
        grp_fu_206_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_206_p1 = zext_ln415_fu_361_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_206_p1 = x_V;
    end else begin
        grp_fu_206_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_220_p0 = sext_ln728_fu_560_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_220_p0 = 41'd68719476736;
    end else begin
        grp_fu_220_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_220_p1 = reg_1053;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_220_p1 = lhs_V_fu_120_p1;
    end else begin
        grp_fu_220_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state6))) begin
        grp_fu_260_p0 = grp_fu_688_p1[32'd75];
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_fu_260_p0 = grp_fu_492_p2;
    end else begin
        grp_fu_260_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_365_p0 = grp_fu_365_p01;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_365_p0 = 41'd2181843386368;
    end else begin
        grp_fu_365_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_365_p1 = zext_ln415_1_fu_620_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_365_p1 = lhs_V_fu_120_p1;
    end else begin
        grp_fu_365_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_492_p0 = p_Result_3_reg_937;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_492_p0 = grp_fu_330_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_492_p0 = p_Result_10_fu_226_p1[32'd39];
    end else begin
        grp_fu_492_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_492_p1 = xor_ln785_fu_444_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_492_p1 = tmp_3_fu_335_p1[32'd36];
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_492_p1 = tmp_20_fu_234_p1[32'd40];
    end else begin
        grp_fu_492_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_695_p0 = grp_fu_827_p2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_695_p0 = tmp_15_fu_630_p1[32'd39];
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_695_p0 = p_Result_s_reg_883;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_695_p0 = grp_fu_206_p2[32'd39];
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_695_p0 = p_Result_9_fu_212_p1[32'd40];
    end else begin
        grp_fu_695_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_827_p0 = sext_ln1497_fu_863_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_827_p0 = reg_1053;
    end else begin
        grp_fu_827_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_827_p1 = reg_889;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_827_p1 = 80'd295147905179352825857;
    end else begin
        grp_fu_827_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_82_p0 = sext_ln1118_fu_847_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_82_p0 = r_V_2_fu_414_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_82_p0 = r_V_fu_78_p1;
    end else begin
        grp_fu_82_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_82_p1 = r_V_4_fu_844_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_82_p1 = r_V_2_fu_414_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_82_p1 = r_V_fu_78_p1;
    end else begin
        grp_fu_82_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Range1_all_ones_2_fu_648_p2 = ((tmp_1_fu_654_p4 == 4'd15) ? 1'b1 : 1'b0);

assign Range1_all_ones_fu_595_p0 = reg_1053;

assign Range1_all_ones_fu_595_p2 = ((Range1_all_ones_fu_595_p0 == 4'd15) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_fu_670_p2 = ((tmp_1_fu_654_p4 == 4'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_409_p0 = reg_1053;

assign Range1_all_zeros_fu_409_p2 = ((Range1_all_zeros_fu_409_p0 == 4'd0) ? 1'b1 : 1'b0);

assign Range2_all_ones_1_fu_664_p2 = ((tmp_fu_638_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range2_all_ones_fu_404_p2 = ((p_Result_s_15_reg_979 == 3'd7) ? 1'b1 : 1'b0);

assign and_ln412_1_fu_614_p2 = (tmp_14_fu_606_p3 & r_3_fu_176_p2);

assign and_ln412_fu_355_p2 = (tmp_5_fu_348_p3 & grp_fu_492_p2);

assign and_ln779_1_fu_726_p2 = (xor_ln779_1_fu_720_p2 & Range2_all_ones_1_reg_1019);

assign and_ln779_fu_450_p2 = (xor_ln779_fu_498_p2 & Range2_all_ones_reg_955);

assign and_ln781_1_fu_738_p2 = (grp_fu_260_p2 & Range1_all_ones_2_reg_1037);

assign and_ln781_fu_461_p2 = (carry_1_reg_944 & Range1_all_ones_reg_950);

assign and_ln786_3_fu_765_p2 = (p_Result_8_reg_1025 & deleted_ones_2_fu_731_p3);

assign and_ln786_5_fu_272_p2 = (tmp_20_fu_234_p3 & p_Result_10_fu_226_p3);

assign and_ln786_fu_487_p2 = (p_Result_3_reg_937 & deleted_ones_fu_455_p3);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_return = (icmp_ln1497_1_reg_1058 | grp_fu_695_p2);

assign deleted_ones_2_fu_731_p3 = ((grp_fu_260_p2[0:0] === 1'b1) ? and_ln779_1_fu_726_p2 : Range1_all_ones_2_reg_1037);

assign deleted_ones_fu_455_p3 = ((carry_1_reg_944[0:0] === 1'b1) ? and_ln779_fu_450_p2 : Range1_all_ones_reg_950);

assign deleted_zeros_1_fu_707_p3 = ((grp_fu_260_p2[0:0] === 1'b1) ? Range1_all_ones_2_reg_1037 : Range1_all_zeros_1_reg_1030);

assign deleted_zeros_fu_432_p3 = ((carry_1_reg_944[0:0] === 1'b1) ? Range1_all_ones_reg_950 : Range1_all_zeros_reg_990);

assign grp_fu_124_p2 = ($signed(grp_fu_124_p0) + $signed(grp_fu_124_p1));

assign grp_fu_182_p3 = ((grp_fu_182_p0[0:0] === 1'b1) ? grp_fu_198_p3 : grp_fu_190_p3);

assign grp_fu_190_p3 = ((grp_fu_190_p0[0:0] === 1'b1) ? 40'd549755813888 : grp_fu_190_p2);

assign grp_fu_198_p3 = ((grp_fu_198_p0[0:0] === 1'b1) ? 40'd549755813887 : grp_fu_198_p2);

assign grp_fu_206_p2 = (grp_fu_206_p0 + grp_fu_206_p1);

assign grp_fu_220_p2 = ($signed(grp_fu_220_p0) + $signed(grp_fu_220_p1));

assign grp_fu_260_p2 = (grp_fu_695_p2 & grp_fu_260_p0);

assign grp_fu_330_p0 = reg_1073;

assign grp_fu_330_p2 = ((grp_fu_330_p0 != 35'd0) ? 1'b1 : 1'b0);

assign grp_fu_365_p01 = {{grp_fu_124_p2[75:36]}};

assign grp_fu_365_p2 = ($signed(grp_fu_365_p0) + $signed(grp_fu_365_p1));

assign grp_fu_371_p3 = grp_fu_206_p2[32'd39];

assign grp_fu_417_p0 = r_V_7_fu_423_p1;

assign grp_fu_417_p1 = r_V_7_fu_423_p1;

assign grp_fu_492_p2 = (grp_fu_492_p1 | grp_fu_492_p0);

assign grp_fu_688_p1 = reg_889;

assign grp_fu_695_p2 = (grp_fu_695_p0 ^ 1'd1);

assign grp_fu_827_p2 = (($signed(grp_fu_827_p0) < $signed(grp_fu_827_p1)) ? 1'b1 : 1'b0);

assign lhs_V_1_fu_832_p0 = reg_1073;

assign lhs_V_1_fu_832_p1 = lhs_V_1_fu_832_p0;

assign lhs_V_fu_120_p0 = x_V;

assign lhs_V_fu_120_p1 = lhs_V_fu_120_p0;

assign or_ln340_1_fu_521_p2 = (or_ln340_2_fu_509_p2 | and_ln781_fu_461_p2);

assign or_ln340_2_fu_509_p2 = (grp_fu_695_p2 | and_ln786_fu_487_p2);

assign or_ln340_3_fu_278_p2 = (xor_ln340_1_fu_170_p2 | grp_fu_371_p3);

assign or_ln340_4_fu_787_p2 = (underflow_2_fu_782_p2 | overflow_1_fu_759_p2);

assign or_ln340_5_fu_793_p2 = (xor_ln785_3_fu_754_p2 | and_ln786_3_fu_765_p2);

assign or_ln340_6_fu_799_p2 = (or_ln340_5_fu_793_p2 | and_ln781_1_fu_738_p2);

assign or_ln340_7_fu_242_p2 = (underflow_3_fu_254_p2 | grp_fu_260_p2);

assign or_ln340_8_fu_284_p2 = (grp_fu_695_p2 | and_ln786_5_fu_272_p2);

assign or_ln340_fu_471_p2 = (underflow_fu_504_p2 | grp_fu_260_p2);

assign or_ln785_1_fu_749_p2 = (xor_ln785_2_fu_743_p2 | p_Result_8_reg_1025);

assign or_ln786_1_fu_770_p2 = (and_ln786_3_fu_765_p2 | and_ln781_1_fu_738_p2);

assign or_ln786_fu_515_p2 = (and_ln786_fu_487_p2 | and_ln781_fu_461_p2);

assign overflow_1_fu_759_p2 = (xor_ln785_3_fu_754_p2 & or_ln785_1_fu_749_p2);

assign p_Result_10_fu_226_p1 = grp_fu_124_p2;

assign p_Result_10_fu_226_p3 = p_Result_10_fu_226_p1[32'd39];

assign p_Result_1_fu_110_p1 = grp_fu_82_p2;

assign p_Result_4_fu_130_p3 = grp_fu_365_p2[32'd40];

assign p_Result_8_fu_144_p1 = grp_fu_365_p2;

assign p_Result_9_fu_212_p1 = grp_fu_220_p2;

assign p_Result_9_fu_212_p3 = p_Result_9_fu_212_p1[32'd40];

assign p_Result_s_15_fu_100_p1 = grp_fu_82_p2;

assign p_Result_s_fu_88_p1 = grp_fu_82_p2;

assign p_Val2_13_fu_298_p3 = ((or_ln340_3_fu_278_p2[0:0] === 1'b1) ? select_ln340_1_fu_290_p3 : select_ln388_1_fu_527_p3);

assign r_3_fu_176_p2 = (tmp_12_fu_587_p3 | grp_fu_330_p2);

assign r_V_2_fu_414_p1 = p_Val2_13_reg_1068;

assign r_V_4_fu_844_p0 = reg_1073;

assign r_V_4_fu_844_p1 = r_V_4_fu_844_p0;

assign r_V_6_fu_856_p3 = {{reg_898}, {34'd0}};

assign r_V_7_fu_423_p1 = $signed(reg_898);

assign r_V_fu_78_p1 = $signed(y_V);

assign reg_10533 = {{p_Result_1_fu_110_p1[79:76]}};

assign rhs_V_1_fu_835_p1 = p_Val2_13_reg_1068;

assign rhs_V_fu_553_p3 = {{reg_898}, {36'd0}};

assign select_ln340_1_fu_290_p3 = ((xor_ln340_fu_164_p2[0:0] === 1'b1) ? 40'd549755813887 : grp_fu_206_p2);

assign select_ln388_1_fu_527_p3 = ((underflow_1_fu_481_p2[0:0] === 1'b1) ? 40'd549755813888 : grp_fu_206_p2);

assign sext_ln1118_fu_847_p0 = reg_889;

assign sext_ln1118_fu_847_p1 = $signed(sext_ln1118_fu_847_p0);

assign sext_ln1497_fu_863_p1 = $signed(r_V_6_fu_856_p3);

assign sext_ln728_fu_560_p1 = $signed(rhs_V_fu_553_p3);

assign tmp_12_fu_587_p3 = grp_fu_124_p2[32'd36];

assign tmp_14_fu_606_p3 = grp_fu_124_p2[32'd35];

assign tmp_15_fu_630_p1 = reg_1073;

assign tmp_17_fu_713_p1 = reg_889;

assign tmp_17_fu_713_p3 = tmp_17_fu_713_p1[32'd76];

assign tmp_1_fu_654_p4 = {{grp_fu_124_p2[79:76]}};

assign tmp_20_fu_234_p1 = grp_fu_220_p2;

assign tmp_20_fu_234_p3 = tmp_20_fu_234_p1[32'd40];

assign tmp_3_fu_335_p1 = reg_889;

assign tmp_5_fu_348_p1 = reg_889;

assign tmp_5_fu_348_p3 = tmp_5_fu_348_p1[32'd35];

assign tmp_8_fu_323_p1 = reg_889;

assign tmp_8_fu_323_p3 = tmp_8_fu_323_p1[32'd76];

assign tmp_fu_638_p4 = {{grp_fu_124_p2[79:77]}};

assign trunc_ln718_1_fu_549_p0 = grp_fu_82_p2;

assign trunc_ln718_1_fu_549_p1 = trunc_ln718_1_fu_549_p0[34:0];

assign trunc_ln718_fu_96_p0 = grp_fu_82_p2;

assign trunc_ln718_fu_96_p1 = trunc_ln718_fu_96_p0[34:0];

assign underflow_1_fu_481_p2 = (xor_ln786_1_fu_152_p2 & p_Result_4_fu_130_p3);

assign underflow_2_fu_782_p2 = (xor_ln786_2_fu_776_p2 & p_Result_6_reg_1006);

assign underflow_3_fu_254_p2 = (xor_ln786_3_fu_266_p2 & p_Result_9_fu_212_p3);

assign underflow_fu_504_p2 = (xor_ln786_fu_465_p2 & p_Result_s_reg_883);

assign xor_ln340_1_fu_170_p2 = (p_Result_4_fu_130_p3 ^ 1'd1);

assign xor_ln340_fu_164_p2 = (p_Result_4_fu_130_p3 ^ grp_fu_371_p3);

assign xor_ln779_1_fu_720_p2 = (tmp_17_fu_713_p3 ^ 1'd1);

assign xor_ln779_fu_498_p2 = (tmp_8_fu_323_p3 ^ 1'd1);

assign xor_ln785_2_fu_743_p2 = (deleted_zeros_1_fu_707_p3 ^ 1'd1);

assign xor_ln785_3_fu_754_p2 = (p_Result_6_reg_1006 ^ 1'd1);

assign xor_ln785_fu_444_p2 = (deleted_zeros_fu_432_p3 ^ 1'd1);

assign xor_ln786_1_fu_152_p2 = (grp_fu_371_p3 ^ 1'd1);

assign xor_ln786_2_fu_776_p2 = (or_ln786_1_fu_770_p2 ^ 1'd1);

assign xor_ln786_3_fu_266_p2 = (1'd1 ^ and_ln786_5_fu_272_p2);

assign xor_ln786_fu_465_p2 = (or_ln786_fu_515_p2 ^ 1'd1);

assign y2_V_fu_314_p1 = reg_889;

assign zext_ln415_1_fu_620_p1 = and_ln412_1_fu_614_p2;

assign zext_ln415_fu_361_p1 = and_ln412_fu_355_p2;

endmodule //pretest
