\hypertarget{classclk__div_1_1div}{}\section{div Architecture Reference}
\label{classclk__div_1_1div}\index{div@{div}}
\subsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classclk__div_1_1div_a0a2b446597a947bf6a5807498fa17ba1}{P\+R\+O\+C\+E\+S\+S\+\_\+0}{\bfseries  ( {\bfseries {\bfseries \hyperlink{classclk__div_a57fad7f33f7766724bdea76e7b0330ef}{clk\+\_\+in}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries \hyperlink{classclk__div_a512588aa484615b7e90600a1bc9507b4}{en}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries \hyperlink{classclk__div_a425c2042b3ea21827b9b29c6712312d9}{div}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classclk__div_1_1div_a25d9525383f1b60f7c2e081319516a96}{count} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+O\+R}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+T\+O}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classclk__div_1_1div_a91ef6072d99aa4429fb1b3a883554754}{clk\+\_\+out\+\_\+bi} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsection{Detailed Description}


Definition at line 13 of file clk\+\_\+div.\+vhd.



\subsection{Member Function Documentation}
\hypertarget{classclk__div_1_1div_a0a2b446597a947bf6a5807498fa17ba1}{}\index{clk\+\_\+div\+::div@{clk\+\_\+div\+::div}!P\+R\+O\+C\+E\+S\+S\+\_\+0@{P\+R\+O\+C\+E\+S\+S\+\_\+0}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+0@{P\+R\+O\+C\+E\+S\+S\+\_\+0}!clk\+\_\+div\+::div@{clk\+\_\+div\+::div}}
\subsubsection[{P\+R\+O\+C\+E\+S\+S\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+0(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk\+\_\+in}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf en}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf div}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classclk__div_1_1div_a0a2b446597a947bf6a5807498fa17ba1}


Definition at line 18 of file clk\+\_\+div.\+vhd.



\subsection{Member Data Documentation}
\hypertarget{classclk__div_1_1div_a91ef6072d99aa4429fb1b3a883554754}{}\index{clk\+\_\+div\+::div@{clk\+\_\+div\+::div}!clk\+\_\+out\+\_\+bi@{clk\+\_\+out\+\_\+bi}}
\index{clk\+\_\+out\+\_\+bi@{clk\+\_\+out\+\_\+bi}!clk\+\_\+div\+::div@{clk\+\_\+div\+::div}}
\subsubsection[{clk\+\_\+out\+\_\+bi}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk\+\_\+out\+\_\+bi} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classclk__div_1_1div_a91ef6072d99aa4429fb1b3a883554754}


Definition at line 15 of file clk\+\_\+div.\+vhd.

\hypertarget{classclk__div_1_1div_a25d9525383f1b60f7c2e081319516a96}{}\index{clk\+\_\+div\+::div@{clk\+\_\+div\+::div}!count@{count}}
\index{count@{count}!clk\+\_\+div\+::div@{clk\+\_\+div\+::div}}
\subsubsection[{count}]{\setlength{\rightskip}{0pt plus 5cm}{\bf count} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+O\+R}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+T\+O}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classclk__div_1_1div_a25d9525383f1b60f7c2e081319516a96}


Definition at line 14 of file clk\+\_\+div.\+vhd.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{clk__div_8vhd}{clk\+\_\+div.\+vhd}\end{DoxyCompactItemize}
