

================================================================
== Vivado HLS Report for 'pid'
================================================================
* Date:           Fri May 31 16:14:58 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PID
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   27|   27|    8|    8| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 1
  Pipeline-0 : II = 8, D = 28, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%cmdIn_V_addr_4 = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 5" [PID/pid.cpp:64]   --->   Operation 29 'getelementptr' 'cmdIn_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%p_Val2_s = load i16* %cmdIn_V_addr_4, align 2" [PID/pid.cpp:64]   --->   Operation 30 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%measured_V_addr_3 = getelementptr [6 x i16]* %measured_V, i64 0, i64 3" [PID/pid.cpp:134]   --->   Operation 31 'getelementptr' 'measured_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%p_Val2_54 = load i16* %measured_V_addr_3, align 2" [PID/pid.cpp:134]   --->   Operation 32 'load' 'p_Val2_54' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%kp_V_addr_3 = getelementptr [6 x i32]* %kp_V, i64 0, i64 3" [PID/pid.cpp:137]   --->   Operation 33 'getelementptr' 'kp_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (2.32ns)   --->   "%kp_V_load_3 = load i32* %kp_V_addr_3, align 4" [PID/pid.cpp:137]   --->   Operation 34 'load' 'kp_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%ki_V_addr_2 = getelementptr [4 x i32]* %ki_V, i64 0, i64 2" [PID/pid.cpp:137]   --->   Operation 35 'getelementptr' 'ki_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (2.32ns)   --->   "%ki_V_load_2 = load i32* %ki_V_addr_2, align 4" [PID/pid.cpp:137]   --->   Operation 36 'load' 'ki_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%kd_V_addr_2 = getelementptr [4 x i32]* %kd_V, i64 0, i64 2" [PID/pid.cpp:137]   --->   Operation 37 'getelementptr' 'kd_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (2.32ns)   --->   "%kd_V_load_2 = load i32* %kd_V_addr_2, align 4" [PID/pid.cpp:137]   --->   Operation 38 'load' 'kd_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 2 <SV = 1> <Delay = 6.53>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ki_V_addr = getelementptr [4 x i32]* %ki_V, i64 0, i64 0"   --->   Operation 39 'getelementptr' 'ki_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%kd_V_addr = getelementptr [4 x i32]* %kd_V, i64 0, i64 0"   --->   Operation 40 'getelementptr' 'kd_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%kp_V_addr = getelementptr [6 x i32]* %kp_V, i64 0, i64 0"   --->   Operation 41 'getelementptr' 'kp_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%measured_V_addr = getelementptr [6 x i16]* %measured_V, i64 0, i64 0"   --->   Operation 42 'getelementptr' 'measured_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%cmdIn_V_addr_1 = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 1" [PID/pid.cpp:64]   --->   Operation 43 'getelementptr' 'cmdIn_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (2.32ns)   --->   "%p_Val2_1 = load i16* %cmdIn_V_addr_1, align 2" [PID/pid.cpp:64]   --->   Operation 44 'load' 'p_Val2_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 45 [1/2] (2.32ns)   --->   "%p_Val2_s = load i16* %cmdIn_V_addr_4, align 2" [PID/pid.cpp:64]   --->   Operation 45 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ret_V = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %p_Val2_s, i32 13, i32 15)" [PID/pid.cpp:68]   --->   Operation 46 'partselect' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s, i32 15)" [PID/pid.cpp:68]   --->   Operation 47 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_32 = trunc i16 %p_Val2_s to i13" [PID/pid.cpp:68]   --->   Operation 48 'trunc' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.09ns)   --->   "%tmp_4 = icmp eq i13 %tmp_32, 0" [PID/pid.cpp:68]   --->   Operation 49 'icmp' 'tmp_4' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.65ns)   --->   "%ret_V_1 = add i3 1, %ret_V" [PID/pid.cpp:68]   --->   Operation 50 'add' 'ret_V_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%p_s = select i1 %tmp_4, i3 %ret_V, i3 %ret_V_1" [PID/pid.cpp:68]   --->   Operation 51 'select' 'p_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%p_1 = select i1 %tmp_16, i3 %p_s, i3 %ret_V" [PID/pid.cpp:68]   --->   Operation 52 'select' 'p_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.13ns) (out node of the LUT)   --->   "%tmp_6 = icmp ne i3 %p_1, 0" [PID/pid.cpp:68]   --->   Operation 53 'icmp' 'tmp_6' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.76ns)   --->   "store i16 0, i16* @last_error_pos_V_0, align 2" [PID/pid.cpp:104]   --->   Operation 54 'store' <Predicate = (!tmp_6)> <Delay = 1.76>
ST_2 : Operation 55 [1/1] (1.76ns)   --->   "store i16 0, i16* @last_error_pos_V_1, align 2" [PID/pid.cpp:105]   --->   Operation 55 'store' <Predicate = (!tmp_6)> <Delay = 1.76>
ST_2 : Operation 56 [1/1] (1.76ns)   --->   "store i32 0, i32* @integral_pos_V_0, align 4" [PID/pid.cpp:106]   --->   Operation 56 'store' <Predicate = (!tmp_6)> <Delay = 1.76>
ST_2 : Operation 57 [1/1] (1.76ns)   --->   "store i32 0, i32* @integral_pos_V_1, align 4" [PID/pid.cpp:107]   --->   Operation 57 'store' <Predicate = (!tmp_6)> <Delay = 1.76>
ST_2 : Operation 58 [2/2] (2.32ns)   --->   "%p_Val2_2 = load i16* %measured_V_addr, align 2" [PID/pid.cpp:77]   --->   Operation 58 'load' 'p_Val2_2' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 59 [2/2] (2.32ns)   --->   "%kp_V_load = load i32* %kp_V_addr, align 4" [PID/pid.cpp:80]   --->   Operation 59 'load' 'kp_V_load' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 60 [2/2] (2.32ns)   --->   "%ki_V_load = load i32* %ki_V_addr, align 4" [PID/pid.cpp:80]   --->   Operation 60 'load' 'ki_V_load' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 61 [2/2] (2.32ns)   --->   "%kd_V_load = load i32* %kd_V_addr, align 4" [PID/pid.cpp:80]   --->   Operation 61 'load' 'kd_V_load' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 62 [1/2] (2.32ns)   --->   "%p_Val2_54 = load i16* %measured_V_addr_3, align 2" [PID/pid.cpp:134]   --->   Operation 62 'load' 'p_Val2_54' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 63 [1/2] (2.32ns)   --->   "%kp_V_load_3 = load i32* %kp_V_addr_3, align 4" [PID/pid.cpp:137]   --->   Operation 63 'load' 'kp_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 64 [1/2] (2.32ns)   --->   "%ki_V_load_2 = load i32* %ki_V_addr_2, align 4" [PID/pid.cpp:137]   --->   Operation 64 'load' 'ki_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 65 [1/2] (2.32ns)   --->   "%kd_V_load_2 = load i32* %kd_V_addr_2, align 4" [PID/pid.cpp:137]   --->   Operation 65 'load' 'kd_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 3 <SV = 2> <Delay = 6.59>
ST_3 : Operation 66 [1/2] (2.32ns)   --->   "%p_Val2_1 = load i16* %cmdIn_V_addr_1, align 2" [PID/pid.cpp:64]   --->   Operation 66 'load' 'p_Val2_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%cmdIn_V_addr_2 = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 2" [PID/pid.cpp:64]   --->   Operation 67 'getelementptr' 'cmdIn_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [2/2] (2.32ns)   --->   "%p_Val2_46 = load i16* %cmdIn_V_addr_2, align 2" [PID/pid.cpp:64]   --->   Operation 68 'load' 'p_Val2_46' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_7 = sext i16 %p_Val2_1 to i17" [PID/pid.cpp:77]   --->   Operation 69 'sext' 'tmp_7' <Predicate = (tmp_6)> <Delay = 0.00>
ST_3 : Operation 70 [1/2] (2.32ns)   --->   "%p_Val2_2 = load i16* %measured_V_addr, align 2" [PID/pid.cpp:77]   --->   Operation 70 'load' 'p_Val2_2' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_8 = sext i16 %p_Val2_2 to i17" [PID/pid.cpp:77]   --->   Operation 71 'sext' 'tmp_8' <Predicate = (tmp_6)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (2.07ns)   --->   "%p_Val2_3 = sub i17 %tmp_7, %tmp_8" [PID/pid.cpp:77]   --->   Operation 72 'sub' 'p_Val2_3' <Predicate = (tmp_6)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%p_Val2_5 = call i20 @_ssdm_op_BitConcatenate.i20.i17.i3(i17 %p_Val2_3, i3 0)" [PID/pid.cpp:77]   --->   Operation 73 'bitconcatenate' 'p_Val2_5' <Predicate = (tmp_6)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%p_Val2_5_cast = sext i20 %p_Val2_5 to i21" [PID/pid.cpp:77]   --->   Operation 74 'sext' 'p_Val2_5_cast' <Predicate = (tmp_6)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%p_Val2_27 = load i16* @last_error_pos_V_0, align 2" [PID/pid.cpp:79]   --->   Operation 75 'load' 'p_Val2_27' <Predicate = (tmp_6)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_9 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %p_Val2_27, i3 0)" [PID/pid.cpp:79]   --->   Operation 76 'bitconcatenate' 'tmp_9' <Predicate = (tmp_6)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_9_cast = sext i19 %tmp_9 to i21" [PID/pid.cpp:79]   --->   Operation 77 'sext' 'tmp_9_cast' <Predicate = (tmp_6)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (2.19ns)   --->   "%p_Val2_8 = sub i21 %p_Val2_5_cast, %tmp_9_cast" [PID/pid.cpp:79]   --->   Operation 78 'sub' 'p_Val2_8' <Predicate = (tmp_6)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/2] (2.32ns)   --->   "%kp_V_load = load i32* %kp_V_addr, align 4" [PID/pid.cpp:80]   --->   Operation 79 'load' 'kp_V_load' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 80 [1/2] (2.32ns)   --->   "%ki_V_load = load i32* %ki_V_addr, align 4" [PID/pid.cpp:80]   --->   Operation 80 'load' 'ki_V_load' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 81 [1/2] (2.32ns)   --->   "%kd_V_load = load i32* %kd_V_addr, align 4" [PID/pid.cpp:80]   --->   Operation 81 'load' 'kd_V_load' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_35 = trunc i17 %p_Val2_3 to i16" [PID/pid.cpp:82]   --->   Operation 82 'trunc' 'tmp_35' <Predicate = (tmp_6)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.76ns)   --->   "store i16 %tmp_35, i16* @last_error_pos_V_0, align 2" [PID/pid.cpp:82]   --->   Operation 83 'store' <Predicate = (tmp_6)> <Delay = 1.76>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%measured_V_addr_1 = getelementptr [6 x i16]* %measured_V, i64 0, i64 1" [PID/pid.cpp:88]   --->   Operation 84 'getelementptr' 'measured_V_addr_1' <Predicate = (tmp_6)> <Delay = 0.00>
ST_3 : Operation 85 [2/2] (2.32ns)   --->   "%p_Val2_47 = load i16* %measured_V_addr_1, align 2" [PID/pid.cpp:88]   --->   Operation 85 'load' 'p_Val2_47' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%kp_V_addr_1 = getelementptr [6 x i32]* %kp_V, i64 0, i64 1" [PID/pid.cpp:91]   --->   Operation 86 'getelementptr' 'kp_V_addr_1' <Predicate = (tmp_6)> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (2.32ns)   --->   "%kp_V_load_1 = load i32* %kp_V_addr_1, align 4" [PID/pid.cpp:91]   --->   Operation 87 'load' 'kp_V_load_1' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%ki_V_addr_1 = getelementptr [4 x i32]* %ki_V, i64 0, i64 1" [PID/pid.cpp:91]   --->   Operation 88 'getelementptr' 'ki_V_addr_1' <Predicate = (tmp_6)> <Delay = 0.00>
ST_3 : Operation 89 [2/2] (2.32ns)   --->   "%ki_V_load_1 = load i32* %ki_V_addr_1, align 4" [PID/pid.cpp:91]   --->   Operation 89 'load' 'ki_V_load_1' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%kd_V_addr_1 = getelementptr [4 x i32]* %kd_V, i64 0, i64 1" [PID/pid.cpp:91]   --->   Operation 90 'getelementptr' 'kd_V_addr_1' <Predicate = (tmp_6)> <Delay = 0.00>
ST_3 : Operation 91 [2/2] (2.32ns)   --->   "%kd_V_load_1 = load i32* %kd_V_addr_1, align 4" [PID/pid.cpp:91]   --->   Operation 91 'load' 'kd_V_load_1' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 92 [1/2] (2.32ns)   --->   "%p_Val2_46 = load i16* %cmdIn_V_addr_2, align 2" [PID/pid.cpp:64]   --->   Operation 92 'load' 'p_Val2_46' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%cmdIn_V_addr_3 = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 3" [PID/pid.cpp:64]   --->   Operation 93 'getelementptr' 'cmdIn_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [2/2] (2.32ns)   --->   "%p_Val2_52 = load i16* %cmdIn_V_addr_3, align 2" [PID/pid.cpp:64]   --->   Operation 94 'load' 'p_Val2_52' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%p_Val2_5_cast1 = sext i20 %p_Val2_5 to i32" [PID/pid.cpp:77]   --->   Operation 95 'sext' 'p_Val2_5_cast1' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%p_Val2_14 = load i32* @integral_pos_V_0, align 4" [PID/pid.cpp:78]   --->   Operation 96 'load' 'p_Val2_14' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (2.55ns)   --->   "%p_Val2_6 = add i32 %p_Val2_14, %p_Val2_5_cast1" [PID/pid.cpp:78]   --->   Operation 97 'add' 'p_Val2_6' <Predicate = (tmp_6)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (2.47ns)   --->   "%tmp_1 = icmp slt i32 %p_Val2_6, -6553600" [PID/pid.cpp:78]   --->   Operation 98 'icmp' 'tmp_1' <Predicate = (tmp_6)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (2.47ns)   --->   "%tmp_2 = icmp sgt i32 %p_Val2_6, 6553600" [PID/pid.cpp:78]   --->   Operation 99 'icmp' 'tmp_2' <Predicate = (tmp_6)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp_3)   --->   "%p_Val2_6_cast = select i1 %tmp_1, i32 -6553600, i32 6553600" [PID/pid.cpp:78]   --->   Operation 100 'select' 'p_Val2_6_cast' <Predicate = (tmp_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_3)   --->   "%tmp = or i1 %tmp_1, %tmp_2" [PID/pid.cpp:78]   --->   Operation 101 'or' 'tmp' <Predicate = (tmp_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_3 = select i1 %tmp, i32 %p_Val2_6_cast, i32 %p_Val2_6" [PID/pid.cpp:78]   --->   Operation 102 'select' 'tmp_3' <Predicate = (tmp_6)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (1.76ns)   --->   "store i32 %tmp_3, i32* @integral_pos_V_0, align 4" [PID/pid.cpp:78]   --->   Operation 103 'store' <Predicate = (tmp_6)> <Delay = 1.76>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i32 %kp_V_load to i51" [PID/pid.cpp:80]   --->   Operation 104 'sext' 'OP1_V_cast' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%OP2_V_cast = sext i20 %p_Val2_5 to i51" [PID/pid.cpp:80]   --->   Operation 105 'sext' 'OP2_V_cast' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (8.51ns)   --->   "%p_Val2_9 = mul i51 %OP1_V_cast, %OP2_V_cast" [PID/pid.cpp:80]   --->   Operation 106 'mul' 'p_Val2_9' <Predicate = (tmp_6)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%OP1_V_2_cast = sext i32 %kd_V_load to i52" [PID/pid.cpp:80]   --->   Operation 107 'sext' 'OP1_V_2_cast' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%OP2_V_2_cast = sext i21 %p_Val2_8 to i52" [PID/pid.cpp:80]   --->   Operation 108 'sext' 'OP2_V_2_cast' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (8.51ns)   --->   "%p_Val2_4 = mul i52 %OP1_V_2_cast, %OP2_V_2_cast" [PID/pid.cpp:80]   --->   Operation 109 'mul' 'p_Val2_4' <Predicate = (tmp_6)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_17 = sext i16 %p_Val2_46 to i17" [PID/pid.cpp:88]   --->   Operation 110 'sext' 'tmp_17' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 111 [1/2] (2.32ns)   --->   "%p_Val2_47 = load i16* %measured_V_addr_1, align 2" [PID/pid.cpp:88]   --->   Operation 111 'load' 'p_Val2_47' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_18 = sext i16 %p_Val2_47 to i17" [PID/pid.cpp:88]   --->   Operation 112 'sext' 'tmp_18' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (2.07ns)   --->   "%p_Val2_48 = sub i17 %tmp_17, %tmp_18" [PID/pid.cpp:88]   --->   Operation 113 'sub' 'p_Val2_48' <Predicate = (tmp_6)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%p_Val2_49 = call i20 @_ssdm_op_BitConcatenate.i20.i17.i3(i17 %p_Val2_48, i3 0)" [PID/pid.cpp:88]   --->   Operation 114 'bitconcatenate' 'p_Val2_49' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%p_Val2_49_cast = sext i20 %p_Val2_49 to i21" [PID/pid.cpp:88]   --->   Operation 115 'sext' 'p_Val2_49_cast' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%p_Val2_51 = load i16* @last_error_pos_V_1, align 2" [PID/pid.cpp:90]   --->   Operation 116 'load' 'p_Val2_51' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_23 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %p_Val2_51, i3 0)" [PID/pid.cpp:90]   --->   Operation 117 'bitconcatenate' 'tmp_23' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_27_cast = sext i19 %tmp_23 to i21" [PID/pid.cpp:90]   --->   Operation 118 'sext' 'tmp_27_cast' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (2.19ns)   --->   "%p_Val2_7 = sub i21 %p_Val2_49_cast, %tmp_27_cast" [PID/pid.cpp:90]   --->   Operation 119 'sub' 'p_Val2_7' <Predicate = (tmp_6)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/2] (2.32ns)   --->   "%kp_V_load_1 = load i32* %kp_V_addr_1, align 4" [PID/pid.cpp:91]   --->   Operation 120 'load' 'kp_V_load_1' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 121 [1/2] (2.32ns)   --->   "%ki_V_load_1 = load i32* %ki_V_addr_1, align 4" [PID/pid.cpp:91]   --->   Operation 121 'load' 'ki_V_load_1' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 122 [1/2] (2.32ns)   --->   "%kd_V_load_1 = load i32* %kd_V_addr_1, align 4" [PID/pid.cpp:91]   --->   Operation 122 'load' 'kd_V_load_1' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_38 = trunc i17 %p_Val2_48 to i16" [PID/pid.cpp:93]   --->   Operation 123 'trunc' 'tmp_38' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (1.76ns)   --->   "store i16 %tmp_38, i16* @last_error_pos_V_1, align 2" [PID/pid.cpp:93]   --->   Operation 124 'store' <Predicate = (tmp_6)> <Delay = 1.76>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%measured_V_addr_2 = getelementptr [6 x i16]* %measured_V, i64 0, i64 2" [PID/pid.cpp:99]   --->   Operation 125 'getelementptr' 'measured_V_addr_2' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 126 [2/2] (2.32ns)   --->   "%p_Val2_53 = load i16* %measured_V_addr_2, align 2" [PID/pid.cpp:99]   --->   Operation 126 'load' 'p_Val2_53' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%kp_V_addr_2 = getelementptr [6 x i32]* %kp_V, i64 0, i64 2" [PID/pid.cpp:99]   --->   Operation 127 'getelementptr' 'kp_V_addr_2' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 128 [2/2] (2.32ns)   --->   "%kp_V_load_2 = load i32* %kp_V_addr_2, align 4" [PID/pid.cpp:99]   --->   Operation 128 'load' 'kp_V_load_2' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%ki_V_addr_3 = getelementptr [4 x i32]* %ki_V, i64 0, i64 3" [PID/pid.cpp:148]   --->   Operation 129 'getelementptr' 'ki_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [2/2] (2.32ns)   --->   "%ki_V_load_3 = load i32* %ki_V_addr_3, align 4" [PID/pid.cpp:148]   --->   Operation 130 'load' 'ki_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%kd_V_addr_3 = getelementptr [4 x i32]* %kd_V, i64 0, i64 3" [PID/pid.cpp:148]   --->   Operation 131 'getelementptr' 'kd_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [2/2] (2.32ns)   --->   "%kd_V_load_3 = load i32* %kd_V_addr_3, align 4" [PID/pid.cpp:148]   --->   Operation 132 'load' 'kd_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%cmdIn_V_addr = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 0" [PID/pid.cpp:64]   --->   Operation 133 'getelementptr' 'cmdIn_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [2/2] (2.32ns)   --->   "%p_Val2_61 = load i16* %cmdIn_V_addr, align 2" [PID/pid.cpp:64]   --->   Operation 134 'load' 'p_Val2_61' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 135 [1/2] (2.32ns)   --->   "%p_Val2_52 = load i16* %cmdIn_V_addr_3, align 2" [PID/pid.cpp:64]   --->   Operation 135 'load' 'p_Val2_52' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%OP1_V = sext i32 %ki_V_load to i64" [PID/pid.cpp:80]   --->   Operation 136 'sext' 'OP1_V' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%OP2_V = sext i32 %tmp_3 to i64" [PID/pid.cpp:80]   --->   Operation 137 'sext' 'OP2_V' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (8.51ns)   --->   "%p_Val2_33 = mul nsw i64 %OP1_V, %OP2_V" [PID/pid.cpp:80]   --->   Operation 138 'mul' 'p_Val2_33' <Predicate = (tmp_6)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%p_Val2_49_cast1 = sext i20 %p_Val2_49 to i32" [PID/pid.cpp:88]   --->   Operation 139 'sext' 'p_Val2_49_cast1' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%p_Val2_50 = load i32* @integral_pos_V_1, align 4" [PID/pid.cpp:89]   --->   Operation 140 'load' 'p_Val2_50' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (2.55ns)   --->   "%p_Val2_s_12 = add i32 %p_Val2_50, %p_Val2_49_cast1" [PID/pid.cpp:89]   --->   Operation 141 'add' 'p_Val2_s_12' <Predicate = (tmp_6)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (2.47ns)   --->   "%tmp_19 = icmp slt i32 %p_Val2_s_12, -6553600" [PID/pid.cpp:89]   --->   Operation 142 'icmp' 'tmp_19' <Predicate = (tmp_6)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (2.47ns)   --->   "%tmp_20 = icmp sgt i32 %p_Val2_s_12, 6553600" [PID/pid.cpp:89]   --->   Operation 143 'icmp' 'tmp_20' <Predicate = (tmp_6)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node tmp_22)   --->   "%p_Val2_cast = select i1 %tmp_19, i32 -6553600, i32 6553600" [PID/pid.cpp:89]   --->   Operation 144 'select' 'p_Val2_cast' <Predicate = (tmp_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node tmp_22)   --->   "%tmp_21 = or i1 %tmp_19, %tmp_20" [PID/pid.cpp:89]   --->   Operation 145 'or' 'tmp_21' <Predicate = (tmp_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_22 = select i1 %tmp_21, i32 %p_Val2_cast, i32 %p_Val2_s_12" [PID/pid.cpp:89]   --->   Operation 146 'select' 'tmp_22' <Predicate = (tmp_6)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (1.76ns)   --->   "store i32 %tmp_22, i32* @integral_pos_V_1, align 4" [PID/pid.cpp:89]   --->   Operation 147 'store' <Predicate = (tmp_6)> <Delay = 1.76>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%OP1_V_3_cast = sext i32 %kp_V_load_1 to i51" [PID/pid.cpp:91]   --->   Operation 148 'sext' 'OP1_V_3_cast' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%OP2_V_3_cast = sext i20 %p_Val2_49 to i51" [PID/pid.cpp:91]   --->   Operation 149 'sext' 'OP2_V_3_cast' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (8.51ns)   --->   "%p_Val2_10 = mul i51 %OP1_V_3_cast, %OP2_V_3_cast" [PID/pid.cpp:91]   --->   Operation 150 'mul' 'p_Val2_10' <Predicate = (tmp_6)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%OP1_V_5_cast = sext i32 %kd_V_load_1 to i52" [PID/pid.cpp:91]   --->   Operation 151 'sext' 'OP1_V_5_cast' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%OP2_V_5_cast = sext i21 %p_Val2_7 to i52" [PID/pid.cpp:91]   --->   Operation 152 'sext' 'OP2_V_5_cast' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (8.51ns)   --->   "%p_Val2_13 = mul i52 %OP1_V_5_cast, %OP2_V_5_cast" [PID/pid.cpp:91]   --->   Operation 153 'mul' 'p_Val2_13' <Predicate = (tmp_6)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_33 = sext i16 %p_Val2_52 to i17" [PID/pid.cpp:99]   --->   Operation 154 'sext' 'tmp_33' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 155 [1/2] (2.32ns)   --->   "%p_Val2_53 = load i16* %measured_V_addr_2, align 2" [PID/pid.cpp:99]   --->   Operation 155 'load' 'p_Val2_53' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_34 = sext i16 %p_Val2_53 to i17" [PID/pid.cpp:99]   --->   Operation 156 'sext' 'tmp_34' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (2.07ns)   --->   "%r_V = sub i17 %tmp_33, %tmp_34" [PID/pid.cpp:99]   --->   Operation 157 'sub' 'r_V' <Predicate = (tmp_6)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/2] (2.32ns)   --->   "%kp_V_load_2 = load i32* %kp_V_addr_2, align 4" [PID/pid.cpp:99]   --->   Operation 158 'load' 'kp_V_load_2' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%measured_V_addr_4 = getelementptr [6 x i16]* %measured_V, i64 0, i64 4" [PID/pid.cpp:145]   --->   Operation 159 'getelementptr' 'measured_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [2/2] (2.32ns)   --->   "%p_Val2_57 = load i16* %measured_V_addr_4, align 2" [PID/pid.cpp:145]   --->   Operation 160 'load' 'p_Val2_57' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%kp_V_addr_4 = getelementptr [6 x i32]* %kp_V, i64 0, i64 4" [PID/pid.cpp:148]   --->   Operation 161 'getelementptr' 'kp_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [2/2] (2.32ns)   --->   "%kp_V_load_4 = load i32* %kp_V_addr_4, align 4" [PID/pid.cpp:148]   --->   Operation 162 'load' 'kp_V_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 163 [1/2] (2.32ns)   --->   "%ki_V_load_3 = load i32* %ki_V_addr_3, align 4" [PID/pid.cpp:148]   --->   Operation 163 'load' 'ki_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 164 [1/2] (2.32ns)   --->   "%kd_V_load_3 = load i32* %kd_V_addr_3, align 4" [PID/pid.cpp:148]   --->   Operation 164 'load' 'kd_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 6 <SV = 5> <Delay = 8.51>
ST_6 : Operation 165 [1/2] (2.32ns)   --->   "%p_Val2_61 = load i16* %cmdIn_V_addr, align 2" [PID/pid.cpp:64]   --->   Operation 165 'load' 'p_Val2_61' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%p_Val2_9_cast = sext i51 %p_Val2_9 to i64" [PID/pid.cpp:80]   --->   Operation 166 'sext' 'p_Val2_9_cast' <Predicate = (tmp_6)> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_s = zext i64 %p_Val2_9_cast to i65" [PID/pid.cpp:80]   --->   Operation 167 'zext' 'tmp_s' <Predicate = (tmp_6)> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_5 = zext i64 %p_Val2_33 to i65" [PID/pid.cpp:80]   --->   Operation 168 'zext' 'tmp_5' <Predicate = (tmp_6)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (3.52ns)   --->   "%p_Val2_43 = add nsw i65 %tmp_5, %tmp_s" [PID/pid.cpp:80]   --->   Operation 169 'add' 'p_Val2_43' <Predicate = (tmp_6)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%OP1_V_1 = sext i32 %ki_V_load_1 to i64" [PID/pid.cpp:91]   --->   Operation 170 'sext' 'OP1_V_1' <Predicate = (tmp_6)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%OP2_V_1 = sext i32 %tmp_22 to i64" [PID/pid.cpp:91]   --->   Operation 171 'sext' 'OP2_V_1' <Predicate = (tmp_6)> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (8.51ns)   --->   "%p_Val2_11 = mul nsw i64 %OP1_V_1, %OP2_V_1" [PID/pid.cpp:91]   --->   Operation 172 'mul' 'p_Val2_11' <Predicate = (tmp_6)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%OP1_V_2 = sext i32 %kp_V_load_2 to i49" [PID/pid.cpp:99]   --->   Operation 173 'sext' 'OP1_V_2' <Predicate = (tmp_6)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%OP2_V_2 = sext i17 %r_V to i49" [PID/pid.cpp:99]   --->   Operation 174 'sext' 'OP2_V_2' <Predicate = (tmp_6)> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (8.51ns)   --->   "%p_Val2_16 = mul nsw i49 %OP1_V_2, %OP2_V_2" [PID/pid.cpp:99]   --->   Operation 175 'mul' 'p_Val2_16' <Predicate = (tmp_6)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%phitmp1 = call i16 @_ssdm_op_PartSelect.i16.i49.i32.i32(i49 %p_Val2_16, i32 16, i32 31)" [PID/pid.cpp:100]   --->   Operation 176 'partselect' 'phitmp1' <Predicate = (tmp_6)> <Delay = 0.00>
ST_6 : Operation 177 [1/2] (2.32ns)   --->   "%p_Val2_57 = load i16* %measured_V_addr_4, align 2" [PID/pid.cpp:145]   --->   Operation 177 'load' 'p_Val2_57' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 178 [1/2] (2.32ns)   --->   "%kp_V_load_4 = load i32* %kp_V_addr_4, align 4" [PID/pid.cpp:148]   --->   Operation 178 'load' 'kp_V_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%measured_V_addr_5 = getelementptr [6 x i16]* %measured_V, i64 0, i64 5" [PID/pid.cpp:157]   --->   Operation 179 'getelementptr' 'measured_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [2/2] (2.32ns)   --->   "%p_Val2_60 = load i16* %measured_V_addr_5, align 2" [PID/pid.cpp:157]   --->   Operation 180 'load' 'p_Val2_60' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%kp_V_addr_5 = getelementptr [6 x i32]* %kp_V, i64 0, i64 5" [PID/pid.cpp:157]   --->   Operation 181 'getelementptr' 'kp_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 182 [2/2] (2.32ns)   --->   "%kp_V_load_5 = load i32* %kp_V_addr_5, align 4" [PID/pid.cpp:157]   --->   Operation 182 'load' 'kp_V_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 7 <SV = 6> <Delay = 7.06>
ST_7 : Operation 183 [1/1] (1.76ns)   --->   "br label %_ifconv1"   --->   Operation 183 'br' <Predicate = (!tmp_6)> <Delay = 1.76>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_10 = zext i65 %p_Val2_43 to i66" [PID/pid.cpp:80]   --->   Operation 184 'zext' 'tmp_10' <Predicate = (tmp_6)> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_11 = zext i52 %p_Val2_4 to i66" [PID/pid.cpp:80]   --->   Operation 185 'zext' 'tmp_11' <Predicate = (tmp_6)> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (3.54ns)   --->   "%p_Val2_45 = add nsw i66 %tmp_10, %tmp_11" [PID/pid.cpp:80]   --->   Operation 186 'add' 'p_Val2_45' <Predicate = (tmp_6)> <Delay = 3.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 @_ssdm_op_PartSelect.i32.i66.i32.i32(i66 %p_Val2_45, i32 16, i32 47)" [PID/pid.cpp:80]   --->   Operation 187 'partselect' 'tmp_12' <Predicate = (tmp_6)> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (2.47ns)   --->   "%tmp_13 = icmp slt i32 %tmp_12, -65536" [PID/pid.cpp:81]   --->   Operation 188 'icmp' 'tmp_13' <Predicate = (tmp_6)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 189 [1/1] (2.47ns)   --->   "%tmp_14 = icmp sgt i32 %tmp_12, 65470" [PID/pid.cpp:81]   --->   Operation 189 'icmp' 'tmp_14' <Predicate = (tmp_6)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node tmp_37)   --->   "%tmp_15 = or i1 %tmp_13, %tmp_14" [PID/pid.cpp:81]   --->   Operation 190 'or' 'tmp_15' <Predicate = (tmp_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%p_Val2_10_cast = sext i51 %p_Val2_10 to i64" [PID/pid.cpp:91]   --->   Operation 191 'sext' 'p_Val2_10_cast' <Predicate = (tmp_6)> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_24 = zext i64 %p_Val2_10_cast to i65" [PID/pid.cpp:91]   --->   Operation 192 'zext' 'tmp_24' <Predicate = (tmp_6)> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_25 = zext i64 %p_Val2_11 to i65" [PID/pid.cpp:91]   --->   Operation 193 'zext' 'tmp_25' <Predicate = (tmp_6)> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (3.52ns)   --->   "%p_Val2_12 = add nsw i65 %tmp_25, %tmp_24" [PID/pid.cpp:91]   --->   Operation 194 'add' 'p_Val2_12' <Predicate = (tmp_6)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_26 = zext i65 %p_Val2_12 to i66" [PID/pid.cpp:91]   --->   Operation 195 'zext' 'tmp_26' <Predicate = (tmp_6)> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_27 = zext i52 %p_Val2_13 to i66" [PID/pid.cpp:91]   --->   Operation 196 'zext' 'tmp_27' <Predicate = (tmp_6)> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (3.54ns)   --->   "%p_Val2_15 = add nsw i66 %tmp_26, %tmp_27" [PID/pid.cpp:91]   --->   Operation 197 'add' 'p_Val2_15' <Predicate = (tmp_6)> <Delay = 3.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_28 = call i32 @_ssdm_op_PartSelect.i32.i66.i32.i32(i66 %p_Val2_15, i32 16, i32 47)" [PID/pid.cpp:91]   --->   Operation 198 'partselect' 'tmp_28' <Predicate = (tmp_6)> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node tmp_37)   --->   "%tmp_35_cast = select i1 %tmp_13, i16 -8192, i16 8183" [PID/pid.cpp:81]   --->   Operation 199 'select' 'tmp_35_cast' <Predicate = (tmp_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node tmp_37)   --->   "%tmp_36 = call i16 @_ssdm_op_PartSelect.i16.i66.i32.i32(i66 %p_Val2_45, i32 19, i32 34)" [PID/pid.cpp:100]   --->   Operation 200 'partselect' 'tmp_36' <Predicate = (tmp_6)> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_37 = select i1 %tmp_15, i16 %tmp_35_cast, i16 %tmp_36" [PID/pid.cpp:81]   --->   Operation 201 'select' 'tmp_37' <Predicate = (tmp_6)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 202 [1/2] (2.32ns)   --->   "%p_Val2_60 = load i16* %measured_V_addr_5, align 2" [PID/pid.cpp:157]   --->   Operation 202 'load' 'p_Val2_60' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 203 [1/2] (2.32ns)   --->   "%kp_V_load_5 = load i32* %kp_V_addr_5, align 4" [PID/pid.cpp:157]   --->   Operation 203 'load' 'kp_V_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %_ifconv, label %0" [PID/pid.cpp:71]   --->   Operation 204 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 205 [1/1] (2.47ns)   --->   "%tmp_29 = icmp slt i32 %tmp_28, -65536" [PID/pid.cpp:92]   --->   Operation 205 'icmp' 'tmp_29' <Predicate = (tmp_6)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 206 [1/1] (2.47ns)   --->   "%tmp_30 = icmp sgt i32 %tmp_28, 65470" [PID/pid.cpp:92]   --->   Operation 206 'icmp' 'tmp_30' <Predicate = (tmp_6)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node tmp_55)   --->   "%tmp_31 = or i1 %tmp_29, %tmp_30" [PID/pid.cpp:92]   --->   Operation 207 'or' 'tmp_31' <Predicate = (tmp_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node tmp_55)   --->   "%tmp_38_cast = select i1 %tmp_29, i16 -8192, i16 8183" [PID/pid.cpp:92]   --->   Operation 208 'select' 'tmp_38_cast' <Predicate = (tmp_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node tmp_55)   --->   "%tmp_50 = call i16 @_ssdm_op_PartSelect.i16.i66.i32.i32(i66 %p_Val2_15, i32 19, i32 34)" [PID/pid.cpp:100]   --->   Operation 209 'partselect' 'tmp_50' <Predicate = (tmp_6)> <Delay = 0.00>
ST_8 : Operation 210 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_55 = select i1 %tmp_31, i16 %tmp_38_cast, i16 %tmp_50" [PID/pid.cpp:92]   --->   Operation 210 'select' 'tmp_55' <Predicate = (tmp_6)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 211 [1/1] (1.76ns)   --->   "br label %_ifconv1" [PID/pid.cpp:100]   --->   Operation 211 'br' <Predicate = (tmp_6)> <Delay = 1.76>
ST_8 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%p_Val2_17 = phi i16 [ 0, %0 ], [ %phitmp1, %_ifconv ]" [PID/pid.cpp:115]   --->   Operation 212 'phi' 'p_Val2_17' <Predicate = (tmp_6)> <Delay = 0.00>
ST_8 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_34)   --->   "%p_Val2_18 = phi i16 [ 0, %0 ], [ %tmp_55, %_ifconv ]" [PID/pid.cpp:114]   --->   Operation 213 'phi' 'p_Val2_18' <Predicate = (tmp_6)> <Delay = 0.00>
ST_8 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_23)   --->   "%p_Val2_19 = phi i16 [ 0, %0 ], [ %tmp_37, %_ifconv ]" [PID/pid.cpp:113]   --->   Operation 214 'phi' 'p_Val2_19' <Predicate = (tmp_6)> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%p_Val2_20 = select i1 %tmp_6, i16 %p_Val2_17, i16 %p_Val2_52" [PID/pid.cpp:157]   --->   Operation 215 'select' 'p_Val2_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_34)   --->   "%p_Val2_21 = select i1 %tmp_6, i16 %p_Val2_18, i16 %p_Val2_46" [PID/pid.cpp:145]   --->   Operation 216 'select' 'p_Val2_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_23)   --->   "%p_Val2_22 = select i1 %tmp_6, i16 %p_Val2_19, i16 %p_Val2_1" [PID/pid.cpp:134]   --->   Operation 217 'select' 'p_Val2_22' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_23)   --->   "%tmp_39 = sext i16 %p_Val2_22 to i17" [PID/pid.cpp:134]   --->   Operation 218 'sext' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_23)   --->   "%tmp_40 = sext i16 %p_Val2_54 to i17" [PID/pid.cpp:134]   --->   Operation 219 'sext' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (2.07ns) (out node of the LUT)   --->   "%p_Val2_23 = sub i17 %tmp_39, %tmp_40" [PID/pid.cpp:134]   --->   Operation 220 'sub' 'p_Val2_23' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_67 = trunc i17 %p_Val2_23 to i16" [PID/pid.cpp:139]   --->   Operation 221 'trunc' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_34)   --->   "%tmp_56 = sext i16 %p_Val2_21 to i17" [PID/pid.cpp:145]   --->   Operation 222 'sext' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_34)   --->   "%tmp_57 = sext i16 %p_Val2_57 to i17" [PID/pid.cpp:145]   --->   Operation 223 'sext' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 224 [1/1] (2.07ns) (out node of the LUT)   --->   "%p_Val2_34 = sub i17 %tmp_56, %tmp_57" [PID/pid.cpp:145]   --->   Operation 224 'sub' 'p_Val2_34' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_72 = trunc i17 %p_Val2_34 to i16" [PID/pid.cpp:151]   --->   Operation 225 'trunc' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%tmp_73 = sext i16 %p_Val2_20 to i17" [PID/pid.cpp:157]   --->   Operation 226 'sext' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%tmp_74 = sext i16 %p_Val2_60 to i17" [PID/pid.cpp:157]   --->   Operation 227 'sext' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (2.07ns) (out node of the LUT)   --->   "%r_V_1 = sub i17 %tmp_73, %tmp_74" [PID/pid.cpp:157]   --->   Operation 228 'sub' 'r_V_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.51>
ST_9 : Operation 229 [1/1] (0.00ns)   --->   "%p_Val2_24 = call i20 @_ssdm_op_BitConcatenate.i20.i17.i3(i17 %p_Val2_23, i3 0)" [PID/pid.cpp:134]   --->   Operation 229 'bitconcatenate' 'p_Val2_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%p_Val2_24_cast1 = sext i20 %p_Val2_24 to i32" [PID/pid.cpp:134]   --->   Operation 230 'sext' 'p_Val2_24_cast1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "%p_Val2_24_cast = sext i20 %p_Val2_24 to i21" [PID/pid.cpp:134]   --->   Operation 231 'sext' 'p_Val2_24_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 232 [1/1] (0.00ns)   --->   "%p_Val2_55 = load i32* @integral_rate_V_0, align 4" [PID/pid.cpp:135]   --->   Operation 232 'load' 'p_Val2_55' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 233 [1/1] (2.55ns)   --->   "%p_Val2_25 = add i32 %p_Val2_24_cast1, %p_Val2_55" [PID/pid.cpp:135]   --->   Operation 233 'add' 'p_Val2_25' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 234 [1/1] (2.47ns)   --->   "%tmp_41 = icmp slt i32 %p_Val2_25, -6553600" [PID/pid.cpp:135]   --->   Operation 234 'icmp' 'tmp_41' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 235 [1/1] (2.47ns)   --->   "%tmp_42 = icmp sgt i32 %p_Val2_25, 6553600" [PID/pid.cpp:135]   --->   Operation 235 'icmp' 'tmp_42' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node tmp_44)   --->   "%p_Val2_1_cast = select i1 %tmp_41, i32 -6553600, i32 6553600" [PID/pid.cpp:135]   --->   Operation 236 'select' 'p_Val2_1_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node tmp_44)   --->   "%tmp_43 = or i1 %tmp_41, %tmp_42" [PID/pid.cpp:135]   --->   Operation 237 'or' 'tmp_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 238 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_44 = select i1 %tmp_43, i32 %p_Val2_1_cast, i32 %p_Val2_25" [PID/pid.cpp:135]   --->   Operation 238 'select' 'tmp_44' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "store i32 %tmp_44, i32* @integral_rate_V_0, align 4" [PID/pid.cpp:135]   --->   Operation 239 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 240 [1/1] (0.00ns)   --->   "%p_Val2_56 = load i16* @last_error_rate_V_0, align 2" [PID/pid.cpp:136]   --->   Operation 240 'load' 'p_Val2_56' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_45 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %p_Val2_56, i3 0)" [PID/pid.cpp:136]   --->   Operation 241 'bitconcatenate' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_51_cast = sext i19 %tmp_45 to i21" [PID/pid.cpp:136]   --->   Operation 242 'sext' 'tmp_51_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 243 [1/1] (2.19ns)   --->   "%p_Val2_26 = sub i21 %p_Val2_24_cast, %tmp_51_cast" [PID/pid.cpp:136]   --->   Operation 243 'sub' 'p_Val2_26' <Predicate = true> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%OP1_V_7_cast = sext i32 %kp_V_load_3 to i51" [PID/pid.cpp:137]   --->   Operation 244 'sext' 'OP1_V_7_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 245 [1/1] (0.00ns)   --->   "%OP2_V_7_cast = sext i20 %p_Val2_24 to i51" [PID/pid.cpp:137]   --->   Operation 245 'sext' 'OP2_V_7_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 246 [1/1] (8.51ns)   --->   "%p_Val2_28 = mul i51 %OP2_V_7_cast, %OP1_V_7_cast" [PID/pid.cpp:137]   --->   Operation 246 'mul' 'p_Val2_28' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "store i16 %tmp_67, i16* @last_error_rate_V_0, align 2" [PID/pid.cpp:139]   --->   Operation 247 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 248 [1/1] (0.00ns)   --->   "%p_Val2_35 = call i20 @_ssdm_op_BitConcatenate.i20.i17.i3(i17 %p_Val2_34, i3 0)" [PID/pid.cpp:145]   --->   Operation 248 'bitconcatenate' 'p_Val2_35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 249 [1/1] (0.00ns)   --->   "%p_Val2_35_cast1 = sext i20 %p_Val2_35 to i32" [PID/pid.cpp:145]   --->   Operation 249 'sext' 'p_Val2_35_cast1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 250 [1/1] (0.00ns)   --->   "%p_Val2_35_cast = sext i20 %p_Val2_35 to i21" [PID/pid.cpp:145]   --->   Operation 250 'sext' 'p_Val2_35_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 251 [1/1] (0.00ns)   --->   "%p_Val2_58 = load i32* @integral_rate_V_1, align 4" [PID/pid.cpp:146]   --->   Operation 251 'load' 'p_Val2_58' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 252 [1/1] (2.55ns)   --->   "%p_Val2_36 = add i32 %p_Val2_35_cast1, %p_Val2_58" [PID/pid.cpp:146]   --->   Operation 252 'add' 'p_Val2_36' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 253 [1/1] (2.47ns)   --->   "%tmp_58 = icmp slt i32 %p_Val2_36, -6553600" [PID/pid.cpp:146]   --->   Operation 253 'icmp' 'tmp_58' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 254 [1/1] (2.47ns)   --->   "%tmp_59 = icmp sgt i32 %p_Val2_36, 6553600" [PID/pid.cpp:146]   --->   Operation 254 'icmp' 'tmp_59' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node tmp_61)   --->   "%p_Val2_2_cast = select i1 %tmp_58, i32 -6553600, i32 6553600" [PID/pid.cpp:146]   --->   Operation 255 'select' 'p_Val2_2_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node tmp_61)   --->   "%tmp_60 = or i1 %tmp_58, %tmp_59" [PID/pid.cpp:146]   --->   Operation 256 'or' 'tmp_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 257 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_61 = select i1 %tmp_60, i32 %p_Val2_2_cast, i32 %p_Val2_36" [PID/pid.cpp:146]   --->   Operation 257 'select' 'tmp_61' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 258 [1/1] (0.00ns)   --->   "store i32 %tmp_61, i32* @integral_rate_V_1, align 4" [PID/pid.cpp:146]   --->   Operation 258 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 259 [1/1] (0.00ns)   --->   "%p_Val2_59 = load i16* @last_error_rate_V_1, align 2" [PID/pid.cpp:147]   --->   Operation 259 'load' 'p_Val2_59' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_62 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %p_Val2_59, i3 0)" [PID/pid.cpp:147]   --->   Operation 260 'bitconcatenate' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_68_cast = sext i19 %tmp_62 to i21" [PID/pid.cpp:147]   --->   Operation 261 'sext' 'tmp_68_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 262 [1/1] (2.19ns)   --->   "%p_Val2_37 = sub i21 %p_Val2_35_cast, %tmp_68_cast" [PID/pid.cpp:147]   --->   Operation 262 'sub' 'p_Val2_37' <Predicate = true> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 263 [1/1] (0.00ns)   --->   "%OP1_V_10_cast = sext i32 %kp_V_load_4 to i51" [PID/pid.cpp:148]   --->   Operation 263 'sext' 'OP1_V_10_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 264 [1/1] (0.00ns)   --->   "%OP2_V_10_cast = sext i20 %p_Val2_35 to i51" [PID/pid.cpp:148]   --->   Operation 264 'sext' 'OP2_V_10_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 265 [1/1] (8.51ns)   --->   "%p_Val2_38 = mul i51 %OP2_V_10_cast, %OP1_V_10_cast" [PID/pid.cpp:148]   --->   Operation 265 'mul' 'p_Val2_38' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 266 [1/1] (0.00ns)   --->   "store i16 %tmp_72, i16* @last_error_rate_V_1, align 2" [PID/pid.cpp:151]   --->   Operation 266 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 267 [1/1] (0.00ns)   --->   "%OP1_V_5 = sext i32 %kp_V_load_5 to i49" [PID/pid.cpp:157]   --->   Operation 267 'sext' 'OP1_V_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 268 [1/1] (0.00ns)   --->   "%OP2_V_5 = sext i17 %r_V_1 to i49" [PID/pid.cpp:157]   --->   Operation 268 'sext' 'OP2_V_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 269 [1/1] (8.51ns)   --->   "%p_Val2_44 = mul nsw i49 %OP2_V_5, %OP1_V_5" [PID/pid.cpp:157]   --->   Operation 269 'mul' 'p_Val2_44' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_81 = call i19 @_ssdm_op_PartSelect.i19.i49.i32.i32(i49 %p_Val2_44, i32 14, i32 32)" [PID/pid.cpp:157]   --->   Operation 270 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.51>
ST_10 : Operation 271 [1/1] (0.00ns)   --->   "%OP1_V_3 = sext i32 %ki_V_load_2 to i64" [PID/pid.cpp:137]   --->   Operation 271 'sext' 'OP1_V_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "%OP2_V_3 = sext i32 %tmp_44 to i64" [PID/pid.cpp:137]   --->   Operation 272 'sext' 'OP2_V_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 273 [1/1] (8.51ns)   --->   "%p_Val2_29 = mul nsw i64 %OP2_V_3, %OP1_V_3" [PID/pid.cpp:137]   --->   Operation 273 'mul' 'p_Val2_29' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "%OP1_V_9_cast = sext i32 %kd_V_load_2 to i52" [PID/pid.cpp:137]   --->   Operation 274 'sext' 'OP1_V_9_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 275 [1/1] (0.00ns)   --->   "%OP2_V_9_cast = sext i21 %p_Val2_26 to i52" [PID/pid.cpp:137]   --->   Operation 275 'sext' 'OP2_V_9_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 276 [1/1] (8.51ns)   --->   "%p_Val2_31 = mul i52 %OP2_V_9_cast, %OP1_V_9_cast" [PID/pid.cpp:137]   --->   Operation 276 'mul' 'p_Val2_31' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 277 [1/1] (0.00ns)   --->   "%OP1_V_4 = sext i32 %ki_V_load_3 to i64" [PID/pid.cpp:148]   --->   Operation 277 'sext' 'OP1_V_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 278 [1/1] (0.00ns)   --->   "%OP2_V_4 = sext i32 %tmp_61 to i64" [PID/pid.cpp:148]   --->   Operation 278 'sext' 'OP2_V_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 279 [1/1] (8.51ns)   --->   "%p_Val2_39 = mul nsw i64 %OP2_V_4, %OP1_V_4" [PID/pid.cpp:148]   --->   Operation 279 'mul' 'p_Val2_39' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.51>
ST_11 : Operation 280 [1/1] (0.00ns)   --->   "%p_Val2_28_cast = sext i51 %p_Val2_28 to i64" [PID/pid.cpp:137]   --->   Operation 280 'sext' 'p_Val2_28_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_46 = zext i64 %p_Val2_28_cast to i65" [PID/pid.cpp:137]   --->   Operation 281 'zext' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_47 = zext i64 %p_Val2_29 to i65" [PID/pid.cpp:137]   --->   Operation 282 'zext' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 283 [1/1] (3.52ns)   --->   "%p_Val2_30 = add nsw i65 %tmp_46, %tmp_47" [PID/pid.cpp:137]   --->   Operation 283 'add' 'p_Val2_30' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 284 [1/1] (0.00ns)   --->   "%p_Val2_38_cast = sext i51 %p_Val2_38 to i64" [PID/pid.cpp:148]   --->   Operation 284 'sext' 'p_Val2_38_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_63 = zext i64 %p_Val2_38_cast to i65" [PID/pid.cpp:148]   --->   Operation 285 'zext' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_64 = zext i64 %p_Val2_39 to i65" [PID/pid.cpp:148]   --->   Operation 286 'zext' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 287 [1/1] (3.52ns)   --->   "%p_Val2_40 = add nsw i65 %tmp_63, %tmp_64" [PID/pid.cpp:148]   --->   Operation 287 'add' 'p_Val2_40' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 288 [1/1] (0.00ns)   --->   "%OP1_V_12_cast = sext i32 %kd_V_load_3 to i52" [PID/pid.cpp:148]   --->   Operation 288 'sext' 'OP1_V_12_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 289 [1/1] (0.00ns)   --->   "%OP2_V_12_cast = sext i21 %p_Val2_37 to i52" [PID/pid.cpp:148]   --->   Operation 289 'sext' 'OP2_V_12_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 290 [1/1] (8.51ns)   --->   "%p_Val2_41 = mul i52 %OP2_V_12_cast, %OP1_V_12_cast" [PID/pid.cpp:148]   --->   Operation 290 'mul' 'p_Val2_41' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.99>
ST_12 : Operation 291 [1/1] (0.00ns)   --->   "%p_Val2_31_cast = sext i52 %p_Val2_31 to i64" [PID/pid.cpp:137]   --->   Operation 291 'sext' 'p_Val2_31_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_48 = zext i65 %p_Val2_30 to i66" [PID/pid.cpp:137]   --->   Operation 292 'zext' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_49 = zext i64 %p_Val2_31_cast to i66" [PID/pid.cpp:137]   --->   Operation 293 'zext' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 294 [1/1] (3.54ns)   --->   "%p_Val2_32 = add nsw i66 %tmp_49, %tmp_48" [PID/pid.cpp:137]   --->   Operation 294 'add' 'p_Val2_32' <Predicate = true> <Delay = 3.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_51 = call i32 @_ssdm_op_PartSelect.i32.i66.i32.i32(i66 %p_Val2_32, i32 16, i32 47)" [PID/pid.cpp:137]   --->   Operation 295 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 296 [1/1] (2.47ns)   --->   "%tmp_52 = icmp slt i32 %tmp_51, -65536" [PID/pid.cpp:138]   --->   Operation 296 'icmp' 'tmp_52' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 297 [1/1] (2.47ns)   --->   "%tmp_53 = icmp sgt i32 %tmp_51, 65470" [PID/pid.cpp:138]   --->   Operation 297 'icmp' 'tmp_53' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node tmp_76)   --->   "%sel_tmp = xor i1 %tmp_52, true" [PID/pid.cpp:138]   --->   Operation 298 'xor' 'sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node tmp_76)   --->   "%sel_tmp2 = and i1 %tmp_53, %sel_tmp" [PID/pid.cpp:138]   --->   Operation 299 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node tmp_76)   --->   "%tmp_54 = or i1 %tmp_52, %sel_tmp2" [PID/pid.cpp:168]   --->   Operation 300 'or' 'tmp_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 301 [1/1] (0.00ns)   --->   "%p_Val2_41_cast = sext i52 %p_Val2_41 to i64" [PID/pid.cpp:148]   --->   Operation 301 'sext' 'p_Val2_41_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_65 = zext i65 %p_Val2_40 to i66" [PID/pid.cpp:148]   --->   Operation 302 'zext' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_66 = zext i64 %p_Val2_41_cast to i66" [PID/pid.cpp:148]   --->   Operation 303 'zext' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 304 [1/1] (3.54ns)   --->   "%p_Val2_42 = add nsw i66 %tmp_66, %tmp_65" [PID/pid.cpp:148]   --->   Operation 304 'add' 'p_Val2_42' <Predicate = true> <Delay = 3.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_68 = call i32 @_ssdm_op_PartSelect.i32.i66.i32.i32(i66 %p_Val2_42, i32 16, i32 47)" [PID/pid.cpp:148]   --->   Operation 305 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 306 [1/1] (2.47ns)   --->   "%tmp_69 = icmp slt i32 %tmp_68, -65536" [PID/pid.cpp:150]   --->   Operation 306 'icmp' 'tmp_69' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 307 [1/1] (2.47ns)   --->   "%tmp_70 = icmp sgt i32 %tmp_68, 65470" [PID/pid.cpp:150]   --->   Operation 307 'icmp' 'tmp_70' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node tmp_79)   --->   "%sel_tmp6 = xor i1 %tmp_69, true" [PID/pid.cpp:150]   --->   Operation 308 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node tmp_79)   --->   "%sel_tmp7 = and i1 %tmp_70, %sel_tmp6" [PID/pid.cpp:150]   --->   Operation 309 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node tmp_79)   --->   "%tmp_71 = or i1 %tmp_69, %sel_tmp7" [PID/pid.cpp:169]   --->   Operation 310 'or' 'tmp_71' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node tmp_76)   --->   "%tmp_75_cast = select i1 %tmp_52, i19 -32768, i19 32735" [PID/pid.cpp:168]   --->   Operation 311 'select' 'tmp_75_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node tmp_76)   --->   "%tmp_75 = call i19 @_ssdm_op_PartSelect.i19.i66.i32.i32(i66 %p_Val2_32, i32 17, i32 35)" [PID/pid.cpp:137]   --->   Operation 312 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 313 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_76 = select i1 %tmp_54, i19 %tmp_75_cast, i19 %tmp_75" [PID/pid.cpp:168]   --->   Operation 313 'select' 'tmp_76' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node tmp_79)   --->   "%tmp_81_cast = select i1 %tmp_69, i19 -32768, i19 32735" [PID/pid.cpp:169]   --->   Operation 314 'select' 'tmp_81_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node tmp_79)   --->   "%tmp_77 = call i19 @_ssdm_op_PartSelect.i19.i66.i32.i32(i66 %p_Val2_42, i32 17, i32 35)" [PID/pid.cpp:148]   --->   Operation 315 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 316 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_79 = select i1 %tmp_71, i19 %tmp_81_cast, i19 %tmp_77" [PID/pid.cpp:169]   --->   Operation 316 'select' 'tmp_79' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.38>
ST_13 : Operation 317 [1/1] (0.00ns)   --->   "%p_shl1 = call i35 @_ssdm_op_BitConcatenate.i35.i19.i16(i19 %tmp_76, i16 0)" [PID/pid.cpp:176]   --->   Operation 317 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 318 [1/1] (0.00ns)   --->   "%p_shl1_cast = sext i35 %p_shl1 to i36" [PID/pid.cpp:176]   --->   Operation 318 'sext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 319 [1/1] (0.00ns)   --->   "%p_Val2_62 = call i35 @_ssdm_op_BitConcatenate.i35.i19.i16(i19 %tmp_79, i16 0)" [PID/pid.cpp:176]   --->   Operation 319 'bitconcatenate' 'p_Val2_62' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 320 [1/1] (0.00ns)   --->   "%p_Val2_62_cast = sext i35 %p_Val2_62 to i36" [PID/pid.cpp:176]   --->   Operation 320 'sext' 'p_Val2_62_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 321 [1/1] (2.67ns)   --->   "%addconv = sub i36 %p_Val2_62_cast, %p_shl1_cast" [PID/pid.cpp:176]   --->   Operation 321 'sub' 'addconv' <Predicate = true> <Delay = 2.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 322 [1/1] (0.00ns)   --->   "%p_shl = call i35 @_ssdm_op_BitConcatenate.i35.i19.i16(i19 %tmp_81, i16 0)" [PID/pid.cpp:176]   --->   Operation 322 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 323 [1/1] (0.00ns)   --->   "%p_shl_cast1 = sext i35 %p_shl to i37" [PID/pid.cpp:176]   --->   Operation 323 'sext' 'p_shl_cast1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_82_cast = sext i36 %addconv to i37" [PID/pid.cpp:176]   --->   Operation 324 'sext' 'tmp_82_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 325 [1/1] (2.71ns)   --->   "%r_V_2 = sub i37 %tmp_82_cast, %p_shl_cast1" [PID/pid.cpp:176]   --->   Operation 325 'sub' 'r_V_2' <Predicate = true> <Delay = 2.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 326 [1/1] (2.67ns)   --->   "%sum = add i36 %p_shl1_cast, %p_Val2_62_cast" [PID/pid.cpp:176]   --->   Operation 326 'add' 'sum' <Predicate = true> <Delay = 2.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 327 [1/1] (0.00ns)   --->   "%sum_cast = sext i36 %sum to i37" [PID/pid.cpp:176]   --->   Operation 327 'sext' 'sum_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 328 [1/1] (2.71ns)   --->   "%r_V_2_1 = sub i37 %p_shl_cast1, %sum_cast" [PID/pid.cpp:176]   --->   Operation 328 'sub' 'r_V_2_1' <Predicate = true> <Delay = 2.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 329 [1/1] (2.71ns)   --->   "%addconv2 = add i37 %p_shl_cast1, %sum_cast" [PID/pid.cpp:176]   --->   Operation 329 'add' 'addconv2' <Predicate = true> <Delay = 2.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 330 [1/1] (2.67ns)   --->   "%addconv3 = sub i36 %p_shl1_cast, %p_Val2_62_cast" [PID/pid.cpp:176]   --->   Operation 330 'sub' 'addconv3' <Predicate = true> <Delay = 2.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.58>
ST_14 : Operation 331 [1/1] (0.00ns)   --->   "%p_shl_cast = sext i35 %p_shl to i36" [PID/pid.cpp:176]   --->   Operation 331 'sext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 332 [1/1] (2.67ns)   --->   "%p_Val2_63 = sub i36 0, %p_shl_cast" [PID/pid.cpp:176]   --->   Operation 332 'sub' 'p_Val2_63' <Predicate = true> <Delay = 2.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_83_cast = sext i36 %p_Val2_63 to i37" [PID/pid.cpp:176]   --->   Operation 333 'sext' 'tmp_83_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 334 [1/1] (0.00ns)   --->   "%OP1_V_16_cast = sext i37 %r_V_2 to i50" [PID/pid.cpp:176]   --->   Operation 334 'sext' 'OP1_V_16_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 335 [1/1] (8.58ns)   --->   "%p_Val2_64 = mul i50 10813, %OP1_V_16_cast" [PID/pid.cpp:176]   --->   Operation 335 'mul' 'p_Val2_64' <Predicate = true> <Delay = 8.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 336 [1/1] (0.00ns)   --->   "%OP1_V_17_1_cast = sext i37 %r_V_2_1 to i50" [PID/pid.cpp:176]   --->   Operation 336 'sext' 'OP1_V_17_1_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 337 [1/1] (8.58ns)   --->   "%p_Val2_79_1 = mul i50 10813, %OP1_V_17_1_cast" [PID/pid.cpp:176]   --->   Operation 337 'mul' 'p_Val2_79_1' <Predicate = true> <Delay = 8.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 338 [1/1] (0.00ns)   --->   "%OP1_V_17_2_cast = sext i37 %addconv2 to i50" [PID/pid.cpp:176]   --->   Operation 338 'sext' 'OP1_V_17_2_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 339 [1/1] (8.58ns)   --->   "%p_Val2_79_2 = mul i50 10813, %OP1_V_17_2_cast" [PID/pid.cpp:176]   --->   Operation 339 'mul' 'p_Val2_79_2' <Predicate = true> <Delay = 8.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_110_3_cast = sext i36 %addconv3 to i37" [PID/pid.cpp:176]   --->   Operation 340 'sext' 'tmp_110_3_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 341 [1/1] (2.71ns)   --->   "%r_V_2_3 = sub i37 %tmp_110_3_cast, %p_shl_cast1" [PID/pid.cpp:176]   --->   Operation 341 'sub' 'r_V_2_3' <Predicate = true> <Delay = 2.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 342 [1/1] (2.71ns)   --->   "%r_V_2_4 = add i37 %p_shl_cast1, %tmp_82_cast" [PID/pid.cpp:176]   --->   Operation 342 'add' 'r_V_2_4' <Predicate = true> <Delay = 2.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 343 [1/1] (2.71ns)   --->   "%r_V_2_5 = sub i37 %tmp_83_cast, %sum_cast" [PID/pid.cpp:176]   --->   Operation 343 'sub' 'r_V_2_5' <Predicate = true> <Delay = 2.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 344 [1/1] (2.71ns)   --->   "%addconv4 = sub i37 %sum_cast, %p_shl_cast1" [PID/pid.cpp:176]   --->   Operation 344 'sub' 'addconv4' <Predicate = true> <Delay = 2.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 345 [1/1] (2.71ns)   --->   "%r_V_2_7 = add i37 %p_shl_cast1, %tmp_110_3_cast" [PID/pid.cpp:176]   --->   Operation 345 'add' 'r_V_2_7' <Predicate = true> <Delay = 2.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_78 = call i49 @_ssdm_op_BitConcatenate.i49.i16.i33(i16 %p_Val2_61, i33 0)" [PID/pid.cpp:176]   --->   Operation 346 'bitconcatenate' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_85_cast_cast = sext i49 %tmp_78 to i52" [PID/pid.cpp:176]   --->   Operation 347 'sext' 'tmp_85_cast_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_79_cast = zext i50 %p_Val2_64 to i52" [PID/pid.cpp:176]   --->   Operation 348 'zext' 'tmp_79_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_80 = sext i49 %tmp_78 to i50" [PID/pid.cpp:176]   --->   Operation 349 'sext' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 350 [1/1] (3.15ns)   --->   "%p_Val2_65 = add i52 %tmp_79_cast, %tmp_85_cast_cast" [PID/pid.cpp:176]   --->   Operation 350 'add' 'p_Val2_65' <Predicate = true> <Delay = 3.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 351 [1/1] (3.15ns)   --->   "%p_Val2_66_cast = add i50 %tmp_80, %p_Val2_64" [PID/pid.cpp:176]   --->   Operation 351 'add' 'p_Val2_66_cast' <Predicate = true> <Delay = 3.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_82 = call i19 @_ssdm_op_PartSelect.i19.i50.i32.i32(i50 %p_Val2_66_cast, i32 31, i32 49)" [PID/pid.cpp:176]   --->   Operation 352 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i50.i32(i50 %p_Val2_66_cast, i32 49)" [PID/pid.cpp:181]   --->   Operation 353 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 354 [1/1] (2.43ns)   --->   "%tmp_84 = icmp sgt i19 %tmp_82, 32735" [PID/pid.cpp:181]   --->   Operation 354 'icmp' 'tmp_84' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_66)   --->   "%phitmp7 = call i16 @_ssdm_op_PartSelect.i16.i52.i32.i32(i52 %p_Val2_65, i32 33, i32 48)" [PID/pid.cpp:181]   --->   Operation 355 'partselect' 'phitmp7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp1 = xor i1 %tmp_83, true" [PID/pid.cpp:181]   --->   Operation 356 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 357 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp4 = and i1 %tmp_84, %sel_tmp1" [PID/pid.cpp:181]   --->   Operation 357 'and' 'sel_tmp4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_66)   --->   "%sel_tmp5_cast = select i1 %sel_tmp4, i16 8183, i16 0" [PID/pid.cpp:181]   --->   Operation 358 'select' 'sel_tmp5_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_66)   --->   "%tmp_85 = or i1 %sel_tmp4, %tmp_83" [PID/pid.cpp:181]   --->   Operation 359 'or' 'tmp_85' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 360 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_66 = select i1 %tmp_85, i16 %sel_tmp5_cast, i16 %phitmp7" [PID/pid.cpp:181]   --->   Operation 360 'select' 'p_Val2_66' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 361 [1/1] (8.75ns)   --->   "%OUT_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_r, i32 8)" [PID/pid.cpp:181]   --->   Operation 361 'writereq' 'OUT_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_11444_1_cast = zext i50 %p_Val2_79_1 to i52" [PID/pid.cpp:176]   --->   Operation 362 'zext' 'tmp_11444_1_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 363 [1/1] (3.15ns)   --->   "%p_Val2_80_1 = add i52 %tmp_11444_1_cast, %tmp_85_cast_cast" [PID/pid.cpp:176]   --->   Operation 363 'add' 'p_Val2_80_1' <Predicate = true> <Delay = 3.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 364 [1/1] (3.15ns)   --->   "%p_Val2_80_1_cast = add i50 %tmp_80, %p_Val2_79_1" [PID/pid.cpp:176]   --->   Operation 364 'add' 'p_Val2_80_1_cast' <Predicate = true> <Delay = 3.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_116_1 = call i19 @_ssdm_op_PartSelect.i19.i50.i32.i32(i50 %p_Val2_80_1_cast, i32 31, i32 49)" [PID/pid.cpp:176]   --->   Operation 365 'partselect' 'tmp_116_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i50.i32(i50 %p_Val2_80_1_cast, i32 49)" [PID/pid.cpp:181]   --->   Operation 366 'bitselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 367 [1/1] (2.43ns)   --->   "%tmp_118_1 = icmp sgt i19 %tmp_116_1, 32735" [PID/pid.cpp:181]   --->   Operation 367 'icmp' 'tmp_118_1' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_1)   --->   "%phitmp47_1 = call i16 @_ssdm_op_PartSelect.i16.i52.i32.i32(i52 %p_Val2_80_1, i32 33, i32 48)" [PID/pid.cpp:181]   --->   Operation 368 'partselect' 'phitmp47_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%sel_tmp9 = xor i1 %tmp_86, true" [PID/pid.cpp:181]   --->   Operation 369 'xor' 'sel_tmp9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 370 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp3 = and i1 %tmp_118_1, %sel_tmp9" [PID/pid.cpp:181]   --->   Operation 370 'and' 'sel_tmp3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_1)   --->   "%sel_tmp8_cast = select i1 %sel_tmp3, i16 8183, i16 0" [PID/pid.cpp:181]   --->   Operation 371 'select' 'sel_tmp8_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_1)   --->   "%tmp_87 = or i1 %sel_tmp3, %tmp_86" [PID/pid.cpp:181]   --->   Operation 372 'or' 'tmp_87' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 373 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_81_1 = select i1 %tmp_87, i16 %sel_tmp8_cast, i16 %phitmp47_1" [PID/pid.cpp:181]   --->   Operation 373 'select' 'p_Val2_81_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_11444_2_cast = zext i50 %p_Val2_79_2 to i52" [PID/pid.cpp:176]   --->   Operation 374 'zext' 'tmp_11444_2_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 375 [1/1] (3.15ns)   --->   "%p_Val2_80_2 = add i52 %tmp_11444_2_cast, %tmp_85_cast_cast" [PID/pid.cpp:176]   --->   Operation 375 'add' 'p_Val2_80_2' <Predicate = true> <Delay = 3.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 376 [1/1] (3.15ns)   --->   "%p_Val2_80_2_cast = add i50 %tmp_80, %p_Val2_79_2" [PID/pid.cpp:176]   --->   Operation 376 'add' 'p_Val2_80_2_cast' <Predicate = true> <Delay = 3.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_116_2 = call i19 @_ssdm_op_PartSelect.i19.i50.i32.i32(i50 %p_Val2_80_2_cast, i32 31, i32 49)" [PID/pid.cpp:176]   --->   Operation 377 'partselect' 'tmp_116_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i50.i32(i50 %p_Val2_80_2_cast, i32 49)" [PID/pid.cpp:181]   --->   Operation 378 'bitselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 379 [1/1] (2.43ns)   --->   "%tmp_118_2 = icmp sgt i19 %tmp_116_2, 32735" [PID/pid.cpp:181]   --->   Operation 379 'icmp' 'tmp_118_2' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_2)   --->   "%phitmp47_2 = call i16 @_ssdm_op_PartSelect.i16.i52.i32.i32(i52 %p_Val2_80_2, i32 33, i32 48)" [PID/pid.cpp:181]   --->   Operation 380 'partselect' 'phitmp47_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp5 = xor i1 %tmp_88, true" [PID/pid.cpp:181]   --->   Operation 381 'xor' 'sel_tmp5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 382 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp8 = and i1 %tmp_118_2, %sel_tmp5" [PID/pid.cpp:181]   --->   Operation 382 'and' 'sel_tmp8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_2)   --->   "%sel_tmp12_cast = select i1 %sel_tmp8, i16 8183, i16 0" [PID/pid.cpp:181]   --->   Operation 383 'select' 'sel_tmp12_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_2)   --->   "%tmp_89 = or i1 %sel_tmp8, %tmp_88" [PID/pid.cpp:181]   --->   Operation 384 'or' 'tmp_89' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 385 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_81_2 = select i1 %tmp_89, i16 %sel_tmp12_cast, i16 %phitmp47_2" [PID/pid.cpp:181]   --->   Operation 385 'select' 'p_Val2_81_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 386 [1/1] (0.00ns)   --->   "%OP1_V_17_3_cast = sext i37 %r_V_2_3 to i50" [PID/pid.cpp:176]   --->   Operation 386 'sext' 'OP1_V_17_3_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 387 [1/1] (8.58ns)   --->   "%p_Val2_79_3 = mul i50 10813, %OP1_V_17_3_cast" [PID/pid.cpp:176]   --->   Operation 387 'mul' 'p_Val2_79_3' <Predicate = true> <Delay = 8.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 388 [1/1] (0.00ns)   --->   "%OP1_V_17_4_cast = sext i37 %r_V_2_4 to i50" [PID/pid.cpp:176]   --->   Operation 388 'sext' 'OP1_V_17_4_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 389 [1/1] (8.58ns)   --->   "%p_Val2_79_4 = mul i50 10813, %OP1_V_17_4_cast" [PID/pid.cpp:176]   --->   Operation 389 'mul' 'p_Val2_79_4' <Predicate = true> <Delay = 8.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 390 [1/1] (0.00ns)   --->   "%OP1_V_17_5_cast = sext i37 %r_V_2_5 to i50" [PID/pid.cpp:176]   --->   Operation 390 'sext' 'OP1_V_17_5_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 391 [1/1] (8.58ns)   --->   "%p_Val2_79_5 = mul i50 10813, %OP1_V_17_5_cast" [PID/pid.cpp:176]   --->   Operation 391 'mul' 'p_Val2_79_5' <Predicate = true> <Delay = 8.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 392 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_66, i2 -1)" [PID/pid.cpp:181]   --->   Operation 392 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_11444_3_cast = zext i50 %p_Val2_79_3 to i52" [PID/pid.cpp:176]   --->   Operation 393 'zext' 'tmp_11444_3_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 394 [1/1] (3.15ns)   --->   "%p_Val2_80_3 = add i52 %tmp_11444_3_cast, %tmp_85_cast_cast" [PID/pid.cpp:176]   --->   Operation 394 'add' 'p_Val2_80_3' <Predicate = true> <Delay = 3.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 395 [1/1] (3.15ns)   --->   "%p_Val2_80_3_cast = add i50 %tmp_80, %p_Val2_79_3" [PID/pid.cpp:176]   --->   Operation 395 'add' 'p_Val2_80_3_cast' <Predicate = true> <Delay = 3.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_116_3 = call i19 @_ssdm_op_PartSelect.i19.i50.i32.i32(i50 %p_Val2_80_3_cast, i32 31, i32 49)" [PID/pid.cpp:176]   --->   Operation 396 'partselect' 'tmp_116_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i50.i32(i50 %p_Val2_80_3_cast, i32 49)" [PID/pid.cpp:181]   --->   Operation 397 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 398 [1/1] (2.43ns)   --->   "%tmp_118_3 = icmp sgt i19 %tmp_116_3, 32735" [PID/pid.cpp:181]   --->   Operation 398 'icmp' 'tmp_118_3' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_3)   --->   "%phitmp47_3 = call i16 @_ssdm_op_PartSelect.i16.i52.i32.i32(i52 %p_Val2_80_3, i32 33, i32 48)" [PID/pid.cpp:181]   --->   Operation 399 'partselect' 'phitmp47_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11)   --->   "%sel_tmp10 = xor i1 %tmp_90, true" [PID/pid.cpp:181]   --->   Operation 400 'xor' 'sel_tmp10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 401 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp11 = and i1 %tmp_118_3, %sel_tmp10" [PID/pid.cpp:181]   --->   Operation 401 'and' 'sel_tmp11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_3)   --->   "%sel_tmp15_cast = select i1 %sel_tmp11, i16 8183, i16 0" [PID/pid.cpp:181]   --->   Operation 402 'select' 'sel_tmp15_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_3)   --->   "%tmp_91 = or i1 %sel_tmp11, %tmp_90" [PID/pid.cpp:181]   --->   Operation 403 'or' 'tmp_91' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 404 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_81_3 = select i1 %tmp_91, i16 %sel_tmp15_cast, i16 %phitmp47_3" [PID/pid.cpp:181]   --->   Operation 404 'select' 'p_Val2_81_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_11444_4_cast = zext i50 %p_Val2_79_4 to i52" [PID/pid.cpp:176]   --->   Operation 405 'zext' 'tmp_11444_4_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 406 [1/1] (3.15ns)   --->   "%p_Val2_80_4 = add i52 %tmp_11444_4_cast, %tmp_85_cast_cast" [PID/pid.cpp:176]   --->   Operation 406 'add' 'p_Val2_80_4' <Predicate = true> <Delay = 3.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 407 [1/1] (3.15ns)   --->   "%p_Val2_80_4_cast = add i50 %tmp_80, %p_Val2_79_4" [PID/pid.cpp:176]   --->   Operation 407 'add' 'p_Val2_80_4_cast' <Predicate = true> <Delay = 3.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_116_4 = call i19 @_ssdm_op_PartSelect.i19.i50.i32.i32(i50 %p_Val2_80_4_cast, i32 31, i32 49)" [PID/pid.cpp:176]   --->   Operation 408 'partselect' 'tmp_116_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i50.i32(i50 %p_Val2_80_4_cast, i32 49)" [PID/pid.cpp:181]   --->   Operation 409 'bitselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 410 [1/1] (2.43ns)   --->   "%tmp_118_4 = icmp sgt i19 %tmp_116_4, 32735" [PID/pid.cpp:181]   --->   Operation 410 'icmp' 'tmp_118_4' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_4)   --->   "%phitmp47_4 = call i16 @_ssdm_op_PartSelect.i16.i52.i32.i32(i52 %p_Val2_80_4, i32 33, i32 48)" [PID/pid.cpp:181]   --->   Operation 411 'partselect' 'phitmp47_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp13)   --->   "%sel_tmp12 = xor i1 %tmp_96, true" [PID/pid.cpp:181]   --->   Operation 412 'xor' 'sel_tmp12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 413 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp13 = and i1 %tmp_118_4, %sel_tmp12" [PID/pid.cpp:181]   --->   Operation 413 'and' 'sel_tmp13' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_4)   --->   "%sel_tmp18_cast = select i1 %sel_tmp13, i16 8183, i16 0" [PID/pid.cpp:181]   --->   Operation 414 'select' 'sel_tmp18_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_4)   --->   "%tmp_92 = or i1 %sel_tmp13, %tmp_96" [PID/pid.cpp:181]   --->   Operation 415 'or' 'tmp_92' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 416 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_81_4 = select i1 %tmp_92, i16 %sel_tmp18_cast, i16 %phitmp47_4" [PID/pid.cpp:181]   --->   Operation 416 'select' 'p_Val2_81_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_11444_5_cast = zext i50 %p_Val2_79_5 to i52" [PID/pid.cpp:176]   --->   Operation 417 'zext' 'tmp_11444_5_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 418 [1/1] (3.15ns)   --->   "%p_Val2_80_5 = add i52 %tmp_11444_5_cast, %tmp_85_cast_cast" [PID/pid.cpp:176]   --->   Operation 418 'add' 'p_Val2_80_5' <Predicate = true> <Delay = 3.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 419 [1/1] (3.15ns)   --->   "%p_Val2_80_5_cast = add i50 %tmp_80, %p_Val2_79_5" [PID/pid.cpp:176]   --->   Operation 419 'add' 'p_Val2_80_5_cast' <Predicate = true> <Delay = 3.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_116_5 = call i19 @_ssdm_op_PartSelect.i19.i50.i32.i32(i50 %p_Val2_80_5_cast, i32 31, i32 49)" [PID/pid.cpp:176]   --->   Operation 420 'partselect' 'tmp_116_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_97 = call i1 @_ssdm_op_BitSelect.i1.i50.i32(i50 %p_Val2_80_5_cast, i32 49)" [PID/pid.cpp:181]   --->   Operation 421 'bitselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 422 [1/1] (2.43ns)   --->   "%tmp_118_5 = icmp sgt i19 %tmp_116_5, 32735" [PID/pid.cpp:181]   --->   Operation 422 'icmp' 'tmp_118_5' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_5)   --->   "%phitmp47_5 = call i16 @_ssdm_op_PartSelect.i16.i52.i32.i32(i52 %p_Val2_80_5, i32 33, i32 48)" [PID/pid.cpp:181]   --->   Operation 423 'partselect' 'phitmp47_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp15)   --->   "%sel_tmp14 = xor i1 %tmp_97, true" [PID/pid.cpp:181]   --->   Operation 424 'xor' 'sel_tmp14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 425 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp15 = and i1 %tmp_118_5, %sel_tmp14" [PID/pid.cpp:181]   --->   Operation 425 'and' 'sel_tmp15' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_5)   --->   "%sel_tmp21_cast = select i1 %sel_tmp15, i16 8183, i16 0" [PID/pid.cpp:181]   --->   Operation 426 'select' 'sel_tmp21_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_5)   --->   "%tmp_93 = or i1 %sel_tmp15, %tmp_97" [PID/pid.cpp:181]   --->   Operation 427 'or' 'tmp_93' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 428 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_81_5 = select i1 %tmp_93, i16 %sel_tmp21_cast, i16 %phitmp47_5" [PID/pid.cpp:181]   --->   Operation 428 'select' 'p_Val2_81_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 429 [1/1] (0.00ns)   --->   "%OP1_V_17_6_cast = sext i37 %addconv4 to i50" [PID/pid.cpp:176]   --->   Operation 429 'sext' 'OP1_V_17_6_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 430 [1/1] (8.58ns)   --->   "%p_Val2_79_6 = mul i50 10813, %OP1_V_17_6_cast" [PID/pid.cpp:176]   --->   Operation 430 'mul' 'p_Val2_79_6' <Predicate = true> <Delay = 8.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 431 [1/1] (0.00ns)   --->   "%OP1_V_17_7_cast = sext i37 %r_V_2_7 to i50" [PID/pid.cpp:176]   --->   Operation 431 'sext' 'OP1_V_17_7_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 432 [1/1] (8.58ns)   --->   "%p_Val2_79_7 = mul i50 10813, %OP1_V_17_7_cast" [PID/pid.cpp:176]   --->   Operation 432 'mul' 'p_Val2_79_7' <Predicate = true> <Delay = 8.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 433 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_81_1, i2 -1)" [PID/pid.cpp:181]   --->   Operation 433 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_11444_6_cast = zext i50 %p_Val2_79_6 to i52" [PID/pid.cpp:176]   --->   Operation 434 'zext' 'tmp_11444_6_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 435 [1/1] (3.15ns)   --->   "%p_Val2_80_6 = add i52 %tmp_11444_6_cast, %tmp_85_cast_cast" [PID/pid.cpp:176]   --->   Operation 435 'add' 'p_Val2_80_6' <Predicate = true> <Delay = 3.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 436 [1/1] (3.15ns)   --->   "%p_Val2_80_6_cast = add i50 %tmp_80, %p_Val2_79_6" [PID/pid.cpp:176]   --->   Operation 436 'add' 'p_Val2_80_6_cast' <Predicate = true> <Delay = 3.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_116_6 = call i19 @_ssdm_op_PartSelect.i19.i50.i32.i32(i50 %p_Val2_80_6_cast, i32 31, i32 49)" [PID/pid.cpp:176]   --->   Operation 437 'partselect' 'tmp_116_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i50.i32(i50 %p_Val2_80_6_cast, i32 49)" [PID/pid.cpp:181]   --->   Operation 438 'bitselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 439 [1/1] (2.43ns)   --->   "%tmp_118_6 = icmp sgt i19 %tmp_116_6, 32735" [PID/pid.cpp:181]   --->   Operation 439 'icmp' 'tmp_118_6' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_6)   --->   "%phitmp47_6 = call i16 @_ssdm_op_PartSelect.i16.i52.i32.i32(i52 %p_Val2_80_6, i32 33, i32 48)" [PID/pid.cpp:181]   --->   Operation 440 'partselect' 'phitmp47_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp17)   --->   "%sel_tmp16 = xor i1 %tmp_98, true" [PID/pid.cpp:181]   --->   Operation 441 'xor' 'sel_tmp16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 442 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp17 = and i1 %tmp_118_6, %sel_tmp16" [PID/pid.cpp:181]   --->   Operation 442 'and' 'sel_tmp17' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_6)   --->   "%sel_tmp24_cast = select i1 %sel_tmp17, i16 8183, i16 0" [PID/pid.cpp:181]   --->   Operation 443 'select' 'sel_tmp24_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_6)   --->   "%tmp_94 = or i1 %sel_tmp17, %tmp_98" [PID/pid.cpp:181]   --->   Operation 444 'or' 'tmp_94' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 445 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_81_6 = select i1 %tmp_94, i16 %sel_tmp24_cast, i16 %phitmp47_6" [PID/pid.cpp:181]   --->   Operation 445 'select' 'p_Val2_81_6' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_11444_7_cast = zext i50 %p_Val2_79_7 to i52" [PID/pid.cpp:176]   --->   Operation 446 'zext' 'tmp_11444_7_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 447 [1/1] (3.15ns)   --->   "%p_Val2_80_7 = add i52 %tmp_11444_7_cast, %tmp_85_cast_cast" [PID/pid.cpp:176]   --->   Operation 447 'add' 'p_Val2_80_7' <Predicate = true> <Delay = 3.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 448 [1/1] (3.15ns)   --->   "%p_Val2_80_7_cast = add i50 %tmp_80, %p_Val2_79_7" [PID/pid.cpp:176]   --->   Operation 448 'add' 'p_Val2_80_7_cast' <Predicate = true> <Delay = 3.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_116_7 = call i19 @_ssdm_op_PartSelect.i19.i50.i32.i32(i50 %p_Val2_80_7_cast, i32 31, i32 49)" [PID/pid.cpp:176]   --->   Operation 449 'partselect' 'tmp_116_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i50.i32(i50 %p_Val2_80_7_cast, i32 49)" [PID/pid.cpp:181]   --->   Operation 450 'bitselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 451 [1/1] (2.43ns)   --->   "%tmp_118_7 = icmp sgt i19 %tmp_116_7, 32735" [PID/pid.cpp:181]   --->   Operation 451 'icmp' 'tmp_118_7' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_7)   --->   "%phitmp47_7 = call i16 @_ssdm_op_PartSelect.i16.i52.i32.i32(i52 %p_Val2_80_7, i32 33, i32 48)" [PID/pid.cpp:181]   --->   Operation 452 'partselect' 'phitmp47_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp19)   --->   "%sel_tmp18 = xor i1 %tmp_99, true" [PID/pid.cpp:181]   --->   Operation 453 'xor' 'sel_tmp18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 454 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp19 = and i1 %tmp_118_7, %sel_tmp18" [PID/pid.cpp:181]   --->   Operation 454 'and' 'sel_tmp19' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_7)   --->   "%sel_tmp27_cast = select i1 %sel_tmp19, i16 8183, i16 0" [PID/pid.cpp:181]   --->   Operation 455 'select' 'sel_tmp27_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_7)   --->   "%tmp_95 = or i1 %sel_tmp19, %tmp_99" [PID/pid.cpp:181]   --->   Operation 456 'or' 'tmp_95' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 457 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_81_7 = select i1 %tmp_95, i16 %sel_tmp27_cast, i16 %phitmp47_7" [PID/pid.cpp:181]   --->   Operation 457 'select' 'p_Val2_81_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 458 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_81_2, i2 -1)" [PID/pid.cpp:181]   --->   Operation 458 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 459 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_81_3, i2 -1)" [PID/pid.cpp:181]   --->   Operation 459 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 460 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_81_4, i2 -1)" [PID/pid.cpp:181]   --->   Operation 460 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 461 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_81_5, i2 -1)" [PID/pid.cpp:181]   --->   Operation 461 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 462 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_81_6, i2 -1)" [PID/pid.cpp:181]   --->   Operation 462 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 8.75>
ST_23 : Operation 463 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_81_7, i2 -1)" [PID/pid.cpp:181]   --->   Operation 463 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 8.75>
ST_24 : Operation 464 [5/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [PID/pid.cpp:181]   --->   Operation 464 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 8.75>
ST_25 : Operation 465 [4/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [PID/pid.cpp:181]   --->   Operation 465 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 8.75>
ST_26 : Operation 466 [3/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [PID/pid.cpp:181]   --->   Operation 466 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 8.75>
ST_27 : Operation 467 [2/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [PID/pid.cpp:181]   --->   Operation 467 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 8.75>
ST_28 : Operation 468 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i16]* %cmdIn_V), !map !106"   --->   Operation 468 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 469 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i16]* %measured_V), !map !112"   --->   Operation 469 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 470 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i32]* %kp_V), !map !116"   --->   Operation 470 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 471 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %kd_V), !map !120"   --->   Operation 471 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 472 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %ki_V), !map !126"   --->   Operation 472 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 473 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %OUT_r), !map !130"   --->   Operation 473 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 474 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %test_V), !map !136"   --->   Operation 474 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 475 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @pid_str) nounwind"   --->   Operation 475 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 476 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [PID/pid.cpp:19]   --->   Operation 476 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 477 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [PID/pid.cpp:21]   --->   Operation 477 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 478 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([6 x i16]* %cmdIn_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 478 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 479 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([6 x i16]* %cmdIn_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str4, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 479 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 480 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([6 x i16]* %measured_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 480 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 481 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([6 x i16]* %measured_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str4, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 481 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 482 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([6 x i32]* %kp_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 482 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 483 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([6 x i32]* %kp_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 483 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 484 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i32]* %kd_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 484 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 485 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4 x i32]* %kd_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 485 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 486 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i32]* %ki_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 486 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 487 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4 x i32]* %ki_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 487 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 488 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %OUT_r, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [4 x i8]* @p_str6, [4 x i8]* @p_str7, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 488 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 489 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %test_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str8, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 489 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 490 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %test_V, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 490 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 491 [1/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [PID/pid.cpp:181]   --->   Operation 491 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 492 [1/1] (0.00ns)   --->   "ret void" [PID/pid.cpp:183]   --->   Operation 492 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('cmdIn_V_addr_4', PID/pid.cpp:64) [51]  (0 ns)
	'load' operation ('__Val2__', PID/pid.cpp:64) on array 'cmdIn_V' [52]  (2.32 ns)

 <State 2>: 6.53ns
The critical path consists of the following:
	'load' operation ('__Val2__', PID/pid.cpp:64) on array 'cmdIn_V' [52]  (2.32 ns)
	'icmp' operation ('tmp_4', PID/pid.cpp:68) [56]  (2.1 ns)
	'select' operation ('p_s', PID/pid.cpp:68) [58]  (0 ns)
	'select' operation ('p_1', PID/pid.cpp:68) [59]  (0 ns)
	'icmp' operation ('tmp_6', PID/pid.cpp:68) [60]  (1.13 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 6.59ns
The critical path consists of the following:
	'load' operation ('__Val2__', PID/pid.cpp:64) on array 'cmdIn_V' [46]  (2.32 ns)
	'sub' operation ('__Val2__', PID/pid.cpp:77) [72]  (2.08 ns)
	'sub' operation ('p_Val2_8', PID/pid.cpp:79) [87]  (2.2 ns)

 <State 4>: 8.51ns
The critical path consists of the following:
	'mul' operation ('__Val2__', PID/pid.cpp:80) [91]  (8.51 ns)

 <State 5>: 8.51ns
The critical path consists of the following:
	'mul' operation ('__Val2__', PID/pid.cpp:80) [96]  (8.51 ns)

 <State 6>: 8.51ns
The critical path consists of the following:
	'mul' operation ('__Val2__', PID/pid.cpp:91) [143]  (8.51 ns)

 <State 7>: 7.07ns
The critical path consists of the following:
	'add' operation ('__Val2__', PID/pid.cpp:91) [146]  (3.52 ns)
	'add' operation ('__Val2__', PID/pid.cpp:91) [154]  (3.55 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('tmp_29', PID/pid.cpp:92) [156]  (2.47 ns)
	'select' operation ('tmp_38_cast', PID/pid.cpp:92) [175]  (0 ns)
	'select' operation ('tmp_55', PID/pid.cpp:92) [177]  (0.978 ns)
	multiplexor before 'phi' operation ('p_Val2_18', PID/pid.cpp:114) with incoming values : ('tmp_55', PID/pid.cpp:92) [181]  (1.77 ns)
	'phi' operation ('p_Val2_18', PID/pid.cpp:114) with incoming values : ('tmp_55', PID/pid.cpp:92) [181]  (0 ns)
	'select' operation ('__Val2__', PID/pid.cpp:145) [184]  (0 ns)
	'sub' operation ('__Val2__', PID/pid.cpp:145) [241]  (2.08 ns)

 <State 9>: 8.51ns
The critical path consists of the following:
	'mul' operation ('__Val2__', PID/pid.cpp:137) [210]  (8.51 ns)

 <State 10>: 8.51ns
The critical path consists of the following:
	'mul' operation ('__Val2__', PID/pid.cpp:137) [216]  (8.51 ns)

 <State 11>: 8.51ns
The critical path consists of the following:
	'mul' operation ('__Val2__', PID/pid.cpp:148) [275]  (8.51 ns)

 <State 12>: 7ns
The critical path consists of the following:
	'add' operation ('__Val2__', PID/pid.cpp:137) [228]  (3.55 ns)
	'icmp' operation ('tmp_53', PID/pid.cpp:138) [231]  (2.47 ns)
	'and' operation ('sel_tmp2', PID/pid.cpp:138) [233]  (0 ns)
	'or' operation ('tmp_54', PID/pid.cpp:168) [234]  (0 ns)
	'select' operation ('tmp_76', PID/pid.cpp:168) [300]  (0.978 ns)

 <State 13>: 5.39ns
The critical path consists of the following:
	'sub' operation ('addconv', PID/pid.cpp:176) [308]  (2.67 ns)
	'sub' operation ('r_V_2', PID/pid.cpp:176) [316]  (2.71 ns)

 <State 14>: 8.59ns
The critical path consists of the following:
	'mul' operation ('p_Val2_64', PID/pid.cpp:176) [318]  (8.59 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus request on port 'OUT_r' (PID/pid.cpp:181) [334]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:181) [335]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:181) [353]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:181) [369]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:181) [387]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:181) [403]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:181) [419]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:181) [435]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:181) [451]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (PID/pid.cpp:181) [452]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (PID/pid.cpp:181) [452]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (PID/pid.cpp:181) [452]  (8.75 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (PID/pid.cpp:181) [452]  (8.75 ns)

 <State 28>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (PID/pid.cpp:181) [452]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
