  **** HLS Build v2025.2 6295257
INFO: [HLS 200-2005] Using work_dir E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn 
INFO: [HLS 200-2176] Writing Vitis IDE component file E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn'.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=bgn_inference.cpp' from hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/bgn_inference.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=test_bench.cpp' from hls_config.cfg(8)
INFO: [HLS 200-10] Adding test bench file 'E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/test_bench.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=bgn_inference' from hls_config.cfg(7)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7z020clg400-2' from hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/vitis-comp.json
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "D:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang++"
   Compiling apatb_bgn_inference.cpp
   Compiling bgn_inference.cpp_pre.cpp.tb.cpp
   Compiling test_bench.cpp_pre.cpp.tb.cpp
   Compiling apatb_bgn_inference_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
>> CSIM start
Hidden[0]: 2
Hidden[1]: 2
Hidden[2]: 0
Hidden[3]: 3
Hidden[4]: 3
Hidden[5]: 1
Hidden[6]: 2
Hidden[7]: 2
Hidden[8]: 1
Hidden[9]: 1
Score Class [0]: -31
Score Class [1]: -26
Score Class [2]: -11
Score Class [3]: -13
Score Class [4]: -21
Score Class [5]: -6
Score Class [6]: 0
Score Class [7]: -32
Score Class [8]: -1
Score Class [9]: -23
>> Predicted: 6
ERROR: System received a signal named SIGSEGV and the program has to stop immediately!
This signal was generated when a program tries to read or write outside the memory that is allocated for it, or to write memory that can only be read.
Possible cause of this problem may be:
  1) Missing depth information for one or more pointers to arrays in the interface;
  2) Insufficient depth setting for array argument(s);
  3) Excessive depth setting for array argument(s), that exceeds the maximum virtual memory size for the process;
  4) Null pointer etc.
Current execution stopped during CodeState = ENTER_WRAPC.
You can search CodeState variable name in apatb*.cpp file under ./sim/wrapc dir to locate the position.

ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
ERROR: 
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.902 seconds; peak allocated memory: 206.391 MB.
