<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
  <div class="navpath"><a class="el" href="dir_81006e530ae69d901a01dddafc7fbce4.html">include</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_f6fafb7b8460966eea3ab1a103ac2571.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_25bb3ffbf109156d2ec705487d5a34de.html">arm</a>
  </div>
<div class="contents">
<h1>at91_pio.h File Reference</h1>AT91 peripherals.  
<a href="#_details">More...</a>
<p>

<p>
<a href="at91__pio_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>PIO Register Offsets</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pio.html#g6e6a9a7f6880e3faf97c9578c4d66f69">PIO_PER_OFF</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PIO enable register offset.  <a href="group__xg_nut_arch_arm_at91_pio.html#g6e6a9a7f6880e3faf97c9578c4d66f69"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pio.html#g11253fa76c9b130382a24f18ac955fec">PIO_PDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PIO disable register offset.  <a href="group__xg_nut_arch_arm_at91_pio.html#g11253fa76c9b130382a24f18ac955fec"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pio.html#g1167abe64890f599d8c76c9f524ee5ce">PIO_PSR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PIO status register offset.  <a href="group__xg_nut_arch_arm_at91_pio.html#g1167abe64890f599d8c76c9f524ee5ce"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pio.html#g795aff360d596718d7e60ae1443ace48">PIO_OER_OFF</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Output enable register offset.  <a href="group__xg_nut_arch_arm_at91_pio.html#g795aff360d596718d7e60ae1443ace48"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pio.html#gf527c237afb2e64bb51b03382a97b73b">PIO_ODR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000014</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Output disable register offset.  <a href="group__xg_nut_arch_arm_at91_pio.html#gf527c237afb2e64bb51b03382a97b73b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pio.html#g2e24eaae6f6d60380e614f4af197ed30">PIO_OSR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000018</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Output status register offset.  <a href="group__xg_nut_arch_arm_at91_pio.html#g2e24eaae6f6d60380e614f4af197ed30"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pio.html#g27cd701d18edc3282c06d10948dfe4d9">PIO_IFER_OFF</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Input filter enable register offset.  <a href="group__xg_nut_arch_arm_at91_pio.html#g27cd701d18edc3282c06d10948dfe4d9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pio.html#gf86c2d242a8a96919334c1ffb4917216">PIO_IFDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000024</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Input filter disable register offset.  <a href="group__xg_nut_arch_arm_at91_pio.html#gf86c2d242a8a96919334c1ffb4917216"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pio.html#g17747ca5568666e4229289e46c3b4ee1">PIO_IFSR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000028</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Input filter status register offset.  <a href="group__xg_nut_arch_arm_at91_pio.html#g17747ca5568666e4229289e46c3b4ee1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pio.html#g3b8796ebc949b2cd7822202886a6f276">PIO_SODR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set output data register offset.  <a href="group__xg_nut_arch_arm_at91_pio.html#g3b8796ebc949b2cd7822202886a6f276"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pio.html#ge2dab959dbf6fe21e90960c9704d9323">PIO_CODR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000034</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clear output data register offset.  <a href="group__xg_nut_arch_arm_at91_pio.html#ge2dab959dbf6fe21e90960c9704d9323"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pio.html#g8174f52111fa21fe9b64882b75e7a7f7">PIO_ODSR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000038</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Output data status register offset.  <a href="group__xg_nut_arch_arm_at91_pio.html#g8174f52111fa21fe9b64882b75e7a7f7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pio.html#gf40ad9903fa19ca3f0838a08893bc800">PIO_PDSR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000003C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pin data status register offset.  <a href="group__xg_nut_arch_arm_at91_pio.html#gf40ad9903fa19ca3f0838a08893bc800"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pio.html#g582d31dfd9cd6292c1e4d2538700f96a">PIO_IER_OFF</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt enable register offset.  <a href="group__xg_nut_arch_arm_at91_pio.html#g582d31dfd9cd6292c1e4d2538700f96a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pio.html#g0b62674b8da38fb6a9299007eaeba1a1">PIO_IDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000044</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt disable register offset.  <a href="group__xg_nut_arch_arm_at91_pio.html#g0b62674b8da38fb6a9299007eaeba1a1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pio.html#g7faa9f9b28ae83fdff4b04a0336fe1e3">PIO_IMR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000048</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt mask register offset.  <a href="group__xg_nut_arch_arm_at91_pio.html#g7faa9f9b28ae83fdff4b04a0336fe1e3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pio.html#g91e72a36ec4c870ec3e666b13d584b52">PIO_ISR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000004C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt status register offset.  <a href="group__xg_nut_arch_arm_at91_pio.html#g91e72a36ec4c870ec3e666b13d584b52"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
AT91 peripherals. 
<p>
<div class="fragment"><pre class="fragment">
 *
 * $Log$
 * Revision 1.3  2006/09/29 12:43:08  haraldkipp
 * Register offsets added, which are quite useful for assembler programming.
 * Added some special PIO features, which are available on the AT91SAM92xx
 * series.
 *
 * Revision 1.2  2006/08/31 19:11:18  haraldkipp
 * Added register definitions for PIOC.
 *
 * Revision 1.1  2006/07/05 07:45:28  haraldkipp
 * Split on-chip interface definitions.
 *
 *
 * </pre></div> 
<p>Definition in file <a class="el" href="at91__pio_8h-source.html">at91_pio.h</a>.</p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
