

================================================================
== Vitis HLS Report for 'nn_fpga_top_Pipeline_VITIS_LOOP_63_1'
================================================================
* Date:           Tue Nov 25 01:19:44 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        final_nn_fpga_tanh
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.001 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      786|      786|  7.860 us|  7.860 us|  785|  785|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_63_1  |      784|      784|         2|          1|          1|   784|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     56|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        5|   -|      0|      0|    -|
|Multiplexer      |        -|   -|      0|     36|    -|
|Register         |        -|   -|     23|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        5|   0|     23|     92|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        5|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |test_images_U  |nn_fpga_top_Pipeline_VITIS_LOOP_63_1_test_images_ROM_AUTO_1R  |        5|  0|   0|    0|  7840|   10|     1|        78400|
    +---------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                                                              |        5|  0|   0|    0|  7840|   10|     1|        78400|
    +---------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln63_fu_85_p2   |         +|   0|  0|  17|          10|           1|
    |add_ln65_fu_95_p2   |         +|   0|  0|  20|          13|          13|
    |icmp_ln63_fu_79_p2  |      icmp|   0|  0|  17|          10|           9|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  56|          34|          25|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|   10|         20|
    |i_fu_34                  |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   22|         44|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_2_reg_122              |  10|   0|   10|          0|
    |i_fu_34                  |  10|   0|   10|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  23|   0|   23|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  nn_fpga_top_Pipeline_VITIS_LOOP_63_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  nn_fpga_top_Pipeline_VITIS_LOOP_63_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  nn_fpga_top_Pipeline_VITIS_LOOP_63_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  nn_fpga_top_Pipeline_VITIS_LOOP_63_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  nn_fpga_top_Pipeline_VITIS_LOOP_63_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  nn_fpga_top_Pipeline_VITIS_LOOP_63_1|  return value|
|mul_ln65          |   in|   13|     ap_none|                              mul_ln65|        scalar|
|image_r_address0  |  out|   10|   ap_memory|                               image_r|         array|
|image_r_ce0       |  out|    1|   ap_memory|                               image_r|         array|
|image_r_we0       |  out|    1|   ap_memory|                               image_r|         array|
|image_r_d0        |  out|   10|   ap_memory|                               image_r|         array|
+------------------+-----+-----+------------+--------------------------------------+--------------+

