INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_10_vga_ascii/lab_10_vga_ascii.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_10_vga_ascii/lab_10_vga_ascii.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab10/seg7decimal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7decimal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_10_vga_ascii/lab_10_vga_ascii.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_10_vga_ascii/lab_10_vga_ascii.srcs/sources_1/new/vga_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_10_vga_ascii/lab_10_vga_ascii.srcs/sources_1/new/vga_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_display
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_10_vga_ascii/lab_10_vga_ascii.srcs/sim_1/new/vga_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sim
