INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/instructionROM_1/sim/instructionROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/ALU_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/alu_con.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_con
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/controler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/multichoose_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multichoose_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/multichose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multichose
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/my_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mypc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/pc_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/r_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/topone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topone
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sim_1/new/td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module td
