<stg><name>_find_left_and_right_boundaries9</name>


<trans_list>

<trans id="431" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="10" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="18" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:7 %i_17 = read i3 @_ssdm_op_Read.ap_fifo.i3P0A, i3 %i

]]></Node>
<StgValue><ssdm name="i_17"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="3">
<![CDATA[
entry:10 %idxprom_i = zext i3 %i_17

]]></Node>
<StgValue><ssdm name="idxprom_i"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:11 %num_points_addr = getelementptr i32 %num_points, i64 0, i64 %idxprom_i

]]></Node>
<StgValue><ssdm name="num_points_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="3">
<![CDATA[
entry:12 %num_points_load = load i3 %num_points_addr

]]></Node>
<StgValue><ssdm name="num_points_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:13 %get_trapezoid_edgestrapezoid_edges_addr = getelementptr i32 %get_trapezoid_edgestrapezoid_edges, i64 0, i64 %idxprom_i

]]></Node>
<StgValue><ssdm name="get_trapezoid_edgestrapezoid_edges_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="3">
<![CDATA[
entry:14 %get_trapezoid_edgestrapezoid_edges_load = load i3 %get_trapezoid_edgestrapezoid_edges_addr

]]></Node>
<StgValue><ssdm name="get_trapezoid_edgestrapezoid_edges_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:0 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %num_points, void @p_str

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0">
<![CDATA[
entry:1 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i128 %points, void @p_str

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:2 %specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i128 %points, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specbindport_ln0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:3 %specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %num_points, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specbindport_ln0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_points, void @empty_16, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %points, void @empty_16, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %points, void @empty_16, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_points, void @empty_16, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="3">
<![CDATA[
entry:12 %num_points_load = load i3 %num_points_addr

]]></Node>
<StgValue><ssdm name="num_points_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="3">
<![CDATA[
entry:14 %get_trapezoid_edgestrapezoid_edges_load = load i3 %get_trapezoid_edgestrapezoid_edges_addr

]]></Node>
<StgValue><ssdm name="get_trapezoid_edgestrapezoid_edges_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="13">
<![CDATA[
entry:15 %shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %i_17, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
entry:16 %br_ln313 = br void

]]></Node>
<StgValue><ssdm name="br_ln313"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %j = phi i32 0, void %entry, i32 %add_ln313, void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit._crit_edge.i

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %icmp_ln313 = icmp_eq  i32 %j, i32 %num_points_load

]]></Node>
<StgValue><ssdm name="icmp_ln313"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln313 = br i1 %icmp_ln313, void %.split.i_ifconv, void %.exit

]]></Node>
<StgValue><ssdm name="br_ln313"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="32">
<![CDATA[
.split.i_ifconv:1 %trunc_ln314 = trunc i32 %j

]]></Node>
<StgValue><ssdm name="trunc_ln314"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
.split.i_ifconv:2 %shl_ln314_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %trunc_ln314, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln314_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split.i_ifconv:3 %add_ln314 = add i16 %shl_ln314_1, i16 %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln314"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i_ifconv:4 %lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln314, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="32">
<![CDATA[
.split.i_ifconv:5 %trunc_ln314_1 = trunc i32 %j

]]></Node>
<StgValue><ssdm name="trunc_ln314_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.split.i_ifconv:6 %tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln, i9 %trunc_ln314_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="12">
<![CDATA[
.split.i_ifconv:7 %zext_ln314 = zext i12 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln314"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i_ifconv:8 %points_addr = getelementptr i128 %points, i64 0, i64 %zext_ln314

]]></Node>
<StgValue><ssdm name="points_addr"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="128" op_0_bw="12">
<![CDATA[
.split.i_ifconv:9 %points_load = load i12 %points_addr

]]></Node>
<StgValue><ssdm name="points_load"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0">
<![CDATA[
_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit._crit_edge.i:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="52" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="128" op_0_bw="12">
<![CDATA[
.split.i_ifconv:9 %points_load = load i12 %points_addr

]]></Node>
<StgValue><ssdm name="points_load"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="128">
<![CDATA[
.split.i_ifconv:10 %z_bits = trunc i128 %points_load

]]></Node>
<StgValue><ssdm name="z_bits"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:11 %icmp_ln935 = icmp_ne  i32 %z_bits, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln935"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.split.i_ifconv:12 %p_Result_226 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %points_load, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_226"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:13 %tmp_V = sub i32 0, i32 %z_bits

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:14 %m_118 = select i1 %p_Result_226, i32 %tmp_V, i32 %z_bits

]]></Node>
<StgValue><ssdm name="m_118"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i_ifconv:15 %p_Result_227 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_118, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_227"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split.i_ifconv:16 %l = cttz i32 @llvm.cttz.i32, i32 %p_Result_227, i1 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:17 %sub_ln944 = sub i32 32, i32 %l

]]></Node>
<StgValue><ssdm name="sub_ln944"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:18 %lsb_index = add i32 %sub_ln944, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i_ifconv:19 %tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split.i_ifconv:20 %icmp_ln946 = icmp_sgt  i31 %tmp, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="32">
<![CDATA[
.split.i_ifconv:21 %trunc_ln947 = trunc i32 %sub_ln944

]]></Node>
<StgValue><ssdm name="trunc_ln947"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i_ifconv:22 %sub_ln947 = sub i6 57, i6 %trunc_ln947

]]></Node>
<StgValue><ssdm name="sub_ln947"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="6">
<![CDATA[
.split.i_ifconv:23 %zext_ln947 = zext i6 %sub_ln947

]]></Node>
<StgValue><ssdm name="zext_ln947"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:24 %lshr_ln947 = lshr i32 4294967295, i32 %zext_ln947

]]></Node>
<StgValue><ssdm name="lshr_ln947"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:25 %shl_ln949 = shl i32 1, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="shl_ln949"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:26 %or_ln949_19 = or i32 %lshr_ln947, i32 %shl_ln949

]]></Node>
<StgValue><ssdm name="or_ln949_19"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:27 %and_ln949 = and i32 %m_118, i32 %or_ln949_19

]]></Node>
<StgValue><ssdm name="and_ln949"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:28 %icmp_ln949 = icmp_ne  i32 %and_ln949, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln949"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:29 %tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:30 %xor_ln949 = xor i1 %tmp_119, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:31 %p_Result_228 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_118, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="p_Result_228"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:32 %icmp_ln958 = icmp_sgt  i32 %lsb_index, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln958"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:33 %and_ln949_25 = and i1 %p_Result_228, i1 %xor_ln949

]]></Node>
<StgValue><ssdm name="and_ln949_25"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split.i_ifconv:38 %select_ln946 = select i1 %icmp_ln946, i1 %icmp_ln949, i1 %p_Result_228

]]></Node>
<StgValue><ssdm name="select_ln946"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split.i_ifconv:42 %select_ln958 = select i1 %icmp_ln958, i1 %select_ln946, i1 %and_ln949_25

]]></Node>
<StgValue><ssdm name="select_ln958"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="32">
<![CDATA[
.split.i_ifconv:50 %trunc_ln943 = trunc i32 %l

]]></Node>
<StgValue><ssdm name="trunc_ln943"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="32">
<![CDATA[
.split.i_ifconv:34 %zext_ln959 = zext i32 %m_118

]]></Node>
<StgValue><ssdm name="zext_ln959"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
<literal name="icmp_ln958" val="0"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:35 %sub_ln959 = sub i32 25, i32 %sub_ln944

]]></Node>
<StgValue><ssdm name="sub_ln959"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
<literal name="icmp_ln958" val="0"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="32">
<![CDATA[
.split.i_ifconv:36 %zext_ln959_19 = zext i32 %sub_ln959

]]></Node>
<StgValue><ssdm name="zext_ln959_19"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
<literal name="icmp_ln958" val="0"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i_ifconv:37 %shl_ln959 = shl i64 %zext_ln959, i64 %zext_ln959_19

]]></Node>
<StgValue><ssdm name="shl_ln959"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
<literal name="icmp_ln958" val="1"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:39 %add_ln958 = add i32 %sub_ln944, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln958"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
<literal name="icmp_ln958" val="1"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="32">
<![CDATA[
.split.i_ifconv:40 %zext_ln958 = zext i32 %add_ln958

]]></Node>
<StgValue><ssdm name="zext_ln958"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
<literal name="icmp_ln958" val="1"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i_ifconv:41 %lshr_ln958 = lshr i64 %zext_ln959, i64 %zext_ln958

]]></Node>
<StgValue><ssdm name="lshr_ln958"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i_ifconv:43 %m = select i1 %icmp_ln958, i64 %lshr_ln958, i64 %shl_ln959

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="1">
<![CDATA[
.split.i_ifconv:44 %zext_ln961 = zext i1 %select_ln958

]]></Node>
<StgValue><ssdm name="zext_ln961"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i_ifconv:45 %m_99 = add i64 %m, i64 %zext_ln961

]]></Node>
<StgValue><ssdm name="m_99"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i_ifconv:46 %m_119 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_99, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_119"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="63">
<![CDATA[
.split.i_ifconv:47 %zext_ln962 = zext i63 %m_119

]]></Node>
<StgValue><ssdm name="zext_ln962"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split.i_ifconv:48 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_99, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.i_ifconv:49 %select_ln943 = select i1 %p_Result_s, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.i_ifconv:51 %sub_ln964 = sub i8 12, i8 %trunc_ln943

]]></Node>
<StgValue><ssdm name="sub_ln964"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.i_ifconv:52 %add_ln964 = add i8 %sub_ln964, i8 %select_ln943

]]></Node>
<StgValue><ssdm name="add_ln964"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
.split.i_ifconv:53 %tmp_41_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_226, i8 %add_ln964

]]></Node>
<StgValue><ssdm name="tmp_41_i"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
.split.i_ifconv:54 %p_Result_229 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962, i9 %tmp_41_i, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_229"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="64">
<![CDATA[
.split.i_ifconv:55 %LD = trunc i64 %p_Result_229

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
.split.i_ifconv:56 %bitcast_ln744 = bitcast i32 %LD

]]></Node>
<StgValue><ssdm name="bitcast_ln744"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:57 %select_ln935 = select i1 %icmp_ln935, i32 %bitcast_ln744, i32 0

]]></Node>
<StgValue><ssdm name="select_ln935"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="101" st_id="6" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:58 %add_i = fadd i32 %select_ln935, i32 %get_trapezoid_edgestrapezoid_edges_load

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="102" st_id="7" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:58 %add_i = fadd i32 %select_ln935, i32 %get_trapezoid_edgestrapezoid_edges_load

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:156 %dc_5 = fsub i32 %select_ln935, i32 %get_trapezoid_edgestrapezoid_edges_load

]]></Node>
<StgValue><ssdm name="dc_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="104" st_id="8" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:58 %add_i = fadd i32 %select_ln935, i32 %get_trapezoid_edgestrapezoid_edges_load

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:156 %dc_5 = fsub i32 %select_ln935, i32 %get_trapezoid_edgestrapezoid_edges_load

]]></Node>
<StgValue><ssdm name="dc_5"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32">
<![CDATA[
.split.i_ifconv:161 %p_Val2_88 = load i32 %rbVal_constprop

]]></Node>
<StgValue><ssdm name="p_Val2_88"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:162 %icmp_ln935_11 = icmp_eq  i32 %p_Val2_88, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln935_11"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:163 %p_Result_238 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_88, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_238"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:164 %tmp_V_40 = sub i32 0, i32 %p_Val2_88

]]></Node>
<StgValue><ssdm name="tmp_V_40"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:165 %m_122 = select i1 %p_Result_238, i32 %tmp_V_40, i32 %p_Val2_88

]]></Node>
<StgValue><ssdm name="m_122"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i_ifconv:166 %p_Result_239 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_122, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_239"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split.i_ifconv:167 %l_15 = cttz i32 @llvm.cttz.i32, i32 %p_Result_239, i1 1

]]></Node>
<StgValue><ssdm name="l_15"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:168 %sub_ln944_14 = sub i32 32, i32 %l_15

]]></Node>
<StgValue><ssdm name="sub_ln944_14"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:169 %lsb_index_15 = add i32 %sub_ln944_14, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index_15"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i_ifconv:170 %tmp_129 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_15, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split.i_ifconv:171 %icmp_ln946_14 = icmp_sgt  i31 %tmp_129, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946_14"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="6" op_0_bw="32">
<![CDATA[
.split.i_ifconv:172 %trunc_ln947_14 = trunc i32 %sub_ln944_14

]]></Node>
<StgValue><ssdm name="trunc_ln947_14"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i_ifconv:173 %sub_ln947_14 = sub i6 57, i6 %trunc_ln947_14

]]></Node>
<StgValue><ssdm name="sub_ln947_14"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="6">
<![CDATA[
.split.i_ifconv:174 %zext_ln947_14 = zext i6 %sub_ln947_14

]]></Node>
<StgValue><ssdm name="zext_ln947_14"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:175 %lshr_ln947_14 = lshr i32 4294967295, i32 %zext_ln947_14

]]></Node>
<StgValue><ssdm name="lshr_ln947_14"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:176 %shl_ln949_14 = shl i32 1, i32 %lsb_index_15

]]></Node>
<StgValue><ssdm name="shl_ln949_14"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:177 %or_ln949_20 = or i32 %lshr_ln947_14, i32 %shl_ln949_14

]]></Node>
<StgValue><ssdm name="or_ln949_20"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:178 %and_ln949_29 = and i32 %m_122, i32 %or_ln949_20

]]></Node>
<StgValue><ssdm name="and_ln949_29"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:179 %icmp_ln949_14 = icmp_ne  i32 %and_ln949_29, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln949_14"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:180 %tmp_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_15, i32 31

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:181 %xor_ln949_14 = xor i1 %tmp_130, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949_14"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:182 %p_Result_240 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_122, i32 %lsb_index_15

]]></Node>
<StgValue><ssdm name="p_Result_240"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:183 %icmp_ln958_11 = icmp_sgt  i32 %lsb_index_15, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln958_11"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:184 %and_ln949_27 = and i1 %p_Result_240, i1 %xor_ln949_14

]]></Node>
<StgValue><ssdm name="and_ln949_27"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="32">
<![CDATA[
.split.i_ifconv:185 %zext_ln959_22 = zext i32 %m_122

]]></Node>
<StgValue><ssdm name="zext_ln959_22"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:186 %sub_ln959_11 = sub i32 25, i32 %sub_ln944_14

]]></Node>
<StgValue><ssdm name="sub_ln959_11"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="32">
<![CDATA[
.split.i_ifconv:187 %zext_ln959_23 = zext i32 %sub_ln959_11

]]></Node>
<StgValue><ssdm name="zext_ln959_23"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i_ifconv:188 %shl_ln959_11 = shl i64 %zext_ln959_22, i64 %zext_ln959_23

]]></Node>
<StgValue><ssdm name="shl_ln959_11"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split.i_ifconv:189 %select_ln946_14 = select i1 %icmp_ln946_14, i1 %icmp_ln949_14, i1 %p_Result_240

]]></Node>
<StgValue><ssdm name="select_ln946_14"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:190 %add_ln958_11 = add i32 %sub_ln944_14, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln958_11"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="32">
<![CDATA[
.split.i_ifconv:191 %zext_ln958_11 = zext i32 %add_ln958_11

]]></Node>
<StgValue><ssdm name="zext_ln958_11"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i_ifconv:192 %lshr_ln958_11 = lshr i64 %zext_ln959_22, i64 %zext_ln958_11

]]></Node>
<StgValue><ssdm name="lshr_ln958_11"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split.i_ifconv:193 %select_ln958_25 = select i1 %icmp_ln958_11, i1 %select_ln946_14, i1 %and_ln949_27

]]></Node>
<StgValue><ssdm name="select_ln958_25"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i_ifconv:194 %m_108 = select i1 %icmp_ln958_11, i64 %lshr_ln958_11, i64 %shl_ln959_11

]]></Node>
<StgValue><ssdm name="m_108"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="1">
<![CDATA[
.split.i_ifconv:195 %zext_ln961_14 = zext i1 %select_ln958_25

]]></Node>
<StgValue><ssdm name="zext_ln961_14"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i_ifconv:196 %m_109 = add i64 %m_108, i64 %zext_ln961_14

]]></Node>
<StgValue><ssdm name="m_109"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i_ifconv:197 %m_123 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_109, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_123"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split.i_ifconv:199 %p_Result_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_109, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_208"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="32">
<![CDATA[
.split.i_ifconv:201 %trunc_ln943_14 = trunc i32 %l_15

]]></Node>
<StgValue><ssdm name="trunc_ln943_14"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="145" st_id="9" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:59 %dc = fadd i32 %add_i, i32 0

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:156 %dc_5 = fsub i32 %select_ln935, i32 %get_trapezoid_edgestrapezoid_edges_load

]]></Node>
<StgValue><ssdm name="dc_5"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
.split.i_ifconv:157 %data_V_6 = bitcast i32 %dc_5

]]></Node>
<StgValue><ssdm name="data_V_6"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="31" op_0_bw="32">
<![CDATA[
.split.i_ifconv:158 %p_Result_237 = trunc i32 %data_V_6

]]></Node>
<StgValue><ssdm name="p_Result_237"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
<literal name="icmp_ln935_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="63">
<![CDATA[
.split.i_ifconv:198 %zext_ln962_11 = zext i63 %m_123

]]></Node>
<StgValue><ssdm name="zext_ln962_11"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
<literal name="icmp_ln935_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.i_ifconv:200 %select_ln943_14 = select i1 %p_Result_208, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943_14"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
<literal name="icmp_ln935_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.i_ifconv:202 %sub_ln964_14 = sub i8 12, i8 %trunc_ln943_14

]]></Node>
<StgValue><ssdm name="sub_ln964_14"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
<literal name="icmp_ln935_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.i_ifconv:203 %add_ln964_14 = add i8 %sub_ln964_14, i8 %select_ln943_14

]]></Node>
<StgValue><ssdm name="add_ln964_14"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
<literal name="icmp_ln935_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
.split.i_ifconv:204 %tmp_45_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_238, i8 %add_ln964_14

]]></Node>
<StgValue><ssdm name="tmp_45_i"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
<literal name="icmp_ln935_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
.split.i_ifconv:205 %p_Result_241 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_11, i9 %tmp_45_i, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_241"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
<literal name="icmp_ln935_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="64">
<![CDATA[
.split.i_ifconv:206 %LD_19 = trunc i64 %p_Result_241

]]></Node>
<StgValue><ssdm name="LD_19"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
<literal name="icmp_ln935_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32">
<![CDATA[
.split.i_ifconv:207 %bitcast_ln744_12 = bitcast i32 %LD_19

]]></Node>
<StgValue><ssdm name="bitcast_ln744_12"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:208 %select_ln935_6 = select i1 %icmp_ln935_11, i32 0, i32 %bitcast_ln744_12

]]></Node>
<StgValue><ssdm name="select_ln935_6"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="158" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %add_ln313 = add i32 %j, i32 1

]]></Node>
<StgValue><ssdm name="add_ln313"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:59 %dc = fadd i32 %add_i, i32 0

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
.split.i_ifconv:64 %p_Val2_s = load i32 %lbVal_constprop

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:65 %icmp_ln935_10 = icmp_eq  i32 %p_Val2_s, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln935_10"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:66 %p_Result_231 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_231"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:67 %tmp_V_37 = sub i32 0, i32 %p_Val2_s

]]></Node>
<StgValue><ssdm name="tmp_V_37"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:68 %m_120 = select i1 %p_Result_231, i32 %tmp_V_37, i32 %p_Val2_s

]]></Node>
<StgValue><ssdm name="m_120"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i_ifconv:69 %p_Result_232 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_120, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_232"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split.i_ifconv:70 %l_14 = cttz i32 @llvm.cttz.i32, i32 %p_Result_232, i1 1

]]></Node>
<StgValue><ssdm name="l_14"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:71 %sub_ln944_13 = sub i32 32, i32 %l_14

]]></Node>
<StgValue><ssdm name="sub_ln944_13"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:72 %lsb_index_14 = add i32 %sub_ln944_13, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index_14"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i_ifconv:73 %tmp_122 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_14, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split.i_ifconv:74 %icmp_ln946_13 = icmp_sgt  i31 %tmp_122, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946_13"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="32">
<![CDATA[
.split.i_ifconv:75 %trunc_ln947_13 = trunc i32 %sub_ln944_13

]]></Node>
<StgValue><ssdm name="trunc_ln947_13"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i_ifconv:76 %sub_ln947_13 = sub i6 57, i6 %trunc_ln947_13

]]></Node>
<StgValue><ssdm name="sub_ln947_13"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="6">
<![CDATA[
.split.i_ifconv:77 %zext_ln947_13 = zext i6 %sub_ln947_13

]]></Node>
<StgValue><ssdm name="zext_ln947_13"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:78 %lshr_ln947_13 = lshr i32 4294967295, i32 %zext_ln947_13

]]></Node>
<StgValue><ssdm name="lshr_ln947_13"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:79 %shl_ln949_13 = shl i32 1, i32 %lsb_index_14

]]></Node>
<StgValue><ssdm name="shl_ln949_13"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:80 %or_ln949 = or i32 %lshr_ln947_13, i32 %shl_ln949_13

]]></Node>
<StgValue><ssdm name="or_ln949"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:81 %and_ln949_28 = and i32 %m_120, i32 %or_ln949

]]></Node>
<StgValue><ssdm name="and_ln949_28"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:82 %icmp_ln949_13 = icmp_ne  i32 %and_ln949_28, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln949_13"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:83 %tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_14, i32 31

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:84 %xor_ln949_13 = xor i1 %tmp_123, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949_13"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:85 %p_Result_233 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_120, i32 %lsb_index_14

]]></Node>
<StgValue><ssdm name="p_Result_233"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:86 %icmp_ln958_10 = icmp_sgt  i32 %lsb_index_14, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln958_10"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:87 %and_ln949_26 = and i1 %p_Result_233, i1 %xor_ln949_13

]]></Node>
<StgValue><ssdm name="and_ln949_26"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="32">
<![CDATA[
.split.i_ifconv:88 %zext_ln959_20 = zext i32 %m_120

]]></Node>
<StgValue><ssdm name="zext_ln959_20"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:89 %sub_ln959_10 = sub i32 25, i32 %sub_ln944_13

]]></Node>
<StgValue><ssdm name="sub_ln959_10"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="32">
<![CDATA[
.split.i_ifconv:90 %zext_ln959_21 = zext i32 %sub_ln959_10

]]></Node>
<StgValue><ssdm name="zext_ln959_21"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i_ifconv:91 %shl_ln959_10 = shl i64 %zext_ln959_20, i64 %zext_ln959_21

]]></Node>
<StgValue><ssdm name="shl_ln959_10"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split.i_ifconv:92 %select_ln946_13 = select i1 %icmp_ln946_13, i1 %icmp_ln949_13, i1 %p_Result_233

]]></Node>
<StgValue><ssdm name="select_ln946_13"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:93 %add_ln958_10 = add i32 %sub_ln944_13, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln958_10"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="32">
<![CDATA[
.split.i_ifconv:94 %zext_ln958_10 = zext i32 %add_ln958_10

]]></Node>
<StgValue><ssdm name="zext_ln958_10"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i_ifconv:95 %lshr_ln958_10 = lshr i64 %zext_ln959_20, i64 %zext_ln958_10

]]></Node>
<StgValue><ssdm name="lshr_ln958_10"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split.i_ifconv:96 %select_ln958_23 = select i1 %icmp_ln958_10, i1 %select_ln946_13, i1 %and_ln949_26

]]></Node>
<StgValue><ssdm name="select_ln958_23"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i_ifconv:97 %m_103 = select i1 %icmp_ln958_10, i64 %lshr_ln958_10, i64 %shl_ln959_10

]]></Node>
<StgValue><ssdm name="m_103"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="1">
<![CDATA[
.split.i_ifconv:98 %zext_ln961_13 = zext i1 %select_ln958_23

]]></Node>
<StgValue><ssdm name="zext_ln961_13"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i_ifconv:99 %m_104 = add i64 %m_103, i64 %zext_ln961_13

]]></Node>
<StgValue><ssdm name="m_104"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i_ifconv:100 %m_121 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_104, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_121"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split.i_ifconv:102 %p_Result_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_104, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_200"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="32">
<![CDATA[
.split.i_ifconv:104 %trunc_ln943_13 = trunc i32 %l_14

]]></Node>
<StgValue><ssdm name="trunc_ln943_13"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="31">
<![CDATA[
.split.i_ifconv:159 %zext_ln368_5 = zext i31 %p_Result_237

]]></Node>
<StgValue><ssdm name="zext_ln368_5"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32">
<![CDATA[
.split.i_ifconv:160 %bitcast_ln351_6 = bitcast i32 %zext_ln368_5

]]></Node>
<StgValue><ssdm name="bitcast_ln351_6"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:209 %v_assign_s = fsub i32 %bitcast_ln351_6, i32 %select_ln935_6

]]></Node>
<StgValue><ssdm name="v_assign_s"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="203" st_id="11" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:59 %dc = fadd i32 %add_i, i32 0

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
.split.i_ifconv:60 %data_V = bitcast i32 %dc

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="31" op_0_bw="32">
<![CDATA[
.split.i_ifconv:61 %p_Result_230 = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="p_Result_230"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="63">
<![CDATA[
.split.i_ifconv:101 %zext_ln962_10 = zext i63 %m_121

]]></Node>
<StgValue><ssdm name="zext_ln962_10"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.i_ifconv:103 %select_ln943_13 = select i1 %p_Result_200, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943_13"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.i_ifconv:105 %sub_ln964_13 = sub i8 12, i8 %trunc_ln943_13

]]></Node>
<StgValue><ssdm name="sub_ln964_13"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.i_ifconv:106 %add_ln964_13 = add i8 %sub_ln964_13, i8 %select_ln943_13

]]></Node>
<StgValue><ssdm name="add_ln964_13"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
.split.i_ifconv:107 %tmp_42_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_231, i8 %add_ln964_13

]]></Node>
<StgValue><ssdm name="tmp_42_i"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
.split.i_ifconv:108 %p_Result_234 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_10, i9 %tmp_42_i, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_234"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="64">
<![CDATA[
.split.i_ifconv:109 %LD_17 = trunc i64 %p_Result_234

]]></Node>
<StgValue><ssdm name="LD_17"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
.split.i_ifconv:110 %bitcast_ln744_11 = bitcast i32 %LD_17

]]></Node>
<StgValue><ssdm name="bitcast_ln744_11"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:111 %select_ln935_5 = select i1 %icmp_ln935_10, i32 0, i32 %bitcast_ln744_11

]]></Node>
<StgValue><ssdm name="select_ln935_5"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:209 %v_assign_s = fsub i32 %bitcast_ln351_6, i32 %select_ln935_6

]]></Node>
<StgValue><ssdm name="v_assign_s"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="216" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="31">
<![CDATA[
.split.i_ifconv:62 %zext_ln368 = zext i31 %p_Result_230

]]></Node>
<StgValue><ssdm name="zext_ln368"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
.split.i_ifconv:63 %bitcast_ln351 = bitcast i32 %zext_ln368

]]></Node>
<StgValue><ssdm name="bitcast_ln351"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:112 %v_assign = fsub i32 %bitcast_ln351, i32 %select_ln935_5

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:209 %v_assign_s = fsub i32 %bitcast_ln351_6, i32 %select_ln935_6

]]></Node>
<StgValue><ssdm name="v_assign_s"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="220" st_id="13" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:112 %v_assign = fsub i32 %bitcast_ln351, i32 %select_ln935_5

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="32">
<![CDATA[
.split.i_ifconv:210 %d_2 = fpext i32 %v_assign_s

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="222" st_id="14" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:112 %v_assign = fsub i32 %bitcast_ln351, i32 %select_ln935_5

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="32">
<![CDATA[
.split.i_ifconv:210 %d_2 = fpext i32 %v_assign_s

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64">
<![CDATA[
.split.i_ifconv:211 %ireg_4 = bitcast i64 %d_2

]]></Node>
<StgValue><ssdm name="ireg_4"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="63" op_0_bw="64">
<![CDATA[
.split.i_ifconv:212 %trunc_ln555_4 = trunc i64 %ireg_4

]]></Node>
<StgValue><ssdm name="trunc_ln555_4"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split.i_ifconv:213 %p_Result_242 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_4, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_242"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i_ifconv:214 %exp_tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_4, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_4"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="11">
<![CDATA[
.split.i_ifconv:215 %zext_ln455_4 = zext i11 %exp_tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln455_4"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="52" op_0_bw="64">
<![CDATA[
.split.i_ifconv:216 %trunc_ln565_4 = trunc i64 %ireg_4

]]></Node>
<StgValue><ssdm name="trunc_ln565_4"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.split.i_ifconv:217 %p_Result_243 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_4

]]></Node>
<StgValue><ssdm name="p_Result_243"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="54" op_0_bw="53">
<![CDATA[
.split.i_ifconv:218 %zext_ln569_4 = zext i53 %p_Result_243

]]></Node>
<StgValue><ssdm name="zext_ln569_4"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split.i_ifconv:219 %man_V_19 = sub i54 0, i54 %zext_ln569_4

]]></Node>
<StgValue><ssdm name="man_V_19"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.split.i_ifconv:220 %man_V_20 = select i1 %p_Result_242, i54 %man_V_19, i54 %zext_ln569_4

]]></Node>
<StgValue><ssdm name="man_V_20"/></StgValue>
</operation>

<operation id="234" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.split.i_ifconv:221 %icmp_ln571_4 = icmp_eq  i63 %trunc_ln555_4, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_4"/></StgValue>
</operation>

<operation id="235" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i_ifconv:222 %F2_4 = sub i12 1075, i12 %zext_ln455_4

]]></Node>
<StgValue><ssdm name="F2_4"/></StgValue>
</operation>

<operation id="236" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i_ifconv:223 %icmp_ln581_4 = icmp_sgt  i12 %F2_4, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln581_4"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i_ifconv:224 %add_ln581_4 = add i12 %F2_4, i12 4076

]]></Node>
<StgValue><ssdm name="add_ln581_4"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i_ifconv:225 %sub_ln581_4 = sub i12 20, i12 %F2_4

]]></Node>
<StgValue><ssdm name="sub_ln581_4"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split.i_ifconv:226 %sh_amt_4 = select i1 %icmp_ln581_4, i12 %add_ln581_4, i12 %sub_ln581_4

]]></Node>
<StgValue><ssdm name="sh_amt_4"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i_ifconv:228 %icmp_ln582_4 = icmp_eq  i12 %F2_4, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln582_4"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="54">
<![CDATA[
.split.i_ifconv:229 %trunc_ln583_4 = trunc i54 %man_V_20

]]></Node>
<StgValue><ssdm name="trunc_ln583_4"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i_ifconv:230 %icmp_ln585_4 = icmp_ult  i12 %sh_amt_4, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_4"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i_ifconv:231 %tmp_133 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_4, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split.i_ifconv:232 %icmp_ln603_4 = icmp_eq  i7 %tmp_133, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln603_4"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="6" op_0_bw="12">
<![CDATA[
.split.i_ifconv:233 %trunc_ln586_10 = trunc i12 %sh_amt_4

]]></Node>
<StgValue><ssdm name="trunc_ln586_10"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="54" op_0_bw="6">
<![CDATA[
.split.i_ifconv:234 %zext_ln586_4 = zext i6 %trunc_ln586_10

]]></Node>
<StgValue><ssdm name="zext_ln586_4"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split.i_ifconv:235 %ashr_ln586_4 = ashr i54 %man_V_20, i54 %zext_ln586_4

]]></Node>
<StgValue><ssdm name="ashr_ln586_4"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="54">
<![CDATA[
.split.i_ifconv:236 %trunc_ln586_11 = trunc i54 %ashr_ln586_4

]]></Node>
<StgValue><ssdm name="trunc_ln586_11"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:241 %xor_ln571_3 = xor i1 %icmp_ln571_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_3"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:242 %and_ln582_4 = and i1 %icmp_ln582_4, i1 %xor_ln571_3

]]></Node>
<StgValue><ssdm name="and_ln582_4"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:243 %or_ln582_3 = or i1 %icmp_ln571_4, i1 %icmp_ln582_4

]]></Node>
<StgValue><ssdm name="or_ln582_3"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:244 %xor_ln582_3 = xor i1 %or_ln582_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln582_3"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:245 %and_ln581_3 = and i1 %icmp_ln581_4, i1 %xor_ln582_3

]]></Node>
<StgValue><ssdm name="and_ln581_3"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:246 %and_ln585_6 = and i1 %and_ln581_3, i1 %icmp_ln585_4

]]></Node>
<StgValue><ssdm name="and_ln585_6"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:247 %xor_ln585_1 = xor i1 %icmp_ln585_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln585_1"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:248 %and_ln585_7 = and i1 %and_ln581_3, i1 %xor_ln585_1

]]></Node>
<StgValue><ssdm name="and_ln585_7"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:249 %or_ln581_3 = or i1 %or_ln582_3, i1 %icmp_ln581_4

]]></Node>
<StgValue><ssdm name="or_ln581_3"/></StgValue>
</operation>

<operation id="258" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:250 %xor_ln581_3 = xor i1 %or_ln581_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln581_3"/></StgValue>
</operation>

<operation id="259" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:251 %and_ln603_4 = and i1 %icmp_ln603_4, i1 %xor_ln581_3

]]></Node>
<StgValue><ssdm name="and_ln603_4"/></StgValue>
</operation>

<operation id="260" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:253 %or_ln603_3 = or i1 %and_ln603_4, i1 %and_ln585_7

]]></Node>
<StgValue><ssdm name="or_ln603_3"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:254 %select_ln603_1 = select i1 %and_ln585_6, i32 %trunc_ln586_11, i32 %trunc_ln583_4

]]></Node>
<StgValue><ssdm name="select_ln603_1"/></StgValue>
</operation>

<operation id="262" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:255 %or_ln603_4 = or i1 %and_ln585_6, i1 %and_ln582_4

]]></Node>
<StgValue><ssdm name="or_ln603_4"/></StgValue>
</operation>

<operation id="263" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:257 %or_ln603_5 = or i1 %or_ln603_3, i1 %or_ln603_4

]]></Node>
<StgValue><ssdm name="or_ln603_5"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="264" st_id="15" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="32">
<![CDATA[
.split.i_ifconv:113 %d = fpext i32 %v_assign

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="265" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_4" val="1"/>
<literal name="or_ln603_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="12">
<![CDATA[
.split.i_ifconv:227 %sext_ln581_4 = sext i12 %sh_amt_4

]]></Node>
<StgValue><ssdm name="sext_ln581_4"/></StgValue>
</operation>

<operation id="266" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_4" val="0"/>
<literal name="or_ln603_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32">
<![CDATA[
.split.i_ifconv:237 %bitcast_ln702_8 = bitcast i32 %v_assign_s

]]></Node>
<StgValue><ssdm name="bitcast_ln702_8"/></StgValue>
</operation>

<operation id="267" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_4" val="0"/>
<literal name="or_ln603_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:238 %tmp_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702_8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="268" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_4" val="0"/>
<literal name="or_ln603_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:239 %select_ln588 = select i1 %tmp_134, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln588"/></StgValue>
</operation>

<operation id="269" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_4" val="1"/>
<literal name="or_ln603_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:240 %shl_ln604_4 = shl i32 %trunc_ln583_4, i32 %sext_ln581_4

]]></Node>
<StgValue><ssdm name="shl_ln604_4"/></StgValue>
</operation>

<operation id="270" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln603_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:252 %select_ln603 = select i1 %and_ln603_4, i32 %shl_ln604_4, i32 %select_ln588

]]></Node>
<StgValue><ssdm name="select_ln603"/></StgValue>
</operation>

<operation id="271" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:256 %select_ln603_2 = select i1 %or_ln603_3, i32 %select_ln603, i32 %select_ln603_1

]]></Node>
<StgValue><ssdm name="select_ln603_2"/></StgValue>
</operation>

<operation id="272" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:0 %tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln603_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="273" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:1 %and_ln1495_2 = and i1 %or_ln603_5, i1 %tmp_140

]]></Node>
<StgValue><ssdm name="and_ln1495_2"/></StgValue>
</operation>

<operation id="274" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:2 %and_ln1495_3 = and i1 %and_ln1495_2, i1 %xor_ln571_3

]]></Node>
<StgValue><ssdm name="and_ln1495_3"/></StgValue>
</operation>

<operation id="275" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:3 %br_ln330 = br i1 %and_ln1495_3, void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit._crit_edge.i, void %_ifconv123

]]></Node>
<StgValue><ssdm name="br_ln330"/></StgValue>
</operation>

<operation id="276" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv123:0 %write_ln331 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_bound, i32 %j

]]></Node>
<StgValue><ssdm name="write_ln331"/></StgValue>
</operation>

<operation id="277" st_id="15" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="32">
<![CDATA[
_ifconv123:1 %d_4 = fpext i32 %bitcast_ln351_6

]]></Node>
<StgValue><ssdm name="d_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="278" st_id="16" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="32">
<![CDATA[
.split.i_ifconv:113 %d = fpext i32 %v_assign

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="279" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64">
<![CDATA[
.split.i_ifconv:114 %ireg = bitcast i64 %d

]]></Node>
<StgValue><ssdm name="ireg"/></StgValue>
</operation>

<operation id="280" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="63" op_0_bw="64">
<![CDATA[
.split.i_ifconv:115 %trunc_ln555 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln555"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split.i_ifconv:116 %p_Result_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_235"/></StgValue>
</operation>

<operation id="282" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i_ifconv:117 %exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="11">
<![CDATA[
.split.i_ifconv:118 %zext_ln455 = zext i11 %exp_tmp

]]></Node>
<StgValue><ssdm name="zext_ln455"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="52" op_0_bw="64">
<![CDATA[
.split.i_ifconv:119 %trunc_ln565 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln565"/></StgValue>
</operation>

<operation id="285" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.split.i_ifconv:120 %p_Result_236 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565

]]></Node>
<StgValue><ssdm name="p_Result_236"/></StgValue>
</operation>

<operation id="286" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="54" op_0_bw="53">
<![CDATA[
.split.i_ifconv:121 %zext_ln569 = zext i53 %p_Result_236

]]></Node>
<StgValue><ssdm name="zext_ln569"/></StgValue>
</operation>

<operation id="287" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split.i_ifconv:122 %man_V_16 = sub i54 0, i54 %zext_ln569

]]></Node>
<StgValue><ssdm name="man_V_16"/></StgValue>
</operation>

<operation id="288" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.split.i_ifconv:123 %man_V_17 = select i1 %p_Result_235, i54 %man_V_16, i54 %zext_ln569

]]></Node>
<StgValue><ssdm name="man_V_17"/></StgValue>
</operation>

<operation id="289" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.split.i_ifconv:124 %icmp_ln571 = icmp_eq  i63 %trunc_ln555, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="290" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i_ifconv:125 %F2 = sub i12 1075, i12 %zext_ln455

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="291" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i_ifconv:126 %icmp_ln581 = icmp_sgt  i12 %F2, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln581"/></StgValue>
</operation>

<operation id="292" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i_ifconv:127 %add_ln581 = add i12 %F2, i12 4076

]]></Node>
<StgValue><ssdm name="add_ln581"/></StgValue>
</operation>

<operation id="293" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i_ifconv:128 %sub_ln581 = sub i12 20, i12 %F2

]]></Node>
<StgValue><ssdm name="sub_ln581"/></StgValue>
</operation>

<operation id="294" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split.i_ifconv:129 %sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="295" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i_ifconv:131 %icmp_ln582 = icmp_eq  i12 %F2, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln582"/></StgValue>
</operation>

<operation id="296" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i_ifconv:133 %icmp_ln585 = icmp_ult  i12 %sh_amt, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln585"/></StgValue>
</operation>

<operation id="297" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i_ifconv:134 %tmp_126 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="298" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split.i_ifconv:135 %icmp_ln603 = icmp_eq  i7 %tmp_126, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln603"/></StgValue>
</operation>

<operation id="299" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="12">
<![CDATA[
.split.i_ifconv:136 %trunc_ln586 = trunc i12 %sh_amt

]]></Node>
<StgValue><ssdm name="trunc_ln586"/></StgValue>
</operation>

<operation id="300" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="54" op_0_bw="6">
<![CDATA[
.split.i_ifconv:137 %zext_ln586 = zext i6 %trunc_ln586

]]></Node>
<StgValue><ssdm name="zext_ln586"/></StgValue>
</operation>

<operation id="301" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split.i_ifconv:138 %ashr_ln586 = ashr i54 %man_V_17, i54 %zext_ln586

]]></Node>
<StgValue><ssdm name="ashr_ln586"/></StgValue>
</operation>

<operation id="302" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:144 %or_ln582 = or i1 %icmp_ln571, i1 %icmp_ln582

]]></Node>
<StgValue><ssdm name="or_ln582"/></StgValue>
</operation>

<operation id="303" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:145 %xor_ln582 = xor i1 %or_ln582, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln582"/></StgValue>
</operation>

<operation id="304" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:146 %and_ln581 = and i1 %icmp_ln581, i1 %xor_ln582

]]></Node>
<StgValue><ssdm name="and_ln581"/></StgValue>
</operation>

<operation id="305" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:147 %and_ln585 = and i1 %and_ln581, i1 %icmp_ln585

]]></Node>
<StgValue><ssdm name="and_ln585"/></StgValue>
</operation>

<operation id="306" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:148 %xor_ln585 = xor i1 %icmp_ln585, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln585"/></StgValue>
</operation>

<operation id="307" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:149 %and_ln585_5 = and i1 %and_ln581, i1 %xor_ln585

]]></Node>
<StgValue><ssdm name="and_ln585_5"/></StgValue>
</operation>

<operation id="308" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:150 %or_ln581 = or i1 %or_ln582, i1 %icmp_ln581

]]></Node>
<StgValue><ssdm name="or_ln581"/></StgValue>
</operation>

<operation id="309" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:151 %xor_ln581 = xor i1 %or_ln581, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln581"/></StgValue>
</operation>

<operation id="310" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:152 %and_ln603 = and i1 %icmp_ln603, i1 %xor_ln581

]]></Node>
<StgValue><ssdm name="and_ln603"/></StgValue>
</operation>

<operation id="311" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:153 %or_ln603 = or i1 %and_ln603, i1 %and_ln585_5

]]></Node>
<StgValue><ssdm name="or_ln603"/></StgValue>
</operation>

<operation id="312" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split.i_ifconv:261 %tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %ashr_ln586, i32 31

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="313" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split.i_ifconv:262 %tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V_17, i32 31

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="314" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split.i_ifconv:263 %select_ln603_4 = select i1 %and_ln585, i1 %tmp_136, i1 %tmp_137

]]></Node>
<StgValue><ssdm name="select_ln603_4"/></StgValue>
</operation>

<operation id="315" st_id="16" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="32">
<![CDATA[
_ifconv123:1 %d_4 = fpext i32 %bitcast_ln351_6

]]></Node>
<StgValue><ssdm name="d_4"/></StgValue>
</operation>

<operation id="316" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64">
<![CDATA[
_ifconv123:2 %ireg_6 = bitcast i64 %d_4

]]></Node>
<StgValue><ssdm name="ireg_6"/></StgValue>
</operation>

<operation id="317" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="63" op_0_bw="64">
<![CDATA[
_ifconv123:3 %trunc_ln555_6 = trunc i64 %ireg_6

]]></Node>
<StgValue><ssdm name="trunc_ln555_6"/></StgValue>
</operation>

<operation id="318" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv123:4 %p_Result_246 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_6, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_246"/></StgValue>
</operation>

<operation id="319" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv123:5 %exp_tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_6, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_6"/></StgValue>
</operation>

<operation id="320" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="12" op_0_bw="11">
<![CDATA[
_ifconv123:6 %zext_ln455_6 = zext i11 %exp_tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln455_6"/></StgValue>
</operation>

<operation id="321" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="52" op_0_bw="64">
<![CDATA[
_ifconv123:7 %trunc_ln565_6 = trunc i64 %ireg_6

]]></Node>
<StgValue><ssdm name="trunc_ln565_6"/></StgValue>
</operation>

<operation id="322" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv123:8 %p_Result_247 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_6

]]></Node>
<StgValue><ssdm name="p_Result_247"/></StgValue>
</operation>

<operation id="323" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="54" op_0_bw="53">
<![CDATA[
_ifconv123:9 %zext_ln569_6 = zext i53 %p_Result_247

]]></Node>
<StgValue><ssdm name="zext_ln569_6"/></StgValue>
</operation>

<operation id="324" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv123:10 %man_V_25 = sub i54 0, i54 %zext_ln569_6

]]></Node>
<StgValue><ssdm name="man_V_25"/></StgValue>
</operation>

<operation id="325" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv123:11 %man_V_26 = select i1 %p_Result_246, i54 %man_V_25, i54 %zext_ln569_6

]]></Node>
<StgValue><ssdm name="man_V_26"/></StgValue>
</operation>

<operation id="326" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv123:12 %icmp_ln571_6 = icmp_eq  i63 %trunc_ln555_6, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_6"/></StgValue>
</operation>

<operation id="327" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv123:13 %F2_6 = sub i12 1075, i12 %zext_ln455_6

]]></Node>
<StgValue><ssdm name="F2_6"/></StgValue>
</operation>

<operation id="328" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv123:14 %icmp_ln581_6 = icmp_sgt  i12 %F2_6, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln581_6"/></StgValue>
</operation>

<operation id="329" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv123:15 %add_ln581_6 = add i12 %F2_6, i12 4076

]]></Node>
<StgValue><ssdm name="add_ln581_6"/></StgValue>
</operation>

<operation id="330" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv123:16 %sub_ln581_6 = sub i12 20, i12 %F2_6

]]></Node>
<StgValue><ssdm name="sub_ln581_6"/></StgValue>
</operation>

<operation id="331" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv123:17 %sh_amt_6 = select i1 %icmp_ln581_6, i12 %add_ln581_6, i12 %sub_ln581_6

]]></Node>
<StgValue><ssdm name="sh_amt_6"/></StgValue>
</operation>

<operation id="332" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="12">
<![CDATA[
_ifconv123:18 %sext_ln581_6 = sext i12 %sh_amt_6

]]></Node>
<StgValue><ssdm name="sext_ln581_6"/></StgValue>
</operation>

<operation id="333" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv123:19 %icmp_ln582_6 = icmp_eq  i12 %F2_6, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln582_6"/></StgValue>
</operation>

<operation id="334" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="54">
<![CDATA[
_ifconv123:20 %trunc_ln583_6 = trunc i54 %man_V_26

]]></Node>
<StgValue><ssdm name="trunc_ln583_6"/></StgValue>
</operation>

<operation id="335" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv123:21 %icmp_ln585_6 = icmp_ult  i12 %sh_amt_6, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_6"/></StgValue>
</operation>

<operation id="336" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv123:22 %tmp_142 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_6, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="337" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv123:23 %icmp_ln603_6 = icmp_eq  i7 %tmp_142, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln603_6"/></StgValue>
</operation>

<operation id="338" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="6" op_0_bw="12">
<![CDATA[
_ifconv123:24 %trunc_ln586_14 = trunc i12 %sh_amt_6

]]></Node>
<StgValue><ssdm name="trunc_ln586_14"/></StgValue>
</operation>

<operation id="339" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="54" op_0_bw="6">
<![CDATA[
_ifconv123:25 %zext_ln586_6 = zext i6 %trunc_ln586_14

]]></Node>
<StgValue><ssdm name="zext_ln586_6"/></StgValue>
</operation>

<operation id="340" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv123:26 %ashr_ln586_6 = ashr i54 %man_V_26, i54 %zext_ln586_6

]]></Node>
<StgValue><ssdm name="ashr_ln586_6"/></StgValue>
</operation>

<operation id="341" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="54">
<![CDATA[
_ifconv123:27 %trunc_ln586_15 = trunc i54 %ashr_ln586_6

]]></Node>
<StgValue><ssdm name="trunc_ln586_15"/></StgValue>
</operation>

<operation id="342" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv123:28 %shl_ln604_6 = shl i32 %trunc_ln583_6, i32 %sext_ln581_6

]]></Node>
<StgValue><ssdm name="shl_ln604_6"/></StgValue>
</operation>

<operation id="343" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv123:29 %xor_ln571_5 = xor i1 %icmp_ln571_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_5"/></StgValue>
</operation>

<operation id="344" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv123:30 %and_ln582_6 = and i1 %icmp_ln582_6, i1 %xor_ln571_5

]]></Node>
<StgValue><ssdm name="and_ln582_6"/></StgValue>
</operation>

<operation id="345" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv123:31 %or_ln582_5 = or i1 %icmp_ln571_6, i1 %icmp_ln582_6

]]></Node>
<StgValue><ssdm name="or_ln582_5"/></StgValue>
</operation>

<operation id="346" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv123:32 %xor_ln582_5 = xor i1 %or_ln582_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln582_5"/></StgValue>
</operation>

<operation id="347" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv123:33 %and_ln581_5 = and i1 %icmp_ln581_6, i1 %xor_ln582_5

]]></Node>
<StgValue><ssdm name="and_ln581_5"/></StgValue>
</operation>

<operation id="348" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv123:34 %and_ln585_10 = and i1 %and_ln581_5, i1 %icmp_ln585_6

]]></Node>
<StgValue><ssdm name="and_ln585_10"/></StgValue>
</operation>

<operation id="349" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv123:35 %or_ln581_5 = or i1 %or_ln582_5, i1 %icmp_ln581_6

]]></Node>
<StgValue><ssdm name="or_ln581_5"/></StgValue>
</operation>

<operation id="350" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv123:36 %xor_ln581_5 = xor i1 %or_ln581_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln581_5"/></StgValue>
</operation>

<operation id="351" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv123:37 %and_ln603_6 = and i1 %icmp_ln603_6, i1 %xor_ln581_5

]]></Node>
<StgValue><ssdm name="and_ln603_6"/></StgValue>
</operation>

<operation id="352" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv123:38 %xor_ln585_3 = xor i1 %icmp_ln585_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln585_3"/></StgValue>
</operation>

<operation id="353" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv123:39 %and_ln585_11 = and i1 %and_ln581_5, i1 %xor_ln585_3

]]></Node>
<StgValue><ssdm name="and_ln585_11"/></StgValue>
</operation>

<operation id="354" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv123:40 %or_ln585_3 = or i1 %and_ln585_11, i1 %icmp_ln571_6

]]></Node>
<StgValue><ssdm name="or_ln585_3"/></StgValue>
</operation>

<operation id="355" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv123:41 %select_ln585_8 = select i1 %and_ln603_6, i32 %shl_ln604_6, i32 %trunc_ln586_15

]]></Node>
<StgValue><ssdm name="select_ln585_8"/></StgValue>
</operation>

<operation id="356" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv123:42 %or_ln585_4 = or i1 %and_ln603_6, i1 %and_ln585_10

]]></Node>
<StgValue><ssdm name="or_ln585_4"/></StgValue>
</operation>

<operation id="357" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv123:43 %select_ln585_9 = select i1 %and_ln582_6, i32 %trunc_ln583_6, i32 0

]]></Node>
<StgValue><ssdm name="select_ln585_9"/></StgValue>
</operation>

<operation id="358" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv123:44 %select_ln585_10 = select i1 %or_ln585_3, i32 0, i32 %select_ln585_8

]]></Node>
<StgValue><ssdm name="select_ln585_10"/></StgValue>
</operation>

<operation id="359" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv123:45 %or_ln585_5 = or i1 %or_ln585_3, i1 %or_ln585_4

]]></Node>
<StgValue><ssdm name="or_ln585_5"/></StgValue>
</operation>

<operation id="360" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv123:46 %select_ln585_11 = select i1 %or_ln585_5, i32 %select_ln585_10, i32 %select_ln585_9

]]></Node>
<StgValue><ssdm name="select_ln585_11"/></StgValue>
</operation>

<operation id="361" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ifconv123:47 %store_ln332 = store i32 %select_ln585_11, i32 %rbVal_constprop

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>

<operation id="362" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
_ifconv123:48 %br_ln334 = br void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln334"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="363" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split.i_ifconv:0 %specloopname_ln314 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln314"/></StgValue>
</operation>

<operation id="364" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603" val="1"/>
<literal name="or_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="12">
<![CDATA[
.split.i_ifconv:130 %sext_ln581 = sext i12 %sh_amt

]]></Node>
<StgValue><ssdm name="sext_ln581"/></StgValue>
</operation>

<operation id="365" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603" val="1"/>
<literal name="or_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="54">
<![CDATA[
.split.i_ifconv:132 %trunc_ln583 = trunc i54 %man_V_17

]]></Node>
<StgValue><ssdm name="trunc_ln583"/></StgValue>
</operation>

<operation id="366" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603" val="0"/>
<literal name="or_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32">
<![CDATA[
.split.i_ifconv:139 %bitcast_ln702 = bitcast i32 %v_assign

]]></Node>
<StgValue><ssdm name="bitcast_ln702"/></StgValue>
</operation>

<operation id="367" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603" val="0"/>
<literal name="or_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:140 %tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702, i32 31

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="368" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603" val="1"/>
<literal name="or_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:141 %shl_ln604 = shl i32 %trunc_ln583, i32 %sext_ln581

]]></Node>
<StgValue><ssdm name="shl_ln604"/></StgValue>
</operation>

<operation id="369" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:142 %xor_ln571 = xor i1 %icmp_ln571, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="370" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:143 %and_ln582 = and i1 %icmp_ln582, i1 %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln582"/></StgValue>
</operation>

<operation id="371" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:154 %or_ln603_1 = or i1 %and_ln585, i1 %and_ln582

]]></Node>
<StgValue><ssdm name="or_ln603_1"/></StgValue>
</operation>

<operation id="372" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:155 %or_ln603_2 = or i1 %or_ln603, i1 %or_ln603_1

]]></Node>
<StgValue><ssdm name="or_ln603_2"/></StgValue>
</operation>

<operation id="373" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603" val="1"/>
<literal name="or_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:258 %tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln604, i32 31

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="374" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603" val="0"/>
<literal name="or_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split.i_ifconv:259 %select_ln588_3 = select i1 %tmp_127, i1 1, i1 0

]]></Node>
<StgValue><ssdm name="select_ln588_3"/></StgValue>
</operation>

<operation id="375" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split.i_ifconv:260 %select_ln603_3 = select i1 %and_ln603, i1 %tmp_135, i1 %select_ln588_3

]]></Node>
<StgValue><ssdm name="select_ln603_3"/></StgValue>
</operation>

<operation id="376" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split.i_ifconv:264 %select_ln603_5 = select i1 %or_ln603, i1 %select_ln603_3, i1 %select_ln603_4

]]></Node>
<StgValue><ssdm name="select_ln603_5"/></StgValue>
</operation>

<operation id="377" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:265 %and_ln1495 = and i1 %or_ln603_2, i1 %select_ln603_5

]]></Node>
<StgValue><ssdm name="and_ln1495"/></StgValue>
</operation>

<operation id="378" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:266 %and_ln1495_1 = and i1 %and_ln1495, i1 %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln1495_1"/></StgValue>
</operation>

<operation id="379" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split.i_ifconv:267 %br_ln324 = br i1 %and_ln1495_1, void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i, void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="380" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:0 %write_ln325 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %left_bound, i32 %j

]]></Node>
<StgValue><ssdm name="write_ln325"/></StgValue>
</operation>

<operation id="381" st_id="17" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:1 %d_3 = fpext i32 %bitcast_ln351

]]></Node>
<StgValue><ssdm name="d_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="382" st_id="18" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:1 %d_3 = fpext i32 %bitcast_ln351

]]></Node>
<StgValue><ssdm name="d_3"/></StgValue>
</operation>

<operation id="383" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:2 %ireg_5 = bitcast i64 %d_3

]]></Node>
<StgValue><ssdm name="ireg_5"/></StgValue>
</operation>

<operation id="384" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:3 %trunc_ln555_5 = trunc i64 %ireg_5

]]></Node>
<StgValue><ssdm name="trunc_ln555_5"/></StgValue>
</operation>

<operation id="385" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:4 %p_Result_244 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_5, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_244"/></StgValue>
</operation>

<operation id="386" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:5 %exp_tmp_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_5, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_5"/></StgValue>
</operation>

<operation id="387" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:6 %zext_ln455_5 = zext i11 %exp_tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln455_5"/></StgValue>
</operation>

<operation id="388" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:7 %trunc_ln565_5 = trunc i64 %ireg_5

]]></Node>
<StgValue><ssdm name="trunc_ln565_5"/></StgValue>
</operation>

<operation id="389" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:8 %p_Result_245 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_5

]]></Node>
<StgValue><ssdm name="p_Result_245"/></StgValue>
</operation>

<operation id="390" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="54" op_0_bw="53">
<![CDATA[
_ifconv:9 %zext_ln569_5 = zext i53 %p_Result_245

]]></Node>
<StgValue><ssdm name="zext_ln569_5"/></StgValue>
</operation>

<operation id="391" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:10 %man_V_22 = sub i54 0, i54 %zext_ln569_5

]]></Node>
<StgValue><ssdm name="man_V_22"/></StgValue>
</operation>

<operation id="392" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv:11 %man_V_23 = select i1 %p_Result_244, i54 %man_V_22, i54 %zext_ln569_5

]]></Node>
<StgValue><ssdm name="man_V_23"/></StgValue>
</operation>

<operation id="393" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:12 %icmp_ln571_5 = icmp_eq  i63 %trunc_ln555_5, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_5"/></StgValue>
</operation>

<operation id="394" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:13 %F2_5 = sub i12 1075, i12 %zext_ln455_5

]]></Node>
<StgValue><ssdm name="F2_5"/></StgValue>
</operation>

<operation id="395" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:14 %icmp_ln581_5 = icmp_sgt  i12 %F2_5, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln581_5"/></StgValue>
</operation>

<operation id="396" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:15 %add_ln581_5 = add i12 %F2_5, i12 4076

]]></Node>
<StgValue><ssdm name="add_ln581_5"/></StgValue>
</operation>

<operation id="397" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:16 %sub_ln581_5 = sub i12 20, i12 %F2_5

]]></Node>
<StgValue><ssdm name="sub_ln581_5"/></StgValue>
</operation>

<operation id="398" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:17 %sh_amt_5 = select i1 %icmp_ln581_5, i12 %add_ln581_5, i12 %sub_ln581_5

]]></Node>
<StgValue><ssdm name="sh_amt_5"/></StgValue>
</operation>

<operation id="399" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:18 %sext_ln581_5 = sext i12 %sh_amt_5

]]></Node>
<StgValue><ssdm name="sext_ln581_5"/></StgValue>
</operation>

<operation id="400" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:19 %icmp_ln582_5 = icmp_eq  i12 %F2_5, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln582_5"/></StgValue>
</operation>

<operation id="401" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="54">
<![CDATA[
_ifconv:20 %trunc_ln583_5 = trunc i54 %man_V_23

]]></Node>
<StgValue><ssdm name="trunc_ln583_5"/></StgValue>
</operation>

<operation id="402" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:21 %icmp_ln585_5 = icmp_ult  i12 %sh_amt_5, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_5"/></StgValue>
</operation>

<operation id="403" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:22 %tmp_139 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_5, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="404" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:23 %icmp_ln603_5 = icmp_eq  i7 %tmp_139, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln603_5"/></StgValue>
</operation>

<operation id="405" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="6" op_0_bw="12">
<![CDATA[
_ifconv:24 %trunc_ln586_12 = trunc i12 %sh_amt_5

]]></Node>
<StgValue><ssdm name="trunc_ln586_12"/></StgValue>
</operation>

<operation id="406" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="54" op_0_bw="6">
<![CDATA[
_ifconv:25 %zext_ln586_5 = zext i6 %trunc_ln586_12

]]></Node>
<StgValue><ssdm name="zext_ln586_5"/></StgValue>
</operation>

<operation id="407" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:26 %ashr_ln586_5 = ashr i54 %man_V_23, i54 %zext_ln586_5

]]></Node>
<StgValue><ssdm name="ashr_ln586_5"/></StgValue>
</operation>

<operation id="408" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="54">
<![CDATA[
_ifconv:27 %trunc_ln586_13 = trunc i54 %ashr_ln586_5

]]></Node>
<StgValue><ssdm name="trunc_ln586_13"/></StgValue>
</operation>

<operation id="409" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:28 %shl_ln604_5 = shl i32 %trunc_ln583_5, i32 %sext_ln581_5

]]></Node>
<StgValue><ssdm name="shl_ln604_5"/></StgValue>
</operation>

<operation id="410" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:29 %xor_ln571_4 = xor i1 %icmp_ln571_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_4"/></StgValue>
</operation>

<operation id="411" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:30 %and_ln582_5 = and i1 %icmp_ln582_5, i1 %xor_ln571_4

]]></Node>
<StgValue><ssdm name="and_ln582_5"/></StgValue>
</operation>

<operation id="412" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:31 %or_ln582_4 = or i1 %icmp_ln571_5, i1 %icmp_ln582_5

]]></Node>
<StgValue><ssdm name="or_ln582_4"/></StgValue>
</operation>

<operation id="413" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:32 %xor_ln582_4 = xor i1 %or_ln582_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln582_4"/></StgValue>
</operation>

<operation id="414" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:33 %and_ln581_4 = and i1 %icmp_ln581_5, i1 %xor_ln582_4

]]></Node>
<StgValue><ssdm name="and_ln581_4"/></StgValue>
</operation>

<operation id="415" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:34 %and_ln585_8 = and i1 %and_ln581_4, i1 %icmp_ln585_5

]]></Node>
<StgValue><ssdm name="and_ln585_8"/></StgValue>
</operation>

<operation id="416" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:35 %or_ln581_4 = or i1 %or_ln582_4, i1 %icmp_ln581_5

]]></Node>
<StgValue><ssdm name="or_ln581_4"/></StgValue>
</operation>

<operation id="417" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:36 %xor_ln581_4 = xor i1 %or_ln581_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln581_4"/></StgValue>
</operation>

<operation id="418" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:37 %and_ln603_5 = and i1 %icmp_ln603_5, i1 %xor_ln581_4

]]></Node>
<StgValue><ssdm name="and_ln603_5"/></StgValue>
</operation>

<operation id="419" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:38 %xor_ln585_2 = xor i1 %icmp_ln585_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln585_2"/></StgValue>
</operation>

<operation id="420" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:39 %and_ln585_9 = and i1 %and_ln581_4, i1 %xor_ln585_2

]]></Node>
<StgValue><ssdm name="and_ln585_9"/></StgValue>
</operation>

<operation id="421" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:40 %or_ln585 = or i1 %and_ln585_9, i1 %icmp_ln571_5

]]></Node>
<StgValue><ssdm name="or_ln585"/></StgValue>
</operation>

<operation id="422" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:41 %select_ln585 = select i1 %and_ln603_5, i32 %shl_ln604_5, i32 %trunc_ln586_13

]]></Node>
<StgValue><ssdm name="select_ln585"/></StgValue>
</operation>

<operation id="423" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:42 %or_ln585_1 = or i1 %and_ln603_5, i1 %and_ln585_8

]]></Node>
<StgValue><ssdm name="or_ln585_1"/></StgValue>
</operation>

<operation id="424" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:43 %select_ln585_5 = select i1 %and_ln582_5, i32 %trunc_ln583_5, i32 0

]]></Node>
<StgValue><ssdm name="select_ln585_5"/></StgValue>
</operation>

<operation id="425" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:44 %select_ln585_6 = select i1 %or_ln585, i32 0, i32 %select_ln585

]]></Node>
<StgValue><ssdm name="select_ln585_6"/></StgValue>
</operation>

<operation id="426" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:45 %or_ln585_2 = or i1 %or_ln585, i1 %or_ln585_1

]]></Node>
<StgValue><ssdm name="or_ln585_2"/></StgValue>
</operation>

<operation id="427" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:46 %select_ln585_7 = select i1 %or_ln585_2, i32 %select_ln585_6, i32 %select_ln585_5

]]></Node>
<StgValue><ssdm name="select_ln585_7"/></StgValue>
</operation>

<operation id="428" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ifconv:47 %store_ln326 = store i32 %select_ln585_7, i32 %lbVal_constprop

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>

<operation id="429" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:48 %br_ln328 = br void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="430" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0">
<![CDATA[
.exit:0 %ret_ln342 = ret

]]></Node>
<StgValue><ssdm name="ret_ln342"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
