

================================================================
== Vitis HLS Report for 'threshold_Pipeline_VITIS_LOOP_16_1'
================================================================
* Date:           Tue Jul 25 10:20:12 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Byte_Count_Really_Good_This_Time
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.411 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      260|      260|  1.300 us|  1.300 us|  260|  260|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |      258|      258|         4|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     75|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|      50|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      50|    129|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_95_p2        |         +|   0|  0|  14|           9|           1|
    |over_thresh_1_fu_119_p2  |         +|   0|  0|  15|           8|           1|
    |icmp_ln16_fu_89_p2       |      icmp|   0|  0|  13|           9|          10|
    |icmp_ln17_fu_114_p2      |      icmp|   0|  0|  23|          16|           3|
    |over_thresh_2_fu_125_p3  |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  75|          44|          25|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1               |   9|          2|    9|         18|
    |ap_sig_allocacmp_over_thresh_load  |   9|          2|    8|         16|
    |i_fu_52                            |   9|          2|    9|         18|
    |over_thresh_fu_48                  |   9|          2|    8|         16|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  54|         12|   36|         72|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_fu_52                           |   9|   0|    9|          0|
    |icmp_ln16_reg_156                 |   1|   0|    1|          0|
    |icmp_ln16_reg_156_pp0_iter1_reg   |   1|   0|    1|          0|
    |in_load_reg_165                   |  16|   0|   16|          0|
    |over_thresh_2_reg_170             |   8|   0|    8|          0|
    |over_thresh_fu_48                 |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  50|   0|   50|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  threshold_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  threshold_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  threshold_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  threshold_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  threshold_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  threshold_Pipeline_VITIS_LOOP_16_1|  return value|
|in_r_empty_n            |   in|    1|  ap_ctrl_hs|  threshold_Pipeline_VITIS_LOOP_16_1|  return value|
|in_r_read               |  out|    1|  ap_ctrl_hs|  threshold_Pipeline_VITIS_LOOP_16_1|  return value|
|in_r_address0           |  out|    8|    mem_fifo|                                in_r|         array|
|in_r_ce0                |  out|    1|    mem_fifo|                                in_r|         array|
|in_r_q0                 |   in|   16|    mem_fifo|                                in_r|         array|
|over_thresh_out         |  out|    8|      ap_vld|                     over_thresh_out|       pointer|
|over_thresh_out_ap_vld  |  out|    1|      ap_vld|                     over_thresh_out|       pointer|
+------------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.41>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%over_thresh = alloca i32 1"   --->   Operation 7 'alloca' 'over_thresh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_r, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 2, i32 2, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %over_thresh"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [Byte_Count_Really_Good_This_Time/accelerator.cpp:16]   --->   Operation 13 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.82ns)   --->   "%icmp_ln16 = icmp_eq  i9 %i_1, i9 256" [Byte_Count_Really_Good_This_Time/accelerator.cpp:16]   --->   Operation 15 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.82ns)   --->   "%add_ln16 = add i9 %i_1, i9 1" [Byte_Count_Really_Good_This_Time/accelerator.cpp:16]   --->   Operation 16 'add' 'add_ln16' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %new.body.for.body, void %for.end.exitStub" [Byte_Count_Really_Good_This_Time/accelerator.cpp:16]   --->   Operation 17 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_cast = zext i9 %i_1" [Byte_Count_Really_Good_This_Time/accelerator.cpp:16]   --->   Operation 18 'zext' 'i_cast' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%in_addr = getelementptr i16 %in_r, i64 0, i64 %i_cast" [Byte_Count_Really_Good_This_Time/accelerator.cpp:17]   --->   Operation 19 'getelementptr' 'in_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%in_load = load i8 %in_addr" [Byte_Count_Really_Good_This_Time/accelerator.cpp:17]   --->   Operation 20 'load' 'in_load' <Predicate = (!icmp_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln16 = store i9 %add_ln16, i9 %i" [Byte_Count_Really_Good_This_Time/accelerator.cpp:16]   --->   Operation 21 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 22 [1/2] (3.25ns)   --->   "%in_load = load i8 %in_addr" [Byte_Count_Really_Good_This_Time/accelerator.cpp:17]   --->   Operation 22 'load' 'in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 3.32>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%over_thresh_load = load i8 %over_thresh" [Byte_Count_Really_Good_This_Time/accelerator.cpp:18]   --->   Operation 23 'load' 'over_thresh_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (2.07ns)   --->   "%icmp_ln17 = icmp_ugt  i16 %in_load, i16 4" [Byte_Count_Really_Good_This_Time/accelerator.cpp:17]   --->   Operation 24 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (1.91ns)   --->   "%over_thresh_1 = add i8 %over_thresh_load, i8 1" [Byte_Count_Really_Good_This_Time/accelerator.cpp:18]   --->   Operation 25 'add' 'over_thresh_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (1.24ns)   --->   "%over_thresh_2 = select i1 %icmp_ln17, i8 %over_thresh_1, i8 %over_thresh_load" [Byte_Count_Really_Good_This_Time/accelerator.cpp:17]   --->   Operation 26 'select' 'over_thresh_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%over_thresh_load_1 = load i8 %over_thresh"   --->   Operation 31 'load' 'over_thresh_load_1' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %over_thresh_out, i8 %over_thresh_load_1"   --->   Operation 32 'write' 'write_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln15 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [Byte_Count_Really_Good_This_Time/accelerator.cpp:15]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [Byte_Count_Really_Good_This_Time/accelerator.cpp:16]   --->   Operation 28 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln16 = store i8 %over_thresh_2, i8 %over_thresh" [Byte_Count_Really_Good_This_Time/accelerator.cpp:16]   --->   Operation 29 'store' 'store_ln16' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.body" [Byte_Count_Really_Good_This_Time/accelerator.cpp:16]   --->   Operation 30 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=5; pingpong=1; private_global=0; MemPort=[13]; IO mode=mem_fifo:ce=0
Port [ over_thresh_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
over_thresh            (alloca           ) [ 01111]
i                      (alloca           ) [ 01000]
specinterface_ln0      (specinterface    ) [ 00000]
store_ln0              (store            ) [ 00000]
store_ln0              (store            ) [ 00000]
br_ln0                 (br               ) [ 00000]
i_1                    (load             ) [ 00000]
specpipeline_ln0       (specpipeline     ) [ 00000]
icmp_ln16              (icmp             ) [ 01110]
add_ln16               (add              ) [ 00000]
br_ln16                (br               ) [ 00000]
i_cast                 (zext             ) [ 00000]
in_addr                (getelementptr    ) [ 01100]
store_ln16             (store            ) [ 00000]
in_load                (load             ) [ 01010]
over_thresh_load       (load             ) [ 00000]
icmp_ln17              (icmp             ) [ 00000]
over_thresh_1          (add              ) [ 00000]
over_thresh_2          (select           ) [ 01001]
speclooptripcount_ln15 (speclooptripcount) [ 00000]
specloopname_ln16      (specloopname     ) [ 00000]
store_ln16             (store            ) [ 00000]
br_ln16                (br               ) [ 00000]
over_thresh_load_1     (load             ) [ 00000]
write_ln0              (write            ) [ 00000]
ret_ln0                (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="over_thresh_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="over_thresh_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="over_thresh_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="over_thresh/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="write_ln0_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="8" slack="0"/>
<pin id="59" dir="0" index="2" bw="8" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="in_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="16" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="9" slack="0"/>
<pin id="67" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_load/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="store_ln0_store_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="9" slack="0"/>
<pin id="79" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln0_store_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="8" slack="0"/>
<pin id="84" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_1_load_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="9" slack="0"/>
<pin id="88" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="icmp_ln16_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="9" slack="0"/>
<pin id="91" dir="0" index="1" bw="9" slack="0"/>
<pin id="92" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="add_ln16_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="9" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="i_cast_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="9" slack="0"/>
<pin id="103" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln16_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="9" slack="0"/>
<pin id="108" dir="0" index="1" bw="9" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="over_thresh_load_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="2"/>
<pin id="113" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="over_thresh_load/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln17_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="1"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="over_thresh_1_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="over_thresh_1/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="over_thresh_2_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="8" slack="0"/>
<pin id="128" dir="0" index="2" bw="8" slack="0"/>
<pin id="129" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="over_thresh_2/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln16_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="1"/>
<pin id="135" dir="0" index="1" bw="8" slack="3"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="over_thresh_load_1_load_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="2"/>
<pin id="139" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="over_thresh_load_1/3 "/>
</bind>
</comp>

<comp id="141" class="1005" name="over_thresh_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="over_thresh "/>
</bind>
</comp>

<comp id="149" class="1005" name="i_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="9" slack="0"/>
<pin id="151" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="156" class="1005" name="icmp_ln16_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="2"/>
<pin id="158" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="160" class="1005" name="in_addr_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="1"/>
<pin id="162" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="165" class="1005" name="in_load_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="1"/>
<pin id="167" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_load "/>
</bind>
</comp>

<comp id="170" class="1005" name="over_thresh_2_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="1"/>
<pin id="172" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="over_thresh_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="46" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="32" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="22" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="93"><net_src comp="86" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="99"><net_src comp="86" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="30" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="104"><net_src comp="86" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="110"><net_src comp="95" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="34" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="111" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="36" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="130"><net_src comp="114" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="119" pin="2"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="111" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="140"><net_src comp="137" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="144"><net_src comp="48" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="146"><net_src comp="141" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="147"><net_src comp="141" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="148"><net_src comp="141" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="152"><net_src comp="52" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="154"><net_src comp="149" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="155"><net_src comp="149" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="159"><net_src comp="89" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="63" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="168"><net_src comp="70" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="173"><net_src comp="125" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="133" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_r | {}
	Port: over_thresh_out | {3 }
 - Input state : 
	Port: threshold_Pipeline_VITIS_LOOP_16_1 : in_r | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln16 : 2
		add_ln16 : 2
		br_ln16 : 3
		i_cast : 2
		in_addr : 3
		in_load : 4
		store_ln16 : 3
	State 2
	State 3
		over_thresh_1 : 1
		over_thresh_2 : 2
		write_ln0 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln16_fu_89    |    0    |    14   |
|          |    icmp_ln17_fu_114   |    0    |    23   |
|----------|-----------------------|---------|---------|
|    add   |     add_ln16_fu_95    |    0    |    14   |
|          |  over_thresh_1_fu_119 |    0    |    15   |
|----------|-----------------------|---------|---------|
|  select  |  over_thresh_2_fu_125 |    0    |    8    |
|----------|-----------------------|---------|---------|
|   write  | write_ln0_write_fu_56 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |     i_cast_fu_101     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    74   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|      i_reg_149      |    9   |
|  icmp_ln16_reg_156  |    1   |
|   in_addr_reg_160   |    8   |
|   in_load_reg_165   |   16   |
|over_thresh_2_reg_170|    8   |
| over_thresh_reg_141 |    8   |
+---------------------+--------+
|        Total        |   50   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_70 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   74   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   50   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   50   |   83   |
+-----------+--------+--------+--------+
