// Seed: 1415369588
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output tri1 id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_5 = -1 == 1;
  parameter id_7 = 1;
  assign id_2 = id_7;
  wire id_8;
endmodule
module module_1 #(
    parameter id_2 = 32'd0,
    parameter id_8 = 32'd25
) (
    id_1,
    _id_2,
    id_3
);
  inout wire id_3;
  input wire _id_2;
  output wire id_1;
  bit [1 : !  id_2] id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  id_5(
      id_5, ~-1, id_4, -1'd0
  );
  wand id_6, id_7, _id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  assign id_3 = (id_9);
  wire id_15;
  assign id_9 = 1;
  wire [id_8 : id_8] id_16;
  wire id_17;
  parameter id_18 = -1'b0;
  assign id_9 = id_5 & -1;
  final begin : LABEL_0
    id_4 <= -1;
  end
endmodule
