0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sim_1/new/Board_mem_test.v,1671249918,verilog,,,,Board_mem_test,,,,,,,,
C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sim_1/new/ContolUnit_test.v,1671403517,verilog,,,,ContolUnit_test,,,,,,,,
C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sim_1/new/alu_test.v,1671406867,verilog,,,,alu_test,,,,,,,,
C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sim_1/new/file_register_test.v,1668751366,verilog,,,,file_register_test,,,,,,,,
C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sim_1/new/head_test.v,1671402839,verilog,,,,head_test,,,,,,,,
C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ALU.v,1671093416,verilog,,C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sim_1/new/alu_test.v,,ALU,,,,,,,,
C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ALU_Control.v,1671093416,verilog,,C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Branch_control.v,,ALU_Control,,,,,,,,
C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Branch_control.v,1671102772,verilog,,C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ControlUnit.v,,Branch_control,,,,,,,,
C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ControlUnit.v,1671153766,verilog,,C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sim_1/new/ContolUnit_test.v,,ControlUnit,,,,,,,,
C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Head.v,1671330311,verilog,,C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v,,Head,,,,,,,,
C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v,1671403235,verilog,,C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction_decode.v,,Instruction,,,,,,,,
C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction_decode.v,1670559125,verilog,,C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ProgramCounter.v,,Instruction_decode,,,,,,,,
C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ProgramCounter.v,1670384245,verilog,,C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/RegisterFile.v,,ProgramCounter,,,,,,,,
C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/RegisterFile.v,1671093416,verilog,,C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/data.v,,RegisterFile,,,,,,,,
C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/data.v,1671330533,verilog,,C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/data_ext.v,,data,,,,,,,,
C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/data_ext.v,1671093416,verilog,,C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/imm_ext.v,,data_ext,,,,,,,,
C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/imm_ext.v,1670306718,verilog,,C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sim_1/new/Board_mem_test.v,,imm_ext,,,,,,,,
