JDF B
// Created by Version 2.0 
PROJECT alu
DESIGN alu Normal
DEVKIT GAL22V10D-25LP
ENTRY Pure VHDL
MODULE alu.vhd
MODSTYLE gal1 Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE gal1
