# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=amdgcn -mcpu=gfx1010 -run-pass=instruction-select %s -o - | FileCheck %s

# Test that during instruction selection, G_SI_CALL is selected to SI_CALL,
# the virtual register def is replaced with the physical return address
# register, and the COPY to $sgpr30_sgpr31 is removed.

---
name:            si_call_isel
legalized:       true
regBankSelected: true
tracksRegLiveness: true
body:             |
  bb.0:
    liveins: $sgpr0_sgpr1

    ; CHECK-LABEL: name: si_call_isel
    ; CHECK: liveins: $sgpr0_sgpr1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:sreg_64 = COPY $sgpr0_sgpr1
    ; CHECK-NEXT: ADJCALLSTACKUP 0, 0, implicit-def $scc
    ; CHECK-NEXT: $sgpr30_sgpr31 = SI_CALL [[COPY]], 0, csr_amdgpu
    ; CHECK-NEXT: ADJCALLSTACKDOWN 0, 0, implicit-def $scc
    ; CHECK-NEXT: S_ENDPGM 0
    %0:sgpr(p0) = COPY $sgpr0_sgpr1
    ADJCALLSTACKUP 0, 0, implicit-def $scc
    %1:sgpr(s64) = G_SI_CALL %0(p0), 0, csr_amdgpu
    $sgpr30_sgpr31 = COPY %1(s64)
    ADJCALLSTACKDOWN 0, 0, implicit-def $scc
    S_ENDPGM 0
...
