#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20b6d30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x20b6ec0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x20af130 .functor NOT 1, L_0x20e8380, C4<0>, C4<0>, C4<0>;
L_0x20e8110 .functor XOR 1, L_0x20e7fb0, L_0x20e8070, C4<0>, C4<0>;
L_0x20e8270 .functor XOR 1, L_0x20e8110, L_0x20e81d0, C4<0>, C4<0>;
v0x20e54b0_0 .net *"_ivl_10", 0 0, L_0x20e81d0;  1 drivers
v0x20e55b0_0 .net *"_ivl_12", 0 0, L_0x20e8270;  1 drivers
v0x20e5690_0 .net *"_ivl_2", 0 0, L_0x20e7f10;  1 drivers
v0x20e5750_0 .net *"_ivl_4", 0 0, L_0x20e7fb0;  1 drivers
v0x20e5830_0 .net *"_ivl_6", 0 0, L_0x20e8070;  1 drivers
v0x20e5960_0 .net *"_ivl_8", 0 0, L_0x20e8110;  1 drivers
v0x20e5a40_0 .net "a", 0 0, v0x20e3780_0;  1 drivers
v0x20e5ae0_0 .net "b", 0 0, v0x20e3820_0;  1 drivers
v0x20e5b80_0 .net "c", 0 0, v0x20e38c0_0;  1 drivers
v0x20e5c20_0 .var "clk", 0 0;
v0x20e5cc0_0 .net "d", 0 0, v0x20e3a30_0;  1 drivers
v0x20e5d60_0 .net "out_dut", 0 0, L_0x20e7bb0;  1 drivers
v0x20e5e00_0 .net "out_ref", 0 0, L_0x20e6dd0;  1 drivers
v0x20e5ea0_0 .var/2u "stats1", 159 0;
v0x20e5f40_0 .var/2u "strobe", 0 0;
v0x20e5fe0_0 .net "tb_match", 0 0, L_0x20e8380;  1 drivers
v0x20e60a0_0 .net "tb_mismatch", 0 0, L_0x20af130;  1 drivers
v0x20e6270_0 .net "wavedrom_enable", 0 0, v0x20e3b20_0;  1 drivers
v0x20e6310_0 .net "wavedrom_title", 511 0, v0x20e3bc0_0;  1 drivers
L_0x20e7f10 .concat [ 1 0 0 0], L_0x20e6dd0;
L_0x20e7fb0 .concat [ 1 0 0 0], L_0x20e6dd0;
L_0x20e8070 .concat [ 1 0 0 0], L_0x20e7bb0;
L_0x20e81d0 .concat [ 1 0 0 0], L_0x20e6dd0;
L_0x20e8380 .cmp/eeq 1, L_0x20e7f10, L_0x20e8270;
S_0x20b7050 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x20b6ec0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x20b77d0 .functor NOT 1, v0x20e38c0_0, C4<0>, C4<0>, C4<0>;
L_0x20af9f0 .functor NOT 1, v0x20e3820_0, C4<0>, C4<0>, C4<0>;
L_0x20e6520 .functor AND 1, L_0x20b77d0, L_0x20af9f0, C4<1>, C4<1>;
L_0x20e65c0 .functor NOT 1, v0x20e3a30_0, C4<0>, C4<0>, C4<0>;
L_0x20e66f0 .functor NOT 1, v0x20e3780_0, C4<0>, C4<0>, C4<0>;
L_0x20e67f0 .functor AND 1, L_0x20e65c0, L_0x20e66f0, C4<1>, C4<1>;
L_0x20e68d0 .functor OR 1, L_0x20e6520, L_0x20e67f0, C4<0>, C4<0>;
L_0x20e6990 .functor AND 1, v0x20e3780_0, v0x20e38c0_0, C4<1>, C4<1>;
L_0x20e6a50 .functor AND 1, L_0x20e6990, v0x20e3a30_0, C4<1>, C4<1>;
L_0x20e6b10 .functor OR 1, L_0x20e68d0, L_0x20e6a50, C4<0>, C4<0>;
L_0x20e6c80 .functor AND 1, v0x20e3820_0, v0x20e38c0_0, C4<1>, C4<1>;
L_0x20e6cf0 .functor AND 1, L_0x20e6c80, v0x20e3a30_0, C4<1>, C4<1>;
L_0x20e6dd0 .functor OR 1, L_0x20e6b10, L_0x20e6cf0, C4<0>, C4<0>;
v0x20af3a0_0 .net *"_ivl_0", 0 0, L_0x20b77d0;  1 drivers
v0x20af440_0 .net *"_ivl_10", 0 0, L_0x20e67f0;  1 drivers
v0x20e1f70_0 .net *"_ivl_12", 0 0, L_0x20e68d0;  1 drivers
v0x20e2030_0 .net *"_ivl_14", 0 0, L_0x20e6990;  1 drivers
v0x20e2110_0 .net *"_ivl_16", 0 0, L_0x20e6a50;  1 drivers
v0x20e2240_0 .net *"_ivl_18", 0 0, L_0x20e6b10;  1 drivers
v0x20e2320_0 .net *"_ivl_2", 0 0, L_0x20af9f0;  1 drivers
v0x20e2400_0 .net *"_ivl_20", 0 0, L_0x20e6c80;  1 drivers
v0x20e24e0_0 .net *"_ivl_22", 0 0, L_0x20e6cf0;  1 drivers
v0x20e25c0_0 .net *"_ivl_4", 0 0, L_0x20e6520;  1 drivers
v0x20e26a0_0 .net *"_ivl_6", 0 0, L_0x20e65c0;  1 drivers
v0x20e2780_0 .net *"_ivl_8", 0 0, L_0x20e66f0;  1 drivers
v0x20e2860_0 .net "a", 0 0, v0x20e3780_0;  alias, 1 drivers
v0x20e2920_0 .net "b", 0 0, v0x20e3820_0;  alias, 1 drivers
v0x20e29e0_0 .net "c", 0 0, v0x20e38c0_0;  alias, 1 drivers
v0x20e2aa0_0 .net "d", 0 0, v0x20e3a30_0;  alias, 1 drivers
v0x20e2b60_0 .net "out", 0 0, L_0x20e6dd0;  alias, 1 drivers
S_0x20e2cc0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x20b6ec0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x20e3780_0 .var "a", 0 0;
v0x20e3820_0 .var "b", 0 0;
v0x20e38c0_0 .var "c", 0 0;
v0x20e3990_0 .net "clk", 0 0, v0x20e5c20_0;  1 drivers
v0x20e3a30_0 .var "d", 0 0;
v0x20e3b20_0 .var "wavedrom_enable", 0 0;
v0x20e3bc0_0 .var "wavedrom_title", 511 0;
S_0x20e2f60 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x20e2cc0;
 .timescale -12 -12;
v0x20e31c0_0 .var/2s "count", 31 0;
E_0x20b1bf0/0 .event negedge, v0x20e3990_0;
E_0x20b1bf0/1 .event posedge, v0x20e3990_0;
E_0x20b1bf0 .event/or E_0x20b1bf0/0, E_0x20b1bf0/1;
E_0x20b1e40 .event negedge, v0x20e3990_0;
E_0x209c9f0 .event posedge, v0x20e3990_0;
S_0x20e32c0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x20e2cc0;
 .timescale -12 -12;
v0x20e34c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x20e35a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x20e2cc0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x20e3d20 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x20b6ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x20e6f30 .functor NOT 1, v0x20e3820_0, C4<0>, C4<0>, C4<0>;
L_0x20e6fa0 .functor AND 1, v0x20e3780_0, L_0x20e6f30, C4<1>, C4<1>;
L_0x20e7080 .functor NOT 1, v0x20e38c0_0, C4<0>, C4<0>, C4<0>;
L_0x20e70f0 .functor AND 1, L_0x20e6fa0, L_0x20e7080, C4<1>, C4<1>;
L_0x20e7230 .functor NOT 1, v0x20e3780_0, C4<0>, C4<0>, C4<0>;
L_0x20e72a0 .functor AND 1, L_0x20e7230, v0x20e3820_0, C4<1>, C4<1>;
L_0x20e73a0 .functor AND 1, L_0x20e72a0, v0x20e38c0_0, C4<1>, C4<1>;
L_0x20e7570 .functor OR 1, L_0x20e70f0, L_0x20e73a0, C4<0>, C4<0>;
L_0x20e76d0 .functor AND 1, v0x20e3780_0, v0x20e3820_0, C4<1>, C4<1>;
L_0x20e7960 .functor AND 1, L_0x20e76d0, v0x20e38c0_0, C4<1>, C4<1>;
L_0x20e7a80 .functor OR 1, L_0x20e7570, L_0x20e7960, C4<0>, C4<0>;
L_0x20e7b40 .functor AND 1, v0x20e3780_0, v0x20e3820_0, C4<1>, C4<1>;
L_0x20e7c20 .functor NOT 1, v0x20e3a30_0, C4<0>, C4<0>, C4<0>;
L_0x20e7c90 .functor AND 1, L_0x20e7b40, L_0x20e7c20, C4<1>, C4<1>;
L_0x20e7bb0 .functor OR 1, L_0x20e7a80, L_0x20e7c90, C4<0>, C4<0>;
v0x20e4010_0 .net *"_ivl_0", 0 0, L_0x20e6f30;  1 drivers
v0x20e40f0_0 .net *"_ivl_10", 0 0, L_0x20e72a0;  1 drivers
v0x20e41d0_0 .net *"_ivl_12", 0 0, L_0x20e73a0;  1 drivers
v0x20e42c0_0 .net *"_ivl_14", 0 0, L_0x20e7570;  1 drivers
v0x20e43a0_0 .net *"_ivl_16", 0 0, L_0x20e76d0;  1 drivers
v0x20e44d0_0 .net *"_ivl_18", 0 0, L_0x20e7960;  1 drivers
v0x20e45b0_0 .net *"_ivl_2", 0 0, L_0x20e6fa0;  1 drivers
v0x20e4690_0 .net *"_ivl_20", 0 0, L_0x20e7a80;  1 drivers
v0x20e4770_0 .net *"_ivl_22", 0 0, L_0x20e7b40;  1 drivers
v0x20e4850_0 .net *"_ivl_24", 0 0, L_0x20e7c20;  1 drivers
v0x20e4930_0 .net *"_ivl_26", 0 0, L_0x20e7c90;  1 drivers
v0x20e4a10_0 .net *"_ivl_4", 0 0, L_0x20e7080;  1 drivers
v0x20e4af0_0 .net *"_ivl_6", 0 0, L_0x20e70f0;  1 drivers
v0x20e4bd0_0 .net *"_ivl_8", 0 0, L_0x20e7230;  1 drivers
v0x20e4cb0_0 .net "a", 0 0, v0x20e3780_0;  alias, 1 drivers
v0x20e4d50_0 .net "b", 0 0, v0x20e3820_0;  alias, 1 drivers
v0x20e4e40_0 .net "c", 0 0, v0x20e38c0_0;  alias, 1 drivers
v0x20e5040_0 .net "d", 0 0, v0x20e3a30_0;  alias, 1 drivers
v0x20e5130_0 .net "out", 0 0, L_0x20e7bb0;  alias, 1 drivers
S_0x20e5290 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x20b6ec0;
 .timescale -12 -12;
E_0x20b1990 .event anyedge, v0x20e5f40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20e5f40_0;
    %nor/r;
    %assign/vec4 v0x20e5f40_0, 0;
    %wait E_0x20b1990;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20e2cc0;
T_3 ;
    %fork t_1, S_0x20e2f60;
    %jmp t_0;
    .scope S_0x20e2f60;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20e31c0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20e3a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20e38c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20e3820_0, 0;
    %assign/vec4 v0x20e3780_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x209c9f0;
    %load/vec4 v0x20e31c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x20e31c0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20e3a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20e38c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20e3820_0, 0;
    %assign/vec4 v0x20e3780_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x20b1e40;
    %fork TD_tb.stim1.wavedrom_stop, S_0x20e35a0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20b1bf0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x20e3780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20e3820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20e38c0_0, 0;
    %assign/vec4 v0x20e3a30_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x20e2cc0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x20b6ec0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20e5c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20e5f40_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x20b6ec0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x20e5c20_0;
    %inv;
    %store/vec4 v0x20e5c20_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x20b6ec0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20e3990_0, v0x20e60a0_0, v0x20e5a40_0, v0x20e5ae0_0, v0x20e5b80_0, v0x20e5cc0_0, v0x20e5e00_0, v0x20e5d60_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x20b6ec0;
T_7 ;
    %load/vec4 v0x20e5ea0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x20e5ea0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20e5ea0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x20e5ea0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20e5ea0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20e5ea0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20e5ea0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x20b6ec0;
T_8 ;
    %wait E_0x20b1bf0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20e5ea0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20e5ea0_0, 4, 32;
    %load/vec4 v0x20e5fe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x20e5ea0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20e5ea0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20e5ea0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20e5ea0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x20e5e00_0;
    %load/vec4 v0x20e5e00_0;
    %load/vec4 v0x20e5d60_0;
    %xor;
    %load/vec4 v0x20e5e00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x20e5ea0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20e5ea0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x20e5ea0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20e5ea0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth10/human/kmap2/iter3/response0/top_module.sv";
