// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "11/25/2021 09:34:03"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module TopModule (
	btn_inicio,
	sw_sel,
	clk,
	rst,
	sw_bit_inicial,
	display_FB,
	display_KMP);
input 	btn_inicio;
input 	sw_sel;
input 	clk;
input 	rst;
input 	[7:0] sw_bit_inicial;
output 	[6:0] display_FB;
output 	[6:0] display_KMP;

// Design Ports Information
// display_FB[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_FB[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_FB[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_FB[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_FB[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_FB[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_FB[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_KMP[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_KMP[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_KMP[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_KMP[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_KMP[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_KMP[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_KMP[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn_inicio	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw_sel	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw_bit_inicial[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw_bit_inicial[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw_bit_inicial[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw_bit_inicial[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw_bit_inicial[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw_bit_inicial[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw_bit_inicial[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw_bit_inicial[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \algo_2|contador_instancias|Q[0]~0_combout ;
wire \rst~input_o ;
wire \algo_2|contador_patron|Q[0]~0_combout ;
wire \sw_bit_inicial[0]~input_o ;
wire \algo_2|contador_text|Add0~13_sumout ;
wire \algo_2|control|state.1001~q ;
wire \sw_bit_inicial[1]~input_o ;
wire \algo_2|contador_text|Add0~14 ;
wire \algo_2|contador_text|Add0~9_sumout ;
wire \sw_bit_inicial[2]~input_o ;
wire \algo_2|contador_text|Add0~10 ;
wire \algo_2|contador_text|Add0~5_sumout ;
wire \sw_bit_inicial[3]~input_o ;
wire \algo_2|contador_text|Add0~6 ;
wire \algo_2|contador_text|Add0~1_sumout ;
wire \sw_bit_inicial[4]~input_o ;
wire \algo_2|contador_text|Add0~2 ;
wire \algo_2|contador_text|Add0~53_sumout ;
wire \sw_bit_inicial[5]~input_o ;
wire \algo_2|contador_text|Add0~54 ;
wire \algo_2|contador_text|Add0~49_sumout ;
wire \sw_bit_inicial[6]~input_o ;
wire \algo_2|contador_text|Add0~50 ;
wire \algo_2|contador_text|Add0~45_sumout ;
wire \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ;
wire \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \algo_2|contador_patron|Add0~5_sumout ;
wire \algo_2|finTexto|Equal0~1_combout ;
wire \algo_2|finTexto|Equal0~0_combout ;
wire \algo_2|control|state.0001~q ;
wire \algo_2|control|next_state.0010~0_combout ;
wire \algo_2|control|state.0010~q ;
wire \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \algo_2|letraIgual|Equal0~0_combout ;
wire \algo_2|control|next_state.0100~0_combout ;
wire \algo_2|control|state.0100~q ;
wire \algo_2|control|next_state.0101~0_combout ;
wire \algo_2|control|state.0101~q ;
wire \algo_2|comb~1_combout ;
wire \algo_2|letraIgual|Equal0~3_combout ;
wire \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a10 ;
wire \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \algo_2|letraIgual|Equal0~5_combout ;
wire \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a12 ;
wire \algo_2|letraIgual|Equal0~7_combout ;
wire \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \algo_2|letraIgual|Equal0~4_combout ;
wire \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \algo_2|letraIgual|Equal0~6_combout ;
wire \algo_2|letraIgual|Equal0~8_combout ;
wire \algo_2|control|next_state.1010~0_combout ;
wire \algo_2|control|state.1010~q ;
wire \sw_sel~input_o ;
wire \btn_inicio~input_o ;
wire \algo_2|finTexto|Equal0~2_combout ;
wire \algo_2|control|Selector0~0_combout ;
wire \algo_2|control|state.0111~q ;
wire \algo_2|control|next_state.0000~0_combout ;
wire \algo_2|control|state.0000~q ;
wire \algo_2|control|state.1100~q ;
wire \algo_2|contador_text|Q~0_combout ;
wire \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a15 ;
wire \algo_2|letraIgual|Equal0~2_combout ;
wire \algo_2|control|next_state.1011~0_combout ;
wire \algo_2|control|state.1011~q ;
wire \algo_2|control|WideOr0~0_combout ;
wire \sw_bit_inicial[7]~input_o ;
wire \algo_2|contador_text|Add0~46 ;
wire \algo_2|contador_text|Add0~41_sumout ;
wire \algo_2|contador_text|Add0~42 ;
wire \algo_2|contador_text|Add0~37_sumout ;
wire \algo_2|contador_text|Add0~38 ;
wire \algo_2|contador_text|Add0~33_sumout ;
wire \algo_2|contador_text|Add0~34 ;
wire \algo_2|contador_text|Add0~29_sumout ;
wire \algo_2|contador_text|Add0~30 ;
wire \algo_2|contador_text|Add0~25_sumout ;
wire \algo_2|contador_text|Add0~26 ;
wire \algo_2|contador_text|Add0~21_sumout ;
wire \algo_2|contador_text|Add0~22 ;
wire \algo_2|contador_text|Add0~17_sumout ;
wire \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a14 ;
wire \algo_2|letraIgual|Equal0~1_combout ;
wire \algo_2|control|next_state.1000~0_combout ;
wire \algo_2|control|state.1000~q ;
wire \algo_2|comb~0_combout ;
wire \algo_2|contador_patron|Add0~6 ;
wire \algo_2|contador_patron|Add0~1_sumout ;
wire \algo_2|control|next_state.0110~0_combout ;
wire \algo_2|control|state.0110~q ;
wire \algo_2|contador_instancias|Add0~1_sumout ;
wire \algo_2|contador_instancias|Add0~2 ;
wire \algo_2|contador_instancias|Add0~5_sumout ;
wire \algo_2|contador_instancias|Add0~6 ;
wire \algo_2|contador_instancias|Add0~9_sumout ;
wire \algo_2|contador_instancias|Add0~10 ;
wire \algo_2|contador_instancias|Add0~25_sumout ;
wire \algo_2|contador_instancias|Add0~26 ;
wire \algo_2|contador_instancias|Add0~21_sumout ;
wire \algo_2|contador_instancias|Add0~22 ;
wire \algo_2|contador_instancias|Add0~17_sumout ;
wire \algo_2|contador_instancias|Add0~18 ;
wire \algo_2|contador_instancias|Add0~13_sumout ;
wire \instanciaFB|WideOr0~0_combout ;
wire \instanciaFB|WideOr14~0_combout ;
wire \instanciaFB|WideOr12~0_combout ;
wire \instanciaFB|WideOr10~0_combout ;
wire \instanciaFB|WideOr8~0_combout ;
wire \instanciaFB|WideOr6~0_combout ;
wire \instanciaFB|WideOr4~0_combout ;
wire \instanciaFB|WideOr2~0_combout ;
wire \algo_1|contador_instancias|Q[0]~0_combout ;
wire \algo_1|contador_patron|Q[0]~0_combout ;
wire \algo_1|contador_patron|Add0~5_sumout ;
wire \algo_1|contador_patron|Q[0]~DUPLICATE_q ;
wire \algo_1|contador_text|Add0~13_sumout ;
wire \algo_1|fsm|state.1010~q ;
wire \algo_1|fsm|WideOr0~0_combout ;
wire \algo_1|contador_text|Add0~14 ;
wire \algo_1|contador_text|Add0~9_sumout ;
wire \algo_1|contador_text|Add0~10 ;
wire \algo_1|contador_text|Add0~5_sumout ;
wire \algo_1|contador_text|Add0~6 ;
wire \algo_1|contador_text|Add0~1_sumout ;
wire \algo_1|contador_text|Add0~2 ;
wire \algo_1|contador_text|Add0~53_sumout ;
wire \algo_1|contador_text|Add0~54 ;
wire \algo_1|contador_text|Add0~49_sumout ;
wire \algo_1|contador_text|Add0~50 ;
wire \algo_1|contador_text|Add0~45_sumout ;
wire \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a14 ;
wire \algo_1|letraIgual|Equal0~1_combout ;
wire \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a15 ;
wire \algo_1|letraIgual|Equal0~2_combout ;
wire \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \algo_1|letraIgual|Equal0~4_combout ;
wire \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a10 ;
wire \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \algo_1|letraIgual|Equal0~5_combout ;
wire \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a12 ;
wire \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \algo_1|letraIgual|Equal0~7_combout ;
wire \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \algo_1|letraIgual|Equal0~3_combout ;
wire \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \algo_1|letraIgual|Equal0~6_combout ;
wire \algo_1|letraIgual|Equal0~8_combout ;
wire \algo_1|finTexto|Equal0~0_combout ;
wire \algo_1|finTexto|Equal0~1_combout ;
wire \algo_1|fsm|next_state.0011~0_combout ;
wire \algo_1|fsm|state.0011~q ;
wire \algo_1|fsm|next_state.0111~0_combout ;
wire \algo_1|fsm|state.0111~q ;
wire \algo_1|fsm|next_state.1001~0_combout ;
wire \algo_1|fsm|state.1001~q ;
wire \algo_1|contador_text|Add0~46 ;
wire \algo_1|contador_text|Add0~41_sumout ;
wire \algo_1|contador_text|Add0~42 ;
wire \algo_1|contador_text|Add0~37_sumout ;
wire \algo_1|contador_text|Add0~38 ;
wire \algo_1|contador_text|Add0~33_sumout ;
wire \algo_1|contador_text|Add0~34 ;
wire \algo_1|contador_text|Add0~29_sumout ;
wire \algo_1|contador_text|Add0~30 ;
wire \algo_1|contador_text|Add0~25_sumout ;
wire \algo_1|contador_text|Add0~26 ;
wire \algo_1|contador_text|Add0~21_sumout ;
wire \algo_1|contador_text|Add0~22 ;
wire \algo_1|contador_text|Add0~17_sumout ;
wire \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \algo_1|letraIgual|Equal0~0_combout ;
wire \algo_1|fsm|next_state.0101~0_combout ;
wire \algo_1|fsm|state.0101~q ;
wire \algo_1|fsm|next_state.0110~0_combout ;
wire \algo_1|fsm|state.0110~q ;
wire \algo_1|fsm|next_state.1000~0_combout ;
wire \algo_1|fsm|state.1000~DUPLICATE_q ;
wire \algo_1|comb~1_combout ;
wire \algo_1|contador_patron|Add0~6 ;
wire \algo_1|contador_patron|Add0~1_sumout ;
wire \algo_1|fsm|Selector1~0_combout ;
wire \algo_1|fsm|state.0100~q ;
wire \algo_1|fsm|state.1000~q ;
wire \algo_1|fsm|WideOr0~combout ;
wire \algo_1|fsm|state.0001~q ;
wire \algo_1|finTexto|Equal0~2_combout ;
wire \algo_1|fsm|Selector0~0_combout ;
wire \algo_1|fsm|state.0010~q ;
wire \algo_1|fsm|next_state.0000~0_combout ;
wire \algo_1|fsm|state.0000~q ;
wire \algo_1|comb~0_combout ;
wire \algo_1|contador_instancias|Add0~1_sumout ;
wire \algo_1|contador_instancias|Add0~2 ;
wire \algo_1|contador_instancias|Add0~5_sumout ;
wire \algo_1|contador_instancias|Add0~6 ;
wire \algo_1|contador_instancias|Add0~9_sumout ;
wire \algo_1|contador_instancias|Add0~10 ;
wire \algo_1|contador_instancias|Add0~25_sumout ;
wire \algo_1|contador_instancias|Add0~26 ;
wire \algo_1|contador_instancias|Add0~21_sumout ;
wire \algo_1|contador_instancias|Add0~22 ;
wire \algo_1|contador_instancias|Add0~17_sumout ;
wire \algo_1|contador_instancias|Add0~18 ;
wire \algo_1|contador_instancias|Add0~13_sumout ;
wire \instanciaKMP|WideOr0~0_combout ;
wire \instanciaKMP|WideOr14~0_combout ;
wire \instanciaKMP|WideOr12~0_combout ;
wire \instanciaKMP|WideOr10~0_combout ;
wire \instanciaKMP|WideOr8~0_combout ;
wire \instanciaKMP|WideOr6~0_combout ;
wire \instanciaKMP|WideOr4~0_combout ;
wire \instanciaKMP|WideOr2~0_combout ;
wire [0:0] \algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a ;
wire [7:0] \algo_1|patron_mem|altsyncram_component|auto_generated|q_a ;
wire [7:0] \algo_2|patron_mem|altsyncram_component|auto_generated|q_a ;
wire [7:0] \algo_1|contador_instancias|Q ;
wire [7:0] \algo_2|contador_instancias|Q ;
wire [13:0] \algo_1|contador_text|Q ;
wire [0:0] \algo_1|exampleText|altsyncram_component|auto_generated|address_reg_a ;
wire [7:0] \algo_2|contador_patron|Q ;
wire [7:0] \algo_1|contador_patron|Q ;
wire [0:0] \algo_1|exampleText|altsyncram_component|auto_generated|out_address_reg_a ;
wire [13:0] \algo_2|contador_text|Q ;
wire [0:0] \algo_2|exampleText|altsyncram_component|auto_generated|address_reg_a ;
wire [6:0] \instanciaFB|display ;
wire [6:0] \instanciaKMP|display ;

wire [1:0] \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [19:0] \algo_2|patron_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [19:0] \algo_1|patron_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;

assign \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];
assign \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a14  = \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [1];

assign \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \algo_2|patron_mem|altsyncram_component|auto_generated|q_a [0] = \algo_2|patron_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \algo_2|patron_mem|altsyncram_component|auto_generated|q_a [1] = \algo_2|patron_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \algo_2|patron_mem|altsyncram_component|auto_generated|q_a [2] = \algo_2|patron_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \algo_2|patron_mem|altsyncram_component|auto_generated|q_a [3] = \algo_2|patron_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \algo_2|patron_mem|altsyncram_component|auto_generated|q_a [4] = \algo_2|patron_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \algo_2|patron_mem|altsyncram_component|auto_generated|q_a [5] = \algo_2|patron_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \algo_2|patron_mem|altsyncram_component|auto_generated|q_a [6] = \algo_2|patron_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \algo_2|patron_mem|altsyncram_component|auto_generated|q_a [7] = \algo_2|patron_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a15  = \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a10  = \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];

assign \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];
assign \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a12  = \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [1];

assign \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];
assign \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a14  = \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [1];

assign \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \algo_1|patron_mem|altsyncram_component|auto_generated|q_a [0] = \algo_1|patron_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \algo_1|patron_mem|altsyncram_component|auto_generated|q_a [1] = \algo_1|patron_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \algo_1|patron_mem|altsyncram_component|auto_generated|q_a [2] = \algo_1|patron_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \algo_1|patron_mem|altsyncram_component|auto_generated|q_a [3] = \algo_1|patron_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \algo_1|patron_mem|altsyncram_component|auto_generated|q_a [4] = \algo_1|patron_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \algo_1|patron_mem|altsyncram_component|auto_generated|q_a [5] = \algo_1|patron_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \algo_1|patron_mem|altsyncram_component|auto_generated|q_a [6] = \algo_1|patron_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \algo_1|patron_mem|altsyncram_component|auto_generated|q_a [7] = \algo_1|patron_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a15  = \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a10  = \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];

assign \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];
assign \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a12  = \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [1];

assign \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \display_FB[0]~output (
	.i(\instanciaFB|display [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display_FB[0]),
	.obar());
// synopsys translate_off
defparam \display_FB[0]~output .bus_hold = "false";
defparam \display_FB[0]~output .open_drain_output = "false";
defparam \display_FB[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \display_FB[1]~output (
	.i(\instanciaFB|display [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display_FB[1]),
	.obar());
// synopsys translate_off
defparam \display_FB[1]~output .bus_hold = "false";
defparam \display_FB[1]~output .open_drain_output = "false";
defparam \display_FB[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \display_FB[2]~output (
	.i(\instanciaFB|display [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display_FB[2]),
	.obar());
// synopsys translate_off
defparam \display_FB[2]~output .bus_hold = "false";
defparam \display_FB[2]~output .open_drain_output = "false";
defparam \display_FB[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \display_FB[3]~output (
	.i(\instanciaFB|display [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display_FB[3]),
	.obar());
// synopsys translate_off
defparam \display_FB[3]~output .bus_hold = "false";
defparam \display_FB[3]~output .open_drain_output = "false";
defparam \display_FB[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \display_FB[4]~output (
	.i(\instanciaFB|display [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display_FB[4]),
	.obar());
// synopsys translate_off
defparam \display_FB[4]~output .bus_hold = "false";
defparam \display_FB[4]~output .open_drain_output = "false";
defparam \display_FB[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \display_FB[5]~output (
	.i(\instanciaFB|display [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display_FB[5]),
	.obar());
// synopsys translate_off
defparam \display_FB[5]~output .bus_hold = "false";
defparam \display_FB[5]~output .open_drain_output = "false";
defparam \display_FB[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \display_FB[6]~output (
	.i(\instanciaFB|display [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display_FB[6]),
	.obar());
// synopsys translate_off
defparam \display_FB[6]~output .bus_hold = "false";
defparam \display_FB[6]~output .open_drain_output = "false";
defparam \display_FB[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \display_KMP[0]~output (
	.i(\instanciaKMP|display [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display_KMP[0]),
	.obar());
// synopsys translate_off
defparam \display_KMP[0]~output .bus_hold = "false";
defparam \display_KMP[0]~output .open_drain_output = "false";
defparam \display_KMP[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \display_KMP[1]~output (
	.i(\instanciaKMP|display [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display_KMP[1]),
	.obar());
// synopsys translate_off
defparam \display_KMP[1]~output .bus_hold = "false";
defparam \display_KMP[1]~output .open_drain_output = "false";
defparam \display_KMP[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \display_KMP[2]~output (
	.i(\instanciaKMP|display [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display_KMP[2]),
	.obar());
// synopsys translate_off
defparam \display_KMP[2]~output .bus_hold = "false";
defparam \display_KMP[2]~output .open_drain_output = "false";
defparam \display_KMP[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \display_KMP[3]~output (
	.i(\instanciaKMP|display [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display_KMP[3]),
	.obar());
// synopsys translate_off
defparam \display_KMP[3]~output .bus_hold = "false";
defparam \display_KMP[3]~output .open_drain_output = "false";
defparam \display_KMP[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \display_KMP[4]~output (
	.i(\instanciaKMP|display [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display_KMP[4]),
	.obar());
// synopsys translate_off
defparam \display_KMP[4]~output .bus_hold = "false";
defparam \display_KMP[4]~output .open_drain_output = "false";
defparam \display_KMP[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \display_KMP[5]~output (
	.i(\instanciaKMP|display [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display_KMP[5]),
	.obar());
// synopsys translate_off
defparam \display_KMP[5]~output .bus_hold = "false";
defparam \display_KMP[5]~output .open_drain_output = "false";
defparam \display_KMP[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \display_KMP[6]~output (
	.i(\instanciaKMP|display [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display_KMP[6]),
	.obar());
// synopsys translate_off
defparam \display_KMP[6]~output .bus_hold = "false";
defparam \display_KMP[6]~output .open_drain_output = "false";
defparam \display_KMP[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N48
cyclonev_lcell_comb \algo_2|contador_instancias|Q[0]~0 (
// Equation(s):
// \algo_2|contador_instancias|Q[0]~0_combout  = !\algo_2|contador_instancias|Q [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\algo_2|contador_instancias|Q [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_2|contador_instancias|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_2|contador_instancias|Q[0]~0 .extended_lut = "off";
defparam \algo_2|contador_instancias|Q[0]~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \algo_2|contador_instancias|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N27
cyclonev_lcell_comb \algo_2|contador_patron|Q[0]~0 (
// Equation(s):
// \algo_2|contador_patron|Q[0]~0_combout  = !\algo_2|contador_patron|Q [0]

	.dataa(gnd),
	.datab(!\algo_2|contador_patron|Q [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_2|contador_patron|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_2|contador_patron|Q[0]~0 .extended_lut = "off";
defparam \algo_2|contador_patron|Q[0]~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \algo_2|contador_patron|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \sw_bit_inicial[0]~input (
	.i(sw_bit_inicial[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sw_bit_inicial[0]~input_o ));
// synopsys translate_off
defparam \sw_bit_inicial[0]~input .bus_hold = "false";
defparam \sw_bit_inicial[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N0
cyclonev_lcell_comb \algo_2|contador_text|Add0~13 (
// Equation(s):
// \algo_2|contador_text|Add0~13_sumout  = SUM(( (!\algo_2|control|WideOr0~0_combout ) # (\sw_bit_inicial[0]~input_o ) ) + ( \algo_2|contador_text|Q [0] ) + ( !VCC ))
// \algo_2|contador_text|Add0~14  = CARRY(( (!\algo_2|control|WideOr0~0_combout ) # (\sw_bit_inicial[0]~input_o ) ) + ( \algo_2|contador_text|Q [0] ) + ( !VCC ))

	.dataa(!\algo_2|contador_text|Q [0]),
	.datab(!\algo_2|control|WideOr0~0_combout ),
	.datac(!\sw_bit_inicial[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_2|contador_text|Add0~13_sumout ),
	.cout(\algo_2|contador_text|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \algo_2|contador_text|Add0~13 .extended_lut = "off";
defparam \algo_2|contador_text|Add0~13 .lut_mask = 64'h0000AAAA0000CFCF;
defparam \algo_2|contador_text|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N23
dffeas \algo_2|control|state.1001 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\algo_2|control|state.1000~q ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|control|state.1001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|control|state.1001 .is_wysiwyg = "true";
defparam \algo_2|control|state.1001 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \sw_bit_inicial[1]~input (
	.i(sw_bit_inicial[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sw_bit_inicial[1]~input_o ));
// synopsys translate_off
defparam \sw_bit_inicial[1]~input .bus_hold = "false";
defparam \sw_bit_inicial[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N3
cyclonev_lcell_comb \algo_2|contador_text|Add0~9 (
// Equation(s):
// \algo_2|contador_text|Add0~9_sumout  = SUM(( \algo_2|contador_text|Q [1] ) + ( (\algo_2|control|WideOr0~0_combout  & \sw_bit_inicial[1]~input_o ) ) + ( \algo_2|contador_text|Add0~14  ))
// \algo_2|contador_text|Add0~10  = CARRY(( \algo_2|contador_text|Q [1] ) + ( (\algo_2|control|WideOr0~0_combout  & \sw_bit_inicial[1]~input_o ) ) + ( \algo_2|contador_text|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\algo_2|control|WideOr0~0_combout ),
	.datad(!\algo_2|contador_text|Q [1]),
	.datae(gnd),
	.dataf(!\sw_bit_inicial[1]~input_o ),
	.datag(gnd),
	.cin(\algo_2|contador_text|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_2|contador_text|Add0~9_sumout ),
	.cout(\algo_2|contador_text|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \algo_2|contador_text|Add0~9 .extended_lut = "off";
defparam \algo_2|contador_text|Add0~9 .lut_mask = 64'h0000FFF0000000FF;
defparam \algo_2|contador_text|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N5
dffeas \algo_2|contador_text|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\algo_2|contador_text|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\algo_2|contador_text|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|contador_text|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|contador_text|Q[1] .is_wysiwyg = "true";
defparam \algo_2|contador_text|Q[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \sw_bit_inicial[2]~input (
	.i(sw_bit_inicial[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sw_bit_inicial[2]~input_o ));
// synopsys translate_off
defparam \sw_bit_inicial[2]~input .bus_hold = "false";
defparam \sw_bit_inicial[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N6
cyclonev_lcell_comb \algo_2|contador_text|Add0~5 (
// Equation(s):
// \algo_2|contador_text|Add0~5_sumout  = SUM(( \algo_2|contador_text|Q [2] ) + ( (\algo_2|control|WideOr0~0_combout  & \sw_bit_inicial[2]~input_o ) ) + ( \algo_2|contador_text|Add0~10  ))
// \algo_2|contador_text|Add0~6  = CARRY(( \algo_2|contador_text|Q [2] ) + ( (\algo_2|control|WideOr0~0_combout  & \sw_bit_inicial[2]~input_o ) ) + ( \algo_2|contador_text|Add0~10  ))

	.dataa(gnd),
	.datab(!\algo_2|control|WideOr0~0_combout ),
	.datac(!\algo_2|contador_text|Q [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sw_bit_inicial[2]~input_o ),
	.datag(gnd),
	.cin(\algo_2|contador_text|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_2|contador_text|Add0~5_sumout ),
	.cout(\algo_2|contador_text|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \algo_2|contador_text|Add0~5 .extended_lut = "off";
defparam \algo_2|contador_text|Add0~5 .lut_mask = 64'h0000FFCC00000F0F;
defparam \algo_2|contador_text|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N8
dffeas \algo_2|contador_text|Q[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\algo_2|contador_text|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\algo_2|contador_text|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|contador_text|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|contador_text|Q[2] .is_wysiwyg = "true";
defparam \algo_2|contador_text|Q[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \sw_bit_inicial[3]~input (
	.i(sw_bit_inicial[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sw_bit_inicial[3]~input_o ));
// synopsys translate_off
defparam \sw_bit_inicial[3]~input .bus_hold = "false";
defparam \sw_bit_inicial[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N9
cyclonev_lcell_comb \algo_2|contador_text|Add0~1 (
// Equation(s):
// \algo_2|contador_text|Add0~1_sumout  = SUM(( \algo_2|contador_text|Q [3] ) + ( (\algo_2|control|WideOr0~0_combout  & \sw_bit_inicial[3]~input_o ) ) + ( \algo_2|contador_text|Add0~6  ))
// \algo_2|contador_text|Add0~2  = CARRY(( \algo_2|contador_text|Q [3] ) + ( (\algo_2|control|WideOr0~0_combout  & \sw_bit_inicial[3]~input_o ) ) + ( \algo_2|contador_text|Add0~6  ))

	.dataa(gnd),
	.datab(!\algo_2|control|WideOr0~0_combout ),
	.datac(!\algo_2|contador_text|Q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sw_bit_inicial[3]~input_o ),
	.datag(gnd),
	.cin(\algo_2|contador_text|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_2|contador_text|Add0~1_sumout ),
	.cout(\algo_2|contador_text|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \algo_2|contador_text|Add0~1 .extended_lut = "off";
defparam \algo_2|contador_text|Add0~1 .lut_mask = 64'h0000FFCC00000F0F;
defparam \algo_2|contador_text|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N11
dffeas \algo_2|contador_text|Q[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\algo_2|contador_text|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\algo_2|contador_text|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|contador_text|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|contador_text|Q[3] .is_wysiwyg = "true";
defparam \algo_2|contador_text|Q[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \sw_bit_inicial[4]~input (
	.i(sw_bit_inicial[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sw_bit_inicial[4]~input_o ));
// synopsys translate_off
defparam \sw_bit_inicial[4]~input .bus_hold = "false";
defparam \sw_bit_inicial[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N12
cyclonev_lcell_comb \algo_2|contador_text|Add0~53 (
// Equation(s):
// \algo_2|contador_text|Add0~53_sumout  = SUM(( \algo_2|contador_text|Q [4] ) + ( (\algo_2|control|WideOr0~0_combout  & \sw_bit_inicial[4]~input_o ) ) + ( \algo_2|contador_text|Add0~2  ))
// \algo_2|contador_text|Add0~54  = CARRY(( \algo_2|contador_text|Q [4] ) + ( (\algo_2|control|WideOr0~0_combout  & \sw_bit_inicial[4]~input_o ) ) + ( \algo_2|contador_text|Add0~2  ))

	.dataa(gnd),
	.datab(!\algo_2|control|WideOr0~0_combout ),
	.datac(gnd),
	.datad(!\algo_2|contador_text|Q [4]),
	.datae(gnd),
	.dataf(!\sw_bit_inicial[4]~input_o ),
	.datag(gnd),
	.cin(\algo_2|contador_text|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_2|contador_text|Add0~53_sumout ),
	.cout(\algo_2|contador_text|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \algo_2|contador_text|Add0~53 .extended_lut = "off";
defparam \algo_2|contador_text|Add0~53 .lut_mask = 64'h0000FFCC000000FF;
defparam \algo_2|contador_text|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N14
dffeas \algo_2|contador_text|Q[4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\algo_2|contador_text|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\algo_2|contador_text|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|contador_text|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|contador_text|Q[4] .is_wysiwyg = "true";
defparam \algo_2|contador_text|Q[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \sw_bit_inicial[5]~input (
	.i(sw_bit_inicial[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sw_bit_inicial[5]~input_o ));
// synopsys translate_off
defparam \sw_bit_inicial[5]~input .bus_hold = "false";
defparam \sw_bit_inicial[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N15
cyclonev_lcell_comb \algo_2|contador_text|Add0~49 (
// Equation(s):
// \algo_2|contador_text|Add0~49_sumout  = SUM(( \algo_2|contador_text|Q [5] ) + ( (\sw_bit_inicial[5]~input_o  & \algo_2|control|WideOr0~0_combout ) ) + ( \algo_2|contador_text|Add0~54  ))
// \algo_2|contador_text|Add0~50  = CARRY(( \algo_2|contador_text|Q [5] ) + ( (\sw_bit_inicial[5]~input_o  & \algo_2|control|WideOr0~0_combout ) ) + ( \algo_2|contador_text|Add0~54  ))

	.dataa(!\sw_bit_inicial[5]~input_o ),
	.datab(gnd),
	.datac(!\algo_2|control|WideOr0~0_combout ),
	.datad(!\algo_2|contador_text|Q [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\algo_2|contador_text|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_2|contador_text|Add0~49_sumout ),
	.cout(\algo_2|contador_text|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \algo_2|contador_text|Add0~49 .extended_lut = "off";
defparam \algo_2|contador_text|Add0~49 .lut_mask = 64'h0000FAFA000000FF;
defparam \algo_2|contador_text|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N17
dffeas \algo_2|contador_text|Q[5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\algo_2|contador_text|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\algo_2|contador_text|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|contador_text|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|contador_text|Q[5] .is_wysiwyg = "true";
defparam \algo_2|contador_text|Q[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \sw_bit_inicial[6]~input (
	.i(sw_bit_inicial[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sw_bit_inicial[6]~input_o ));
// synopsys translate_off
defparam \sw_bit_inicial[6]~input .bus_hold = "false";
defparam \sw_bit_inicial[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N18
cyclonev_lcell_comb \algo_2|contador_text|Add0~45 (
// Equation(s):
// \algo_2|contador_text|Add0~45_sumout  = SUM(( \algo_2|contador_text|Q [6] ) + ( (\algo_2|control|WideOr0~0_combout  & \sw_bit_inicial[6]~input_o ) ) + ( \algo_2|contador_text|Add0~50  ))
// \algo_2|contador_text|Add0~46  = CARRY(( \algo_2|contador_text|Q [6] ) + ( (\algo_2|control|WideOr0~0_combout  & \sw_bit_inicial[6]~input_o ) ) + ( \algo_2|contador_text|Add0~50  ))

	.dataa(gnd),
	.datab(!\algo_2|control|WideOr0~0_combout ),
	.datac(gnd),
	.datad(!\algo_2|contador_text|Q [6]),
	.datae(gnd),
	.dataf(!\sw_bit_inicial[6]~input_o ),
	.datag(gnd),
	.cin(\algo_2|contador_text|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_2|contador_text|Add0~45_sumout ),
	.cout(\algo_2|contador_text|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \algo_2|contador_text|Add0~45 .extended_lut = "off";
defparam \algo_2|contador_text|Add0~45 .lut_mask = 64'h0000FFCC000000FF;
defparam \algo_2|contador_text|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N20
dffeas \algo_2|contador_text|Q[6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\algo_2|contador_text|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\algo_2|contador_text|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|contador_text|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|contador_text|Q[6] .is_wysiwyg = "true";
defparam \algo_2|contador_text|Q[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\algo_2|contador_text|Q [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\algo_2|contador_text|Q [11],\algo_2|contador_text|Q [10],\algo_2|contador_text|Q [9],\algo_2|contador_text|Q [8],\algo_2|contador_text|Q [7],\algo_2|contador_text|Q [6],\algo_2|contador_text|Q [5],\algo_2|contador_text|Q [4],\algo_2|contador_text|Q [3],\algo_2|contador_text|Q [2],
\algo_2|contador_text|Q [1],\algo_2|contador_text|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8 .init_file = "example.mif";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "FuerzaBruta:algo_2|example:exampleText|altsyncram:altsyncram_component|altsyncram_9mf1:auto_generated|ALTSYNCRAM";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 11065;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004101055450410115155114141550410154045155115150140415550104415414415045054411041455011440504051541550115011501551550410105550455141144045145154501050540454055455410404155414450404155514104444154441045154141414415511505441104141511541010445450414501011550410505141505104101150454511141050551105011410411014550540114404514515450105011105541040441055410401151440114414104415414401055544110510515415155110404510414154";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "04510105140441410411410504145041405144444050501415051405044144054441410100541115504104551441014114514145501041415415441101514405144054154441105411441451551504140451050551415114101144144504041555141044441101011540550554045404540554554104041554110141545414151015405104144010441455410440410144101405140551041040100441410104110041510114110511450140444111514105140455445405151014445015141440114545040455451005010111505154501501415404504504110045504545545044410550055001144141044550154045110510450511451051011451455140";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "41404441550410145144141505101115145041154115051415404410140440404554450514410415005414110544510455050411455005140455450454510550114045051011111154155145455414150511444404505414044041541141451114145014155050550154410114414101441154141045154154115154154105441104050514110440545100411055150105501555145544110455455010144455455105144145515005041105515010550155514554411015011555154544154550011441050441440545544114544110145405551441051051444501405511441455054414550455011444144114011551411514415404011054451014151150";
// synopsys translate_on

// Location: FF_X37_Y5_N26
dffeas \algo_2|exampleText|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\algo_2|contador_text|Q [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|exampleText|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|exampleText|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N13
dffeas \algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\algo_2|exampleText|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE .is_wysiwyg = "true";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\algo_2|contador_text|Q [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\algo_2|contador_text|Q [12],\algo_2|contador_text|Q [11],\algo_2|contador_text|Q [10],\algo_2|contador_text|Q [9],\algo_2|contador_text|Q [8],\algo_2|contador_text|Q [7],\algo_2|contador_text|Q [6],\algo_2|contador_text|Q [5],\algo_2|contador_text|Q [4],\algo_2|contador_text|Q [3],
\algo_2|contador_text|Q [2],\algo_2|contador_text|Q [1],\algo_2|contador_text|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a0 .init_file = "example.mif";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "FuerzaBruta:algo_2|example:exampleText|altsyncram:altsyncram_component|altsyncram_9mf1:auto_generated|ALTSYNCRAM";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 11065;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "D99D37D9344511EA4D54999CDD3245767329D68CEB9F628D4D156CEB4D651F2455EA5767329D6873D4A72D36FB8D253CF9A9BC9F244FCA64BE2D265341929EE278FEDF4A5F3ECBB4F16FAEE168C7374EBB92393C9A684CF71D16535B17D891A5AA91BCF1AA2E25149B3CB8DB3C5964A7924D79934A37DBCA890D4CCA4797B2D16DBD898A8CDAB3633E3D898A9F246CCF636A93A342D7D736D9099D6531865B4FAED526CB26A87AD379D6A33258BEF1297B13C9A684CF733A3C3D8E2AF52BB3994E937724733FB1E5DF6549EE8F198A68EA644942746A6E9F5CF8E591149BC5A2BB2CF3D28E685AFAEDE671346F194D6C5F65DA7899AA5A6308C6C7A4908BE48D";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "E51929EE278FEDF324A7974A74244F6CD3C5CBB564DE32399CF529CB4BD5F2452DE68AECB9D3669DF22EF397C4D946ACF24F2BE589A133DCCE8F02D3253CD39674A4DE22DB4B26BCC9A51BEDE6736CF165929E48C9BCBD968B6DEC4CEDA5CDEFEEDBDE19295121A99949A235BEC51A9A2AD9D69A58E6D8E3FA534DE77D48B466E866798D126CF2ED0B6DEC4C54693DB99CC93464D162F6CE8462E759A39765ADF61B8991C5A11B3C4A296F6C9BB853AD2F325BC7C93DB34F17339A4B22E3971EC4C54F922AF52BB39947724BE7313CAF962D9B1D9A3D4C59251BCE3DE692651CA2398FCA64BE2D2653477D14D1D4C892833713239639B639EC2CA69AF4CD52D0";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "DF64D162F6C4A7A92DE6669F5D94644FEC954A22F17397A99B69916B3531EE67478D268A743669E2E5DA76D253CF9D4A329A1549CD6963E2E2E3EF9212117C933673490B5F5B765492E7B13153E48A4F926EFAE5216A8B399846363D3B697378E622B9BD86A84913EC9094A890D4CCA4D33A3C6934374B5BCD64D1685ED9D08C7D9A3D4C5DB22478F54EA5194D1CD8F492117C9336732F672CF8B4DDDBA357AB591CCE7A2536D9099D65368E66CB2A64A2E7D93EBAD67BC5F4FA512852D868AECB3CF4A3B46D2E5144F6F894DCFB251CDA678ABD4AECE651D3669DF2F47CCA34DAB3C93CAF9AA4652EF3934938FCCCB2B792E1A8CC962B9B8F1726A2FBD369BD";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "CCCCA4D1253CFDDB45DB5913FB25528894DB64267594DA16DBD898A8BD4AECE653AD19CE6F7F76DEF0F98B3E4CD7C9094DB6423458BDB3A1184E8B29AD8BE31F3167C8B74A7D751DDA473115CDEC7157A95D8F9E3D22D1E5DA169929E69C8AED92F2E6CF14892691A7D75ACF78BE95CD786DD1BBB69DB57472F89B297A97CC25367B529E78A449348D15D9679E8E58A22FACDA48FB13C95F246E8D58BEF1297B3967C4639B9286B2399CF46363D24845F24CCD25367B529EA4B78CDE51929EE278FEDF19B6AFBD3699BCCCD3EBB29AF71A6F3AD45F2C5B3692247AAB4735DEC1E1B3A5B6964CC8B8E5DA1CBE26CA5EA5F3D5D5154456963F462AF52BB1CCA75A";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N0
cyclonev_lcell_comb \algo_2|contador_patron|Add0~5 (
// Equation(s):
// \algo_2|contador_patron|Add0~5_sumout  = SUM(( \algo_2|contador_patron|Q [1] ) + ( \algo_2|contador_patron|Q [0] ) + ( !VCC ))
// \algo_2|contador_patron|Add0~6  = CARRY(( \algo_2|contador_patron|Q [1] ) + ( \algo_2|contador_patron|Q [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\algo_2|contador_patron|Q [0]),
	.datac(gnd),
	.datad(!\algo_2|contador_patron|Q [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_2|contador_patron|Add0~5_sumout ),
	.cout(\algo_2|contador_patron|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \algo_2|contador_patron|Add0~5 .extended_lut = "off";
defparam \algo_2|contador_patron|Add0~5 .lut_mask = 64'h0000CCCC000000FF;
defparam \algo_2|contador_patron|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N48
cyclonev_lcell_comb \algo_2|finTexto|Equal0~1 (
// Equation(s):
// \algo_2|finTexto|Equal0~1_combout  = ( !\algo_2|contador_text|Q [7] & ( \algo_2|contador_text|Q [5] & ( (\algo_2|contador_text|Q [8] & (\algo_2|contador_text|Q [4] & !\algo_2|contador_text|Q [6])) ) ) )

	.dataa(!\algo_2|contador_text|Q [8]),
	.datab(!\algo_2|contador_text|Q [4]),
	.datac(!\algo_2|contador_text|Q [6]),
	.datad(gnd),
	.datae(!\algo_2|contador_text|Q [7]),
	.dataf(!\algo_2|contador_text|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_2|finTexto|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_2|finTexto|Equal0~1 .extended_lut = "off";
defparam \algo_2|finTexto|Equal0~1 .lut_mask = 64'h0000000010100000;
defparam \algo_2|finTexto|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N54
cyclonev_lcell_comb \algo_2|finTexto|Equal0~0 (
// Equation(s):
// \algo_2|finTexto|Equal0~0_combout  = ( !\algo_2|contador_text|Q [0] & ( \algo_2|contador_text|Q [11] & ( (\algo_2|contador_text|Q [9] & (!\algo_2|contador_text|Q [10] & (!\algo_2|contador_text|Q [12] & \algo_2|contador_text|Q [13]))) ) ) )

	.dataa(!\algo_2|contador_text|Q [9]),
	.datab(!\algo_2|contador_text|Q [10]),
	.datac(!\algo_2|contador_text|Q [12]),
	.datad(!\algo_2|contador_text|Q [13]),
	.datae(!\algo_2|contador_text|Q [0]),
	.dataf(!\algo_2|contador_text|Q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_2|finTexto|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_2|finTexto|Equal0~0 .extended_lut = "off";
defparam \algo_2|finTexto|Equal0~0 .lut_mask = 64'h0000000000400000;
defparam \algo_2|finTexto|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N40
dffeas \algo_2|control|state.0001 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\algo_2|contador_text|Q~0_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|control|state.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|control|state.0001 .is_wysiwyg = "true";
defparam \algo_2|control|state.0001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N51
cyclonev_lcell_comb \algo_2|control|next_state.0010~0 (
// Equation(s):
// \algo_2|control|next_state.0010~0_combout  = ( \algo_2|contador_text|Q [2] & ( \algo_2|control|state.0001~q  ) ) # ( !\algo_2|contador_text|Q [2] & ( \algo_2|control|state.0001~q  & ( ((!\algo_2|finTexto|Equal0~1_combout ) # ((!\algo_2|contador_text|Q 
// [3]) # (!\algo_2|finTexto|Equal0~0_combout ))) # (\algo_2|contador_text|Q [1]) ) ) )

	.dataa(!\algo_2|contador_text|Q [1]),
	.datab(!\algo_2|finTexto|Equal0~1_combout ),
	.datac(!\algo_2|contador_text|Q [3]),
	.datad(!\algo_2|finTexto|Equal0~0_combout ),
	.datae(!\algo_2|contador_text|Q [2]),
	.dataf(!\algo_2|control|state.0001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_2|control|next_state.0010~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_2|control|next_state.0010~0 .extended_lut = "off";
defparam \algo_2|control|next_state.0010~0 .lut_mask = 64'h00000000FFFDFFFF;
defparam \algo_2|control|next_state.0010~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N53
dffeas \algo_2|control|state.0010 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\algo_2|control|next_state.0010~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|control|state.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|control|state.0010 .is_wysiwyg = "true";
defparam \algo_2|control|state.0010 .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\algo_2|contador_text|Q [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\algo_2|contador_text|Q [12],\algo_2|contador_text|Q [11],\algo_2|contador_text|Q [10],\algo_2|contador_text|Q [9],\algo_2|contador_text|Q [8],\algo_2|contador_text|Q [7],\algo_2|contador_text|Q [6],\algo_2|contador_text|Q [5],\algo_2|contador_text|Q [4],\algo_2|contador_text|Q [3],
\algo_2|contador_text|Q [2],\algo_2|contador_text|Q [1],\algo_2|contador_text|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a5 .init_file = "example.mif";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "FuerzaBruta:algo_2|example:exampleText|altsyncram:altsyncram_component|altsyncram_9mf1:auto_generated|ALTSYNCRAM";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 11065;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFBFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFBFFFFFFFFFFFFBFFFFFFFFFFF7FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFEFFFFFFFFFFFFEFFFFFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFFF7FFFFFFFFFFE3FFFFFFFFFFFFF7FFFFFFFFFFFDFFFFFFFFFFFFBFFFFFFFFFDFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFBFFFFFFFFFFFFFFFEFFFFFFFFFFEFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFBFFFFFFFEFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFF7FFFFFFFFFFFFFF7FFFFFFFFFFFFDFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFE3FFFFFFFFFFFFF7FFFFFDFFFFFFFFFFFFFFFBF";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFEFFFFFFFFFFFFFBFFFFFFFFFFFFFFEFFFFFFFFFFFFBFFFFFFFFFDFFFFFFFFFFFFFFDFFFFFFFFFFDFFFFFFFFFFFBFFFFFFFFFFFBFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFBFFFFFFFFFFFFFEFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFDFFFFFFDFFFFFFFFFFFFFFDFFFFFFFFFF7FFFFFFF7FFFFFFFFDFFFFFFFFFFFDFFFFFFFFFFFFEFFFFFFFFFFFFFFEFFFFFFFFEFFFFFFFFFFFFFFFFBFFFFFFFFFFDFFFFFFFFFFEFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFDFFFFFFFEFFFFFFFFFFEFFFFFFFFFFFFFFFEFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFEFFFFFFFFFFDFFFFFFF7FFFFFF7FFFFFFFFFFFFFFE3";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFDFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFEFFFFFFFF7FFFFFFF7FFFFFFFFFFFFFEFFFFFFFFFDFFFFFFFF7FFFFFFEFFFFFFFFEFFFFFFFFFFEFFFFFFFFFFFFFEFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFEFFFFFFF7FFFFFFFFDFFFFFFFFFF7FFFFFFFFFFFFEFFFFFFFFDFFFFFFFFFFFFFBFFFFFFFFFF7FFFFFFFFFFFF7FFFFFFFFFF7BFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFEFFFFFFFFFFFFDFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFBFFFFFFFFF8FFFFFFFFFFFFFFFEFFFFFFFFFF7FFFFFFFFFFFFF7FFFFFFFFFF7FFFFFFFFFFFFFEFFFFFFFFFFFF7FFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFBFFFFFEFFFFFFFFF";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "FBFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFC7FFFFFFFFBFFFFFFFFFFFFFFBFFFFFFFFFF7FFFFFFBFFFFFFFFFFFFEFFFFFFFFFFFBFFFFFFFFFFDFFFFFFFF7FFFFFFFFFFFFBFFFFFFFFFFFFFFFFF7FFFFFFFF7FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFBFFFFFFFFFFFFFDFFFFFFFFFDFFFFFFFFBFFFFFFFFF1FFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFBFFFFFFDFFFFFFFFBFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFEFFFFFFFFFFF7FFFFFFFFFFFFFF7FFFFFFDFFFFFFFFFDFFFFFFFFFFFFFFF7FFFFFFFFFBFFFFFFFEFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\algo_2|contador_text|Q [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\algo_2|contador_text|Q [11],\algo_2|contador_text|Q [10],\algo_2|contador_text|Q [9],\algo_2|contador_text|Q [8],\algo_2|contador_text|Q [7],\algo_2|contador_text|Q [6],\algo_2|contador_text|Q [5],\algo_2|contador_text|Q [4],\algo_2|contador_text|Q [3],\algo_2|contador_text|Q [2],
\algo_2|contador_text|Q [1],\algo_2|contador_text|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a13 .init_file = "example.mif";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "FuerzaBruta:algo_2|example:exampleText|altsyncram:altsyncram_component|altsyncram_9mf1:auto_generated|ALTSYNCRAM";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 2;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 11065;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 2;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFDF7FFFF7FFDF7F7FFF7F7F7FFFFF97FFFDF7FFFFF7FDFF7DFFFE5FFFF7FF7FDFFFDFFFFDFFFF7FFFDF7FE5FFF7F7FF7FFFF7FDFFFF7FF7FFFFFDF7FFE5FFFFDF7FF7DFFFF7FFFF7FE5FF7FFFDFFDFFFFFF7DFFF97FDFFF7F7FFF7FFDFFF97FDFFF7DFFFF7F7FFFF7FFFFE5FFDFFFF7FFFF7FDF977FFFFF7F7FFDE5F7FFFFFDFFF7FFFFF7FDE5FFF7FFDFF77FFFE5FFFFDFDF7FFDFFFDFDFFDFE5F7FF7DFFFF7FFFF7FF7FFFDFFFFFF7FFFDFFFFFE5FFF7FF7FFFF7DFFFF7FF7F81F7FFFDFFFDFFDFFFDFF7FF7FFDFFFFDFF97FF";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "FDFFDF7FFF7FF7FFFDF7FFDFFFFDFFFF97F7FDFFF7F7FF7DFF7FF97F7FF7FE7FDFF7FFDF97FDFF7FFFFFDFFFFDFFDFFFFDFFF7DFFFF797FFFDFFFDFFDFF7FF7F7F97FDFFFDFFFDFDF7FDFDFFFF7FD97F7DFFDFFFF7FFFF7FFDF7F97FDFFF7F7FFF7FFDFFFDFFFFDF7FE5FFDFFFFDFF7FFFDFFDFFFFFF7DFFFDFF97F7FFFF7FFFF7FFFDFF7F7FE5FFFF7FFFDFFFF7FFF7FDE5FFDFFF7FFF7DFFF7F81FF7FFDFDFFFF7F7FFDF7FFFDFF7FF97F7FDDFFFFFDFDFFF7DFFFFF97F7FFF7FFFFDFFFF7FF977FFDFFF7FFFDFF97F7FDFFFFFF7FFFF7F97F7FFFDFDFFDFFF97DFFFFFDFFFFDFFFFDFE5FFFF7FFFF7F7FDFFF97FFFDFFFDFF7FFDFF7DFFDFE5F7FFFDFFFFD";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFDFFFF7FFFFFDFFF7FF7FFFFF65FFFFFDFFFF7FFFFF7FFF7FF7FFF97F7FFFF7DFFFDFFF7FE7FF7F97FDFDFFDFFDFFDFFFDFFFF7FFF81FFF7DFFDF7FFDFFDFFFF797DFFFFDF7FFF7FF7FF7FFDFF97FFFFF77FFFF7DFFFFF97FF7FFFFF7FFDFFFFF7FFDFDFFFDE5FFDFFFDF7FFFF7FF97FF7FFF7FFFDFFFF7FFFFF7FF7FDFDFFDFFFE5FFF7FFFDFF7FDFF97FFFDFFFFDFDFFDFFFF7FFFDFFFDFFFDFFDF97FDFFFDFF7FF7FDFDFFFF97F7FFFDFFFFDFDFFDFFFF7FFFDFFF97FDF7FFF7FDFFF7FDFF97FFFF7FF7DFFFFDFDFFFDF7FFDFFF97FFF7FFF7FDFDFF7F7FFFF97F7FFF7FF7FFFDFF97FFF7DFFFF7FFF7FDFFE5F7FF7DFFF7FF7FFF81FFDFFDFFDFDFF7FE5";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \algo_2|patron_mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({\algo_2|contador_patron|Q [2],\algo_2|contador_patron|Q [1],\algo_2|contador_patron|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(3'b000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\algo_2|patron_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \algo_2|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \algo_2|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \algo_2|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "Patron.mif";
defparam \algo_2|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \algo_2|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "FuerzaBruta:algo_2|rom:patron_mem|altsyncram:altsyncram_component|altsyncram_c2g1:auto_generated|ALTSYNCRAM";
defparam \algo_2|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \algo_2|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \algo_2|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \algo_2|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \algo_2|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \algo_2|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \algo_2|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \algo_2|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \algo_2|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \algo_2|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \algo_2|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 5;
defparam \algo_2|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \algo_2|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \algo_2|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \algo_2|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \algo_2|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \algo_2|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \algo_2|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "0000000000000000006D00065000720006F0004C";
// synopsys translate_on

// Location: FF_X37_Y5_N14
dffeas \algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\algo_2|exampleText|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N45
cyclonev_lcell_comb \algo_2|letraIgual|Equal0~0 (
// Equation(s):
// \algo_2|letraIgual|Equal0~0_combout  = ( \algo_2|patron_mem|altsyncram_component|auto_generated|q_a [5] & ( \algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a13~portadataout  ) ) ) # ( !\algo_2|patron_mem|altsyncram_component|auto_generated|q_a [5] & ( \algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a13~portadataout  ) ) ) # ( \algo_2|patron_mem|altsyncram_component|auto_generated|q_a [5] & ( !\algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a5~portadataout  ) ) ) # ( !\algo_2|patron_mem|altsyncram_component|auto_generated|q_a [5] & ( !\algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a5~portadataout  ) ) )

	.dataa(gnd),
	.datab(!\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datac(!\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(gnd),
	.datae(!\algo_2|patron_mem|altsyncram_component|auto_generated|q_a [5]),
	.dataf(!\algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_2|letraIgual|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_2|letraIgual|Equal0~0 .extended_lut = "off";
defparam \algo_2|letraIgual|Equal0~0 .lut_mask = 64'h3333CCCC0F0FF0F0;
defparam \algo_2|letraIgual|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N54
cyclonev_lcell_comb \algo_2|control|next_state.0100~0 (
// Equation(s):
// \algo_2|control|next_state.0100~0_combout  = ( !\algo_2|letraIgual|Equal0~0_combout  & ( (!\algo_2|letraIgual|Equal0~1_combout  & (!\algo_2|letraIgual|Equal0~2_combout  & (\algo_2|control|state.0010~q  & \algo_2|letraIgual|Equal0~8_combout ))) ) )

	.dataa(!\algo_2|letraIgual|Equal0~1_combout ),
	.datab(!\algo_2|letraIgual|Equal0~2_combout ),
	.datac(!\algo_2|control|state.0010~q ),
	.datad(!\algo_2|letraIgual|Equal0~8_combout ),
	.datae(gnd),
	.dataf(!\algo_2|letraIgual|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_2|control|next_state.0100~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_2|control|next_state.0100~0 .extended_lut = "off";
defparam \algo_2|control|next_state.0100~0 .lut_mask = 64'h0008000800000000;
defparam \algo_2|control|next_state.0100~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N56
dffeas \algo_2|control|state.0100 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\algo_2|control|next_state.0100~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|control|state.0100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|control|state.0100 .is_wysiwyg = "true";
defparam \algo_2|control|state.0100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N24
cyclonev_lcell_comb \algo_2|control|next_state.0101~0 (
// Equation(s):
// \algo_2|control|next_state.0101~0_combout  = (\algo_2|control|state.0100~q  & (((!\algo_2|contador_patron|Q [2]) # (\algo_2|contador_patron|Q [0])) # (\algo_2|contador_patron|Q [1])))

	.dataa(!\algo_2|contador_patron|Q [1]),
	.datab(!\algo_2|contador_patron|Q [0]),
	.datac(!\algo_2|control|state.0100~q ),
	.datad(!\algo_2|contador_patron|Q [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_2|control|next_state.0101~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_2|control|next_state.0101~0 .extended_lut = "off";
defparam \algo_2|control|next_state.0101~0 .lut_mask = 64'h0F070F070F070F07;
defparam \algo_2|control|next_state.0101~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N26
dffeas \algo_2|control|state.0101 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\algo_2|control|next_state.0101~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|control|state.0101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|control|state.0101 .is_wysiwyg = "true";
defparam \algo_2|control|state.0101 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N45
cyclonev_lcell_comb \algo_2|comb~1 (
// Equation(s):
// \algo_2|comb~1_combout  = ( \algo_2|control|state.0101~q  ) # ( !\algo_2|control|state.0101~q  & ( \algo_2|control|state.1010~q  ) )

	.dataa(!\algo_2|control|state.1010~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\algo_2|control|state.0101~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_2|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_2|comb~1 .extended_lut = "off";
defparam \algo_2|comb~1 .lut_mask = 64'h55555555FFFFFFFF;
defparam \algo_2|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N1
dffeas \algo_2|contador_patron|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\algo_2|contador_patron|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\algo_2|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\algo_2|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|contador_patron|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|contador_patron|Q[1] .is_wysiwyg = "true";
defparam \algo_2|contador_patron|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N36
cyclonev_lcell_comb \algo_2|letraIgual|Equal0~3 (
// Equation(s):
// \algo_2|letraIgual|Equal0~3_combout  = ( \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \algo_2|patron_mem|altsyncram_component|auto_generated|q_a [0] & ( 
// (!\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8~portadataout  & \algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( 
// !\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \algo_2|patron_mem|altsyncram_component|auto_generated|q_a [0] & ( (!\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8~portadataout ) # 
// (!\algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( !\algo_2|patron_mem|altsyncram_component|auto_generated|q_a [0] & 
// ( (!\algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8~portadataout ) ) ) ) # ( 
// !\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( !\algo_2|patron_mem|altsyncram_component|auto_generated|q_a [0] & ( (\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8~portadataout  & 
// \algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) )

	.dataa(!\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(gnd),
	.datac(!\algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\algo_2|patron_mem|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_2|letraIgual|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_2|letraIgual|Equal0~3 .extended_lut = "off";
defparam \algo_2|letraIgual|Equal0~3 .lut_mask = 64'h0505F5F5FAFA0A0A;
defparam \algo_2|letraIgual|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\algo_2|contador_text|Q [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\algo_2|contador_text|Q [11],\algo_2|contador_text|Q [10],\algo_2|contador_text|Q [9],\algo_2|contador_text|Q [8],\algo_2|contador_text|Q [7],\algo_2|contador_text|Q [6],\algo_2|contador_text|Q [5],\algo_2|contador_text|Q [4],\algo_2|contador_text|Q [3],\algo_2|contador_text|Q [2],
\algo_2|contador_text|Q [1],\algo_2|contador_text|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9 .init_file = "example.mif";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "FuerzaBruta:algo_2|example:exampleText|altsyncram:altsyncram_component|altsyncram_9mf1:auto_generated|ALTSYNCRAM";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 2;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 11065;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 2;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000327082227D1E78A292208231B286BAA0D91A8A2846A504C9330C694382AF28B2386EB0ABAA84CE81918CA198341A291921846A1288648052286BAA0C2E4A322688A1AB2869B92824605E34A21920148A1AEA830B928C5C6AA3F284829A4231CE209373064630A2AE9B2846A538284CE82AEAA220ACC1AA67D3F2A48C38286BAA04A22AE8BD0D88379818A4450128FD39484040C1AA816CCA4648133A1AB2869B92824605E2C840A1AEA8133A0A1AEA836292232E8721082AF28B2397C31A5016CC66049B8AE05224DCBA1C8178D91";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "A86F882A7222B2A6B081AA84A3F44A3F4E9238D922933408AE3804E91EE29E2B87B1068ACEB88A286BAA0226882ACA262062A08646A20D28C4A8208ACAE12B29114EB8A82016CCA4A238A44E622080FA2888C4A312AEAA1AA8A238C5C6AA3F284829A4231C866E0C1913648611A84A21920148A1AEA830B9288ACFA112132AEAA2E6108E3F198382AF1398882AF22C9238A3CD069A2A082079E04D77B1068AC1A402B184C82AE44941A68E321806A99F4FCA9230A11A94E619F12A926C9A920A20C11886AA2016488CE104CCA84AD28246128CA191A86CE6416CCF094B864853C8A28AC883B9842E8721B0D89A70D91A86408171CA8CB106F8763A1A6E4A0918";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "178B210286BAA0E012232AE8BD036A99F4A9AC252E192A7228B133A0FA1E29C2888204AE29E09C04CEA0847B8A40A789A70A9AC1918D769A28AE0A1E6088C646A28E8ABA6CC08C728B2B81188AE0EAE8BD0123BB20ABA2F4E2B18762A1288AA49B1A68A483AC43644A82082E8721068E9E269C2A6B06463252E19192220FC8284CE834A2127787B2B84ACE0ABC4484CAC648C6941398816CCEEB4644ACF2CEEB44805E32CA44484CE620ABC4484CAC648C6941398816CCE0882848220613120644EE87205E2828F1CA48820C118816CCC3122E4A32CFC94292A926CDB2A082231918CA40D29030646A190205C72A3A2B828798223191A977B8A40A7898AE0F23";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\algo_2|contador_text|Q [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\algo_2|contador_text|Q [12],\algo_2|contador_text|Q [11],\algo_2|contador_text|Q [10],\algo_2|contador_text|Q [9],\algo_2|contador_text|Q [8],\algo_2|contador_text|Q [7],\algo_2|contador_text|Q [6],\algo_2|contador_text|Q [5],\algo_2|contador_text|Q [4],\algo_2|contador_text|Q [3],
\algo_2|contador_text|Q [2],\algo_2|contador_text|Q [1],\algo_2|contador_text|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a2 .init_file = "example.mif";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "FuerzaBruta:algo_2|example:exampleText|altsyncram:altsyncram_component|altsyncram_9mf1:auto_generated|ALTSYNCRAM";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 11065;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "5DFF6041AA96D391EB6DC6B908BB97ACE43D86D5E6B0D5D8EA984FFAA87C39FCB6047ACE43D86DF720D66B61AA5A8692F31C6139FC9CD7773CF286CD96A7C1172530350D7E7CCD2A476C3816292E44D9844F792BA9B2EE08A8A7C20DB79B696D6DBB10225F694FA3CD88B38191CDA0D6CA8D686E180D45DA5698E345CB4AD67B373221B4135E59B64F7221B419FCC134360DBB61EF761C6BCF85FF15B68D50EC38DB73D1F17DE4A9158274B45DFC439CAD52BA9B2EE08BFEE872235B023D6721EC23089EE44C1B1C90D6DD4D84332F6DE706E30722D86458713CF8FA4B88ACA3D6434725DEBDEEC38453C0D9173F0836DE669523AD0940CC85436E48D8533F92";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "EBAA7C1172530356F3E4720D6C36DA2EAB668B001B9B5F723DC8359ADC099FC9430ECF590C8B943DE4B423E21D5F0F96484AEFC5D6CBB822FFBA1F284FB6B3E7FC5C456CAF2B86B4370C06A2EAF6064736835B290C1A56B3D9B9910D490922EC4F85DB727D4AD31C68B8015B21ABB1D5309FF550E9C8E5CCC06942EF052BCA9A5891A28AAF3622CAB9B9910DA0AB8845FB8DAA86AA74A36D8E95AF6953E66CD90D685D7BDE57BA929F45182E18457B0DAD3B88AE7F28BAAD9A7F7151F437963910DA0CFE5B023D6721E889EFCE452BBF174E4F6E4D22008F86B12148843867BCDA723CD7773CF286CD96525EDBCE0DC60C50BAF7BA723973916F81D06A684A03";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "8106AA74A368D52544537ED87056BEEC4D8A52E4416658132E5AFB58D39A117FDD0B728F2C5755B34580FCA8692F380D63DB76DD2B3DA50E34902CFE5B0A67F0D7EE2A7DD48F248E534E4436833F85CCFE0AC38B7217D3F7242A1B72524248BBC815C732297C252558DB3EA5698E345C07FEE85B94C4D9B366CE8795946DB1D2AB2D220089035A13C8EC06B1EDBD6DC91B0A67F0D7EE55A7CE43AA14CE46D8100FB91EE4F3ABCF85FF15B0BC8EAD2950D2CAB370E011A11D4908C060CA5CA8F590D1C9778EC05A7A5C2243AE15564FB90A1A36C08F59C87A8B943DE46A9E2B619E59212BBF2B6ECB3423E76505CD9AA48BA4929D2D175C7254164C77F0835B02";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "2D345C008689CC9216804FBB136294B92EAF3E17FC56C27373221B41C08F59C87B0DABD917627C2EDB3CCB8296B0569CEAF3E16A9D28DB63A5E453E106DBCCA7997053050D61C3BC915E40AE39911AD811EB33C8724F2A459579427DB59F2F59DC8E4EAD8B9CA0BAA61C023423A92E3969B8B02BE54920617C43ABE1812092CFB1A04354EC5CE505D51EB21A39191CDA6A43DB298692BAD9FCA58F2DFC439CAD3E721D972246081F723DC9A1B7246C299FC35B4FB1A043549511562EBAA7C11725303572E5BF0835B28A6FDB0E0AD624B522B04EFE2E9C9EE4DA11494E43591743BFE95E570D7D0DE58A5F10EAF86048252357B52DE917756CDB023D6790F61B";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N15
cyclonev_lcell_comb \algo_2|letraIgual|Equal0~5 (
// Equation(s):
// \algo_2|letraIgual|Equal0~5_combout  = ( \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \algo_2|patron_mem|altsyncram_component|auto_generated|q_a [2] & ( 
// (\algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & !\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a10 ) ) ) ) # ( 
// !\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \algo_2|patron_mem|altsyncram_component|auto_generated|q_a [2] & ( (!\algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # 
// (!\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a10 ) ) ) ) # ( \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( !\algo_2|patron_mem|altsyncram_component|auto_generated|q_a [2] & ( 
// (!\algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a10 ) ) ) ) # ( 
// !\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( !\algo_2|patron_mem|altsyncram_component|auto_generated|q_a [2] & ( (\algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a10 ) ) ) )

	.dataa(!\algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a10 ),
	.datad(gnd),
	.datae(!\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\algo_2|patron_mem|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_2|letraIgual|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_2|letraIgual|Equal0~5 .extended_lut = "off";
defparam \algo_2|letraIgual|Equal0~5 .lut_mask = 64'h0505AFAFFAFA5050;
defparam \algo_2|letraIgual|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\algo_2|contador_text|Q [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\algo_2|contador_text|Q [12],\algo_2|contador_text|Q [11],\algo_2|contador_text|Q [10],\algo_2|contador_text|Q [9],\algo_2|contador_text|Q [8],\algo_2|contador_text|Q [7],\algo_2|contador_text|Q [6],\algo_2|contador_text|Q [5],\algo_2|contador_text|Q [4],\algo_2|contador_text|Q [3],
\algo_2|contador_text|Q [2],\algo_2|contador_text|Q [1],\algo_2|contador_text|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a4 .init_file = "example.mif";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "FuerzaBruta:algo_2|example:exampleText|altsyncram:altsyncram_component|altsyncram_9mf1:auto_generated|ALTSYNCRAM";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 11065;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "E4C013178A0AEAC0402ED6215A950E908540E1190006044442B8C600AA200E828050E908540E10858351601400029AB05089200E8202912A14A088C0232E5401605080350014950A8D4742407C885081100242C0B00420A01AA2029C3291000C05D8BAB141605CA09C2D48292340E3530610B50834A0160410044B11640304E2709B62240B0A6B81441B62240E8214B100A5D9580003A10C1880C0582068A207428BB7031504B02B10E02220A400E888302C0B00420A0180931B6A402874842A07042004851410C3C602EC656E889011025E26916A008D4E8511118822D88DF7480B1584500000742C46240258080A70CA4A85468944942200370B016801D04B";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "08B2E5401605080022530F352B5AC372298A94A8420C3142A160D45800A0E82A49011D2129A98520A454B4443588029AC0B0200A401082806024CA085C9804430116C4643018085A841A500B0080A48D038D4C18BC2018271384DB10F9400B0764160C0AE4820089622D40208C088885718C0154390A610141ABEB0830928258C24588628270B5229384DB112050AC00C0168A5E280037056240083854414D046031001214102430B9034872210081C216951883A08DC8A62A1800D314A4290DB1120741402874842A0200400852C08029461C36049A00189A8B042DD50088215D4282912A14A088C02118202204BC4D256200240E429840DB640414CA4A24A0";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "4C5E2800370351920C42310E8560620767C29500EA90014080018B02C1114030126007D0613914C54A542029AB050E35140432EC0000E21AA50987412D003A0AC3001A00061C7C0435436C4481D0516741587428105041801001B8583E5002C10A00C09B65040685A16972410044B116A18093003E509A098820A50406E0AC48B4049A001F2F405960471A8A0220E1602D003A0AC300060880868AB19A10014298A150B0010C1880C0582110A9071003552B431D08258A346061A4D286E47DD202C56114202A0082A0B08684B1685CA15F58900A1D210A81A98520A4CA88B0284A6B02C08001762854B44086902851452C05080888290C080EA9022002C400A8";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "08B116A01AAC29F28A809881D9F0A540043062030160842709B622400A1D210A81C23200583B20B061101498000310004306200A000DC158902D51014E1942220293002C353A1121F0C8500604DB520143A4111D580A096A455042E4C0221D20A861E90622C0D109F3A104B1468C0604B4018561015F28388886B1001429C85CA5888D46311606884FBA4058AC00015D63080434302C0A0E82CC253400E8883044043444280D253142A1601B8580B400E82B005CA5888D46483104B08B2E54016050800800002C4009884621D0AC00B005621C0400528C3840405853E8500DB4991808603010C5290A5F2221AC40050A718008220D40290C0240287482150384";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\algo_2|contador_text|Q [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\algo_2|contador_text|Q [11],\algo_2|contador_text|Q [10],\algo_2|contador_text|Q [9],\algo_2|contador_text|Q [8],\algo_2|contador_text|Q [7],\algo_2|contador_text|Q [6],\algo_2|contador_text|Q [5],\algo_2|contador_text|Q [4],\algo_2|contador_text|Q [3],\algo_2|contador_text|Q [2],
\algo_2|contador_text|Q [1],\algo_2|contador_text|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11 .init_file = "example.mif";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "FuerzaBruta:algo_2|example:exampleText|altsyncram:altsyncram_component|altsyncram_9mf1:auto_generated|ALTSYNCRAM";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 2;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 11065;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 2;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012981228942698812129411010A891486069880A98421946514498018A960A1150809469110859A28480A2AA19AA02281211A626088060A10A891485059810284482A120A8120A69A125198220182842A2452141660524A52150A9A1AA8062052821914A120181A4600A98421460859A1A4441284842A2094151A105110A891489A11A4514068819882248880254941289040452948289808A0465182A120A8120A69A125249042A2452216682A2452189202626116008A960A115155126002898AA88A00800A1086498458494606";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "980501209125218894129489525095250421506050215A14801188422541252001926A848600940A891480284416484894A921481A620669088A5094880250022206008A50289848A150088401110051200989A421A4442948A150524A52150A9A1AA806209884452A61A048469898220182842A245214166094851265401A4442482854152AA18A96210048A962444150A1568A812294049A611551926A8482886122988818410882A04512200A8825054684142A6108682856198688A684021842684A52264A8098661145291560A69A2605820698046A42898542912A85A51022A684A1920A2611601068229860698A180492648510005098182A04829A68";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "49492410A891484620261A451401A8825062250A44AA20910A12166851266A6284A509551250A6194610989506A449422986225284815A81282208262009881A6206069180501880A108826842205A4514026112046914506522291162684661A22A0408848001A988A5012611626A852508A618894A1200A44AA28112854460859A19A1269141920094062A589950048A0449802100428984550A984854445509A12514408995006822A589950048A04498021004289851010A9A128A62268A98661161252815160484A5052684289845410598144548802198688412294026284806A465811481A628601249921A088209880262069959506A4494A0800411";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N0
cyclonev_lcell_comb \algo_2|letraIgual|Equal0~7 (
// Equation(s):
// \algo_2|letraIgual|Equal0~7_combout  = ( \algo_2|patron_mem|altsyncram_component|auto_generated|q_a [4] & ( \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a12  & ( 
// (!\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a4~portadataout  & !\algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( !\algo_2|patron_mem|altsyncram_component|auto_generated|q_a [4] & 
// ( \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a12  & ( (\algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a4~portadataout ) 
// ) ) ) # ( \algo_2|patron_mem|altsyncram_component|auto_generated|q_a [4] & ( !\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a12  & ( (!\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a4~portadataout ) # 
// (\algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( !\algo_2|patron_mem|altsyncram_component|auto_generated|q_a [4] & ( !\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a12  & ( 
// (\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a4~portadataout  & !\algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) )

	.dataa(!\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(gnd),
	.datac(!\algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\algo_2|patron_mem|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_2|letraIgual|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_2|letraIgual|Equal0~7 .extended_lut = "off";
defparam \algo_2|letraIgual|Equal0~7 .lut_mask = 64'h5050AFAF5F5FA0A0;
defparam \algo_2|letraIgual|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\algo_2|contador_text|Q [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\algo_2|contador_text|Q [12],\algo_2|contador_text|Q [11],\algo_2|contador_text|Q [10],\algo_2|contador_text|Q [9],\algo_2|contador_text|Q [8],\algo_2|contador_text|Q [7],\algo_2|contador_text|Q [6],\algo_2|contador_text|Q [5],\algo_2|contador_text|Q [4],\algo_2|contador_text|Q [3],
\algo_2|contador_text|Q [2],\algo_2|contador_text|Q [1],\algo_2|contador_text|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a1 .init_file = "example.mif";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "FuerzaBruta:algo_2|example:exampleText|altsyncram:altsyncram_component|altsyncram_9mf1:auto_generated|ALTSYNCRAM";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 11065;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "80201312029C3000220050005284985E016841884626C045A0A2A100260AA24006C085E0168419200351021540109AA820B51122408A010908461C01B500D451514CA83553481A02A801465650A0101011411270103628A2B280A992010224412008AA8F1500018052210B082A1553504CB8990F242A129D0245A8150C4100884A81471118012A41094147110240858554200812C500A3449014204F06C08221460014120455000AA440D280C1A6A8B410670103628A2840524148036042F00B422E2282015302C946C004004A88BA184D4824814A91C9428C2549026A1521442F08500044D8A0146A94201B4AE2A648040D015420C5D62A95648001B1404819";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "40900D451514CA8411232535026C1040082D10AC43C160008800D4409D802402088990BC2128430840E88524A082A84AA09C0A6C10D8A28A10149462018225208150A90812321C4C87921509482420A8554D41379122080442540A39B4C8094103D281480DA048B502A165618D808B414542004CD402100D31AA894230B918C0BA542AC0A1488420A2540A3888F0A05021DB02C80A400480425582541521010C6C515C0888C78628030644407115D0831304952890010020B4443982008121E0A3888120036042F00B4A282A60167029B0011051001888901A8A85615339CD098600AA010908461C01B10074309A90490922B811350084020A01544C8A062EBE";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "4C480A40048B50174A9009428D3CC0E10242C544AA141B00A44B0012068345080A42751A5D60041688569E09AA822435168640040259565081418120762809020087305400105A1A668828E220481501205014601E45404394AB24006D320252025411814C54A3003DB206D0245A8150B4405213A8900218286E62310090084A07A0188896A4094201A21A8B43099000362809020087420A489402A111149B02D0004400F6849014204F03A0218AB4135420784518742AA0016120900C83D10BC2140011222B58D0A880943AA00F01805442A0D810BC02D3284308408A129E58412A827029A00220688524C314A0410125214234A03041181AA102D69A0E48A8";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "A18150B29AA0A1699D11D0384090B1513A124050813C0FC4A8147111D810BC02D08310904A081E940A2558189A23025DA12405429001201095294054C9008A84AB031328350A3689699012A08C0A401B0217A255000463084123100C112930BC2464A180AA1C638B40A30E855400208C99917540F0569811A4941055B0034A818429CD408550E31C5A217842807011860008861936270002404BA095A6A8B4105244A15008090DA0008801B24000D8A0240819018429CD405D2A50940900D451514CA84A44A9A0E48B52012851A784802154881AD36002202489405A801300A292040024643980204854692504156C00D4030D038083302842036042F005A106";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N54
cyclonev_lcell_comb \algo_2|letraIgual|Equal0~4 (
// Equation(s):
// \algo_2|letraIgual|Equal0~4_combout  = ( \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( \algo_2|patron_mem|altsyncram_component|auto_generated|q_a [1] & ( 
// (!\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a1~portadataout  & !\algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( 
// !\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( \algo_2|patron_mem|altsyncram_component|auto_generated|q_a [1] & ( (!\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a1~portadataout ) # 
// (\algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( !\algo_2|patron_mem|altsyncram_component|auto_generated|q_a [1] & 
// ( (\algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a1~portadataout ) ) ) ) # ( 
// !\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( !\algo_2|patron_mem|altsyncram_component|auto_generated|q_a [1] & ( (\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a1~portadataout  & 
// !\algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) )

	.dataa(!\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(gnd),
	.datac(!\algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.dataf(!\algo_2|patron_mem|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_2|letraIgual|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_2|letraIgual|Equal0~4 .extended_lut = "off";
defparam \algo_2|letraIgual|Equal0~4 .lut_mask = 64'h50505F5FAFAFA0A0;
defparam \algo_2|letraIgual|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\algo_2|contador_text|Q [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\algo_2|contador_text|Q [12],\algo_2|contador_text|Q [11],\algo_2|contador_text|Q [10],\algo_2|contador_text|Q [9],\algo_2|contador_text|Q [8],\algo_2|contador_text|Q [7],\algo_2|contador_text|Q [6],\algo_2|contador_text|Q [5],\algo_2|contador_text|Q [4],\algo_2|contador_text|Q [3],
\algo_2|contador_text|Q [2],\algo_2|contador_text|Q [1],\algo_2|contador_text|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a3 .init_file = "example.mif";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "FuerzaBruta:algo_2|example:exampleText|altsyncram:altsyncram_component|altsyncram_9mf1:auto_generated|ALTSYNCRAM";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 11065;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "112A004804D51031AE0108888420D00C223914C004B9A300A104095040492058632800C223914D0060240E010A9101020014C5A058CD0C41804B260EC4018B84052021025E400804120090B70162251A2E0D002B01D88A5C240490008002A9C1A020044E940A0303409023420485102048CC08E601084018CA80A446890050080204899254548010104489924058A14815002280C4A04851C62D2A258782198090004058C2510C104116558251BC12140542B01D88A5C2544044843194006111C8B35C1A2248222819A0110A01002E4C0520802410F2620120400C634D0200000624806300989409010188EC00F24002000402093001400DADC020C492C80B10";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "060018B840520216D520A002502418081024020039814C110018090396500580062CC0181042200000A0403148124D20080ACBC517622970951014B00302E034A86810084722A604730084200E05081214408127400802804010244D000D4000818001401919501488D00B49334601420812A080C444884C8010000004292CA21CB243812D0240812010244C92A210E52D8904A01352802A08B52044203400499A42DD6809678282062431089AE172298120C208162020409065B100C04004E244C9202C3194006111CDC1ABC2242B2F14088148810122C601002B50203A6700A2112D0C41804B260EC4465C980A41004A05BAD0311122122409230024800A0E";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "012013528028240561044A01209698E08804085610468CA0246A607112A2B84A880E700E0E44081201008C1010203102039340114E1914A44010202C5259016114B620529181004A42089132480B06802C2209064E250A5B2D6E01064003500244B62F048A51611018920C8CA80A44680654407380A50090224E02595005411603210122C0102A2218A88101C98104189259016114B640A06A29044444A78CA00608800CF291C62D2A2584A440A8A35020803042409240491908080408138001892018C0180052710A46292A4406030880242C65001844724220000024204B401480202B2F380806204036612CD0043000301395609462F291042056F1136817";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "014468058110D0001402463822010215AA4718B4A89613C020489925650018447229801A00040C000A404A02D2E04A9CA4718B44D4A00A822D82024800400D8809405B9102048280011225B17824218CA00324020624B281022580181701A019061400A08D1C24A20048124809233178099038886080004506290248CA141683024240908468E12510003124037A14A208C7D309CD02B1805801CA41BC121405035149B11280480C110019E01062496405845D03024240901584180060018B840520214246AF1136822089402412DC45220822CADE28110226AA2080022242420225408E454D30100100418A40923285046247012095943240B194006488E453";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N30
cyclonev_lcell_comb \algo_2|letraIgual|Equal0~6 (
// Equation(s):
// \algo_2|letraIgual|Equal0~6_combout  = ( \algo_2|patron_mem|altsyncram_component|auto_generated|q_a [3] & ( \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// (!\algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & !\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a3~portadataout ) ) ) ) # ( !\algo_2|patron_mem|altsyncram_component|auto_generated|q_a [3] & 
// ( \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a3~portadataout ) # 
// (\algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( \algo_2|patron_mem|altsyncram_component|auto_generated|q_a [3] & ( !\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11~portadataout  & 
// ( (!\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a3~portadataout ) # (\algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( !\algo_2|patron_mem|altsyncram_component|auto_generated|q_a [3] 
// & ( !\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a3~portadataout ) ) ) )

	.dataa(!\algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(gnd),
	.datae(!\algo_2|patron_mem|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_2|letraIgual|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_2|letraIgual|Equal0~6 .extended_lut = "off";
defparam \algo_2|letraIgual|Equal0~6 .lut_mask = 64'h0A0AF5F55F5FA0A0;
defparam \algo_2|letraIgual|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N45
cyclonev_lcell_comb \algo_2|letraIgual|Equal0~8 (
// Equation(s):
// \algo_2|letraIgual|Equal0~8_combout  = ( !\algo_2|letraIgual|Equal0~4_combout  & ( !\algo_2|letraIgual|Equal0~6_combout  & ( (!\algo_2|letraIgual|Equal0~3_combout  & (!\algo_2|letraIgual|Equal0~5_combout  & !\algo_2|letraIgual|Equal0~7_combout )) ) ) )

	.dataa(!\algo_2|letraIgual|Equal0~3_combout ),
	.datab(gnd),
	.datac(!\algo_2|letraIgual|Equal0~5_combout ),
	.datad(!\algo_2|letraIgual|Equal0~7_combout ),
	.datae(!\algo_2|letraIgual|Equal0~4_combout ),
	.dataf(!\algo_2|letraIgual|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_2|letraIgual|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_2|letraIgual|Equal0~8 .extended_lut = "off";
defparam \algo_2|letraIgual|Equal0~8 .lut_mask = 64'hA000000000000000;
defparam \algo_2|letraIgual|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N57
cyclonev_lcell_comb \algo_2|control|next_state.1010~0 (
// Equation(s):
// \algo_2|control|next_state.1010~0_combout  = ( !\algo_2|letraIgual|Equal0~0_combout  & ( (!\algo_2|letraIgual|Equal0~1_combout  & (!\algo_2|letraIgual|Equal0~2_combout  & (\algo_2|control|state.1001~q  & \algo_2|letraIgual|Equal0~8_combout ))) ) )

	.dataa(!\algo_2|letraIgual|Equal0~1_combout ),
	.datab(!\algo_2|letraIgual|Equal0~2_combout ),
	.datac(!\algo_2|control|state.1001~q ),
	.datad(!\algo_2|letraIgual|Equal0~8_combout ),
	.datae(gnd),
	.dataf(!\algo_2|letraIgual|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_2|control|next_state.1010~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_2|control|next_state.1010~0 .extended_lut = "off";
defparam \algo_2|control|next_state.1010~0 .lut_mask = 64'h0008000800000000;
defparam \algo_2|control|next_state.1010~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N59
dffeas \algo_2|control|state.1010 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\algo_2|control|next_state.1010~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|control|state.1010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|control|state.1010 .is_wysiwyg = "true";
defparam \algo_2|control|state.1010 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \sw_sel~input (
	.i(sw_sel),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sw_sel~input_o ));
// synopsys translate_off
defparam \sw_sel~input .bus_hold = "false";
defparam \sw_sel~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \btn_inicio~input (
	.i(btn_inicio),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\btn_inicio~input_o ));
// synopsys translate_off
defparam \btn_inicio~input .bus_hold = "false";
defparam \btn_inicio~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N36
cyclonev_lcell_comb \algo_2|finTexto|Equal0~2 (
// Equation(s):
// \algo_2|finTexto|Equal0~2_combout  = ( !\algo_2|contador_text|Q [2] & ( (\algo_2|finTexto|Equal0~0_combout  & (\algo_2|finTexto|Equal0~1_combout  & (!\algo_2|contador_text|Q [1] & \algo_2|contador_text|Q [3]))) ) )

	.dataa(!\algo_2|finTexto|Equal0~0_combout ),
	.datab(!\algo_2|finTexto|Equal0~1_combout ),
	.datac(!\algo_2|contador_text|Q [1]),
	.datad(!\algo_2|contador_text|Q [3]),
	.datae(!\algo_2|contador_text|Q [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_2|finTexto|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_2|finTexto|Equal0~2 .extended_lut = "off";
defparam \algo_2|finTexto|Equal0~2 .lut_mask = 64'h0010000000100000;
defparam \algo_2|finTexto|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N18
cyclonev_lcell_comb \algo_2|control|Selector0~0 (
// Equation(s):
// \algo_2|control|Selector0~0_combout  = ( \algo_2|control|state.0001~q  & ( (!\algo_2|finTexto|Equal0~2_combout  & (((!\btn_inicio~input_o  & !\sw_sel~input_o )) # (\algo_2|control|state.0111~q ))) ) ) # ( !\algo_2|control|state.0001~q  & ( 
// ((!\btn_inicio~input_o  & !\sw_sel~input_o )) # (\algo_2|control|state.0111~q ) ) )

	.dataa(!\btn_inicio~input_o ),
	.datab(!\sw_sel~input_o ),
	.datac(!\algo_2|finTexto|Equal0~2_combout ),
	.datad(!\algo_2|control|state.0111~q ),
	.datae(gnd),
	.dataf(!\algo_2|control|state.0001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_2|control|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_2|control|Selector0~0 .extended_lut = "off";
defparam \algo_2|control|Selector0~0 .lut_mask = 64'h88FF88FF80F080F0;
defparam \algo_2|control|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N20
dffeas \algo_2|control|state.0111 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\algo_2|control|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|control|state.0111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|control|state.0111 .is_wysiwyg = "true";
defparam \algo_2|control|state.0111 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N15
cyclonev_lcell_comb \algo_2|control|next_state.0000~0 (
// Equation(s):
// \algo_2|control|next_state.0000~0_combout  = ( !\algo_2|control|state.0111~q  & ( (!\sw_sel~input_o  & !\btn_inicio~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sw_sel~input_o ),
	.datad(!\btn_inicio~input_o ),
	.datae(gnd),
	.dataf(!\algo_2|control|state.0111~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_2|control|next_state.0000~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_2|control|next_state.0000~0 .extended_lut = "off";
defparam \algo_2|control|next_state.0000~0 .lut_mask = 64'hF000F00000000000;
defparam \algo_2|control|next_state.0000~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N16
dffeas \algo_2|control|state.0000 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\algo_2|control|next_state.0000~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|control|state.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|control|state.0000 .is_wysiwyg = "true";
defparam \algo_2|control|state.0000 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N14
dffeas \algo_2|control|state.1100 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\algo_2|control|state.0000~q ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|control|state.1100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|control|state.1100 .is_wysiwyg = "true";
defparam \algo_2|control|state.1100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N12
cyclonev_lcell_comb \algo_2|contador_text|Q~0 (
// Equation(s):
// \algo_2|contador_text|Q~0_combout  = ( \algo_2|control|state.1011~q  ) # ( !\algo_2|control|state.1011~q  & ( (((\algo_2|control|state.1100~q ) # (\algo_2|control|state.0101~q )) # (\algo_2|control|state.1010~q )) # (\algo_2|control|state.0110~q ) ) )

	.dataa(!\algo_2|control|state.0110~q ),
	.datab(!\algo_2|control|state.1010~q ),
	.datac(!\algo_2|control|state.0101~q ),
	.datad(!\algo_2|control|state.1100~q ),
	.datae(gnd),
	.dataf(!\algo_2|control|state.1011~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_2|contador_text|Q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_2|contador_text|Q~0 .extended_lut = "off";
defparam \algo_2|contador_text|Q~0 .lut_mask = 64'h7FFF7FFFFFFFFFFF;
defparam \algo_2|contador_text|Q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N2
dffeas \algo_2|contador_text|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\algo_2|contador_text|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\algo_2|contador_text|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|contador_text|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|contador_text|Q[0] .is_wysiwyg = "true";
defparam \algo_2|contador_text|Q[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\algo_2|contador_text|Q [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\algo_2|contador_text|Q [12],\algo_2|contador_text|Q [11],\algo_2|contador_text|Q [10],\algo_2|contador_text|Q [9],\algo_2|contador_text|Q [8],\algo_2|contador_text|Q [7],\algo_2|contador_text|Q [6],\algo_2|contador_text|Q [5],\algo_2|contador_text|Q [4],\algo_2|contador_text|Q [3],
\algo_2|contador_text|Q [2],\algo_2|contador_text|Q [1],\algo_2|contador_text|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a7 .init_file = "example.mif";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "FuerzaBruta:algo_2|example:exampleText|altsyncram:altsyncram_component|altsyncram_9mf1:auto_generated|ALTSYNCRAM";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 11065;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N18
cyclonev_lcell_comb \algo_2|letraIgual|Equal0~2 (
// Equation(s):
// \algo_2|letraIgual|Equal0~2_combout  = ( \algo_2|patron_mem|altsyncram_component|auto_generated|q_a [7] & ( \algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a15  ) ) ) # ( !\algo_2|patron_mem|altsyncram_component|auto_generated|q_a [7] & ( \algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a15  ) ) ) # ( \algo_2|patron_mem|altsyncram_component|auto_generated|q_a [7] & ( !\algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a7~portadataout  ) ) ) # ( !\algo_2|patron_mem|altsyncram_component|auto_generated|q_a [7] & ( !\algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a7~portadataout  ) ) )

	.dataa(!\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datab(gnd),
	.datac(!\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a15 ),
	.datad(gnd),
	.datae(!\algo_2|patron_mem|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_2|letraIgual|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_2|letraIgual|Equal0~2 .extended_lut = "off";
defparam \algo_2|letraIgual|Equal0~2 .lut_mask = 64'h5555AAAA0F0FF0F0;
defparam \algo_2|letraIgual|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N9
cyclonev_lcell_comb \algo_2|control|next_state.1011~0 (
// Equation(s):
// \algo_2|control|next_state.1011~0_combout  = ( \algo_2|letraIgual|Equal0~0_combout  & ( \algo_2|control|state.1001~q  ) ) # ( !\algo_2|letraIgual|Equal0~0_combout  & ( (\algo_2|control|state.1001~q  & (((!\algo_2|letraIgual|Equal0~8_combout ) # 
// (\algo_2|letraIgual|Equal0~2_combout )) # (\algo_2|letraIgual|Equal0~1_combout ))) ) )

	.dataa(!\algo_2|letraIgual|Equal0~1_combout ),
	.datab(!\algo_2|letraIgual|Equal0~2_combout ),
	.datac(!\algo_2|control|state.1001~q ),
	.datad(!\algo_2|letraIgual|Equal0~8_combout ),
	.datae(gnd),
	.dataf(!\algo_2|letraIgual|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_2|control|next_state.1011~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_2|control|next_state.1011~0 .extended_lut = "off";
defparam \algo_2|control|next_state.1011~0 .lut_mask = 64'h0F070F070F0F0F0F;
defparam \algo_2|control|next_state.1011~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N11
dffeas \algo_2|control|state.1011 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\algo_2|control|next_state.1011~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|control|state.1011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|control|state.1011 .is_wysiwyg = "true";
defparam \algo_2|control|state.1011 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N42
cyclonev_lcell_comb \algo_2|control|WideOr0~0 (
// Equation(s):
// \algo_2|control|WideOr0~0_combout  = ( !\algo_2|control|state.0101~q  & ( (!\algo_2|control|state.1011~q  & (!\algo_2|control|state.0110~q  & !\algo_2|control|state.1010~q )) ) )

	.dataa(gnd),
	.datab(!\algo_2|control|state.1011~q ),
	.datac(!\algo_2|control|state.0110~q ),
	.datad(!\algo_2|control|state.1010~q ),
	.datae(gnd),
	.dataf(!\algo_2|control|state.0101~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_2|control|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_2|control|WideOr0~0 .extended_lut = "off";
defparam \algo_2|control|WideOr0~0 .lut_mask = 64'hC000C00000000000;
defparam \algo_2|control|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \sw_bit_inicial[7]~input (
	.i(sw_bit_inicial[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sw_bit_inicial[7]~input_o ));
// synopsys translate_off
defparam \sw_bit_inicial[7]~input .bus_hold = "false";
defparam \sw_bit_inicial[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N21
cyclonev_lcell_comb \algo_2|contador_text|Add0~41 (
// Equation(s):
// \algo_2|contador_text|Add0~41_sumout  = SUM(( \algo_2|contador_text|Q [7] ) + ( (\algo_2|control|WideOr0~0_combout  & \sw_bit_inicial[7]~input_o ) ) + ( \algo_2|contador_text|Add0~46  ))
// \algo_2|contador_text|Add0~42  = CARRY(( \algo_2|contador_text|Q [7] ) + ( (\algo_2|control|WideOr0~0_combout  & \sw_bit_inicial[7]~input_o ) ) + ( \algo_2|contador_text|Add0~46  ))

	.dataa(!\algo_2|contador_text|Q [7]),
	.datab(gnd),
	.datac(!\algo_2|control|WideOr0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sw_bit_inicial[7]~input_o ),
	.datag(gnd),
	.cin(\algo_2|contador_text|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_2|contador_text|Add0~41_sumout ),
	.cout(\algo_2|contador_text|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \algo_2|contador_text|Add0~41 .extended_lut = "off";
defparam \algo_2|contador_text|Add0~41 .lut_mask = 64'h0000FFF000005555;
defparam \algo_2|contador_text|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N23
dffeas \algo_2|contador_text|Q[7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\algo_2|contador_text|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\algo_2|contador_text|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|contador_text|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|contador_text|Q[7] .is_wysiwyg = "true";
defparam \algo_2|contador_text|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N24
cyclonev_lcell_comb \algo_2|contador_text|Add0~37 (
// Equation(s):
// \algo_2|contador_text|Add0~37_sumout  = SUM(( \algo_2|contador_text|Q [8] ) + ( GND ) + ( \algo_2|contador_text|Add0~42  ))
// \algo_2|contador_text|Add0~38  = CARRY(( \algo_2|contador_text|Q [8] ) + ( GND ) + ( \algo_2|contador_text|Add0~42  ))

	.dataa(gnd),
	.datab(!\algo_2|contador_text|Q [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\algo_2|contador_text|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_2|contador_text|Add0~37_sumout ),
	.cout(\algo_2|contador_text|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \algo_2|contador_text|Add0~37 .extended_lut = "off";
defparam \algo_2|contador_text|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \algo_2|contador_text|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N26
dffeas \algo_2|contador_text|Q[8] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\algo_2|contador_text|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\algo_2|contador_text|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|contador_text|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|contador_text|Q[8] .is_wysiwyg = "true";
defparam \algo_2|contador_text|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N27
cyclonev_lcell_comb \algo_2|contador_text|Add0~33 (
// Equation(s):
// \algo_2|contador_text|Add0~33_sumout  = SUM(( \algo_2|contador_text|Q [9] ) + ( GND ) + ( \algo_2|contador_text|Add0~38  ))
// \algo_2|contador_text|Add0~34  = CARRY(( \algo_2|contador_text|Q [9] ) + ( GND ) + ( \algo_2|contador_text|Add0~38  ))

	.dataa(!\algo_2|contador_text|Q [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\algo_2|contador_text|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_2|contador_text|Add0~33_sumout ),
	.cout(\algo_2|contador_text|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \algo_2|contador_text|Add0~33 .extended_lut = "off";
defparam \algo_2|contador_text|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \algo_2|contador_text|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N29
dffeas \algo_2|contador_text|Q[9] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\algo_2|contador_text|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\algo_2|contador_text|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|contador_text|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|contador_text|Q[9] .is_wysiwyg = "true";
defparam \algo_2|contador_text|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N30
cyclonev_lcell_comb \algo_2|contador_text|Add0~29 (
// Equation(s):
// \algo_2|contador_text|Add0~29_sumout  = SUM(( \algo_2|contador_text|Q [10] ) + ( GND ) + ( \algo_2|contador_text|Add0~34  ))
// \algo_2|contador_text|Add0~30  = CARRY(( \algo_2|contador_text|Q [10] ) + ( GND ) + ( \algo_2|contador_text|Add0~34  ))

	.dataa(gnd),
	.datab(!\algo_2|contador_text|Q [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\algo_2|contador_text|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_2|contador_text|Add0~29_sumout ),
	.cout(\algo_2|contador_text|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \algo_2|contador_text|Add0~29 .extended_lut = "off";
defparam \algo_2|contador_text|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \algo_2|contador_text|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N32
dffeas \algo_2|contador_text|Q[10] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\algo_2|contador_text|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\algo_2|contador_text|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|contador_text|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|contador_text|Q[10] .is_wysiwyg = "true";
defparam \algo_2|contador_text|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N33
cyclonev_lcell_comb \algo_2|contador_text|Add0~25 (
// Equation(s):
// \algo_2|contador_text|Add0~25_sumout  = SUM(( \algo_2|contador_text|Q [11] ) + ( GND ) + ( \algo_2|contador_text|Add0~30  ))
// \algo_2|contador_text|Add0~26  = CARRY(( \algo_2|contador_text|Q [11] ) + ( GND ) + ( \algo_2|contador_text|Add0~30  ))

	.dataa(!\algo_2|contador_text|Q [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\algo_2|contador_text|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_2|contador_text|Add0~25_sumout ),
	.cout(\algo_2|contador_text|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \algo_2|contador_text|Add0~25 .extended_lut = "off";
defparam \algo_2|contador_text|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \algo_2|contador_text|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N35
dffeas \algo_2|contador_text|Q[11] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\algo_2|contador_text|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\algo_2|contador_text|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|contador_text|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|contador_text|Q[11] .is_wysiwyg = "true";
defparam \algo_2|contador_text|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N36
cyclonev_lcell_comb \algo_2|contador_text|Add0~21 (
// Equation(s):
// \algo_2|contador_text|Add0~21_sumout  = SUM(( \algo_2|contador_text|Q [12] ) + ( GND ) + ( \algo_2|contador_text|Add0~26  ))
// \algo_2|contador_text|Add0~22  = CARRY(( \algo_2|contador_text|Q [12] ) + ( GND ) + ( \algo_2|contador_text|Add0~26  ))

	.dataa(!\algo_2|contador_text|Q [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\algo_2|contador_text|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_2|contador_text|Add0~21_sumout ),
	.cout(\algo_2|contador_text|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \algo_2|contador_text|Add0~21 .extended_lut = "off";
defparam \algo_2|contador_text|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \algo_2|contador_text|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N38
dffeas \algo_2|contador_text|Q[12] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\algo_2|contador_text|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\algo_2|contador_text|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|contador_text|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|contador_text|Q[12] .is_wysiwyg = "true";
defparam \algo_2|contador_text|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N39
cyclonev_lcell_comb \algo_2|contador_text|Add0~17 (
// Equation(s):
// \algo_2|contador_text|Add0~17_sumout  = SUM(( \algo_2|contador_text|Q [13] ) + ( GND ) + ( \algo_2|contador_text|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\algo_2|contador_text|Q [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\algo_2|contador_text|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_2|contador_text|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_2|contador_text|Add0~17 .extended_lut = "off";
defparam \algo_2|contador_text|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \algo_2|contador_text|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N41
dffeas \algo_2|contador_text|Q[13] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\algo_2|contador_text|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\algo_2|contador_text|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|contador_text|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|contador_text|Q[13] .is_wysiwyg = "true";
defparam \algo_2|contador_text|Q[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\algo_2|contador_text|Q [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\algo_2|contador_text|Q [12],\algo_2|contador_text|Q [11],\algo_2|contador_text|Q [10],\algo_2|contador_text|Q [9],\algo_2|contador_text|Q [8],\algo_2|contador_text|Q [7],\algo_2|contador_text|Q [6],\algo_2|contador_text|Q [5],\algo_2|contador_text|Q [4],\algo_2|contador_text|Q [3],
\algo_2|contador_text|Q [2],\algo_2|contador_text|Q [1],\algo_2|contador_text|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a6 .init_file = "example.mif";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "FuerzaBruta:algo_2|example:exampleText|altsyncram:altsyncram_component|altsyncram_9mf1:auto_generated|ALTSYNCRAM";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 11065;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "FDFF77DFBECFFBFBEF7FDFBDDFBFCFFEF77DF7DDEF9FF7DDEFBFEFFBEF7F9FFEF7FEFFEF77DF7CF7F7F76F77FBCFBFBEFBBDFD9FFEDFDF7FBEFFBEDFF3BFDFF77DFEFF7F7F3EDFBEFF6FFEF37DEF77CFBFDF7BFFBBFEEEFF9FB7FBDFB7D9FDEDEFFBBEF1FF6F7FB7DFBDF9FBBFDDF7F7DE7DFDFF7FBFDFCFDFDDEFDFE7DFF6FB7FBFEFBFCFDFFBF77F3FEFBFDFFEFCFF77EFFBFBEFF7FF3FDFBDFF7FB3EFFBEFFEDFF7DBF7FCFEFBFDF6F7B6FCFEFBBDFF3FFBBFEEEFFBFEFF3FEF7BFF7FF7BBEF9F7FBEF77FB9FFDFF7FDEFEFBB9F7DEF7EEFF77E7BEFDFFDFDFDFB3FDFEDF7FF6FF7F7DE7DFEFFEFF7FDFF7F1FEF7EDF6FDF7F9DEFDEE7BDF7EFEDFBDBFFCF";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "EFBBFDFF77DFEFF3F7F7FF7F7F7ECF7EFBEFDFBD7FDF3F7BBDFDFDDBCFFDFFEF6FE7DFFDBDFBF7BDF67EF7F7FDDFE7FEFAFFEFEFCFFBBBFEFFBFCFFB7FBEF7F7FDFEFF66FF7BBEFEFFBFDFEFE6F7EEFF77DFDF78FDBEFFB7DBFDFF7CFDEDEFEFEFDFDF3BFDFBFBBDFBFDEF3FBFEFBBDF7FDFF7DE7DEEFDE7FBFBEFEF7DFBFE7EFEF7FBEF9F7EF7EF9BFDFF7DFE7BBDFDFFDFBE7EFB76F7EFEEF3EF7DF7F76DFDFF3BDDFBDFF3BFBEFF6F7F7EFBFCFBEFBFBFDFE7FFBDFBEFBF3FFBDBF6F7BF1FF7DFEFFF7BFF7FF7BBE7FBEFEF73FFBFBF6FDF3FDFBFEEDFBFBBEF3DF7BBEFBDFF7B9FDF7FBEFFBEDFF77F3EFBDEFDDFE777BBF79F7BBF79FF6FF7DEFEEF7EF1";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "DF7EFB76F7E7F7BF6FF77FDFFDFE7EEFEFDFDFF6FBF3DFFBBF79FB7BF7B9FF7FDFEF77DF7F3F7DF7EFDE7EFBFBEF9F7F77DF37FDEF7DF3FEF7FBEFFF3F7B7FFBF7FF7B3FDFDF7EDEF7E7FDF7FBFFDFEFFF7EFFEF717FDBFFBDEFBF7F3F7B7BF9EEF7FFBFE7FDEFB7FDF9FEFDFDDEFDFEF3FEFF7BBE77DBFBEFEEF7FCDEFDFDDEFF9FBFEEDFBF7F79FDEFBFBBEFBCFDFDBF7B7FFBF7FF3FEFEEFFBEFDDFF3DFFBDFBDDEFE77BFDFBDFF7FB79EEFEFBF77F7EFFB3FFAF7FBFDFCFBFDFEDEFC7DFFDBFDFDF7BEEF3EFBFEF6FF9EFDFF7FBDDF7F9EFFDFFDEEF9FBF7BDF6FEFEFF3DDFFBEBFFBF9BFEEF7EF7F3EFBDFDDFF7BFB7F9BDEDBF7FFBCFBF6EF3FBDF7BBF";
defparam \algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "ECFDFEF7BFBDFDFBCFDBDFBBFBF7F7FD9EFF7EF7FDFEDE37FBFEFBFCFFDFFDEEFBEFBBCF7F7F7EFEF9FDDFBECEF7DFDDEFF7EF3EDDBDFBFBBCEFDBFDEFDBE7BFBBF7D9BF7F7FF7BDFBCF77BFFDFF7BDFFBFF9FDF7F6FF9EFDF7FDBFDF7BF9FFDFEFFEFEFBFDDF7B9F7FF5EFF7FBFBFFDFCFDFDFBF7DFBD7CFEFFBBFDFFBFDE7FB7FBDFDE7DFEEFBDCFBFFB7FBF8F5DFF6FEFDF7CFFBFFBDFFEEFEFFCFEFBBDFF7F77FCF7BBDFE7BF7BBDFCFBF7F6FDEDFFEFCF7FB7FBDFDEFDBFCEFEFBBFDFF77DFEFF3BF7BFBDF7B9FEEFFBFFBFDEF79F7FBEDE7F7EDFBEF67F7BFBEF77DFF7F9BFEDFEF77CFDBDEFDF3FBFEEFF7FEFF3F7DFB7EDFFBF7F6E7BFF7FF3DDF7DF";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N39
cyclonev_lcell_comb \algo_2|letraIgual|Equal0~1 (
// Equation(s):
// \algo_2|letraIgual|Equal0~1_combout  = ( \algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\algo_2|patron_mem|altsyncram_component|auto_generated|q_a [6] $ 
// (!\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a14 ) ) ) # ( !\algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a6~portadataout  $ 
// (!\algo_2|patron_mem|altsyncram_component|auto_generated|q_a [6]) ) )

	.dataa(!\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datab(!\algo_2|patron_mem|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\algo_2|exampleText|altsyncram_component|auto_generated|ram_block1a14 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\algo_2|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_2|letraIgual|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_2|letraIgual|Equal0~1 .extended_lut = "off";
defparam \algo_2|letraIgual|Equal0~1 .lut_mask = 64'h666666663C3C3C3C;
defparam \algo_2|letraIgual|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N6
cyclonev_lcell_comb \algo_2|control|next_state.1000~0 (
// Equation(s):
// \algo_2|control|next_state.1000~0_combout  = ( \algo_2|letraIgual|Equal0~0_combout  & ( \algo_2|control|state.0010~q  ) ) # ( !\algo_2|letraIgual|Equal0~0_combout  & ( (\algo_2|control|state.0010~q  & (((!\algo_2|letraIgual|Equal0~8_combout ) # 
// (\algo_2|letraIgual|Equal0~2_combout )) # (\algo_2|letraIgual|Equal0~1_combout ))) ) )

	.dataa(!\algo_2|letraIgual|Equal0~1_combout ),
	.datab(!\algo_2|letraIgual|Equal0~2_combout ),
	.datac(!\algo_2|control|state.0010~q ),
	.datad(!\algo_2|letraIgual|Equal0~8_combout ),
	.datae(gnd),
	.dataf(!\algo_2|letraIgual|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_2|control|next_state.1000~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_2|control|next_state.1000~0 .extended_lut = "off";
defparam \algo_2|control|next_state.1000~0 .lut_mask = 64'h0F070F070F0F0F0F;
defparam \algo_2|control|next_state.1000~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N7
dffeas \algo_2|control|state.1000 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\algo_2|control|next_state.1000~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|control|state.1000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|control|state.1000 .is_wysiwyg = "true";
defparam \algo_2|control|state.1000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N21
cyclonev_lcell_comb \algo_2|comb~0 (
// Equation(s):
// \algo_2|comb~0_combout  = ( \algo_2|control|state.0110~q  ) # ( !\algo_2|control|state.0110~q  & ( (\algo_2|control|state.1000~q ) # (\rst~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst~input_o ),
	.datad(!\algo_2|control|state.1000~q ),
	.datae(gnd),
	.dataf(!\algo_2|control|state.0110~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_2|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_2|comb~0 .extended_lut = "off";
defparam \algo_2|comb~0 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \algo_2|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N47
dffeas \algo_2|contador_patron|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\algo_2|contador_patron|Q[0]~0_combout ),
	.clrn(!\algo_2|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\algo_2|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|contador_patron|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|contador_patron|Q[0] .is_wysiwyg = "true";
defparam \algo_2|contador_patron|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N3
cyclonev_lcell_comb \algo_2|contador_patron|Add0~1 (
// Equation(s):
// \algo_2|contador_patron|Add0~1_sumout  = SUM(( \algo_2|contador_patron|Q [2] ) + ( GND ) + ( \algo_2|contador_patron|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\algo_2|contador_patron|Q [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\algo_2|contador_patron|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_2|contador_patron|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_2|contador_patron|Add0~1 .extended_lut = "off";
defparam \algo_2|contador_patron|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \algo_2|contador_patron|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N4
dffeas \algo_2|contador_patron|Q[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\algo_2|contador_patron|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\algo_2|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\algo_2|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|contador_patron|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|contador_patron|Q[2] .is_wysiwyg = "true";
defparam \algo_2|contador_patron|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N33
cyclonev_lcell_comb \algo_2|control|next_state.0110~0 (
// Equation(s):
// \algo_2|control|next_state.0110~0_combout  = ( !\algo_2|contador_patron|Q [1] & ( (\algo_2|contador_patron|Q [2] & (!\algo_2|contador_patron|Q [0] & \algo_2|control|state.0100~q )) ) )

	.dataa(!\algo_2|contador_patron|Q [2]),
	.datab(gnd),
	.datac(!\algo_2|contador_patron|Q [0]),
	.datad(!\algo_2|control|state.0100~q ),
	.datae(!\algo_2|contador_patron|Q [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_2|control|next_state.0110~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_2|control|next_state.0110~0 .extended_lut = "off";
defparam \algo_2|control|next_state.0110~0 .lut_mask = 64'h0050000000500000;
defparam \algo_2|control|next_state.0110~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N35
dffeas \algo_2|control|state.0110 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\algo_2|control|next_state.0110~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|control|state.0110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|control|state.0110 .is_wysiwyg = "true";
defparam \algo_2|control|state.0110 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N50
dffeas \algo_2|contador_instancias|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\algo_2|contador_instancias|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\algo_2|control|state.0110~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|contador_instancias|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|contador_instancias|Q[0] .is_wysiwyg = "true";
defparam \algo_2|contador_instancias|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N0
cyclonev_lcell_comb \algo_2|contador_instancias|Add0~1 (
// Equation(s):
// \algo_2|contador_instancias|Add0~1_sumout  = SUM(( \algo_2|contador_instancias|Q [1] ) + ( \algo_2|contador_instancias|Q [0] ) + ( !VCC ))
// \algo_2|contador_instancias|Add0~2  = CARRY(( \algo_2|contador_instancias|Q [1] ) + ( \algo_2|contador_instancias|Q [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\algo_2|contador_instancias|Q [0]),
	.datac(!\algo_2|contador_instancias|Q [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_2|contador_instancias|Add0~1_sumout ),
	.cout(\algo_2|contador_instancias|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \algo_2|contador_instancias|Add0~1 .extended_lut = "off";
defparam \algo_2|contador_instancias|Add0~1 .lut_mask = 64'h0000CCCC00000F0F;
defparam \algo_2|contador_instancias|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y10_N32
dffeas \algo_2|contador_instancias|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\algo_2|contador_instancias|Add0~1_sumout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\algo_2|control|state.0110~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|contador_instancias|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|contador_instancias|Q[1] .is_wysiwyg = "true";
defparam \algo_2|contador_instancias|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N3
cyclonev_lcell_comb \algo_2|contador_instancias|Add0~5 (
// Equation(s):
// \algo_2|contador_instancias|Add0~5_sumout  = SUM(( \algo_2|contador_instancias|Q [2] ) + ( GND ) + ( \algo_2|contador_instancias|Add0~2  ))
// \algo_2|contador_instancias|Add0~6  = CARRY(( \algo_2|contador_instancias|Q [2] ) + ( GND ) + ( \algo_2|contador_instancias|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\algo_2|contador_instancias|Q [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\algo_2|contador_instancias|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_2|contador_instancias|Add0~5_sumout ),
	.cout(\algo_2|contador_instancias|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \algo_2|contador_instancias|Add0~5 .extended_lut = "off";
defparam \algo_2|contador_instancias|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \algo_2|contador_instancias|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y10_N5
dffeas \algo_2|contador_instancias|Q[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\algo_2|contador_instancias|Add0~5_sumout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\algo_2|control|state.0110~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|contador_instancias|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|contador_instancias|Q[2] .is_wysiwyg = "true";
defparam \algo_2|contador_instancias|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N6
cyclonev_lcell_comb \algo_2|contador_instancias|Add0~9 (
// Equation(s):
// \algo_2|contador_instancias|Add0~9_sumout  = SUM(( \algo_2|contador_instancias|Q [3] ) + ( GND ) + ( \algo_2|contador_instancias|Add0~6  ))
// \algo_2|contador_instancias|Add0~10  = CARRY(( \algo_2|contador_instancias|Q [3] ) + ( GND ) + ( \algo_2|contador_instancias|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\algo_2|contador_instancias|Q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\algo_2|contador_instancias|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_2|contador_instancias|Add0~9_sumout ),
	.cout(\algo_2|contador_instancias|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \algo_2|contador_instancias|Add0~9 .extended_lut = "off";
defparam \algo_2|contador_instancias|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \algo_2|contador_instancias|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y10_N2
dffeas \algo_2|contador_instancias|Q[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\algo_2|contador_instancias|Add0~9_sumout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\algo_2|control|state.0110~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|contador_instancias|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|contador_instancias|Q[3] .is_wysiwyg = "true";
defparam \algo_2|contador_instancias|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N9
cyclonev_lcell_comb \algo_2|contador_instancias|Add0~25 (
// Equation(s):
// \algo_2|contador_instancias|Add0~25_sumout  = SUM(( \algo_2|contador_instancias|Q [4] ) + ( GND ) + ( \algo_2|contador_instancias|Add0~10  ))
// \algo_2|contador_instancias|Add0~26  = CARRY(( \algo_2|contador_instancias|Q [4] ) + ( GND ) + ( \algo_2|contador_instancias|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\algo_2|contador_instancias|Q [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\algo_2|contador_instancias|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_2|contador_instancias|Add0~25_sumout ),
	.cout(\algo_2|contador_instancias|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \algo_2|contador_instancias|Add0~25 .extended_lut = "off";
defparam \algo_2|contador_instancias|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \algo_2|contador_instancias|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y10_N14
dffeas \algo_2|contador_instancias|Q[4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\algo_2|contador_instancias|Add0~25_sumout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\algo_2|control|state.0110~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|contador_instancias|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|contador_instancias|Q[4] .is_wysiwyg = "true";
defparam \algo_2|contador_instancias|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N12
cyclonev_lcell_comb \algo_2|contador_instancias|Add0~21 (
// Equation(s):
// \algo_2|contador_instancias|Add0~21_sumout  = SUM(( \algo_2|contador_instancias|Q [5] ) + ( GND ) + ( \algo_2|contador_instancias|Add0~26  ))
// \algo_2|contador_instancias|Add0~22  = CARRY(( \algo_2|contador_instancias|Q [5] ) + ( GND ) + ( \algo_2|contador_instancias|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\algo_2|contador_instancias|Q [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\algo_2|contador_instancias|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_2|contador_instancias|Add0~21_sumout ),
	.cout(\algo_2|contador_instancias|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \algo_2|contador_instancias|Add0~21 .extended_lut = "off";
defparam \algo_2|contador_instancias|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \algo_2|contador_instancias|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y10_N8
dffeas \algo_2|contador_instancias|Q[5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\algo_2|contador_instancias|Add0~21_sumout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\algo_2|control|state.0110~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|contador_instancias|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|contador_instancias|Q[5] .is_wysiwyg = "true";
defparam \algo_2|contador_instancias|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N15
cyclonev_lcell_comb \algo_2|contador_instancias|Add0~17 (
// Equation(s):
// \algo_2|contador_instancias|Add0~17_sumout  = SUM(( \algo_2|contador_instancias|Q [6] ) + ( GND ) + ( \algo_2|contador_instancias|Add0~22  ))
// \algo_2|contador_instancias|Add0~18  = CARRY(( \algo_2|contador_instancias|Q [6] ) + ( GND ) + ( \algo_2|contador_instancias|Add0~22  ))

	.dataa(!\algo_2|contador_instancias|Q [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\algo_2|contador_instancias|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_2|contador_instancias|Add0~17_sumout ),
	.cout(\algo_2|contador_instancias|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \algo_2|contador_instancias|Add0~17 .extended_lut = "off";
defparam \algo_2|contador_instancias|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \algo_2|contador_instancias|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y10_N23
dffeas \algo_2|contador_instancias|Q[6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\algo_2|contador_instancias|Add0~17_sumout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\algo_2|control|state.0110~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|contador_instancias|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|contador_instancias|Q[6] .is_wysiwyg = "true";
defparam \algo_2|contador_instancias|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N18
cyclonev_lcell_comb \algo_2|contador_instancias|Add0~13 (
// Equation(s):
// \algo_2|contador_instancias|Add0~13_sumout  = SUM(( \algo_2|contador_instancias|Q [7] ) + ( GND ) + ( \algo_2|contador_instancias|Add0~18  ))

	.dataa(gnd),
	.datab(!\algo_2|contador_instancias|Q [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\algo_2|contador_instancias|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_2|contador_instancias|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_2|contador_instancias|Add0~13 .extended_lut = "off";
defparam \algo_2|contador_instancias|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \algo_2|contador_instancias|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y10_N38
dffeas \algo_2|contador_instancias|Q[7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\algo_2|contador_instancias|Add0~13_sumout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\algo_2|control|state.0110~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_2|contador_instancias|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_2|contador_instancias|Q[7] .is_wysiwyg = "true";
defparam \algo_2|contador_instancias|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N12
cyclonev_lcell_comb \instanciaFB|WideOr0~0 (
// Equation(s):
// \instanciaFB|WideOr0~0_combout  = ( !\algo_2|contador_instancias|Q [7] & ( (!\algo_2|contador_instancias|Q [5] & (!\algo_2|contador_instancias|Q [6] & !\algo_2|contador_instancias|Q [4])) ) )

	.dataa(gnd),
	.datab(!\algo_2|contador_instancias|Q [5]),
	.datac(!\algo_2|contador_instancias|Q [6]),
	.datad(!\algo_2|contador_instancias|Q [4]),
	.datae(gnd),
	.dataf(!\algo_2|contador_instancias|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instanciaFB|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instanciaFB|WideOr0~0 .extended_lut = "off";
defparam \instanciaFB|WideOr0~0 .lut_mask = 64'hC000C00000000000;
defparam \instanciaFB|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N24
cyclonev_lcell_comb \instanciaFB|WideOr14~0 (
// Equation(s):
// \instanciaFB|WideOr14~0_combout  = ( \algo_2|contador_instancias|Q [1] & ( (!\algo_2|contador_instancias|Q [2] & (\algo_2|contador_instancias|Q [0] & \algo_2|contador_instancias|Q [3])) ) ) # ( !\algo_2|contador_instancias|Q [1] & ( 
// (!\algo_2|contador_instancias|Q [2] & (\algo_2|contador_instancias|Q [0] & !\algo_2|contador_instancias|Q [3])) # (\algo_2|contador_instancias|Q [2] & (!\algo_2|contador_instancias|Q [0] $ (\algo_2|contador_instancias|Q [3]))) ) )

	.dataa(!\algo_2|contador_instancias|Q [2]),
	.datab(gnd),
	.datac(!\algo_2|contador_instancias|Q [0]),
	.datad(!\algo_2|contador_instancias|Q [3]),
	.datae(gnd),
	.dataf(!\algo_2|contador_instancias|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instanciaFB|WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instanciaFB|WideOr14~0 .extended_lut = "off";
defparam \instanciaFB|WideOr14~0 .lut_mask = 64'h5A055A05000A000A;
defparam \instanciaFB|WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N30
cyclonev_lcell_comb \instanciaFB|display[0] (
// Equation(s):
// \instanciaFB|display [0] = ( \instanciaFB|WideOr14~0_combout  & ( (\instanciaFB|display [0]) # (\instanciaFB|WideOr0~0_combout ) ) ) # ( !\instanciaFB|WideOr14~0_combout  & ( (!\instanciaFB|WideOr0~0_combout  & \instanciaFB|display [0]) ) )

	.dataa(gnd),
	.datab(!\instanciaFB|WideOr0~0_combout ),
	.datac(!\instanciaFB|display [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instanciaFB|WideOr14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instanciaFB|display [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instanciaFB|display[0] .extended_lut = "off";
defparam \instanciaFB|display[0] .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \instanciaFB|display[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N18
cyclonev_lcell_comb \instanciaFB|WideOr12~0 (
// Equation(s):
// \instanciaFB|WideOr12~0_combout  = ( \algo_2|contador_instancias|Q [2] & ( \algo_2|contador_instancias|Q [1] & ( (!\algo_2|contador_instancias|Q [0]) # (\algo_2|contador_instancias|Q [3]) ) ) ) # ( !\algo_2|contador_instancias|Q [2] & ( 
// \algo_2|contador_instancias|Q [1] & ( (\algo_2|contador_instancias|Q [3] & \algo_2|contador_instancias|Q [0]) ) ) ) # ( \algo_2|contador_instancias|Q [2] & ( !\algo_2|contador_instancias|Q [1] & ( !\algo_2|contador_instancias|Q [3] $ 
// (!\algo_2|contador_instancias|Q [0]) ) ) )

	.dataa(!\algo_2|contador_instancias|Q [3]),
	.datab(gnd),
	.datac(!\algo_2|contador_instancias|Q [0]),
	.datad(gnd),
	.datae(!\algo_2|contador_instancias|Q [2]),
	.dataf(!\algo_2|contador_instancias|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instanciaFB|WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instanciaFB|WideOr12~0 .extended_lut = "off";
defparam \instanciaFB|WideOr12~0 .lut_mask = 64'h00005A5A0505F5F5;
defparam \instanciaFB|WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N27
cyclonev_lcell_comb \instanciaFB|display[1] (
// Equation(s):
// \instanciaFB|display [1] = ( \instanciaFB|WideOr12~0_combout  & ( (\instanciaFB|display [1]) # (\instanciaFB|WideOr0~0_combout ) ) ) # ( !\instanciaFB|WideOr12~0_combout  & ( (!\instanciaFB|WideOr0~0_combout  & \instanciaFB|display [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instanciaFB|WideOr0~0_combout ),
	.datad(!\instanciaFB|display [1]),
	.datae(gnd),
	.dataf(!\instanciaFB|WideOr12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instanciaFB|display [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instanciaFB|display[1] .extended_lut = "off";
defparam \instanciaFB|display[1] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \instanciaFB|display[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N39
cyclonev_lcell_comb \instanciaFB|WideOr10~0 (
// Equation(s):
// \instanciaFB|WideOr10~0_combout  = ( \algo_2|contador_instancias|Q [2] & ( \algo_2|contador_instancias|Q [0] & ( (\algo_2|contador_instancias|Q [1] & \algo_2|contador_instancias|Q [3]) ) ) ) # ( \algo_2|contador_instancias|Q [2] & ( 
// !\algo_2|contador_instancias|Q [0] & ( \algo_2|contador_instancias|Q [3] ) ) ) # ( !\algo_2|contador_instancias|Q [2] & ( !\algo_2|contador_instancias|Q [0] & ( (\algo_2|contador_instancias|Q [1] & !\algo_2|contador_instancias|Q [3]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\algo_2|contador_instancias|Q [1]),
	.datad(!\algo_2|contador_instancias|Q [3]),
	.datae(!\algo_2|contador_instancias|Q [2]),
	.dataf(!\algo_2|contador_instancias|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instanciaFB|WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instanciaFB|WideOr10~0 .extended_lut = "off";
defparam \instanciaFB|WideOr10~0 .lut_mask = 64'h0F0000FF0000000F;
defparam \instanciaFB|WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N33
cyclonev_lcell_comb \instanciaFB|display[2] (
// Equation(s):
// \instanciaFB|display [2] = ( \instanciaFB|WideOr10~0_combout  & ( (\instanciaFB|WideOr0~0_combout ) # (\instanciaFB|display [2]) ) ) # ( !\instanciaFB|WideOr10~0_combout  & ( (\instanciaFB|display [2] & !\instanciaFB|WideOr0~0_combout ) ) )

	.dataa(!\instanciaFB|display [2]),
	.datab(gnd),
	.datac(!\instanciaFB|WideOr0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instanciaFB|WideOr10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instanciaFB|display [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instanciaFB|display[2] .extended_lut = "off";
defparam \instanciaFB|display[2] .lut_mask = 64'h505050505F5F5F5F;
defparam \instanciaFB|display[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N57
cyclonev_lcell_comb \instanciaFB|WideOr8~0 (
// Equation(s):
// \instanciaFB|WideOr8~0_combout  = ( \algo_2|contador_instancias|Q [0] & ( (!\algo_2|contador_instancias|Q [2] & (!\algo_2|contador_instancias|Q [1] & !\algo_2|contador_instancias|Q [3])) # (\algo_2|contador_instancias|Q [2] & 
// (\algo_2|contador_instancias|Q [1])) ) ) # ( !\algo_2|contador_instancias|Q [0] & ( (!\algo_2|contador_instancias|Q [2] & (\algo_2|contador_instancias|Q [1] & \algo_2|contador_instancias|Q [3])) # (\algo_2|contador_instancias|Q [2] & 
// (!\algo_2|contador_instancias|Q [1] & !\algo_2|contador_instancias|Q [3])) ) )

	.dataa(!\algo_2|contador_instancias|Q [2]),
	.datab(gnd),
	.datac(!\algo_2|contador_instancias|Q [1]),
	.datad(!\algo_2|contador_instancias|Q [3]),
	.datae(gnd),
	.dataf(!\algo_2|contador_instancias|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instanciaFB|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instanciaFB|WideOr8~0 .extended_lut = "off";
defparam \instanciaFB|WideOr8~0 .lut_mask = 64'h500A500AA505A505;
defparam \instanciaFB|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N54
cyclonev_lcell_comb \instanciaFB|display[3] (
// Equation(s):
// \instanciaFB|display [3] = ( \instanciaFB|WideOr8~0_combout  & ( (\instanciaFB|display [3]) # (\instanciaFB|WideOr0~0_combout ) ) ) # ( !\instanciaFB|WideOr8~0_combout  & ( (!\instanciaFB|WideOr0~0_combout  & \instanciaFB|display [3]) ) )

	.dataa(gnd),
	.datab(!\instanciaFB|WideOr0~0_combout ),
	.datac(gnd),
	.datad(!\instanciaFB|display [3]),
	.datae(gnd),
	.dataf(!\instanciaFB|WideOr8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instanciaFB|display [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instanciaFB|display[3] .extended_lut = "off";
defparam \instanciaFB|display[3] .lut_mask = 64'h00CC00CC33FF33FF;
defparam \instanciaFB|display[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N15
cyclonev_lcell_comb \instanciaFB|WideOr6~0 (
// Equation(s):
// \instanciaFB|WideOr6~0_combout  = ( \algo_2|contador_instancias|Q [0] & ( (!\algo_2|contador_instancias|Q [3]) # ((!\algo_2|contador_instancias|Q [2] & !\algo_2|contador_instancias|Q [1])) ) ) # ( !\algo_2|contador_instancias|Q [0] & ( 
// (\algo_2|contador_instancias|Q [2] & (!\algo_2|contador_instancias|Q [1] & !\algo_2|contador_instancias|Q [3])) ) )

	.dataa(!\algo_2|contador_instancias|Q [2]),
	.datab(gnd),
	.datac(!\algo_2|contador_instancias|Q [1]),
	.datad(!\algo_2|contador_instancias|Q [3]),
	.datae(gnd),
	.dataf(!\algo_2|contador_instancias|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instanciaFB|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instanciaFB|WideOr6~0 .extended_lut = "off";
defparam \instanciaFB|WideOr6~0 .lut_mask = 64'h50005000FFA0FFA0;
defparam \instanciaFB|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N0
cyclonev_lcell_comb \instanciaFB|display[4] (
// Equation(s):
// \instanciaFB|display [4] = ( \instanciaFB|display [4] & ( \instanciaFB|WideOr6~0_combout  ) ) # ( !\instanciaFB|display [4] & ( \instanciaFB|WideOr6~0_combout  & ( \instanciaFB|WideOr0~0_combout  ) ) ) # ( \instanciaFB|display [4] & ( 
// !\instanciaFB|WideOr6~0_combout  & ( !\instanciaFB|WideOr0~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instanciaFB|WideOr0~0_combout ),
	.datae(!\instanciaFB|display [4]),
	.dataf(!\instanciaFB|WideOr6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instanciaFB|display [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instanciaFB|display[4] .extended_lut = "off";
defparam \instanciaFB|display[4] .lut_mask = 64'h0000FF0000FFFFFF;
defparam \instanciaFB|display[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N9
cyclonev_lcell_comb \instanciaFB|WideOr4~0 (
// Equation(s):
// \instanciaFB|WideOr4~0_combout  = ( \algo_2|contador_instancias|Q [2] & ( (\algo_2|contador_instancias|Q [0] & (!\algo_2|contador_instancias|Q [3] $ (!\algo_2|contador_instancias|Q [1]))) ) ) # ( !\algo_2|contador_instancias|Q [2] & ( 
// (!\algo_2|contador_instancias|Q [3] & ((\algo_2|contador_instancias|Q [0]) # (\algo_2|contador_instancias|Q [1]))) ) )

	.dataa(!\algo_2|contador_instancias|Q [3]),
	.datab(gnd),
	.datac(!\algo_2|contador_instancias|Q [1]),
	.datad(!\algo_2|contador_instancias|Q [0]),
	.datae(!\algo_2|contador_instancias|Q [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instanciaFB|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instanciaFB|WideOr4~0 .extended_lut = "off";
defparam \instanciaFB|WideOr4~0 .lut_mask = 64'h0AAA005A0AAA005A;
defparam \instanciaFB|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N51
cyclonev_lcell_comb \instanciaFB|display[5] (
// Equation(s):
// \instanciaFB|display [5] = ( \instanciaFB|WideOr4~0_combout  & ( (\instanciaFB|display [5]) # (\instanciaFB|WideOr0~0_combout ) ) ) # ( !\instanciaFB|WideOr4~0_combout  & ( (!\instanciaFB|WideOr0~0_combout  & \instanciaFB|display [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instanciaFB|WideOr0~0_combout ),
	.datad(!\instanciaFB|display [5]),
	.datae(gnd),
	.dataf(!\instanciaFB|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instanciaFB|display [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instanciaFB|display[5] .extended_lut = "off";
defparam \instanciaFB|display[5] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \instanciaFB|display[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N42
cyclonev_lcell_comb \instanciaFB|WideOr2~0 (
// Equation(s):
// \instanciaFB|WideOr2~0_combout  = ( \algo_2|contador_instancias|Q [1] & ( (!\algo_2|contador_instancias|Q [2]) # ((!\algo_2|contador_instancias|Q [0]) # (\algo_2|contador_instancias|Q [3])) ) ) # ( !\algo_2|contador_instancias|Q [1] & ( 
// (!\algo_2|contador_instancias|Q [2] & ((\algo_2|contador_instancias|Q [3]))) # (\algo_2|contador_instancias|Q [2] & ((!\algo_2|contador_instancias|Q [3]) # (\algo_2|contador_instancias|Q [0]))) ) )

	.dataa(!\algo_2|contador_instancias|Q [2]),
	.datab(gnd),
	.datac(!\algo_2|contador_instancias|Q [0]),
	.datad(!\algo_2|contador_instancias|Q [3]),
	.datae(gnd),
	.dataf(!\algo_2|contador_instancias|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instanciaFB|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instanciaFB|WideOr2~0 .extended_lut = "off";
defparam \instanciaFB|WideOr2~0 .lut_mask = 64'h55AF55AFFAFFFAFF;
defparam \instanciaFB|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N45
cyclonev_lcell_comb \instanciaFB|display[6] (
// Equation(s):
// \instanciaFB|display [6] = ( \instanciaFB|WideOr2~0_combout  & ( (!\instanciaFB|WideOr0~0_combout  & \instanciaFB|display [6]) ) ) # ( !\instanciaFB|WideOr2~0_combout  & ( (\instanciaFB|display [6]) # (\instanciaFB|WideOr0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instanciaFB|WideOr0~0_combout ),
	.datad(!\instanciaFB|display [6]),
	.datae(gnd),
	.dataf(!\instanciaFB|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instanciaFB|display [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instanciaFB|display[6] .extended_lut = "off";
defparam \instanciaFB|display[6] .lut_mask = 64'h0FFF0FFF00F000F0;
defparam \instanciaFB|display[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N51
cyclonev_lcell_comb \algo_1|contador_instancias|Q[0]~0 (
// Equation(s):
// \algo_1|contador_instancias|Q[0]~0_combout  = ( !\algo_1|contador_instancias|Q [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\algo_1|contador_instancias|Q [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_1|contador_instancias|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_1|contador_instancias|Q[0]~0 .extended_lut = "off";
defparam \algo_1|contador_instancias|Q[0]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \algo_1|contador_instancias|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N42
cyclonev_lcell_comb \algo_1|contador_patron|Q[0]~0 (
// Equation(s):
// \algo_1|contador_patron|Q[0]~0_combout  = !\algo_1|contador_patron|Q [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\algo_1|contador_patron|Q [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_1|contador_patron|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_1|contador_patron|Q[0]~0 .extended_lut = "off";
defparam \algo_1|contador_patron|Q[0]~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \algo_1|contador_patron|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N0
cyclonev_lcell_comb \algo_1|contador_patron|Add0~5 (
// Equation(s):
// \algo_1|contador_patron|Add0~5_sumout  = SUM(( \algo_1|contador_patron|Q [1] ) + ( \algo_1|contador_patron|Q [0] ) + ( !VCC ))
// \algo_1|contador_patron|Add0~6  = CARRY(( \algo_1|contador_patron|Q [1] ) + ( \algo_1|contador_patron|Q [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\algo_1|contador_patron|Q [0]),
	.datac(gnd),
	.datad(!\algo_1|contador_patron|Q [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_1|contador_patron|Add0~5_sumout ),
	.cout(\algo_1|contador_patron|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \algo_1|contador_patron|Add0~5 .extended_lut = "off";
defparam \algo_1|contador_patron|Add0~5 .lut_mask = 64'h0000CCCC000000FF;
defparam \algo_1|contador_patron|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N1
dffeas \algo_1|contador_patron|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\algo_1|contador_patron|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\algo_1|comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\algo_1|fsm|state.0100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|contador_patron|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|contador_patron|Q[1] .is_wysiwyg = "true";
defparam \algo_1|contador_patron|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N43
dffeas \algo_1|contador_patron|Q[0]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\algo_1|contador_patron|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\algo_1|comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\algo_1|fsm|state.0100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|contador_patron|Q[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|contador_patron|Q[0]~DUPLICATE .is_wysiwyg = "true";
defparam \algo_1|contador_patron|Q[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \algo_1|patron_mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({\algo_1|contador_patron|Q [2],\algo_1|contador_patron|Q [1],\algo_1|contador_patron|Q[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(3'b000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\algo_1|patron_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \algo_1|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \algo_1|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \algo_1|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "Patron.mif";
defparam \algo_1|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \algo_1|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "KMP:algo_1|rom:patron_mem|altsyncram:altsyncram_component|altsyncram_c2g1:auto_generated|ALTSYNCRAM";
defparam \algo_1|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \algo_1|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \algo_1|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \algo_1|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \algo_1|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \algo_1|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \algo_1|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \algo_1|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \algo_1|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \algo_1|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \algo_1|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 5;
defparam \algo_1|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \algo_1|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \algo_1|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \algo_1|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \algo_1|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \algo_1|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \algo_1|patron_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "0000000000000000006D00065000720006F0004C";
// synopsys translate_on

// Location: FF_X40_Y4_N49
dffeas \algo_1|exampleText|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\algo_1|contador_text|Q [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|exampleText|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|exampleText|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N53
dffeas \algo_1|exampleText|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\algo_1|exampleText|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|exampleText|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N0
cyclonev_lcell_comb \algo_1|contador_text|Add0~13 (
// Equation(s):
// \algo_1|contador_text|Add0~13_sumout  = SUM(( \algo_1|contador_text|Q [0] ) + ( ((\sw_bit_inicial[0]~input_o ) # (\algo_1|fsm|state.1001~q )) # (\algo_1|fsm|state.0100~q ) ) + ( !VCC ))
// \algo_1|contador_text|Add0~14  = CARRY(( \algo_1|contador_text|Q [0] ) + ( ((\sw_bit_inicial[0]~input_o ) # (\algo_1|fsm|state.1001~q )) # (\algo_1|fsm|state.0100~q ) ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\algo_1|fsm|state.0100~q ),
	.datac(!\algo_1|fsm|state.1001~q ),
	.datad(!\algo_1|contador_text|Q [0]),
	.datae(gnd),
	.dataf(!\sw_bit_inicial[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_1|contador_text|Add0~13_sumout ),
	.cout(\algo_1|contador_text|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \algo_1|contador_text|Add0~13 .extended_lut = "off";
defparam \algo_1|contador_text|Add0~13 .lut_mask = 64'h0000C000000000FF;
defparam \algo_1|contador_text|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N53
dffeas \algo_1|fsm|state.1010 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\algo_1|fsm|state.0000~q ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|fsm|state.1010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|fsm|state.1010 .is_wysiwyg = "true";
defparam \algo_1|fsm|state.1010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N54
cyclonev_lcell_comb \algo_1|fsm|WideOr0~0 (
// Equation(s):
// \algo_1|fsm|WideOr0~0_combout  = ( \algo_1|fsm|state.1010~q  ) # ( !\algo_1|fsm|state.1010~q  & ( (\algo_1|fsm|state.0100~q ) # (\algo_1|fsm|state.1001~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\algo_1|fsm|state.1001~q ),
	.datad(!\algo_1|fsm|state.0100~q ),
	.datae(gnd),
	.dataf(!\algo_1|fsm|state.1010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_1|fsm|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_1|fsm|WideOr0~0 .extended_lut = "off";
defparam \algo_1|fsm|WideOr0~0 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \algo_1|fsm|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N2
dffeas \algo_1|contador_text|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\algo_1|contador_text|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\algo_1|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\algo_1|fsm|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|contador_text|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|contador_text|Q[0] .is_wysiwyg = "true";
defparam \algo_1|contador_text|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N3
cyclonev_lcell_comb \algo_1|contador_text|Add0~9 (
// Equation(s):
// \algo_1|contador_text|Add0~9_sumout  = SUM(( \algo_1|contador_text|Q [1] ) + ( (!\algo_1|fsm|state.0100~q  & (!\algo_1|fsm|state.1001~q  & \sw_bit_inicial[1]~input_o )) ) + ( \algo_1|contador_text|Add0~14  ))
// \algo_1|contador_text|Add0~10  = CARRY(( \algo_1|contador_text|Q [1] ) + ( (!\algo_1|fsm|state.0100~q  & (!\algo_1|fsm|state.1001~q  & \sw_bit_inicial[1]~input_o )) ) + ( \algo_1|contador_text|Add0~14  ))

	.dataa(!\algo_1|contador_text|Q [1]),
	.datab(!\algo_1|fsm|state.0100~q ),
	.datac(!\algo_1|fsm|state.1001~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sw_bit_inicial[1]~input_o ),
	.datag(gnd),
	.cin(\algo_1|contador_text|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_1|contador_text|Add0~9_sumout ),
	.cout(\algo_1|contador_text|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \algo_1|contador_text|Add0~9 .extended_lut = "off";
defparam \algo_1|contador_text|Add0~9 .lut_mask = 64'h0000FF3F00005555;
defparam \algo_1|contador_text|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N5
dffeas \algo_1|contador_text|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\algo_1|contador_text|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\algo_1|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\algo_1|fsm|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|contador_text|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|contador_text|Q[1] .is_wysiwyg = "true";
defparam \algo_1|contador_text|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N6
cyclonev_lcell_comb \algo_1|contador_text|Add0~5 (
// Equation(s):
// \algo_1|contador_text|Add0~5_sumout  = SUM(( (!\algo_1|fsm|state.0100~q  & (!\algo_1|fsm|state.1001~q  & \sw_bit_inicial[2]~input_o )) ) + ( \algo_1|contador_text|Q [2] ) + ( \algo_1|contador_text|Add0~10  ))
// \algo_1|contador_text|Add0~6  = CARRY(( (!\algo_1|fsm|state.0100~q  & (!\algo_1|fsm|state.1001~q  & \sw_bit_inicial[2]~input_o )) ) + ( \algo_1|contador_text|Q [2] ) + ( \algo_1|contador_text|Add0~10  ))

	.dataa(gnd),
	.datab(!\algo_1|fsm|state.0100~q ),
	.datac(!\algo_1|fsm|state.1001~q ),
	.datad(!\sw_bit_inicial[2]~input_o ),
	.datae(gnd),
	.dataf(!\algo_1|contador_text|Q [2]),
	.datag(gnd),
	.cin(\algo_1|contador_text|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_1|contador_text|Add0~5_sumout ),
	.cout(\algo_1|contador_text|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \algo_1|contador_text|Add0~5 .extended_lut = "off";
defparam \algo_1|contador_text|Add0~5 .lut_mask = 64'h0000FF00000000C0;
defparam \algo_1|contador_text|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N8
dffeas \algo_1|contador_text|Q[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\algo_1|contador_text|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\algo_1|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\algo_1|fsm|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|contador_text|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|contador_text|Q[2] .is_wysiwyg = "true";
defparam \algo_1|contador_text|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N9
cyclonev_lcell_comb \algo_1|contador_text|Add0~1 (
// Equation(s):
// \algo_1|contador_text|Add0~1_sumout  = SUM(( (!\algo_1|fsm|state.1001~q  & (!\algo_1|fsm|state.0100~q  & \sw_bit_inicial[3]~input_o )) ) + ( \algo_1|contador_text|Q [3] ) + ( \algo_1|contador_text|Add0~6  ))
// \algo_1|contador_text|Add0~2  = CARRY(( (!\algo_1|fsm|state.1001~q  & (!\algo_1|fsm|state.0100~q  & \sw_bit_inicial[3]~input_o )) ) + ( \algo_1|contador_text|Q [3] ) + ( \algo_1|contador_text|Add0~6  ))

	.dataa(!\algo_1|fsm|state.1001~q ),
	.datab(!\algo_1|fsm|state.0100~q ),
	.datac(!\algo_1|contador_text|Q [3]),
	.datad(!\sw_bit_inicial[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\algo_1|contador_text|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_1|contador_text|Add0~1_sumout ),
	.cout(\algo_1|contador_text|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \algo_1|contador_text|Add0~1 .extended_lut = "off";
defparam \algo_1|contador_text|Add0~1 .lut_mask = 64'h0000F0F000000088;
defparam \algo_1|contador_text|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N11
dffeas \algo_1|contador_text|Q[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\algo_1|contador_text|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\algo_1|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\algo_1|fsm|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|contador_text|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|contador_text|Q[3] .is_wysiwyg = "true";
defparam \algo_1|contador_text|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N12
cyclonev_lcell_comb \algo_1|contador_text|Add0~53 (
// Equation(s):
// \algo_1|contador_text|Add0~53_sumout  = SUM(( (!\algo_1|fsm|state.0100~q  & (!\algo_1|fsm|state.1001~q  & \sw_bit_inicial[4]~input_o )) ) + ( \algo_1|contador_text|Q [4] ) + ( \algo_1|contador_text|Add0~2  ))
// \algo_1|contador_text|Add0~54  = CARRY(( (!\algo_1|fsm|state.0100~q  & (!\algo_1|fsm|state.1001~q  & \sw_bit_inicial[4]~input_o )) ) + ( \algo_1|contador_text|Q [4] ) + ( \algo_1|contador_text|Add0~2  ))

	.dataa(gnd),
	.datab(!\algo_1|fsm|state.0100~q ),
	.datac(!\algo_1|fsm|state.1001~q ),
	.datad(!\sw_bit_inicial[4]~input_o ),
	.datae(gnd),
	.dataf(!\algo_1|contador_text|Q [4]),
	.datag(gnd),
	.cin(\algo_1|contador_text|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_1|contador_text|Add0~53_sumout ),
	.cout(\algo_1|contador_text|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \algo_1|contador_text|Add0~53 .extended_lut = "off";
defparam \algo_1|contador_text|Add0~53 .lut_mask = 64'h0000FF00000000C0;
defparam \algo_1|contador_text|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N14
dffeas \algo_1|contador_text|Q[4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\algo_1|contador_text|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\algo_1|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\algo_1|fsm|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|contador_text|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|contador_text|Q[4] .is_wysiwyg = "true";
defparam \algo_1|contador_text|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N15
cyclonev_lcell_comb \algo_1|contador_text|Add0~49 (
// Equation(s):
// \algo_1|contador_text|Add0~49_sumout  = SUM(( \algo_1|contador_text|Q [5] ) + ( (!\algo_1|fsm|state.1001~q  & (!\algo_1|fsm|state.0100~q  & \sw_bit_inicial[5]~input_o )) ) + ( \algo_1|contador_text|Add0~54  ))
// \algo_1|contador_text|Add0~50  = CARRY(( \algo_1|contador_text|Q [5] ) + ( (!\algo_1|fsm|state.1001~q  & (!\algo_1|fsm|state.0100~q  & \sw_bit_inicial[5]~input_o )) ) + ( \algo_1|contador_text|Add0~54  ))

	.dataa(!\algo_1|fsm|state.1001~q ),
	.datab(!\algo_1|fsm|state.0100~q ),
	.datac(!\algo_1|contador_text|Q [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sw_bit_inicial[5]~input_o ),
	.datag(gnd),
	.cin(\algo_1|contador_text|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_1|contador_text|Add0~49_sumout ),
	.cout(\algo_1|contador_text|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \algo_1|contador_text|Add0~49 .extended_lut = "off";
defparam \algo_1|contador_text|Add0~49 .lut_mask = 64'h0000FF7700000F0F;
defparam \algo_1|contador_text|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N17
dffeas \algo_1|contador_text|Q[5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\algo_1|contador_text|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\algo_1|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\algo_1|fsm|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|contador_text|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|contador_text|Q[5] .is_wysiwyg = "true";
defparam \algo_1|contador_text|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N18
cyclonev_lcell_comb \algo_1|contador_text|Add0~45 (
// Equation(s):
// \algo_1|contador_text|Add0~45_sumout  = SUM(( \algo_1|contador_text|Q [6] ) + ( (!\algo_1|fsm|state.0100~q  & (!\algo_1|fsm|state.1001~q  & \sw_bit_inicial[6]~input_o )) ) + ( \algo_1|contador_text|Add0~50  ))
// \algo_1|contador_text|Add0~46  = CARRY(( \algo_1|contador_text|Q [6] ) + ( (!\algo_1|fsm|state.0100~q  & (!\algo_1|fsm|state.1001~q  & \sw_bit_inicial[6]~input_o )) ) + ( \algo_1|contador_text|Add0~50  ))

	.dataa(gnd),
	.datab(!\algo_1|fsm|state.0100~q ),
	.datac(!\algo_1|fsm|state.1001~q ),
	.datad(!\algo_1|contador_text|Q [6]),
	.datae(gnd),
	.dataf(!\sw_bit_inicial[6]~input_o ),
	.datag(gnd),
	.cin(\algo_1|contador_text|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_1|contador_text|Add0~45_sumout ),
	.cout(\algo_1|contador_text|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \algo_1|contador_text|Add0~45 .extended_lut = "off";
defparam \algo_1|contador_text|Add0~45 .lut_mask = 64'h0000FF3F000000FF;
defparam \algo_1|contador_text|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N20
dffeas \algo_1|contador_text|Q[6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\algo_1|contador_text|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\algo_1|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\algo_1|fsm|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|contador_text|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|contador_text|Q[6] .is_wysiwyg = "true";
defparam \algo_1|contador_text|Q[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\algo_1|contador_text|Q [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\algo_1|contador_text|Q [12],\algo_1|contador_text|Q [11],\algo_1|contador_text|Q [10],\algo_1|contador_text|Q [9],\algo_1|contador_text|Q [8],\algo_1|contador_text|Q [7],\algo_1|contador_text|Q [6],\algo_1|contador_text|Q [5],\algo_1|contador_text|Q [4],\algo_1|contador_text|Q [3],
\algo_1|contador_text|Q [2],\algo_1|contador_text|Q [1],\algo_1|contador_text|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a6 .init_file = "example.mif";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "KMP:algo_1|example:exampleText|altsyncram:altsyncram_component|altsyncram_9mf1:auto_generated|ALTSYNCRAM";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 11065;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "FDFF77DFBECFFBFBEF7FDFBDDFBFCFFEF77DF7DDEF9FF7DDEFBFEFFBEF7F9FFEF7FEFFEF77DF7CF7F7F76F77FBCFBFBEFBBDFD9FFEDFDF7FBEFFBEDFF3BFDFF77DFEFF7F7F3EDFBEFF6FFEF37DEF77CFBFDF7BFFBBFEEEFF9FB7FBDFB7D9FDEDEFFBBEF1FF6F7FB7DFBDF9FBBFDDF7F7DE7DFDFF7FBFDFCFDFDDEFDFE7DFF6FB7FBFEFBFCFDFFBF77F3FEFBFDFFEFCFF77EFFBFBEFF7FF3FDFBDFF7FB3EFFBEFFEDFF7DBF7FCFEFBFDF6F7B6FCFEFBBDFF3FFBBFEEEFFBFEFF3FEF7BFF7FF7BBEF9F7FBEF77FB9FFDFF7FDEFEFBB9F7DEF7EEFF77E7BEFDFFDFDFDFB3FDFEDF7FF6FF7F7DE7DFEFFEFF7FDFF7F1FEF7EDF6FDF7F9DEFDEE7BDF7EFEDFBDBFFCF";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "EFBBFDFF77DFEFF3F7F7FF7F7F7ECF7EFBEFDFBD7FDF3F7BBDFDFDDBCFFDFFEF6FE7DFFDBDFBF7BDF67EF7F7FDDFE7FEFAFFEFEFCFFBBBFEFFBFCFFB7FBEF7F7FDFEFF66FF7BBEFEFFBFDFEFE6F7EEFF77DFDF78FDBEFFB7DBFDFF7CFDEDEFEFEFDFDF3BFDFBFBBDFBFDEF3FBFEFBBDF7FDFF7DE7DEEFDE7FBFBEFEF7DFBFE7EFEF7FBEF9F7EF7EF9BFDFF7DFE7BBDFDFFDFBE7EFB76F7EFEEF3EF7DF7F76DFDFF3BDDFBDFF3BFBEFF6F7F7EFBFCFBEFBFBFDFE7FFBDFBEFBF3FFBDBF6F7BF1FF7DFEFFF7BFF7FF7BBE7FBEFEF73FFBFBF6FDF3FDFBFEEDFBFBBEF3DF7BBEFBDFF7B9FDF7FBEFFBEDFF77F3EFBDEFDDFE777BBF79F7BBF79FF6FF7DEFEEF7EF1";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "DF7EFB76F7E7F7BF6FF77FDFFDFE7EEFEFDFDFF6FBF3DFFBBF79FB7BF7B9FF7FDFEF77DF7F3F7DF7EFDE7EFBFBEF9F7F77DF37FDEF7DF3FEF7FBEFFF3F7B7FFBF7FF7B3FDFDF7EDEF7E7FDF7FBFFDFEFFF7EFFEF717FDBFFBDEFBF7F3F7B7BF9EEF7FFBFE7FDEFB7FDF9FEFDFDDEFDFEF3FEFF7BBE77DBFBEFEEF7FCDEFDFDDEFF9FBFEEDFBF7F79FDEFBFBBEFBCFDFDBF7B7FFBF7FF3FEFEEFFBEFDDFF3DFFBDFBDDEFE77BFDFBDFF7FB79EEFEFBF77F7EFFB3FFAF7FBFDFCFBFDFEDEFC7DFFDBFDFDF7BEEF3EFBFEF6FF9EFDFF7FBDDF7F9EFFDFFDEEF9FBF7BDF6FEFEFF3DDFFBEBFFBF9BFEEF7EF7F3EFBDFDDFF7BFB7F9BDEDBF7FFBCFBF6EF3FBDF7BBF";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "ECFDFEF7BFBDFDFBCFDBDFBBFBF7F7FD9EFF7EF7FDFEDE37FBFEFBFCFFDFFDEEFBEFBBCF7F7F7EFEF9FDDFBECEF7DFDDEFF7EF3EDDBDFBFBBCEFDBFDEFDBE7BFBBF7D9BF7F7FF7BDFBCF77BFFDFF7BDFFBFF9FDF7F6FF9EFDF7FDBFDF7BF9FFDFEFFEFEFBFDDF7B9F7FF5EFF7FBFBFFDFCFDFDFBF7DFBD7CFEFFBBFDFFBFDE7FB7FBDFDE7DFEEFBDCFBFFB7FBF8F5DFF6FEFDF7CFFBFFBDFFEEFEFFCFEFBBDFF7F77FCF7BBDFE7BF7BBDFCFBF7F6FDEDFFEFCF7FB7FBDFDEFDBFCEFEFBBFDFF77DFEFF3BF7BFBDF7B9FEEFFBFFBFDEF79F7FBEDE7F7EDFBEF67F7BFBEF77DFF7F9BFEDFEF77CFDBDEFDF3FBFEEFF7FEFF3F7DFB7EDFFBF7F6E7BFF7FF3DDF7DF";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\algo_1|contador_text|Q [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\algo_1|contador_text|Q [11],\algo_1|contador_text|Q [10],\algo_1|contador_text|Q [9],\algo_1|contador_text|Q [8],\algo_1|contador_text|Q [7],\algo_1|contador_text|Q [6],\algo_1|contador_text|Q [5],\algo_1|contador_text|Q [4],\algo_1|contador_text|Q [3],\algo_1|contador_text|Q [2],
\algo_1|contador_text|Q [1],\algo_1|contador_text|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a13 .init_file = "example.mif";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "KMP:algo_1|example:exampleText|altsyncram:altsyncram_component|altsyncram_9mf1:auto_generated|ALTSYNCRAM";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 2;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 11065;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 2;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFDF7FFFF7FFDF7F7FFF7F7F7FFFFF97FFFDF7FFFFF7FDFF7DFFFE5FFFF7FF7FDFFFDFFFFDFFFF7FFFDF7FE5FFF7F7FF7FFFF7FDFFFF7FF7FFFFFDF7FFE5FFFFDF7FF7DFFFF7FFFF7FE5FF7FFFDFFDFFFFFF7DFFF97FDFFF7F7FFF7FFDFFF97FDFFF7DFFFF7F7FFFF7FFFFE5FFDFFFF7FFFF7FDF977FFFFF7F7FFDE5F7FFFFFDFFF7FFFFF7FDE5FFF7FFDFF77FFFE5FFFFDFDF7FFDFFFDFDFFDFE5F7FF7DFFFF7FFFF7FF7FFFDFFFFFF7FFFDFFFFFE5FFF7FF7FFFF7DFFFF7FF7F81F7FFFDFFFDFFDFFFDFF7FF7FFDFFFFDFF97FF";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "FDFFDF7FFF7FF7FFFDF7FFDFFFFDFFFF97F7FDFFF7F7FF7DFF7FF97F7FF7FE7FDFF7FFDF97FDFF7FFFFFDFFFFDFFDFFFFDFFF7DFFFF797FFFDFFFDFFDFF7FF7F7F97FDFFFDFFFDFDF7FDFDFFFF7FD97F7DFFDFFFF7FFFF7FFDF7F97FDFFF7F7FFF7FFDFFFDFFFFDF7FE5FFDFFFFDFF7FFFDFFDFFFFFF7DFFFDFF97F7FFFF7FFFF7FFFDFF7F7FE5FFFF7FFFDFFFF7FFF7FDE5FFDFFF7FFF7DFFF7F81FF7FFDFDFFFF7F7FFDF7FFFDFF7FF97F7FDDFFFFFDFDFFF7DFFFFF97F7FFF7FFFFDFFFF7FF977FFDFFF7FFFDFF97F7FDFFFFFF7FFFF7F97F7FFFDFDFFDFFF97DFFFFFDFFFFDFFFFDFE5FFFF7FFFF7F7FDFFF97FFFDFFFDFF7FFDFF7DFFDFE5F7FFFDFFFFD";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFDFFFF7FFFFFDFFF7FF7FFFFF65FFFFFDFFFF7FFFFF7FFF7FF7FFF97F7FFFF7DFFFDFFF7FE7FF7F97FDFDFFDFFDFFDFFFDFFFF7FFF81FFF7DFFDF7FFDFFDFFFF797DFFFFDF7FFF7FF7FF7FFDFF97FFFFF77FFFF7DFFFFF97FF7FFFFF7FFDFFFFF7FFDFDFFFDE5FFDFFFDF7FFFF7FF97FF7FFF7FFFDFFFF7FFFFF7FF7FDFDFFDFFFE5FFF7FFFDFF7FDFF97FFFDFFFFDFDFFDFFFF7FFFDFFFDFFFDFFDF97FDFFFDFF7FF7FDFDFFFF97F7FFFDFFFFDFDFFDFFFF7FFFDFFF97FDF7FFF7FDFFF7FDFF97FFFF7FF7DFFFFDFDFFFDF7FFDFFF97FFF7FFF7FDFDFF7F7FFFF97F7FFF7FF7FFFDFF97FFF7DFFFF7FFF7FDFFE5F7FF7DFFF7FF7FFF81FFDFFDFFDFDFF7FE5";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N45
cyclonev_lcell_comb \algo_1|letraIgual|Equal0~1 (
// Equation(s):
// \algo_1|letraIgual|Equal0~1_combout  = ( \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a14  & ( !\algo_1|patron_mem|altsyncram_component|auto_generated|q_a [6] $ 
// (((!\algo_1|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0] & !\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) ) ) # ( !\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a14  & ( 
// !\algo_1|patron_mem|altsyncram_component|auto_generated|q_a [6] $ (((!\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a6~portadataout ) # (\algo_1|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) )

	.dataa(gnd),
	.datab(!\algo_1|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(!\algo_1|patron_mem|altsyncram_component|auto_generated|q_a [6]),
	.datae(gnd),
	.dataf(!\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_1|letraIgual|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_1|letraIgual|Equal0~1 .extended_lut = "off";
defparam \algo_1|letraIgual|Equal0~1 .lut_mask = 64'h0CF30CF33FC03FC0;
defparam \algo_1|letraIgual|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\algo_1|contador_text|Q [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\algo_1|contador_text|Q [12],\algo_1|contador_text|Q [11],\algo_1|contador_text|Q [10],\algo_1|contador_text|Q [9],\algo_1|contador_text|Q [8],\algo_1|contador_text|Q [7],\algo_1|contador_text|Q [6],\algo_1|contador_text|Q [5],\algo_1|contador_text|Q [4],\algo_1|contador_text|Q [3],
\algo_1|contador_text|Q [2],\algo_1|contador_text|Q [1],\algo_1|contador_text|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a7 .init_file = "example.mif";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "KMP:algo_1|example:exampleText|altsyncram:altsyncram_component|altsyncram_9mf1:auto_generated|ALTSYNCRAM";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 11065;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\algo_1|contador_text|Q [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\algo_1|contador_text|Q [11],\algo_1|contador_text|Q [10],\algo_1|contador_text|Q [9],\algo_1|contador_text|Q [8],\algo_1|contador_text|Q [7],\algo_1|contador_text|Q [6],\algo_1|contador_text|Q [5],\algo_1|contador_text|Q [4],\algo_1|contador_text|Q [3],\algo_1|contador_text|Q [2],
\algo_1|contador_text|Q [1],\algo_1|contador_text|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a8 .init_file = "example.mif";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "KMP:algo_1|example:exampleText|altsyncram:altsyncram_component|altsyncram_9mf1:auto_generated|ALTSYNCRAM";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 11065;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004101055450410115155114141550410154045155115150140415550104415414415045054411041455011440504051541550115011501551550410105550455141144045145154501050540454055455410404155414450404155514104444154441045154141414415511505441104141511541010445450414501011550410505141505104101150454511141050551105011410411014550540114404514515450105011105541040441055410401151440114414104415414401055544110510515415155110404510414154";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "04510105140441410411410504145041405144444050501415051405044144054441410100541115504104551441014114514145501041415415441101514405144054154441105411441451551504140451050551415114101144144504041555141044441101011540550554045404540554554104041554110141545414151015405104144010441455410440410144101405140551041040100441410104110041510114110511450140444111514105140455445405151014445015141440114545040455451005010111505154501501415404504504110045504545545044410550055001144141044550154045110510450511451051011451455140";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "41404441550410145144141505101115145041154115051415404410140440404554450514410415005414110544510455050411455005140455450454510550114045051011111154155145455414150511444404505414044041541141451114145014155050550154410114414101441154141045154154115154154105441104050514110440545100411055150105501555145544110455455010144455455105144145515005041105515010550155514554411015011555154544154550011441050441440545544114544110145405551441051051444501405511441455054414550455011444144114011551411514415404011054451014151150";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N42
cyclonev_lcell_comb \algo_1|letraIgual|Equal0~2 (
// Equation(s):
// \algo_1|letraIgual|Equal0~2_combout  = ( \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a15  & ( !\algo_1|patron_mem|altsyncram_component|auto_generated|q_a [7] $ 
// (((!\algo_1|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0] & !\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) ) ) # ( !\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a15  & ( 
// !\algo_1|patron_mem|altsyncram_component|auto_generated|q_a [7] $ (((!\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a7~portadataout ) # (\algo_1|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) )

	.dataa(!\algo_1|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(!\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(!\algo_1|patron_mem|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_1|letraIgual|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_1|letraIgual|Equal0~2 .extended_lut = "off";
defparam \algo_1|letraIgual|Equal0~2 .lut_mask = 64'h0AF50AF55FA05FA0;
defparam \algo_1|letraIgual|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\algo_1|contador_text|Q [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\algo_1|contador_text|Q [11],\algo_1|contador_text|Q [10],\algo_1|contador_text|Q [9],\algo_1|contador_text|Q [8],\algo_1|contador_text|Q [7],\algo_1|contador_text|Q [6],\algo_1|contador_text|Q [5],\algo_1|contador_text|Q [4],\algo_1|contador_text|Q [3],\algo_1|contador_text|Q [2],
\algo_1|contador_text|Q [1],\algo_1|contador_text|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9 .init_file = "example.mif";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "KMP:algo_1|example:exampleText|altsyncram:altsyncram_component|altsyncram_9mf1:auto_generated|ALTSYNCRAM";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 2;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 11065;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 2;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000327082227D1E78A292208231B286BAA0D91A8A2846A504C9330C694382AF28B2386EB0ABAA84CE81918CA198341A291921846A1288648052286BAA0C2E4A322688A1AB2869B92824605E34A21920148A1AEA830B928C5C6AA3F284829A4231CE209373064630A2AE9B2846A538284CE82AEAA220ACC1AA67D3F2A48C38286BAA04A22AE8BD0D88379818A4450128FD39484040C1AA816CCA4648133A1AB2869B92824605E2C840A1AEA8133A0A1AEA836292232E8721082AF28B2397C31A5016CC66049B8AE05224DCBA1C8178D91";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "A86F882A7222B2A6B081AA84A3F44A3F4E9238D922933408AE3804E91EE29E2B87B1068ACEB88A286BAA0226882ACA262062A08646A20D28C4A8208ACAE12B29114EB8A82016CCA4A238A44E622080FA2888C4A312AEAA1AA8A238C5C6AA3F284829A4231C866E0C1913648611A84A21920148A1AEA830B9288ACFA112132AEAA2E6108E3F198382AF1398882AF22C9238A3CD069A2A082079E04D77B1068AC1A402B184C82AE44941A68E321806A99F4FCA9230A11A94E619F12A926C9A920A20C11886AA2016488CE104CCA84AD28246128CA191A86CE6416CCF094B864853C8A28AC883B9842E8721B0D89A70D91A86408171CA8CB106F8763A1A6E4A0918";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "178B210286BAA0E012232AE8BD036A99F4A9AC252E192A7228B133A0FA1E29C2888204AE29E09C04CEA0847B8A40A789A70A9AC1918D769A28AE0A1E6088C646A28E8ABA6CC08C728B2B81188AE0EAE8BD0123BB20ABA2F4E2B18762A1288AA49B1A68A483AC43644A82082E8721068E9E269C2A6B06463252E19192220FC8284CE834A2127787B2B84ACE0ABC4484CAC648C6941398816CCEEB4644ACF2CEEB44805E32CA44484CE620ABC4484CAC648C6941398816CCE0882848220613120644EE87205E2828F1CA48820C118816CCC3122E4A32CFC94292A926CDB2A082231918CA40D29030646A190205C72A3A2B828798223191A977B8A40A7898AE0F23";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\algo_1|contador_text|Q [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\algo_1|contador_text|Q [12],\algo_1|contador_text|Q [11],\algo_1|contador_text|Q [10],\algo_1|contador_text|Q [9],\algo_1|contador_text|Q [8],\algo_1|contador_text|Q [7],\algo_1|contador_text|Q [6],\algo_1|contador_text|Q [5],\algo_1|contador_text|Q [4],\algo_1|contador_text|Q [3],
\algo_1|contador_text|Q [2],\algo_1|contador_text|Q [1],\algo_1|contador_text|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a1 .init_file = "example.mif";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "KMP:algo_1|example:exampleText|altsyncram:altsyncram_component|altsyncram_9mf1:auto_generated|ALTSYNCRAM";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 11065;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "80201312029C3000220050005284985E016841884626C045A0A2A100260AA24006C085E0168419200351021540109AA820B51122408A010908461C01B500D451514CA83553481A02A801465650A0101011411270103628A2B280A992010224412008AA8F1500018052210B082A1553504CB8990F242A129D0245A8150C4100884A81471118012A41094147110240858554200812C500A3449014204F06C08221460014120455000AA440D280C1A6A8B410670103628A2840524148036042F00B422E2282015302C946C004004A88BA184D4824814A91C9428C2549026A1521442F08500044D8A0146A94201B4AE2A648040D015420C5D62A95648001B1404819";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "40900D451514CA8411232535026C1040082D10AC43C160008800D4409D802402088990BC2128430840E88524A082A84AA09C0A6C10D8A28A10149462018225208150A90812321C4C87921509482420A8554D41379122080442540A39B4C8094103D281480DA048B502A165618D808B414542004CD402100D31AA894230B918C0BA542AC0A1488420A2540A3888F0A05021DB02C80A400480425582541521010C6C515C0888C78628030644407115D0831304952890010020B4443982008121E0A3888120036042F00B4A282A60167029B0011051001888901A8A85615339CD098600AA010908461C01B10074309A90490922B811350084020A01544C8A062EBE";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "4C480A40048B50174A9009428D3CC0E10242C544AA141B00A44B0012068345080A42751A5D60041688569E09AA822435168640040259565081418120762809020087305400105A1A668828E220481501205014601E45404394AB24006D320252025411814C54A3003DB206D0245A8150B4405213A8900218286E62310090084A07A0188896A4094201A21A8B43099000362809020087420A489402A111149B02D0004400F6849014204F03A0218AB4135420784518742AA0016120900C83D10BC2140011222B58D0A880943AA00F01805442A0D810BC02D3284308408A129E58412A827029A00220688524C314A0410125214234A03041181AA102D69A0E48A8";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "A18150B29AA0A1699D11D0384090B1513A124050813C0FC4A8147111D810BC02D08310904A081E940A2558189A23025DA12405429001201095294054C9008A84AB031328350A3689699012A08C0A401B0217A255000463084123100C112930BC2464A180AA1C638B40A30E855400208C99917540F0569811A4941055B0034A818429CD408550E31C5A217842807011860008861936270002404BA095A6A8B4105244A15008090DA0008801B24000D8A0240819018429CD405D2A50940900D451514CA84A44A9A0E48B52012851A784802154881AD36002202489405A801300A292040024643980204854692504156C00D4030D038083302842036042F005A106";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N39
cyclonev_lcell_comb \algo_1|letraIgual|Equal0~4 (
// Equation(s):
// \algo_1|letraIgual|Equal0~4_combout  = ( \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( \algo_1|patron_mem|altsyncram_component|auto_generated|q_a [1] & ( 
// (!\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9~portadataout  & \algo_1|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( 
// !\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( \algo_1|patron_mem|altsyncram_component|auto_generated|q_a [1] & ( (!\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9~portadataout ) # 
// (!\algo_1|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( !\algo_1|patron_mem|altsyncram_component|auto_generated|q_a [1] & ( 
// (!\algo_1|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9~portadataout ) ) ) ) # ( 
// !\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( !\algo_1|patron_mem|altsyncram_component|auto_generated|q_a [1] & ( (\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9~portadataout  & 
// \algo_1|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) )

	.dataa(!\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\algo_1|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.dataf(!\algo_1|patron_mem|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_1|letraIgual|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_1|letraIgual|Equal0~4 .extended_lut = "off";
defparam \algo_1|letraIgual|Equal0~4 .lut_mask = 64'h0055FF55FFAA00AA;
defparam \algo_1|letraIgual|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\algo_1|contador_text|Q [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\algo_1|contador_text|Q [12],\algo_1|contador_text|Q [11],\algo_1|contador_text|Q [10],\algo_1|contador_text|Q [9],\algo_1|contador_text|Q [8],\algo_1|contador_text|Q [7],\algo_1|contador_text|Q [6],\algo_1|contador_text|Q [5],\algo_1|contador_text|Q [4],\algo_1|contador_text|Q [3],
\algo_1|contador_text|Q [2],\algo_1|contador_text|Q [1],\algo_1|contador_text|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a2 .init_file = "example.mif";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "KMP:algo_1|example:exampleText|altsyncram:altsyncram_component|altsyncram_9mf1:auto_generated|ALTSYNCRAM";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 11065;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "5DFF6041AA96D391EB6DC6B908BB97ACE43D86D5E6B0D5D8EA984FFAA87C39FCB6047ACE43D86DF720D66B61AA5A8692F31C6139FC9CD7773CF286CD96A7C1172530350D7E7CCD2A476C3816292E44D9844F792BA9B2EE08A8A7C20DB79B696D6DBB10225F694FA3CD88B38191CDA0D6CA8D686E180D45DA5698E345CB4AD67B373221B4135E59B64F7221B419FCC134360DBB61EF761C6BCF85FF15B68D50EC38DB73D1F17DE4A9158274B45DFC439CAD52BA9B2EE08BFEE872235B023D6721EC23089EE44C1B1C90D6DD4D84332F6DE706E30722D86458713CF8FA4B88ACA3D6434725DEBDEEC38453C0D9173F0836DE669523AD0940CC85436E48D8533F92";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "EBAA7C1172530356F3E4720D6C36DA2EAB668B001B9B5F723DC8359ADC099FC9430ECF590C8B943DE4B423E21D5F0F96484AEFC5D6CBB822FFBA1F284FB6B3E7FC5C456CAF2B86B4370C06A2EAF6064736835B290C1A56B3D9B9910D490922EC4F85DB727D4AD31C68B8015B21ABB1D5309FF550E9C8E5CCC06942EF052BCA9A5891A28AAF3622CAB9B9910DA0AB8845FB8DAA86AA74A36D8E95AF6953E66CD90D685D7BDE57BA929F45182E18457B0DAD3B88AE7F28BAAD9A7F7151F437963910DA0CFE5B023D6721E889EFCE452BBF174E4F6E4D22008F86B12148843867BCDA723CD7773CF286CD96525EDBCE0DC60C50BAF7BA723973916F81D06A684A03";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "8106AA74A368D52544537ED87056BEEC4D8A52E4416658132E5AFB58D39A117FDD0B728F2C5755B34580FCA8692F380D63DB76DD2B3DA50E34902CFE5B0A67F0D7EE2A7DD48F248E534E4436833F85CCFE0AC38B7217D3F7242A1B72524248BBC815C732297C252558DB3EA5698E345C07FEE85B94C4D9B366CE8795946DB1D2AB2D220089035A13C8EC06B1EDBD6DC91B0A67F0D7EE55A7CE43AA14CE46D8100FB91EE4F3ABCF85FF15B0BC8EAD2950D2CAB370E011A11D4908C060CA5CA8F590D1C9778EC05A7A5C2243AE15564FB90A1A36C08F59C87A8B943DE46A9E2B619E59212BBF2B6ECB3423E76505CD9AA48BA4929D2D175C7254164C77F0835B02";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "2D345C008689CC9216804FBB136294B92EAF3E17FC56C27373221B41C08F59C87B0DABD917627C2EDB3CCB8296B0569CEAF3E16A9D28DB63A5E453E106DBCCA7997053050D61C3BC915E40AE39911AD811EB33C8724F2A459579427DB59F2F59DC8E4EAD8B9CA0BAA61C023423A92E3969B8B02BE54920617C43ABE1812092CFB1A04354EC5CE505D51EB21A39191CDA6A43DB298692BAD9FCA58F2DFC439CAD3E721D972246081F723DC9A1B7246C299FC35B4FB1A043549511562EBAA7C11725303572E5BF0835B28A6FDB0E0AD624B522B04EFE2E9C9EE4DA11494E43591743BFE95E570D7D0DE58A5F10EAF86048252357B52DE917756CDB023D6790F61B";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N54
cyclonev_lcell_comb \algo_1|letraIgual|Equal0~5 (
// Equation(s):
// \algo_1|letraIgual|Equal0~5_combout  = ( \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( !\algo_1|patron_mem|altsyncram_component|auto_generated|q_a [2] $ 
// (((\algo_1|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0] & !\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a10 ))) ) ) # ( !\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// !\algo_1|patron_mem|altsyncram_component|auto_generated|q_a [2] $ (((!\algo_1|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0]) # (!\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a10 ))) ) )

	.dataa(!\algo_1|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(!\algo_1|patron_mem|altsyncram_component|auto_generated|q_a [2]),
	.datad(!\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a10 ),
	.datae(gnd),
	.dataf(!\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_1|letraIgual|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_1|letraIgual|Equal0~5 .extended_lut = "off";
defparam \algo_1|letraIgual|Equal0~5 .lut_mask = 64'h0F5A0F5AA5F0A5F0;
defparam \algo_1|letraIgual|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\algo_1|contador_text|Q [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\algo_1|contador_text|Q [11],\algo_1|contador_text|Q [10],\algo_1|contador_text|Q [9],\algo_1|contador_text|Q [8],\algo_1|contador_text|Q [7],\algo_1|contador_text|Q [6],\algo_1|contador_text|Q [5],\algo_1|contador_text|Q [4],\algo_1|contador_text|Q [3],\algo_1|contador_text|Q [2],
\algo_1|contador_text|Q [1],\algo_1|contador_text|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11 .init_file = "example.mif";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "KMP:algo_1|example:exampleText|altsyncram:altsyncram_component|altsyncram_9mf1:auto_generated|ALTSYNCRAM";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 2;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 11065;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 2;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012981228942698812129411010A891486069880A98421946514498018A960A1150809469110859A28480A2AA19AA02281211A626088060A10A891485059810284482A120A8120A69A125198220182842A2452141660524A52150A9A1AA8062052821914A120181A4600A98421460859A1A4441284842A2094151A105110A891489A11A4514068819882248880254941289040452948289808A0465182A120A8120A69A125249042A2452216682A2452189202626116008A960A115155126002898AA88A00800A1086498458494606";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "980501209125218894129489525095250421506050215A14801188422541252001926A848600940A891480284416484894A921481A620669088A5094880250022206008A50289848A150088401110051200989A421A4442948A150524A52150A9A1AA806209884452A61A048469898220182842A245214166094851265401A4442482854152AA18A96210048A962444150A1568A812294049A611551926A8482886122988818410882A04512200A8825054684142A6108682856198688A684021842684A52264A8098661145291560A69A2605820698046A42898542912A85A51022A684A1920A2611601068229860698A180492648510005098182A04829A68";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "49492410A891484620261A451401A8825062250A44AA20910A12166851266A6284A509551250A6194610989506A449422986225284815A81282208262009881A6206069180501880A108826842205A4514026112046914506522291162684661A22A0408848001A988A5012611626A852508A618894A1200A44AA28112854460859A19A1269141920094062A589950048A0449802100428984550A984854445509A12514408995006822A589950048A04498021004289851010A9A128A62268A98661161252815160484A5052684289845410598144548802198688412294026284806A465811481A628601249921A088209880262069959506A4494A0800411";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\algo_1|contador_text|Q [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\algo_1|contador_text|Q [12],\algo_1|contador_text|Q [11],\algo_1|contador_text|Q [10],\algo_1|contador_text|Q [9],\algo_1|contador_text|Q [8],\algo_1|contador_text|Q [7],\algo_1|contador_text|Q [6],\algo_1|contador_text|Q [5],\algo_1|contador_text|Q [4],\algo_1|contador_text|Q [3],
\algo_1|contador_text|Q [2],\algo_1|contador_text|Q [1],\algo_1|contador_text|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a4 .init_file = "example.mif";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "KMP:algo_1|example:exampleText|altsyncram:altsyncram_component|altsyncram_9mf1:auto_generated|ALTSYNCRAM";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 11065;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "E4C013178A0AEAC0402ED6215A950E908540E1190006044442B8C600AA200E828050E908540E10858351601400029AB05089200E8202912A14A088C0232E5401605080350014950A8D4742407C885081100242C0B00420A01AA2029C3291000C05D8BAB141605CA09C2D48292340E3530610B50834A0160410044B11640304E2709B62240B0A6B81441B62240E8214B100A5D9580003A10C1880C0582068A207428BB7031504B02B10E02220A400E888302C0B00420A0180931B6A402874842A07042004851410C3C602EC656E889011025E26916A008D4E8511118822D88DF7480B1584500000742C46240258080A70CA4A85468944942200370B016801D04B";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "08B2E5401605080022530F352B5AC372298A94A8420C3142A160D45800A0E82A49011D2129A98520A454B4443588029AC0B0200A401082806024CA085C9804430116C4643018085A841A500B0080A48D038D4C18BC2018271384DB10F9400B0764160C0AE4820089622D40208C088885718C0154390A610141ABEB0830928258C24588628270B5229384DB112050AC00C0168A5E280037056240083854414D046031001214102430B9034872210081C216951883A08DC8A62A1800D314A4290DB1120741402874842A0200400852C08029461C36049A00189A8B042DD50088215D4282912A14A088C02118202204BC4D256200240E429840DB640414CA4A24A0";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "4C5E2800370351920C42310E8560620767C29500EA90014080018B02C1114030126007D0613914C54A542029AB050E35140432EC0000E21AA50987412D003A0AC3001A00061C7C0435436C4481D0516741587428105041801001B8583E5002C10A00C09B65040685A16972410044B116A18093003E509A098820A50406E0AC48B4049A001F2F405960471A8A0220E1602D003A0AC300060880868AB19A10014298A150B0010C1880C0582110A9071003552B431D08258A346061A4D286E47DD202C56114202A0082A0B08684B1685CA15F58900A1D210A81A98520A4CA88B0284A6B02C08001762854B44086902851452C05080888290C080EA9022002C400A8";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "08B116A01AAC29F28A809881D9F0A540043062030160842709B622400A1D210A81C23200583B20B061101498000310004306200A000DC158902D51014E1942220293002C353A1121F0C8500604DB520143A4111D580A096A455042E4C0221D20A861E90622C0D109F3A104B1468C0604B4018561015F28388886B1001429C85CA5888D46311606884FBA4058AC00015D63080434302C0A0E82CC253400E8883044043444280D253142A1601B8580B400E82B005CA5888D46483104B08B2E54016050800800002C4009884621D0AC00B005621C0400528C3840405853E8500DB4991808603010C5290A5F2221AC40050A718008220D40290C0240287482150384";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N57
cyclonev_lcell_comb \algo_1|letraIgual|Equal0~7 (
// Equation(s):
// \algo_1|letraIgual|Equal0~7_combout  = ( \algo_1|patron_mem|altsyncram_component|auto_generated|q_a [4] & ( (!\algo_1|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # (\algo_1|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a12 )) ) ) # ( 
// !\algo_1|patron_mem|altsyncram_component|auto_generated|q_a [4] & ( (!\algo_1|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # 
// (\algo_1|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0] & (\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a12 )) ) )

	.dataa(!\algo_1|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(!\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a12 ),
	.datad(!\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datae(gnd),
	.dataf(!\algo_1|patron_mem|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_1|letraIgual|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_1|letraIgual|Equal0~7 .extended_lut = "off";
defparam \algo_1|letraIgual|Equal0~7 .lut_mask = 64'h05AF05AFFA50FA50;
defparam \algo_1|letraIgual|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\algo_1|contador_text|Q [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\algo_1|contador_text|Q [12],\algo_1|contador_text|Q [11],\algo_1|contador_text|Q [10],\algo_1|contador_text|Q [9],\algo_1|contador_text|Q [8],\algo_1|contador_text|Q [7],\algo_1|contador_text|Q [6],\algo_1|contador_text|Q [5],\algo_1|contador_text|Q [4],\algo_1|contador_text|Q [3],
\algo_1|contador_text|Q [2],\algo_1|contador_text|Q [1],\algo_1|contador_text|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a0 .init_file = "example.mif";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "KMP:algo_1|example:exampleText|altsyncram:altsyncram_component|altsyncram_9mf1:auto_generated|ALTSYNCRAM";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 11065;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "D99D37D9344511EA4D54999CDD3245767329D68CEB9F628D4D156CEB4D651F2455EA5767329D6873D4A72D36FB8D253CF9A9BC9F244FCA64BE2D265341929EE278FEDF4A5F3ECBB4F16FAEE168C7374EBB92393C9A684CF71D16535B17D891A5AA91BCF1AA2E25149B3CB8DB3C5964A7924D79934A37DBCA890D4CCA4797B2D16DBD898A8CDAB3633E3D898A9F246CCF636A93A342D7D736D9099D6531865B4FAED526CB26A87AD379D6A33258BEF1297B13C9A684CF733A3C3D8E2AF52BB3994E937724733FB1E5DF6549EE8F198A68EA644942746A6E9F5CF8E591149BC5A2BB2CF3D28E685AFAEDE671346F194D6C5F65DA7899AA5A6308C6C7A4908BE48D";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "E51929EE278FEDF324A7974A74244F6CD3C5CBB564DE32399CF529CB4BD5F2452DE68AECB9D3669DF22EF397C4D946ACF24F2BE589A133DCCE8F02D3253CD39674A4DE22DB4B26BCC9A51BEDE6736CF165929E48C9BCBD968B6DEC4CEDA5CDEFEEDBDE19295121A99949A235BEC51A9A2AD9D69A58E6D8E3FA534DE77D48B466E866798D126CF2ED0B6DEC4C54693DB99CC93464D162F6CE8462E759A39765ADF61B8991C5A11B3C4A296F6C9BB853AD2F325BC7C93DB34F17339A4B22E3971EC4C54F922AF52BB39947724BE7313CAF962D9B1D9A3D4C59251BCE3DE692651CA2398FCA64BE2D2653477D14D1D4C892833713239639B639EC2CA69AF4CD52D0";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "DF64D162F6C4A7A92DE6669F5D94644FEC954A22F17397A99B69916B3531EE67478D268A743669E2E5DA76D253CF9D4A329A1549CD6963E2E2E3EF9212117C933673490B5F5B765492E7B13153E48A4F926EFAE5216A8B399846363D3B697378E622B9BD86A84913EC9094A890D4CCA4D33A3C6934374B5BCD64D1685ED9D08C7D9A3D4C5DB22478F54EA5194D1CD8F492117C9336732F672CF8B4DDDBA357AB591CCE7A2536D9099D65368E66CB2A64A2E7D93EBAD67BC5F4FA512852D868AECB3CF4A3B46D2E5144F6F894DCFB251CDA678ABD4AECE651D3669DF2F47CCA34DAB3C93CAF9AA4652EF3934938FCCCB2B792E1A8CC962B9B8F1726A2FBD369BD";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "CCCCA4D1253CFDDB45DB5913FB25528894DB64267594DA16DBD898A8BD4AECE653AD19CE6F7F76DEF0F98B3E4CD7C9094DB6423458BDB3A1184E8B29AD8BE31F3167C8B74A7D751DDA473115CDEC7157A95D8F9E3D22D1E5DA169929E69C8AED92F2E6CF14892691A7D75ACF78BE95CD786DD1BBB69DB57472F89B297A97CC25367B529E78A449348D15D9679E8E58A22FACDA48FB13C95F246E8D58BEF1297B3967C4639B9286B2399CF46363D24845F24CCD25367B529EA4B78CDE51929EE278FEDF19B6AFBD3699BCCCD3EBB29AF71A6F3AD45F2C5B3692247AAB4735DEC1E1B3A5B6964CC8B8E5DA1CBE26CA5EA5F3D5D5154456963F462AF52BB1CCA75A";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N45
cyclonev_lcell_comb \algo_1|letraIgual|Equal0~3 (
// Equation(s):
// \algo_1|letraIgual|Equal0~3_combout  = ( \algo_1|patron_mem|altsyncram_component|auto_generated|q_a [0] & ( (!\algo_1|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # (\algo_1|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a8~portadataout 
// )) ) ) # ( !\algo_1|patron_mem|altsyncram_component|auto_generated|q_a [0] & ( (!\algo_1|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # 
// (\algo_1|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0] & (\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a8~portadataout )) ) )

	.dataa(!\algo_1|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(!\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(!\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datae(gnd),
	.dataf(!\algo_1|patron_mem|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_1|letraIgual|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_1|letraIgual|Equal0~3 .extended_lut = "off";
defparam \algo_1|letraIgual|Equal0~3 .lut_mask = 64'h05AF05AFFA50FA50;
defparam \algo_1|letraIgual|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\algo_1|contador_text|Q [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\algo_1|contador_text|Q [12],\algo_1|contador_text|Q [11],\algo_1|contador_text|Q [10],\algo_1|contador_text|Q [9],\algo_1|contador_text|Q [8],\algo_1|contador_text|Q [7],\algo_1|contador_text|Q [6],\algo_1|contador_text|Q [5],\algo_1|contador_text|Q [4],\algo_1|contador_text|Q [3],
\algo_1|contador_text|Q [2],\algo_1|contador_text|Q [1],\algo_1|contador_text|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a3 .init_file = "example.mif";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "KMP:algo_1|example:exampleText|altsyncram:altsyncram_component|altsyncram_9mf1:auto_generated|ALTSYNCRAM";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 11065;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "112A004804D51031AE0108888420D00C223914C004B9A300A104095040492058632800C223914D0060240E010A9101020014C5A058CD0C41804B260EC4018B84052021025E400804120090B70162251A2E0D002B01D88A5C240490008002A9C1A020044E940A0303409023420485102048CC08E601084018CA80A446890050080204899254548010104489924058A14815002280C4A04851C62D2A258782198090004058C2510C104116558251BC12140542B01D88A5C2544044843194006111C8B35C1A2248222819A0110A01002E4C0520802410F2620120400C634D0200000624806300989409010188EC00F24002000402093001400DADC020C492C80B10";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "060018B840520216D520A002502418081024020039814C110018090396500580062CC0181042200000A0403148124D20080ACBC517622970951014B00302E034A86810084722A604730084200E05081214408127400802804010244D000D4000818001401919501488D00B49334601420812A080C444884C8010000004292CA21CB243812D0240812010244C92A210E52D8904A01352802A08B52044203400499A42DD6809678282062431089AE172298120C208162020409065B100C04004E244C9202C3194006111CDC1ABC2242B2F14088148810122C601002B50203A6700A2112D0C41804B260EC4465C980A41004A05BAD0311122122409230024800A0E";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "012013528028240561044A01209698E08804085610468CA0246A607112A2B84A880E700E0E44081201008C1010203102039340114E1914A44010202C5259016114B620529181004A42089132480B06802C2209064E250A5B2D6E01064003500244B62F048A51611018920C8CA80A44680654407380A50090224E02595005411603210122C0102A2218A88101C98104189259016114B640A06A29044444A78CA00608800CF291C62D2A2584A440A8A35020803042409240491908080408138001892018C0180052710A46292A4406030880242C65001844724220000024204B401480202B2F380806204036612CD0043000301395609462F291042056F1136817";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "014468058110D0001402463822010215AA4718B4A89613C020489925650018447229801A00040C000A404A02D2E04A9CA4718B44D4A00A822D82024800400D8809405B9102048280011225B17824218CA00324020624B281022580181701A019061400A08D1C24A20048124809233178099038886080004506290248CA141683024240908468E12510003124037A14A208C7D309CD02B1805801CA41BC121405035149B11280480C110019E01062496405845D03024240901584180060018B840520214246AF1136822089402412DC45220822CADE28110226AA2080022242420225408E454D30100100418A40923285046247012095943240B194006488E453";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N12
cyclonev_lcell_comb \algo_1|letraIgual|Equal0~6 (
// Equation(s):
// \algo_1|letraIgual|Equal0~6_combout  = ( \algo_1|patron_mem|altsyncram_component|auto_generated|q_a [3] & ( \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// (!\algo_1|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0] & !\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a3~portadataout ) ) ) ) # ( !\algo_1|patron_mem|altsyncram_component|auto_generated|q_a [3] & ( 
// \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a3~portadataout ) # (\algo_1|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0]) 
// ) ) ) # ( \algo_1|patron_mem|altsyncram_component|auto_generated|q_a [3] & ( !\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a3~portadataout ) # 
// (\algo_1|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\algo_1|patron_mem|altsyncram_component|auto_generated|q_a [3] & ( !\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// (!\algo_1|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0] & \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a3~portadataout ) ) ) )

	.dataa(!\algo_1|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(!\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(gnd),
	.datae(!\algo_1|patron_mem|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_1|letraIgual|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_1|letraIgual|Equal0~6 .extended_lut = "off";
defparam \algo_1|letraIgual|Equal0~6 .lut_mask = 64'h0A0AF5F55F5FA0A0;
defparam \algo_1|letraIgual|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N48
cyclonev_lcell_comb \algo_1|letraIgual|Equal0~8 (
// Equation(s):
// \algo_1|letraIgual|Equal0~8_combout  = ( !\algo_1|letraIgual|Equal0~3_combout  & ( !\algo_1|letraIgual|Equal0~6_combout  & ( (!\algo_1|letraIgual|Equal0~4_combout  & (!\algo_1|letraIgual|Equal0~5_combout  & !\algo_1|letraIgual|Equal0~7_combout )) ) ) )

	.dataa(gnd),
	.datab(!\algo_1|letraIgual|Equal0~4_combout ),
	.datac(!\algo_1|letraIgual|Equal0~5_combout ),
	.datad(!\algo_1|letraIgual|Equal0~7_combout ),
	.datae(!\algo_1|letraIgual|Equal0~3_combout ),
	.dataf(!\algo_1|letraIgual|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_1|letraIgual|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_1|letraIgual|Equal0~8 .extended_lut = "off";
defparam \algo_1|letraIgual|Equal0~8 .lut_mask = 64'hC000000000000000;
defparam \algo_1|letraIgual|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N48
cyclonev_lcell_comb \algo_1|finTexto|Equal0~0 (
// Equation(s):
// \algo_1|finTexto|Equal0~0_combout  = ( !\algo_1|contador_text|Q [12] & ( \algo_1|contador_text|Q [11] & ( (!\algo_1|contador_text|Q [0] & (\algo_1|contador_text|Q [13] & (\algo_1|contador_text|Q [9] & !\algo_1|contador_text|Q [10]))) ) ) )

	.dataa(!\algo_1|contador_text|Q [0]),
	.datab(!\algo_1|contador_text|Q [13]),
	.datac(!\algo_1|contador_text|Q [9]),
	.datad(!\algo_1|contador_text|Q [10]),
	.datae(!\algo_1|contador_text|Q [12]),
	.dataf(!\algo_1|contador_text|Q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_1|finTexto|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_1|finTexto|Equal0~0 .extended_lut = "off";
defparam \algo_1|finTexto|Equal0~0 .lut_mask = 64'h0000000002000000;
defparam \algo_1|finTexto|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N33
cyclonev_lcell_comb \algo_1|finTexto|Equal0~1 (
// Equation(s):
// \algo_1|finTexto|Equal0~1_combout  = ( \algo_1|contador_text|Q [5] & ( \algo_1|contador_text|Q [8] & ( (!\algo_1|contador_text|Q [7] & (!\algo_1|contador_text|Q [6] & \algo_1|contador_text|Q [4])) ) ) )

	.dataa(!\algo_1|contador_text|Q [7]),
	.datab(!\algo_1|contador_text|Q [6]),
	.datac(!\algo_1|contador_text|Q [4]),
	.datad(gnd),
	.datae(!\algo_1|contador_text|Q [5]),
	.dataf(!\algo_1|contador_text|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_1|finTexto|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_1|finTexto|Equal0~1 .extended_lut = "off";
defparam \algo_1|finTexto|Equal0~1 .lut_mask = 64'h0000000000000808;
defparam \algo_1|finTexto|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N54
cyclonev_lcell_comb \algo_1|fsm|next_state.0011~0 (
// Equation(s):
// \algo_1|fsm|next_state.0011~0_combout  = ( \algo_1|fsm|state.0001~q  & ( \algo_1|finTexto|Equal0~1_combout  & ( ((!\algo_1|finTexto|Equal0~0_combout ) # ((!\algo_1|contador_text|Q [3]) # (\algo_1|contador_text|Q [1]))) # (\algo_1|contador_text|Q [2]) ) ) 
// ) # ( \algo_1|fsm|state.0001~q  & ( !\algo_1|finTexto|Equal0~1_combout  ) )

	.dataa(!\algo_1|contador_text|Q [2]),
	.datab(!\algo_1|finTexto|Equal0~0_combout ),
	.datac(!\algo_1|contador_text|Q [1]),
	.datad(!\algo_1|contador_text|Q [3]),
	.datae(!\algo_1|fsm|state.0001~q ),
	.dataf(!\algo_1|finTexto|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_1|fsm|next_state.0011~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_1|fsm|next_state.0011~0 .extended_lut = "off";
defparam \algo_1|fsm|next_state.0011~0 .lut_mask = 64'h0000FFFF0000FFDF;
defparam \algo_1|fsm|next_state.0011~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N55
dffeas \algo_1|fsm|state.0011 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\algo_1|fsm|next_state.0011~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|fsm|state.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|fsm|state.0011 .is_wysiwyg = "true";
defparam \algo_1|fsm|state.0011 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N24
cyclonev_lcell_comb \algo_1|fsm|next_state.0111~0 (
// Equation(s):
// \algo_1|fsm|next_state.0111~0_combout  = ( \algo_1|fsm|state.0011~q  & ( (((!\algo_1|letraIgual|Equal0~8_combout ) # (\algo_1|letraIgual|Equal0~2_combout )) # (\algo_1|letraIgual|Equal0~1_combout )) # (\algo_1|letraIgual|Equal0~0_combout ) ) )

	.dataa(!\algo_1|letraIgual|Equal0~0_combout ),
	.datab(!\algo_1|letraIgual|Equal0~1_combout ),
	.datac(!\algo_1|letraIgual|Equal0~2_combout ),
	.datad(!\algo_1|letraIgual|Equal0~8_combout ),
	.datae(gnd),
	.dataf(!\algo_1|fsm|state.0011~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_1|fsm|next_state.0111~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_1|fsm|next_state.0111~0 .extended_lut = "off";
defparam \algo_1|fsm|next_state.0111~0 .lut_mask = 64'h00000000FF7FFF7F;
defparam \algo_1|fsm|next_state.0111~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N25
dffeas \algo_1|fsm|state.0111 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\algo_1|fsm|next_state.0111~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|fsm|state.0111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|fsm|state.0111 .is_wysiwyg = "true";
defparam \algo_1|fsm|state.0111 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N45
cyclonev_lcell_comb \algo_1|fsm|next_state.1001~0 (
// Equation(s):
// \algo_1|fsm|next_state.1001~0_combout  = ( !\algo_1|contador_patron|Q [1] & ( (!\algo_1|contador_patron|Q [2] & (\algo_1|fsm|state.0111~q  & !\algo_1|contador_patron|Q[0]~DUPLICATE_q )) ) )

	.dataa(!\algo_1|contador_patron|Q [2]),
	.datab(gnd),
	.datac(!\algo_1|fsm|state.0111~q ),
	.datad(!\algo_1|contador_patron|Q[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\algo_1|contador_patron|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_1|fsm|next_state.1001~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_1|fsm|next_state.1001~0 .extended_lut = "off";
defparam \algo_1|fsm|next_state.1001~0 .lut_mask = 64'h0A000A0000000000;
defparam \algo_1|fsm|next_state.1001~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N47
dffeas \algo_1|fsm|state.1001 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\algo_1|fsm|next_state.1001~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|fsm|state.1001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|fsm|state.1001 .is_wysiwyg = "true";
defparam \algo_1|fsm|state.1001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N21
cyclonev_lcell_comb \algo_1|contador_text|Add0~41 (
// Equation(s):
// \algo_1|contador_text|Add0~41_sumout  = SUM(( (!\algo_1|fsm|state.0100~q  & (!\algo_1|fsm|state.1001~q  & \sw_bit_inicial[7]~input_o )) ) + ( \algo_1|contador_text|Q [7] ) + ( \algo_1|contador_text|Add0~46  ))
// \algo_1|contador_text|Add0~42  = CARRY(( (!\algo_1|fsm|state.0100~q  & (!\algo_1|fsm|state.1001~q  & \sw_bit_inicial[7]~input_o )) ) + ( \algo_1|contador_text|Q [7] ) + ( \algo_1|contador_text|Add0~46  ))

	.dataa(!\algo_1|contador_text|Q [7]),
	.datab(!\algo_1|fsm|state.0100~q ),
	.datac(!\algo_1|fsm|state.1001~q ),
	.datad(!\sw_bit_inicial[7]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\algo_1|contador_text|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_1|contador_text|Add0~41_sumout ),
	.cout(\algo_1|contador_text|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \algo_1|contador_text|Add0~41 .extended_lut = "off";
defparam \algo_1|contador_text|Add0~41 .lut_mask = 64'h0000AAAA000000C0;
defparam \algo_1|contador_text|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N23
dffeas \algo_1|contador_text|Q[7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\algo_1|contador_text|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\algo_1|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\algo_1|fsm|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|contador_text|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|contador_text|Q[7] .is_wysiwyg = "true";
defparam \algo_1|contador_text|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N24
cyclonev_lcell_comb \algo_1|contador_text|Add0~37 (
// Equation(s):
// \algo_1|contador_text|Add0~37_sumout  = SUM(( \algo_1|contador_text|Q [8] ) + ( GND ) + ( \algo_1|contador_text|Add0~42  ))
// \algo_1|contador_text|Add0~38  = CARRY(( \algo_1|contador_text|Q [8] ) + ( GND ) + ( \algo_1|contador_text|Add0~42  ))

	.dataa(gnd),
	.datab(!\algo_1|contador_text|Q [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\algo_1|contador_text|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_1|contador_text|Add0~37_sumout ),
	.cout(\algo_1|contador_text|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \algo_1|contador_text|Add0~37 .extended_lut = "off";
defparam \algo_1|contador_text|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \algo_1|contador_text|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N26
dffeas \algo_1|contador_text|Q[8] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\algo_1|contador_text|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\algo_1|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\algo_1|fsm|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|contador_text|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|contador_text|Q[8] .is_wysiwyg = "true";
defparam \algo_1|contador_text|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N27
cyclonev_lcell_comb \algo_1|contador_text|Add0~33 (
// Equation(s):
// \algo_1|contador_text|Add0~33_sumout  = SUM(( \algo_1|contador_text|Q [9] ) + ( GND ) + ( \algo_1|contador_text|Add0~38  ))
// \algo_1|contador_text|Add0~34  = CARRY(( \algo_1|contador_text|Q [9] ) + ( GND ) + ( \algo_1|contador_text|Add0~38  ))

	.dataa(!\algo_1|contador_text|Q [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\algo_1|contador_text|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_1|contador_text|Add0~33_sumout ),
	.cout(\algo_1|contador_text|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \algo_1|contador_text|Add0~33 .extended_lut = "off";
defparam \algo_1|contador_text|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \algo_1|contador_text|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N29
dffeas \algo_1|contador_text|Q[9] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\algo_1|contador_text|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\algo_1|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\algo_1|fsm|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|contador_text|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|contador_text|Q[9] .is_wysiwyg = "true";
defparam \algo_1|contador_text|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N30
cyclonev_lcell_comb \algo_1|contador_text|Add0~29 (
// Equation(s):
// \algo_1|contador_text|Add0~29_sumout  = SUM(( \algo_1|contador_text|Q [10] ) + ( GND ) + ( \algo_1|contador_text|Add0~34  ))
// \algo_1|contador_text|Add0~30  = CARRY(( \algo_1|contador_text|Q [10] ) + ( GND ) + ( \algo_1|contador_text|Add0~34  ))

	.dataa(gnd),
	.datab(!\algo_1|contador_text|Q [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\algo_1|contador_text|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_1|contador_text|Add0~29_sumout ),
	.cout(\algo_1|contador_text|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \algo_1|contador_text|Add0~29 .extended_lut = "off";
defparam \algo_1|contador_text|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \algo_1|contador_text|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N32
dffeas \algo_1|contador_text|Q[10] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\algo_1|contador_text|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\algo_1|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\algo_1|fsm|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|contador_text|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|contador_text|Q[10] .is_wysiwyg = "true";
defparam \algo_1|contador_text|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N33
cyclonev_lcell_comb \algo_1|contador_text|Add0~25 (
// Equation(s):
// \algo_1|contador_text|Add0~25_sumout  = SUM(( \algo_1|contador_text|Q [11] ) + ( GND ) + ( \algo_1|contador_text|Add0~30  ))
// \algo_1|contador_text|Add0~26  = CARRY(( \algo_1|contador_text|Q [11] ) + ( GND ) + ( \algo_1|contador_text|Add0~30  ))

	.dataa(!\algo_1|contador_text|Q [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\algo_1|contador_text|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_1|contador_text|Add0~25_sumout ),
	.cout(\algo_1|contador_text|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \algo_1|contador_text|Add0~25 .extended_lut = "off";
defparam \algo_1|contador_text|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \algo_1|contador_text|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N35
dffeas \algo_1|contador_text|Q[11] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\algo_1|contador_text|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\algo_1|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\algo_1|fsm|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|contador_text|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|contador_text|Q[11] .is_wysiwyg = "true";
defparam \algo_1|contador_text|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N36
cyclonev_lcell_comb \algo_1|contador_text|Add0~21 (
// Equation(s):
// \algo_1|contador_text|Add0~21_sumout  = SUM(( \algo_1|contador_text|Q [12] ) + ( GND ) + ( \algo_1|contador_text|Add0~26  ))
// \algo_1|contador_text|Add0~22  = CARRY(( \algo_1|contador_text|Q [12] ) + ( GND ) + ( \algo_1|contador_text|Add0~26  ))

	.dataa(!\algo_1|contador_text|Q [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\algo_1|contador_text|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_1|contador_text|Add0~21_sumout ),
	.cout(\algo_1|contador_text|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \algo_1|contador_text|Add0~21 .extended_lut = "off";
defparam \algo_1|contador_text|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \algo_1|contador_text|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N38
dffeas \algo_1|contador_text|Q[12] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\algo_1|contador_text|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\algo_1|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\algo_1|fsm|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|contador_text|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|contador_text|Q[12] .is_wysiwyg = "true";
defparam \algo_1|contador_text|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N39
cyclonev_lcell_comb \algo_1|contador_text|Add0~17 (
// Equation(s):
// \algo_1|contador_text|Add0~17_sumout  = SUM(( \algo_1|contador_text|Q [13] ) + ( GND ) + ( \algo_1|contador_text|Add0~22  ))

	.dataa(gnd),
	.datab(!\algo_1|contador_text|Q [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\algo_1|contador_text|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_1|contador_text|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_1|contador_text|Add0~17 .extended_lut = "off";
defparam \algo_1|contador_text|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \algo_1|contador_text|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N41
dffeas \algo_1|contador_text|Q[13] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\algo_1|contador_text|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\algo_1|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\algo_1|fsm|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|contador_text|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|contador_text|Q[13] .is_wysiwyg = "true";
defparam \algo_1|contador_text|Q[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\algo_1|contador_text|Q [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\algo_1|contador_text|Q [12],\algo_1|contador_text|Q [11],\algo_1|contador_text|Q [10],\algo_1|contador_text|Q [9],\algo_1|contador_text|Q [8],\algo_1|contador_text|Q [7],\algo_1|contador_text|Q [6],\algo_1|contador_text|Q [5],\algo_1|contador_text|Q [4],\algo_1|contador_text|Q [3],
\algo_1|contador_text|Q [2],\algo_1|contador_text|Q [1],\algo_1|contador_text|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a5 .init_file = "example.mif";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "KMP:algo_1|example:exampleText|altsyncram:altsyncram_component|altsyncram_9mf1:auto_generated|ALTSYNCRAM";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 11065;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFBFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFBFFFFFFFFFFFFBFFFFFFFFFFF7FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFEFFFFFFFFFFFFEFFFFFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFFF7FFFFFFFFFFE3FFFFFFFFFFFFF7FFFFFFFFFFFDFFFFFFFFFFFFBFFFFFFFFFDFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFBFFFFFFFFFFFFFFFEFFFFFFFFFFEFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFBFFFFFFFEFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFF7FFFFFFFFFFFFFF7FFFFFFFFFFFFDFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFE3FFFFFFFFFFFFF7FFFFFDFFFFFFFFFFFFFFFBF";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFEFFFFFFFFFFFFFBFFFFFFFFFFFFFFEFFFFFFFFFFFFBFFFFFFFFFDFFFFFFFFFFFFFFDFFFFFFFFFFDFFFFFFFFFFFBFFFFFFFFFFFBFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFBFFFFFFFFFFFFFEFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFDFFFFFFDFFFFFFFFFFFFFFDFFFFFFFFFF7FFFFFFF7FFFFFFFFDFFFFFFFFFFFDFFFFFFFFFFFFEFFFFFFFFFFFFFFEFFFFFFFFEFFFFFFFFFFFFFFFFBFFFFFFFFFFDFFFFFFFFFFEFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFDFFFFFFFEFFFFFFFFFFEFFFFFFFFFFFFFFFEFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFEFFFFFFFFFFDFFFFFFF7FFFFFF7FFFFFFFFFFFFFFE3";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFDFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFEFFFFFFFF7FFFFFFF7FFFFFFFFFFFFFEFFFFFFFFFDFFFFFFFF7FFFFFFEFFFFFFFFEFFFFFFFFFFEFFFFFFFFFFFFFEFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFEFFFFFFF7FFFFFFFFDFFFFFFFFFF7FFFFFFFFFFFFEFFFFFFFFDFFFFFFFFFFFFFBFFFFFFFFFF7FFFFFFFFFFFF7FFFFFFFFFF7BFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFEFFFFFFFFFFFFDFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFBFFFFFFFFF8FFFFFFFFFFFFFFFEFFFFFFFFFF7FFFFFFFFFFFFF7FFFFFFFFFF7FFFFFFFFFFFFFEFFFFFFFFFFFF7FFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFBFFFFFEFFFFFFFFF";
defparam \algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "FBFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFC7FFFFFFFFBFFFFFFFFFFFFFFBFFFFFFFFFF7FFFFFFBFFFFFFFFFFFFEFFFFFFFFFFFBFFFFFFFFFFDFFFFFFFF7FFFFFFFFFFFFBFFFFFFFFFFFFFFFFF7FFFFFFFF7FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFBFFFFFFFFFFFFFDFFFFFFFFFDFFFFFFFFBFFFFFFFFF1FFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFBFFFFFFDFFFFFFFFBFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFEFFFFFFFFFFF7FFFFFFFFFFFFFF7FFFFFFDFFFFFFFFFDFFFFFFFFFFFFFFF7FFFFFFFFFBFFFFFFFEFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N18
cyclonev_lcell_comb \algo_1|letraIgual|Equal0~0 (
// Equation(s):
// \algo_1|letraIgual|Equal0~0_combout  = ( \algo_1|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\algo_1|patron_mem|altsyncram_component|auto_generated|q_a [5] $ 
// (!\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a13~portadataout ) ) ) # ( !\algo_1|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\algo_1|patron_mem|altsyncram_component|auto_generated|q_a [5] $ 
// (!\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a5~portadataout ) ) )

	.dataa(!\algo_1|patron_mem|altsyncram_component|auto_generated|q_a [5]),
	.datab(gnd),
	.datac(!\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(!\algo_1|exampleText|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datae(gnd),
	.dataf(!\algo_1|exampleText|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_1|letraIgual|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_1|letraIgual|Equal0~0 .extended_lut = "off";
defparam \algo_1|letraIgual|Equal0~0 .lut_mask = 64'h5A5A5A5A55AA55AA;
defparam \algo_1|letraIgual|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N27
cyclonev_lcell_comb \algo_1|fsm|next_state.0101~0 (
// Equation(s):
// \algo_1|fsm|next_state.0101~0_combout  = ( \algo_1|fsm|state.0011~q  & ( (!\algo_1|letraIgual|Equal0~0_combout  & (!\algo_1|letraIgual|Equal0~1_combout  & (!\algo_1|letraIgual|Equal0~2_combout  & \algo_1|letraIgual|Equal0~8_combout ))) ) )

	.dataa(!\algo_1|letraIgual|Equal0~0_combout ),
	.datab(!\algo_1|letraIgual|Equal0~1_combout ),
	.datac(!\algo_1|letraIgual|Equal0~2_combout ),
	.datad(!\algo_1|letraIgual|Equal0~8_combout ),
	.datae(gnd),
	.dataf(!\algo_1|fsm|state.0011~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_1|fsm|next_state.0101~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_1|fsm|next_state.0101~0 .extended_lut = "off";
defparam \algo_1|fsm|next_state.0101~0 .lut_mask = 64'h0000000000800080;
defparam \algo_1|fsm|next_state.0101~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N28
dffeas \algo_1|fsm|state.0101 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\algo_1|fsm|next_state.0101~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|fsm|state.0101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|fsm|state.0101 .is_wysiwyg = "true";
defparam \algo_1|fsm|state.0101 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N39
cyclonev_lcell_comb \algo_1|fsm|next_state.0110~0 (
// Equation(s):
// \algo_1|fsm|next_state.0110~0_combout  = ( \algo_1|fsm|state.0101~q  & ( (!\algo_1|contador_patron|Q [1] & (!\algo_1|contador_patron|Q [0] & \algo_1|contador_patron|Q [2])) ) )

	.dataa(!\algo_1|contador_patron|Q [1]),
	.datab(!\algo_1|contador_patron|Q [0]),
	.datac(gnd),
	.datad(!\algo_1|contador_patron|Q [2]),
	.datae(gnd),
	.dataf(!\algo_1|fsm|state.0101~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_1|fsm|next_state.0110~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_1|fsm|next_state.0110~0 .extended_lut = "off";
defparam \algo_1|fsm|next_state.0110~0 .lut_mask = 64'h0000000000880088;
defparam \algo_1|fsm|next_state.0110~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N41
dffeas \algo_1|fsm|state.0110 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\algo_1|fsm|next_state.0110~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|fsm|state.0110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|fsm|state.0110 .is_wysiwyg = "true";
defparam \algo_1|fsm|state.0110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N36
cyclonev_lcell_comb \algo_1|fsm|next_state.1000~0 (
// Equation(s):
// \algo_1|fsm|next_state.1000~0_combout  = ( \algo_1|fsm|state.0111~q  & ( ((\algo_1|contador_patron|Q [2]) # (\algo_1|contador_patron|Q [0])) # (\algo_1|contador_patron|Q [1]) ) )

	.dataa(!\algo_1|contador_patron|Q [1]),
	.datab(!\algo_1|contador_patron|Q [0]),
	.datac(!\algo_1|contador_patron|Q [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\algo_1|fsm|state.0111~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_1|fsm|next_state.1000~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_1|fsm|next_state.1000~0 .extended_lut = "off";
defparam \algo_1|fsm|next_state.1000~0 .lut_mask = 64'h000000007F7F7F7F;
defparam \algo_1|fsm|next_state.1000~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N38
dffeas \algo_1|fsm|state.1000~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\algo_1|fsm|next_state.1000~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|fsm|state.1000~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|fsm|state.1000~DUPLICATE .is_wysiwyg = "true";
defparam \algo_1|fsm|state.1000~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N21
cyclonev_lcell_comb \algo_1|comb~1 (
// Equation(s):
// \algo_1|comb~1_combout  = ( \algo_1|fsm|state.0000~q  ) # ( !\algo_1|fsm|state.0000~q  & ( ((\algo_1|fsm|state.1000~DUPLICATE_q ) # (\algo_1|fsm|state.0110~q )) # (\rst~input_o ) ) )

	.dataa(gnd),
	.datab(!\rst~input_o ),
	.datac(!\algo_1|fsm|state.0110~q ),
	.datad(!\algo_1|fsm|state.1000~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\algo_1|fsm|state.0000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_1|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_1|comb~1 .extended_lut = "off";
defparam \algo_1|comb~1 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \algo_1|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N44
dffeas \algo_1|contador_patron|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\algo_1|contador_patron|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\algo_1|comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\algo_1|fsm|state.0100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|contador_patron|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|contador_patron|Q[0] .is_wysiwyg = "true";
defparam \algo_1|contador_patron|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N3
cyclonev_lcell_comb \algo_1|contador_patron|Add0~1 (
// Equation(s):
// \algo_1|contador_patron|Add0~1_sumout  = SUM(( \algo_1|contador_patron|Q [2] ) + ( GND ) + ( \algo_1|contador_patron|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\algo_1|contador_patron|Q [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\algo_1|contador_patron|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_1|contador_patron|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_1|contador_patron|Add0~1 .extended_lut = "off";
defparam \algo_1|contador_patron|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \algo_1|contador_patron|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N5
dffeas \algo_1|contador_patron|Q[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\algo_1|contador_patron|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\algo_1|comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\algo_1|fsm|state.0100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|contador_patron|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|contador_patron|Q[2] .is_wysiwyg = "true";
defparam \algo_1|contador_patron|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N57
cyclonev_lcell_comb \algo_1|fsm|Selector1~0 (
// Equation(s):
// \algo_1|fsm|Selector1~0_combout  = ( \algo_1|fsm|state.0101~q  & ( (!\algo_1|contador_patron|Q [2]) # (((\algo_1|contador_patron|Q[0]~DUPLICATE_q ) # (\algo_1|contador_patron|Q [1])) # (\algo_1|fsm|state.0110~q )) ) ) # ( !\algo_1|fsm|state.0101~q  & ( 
// \algo_1|fsm|state.0110~q  ) )

	.dataa(!\algo_1|contador_patron|Q [2]),
	.datab(!\algo_1|fsm|state.0110~q ),
	.datac(!\algo_1|contador_patron|Q [1]),
	.datad(!\algo_1|contador_patron|Q[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\algo_1|fsm|state.0101~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_1|fsm|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_1|fsm|Selector1~0 .extended_lut = "off";
defparam \algo_1|fsm|Selector1~0 .lut_mask = 64'h33333333BFFFBFFF;
defparam \algo_1|fsm|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N59
dffeas \algo_1|fsm|state.0100 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\algo_1|fsm|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|fsm|state.0100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|fsm|state.0100 .is_wysiwyg = "true";
defparam \algo_1|fsm|state.0100 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N37
dffeas \algo_1|fsm|state.1000 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\algo_1|fsm|next_state.1000~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|fsm|state.1000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|fsm|state.1000 .is_wysiwyg = "true";
defparam \algo_1|fsm|state.1000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N42
cyclonev_lcell_comb \algo_1|fsm|WideOr0 (
// Equation(s):
// \algo_1|fsm|WideOr0~combout  = ( \algo_1|fsm|state.1000~q  ) # ( !\algo_1|fsm|state.1000~q  & ( ((\algo_1|fsm|state.1001~q ) # (\algo_1|fsm|state.1010~q )) # (\algo_1|fsm|state.0100~q ) ) )

	.dataa(gnd),
	.datab(!\algo_1|fsm|state.0100~q ),
	.datac(!\algo_1|fsm|state.1010~q ),
	.datad(!\algo_1|fsm|state.1001~q ),
	.datae(gnd),
	.dataf(!\algo_1|fsm|state.1000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_1|fsm|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_1|fsm|WideOr0 .extended_lut = "off";
defparam \algo_1|fsm|WideOr0 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \algo_1|fsm|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N44
dffeas \algo_1|fsm|state.0001 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\algo_1|fsm|WideOr0~combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|fsm|state.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|fsm|state.0001 .is_wysiwyg = "true";
defparam \algo_1|fsm|state.0001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N48
cyclonev_lcell_comb \algo_1|finTexto|Equal0~2 (
// Equation(s):
// \algo_1|finTexto|Equal0~2_combout  = ( \algo_1|finTexto|Equal0~0_combout  & ( \algo_1|finTexto|Equal0~1_combout  & ( (!\algo_1|contador_text|Q [2] & (\algo_1|contador_text|Q [3] & !\algo_1|contador_text|Q [1])) ) ) )

	.dataa(!\algo_1|contador_text|Q [2]),
	.datab(!\algo_1|contador_text|Q [3]),
	.datac(!\algo_1|contador_text|Q [1]),
	.datad(gnd),
	.datae(!\algo_1|finTexto|Equal0~0_combout ),
	.dataf(!\algo_1|finTexto|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_1|finTexto|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_1|finTexto|Equal0~2 .extended_lut = "off";
defparam \algo_1|finTexto|Equal0~2 .lut_mask = 64'h0000000000002020;
defparam \algo_1|finTexto|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N12
cyclonev_lcell_comb \algo_1|fsm|Selector0~0 (
// Equation(s):
// \algo_1|fsm|Selector0~0_combout  = ( \algo_1|finTexto|Equal0~2_combout  & ( (!\algo_1|fsm|state.0001~q  & (((\sw_sel~input_o  & !\btn_inicio~input_o )) # (\algo_1|fsm|state.0010~q ))) ) ) # ( !\algo_1|finTexto|Equal0~2_combout  & ( ((\sw_sel~input_o  & 
// !\btn_inicio~input_o )) # (\algo_1|fsm|state.0010~q ) ) )

	.dataa(!\sw_sel~input_o ),
	.datab(!\btn_inicio~input_o ),
	.datac(!\algo_1|fsm|state.0001~q ),
	.datad(!\algo_1|fsm|state.0010~q ),
	.datae(gnd),
	.dataf(!\algo_1|finTexto|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_1|fsm|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_1|fsm|Selector0~0 .extended_lut = "off";
defparam \algo_1|fsm|Selector0~0 .lut_mask = 64'h44FF44FF40F040F0;
defparam \algo_1|fsm|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N14
dffeas \algo_1|fsm|state.0010 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\algo_1|fsm|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|fsm|state.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|fsm|state.0010 .is_wysiwyg = "true";
defparam \algo_1|fsm|state.0010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N15
cyclonev_lcell_comb \algo_1|fsm|next_state.0000~0 (
// Equation(s):
// \algo_1|fsm|next_state.0000~0_combout  = (\sw_sel~input_o  & (!\btn_inicio~input_o  & !\algo_1|fsm|state.0010~q ))

	.dataa(!\sw_sel~input_o ),
	.datab(!\btn_inicio~input_o ),
	.datac(!\algo_1|fsm|state.0010~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_1|fsm|next_state.0000~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_1|fsm|next_state.0000~0 .extended_lut = "off";
defparam \algo_1|fsm|next_state.0000~0 .lut_mask = 64'h4040404040404040;
defparam \algo_1|fsm|next_state.0000~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N17
dffeas \algo_1|fsm|state.0000 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\algo_1|fsm|next_state.0000~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|fsm|state.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|fsm|state.0000 .is_wysiwyg = "true";
defparam \algo_1|fsm|state.0000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N9
cyclonev_lcell_comb \algo_1|comb~0 (
// Equation(s):
// \algo_1|comb~0_combout  = ( \rst~input_o  & ( \algo_1|fsm|state.0000~q  ) ) # ( !\rst~input_o  & ( \algo_1|fsm|state.0000~q  ) ) # ( \rst~input_o  & ( !\algo_1|fsm|state.0000~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rst~input_o ),
	.dataf(!\algo_1|fsm|state.0000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algo_1|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_1|comb~0 .extended_lut = "off";
defparam \algo_1|comb~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \algo_1|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N53
dffeas \algo_1|contador_instancias|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\algo_1|contador_instancias|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\algo_1|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\algo_1|fsm|state.0110~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|contador_instancias|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|contador_instancias|Q[0] .is_wysiwyg = "true";
defparam \algo_1|contador_instancias|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N30
cyclonev_lcell_comb \algo_1|contador_instancias|Add0~1 (
// Equation(s):
// \algo_1|contador_instancias|Add0~1_sumout  = SUM(( \algo_1|contador_instancias|Q [1] ) + ( \algo_1|contador_instancias|Q [0] ) + ( !VCC ))
// \algo_1|contador_instancias|Add0~2  = CARRY(( \algo_1|contador_instancias|Q [1] ) + ( \algo_1|contador_instancias|Q [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\algo_1|contador_instancias|Q [0]),
	.datad(!\algo_1|contador_instancias|Q [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_1|contador_instancias|Add0~1_sumout ),
	.cout(\algo_1|contador_instancias|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \algo_1|contador_instancias|Add0~1 .extended_lut = "off";
defparam \algo_1|contador_instancias|Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \algo_1|contador_instancias|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N17
dffeas \algo_1|contador_instancias|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\algo_1|contador_instancias|Add0~1_sumout ),
	.clrn(!\algo_1|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\algo_1|fsm|state.0110~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|contador_instancias|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|contador_instancias|Q[1] .is_wysiwyg = "true";
defparam \algo_1|contador_instancias|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N33
cyclonev_lcell_comb \algo_1|contador_instancias|Add0~5 (
// Equation(s):
// \algo_1|contador_instancias|Add0~5_sumout  = SUM(( \algo_1|contador_instancias|Q [2] ) + ( GND ) + ( \algo_1|contador_instancias|Add0~2  ))
// \algo_1|contador_instancias|Add0~6  = CARRY(( \algo_1|contador_instancias|Q [2] ) + ( GND ) + ( \algo_1|contador_instancias|Add0~2  ))

	.dataa(!\algo_1|contador_instancias|Q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\algo_1|contador_instancias|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_1|contador_instancias|Add0~5_sumout ),
	.cout(\algo_1|contador_instancias|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \algo_1|contador_instancias|Add0~5 .extended_lut = "off";
defparam \algo_1|contador_instancias|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \algo_1|contador_instancias|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N41
dffeas \algo_1|contador_instancias|Q[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\algo_1|contador_instancias|Add0~5_sumout ),
	.clrn(!\algo_1|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\algo_1|fsm|state.0110~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|contador_instancias|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|contador_instancias|Q[2] .is_wysiwyg = "true";
defparam \algo_1|contador_instancias|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N36
cyclonev_lcell_comb \algo_1|contador_instancias|Add0~9 (
// Equation(s):
// \algo_1|contador_instancias|Add0~9_sumout  = SUM(( \algo_1|contador_instancias|Q [3] ) + ( GND ) + ( \algo_1|contador_instancias|Add0~6  ))
// \algo_1|contador_instancias|Add0~10  = CARRY(( \algo_1|contador_instancias|Q [3] ) + ( GND ) + ( \algo_1|contador_instancias|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\algo_1|contador_instancias|Q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\algo_1|contador_instancias|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_1|contador_instancias|Add0~9_sumout ),
	.cout(\algo_1|contador_instancias|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \algo_1|contador_instancias|Add0~9 .extended_lut = "off";
defparam \algo_1|contador_instancias|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \algo_1|contador_instancias|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N5
dffeas \algo_1|contador_instancias|Q[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\algo_1|contador_instancias|Add0~9_sumout ),
	.clrn(!\algo_1|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\algo_1|fsm|state.0110~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|contador_instancias|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|contador_instancias|Q[3] .is_wysiwyg = "true";
defparam \algo_1|contador_instancias|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N39
cyclonev_lcell_comb \algo_1|contador_instancias|Add0~25 (
// Equation(s):
// \algo_1|contador_instancias|Add0~25_sumout  = SUM(( \algo_1|contador_instancias|Q [4] ) + ( GND ) + ( \algo_1|contador_instancias|Add0~10  ))
// \algo_1|contador_instancias|Add0~26  = CARRY(( \algo_1|contador_instancias|Q [4] ) + ( GND ) + ( \algo_1|contador_instancias|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\algo_1|contador_instancias|Q [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\algo_1|contador_instancias|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_1|contador_instancias|Add0~25_sumout ),
	.cout(\algo_1|contador_instancias|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \algo_1|contador_instancias|Add0~25 .extended_lut = "off";
defparam \algo_1|contador_instancias|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \algo_1|contador_instancias|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N2
dffeas \algo_1|contador_instancias|Q[4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\algo_1|contador_instancias|Add0~25_sumout ),
	.clrn(!\algo_1|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\algo_1|fsm|state.0110~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|contador_instancias|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|contador_instancias|Q[4] .is_wysiwyg = "true";
defparam \algo_1|contador_instancias|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N42
cyclonev_lcell_comb \algo_1|contador_instancias|Add0~21 (
// Equation(s):
// \algo_1|contador_instancias|Add0~21_sumout  = SUM(( \algo_1|contador_instancias|Q [5] ) + ( GND ) + ( \algo_1|contador_instancias|Add0~26  ))
// \algo_1|contador_instancias|Add0~22  = CARRY(( \algo_1|contador_instancias|Q [5] ) + ( GND ) + ( \algo_1|contador_instancias|Add0~26  ))

	.dataa(gnd),
	.datab(!\algo_1|contador_instancias|Q [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\algo_1|contador_instancias|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_1|contador_instancias|Add0~21_sumout ),
	.cout(\algo_1|contador_instancias|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \algo_1|contador_instancias|Add0~21 .extended_lut = "off";
defparam \algo_1|contador_instancias|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \algo_1|contador_instancias|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N14
dffeas \algo_1|contador_instancias|Q[5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\algo_1|contador_instancias|Add0~21_sumout ),
	.clrn(!\algo_1|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\algo_1|fsm|state.0110~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|contador_instancias|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|contador_instancias|Q[5] .is_wysiwyg = "true";
defparam \algo_1|contador_instancias|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N45
cyclonev_lcell_comb \algo_1|contador_instancias|Add0~17 (
// Equation(s):
// \algo_1|contador_instancias|Add0~17_sumout  = SUM(( \algo_1|contador_instancias|Q [6] ) + ( GND ) + ( \algo_1|contador_instancias|Add0~22  ))
// \algo_1|contador_instancias|Add0~18  = CARRY(( \algo_1|contador_instancias|Q [6] ) + ( GND ) + ( \algo_1|contador_instancias|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\algo_1|contador_instancias|Q [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\algo_1|contador_instancias|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_1|contador_instancias|Add0~17_sumout ),
	.cout(\algo_1|contador_instancias|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \algo_1|contador_instancias|Add0~17 .extended_lut = "off";
defparam \algo_1|contador_instancias|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \algo_1|contador_instancias|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N50
dffeas \algo_1|contador_instancias|Q[6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\algo_1|contador_instancias|Add0~17_sumout ),
	.clrn(!\algo_1|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\algo_1|fsm|state.0110~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|contador_instancias|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|contador_instancias|Q[6] .is_wysiwyg = "true";
defparam \algo_1|contador_instancias|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N48
cyclonev_lcell_comb \algo_1|contador_instancias|Add0~13 (
// Equation(s):
// \algo_1|contador_instancias|Add0~13_sumout  = SUM(( \algo_1|contador_instancias|Q [7] ) + ( GND ) + ( \algo_1|contador_instancias|Add0~18  ))

	.dataa(gnd),
	.datab(!\algo_1|contador_instancias|Q [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\algo_1|contador_instancias|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\algo_1|contador_instancias|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algo_1|contador_instancias|Add0~13 .extended_lut = "off";
defparam \algo_1|contador_instancias|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \algo_1|contador_instancias|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N20
dffeas \algo_1|contador_instancias|Q[7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\algo_1|contador_instancias|Add0~13_sumout ),
	.clrn(!\algo_1|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\algo_1|fsm|state.0110~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\algo_1|contador_instancias|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \algo_1|contador_instancias|Q[7] .is_wysiwyg = "true";
defparam \algo_1|contador_instancias|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N9
cyclonev_lcell_comb \instanciaKMP|WideOr0~0 (
// Equation(s):
// \instanciaKMP|WideOr0~0_combout  = ( !\algo_1|contador_instancias|Q [6] & ( (!\algo_1|contador_instancias|Q [7] & (!\algo_1|contador_instancias|Q [5] & !\algo_1|contador_instancias|Q [4])) ) )

	.dataa(!\algo_1|contador_instancias|Q [7]),
	.datab(gnd),
	.datac(!\algo_1|contador_instancias|Q [5]),
	.datad(!\algo_1|contador_instancias|Q [4]),
	.datae(gnd),
	.dataf(!\algo_1|contador_instancias|Q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instanciaKMP|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instanciaKMP|WideOr0~0 .extended_lut = "off";
defparam \instanciaKMP|WideOr0~0 .lut_mask = 64'hA000A00000000000;
defparam \instanciaKMP|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N27
cyclonev_lcell_comb \instanciaKMP|WideOr14~0 (
// Equation(s):
// \instanciaKMP|WideOr14~0_combout  = ( \algo_1|contador_instancias|Q [1] & ( (\algo_1|contador_instancias|Q [0] & (!\algo_1|contador_instancias|Q [2] & \algo_1|contador_instancias|Q [3])) ) ) # ( !\algo_1|contador_instancias|Q [1] & ( 
// (!\algo_1|contador_instancias|Q [0] & (\algo_1|contador_instancias|Q [2] & !\algo_1|contador_instancias|Q [3])) # (\algo_1|contador_instancias|Q [0] & (!\algo_1|contador_instancias|Q [2] $ (\algo_1|contador_instancias|Q [3]))) ) )

	.dataa(!\algo_1|contador_instancias|Q [0]),
	.datab(gnd),
	.datac(!\algo_1|contador_instancias|Q [2]),
	.datad(!\algo_1|contador_instancias|Q [3]),
	.datae(gnd),
	.dataf(!\algo_1|contador_instancias|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instanciaKMP|WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instanciaKMP|WideOr14~0 .extended_lut = "off";
defparam \instanciaKMP|WideOr14~0 .lut_mask = 64'h5A055A0500500050;
defparam \instanciaKMP|WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N39
cyclonev_lcell_comb \instanciaKMP|display[0] (
// Equation(s):
// \instanciaKMP|display [0] = ( \instanciaKMP|WideOr14~0_combout  & ( (\instanciaKMP|display [0]) # (\instanciaKMP|WideOr0~0_combout ) ) ) # ( !\instanciaKMP|WideOr14~0_combout  & ( (!\instanciaKMP|WideOr0~0_combout  & \instanciaKMP|display [0]) ) )

	.dataa(gnd),
	.datab(!\instanciaKMP|WideOr0~0_combout ),
	.datac(!\instanciaKMP|display [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instanciaKMP|WideOr14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instanciaKMP|display [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instanciaKMP|display[0] .extended_lut = "off";
defparam \instanciaKMP|display[0] .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \instanciaKMP|display[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N42
cyclonev_lcell_comb \instanciaKMP|WideOr12~0 (
// Equation(s):
// \instanciaKMP|WideOr12~0_combout  = ( \algo_1|contador_instancias|Q [1] & ( (!\algo_1|contador_instancias|Q [0] & (\algo_1|contador_instancias|Q [2])) # (\algo_1|contador_instancias|Q [0] & ((\algo_1|contador_instancias|Q [3]))) ) ) # ( 
// !\algo_1|contador_instancias|Q [1] & ( (\algo_1|contador_instancias|Q [2] & (!\algo_1|contador_instancias|Q [0] $ (!\algo_1|contador_instancias|Q [3]))) ) )

	.dataa(gnd),
	.datab(!\algo_1|contador_instancias|Q [2]),
	.datac(!\algo_1|contador_instancias|Q [0]),
	.datad(!\algo_1|contador_instancias|Q [3]),
	.datae(gnd),
	.dataf(!\algo_1|contador_instancias|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instanciaKMP|WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instanciaKMP|WideOr12~0 .extended_lut = "off";
defparam \instanciaKMP|WideOr12~0 .lut_mask = 64'h03300330303F303F;
defparam \instanciaKMP|WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N45
cyclonev_lcell_comb \instanciaKMP|display[1] (
// Equation(s):
// \instanciaKMP|display [1] = ( \instanciaKMP|WideOr12~0_combout  & ( (\instanciaKMP|display [1]) # (\instanciaKMP|WideOr0~0_combout ) ) ) # ( !\instanciaKMP|WideOr12~0_combout  & ( (!\instanciaKMP|WideOr0~0_combout  & \instanciaKMP|display [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instanciaKMP|WideOr0~0_combout ),
	.datad(!\instanciaKMP|display [1]),
	.datae(gnd),
	.dataf(!\instanciaKMP|WideOr12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instanciaKMP|display [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instanciaKMP|display[1] .extended_lut = "off";
defparam \instanciaKMP|display[1] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \instanciaKMP|display[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N57
cyclonev_lcell_comb \instanciaKMP|WideOr10~0 (
// Equation(s):
// \instanciaKMP|WideOr10~0_combout  = ( \algo_1|contador_instancias|Q [2] & ( (\algo_1|contador_instancias|Q [3] & ((!\algo_1|contador_instancias|Q [0]) # (\algo_1|contador_instancias|Q [1]))) ) ) # ( !\algo_1|contador_instancias|Q [2] & ( 
// (!\algo_1|contador_instancias|Q [0] & (\algo_1|contador_instancias|Q [1] & !\algo_1|contador_instancias|Q [3])) ) )

	.dataa(!\algo_1|contador_instancias|Q [0]),
	.datab(gnd),
	.datac(!\algo_1|contador_instancias|Q [1]),
	.datad(!\algo_1|contador_instancias|Q [3]),
	.datae(gnd),
	.dataf(!\algo_1|contador_instancias|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instanciaKMP|WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instanciaKMP|WideOr10~0 .extended_lut = "off";
defparam \instanciaKMP|WideOr10~0 .lut_mask = 64'h0A000A0000AF00AF;
defparam \instanciaKMP|WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N24
cyclonev_lcell_comb \instanciaKMP|display[2] (
// Equation(s):
// \instanciaKMP|display [2] = ( \instanciaKMP|WideOr10~0_combout  & ( (\instanciaKMP|display [2]) # (\instanciaKMP|WideOr0~0_combout ) ) ) # ( !\instanciaKMP|WideOr10~0_combout  & ( (!\instanciaKMP|WideOr0~0_combout  & \instanciaKMP|display [2]) ) )

	.dataa(gnd),
	.datab(!\instanciaKMP|WideOr0~0_combout ),
	.datac(!\instanciaKMP|display [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instanciaKMP|WideOr10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instanciaKMP|display [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instanciaKMP|display[2] .extended_lut = "off";
defparam \instanciaKMP|display[2] .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \instanciaKMP|display[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N21
cyclonev_lcell_comb \instanciaKMP|WideOr8~0 (
// Equation(s):
// \instanciaKMP|WideOr8~0_combout  = ( \algo_1|contador_instancias|Q [3] & ( \algo_1|contador_instancias|Q [1] & ( !\algo_1|contador_instancias|Q [2] $ (\algo_1|contador_instancias|Q [0]) ) ) ) # ( !\algo_1|contador_instancias|Q [3] & ( 
// \algo_1|contador_instancias|Q [1] & ( (\algo_1|contador_instancias|Q [2] & \algo_1|contador_instancias|Q [0]) ) ) ) # ( !\algo_1|contador_instancias|Q [3] & ( !\algo_1|contador_instancias|Q [1] & ( !\algo_1|contador_instancias|Q [2] $ 
// (!\algo_1|contador_instancias|Q [0]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\algo_1|contador_instancias|Q [2]),
	.datad(!\algo_1|contador_instancias|Q [0]),
	.datae(!\algo_1|contador_instancias|Q [3]),
	.dataf(!\algo_1|contador_instancias|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instanciaKMP|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instanciaKMP|WideOr8~0 .extended_lut = "off";
defparam \instanciaKMP|WideOr8~0 .lut_mask = 64'h0FF00000000FF00F;
defparam \instanciaKMP|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N36
cyclonev_lcell_comb \instanciaKMP|display[3] (
// Equation(s):
// \instanciaKMP|display [3] = ( \instanciaKMP|WideOr8~0_combout  & ( (\instanciaKMP|display [3]) # (\instanciaKMP|WideOr0~0_combout ) ) ) # ( !\instanciaKMP|WideOr8~0_combout  & ( (!\instanciaKMP|WideOr0~0_combout  & \instanciaKMP|display [3]) ) )

	.dataa(gnd),
	.datab(!\instanciaKMP|WideOr0~0_combout ),
	.datac(gnd),
	.datad(!\instanciaKMP|display [3]),
	.datae(gnd),
	.dataf(!\instanciaKMP|WideOr8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instanciaKMP|display [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instanciaKMP|display[3] .extended_lut = "off";
defparam \instanciaKMP|display[3] .lut_mask = 64'h00CC00CC33FF33FF;
defparam \instanciaKMP|display[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N30
cyclonev_lcell_comb \instanciaKMP|WideOr6~0 (
// Equation(s):
// \instanciaKMP|WideOr6~0_combout  = ( \algo_1|contador_instancias|Q [1] & ( (\algo_1|contador_instancias|Q [0] & !\algo_1|contador_instancias|Q [3]) ) ) # ( !\algo_1|contador_instancias|Q [1] & ( (!\algo_1|contador_instancias|Q [2] & 
// (\algo_1|contador_instancias|Q [0])) # (\algo_1|contador_instancias|Q [2] & ((!\algo_1|contador_instancias|Q [3]))) ) )

	.dataa(gnd),
	.datab(!\algo_1|contador_instancias|Q [2]),
	.datac(!\algo_1|contador_instancias|Q [0]),
	.datad(!\algo_1|contador_instancias|Q [3]),
	.datae(gnd),
	.dataf(!\algo_1|contador_instancias|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instanciaKMP|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instanciaKMP|WideOr6~0 .extended_lut = "off";
defparam \instanciaKMP|WideOr6~0 .lut_mask = 64'h3F0C3F0C0F000F00;
defparam \instanciaKMP|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N54
cyclonev_lcell_comb \instanciaKMP|display[4] (
// Equation(s):
// \instanciaKMP|display [4] = ( \instanciaKMP|WideOr6~0_combout  & ( (\instanciaKMP|display [4]) # (\instanciaKMP|WideOr0~0_combout ) ) ) # ( !\instanciaKMP|WideOr6~0_combout  & ( (!\instanciaKMP|WideOr0~0_combout  & \instanciaKMP|display [4]) ) )

	.dataa(gnd),
	.datab(!\instanciaKMP|WideOr0~0_combout ),
	.datac(gnd),
	.datad(!\instanciaKMP|display [4]),
	.datae(gnd),
	.dataf(!\instanciaKMP|WideOr6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instanciaKMP|display [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instanciaKMP|display[4] .extended_lut = "off";
defparam \instanciaKMP|display[4] .lut_mask = 64'h00CC00CC33FF33FF;
defparam \instanciaKMP|display[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N6
cyclonev_lcell_comb \instanciaKMP|WideOr4~0 (
// Equation(s):
// \instanciaKMP|WideOr4~0_combout  = ( \algo_1|contador_instancias|Q [1] & ( (!\algo_1|contador_instancias|Q [3] & ((!\algo_1|contador_instancias|Q [2]) # (\algo_1|contador_instancias|Q [0]))) ) ) # ( !\algo_1|contador_instancias|Q [1] & ( 
// (\algo_1|contador_instancias|Q [0] & (!\algo_1|contador_instancias|Q [2] $ (\algo_1|contador_instancias|Q [3]))) ) )

	.dataa(gnd),
	.datab(!\algo_1|contador_instancias|Q [2]),
	.datac(!\algo_1|contador_instancias|Q [0]),
	.datad(!\algo_1|contador_instancias|Q [3]),
	.datae(gnd),
	.dataf(!\algo_1|contador_instancias|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instanciaKMP|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instanciaKMP|WideOr4~0 .extended_lut = "off";
defparam \instanciaKMP|WideOr4~0 .lut_mask = 64'h0C030C03CF00CF00;
defparam \instanciaKMP|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N15
cyclonev_lcell_comb \instanciaKMP|display[5] (
// Equation(s):
// \instanciaKMP|display [5] = ( \instanciaKMP|WideOr4~0_combout  & ( (\instanciaKMP|display [5]) # (\instanciaKMP|WideOr0~0_combout ) ) ) # ( !\instanciaKMP|WideOr4~0_combout  & ( (!\instanciaKMP|WideOr0~0_combout  & \instanciaKMP|display [5]) ) )

	.dataa(gnd),
	.datab(!\instanciaKMP|WideOr0~0_combout ),
	.datac(!\instanciaKMP|display [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instanciaKMP|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instanciaKMP|display [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instanciaKMP|display[5] .extended_lut = "off";
defparam \instanciaKMP|display[5] .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \instanciaKMP|display[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N33
cyclonev_lcell_comb \instanciaKMP|WideOr2~0 (
// Equation(s):
// \instanciaKMP|WideOr2~0_combout  = ( \algo_1|contador_instancias|Q [1] & ( (!\algo_1|contador_instancias|Q [0]) # ((!\algo_1|contador_instancias|Q [2]) # (\algo_1|contador_instancias|Q [3])) ) ) # ( !\algo_1|contador_instancias|Q [1] & ( 
// (!\algo_1|contador_instancias|Q [2] & ((\algo_1|contador_instancias|Q [3]))) # (\algo_1|contador_instancias|Q [2] & ((!\algo_1|contador_instancias|Q [3]) # (\algo_1|contador_instancias|Q [0]))) ) )

	.dataa(!\algo_1|contador_instancias|Q [0]),
	.datab(gnd),
	.datac(!\algo_1|contador_instancias|Q [2]),
	.datad(!\algo_1|contador_instancias|Q [3]),
	.datae(gnd),
	.dataf(!\algo_1|contador_instancias|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instanciaKMP|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instanciaKMP|WideOr2~0 .extended_lut = "off";
defparam \instanciaKMP|WideOr2~0 .lut_mask = 64'h0FF50FF5FAFFFAFF;
defparam \instanciaKMP|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N3
cyclonev_lcell_comb \instanciaKMP|display[6] (
// Equation(s):
// \instanciaKMP|display [6] = ( \instanciaKMP|display [6] & ( \instanciaKMP|WideOr2~0_combout  & ( !\instanciaKMP|WideOr0~0_combout  ) ) ) # ( \instanciaKMP|display [6] & ( !\instanciaKMP|WideOr2~0_combout  ) ) # ( !\instanciaKMP|display [6] & ( 
// !\instanciaKMP|WideOr2~0_combout  & ( \instanciaKMP|WideOr0~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instanciaKMP|WideOr0~0_combout ),
	.datad(gnd),
	.datae(!\instanciaKMP|display [6]),
	.dataf(!\instanciaKMP|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instanciaKMP|display [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instanciaKMP|display[6] .extended_lut = "off";
defparam \instanciaKMP|display[6] .lut_mask = 64'h0F0FFFFF0000F0F0;
defparam \instanciaKMP|display[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y56_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
