Version 3.2 HI-TECH Software Intermediate Code
"1341 C:\Program Files (x86)\Microchip\xc8\v1.34\include\pic16f1503.h
[s S77 :2 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S77 . SCS . IRCF ]
"1346
[s S78 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S78 . SCS0 SCS1 . IRCF0 IRCF1 IRCF2 IRCF3 ]
"1340
[u S76 `S77 1 `S78 1 ]
[n S76 . . . ]
"1356
[v _OSCCONbits `VS76 ~T0 @X0 0 e@153 ]
"1406
[s S80 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S80 . HFIOFS LFIOFR . HFIOFR ]
"1405
[u S79 `S80 1 ]
[n S79 . . ]
"1413
[v _OSCSTATbits `VS79 ~T0 @X0 0 e@154 ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic16f1503.h: 49: extern volatile unsigned char INDF0 @ 0x000;
"51 C:\Program Files (x86)\Microchip\xc8\v1.34\include\pic16f1503.h
[; ;pic16f1503.h: 51: asm("INDF0 equ 00h");
[; <" INDF0 equ 00h ;# ">
[; ;pic16f1503.h: 54: typedef union {
[; ;pic16f1503.h: 55: struct {
[; ;pic16f1503.h: 56: unsigned INDF0 :8;
[; ;pic16f1503.h: 57: };
[; ;pic16f1503.h: 58: } INDF0bits_t;
[; ;pic16f1503.h: 59: extern volatile INDF0bits_t INDF0bits @ 0x000;
[; ;pic16f1503.h: 68: extern volatile unsigned char INDF1 @ 0x001;
"70
[; ;pic16f1503.h: 70: asm("INDF1 equ 01h");
[; <" INDF1 equ 01h ;# ">
[; ;pic16f1503.h: 73: typedef union {
[; ;pic16f1503.h: 74: struct {
[; ;pic16f1503.h: 75: unsigned INDF1 :8;
[; ;pic16f1503.h: 76: };
[; ;pic16f1503.h: 77: } INDF1bits_t;
[; ;pic16f1503.h: 78: extern volatile INDF1bits_t INDF1bits @ 0x001;
[; ;pic16f1503.h: 87: extern volatile unsigned char PCL @ 0x002;
"89
[; ;pic16f1503.h: 89: asm("PCL equ 02h");
[; <" PCL equ 02h ;# ">
[; ;pic16f1503.h: 92: typedef union {
[; ;pic16f1503.h: 93: struct {
[; ;pic16f1503.h: 94: unsigned PCL :8;
[; ;pic16f1503.h: 95: };
[; ;pic16f1503.h: 96: } PCLbits_t;
[; ;pic16f1503.h: 97: extern volatile PCLbits_t PCLbits @ 0x002;
[; ;pic16f1503.h: 106: extern volatile unsigned char STATUS @ 0x003;
"108
[; ;pic16f1503.h: 108: asm("STATUS equ 03h");
[; <" STATUS equ 03h ;# ">
[; ;pic16f1503.h: 111: typedef union {
[; ;pic16f1503.h: 112: struct {
[; ;pic16f1503.h: 113: unsigned C :1;
[; ;pic16f1503.h: 114: unsigned DC :1;
[; ;pic16f1503.h: 115: unsigned Z :1;
[; ;pic16f1503.h: 116: unsigned nPD :1;
[; ;pic16f1503.h: 117: unsigned nTO :1;
[; ;pic16f1503.h: 118: };
[; ;pic16f1503.h: 119: struct {
[; ;pic16f1503.h: 120: unsigned CARRY :1;
[; ;pic16f1503.h: 121: };
[; ;pic16f1503.h: 122: struct {
[; ;pic16f1503.h: 123: unsigned :2;
[; ;pic16f1503.h: 124: unsigned ZERO :1;
[; ;pic16f1503.h: 125: };
[; ;pic16f1503.h: 126: } STATUSbits_t;
[; ;pic16f1503.h: 127: extern volatile STATUSbits_t STATUSbits @ 0x003;
[; ;pic16f1503.h: 166: extern volatile unsigned short FSR0 @ 0x004;
[; ;pic16f1503.h: 169: extern volatile unsigned char FSR0L @ 0x004;
"171
[; ;pic16f1503.h: 171: asm("FSR0L equ 04h");
[; <" FSR0L equ 04h ;# ">
[; ;pic16f1503.h: 174: typedef union {
[; ;pic16f1503.h: 175: struct {
[; ;pic16f1503.h: 176: unsigned FSR0L :8;
[; ;pic16f1503.h: 177: };
[; ;pic16f1503.h: 178: } FSR0Lbits_t;
[; ;pic16f1503.h: 179: extern volatile FSR0Lbits_t FSR0Lbits @ 0x004;
[; ;pic16f1503.h: 188: extern volatile unsigned char FSR0H @ 0x005;
"190
[; ;pic16f1503.h: 190: asm("FSR0H equ 05h");
[; <" FSR0H equ 05h ;# ">
[; ;pic16f1503.h: 193: typedef union {
[; ;pic16f1503.h: 194: struct {
[; ;pic16f1503.h: 195: unsigned FSR0H :8;
[; ;pic16f1503.h: 196: };
[; ;pic16f1503.h: 197: } FSR0Hbits_t;
[; ;pic16f1503.h: 198: extern volatile FSR0Hbits_t FSR0Hbits @ 0x005;
[; ;pic16f1503.h: 207: extern volatile unsigned short FSR1 @ 0x006;
[; ;pic16f1503.h: 210: extern volatile unsigned char FSR1L @ 0x006;
"212
[; ;pic16f1503.h: 212: asm("FSR1L equ 06h");
[; <" FSR1L equ 06h ;# ">
[; ;pic16f1503.h: 215: typedef union {
[; ;pic16f1503.h: 216: struct {
[; ;pic16f1503.h: 217: unsigned FSR1L :8;
[; ;pic16f1503.h: 218: };
[; ;pic16f1503.h: 219: } FSR1Lbits_t;
[; ;pic16f1503.h: 220: extern volatile FSR1Lbits_t FSR1Lbits @ 0x006;
[; ;pic16f1503.h: 229: extern volatile unsigned char FSR1H @ 0x007;
"231
[; ;pic16f1503.h: 231: asm("FSR1H equ 07h");
[; <" FSR1H equ 07h ;# ">
[; ;pic16f1503.h: 234: typedef union {
[; ;pic16f1503.h: 235: struct {
[; ;pic16f1503.h: 236: unsigned FSR1H :8;
[; ;pic16f1503.h: 237: };
[; ;pic16f1503.h: 238: } FSR1Hbits_t;
[; ;pic16f1503.h: 239: extern volatile FSR1Hbits_t FSR1Hbits @ 0x007;
[; ;pic16f1503.h: 248: extern volatile unsigned char BSR @ 0x008;
"250
[; ;pic16f1503.h: 250: asm("BSR equ 08h");
[; <" BSR equ 08h ;# ">
[; ;pic16f1503.h: 253: typedef union {
[; ;pic16f1503.h: 254: struct {
[; ;pic16f1503.h: 255: unsigned BSR :5;
[; ;pic16f1503.h: 256: };
[; ;pic16f1503.h: 257: struct {
[; ;pic16f1503.h: 258: unsigned BSR0 :1;
[; ;pic16f1503.h: 259: unsigned BSR1 :1;
[; ;pic16f1503.h: 260: unsigned BSR2 :1;
[; ;pic16f1503.h: 261: unsigned BSR3 :1;
[; ;pic16f1503.h: 262: unsigned BSR4 :1;
[; ;pic16f1503.h: 263: };
[; ;pic16f1503.h: 264: } BSRbits_t;
[; ;pic16f1503.h: 265: extern volatile BSRbits_t BSRbits @ 0x008;
[; ;pic16f1503.h: 299: extern volatile unsigned char WREG @ 0x009;
"301
[; ;pic16f1503.h: 301: asm("WREG equ 09h");
[; <" WREG equ 09h ;# ">
[; ;pic16f1503.h: 304: typedef union {
[; ;pic16f1503.h: 305: struct {
[; ;pic16f1503.h: 306: unsigned WREG0 :8;
[; ;pic16f1503.h: 307: };
[; ;pic16f1503.h: 308: } WREGbits_t;
[; ;pic16f1503.h: 309: extern volatile WREGbits_t WREGbits @ 0x009;
[; ;pic16f1503.h: 318: extern volatile unsigned char PCLATH @ 0x00A;
"320
[; ;pic16f1503.h: 320: asm("PCLATH equ 0Ah");
[; <" PCLATH equ 0Ah ;# ">
[; ;pic16f1503.h: 323: typedef union {
[; ;pic16f1503.h: 324: struct {
[; ;pic16f1503.h: 325: unsigned PCLATH :7;
[; ;pic16f1503.h: 326: };
[; ;pic16f1503.h: 327: } PCLATHbits_t;
[; ;pic16f1503.h: 328: extern volatile PCLATHbits_t PCLATHbits @ 0x00A;
[; ;pic16f1503.h: 337: extern volatile unsigned char INTCON @ 0x00B;
"339
[; ;pic16f1503.h: 339: asm("INTCON equ 0Bh");
[; <" INTCON equ 0Bh ;# ">
[; ;pic16f1503.h: 342: typedef union {
[; ;pic16f1503.h: 343: struct {
[; ;pic16f1503.h: 344: unsigned IOCIF :1;
[; ;pic16f1503.h: 345: unsigned INTF :1;
[; ;pic16f1503.h: 346: unsigned TMR0IF :1;
[; ;pic16f1503.h: 347: unsigned IOCIE :1;
[; ;pic16f1503.h: 348: unsigned INTE :1;
[; ;pic16f1503.h: 349: unsigned TMR0IE :1;
[; ;pic16f1503.h: 350: unsigned PEIE :1;
[; ;pic16f1503.h: 351: unsigned GIE :1;
[; ;pic16f1503.h: 352: };
[; ;pic16f1503.h: 353: struct {
[; ;pic16f1503.h: 354: unsigned :2;
[; ;pic16f1503.h: 355: unsigned T0IF :1;
[; ;pic16f1503.h: 356: unsigned :2;
[; ;pic16f1503.h: 357: unsigned T0IE :1;
[; ;pic16f1503.h: 358: };
[; ;pic16f1503.h: 359: } INTCONbits_t;
[; ;pic16f1503.h: 360: extern volatile INTCONbits_t INTCONbits @ 0x00B;
[; ;pic16f1503.h: 414: extern volatile unsigned char PORTA @ 0x00C;
"416
[; ;pic16f1503.h: 416: asm("PORTA equ 0Ch");
[; <" PORTA equ 0Ch ;# ">
[; ;pic16f1503.h: 419: typedef union {
[; ;pic16f1503.h: 420: struct {
[; ;pic16f1503.h: 421: unsigned RA0 :1;
[; ;pic16f1503.h: 422: unsigned RA1 :1;
[; ;pic16f1503.h: 423: unsigned RA2 :1;
[; ;pic16f1503.h: 424: unsigned RA3 :1;
[; ;pic16f1503.h: 425: unsigned RA4 :1;
[; ;pic16f1503.h: 426: unsigned RA5 :1;
[; ;pic16f1503.h: 427: };
[; ;pic16f1503.h: 428: } PORTAbits_t;
[; ;pic16f1503.h: 429: extern volatile PORTAbits_t PORTAbits @ 0x00C;
[; ;pic16f1503.h: 463: extern volatile unsigned char PORTC @ 0x00E;
"465
[; ;pic16f1503.h: 465: asm("PORTC equ 0Eh");
[; <" PORTC equ 0Eh ;# ">
[; ;pic16f1503.h: 468: typedef union {
[; ;pic16f1503.h: 469: struct {
[; ;pic16f1503.h: 470: unsigned RC0 :1;
[; ;pic16f1503.h: 471: unsigned RC1 :1;
[; ;pic16f1503.h: 472: unsigned RC2 :1;
[; ;pic16f1503.h: 473: unsigned RC3 :1;
[; ;pic16f1503.h: 474: unsigned RC4 :1;
[; ;pic16f1503.h: 475: unsigned RC5 :1;
[; ;pic16f1503.h: 476: };
[; ;pic16f1503.h: 477: } PORTCbits_t;
[; ;pic16f1503.h: 478: extern volatile PORTCbits_t PORTCbits @ 0x00E;
[; ;pic16f1503.h: 512: extern volatile unsigned char PIR1 @ 0x011;
"514
[; ;pic16f1503.h: 514: asm("PIR1 equ 011h");
[; <" PIR1 equ 011h ;# ">
[; ;pic16f1503.h: 517: typedef union {
[; ;pic16f1503.h: 518: struct {
[; ;pic16f1503.h: 519: unsigned TMR1IF :1;
[; ;pic16f1503.h: 520: unsigned TMR2IF :1;
[; ;pic16f1503.h: 521: unsigned :1;
[; ;pic16f1503.h: 522: unsigned SSP1IF :1;
[; ;pic16f1503.h: 523: unsigned :2;
[; ;pic16f1503.h: 524: unsigned ADIF :1;
[; ;pic16f1503.h: 525: unsigned TMR1GIF :1;
[; ;pic16f1503.h: 526: };
[; ;pic16f1503.h: 527: } PIR1bits_t;
[; ;pic16f1503.h: 528: extern volatile PIR1bits_t PIR1bits @ 0x011;
[; ;pic16f1503.h: 557: extern volatile unsigned char PIR2 @ 0x012;
"559
[; ;pic16f1503.h: 559: asm("PIR2 equ 012h");
[; <" PIR2 equ 012h ;# ">
[; ;pic16f1503.h: 562: typedef union {
[; ;pic16f1503.h: 563: struct {
[; ;pic16f1503.h: 564: unsigned :2;
[; ;pic16f1503.h: 565: unsigned NCO1IF :1;
[; ;pic16f1503.h: 566: unsigned BCL1IF :1;
[; ;pic16f1503.h: 567: unsigned :1;
[; ;pic16f1503.h: 568: unsigned C1IF :1;
[; ;pic16f1503.h: 569: unsigned C2IF :1;
[; ;pic16f1503.h: 570: };
[; ;pic16f1503.h: 571: } PIR2bits_t;
[; ;pic16f1503.h: 572: extern volatile PIR2bits_t PIR2bits @ 0x012;
[; ;pic16f1503.h: 596: extern volatile unsigned char PIR3 @ 0x013;
"598
[; ;pic16f1503.h: 598: asm("PIR3 equ 013h");
[; <" PIR3 equ 013h ;# ">
[; ;pic16f1503.h: 601: typedef union {
[; ;pic16f1503.h: 602: struct {
[; ;pic16f1503.h: 603: unsigned CLC1IF :1;
[; ;pic16f1503.h: 604: unsigned CLC2IF :1;
[; ;pic16f1503.h: 605: };
[; ;pic16f1503.h: 606: } PIR3bits_t;
[; ;pic16f1503.h: 607: extern volatile PIR3bits_t PIR3bits @ 0x013;
[; ;pic16f1503.h: 621: extern volatile unsigned char TMR0 @ 0x015;
"623
[; ;pic16f1503.h: 623: asm("TMR0 equ 015h");
[; <" TMR0 equ 015h ;# ">
[; ;pic16f1503.h: 626: typedef union {
[; ;pic16f1503.h: 627: struct {
[; ;pic16f1503.h: 628: unsigned TMR0 :8;
[; ;pic16f1503.h: 629: };
[; ;pic16f1503.h: 630: } TMR0bits_t;
[; ;pic16f1503.h: 631: extern volatile TMR0bits_t TMR0bits @ 0x015;
[; ;pic16f1503.h: 640: extern volatile unsigned short TMR1 @ 0x016;
"642
[; ;pic16f1503.h: 642: asm("TMR1 equ 016h");
[; <" TMR1 equ 016h ;# ">
[; ;pic16f1503.h: 646: extern volatile unsigned char TMR1L @ 0x016;
"648
[; ;pic16f1503.h: 648: asm("TMR1L equ 016h");
[; <" TMR1L equ 016h ;# ">
[; ;pic16f1503.h: 651: typedef union {
[; ;pic16f1503.h: 652: struct {
[; ;pic16f1503.h: 653: unsigned TMR1L :8;
[; ;pic16f1503.h: 654: };
[; ;pic16f1503.h: 655: } TMR1Lbits_t;
[; ;pic16f1503.h: 656: extern volatile TMR1Lbits_t TMR1Lbits @ 0x016;
[; ;pic16f1503.h: 665: extern volatile unsigned char TMR1H @ 0x017;
"667
[; ;pic16f1503.h: 667: asm("TMR1H equ 017h");
[; <" TMR1H equ 017h ;# ">
[; ;pic16f1503.h: 670: typedef union {
[; ;pic16f1503.h: 671: struct {
[; ;pic16f1503.h: 672: unsigned TMR1H :8;
[; ;pic16f1503.h: 673: };
[; ;pic16f1503.h: 674: } TMR1Hbits_t;
[; ;pic16f1503.h: 675: extern volatile TMR1Hbits_t TMR1Hbits @ 0x017;
[; ;pic16f1503.h: 684: extern volatile unsigned char T1CON @ 0x018;
"686
[; ;pic16f1503.h: 686: asm("T1CON equ 018h");
[; <" T1CON equ 018h ;# ">
[; ;pic16f1503.h: 689: typedef union {
[; ;pic16f1503.h: 690: struct {
[; ;pic16f1503.h: 691: unsigned TMR1ON :1;
[; ;pic16f1503.h: 692: unsigned :1;
[; ;pic16f1503.h: 693: unsigned nT1SYNC :1;
[; ;pic16f1503.h: 694: unsigned T1OSCEN :1;
[; ;pic16f1503.h: 695: unsigned T1CKPS :2;
[; ;pic16f1503.h: 696: unsigned TMR1CS :2;
[; ;pic16f1503.h: 697: };
[; ;pic16f1503.h: 698: struct {
[; ;pic16f1503.h: 699: unsigned :4;
[; ;pic16f1503.h: 700: unsigned T1CKPS0 :1;
[; ;pic16f1503.h: 701: unsigned T1CKPS1 :1;
[; ;pic16f1503.h: 702: unsigned TMR1CS0 :1;
[; ;pic16f1503.h: 703: unsigned TMR1CS1 :1;
[; ;pic16f1503.h: 704: };
[; ;pic16f1503.h: 705: } T1CONbits_t;
[; ;pic16f1503.h: 706: extern volatile T1CONbits_t T1CONbits @ 0x018;
[; ;pic16f1503.h: 755: extern volatile unsigned char T1GCON @ 0x019;
"757
[; ;pic16f1503.h: 757: asm("T1GCON equ 019h");
[; <" T1GCON equ 019h ;# ">
[; ;pic16f1503.h: 760: typedef union {
[; ;pic16f1503.h: 761: struct {
[; ;pic16f1503.h: 762: unsigned T1GSS :2;
[; ;pic16f1503.h: 763: unsigned T1GVAL :1;
[; ;pic16f1503.h: 764: unsigned T1GGO_nDONE :1;
[; ;pic16f1503.h: 765: unsigned T1GSPM :1;
[; ;pic16f1503.h: 766: unsigned T1GTM :1;
[; ;pic16f1503.h: 767: unsigned T1GPOL :1;
[; ;pic16f1503.h: 768: unsigned TMR1GE :1;
[; ;pic16f1503.h: 769: };
[; ;pic16f1503.h: 770: struct {
[; ;pic16f1503.h: 771: unsigned T1GSS0 :1;
[; ;pic16f1503.h: 772: unsigned T1GSS1 :1;
[; ;pic16f1503.h: 773: };
[; ;pic16f1503.h: 774: } T1GCONbits_t;
[; ;pic16f1503.h: 775: extern volatile T1GCONbits_t T1GCONbits @ 0x019;
[; ;pic16f1503.h: 824: extern volatile unsigned char TMR2 @ 0x01A;
"826
[; ;pic16f1503.h: 826: asm("TMR2 equ 01Ah");
[; <" TMR2 equ 01Ah ;# ">
[; ;pic16f1503.h: 829: typedef union {
[; ;pic16f1503.h: 830: struct {
[; ;pic16f1503.h: 831: unsigned TMR2 :8;
[; ;pic16f1503.h: 832: };
[; ;pic16f1503.h: 833: } TMR2bits_t;
[; ;pic16f1503.h: 834: extern volatile TMR2bits_t TMR2bits @ 0x01A;
[; ;pic16f1503.h: 843: extern volatile unsigned char PR2 @ 0x01B;
"845
[; ;pic16f1503.h: 845: asm("PR2 equ 01Bh");
[; <" PR2 equ 01Bh ;# ">
[; ;pic16f1503.h: 848: typedef union {
[; ;pic16f1503.h: 849: struct {
[; ;pic16f1503.h: 850: unsigned PR2 :8;
[; ;pic16f1503.h: 851: };
[; ;pic16f1503.h: 852: } PR2bits_t;
[; ;pic16f1503.h: 853: extern volatile PR2bits_t PR2bits @ 0x01B;
[; ;pic16f1503.h: 862: extern volatile unsigned char T2CON @ 0x01C;
"864
[; ;pic16f1503.h: 864: asm("T2CON equ 01Ch");
[; <" T2CON equ 01Ch ;# ">
[; ;pic16f1503.h: 867: typedef union {
[; ;pic16f1503.h: 868: struct {
[; ;pic16f1503.h: 869: unsigned T2CKPS :2;
[; ;pic16f1503.h: 870: unsigned TMR2ON :1;
[; ;pic16f1503.h: 871: unsigned T2OUTPS :4;
[; ;pic16f1503.h: 872: };
[; ;pic16f1503.h: 873: struct {
[; ;pic16f1503.h: 874: unsigned T2CKPS0 :1;
[; ;pic16f1503.h: 875: unsigned T2CKPS1 :1;
[; ;pic16f1503.h: 876: unsigned :1;
[; ;pic16f1503.h: 877: unsigned T2OUTPS0 :1;
[; ;pic16f1503.h: 878: unsigned T2OUTPS1 :1;
[; ;pic16f1503.h: 879: unsigned T2OUTPS2 :1;
[; ;pic16f1503.h: 880: unsigned T2OUTPS3 :1;
[; ;pic16f1503.h: 881: };
[; ;pic16f1503.h: 882: } T2CONbits_t;
[; ;pic16f1503.h: 883: extern volatile T2CONbits_t T2CONbits @ 0x01C;
[; ;pic16f1503.h: 932: extern volatile unsigned char TRISA @ 0x08C;
"934
[; ;pic16f1503.h: 934: asm("TRISA equ 08Ch");
[; <" TRISA equ 08Ch ;# ">
[; ;pic16f1503.h: 937: typedef union {
[; ;pic16f1503.h: 938: struct {
[; ;pic16f1503.h: 939: unsigned TRISA0 :1;
[; ;pic16f1503.h: 940: unsigned TRISA1 :1;
[; ;pic16f1503.h: 941: unsigned TRISA2 :1;
[; ;pic16f1503.h: 942: unsigned TRISA3 :1;
[; ;pic16f1503.h: 943: unsigned TRISA4 :1;
[; ;pic16f1503.h: 944: unsigned TRISA5 :1;
[; ;pic16f1503.h: 945: };
[; ;pic16f1503.h: 946: } TRISAbits_t;
[; ;pic16f1503.h: 947: extern volatile TRISAbits_t TRISAbits @ 0x08C;
[; ;pic16f1503.h: 981: extern volatile unsigned char TRISC @ 0x08E;
"983
[; ;pic16f1503.h: 983: asm("TRISC equ 08Eh");
[; <" TRISC equ 08Eh ;# ">
[; ;pic16f1503.h: 986: typedef union {
[; ;pic16f1503.h: 987: struct {
[; ;pic16f1503.h: 988: unsigned TRISC0 :1;
[; ;pic16f1503.h: 989: unsigned TRISC1 :1;
[; ;pic16f1503.h: 990: unsigned TRISC2 :1;
[; ;pic16f1503.h: 991: unsigned TRISC3 :1;
[; ;pic16f1503.h: 992: unsigned TRISC4 :1;
[; ;pic16f1503.h: 993: unsigned TRISC5 :1;
[; ;pic16f1503.h: 994: };
[; ;pic16f1503.h: 995: } TRISCbits_t;
[; ;pic16f1503.h: 996: extern volatile TRISCbits_t TRISCbits @ 0x08E;
[; ;pic16f1503.h: 1030: extern volatile unsigned char PIE1 @ 0x091;
"1032
[; ;pic16f1503.h: 1032: asm("PIE1 equ 091h");
[; <" PIE1 equ 091h ;# ">
[; ;pic16f1503.h: 1035: typedef union {
[; ;pic16f1503.h: 1036: struct {
[; ;pic16f1503.h: 1037: unsigned TMR1IE :1;
[; ;pic16f1503.h: 1038: unsigned TMR2IE :1;
[; ;pic16f1503.h: 1039: unsigned :1;
[; ;pic16f1503.h: 1040: unsigned SSP1IE :1;
[; ;pic16f1503.h: 1041: unsigned :2;
[; ;pic16f1503.h: 1042: unsigned ADIE :1;
[; ;pic16f1503.h: 1043: unsigned TMR1GIE :1;
[; ;pic16f1503.h: 1044: };
[; ;pic16f1503.h: 1045: } PIE1bits_t;
[; ;pic16f1503.h: 1046: extern volatile PIE1bits_t PIE1bits @ 0x091;
[; ;pic16f1503.h: 1075: extern volatile unsigned char PIE2 @ 0x092;
"1077
[; ;pic16f1503.h: 1077: asm("PIE2 equ 092h");
[; <" PIE2 equ 092h ;# ">
[; ;pic16f1503.h: 1080: typedef union {
[; ;pic16f1503.h: 1081: struct {
[; ;pic16f1503.h: 1082: unsigned :2;
[; ;pic16f1503.h: 1083: unsigned NCO1IE :1;
[; ;pic16f1503.h: 1084: unsigned BCL1IE :1;
[; ;pic16f1503.h: 1085: unsigned :1;
[; ;pic16f1503.h: 1086: unsigned C1IE :1;
[; ;pic16f1503.h: 1087: unsigned C2IE :1;
[; ;pic16f1503.h: 1088: };
[; ;pic16f1503.h: 1089: } PIE2bits_t;
[; ;pic16f1503.h: 1090: extern volatile PIE2bits_t PIE2bits @ 0x092;
[; ;pic16f1503.h: 1114: extern volatile unsigned char PIE3 @ 0x093;
"1116
[; ;pic16f1503.h: 1116: asm("PIE3 equ 093h");
[; <" PIE3 equ 093h ;# ">
[; ;pic16f1503.h: 1119: typedef union {
[; ;pic16f1503.h: 1120: struct {
[; ;pic16f1503.h: 1121: unsigned CLC1IE :1;
[; ;pic16f1503.h: 1122: unsigned CLC2IE :1;
[; ;pic16f1503.h: 1123: };
[; ;pic16f1503.h: 1124: } PIE3bits_t;
[; ;pic16f1503.h: 1125: extern volatile PIE3bits_t PIE3bits @ 0x093;
[; ;pic16f1503.h: 1139: extern volatile unsigned char OPTION_REG @ 0x095;
"1141
[; ;pic16f1503.h: 1141: asm("OPTION_REG equ 095h");
[; <" OPTION_REG equ 095h ;# ">
[; ;pic16f1503.h: 1144: typedef union {
[; ;pic16f1503.h: 1145: struct {
[; ;pic16f1503.h: 1146: unsigned PS :3;
[; ;pic16f1503.h: 1147: unsigned PSA :1;
[; ;pic16f1503.h: 1148: unsigned TMR0SE :1;
[; ;pic16f1503.h: 1149: unsigned TMR0CS :1;
[; ;pic16f1503.h: 1150: unsigned INTEDG :1;
[; ;pic16f1503.h: 1151: unsigned nWPUEN :1;
[; ;pic16f1503.h: 1152: };
[; ;pic16f1503.h: 1153: struct {
[; ;pic16f1503.h: 1154: unsigned PS0 :1;
[; ;pic16f1503.h: 1155: unsigned PS1 :1;
[; ;pic16f1503.h: 1156: unsigned PS2 :1;
[; ;pic16f1503.h: 1157: unsigned :1;
[; ;pic16f1503.h: 1158: unsigned T0SE :1;
[; ;pic16f1503.h: 1159: unsigned T0CS :1;
[; ;pic16f1503.h: 1160: };
[; ;pic16f1503.h: 1161: } OPTION_REGbits_t;
[; ;pic16f1503.h: 1162: extern volatile OPTION_REGbits_t OPTION_REGbits @ 0x095;
[; ;pic16f1503.h: 1221: extern volatile unsigned char PCON @ 0x096;
"1223
[; ;pic16f1503.h: 1223: asm("PCON equ 096h");
[; <" PCON equ 096h ;# ">
[; ;pic16f1503.h: 1226: typedef union {
[; ;pic16f1503.h: 1227: struct {
[; ;pic16f1503.h: 1228: unsigned nBOR :1;
[; ;pic16f1503.h: 1229: unsigned nPOR :1;
[; ;pic16f1503.h: 1230: unsigned nRI :1;
[; ;pic16f1503.h: 1231: unsigned nRMCLR :1;
[; ;pic16f1503.h: 1232: unsigned nRWDT :1;
[; ;pic16f1503.h: 1233: unsigned :1;
[; ;pic16f1503.h: 1234: unsigned STKUNF :1;
[; ;pic16f1503.h: 1235: unsigned STKOVF :1;
[; ;pic16f1503.h: 1236: };
[; ;pic16f1503.h: 1237: } PCONbits_t;
[; ;pic16f1503.h: 1238: extern volatile PCONbits_t PCONbits @ 0x096;
[; ;pic16f1503.h: 1277: extern volatile unsigned char WDTCON @ 0x097;
"1279
[; ;pic16f1503.h: 1279: asm("WDTCON equ 097h");
[; <" WDTCON equ 097h ;# ">
[; ;pic16f1503.h: 1282: typedef union {
[; ;pic16f1503.h: 1283: struct {
[; ;pic16f1503.h: 1284: unsigned SWDTEN :1;
[; ;pic16f1503.h: 1285: unsigned WDTPS :5;
[; ;pic16f1503.h: 1286: };
[; ;pic16f1503.h: 1287: struct {
[; ;pic16f1503.h: 1288: unsigned :1;
[; ;pic16f1503.h: 1289: unsigned WDTPS0 :1;
[; ;pic16f1503.h: 1290: unsigned WDTPS1 :1;
[; ;pic16f1503.h: 1291: unsigned WDTPS2 :1;
[; ;pic16f1503.h: 1292: unsigned WDTPS3 :1;
[; ;pic16f1503.h: 1293: unsigned WDTPS4 :1;
[; ;pic16f1503.h: 1294: };
[; ;pic16f1503.h: 1295: } WDTCONbits_t;
[; ;pic16f1503.h: 1296: extern volatile WDTCONbits_t WDTCONbits @ 0x097;
[; ;pic16f1503.h: 1335: extern volatile unsigned char OSCCON @ 0x099;
"1337
[; ;pic16f1503.h: 1337: asm("OSCCON equ 099h");
[; <" OSCCON equ 099h ;# ">
[; ;pic16f1503.h: 1340: typedef union {
[; ;pic16f1503.h: 1341: struct {
[; ;pic16f1503.h: 1342: unsigned SCS :2;
[; ;pic16f1503.h: 1343: unsigned :1;
[; ;pic16f1503.h: 1344: unsigned IRCF :4;
[; ;pic16f1503.h: 1345: };
[; ;pic16f1503.h: 1346: struct {
[; ;pic16f1503.h: 1347: unsigned SCS0 :1;
[; ;pic16f1503.h: 1348: unsigned SCS1 :1;
[; ;pic16f1503.h: 1349: unsigned :1;
[; ;pic16f1503.h: 1350: unsigned IRCF0 :1;
[; ;pic16f1503.h: 1351: unsigned IRCF1 :1;
[; ;pic16f1503.h: 1352: unsigned IRCF2 :1;
[; ;pic16f1503.h: 1353: unsigned IRCF3 :1;
[; ;pic16f1503.h: 1354: };
[; ;pic16f1503.h: 1355: } OSCCONbits_t;
[; ;pic16f1503.h: 1356: extern volatile OSCCONbits_t OSCCONbits @ 0x099;
[; ;pic16f1503.h: 1400: extern volatile unsigned char OSCSTAT @ 0x09A;
"1402
[; ;pic16f1503.h: 1402: asm("OSCSTAT equ 09Ah");
[; <" OSCSTAT equ 09Ah ;# ">
[; ;pic16f1503.h: 1405: typedef union {
[; ;pic16f1503.h: 1406: struct {
[; ;pic16f1503.h: 1407: unsigned HFIOFS :1;
[; ;pic16f1503.h: 1408: unsigned LFIOFR :1;
[; ;pic16f1503.h: 1409: unsigned :2;
[; ;pic16f1503.h: 1410: unsigned HFIOFR :1;
[; ;pic16f1503.h: 1411: };
[; ;pic16f1503.h: 1412: } OSCSTATbits_t;
[; ;pic16f1503.h: 1413: extern volatile OSCSTATbits_t OSCSTATbits @ 0x09A;
[; ;pic16f1503.h: 1432: extern volatile unsigned short ADRES @ 0x09B;
"1434
[; ;pic16f1503.h: 1434: asm("ADRES equ 09Bh");
[; <" ADRES equ 09Bh ;# ">
[; ;pic16f1503.h: 1438: extern volatile unsigned char ADRESL @ 0x09B;
"1440
[; ;pic16f1503.h: 1440: asm("ADRESL equ 09Bh");
[; <" ADRESL equ 09Bh ;# ">
[; ;pic16f1503.h: 1443: typedef union {
[; ;pic16f1503.h: 1444: struct {
[; ;pic16f1503.h: 1445: unsigned ADRESL :8;
[; ;pic16f1503.h: 1446: };
[; ;pic16f1503.h: 1447: } ADRESLbits_t;
[; ;pic16f1503.h: 1448: extern volatile ADRESLbits_t ADRESLbits @ 0x09B;
[; ;pic16f1503.h: 1457: extern volatile unsigned char ADRESH @ 0x09C;
"1459
[; ;pic16f1503.h: 1459: asm("ADRESH equ 09Ch");
[; <" ADRESH equ 09Ch ;# ">
[; ;pic16f1503.h: 1462: typedef union {
[; ;pic16f1503.h: 1463: struct {
[; ;pic16f1503.h: 1464: unsigned ADRESH :8;
[; ;pic16f1503.h: 1465: };
[; ;pic16f1503.h: 1466: } ADRESHbits_t;
[; ;pic16f1503.h: 1467: extern volatile ADRESHbits_t ADRESHbits @ 0x09C;
[; ;pic16f1503.h: 1476: extern volatile unsigned char ADCON0 @ 0x09D;
"1478
[; ;pic16f1503.h: 1478: asm("ADCON0 equ 09Dh");
[; <" ADCON0 equ 09Dh ;# ">
[; ;pic16f1503.h: 1481: typedef union {
[; ;pic16f1503.h: 1482: struct {
[; ;pic16f1503.h: 1483: unsigned ADON :1;
[; ;pic16f1503.h: 1484: unsigned GO_nDONE :1;
[; ;pic16f1503.h: 1485: unsigned CHS :5;
[; ;pic16f1503.h: 1486: };
[; ;pic16f1503.h: 1487: struct {
[; ;pic16f1503.h: 1488: unsigned :1;
[; ;pic16f1503.h: 1489: unsigned ADGO :1;
[; ;pic16f1503.h: 1490: unsigned CHS0 :1;
[; ;pic16f1503.h: 1491: unsigned CHS1 :1;
[; ;pic16f1503.h: 1492: unsigned CHS2 :1;
[; ;pic16f1503.h: 1493: unsigned CHS3 :1;
[; ;pic16f1503.h: 1494: unsigned CHS4 :1;
[; ;pic16f1503.h: 1495: };
[; ;pic16f1503.h: 1496: struct {
[; ;pic16f1503.h: 1497: unsigned :1;
[; ;pic16f1503.h: 1498: unsigned GO :1;
[; ;pic16f1503.h: 1499: };
[; ;pic16f1503.h: 1500: } ADCON0bits_t;
[; ;pic16f1503.h: 1501: extern volatile ADCON0bits_t ADCON0bits @ 0x09D;
[; ;pic16f1503.h: 1555: extern volatile unsigned char ADCON1 @ 0x09E;
"1557
[; ;pic16f1503.h: 1557: asm("ADCON1 equ 09Eh");
[; <" ADCON1 equ 09Eh ;# ">
[; ;pic16f1503.h: 1560: typedef union {
[; ;pic16f1503.h: 1561: struct {
[; ;pic16f1503.h: 1562: unsigned ADPREF :2;
[; ;pic16f1503.h: 1563: unsigned :2;
[; ;pic16f1503.h: 1564: unsigned ADCS :3;
[; ;pic16f1503.h: 1565: unsigned ADFM :1;
[; ;pic16f1503.h: 1566: };
[; ;pic16f1503.h: 1567: struct {
[; ;pic16f1503.h: 1568: unsigned ADPREF0 :1;
[; ;pic16f1503.h: 1569: unsigned ADPREF1 :1;
[; ;pic16f1503.h: 1570: };
[; ;pic16f1503.h: 1571: } ADCON1bits_t;
[; ;pic16f1503.h: 1572: extern volatile ADCON1bits_t ADCON1bits @ 0x09E;
[; ;pic16f1503.h: 1601: extern volatile unsigned char ADCON2 @ 0x09F;
"1603
[; ;pic16f1503.h: 1603: asm("ADCON2 equ 09Fh");
[; <" ADCON2 equ 09Fh ;# ">
[; ;pic16f1503.h: 1606: typedef union {
[; ;pic16f1503.h: 1607: struct {
[; ;pic16f1503.h: 1608: unsigned :4;
[; ;pic16f1503.h: 1609: unsigned TRIGSEL :4;
[; ;pic16f1503.h: 1610: };
[; ;pic16f1503.h: 1611: struct {
[; ;pic16f1503.h: 1612: unsigned :4;
[; ;pic16f1503.h: 1613: unsigned TRIGSEL0 :1;
[; ;pic16f1503.h: 1614: unsigned TRIGSEL1 :1;
[; ;pic16f1503.h: 1615: unsigned TRIGSEL2 :1;
[; ;pic16f1503.h: 1616: unsigned TRIGSEL3 :1;
[; ;pic16f1503.h: 1617: };
[; ;pic16f1503.h: 1618: } ADCON2bits_t;
[; ;pic16f1503.h: 1619: extern volatile ADCON2bits_t ADCON2bits @ 0x09F;
[; ;pic16f1503.h: 1648: extern volatile unsigned char LATA @ 0x10C;
"1650
[; ;pic16f1503.h: 1650: asm("LATA equ 010Ch");
[; <" LATA equ 010Ch ;# ">
[; ;pic16f1503.h: 1653: typedef union {
[; ;pic16f1503.h: 1654: struct {
[; ;pic16f1503.h: 1655: unsigned LATA0 :1;
[; ;pic16f1503.h: 1656: unsigned LATA1 :1;
[; ;pic16f1503.h: 1657: unsigned LATA2 :1;
[; ;pic16f1503.h: 1658: unsigned :1;
[; ;pic16f1503.h: 1659: unsigned LATA4 :1;
[; ;pic16f1503.h: 1660: unsigned LATA5 :1;
[; ;pic16f1503.h: 1661: };
[; ;pic16f1503.h: 1662: } LATAbits_t;
[; ;pic16f1503.h: 1663: extern volatile LATAbits_t LATAbits @ 0x10C;
[; ;pic16f1503.h: 1692: extern volatile unsigned char LATC @ 0x10E;
"1694
[; ;pic16f1503.h: 1694: asm("LATC equ 010Eh");
[; <" LATC equ 010Eh ;# ">
[; ;pic16f1503.h: 1697: typedef union {
[; ;pic16f1503.h: 1698: struct {
[; ;pic16f1503.h: 1699: unsigned LATC0 :1;
[; ;pic16f1503.h: 1700: unsigned LATC1 :1;
[; ;pic16f1503.h: 1701: unsigned LATC2 :1;
[; ;pic16f1503.h: 1702: unsigned LATC3 :1;
[; ;pic16f1503.h: 1703: unsigned LATC4 :1;
[; ;pic16f1503.h: 1704: unsigned LATC5 :1;
[; ;pic16f1503.h: 1705: };
[; ;pic16f1503.h: 1706: } LATCbits_t;
[; ;pic16f1503.h: 1707: extern volatile LATCbits_t LATCbits @ 0x10E;
[; ;pic16f1503.h: 1741: extern volatile unsigned char CM1CON0 @ 0x111;
"1743
[; ;pic16f1503.h: 1743: asm("CM1CON0 equ 0111h");
[; <" CM1CON0 equ 0111h ;# ">
[; ;pic16f1503.h: 1746: typedef union {
[; ;pic16f1503.h: 1747: struct {
[; ;pic16f1503.h: 1748: unsigned C1SYNC :1;
[; ;pic16f1503.h: 1749: unsigned C1HYS :1;
[; ;pic16f1503.h: 1750: unsigned C1SP :1;
[; ;pic16f1503.h: 1751: unsigned :1;
[; ;pic16f1503.h: 1752: unsigned C1POL :1;
[; ;pic16f1503.h: 1753: unsigned C1OE :1;
[; ;pic16f1503.h: 1754: unsigned C1OUT :1;
[; ;pic16f1503.h: 1755: unsigned C1ON :1;
[; ;pic16f1503.h: 1756: };
[; ;pic16f1503.h: 1757: } CM1CON0bits_t;
[; ;pic16f1503.h: 1758: extern volatile CM1CON0bits_t CM1CON0bits @ 0x111;
[; ;pic16f1503.h: 1797: extern volatile unsigned char CM1CON1 @ 0x112;
"1799
[; ;pic16f1503.h: 1799: asm("CM1CON1 equ 0112h");
[; <" CM1CON1 equ 0112h ;# ">
[; ;pic16f1503.h: 1802: typedef union {
[; ;pic16f1503.h: 1803: struct {
[; ;pic16f1503.h: 1804: unsigned C1NCH :3;
[; ;pic16f1503.h: 1805: unsigned :1;
[; ;pic16f1503.h: 1806: unsigned C1PCH :2;
[; ;pic16f1503.h: 1807: unsigned C1INTN :1;
[; ;pic16f1503.h: 1808: unsigned C1INTP :1;
[; ;pic16f1503.h: 1809: };
[; ;pic16f1503.h: 1810: struct {
[; ;pic16f1503.h: 1811: unsigned C1NCH0 :1;
[; ;pic16f1503.h: 1812: unsigned C1NCH1 :1;
[; ;pic16f1503.h: 1813: unsigned C1NCH2 :1;
[; ;pic16f1503.h: 1814: unsigned :1;
[; ;pic16f1503.h: 1815: unsigned C1PCH0 :1;
[; ;pic16f1503.h: 1816: unsigned C1PCH1 :1;
[; ;pic16f1503.h: 1817: };
[; ;pic16f1503.h: 1818: } CM1CON1bits_t;
[; ;pic16f1503.h: 1819: extern volatile CM1CON1bits_t CM1CON1bits @ 0x112;
[; ;pic16f1503.h: 1868: extern volatile unsigned char CM2CON0 @ 0x113;
"1870
[; ;pic16f1503.h: 1870: asm("CM2CON0 equ 0113h");
[; <" CM2CON0 equ 0113h ;# ">
[; ;pic16f1503.h: 1873: typedef union {
[; ;pic16f1503.h: 1874: struct {
[; ;pic16f1503.h: 1875: unsigned C2SYNC :1;
[; ;pic16f1503.h: 1876: unsigned C2HYS :1;
[; ;pic16f1503.h: 1877: unsigned C2SP :1;
[; ;pic16f1503.h: 1878: unsigned :1;
[; ;pic16f1503.h: 1879: unsigned C2POL :1;
[; ;pic16f1503.h: 1880: unsigned C2OE :1;
[; ;pic16f1503.h: 1881: unsigned C2OUT :1;
[; ;pic16f1503.h: 1882: unsigned C2ON :1;
[; ;pic16f1503.h: 1883: };
[; ;pic16f1503.h: 1884: } CM2CON0bits_t;
[; ;pic16f1503.h: 1885: extern volatile CM2CON0bits_t CM2CON0bits @ 0x113;
[; ;pic16f1503.h: 1924: extern volatile unsigned char CM2CON1 @ 0x114;
"1926
[; ;pic16f1503.h: 1926: asm("CM2CON1 equ 0114h");
[; <" CM2CON1 equ 0114h ;# ">
[; ;pic16f1503.h: 1929: typedef union {
[; ;pic16f1503.h: 1930: struct {
[; ;pic16f1503.h: 1931: unsigned C2NCH :3;
[; ;pic16f1503.h: 1932: unsigned :1;
[; ;pic16f1503.h: 1933: unsigned C2PCH :2;
[; ;pic16f1503.h: 1934: unsigned C2INTN :1;
[; ;pic16f1503.h: 1935: unsigned C2INTP :1;
[; ;pic16f1503.h: 1936: };
[; ;pic16f1503.h: 1937: struct {
[; ;pic16f1503.h: 1938: unsigned C2NCH0 :1;
[; ;pic16f1503.h: 1939: unsigned C2NCH1 :1;
[; ;pic16f1503.h: 1940: unsigned C2NCH2 :1;
[; ;pic16f1503.h: 1941: unsigned :1;
[; ;pic16f1503.h: 1942: unsigned C2PCH0 :1;
[; ;pic16f1503.h: 1943: unsigned C2PCH1 :1;
[; ;pic16f1503.h: 1944: };
[; ;pic16f1503.h: 1945: } CM2CON1bits_t;
[; ;pic16f1503.h: 1946: extern volatile CM2CON1bits_t CM2CON1bits @ 0x114;
[; ;pic16f1503.h: 1995: extern volatile unsigned char CMOUT @ 0x115;
"1997
[; ;pic16f1503.h: 1997: asm("CMOUT equ 0115h");
[; <" CMOUT equ 0115h ;# ">
[; ;pic16f1503.h: 2000: typedef union {
[; ;pic16f1503.h: 2001: struct {
[; ;pic16f1503.h: 2002: unsigned MC1OUT :1;
[; ;pic16f1503.h: 2003: unsigned MC2OUT :1;
[; ;pic16f1503.h: 2004: };
[; ;pic16f1503.h: 2005: } CMOUTbits_t;
[; ;pic16f1503.h: 2006: extern volatile CMOUTbits_t CMOUTbits @ 0x115;
[; ;pic16f1503.h: 2020: extern volatile unsigned char BORCON @ 0x116;
"2022
[; ;pic16f1503.h: 2022: asm("BORCON equ 0116h");
[; <" BORCON equ 0116h ;# ">
[; ;pic16f1503.h: 2025: typedef union {
[; ;pic16f1503.h: 2026: struct {
[; ;pic16f1503.h: 2027: unsigned BORRDY :1;
[; ;pic16f1503.h: 2028: unsigned :5;
[; ;pic16f1503.h: 2029: unsigned BORFS :1;
[; ;pic16f1503.h: 2030: unsigned SBOREN :1;
[; ;pic16f1503.h: 2031: };
[; ;pic16f1503.h: 2032: } BORCONbits_t;
[; ;pic16f1503.h: 2033: extern volatile BORCONbits_t BORCONbits @ 0x116;
[; ;pic16f1503.h: 2052: extern volatile unsigned char FVRCON @ 0x117;
"2054
[; ;pic16f1503.h: 2054: asm("FVRCON equ 0117h");
[; <" FVRCON equ 0117h ;# ">
[; ;pic16f1503.h: 2057: typedef union {
[; ;pic16f1503.h: 2058: struct {
[; ;pic16f1503.h: 2059: unsigned ADFVR :2;
[; ;pic16f1503.h: 2060: unsigned CDAFVR :2;
[; ;pic16f1503.h: 2061: unsigned TSRNG :1;
[; ;pic16f1503.h: 2062: unsigned TSEN :1;
[; ;pic16f1503.h: 2063: unsigned FVRRDY :1;
[; ;pic16f1503.h: 2064: unsigned FVREN :1;
[; ;pic16f1503.h: 2065: };
[; ;pic16f1503.h: 2066: struct {
[; ;pic16f1503.h: 2067: unsigned ADFVR0 :1;
[; ;pic16f1503.h: 2068: unsigned ADFVR1 :1;
[; ;pic16f1503.h: 2069: unsigned CDAFVR0 :1;
[; ;pic16f1503.h: 2070: unsigned CDAFVR1 :1;
[; ;pic16f1503.h: 2071: };
[; ;pic16f1503.h: 2072: } FVRCONbits_t;
[; ;pic16f1503.h: 2073: extern volatile FVRCONbits_t FVRCONbits @ 0x117;
[; ;pic16f1503.h: 2127: extern volatile unsigned char DACCON0 @ 0x118;
"2129
[; ;pic16f1503.h: 2129: asm("DACCON0 equ 0118h");
[; <" DACCON0 equ 0118h ;# ">
[; ;pic16f1503.h: 2132: typedef union {
[; ;pic16f1503.h: 2133: struct {
[; ;pic16f1503.h: 2134: unsigned :2;
[; ;pic16f1503.h: 2135: unsigned DACPSS :1;
[; ;pic16f1503.h: 2136: unsigned :1;
[; ;pic16f1503.h: 2137: unsigned DACOE2 :1;
[; ;pic16f1503.h: 2138: unsigned DACOE1 :1;
[; ;pic16f1503.h: 2139: unsigned :1;
[; ;pic16f1503.h: 2140: unsigned DACEN :1;
[; ;pic16f1503.h: 2141: };
[; ;pic16f1503.h: 2142: } DACCON0bits_t;
[; ;pic16f1503.h: 2143: extern volatile DACCON0bits_t DACCON0bits @ 0x118;
[; ;pic16f1503.h: 2167: extern volatile unsigned char DACCON1 @ 0x119;
"2169
[; ;pic16f1503.h: 2169: asm("DACCON1 equ 0119h");
[; <" DACCON1 equ 0119h ;# ">
[; ;pic16f1503.h: 2172: typedef union {
[; ;pic16f1503.h: 2173: struct {
[; ;pic16f1503.h: 2174: unsigned DACR :5;
[; ;pic16f1503.h: 2175: };
[; ;pic16f1503.h: 2176: struct {
[; ;pic16f1503.h: 2177: unsigned DACR0 :1;
[; ;pic16f1503.h: 2178: unsigned DACR1 :1;
[; ;pic16f1503.h: 2179: unsigned DACR2 :1;
[; ;pic16f1503.h: 2180: unsigned DACR3 :1;
[; ;pic16f1503.h: 2181: unsigned DACR4 :1;
[; ;pic16f1503.h: 2182: };
[; ;pic16f1503.h: 2183: } DACCON1bits_t;
[; ;pic16f1503.h: 2184: extern volatile DACCON1bits_t DACCON1bits @ 0x119;
[; ;pic16f1503.h: 2218: extern volatile unsigned char APFCON @ 0x11D;
"2220
[; ;pic16f1503.h: 2220: asm("APFCON equ 011Dh");
[; <" APFCON equ 011Dh ;# ">
[; ;pic16f1503.h: 2223: typedef union {
[; ;pic16f1503.h: 2224: struct {
[; ;pic16f1503.h: 2225: unsigned NCO1SEL :1;
[; ;pic16f1503.h: 2226: unsigned CLC1SEL :1;
[; ;pic16f1503.h: 2227: unsigned :1;
[; ;pic16f1503.h: 2228: unsigned T1GSEL :1;
[; ;pic16f1503.h: 2229: unsigned SSSEL :1;
[; ;pic16f1503.h: 2230: unsigned SDOSEL :1;
[; ;pic16f1503.h: 2231: };
[; ;pic16f1503.h: 2232: } APFCONbits_t;
[; ;pic16f1503.h: 2233: extern volatile APFCONbits_t APFCONbits @ 0x11D;
[; ;pic16f1503.h: 2262: extern volatile unsigned char ANSELA @ 0x18C;
"2264
[; ;pic16f1503.h: 2264: asm("ANSELA equ 018Ch");
[; <" ANSELA equ 018Ch ;# ">
[; ;pic16f1503.h: 2267: typedef union {
[; ;pic16f1503.h: 2268: struct {
[; ;pic16f1503.h: 2269: unsigned ANSA0 :1;
[; ;pic16f1503.h: 2270: unsigned ANSA1 :1;
[; ;pic16f1503.h: 2271: unsigned ANSA2 :1;
[; ;pic16f1503.h: 2272: unsigned :1;
[; ;pic16f1503.h: 2273: unsigned ANSA4 :1;
[; ;pic16f1503.h: 2274: };
[; ;pic16f1503.h: 2275: struct {
[; ;pic16f1503.h: 2276: unsigned ANSELA :6;
[; ;pic16f1503.h: 2277: };
[; ;pic16f1503.h: 2278: } ANSELAbits_t;
[; ;pic16f1503.h: 2279: extern volatile ANSELAbits_t ANSELAbits @ 0x18C;
[; ;pic16f1503.h: 2308: extern volatile unsigned char ANSELC @ 0x18E;
"2310
[; ;pic16f1503.h: 2310: asm("ANSELC equ 018Eh");
[; <" ANSELC equ 018Eh ;# ">
[; ;pic16f1503.h: 2313: typedef union {
[; ;pic16f1503.h: 2314: struct {
[; ;pic16f1503.h: 2315: unsigned ANSC0 :1;
[; ;pic16f1503.h: 2316: unsigned ANSC1 :1;
[; ;pic16f1503.h: 2317: unsigned ANSC2 :1;
[; ;pic16f1503.h: 2318: unsigned ANSC3 :1;
[; ;pic16f1503.h: 2319: };
[; ;pic16f1503.h: 2320: struct {
[; ;pic16f1503.h: 2321: unsigned ANSELC :8;
[; ;pic16f1503.h: 2322: };
[; ;pic16f1503.h: 2323: } ANSELCbits_t;
[; ;pic16f1503.h: 2324: extern volatile ANSELCbits_t ANSELCbits @ 0x18E;
[; ;pic16f1503.h: 2353: extern volatile unsigned short PMADR @ 0x191;
"2355
[; ;pic16f1503.h: 2355: asm("PMADR equ 0191h");
[; <" PMADR equ 0191h ;# ">
[; ;pic16f1503.h: 2359: extern volatile unsigned char PMADRL @ 0x191;
"2361
[; ;pic16f1503.h: 2361: asm("PMADRL equ 0191h");
[; <" PMADRL equ 0191h ;# ">
[; ;pic16f1503.h: 2364: typedef union {
[; ;pic16f1503.h: 2365: struct {
[; ;pic16f1503.h: 2366: unsigned PMADRL :8;
[; ;pic16f1503.h: 2367: };
[; ;pic16f1503.h: 2368: } PMADRLbits_t;
[; ;pic16f1503.h: 2369: extern volatile PMADRLbits_t PMADRLbits @ 0x191;
[; ;pic16f1503.h: 2378: extern volatile unsigned char PMADRH @ 0x192;
"2380
[; ;pic16f1503.h: 2380: asm("PMADRH equ 0192h");
[; <" PMADRH equ 0192h ;# ">
[; ;pic16f1503.h: 2383: typedef union {
[; ;pic16f1503.h: 2384: struct {
[; ;pic16f1503.h: 2385: unsigned PMADRH :7;
[; ;pic16f1503.h: 2386: };
[; ;pic16f1503.h: 2387: } PMADRHbits_t;
[; ;pic16f1503.h: 2388: extern volatile PMADRHbits_t PMADRHbits @ 0x192;
[; ;pic16f1503.h: 2397: extern volatile unsigned short PMDAT @ 0x193;
"2399
[; ;pic16f1503.h: 2399: asm("PMDAT equ 0193h");
[; <" PMDAT equ 0193h ;# ">
[; ;pic16f1503.h: 2403: extern volatile unsigned char PMDATL @ 0x193;
"2405
[; ;pic16f1503.h: 2405: asm("PMDATL equ 0193h");
[; <" PMDATL equ 0193h ;# ">
[; ;pic16f1503.h: 2408: typedef union {
[; ;pic16f1503.h: 2409: struct {
[; ;pic16f1503.h: 2410: unsigned PMDATL :8;
[; ;pic16f1503.h: 2411: };
[; ;pic16f1503.h: 2412: } PMDATLbits_t;
[; ;pic16f1503.h: 2413: extern volatile PMDATLbits_t PMDATLbits @ 0x193;
[; ;pic16f1503.h: 2422: extern volatile unsigned char PMDATH @ 0x194;
"2424
[; ;pic16f1503.h: 2424: asm("PMDATH equ 0194h");
[; <" PMDATH equ 0194h ;# ">
[; ;pic16f1503.h: 2427: typedef union {
[; ;pic16f1503.h: 2428: struct {
[; ;pic16f1503.h: 2429: unsigned PMDATH :6;
[; ;pic16f1503.h: 2430: };
[; ;pic16f1503.h: 2431: } PMDATHbits_t;
[; ;pic16f1503.h: 2432: extern volatile PMDATHbits_t PMDATHbits @ 0x194;
[; ;pic16f1503.h: 2441: extern volatile unsigned char PMCON1 @ 0x195;
"2443
[; ;pic16f1503.h: 2443: asm("PMCON1 equ 0195h");
[; <" PMCON1 equ 0195h ;# ">
[; ;pic16f1503.h: 2446: typedef union {
[; ;pic16f1503.h: 2447: struct {
[; ;pic16f1503.h: 2448: unsigned RD :1;
[; ;pic16f1503.h: 2449: unsigned WR :1;
[; ;pic16f1503.h: 2450: unsigned WREN :1;
[; ;pic16f1503.h: 2451: unsigned WRERR :1;
[; ;pic16f1503.h: 2452: unsigned FREE :1;
[; ;pic16f1503.h: 2453: unsigned LWLO :1;
[; ;pic16f1503.h: 2454: unsigned CFGS :1;
[; ;pic16f1503.h: 2455: };
[; ;pic16f1503.h: 2456: } PMCON1bits_t;
[; ;pic16f1503.h: 2457: extern volatile PMCON1bits_t PMCON1bits @ 0x195;
[; ;pic16f1503.h: 2496: extern volatile unsigned char PMCON2 @ 0x196;
"2498
[; ;pic16f1503.h: 2498: asm("PMCON2 equ 0196h");
[; <" PMCON2 equ 0196h ;# ">
[; ;pic16f1503.h: 2501: typedef union {
[; ;pic16f1503.h: 2502: struct {
[; ;pic16f1503.h: 2503: unsigned PMCON2 :8;
[; ;pic16f1503.h: 2504: };
[; ;pic16f1503.h: 2505: } PMCON2bits_t;
[; ;pic16f1503.h: 2506: extern volatile PMCON2bits_t PMCON2bits @ 0x196;
[; ;pic16f1503.h: 2515: extern volatile unsigned char VREGCON @ 0x197;
"2517
[; ;pic16f1503.h: 2517: asm("VREGCON equ 0197h");
[; <" VREGCON equ 0197h ;# ">
[; ;pic16f1503.h: 2520: typedef union {
[; ;pic16f1503.h: 2521: struct {
[; ;pic16f1503.h: 2522: unsigned :1;
[; ;pic16f1503.h: 2523: unsigned VREGPM :1;
[; ;pic16f1503.h: 2524: };
[; ;pic16f1503.h: 2525: } VREGCONbits_t;
[; ;pic16f1503.h: 2526: extern volatile VREGCONbits_t VREGCONbits @ 0x197;
[; ;pic16f1503.h: 2535: extern volatile unsigned char WPUA @ 0x20C;
"2537
[; ;pic16f1503.h: 2537: asm("WPUA equ 020Ch");
[; <" WPUA equ 020Ch ;# ">
[; ;pic16f1503.h: 2540: typedef union {
[; ;pic16f1503.h: 2541: struct {
[; ;pic16f1503.h: 2542: unsigned WPUA0 :1;
[; ;pic16f1503.h: 2543: unsigned WPUA1 :1;
[; ;pic16f1503.h: 2544: unsigned WPUA2 :1;
[; ;pic16f1503.h: 2545: unsigned WPUA3 :1;
[; ;pic16f1503.h: 2546: unsigned WPUA4 :1;
[; ;pic16f1503.h: 2547: unsigned WPUA5 :1;
[; ;pic16f1503.h: 2548: };
[; ;pic16f1503.h: 2549: struct {
[; ;pic16f1503.h: 2550: unsigned WPUA :6;
[; ;pic16f1503.h: 2551: };
[; ;pic16f1503.h: 2552: } WPUAbits_t;
[; ;pic16f1503.h: 2553: extern volatile WPUAbits_t WPUAbits @ 0x20C;
[; ;pic16f1503.h: 2592: extern volatile unsigned char SSP1BUF @ 0x211;
"2594
[; ;pic16f1503.h: 2594: asm("SSP1BUF equ 0211h");
[; <" SSP1BUF equ 0211h ;# ">
[; ;pic16f1503.h: 2597: extern volatile unsigned char SSPBUF @ 0x211;
"2599
[; ;pic16f1503.h: 2599: asm("SSPBUF equ 0211h");
[; <" SSPBUF equ 0211h ;# ">
[; ;pic16f1503.h: 2602: typedef union {
[; ;pic16f1503.h: 2603: struct {
[; ;pic16f1503.h: 2604: unsigned SSPBUF :8;
[; ;pic16f1503.h: 2605: };
[; ;pic16f1503.h: 2606: } SSP1BUFbits_t;
[; ;pic16f1503.h: 2607: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0x211;
[; ;pic16f1503.h: 2615: typedef union {
[; ;pic16f1503.h: 2616: struct {
[; ;pic16f1503.h: 2617: unsigned SSPBUF :8;
[; ;pic16f1503.h: 2618: };
[; ;pic16f1503.h: 2619: } SSPBUFbits_t;
[; ;pic16f1503.h: 2620: extern volatile SSPBUFbits_t SSPBUFbits @ 0x211;
[; ;pic16f1503.h: 2629: extern volatile unsigned char SSP1ADD @ 0x212;
"2631
[; ;pic16f1503.h: 2631: asm("SSP1ADD equ 0212h");
[; <" SSP1ADD equ 0212h ;# ">
[; ;pic16f1503.h: 2634: extern volatile unsigned char SSPADD @ 0x212;
"2636
[; ;pic16f1503.h: 2636: asm("SSPADD equ 0212h");
[; <" SSPADD equ 0212h ;# ">
[; ;pic16f1503.h: 2639: typedef union {
[; ;pic16f1503.h: 2640: struct {
[; ;pic16f1503.h: 2641: unsigned ADD :8;
[; ;pic16f1503.h: 2642: };
[; ;pic16f1503.h: 2643: } SSP1ADDbits_t;
[; ;pic16f1503.h: 2644: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0x212;
[; ;pic16f1503.h: 2652: typedef union {
[; ;pic16f1503.h: 2653: struct {
[; ;pic16f1503.h: 2654: unsigned ADD :8;
[; ;pic16f1503.h: 2655: };
[; ;pic16f1503.h: 2656: } SSPADDbits_t;
[; ;pic16f1503.h: 2657: extern volatile SSPADDbits_t SSPADDbits @ 0x212;
[; ;pic16f1503.h: 2666: extern volatile unsigned char SSP1MSK @ 0x213;
"2668
[; ;pic16f1503.h: 2668: asm("SSP1MSK equ 0213h");
[; <" SSP1MSK equ 0213h ;# ">
[; ;pic16f1503.h: 2671: extern volatile unsigned char SSPMSK @ 0x213;
"2673
[; ;pic16f1503.h: 2673: asm("SSPMSK equ 0213h");
[; <" SSPMSK equ 0213h ;# ">
[; ;pic16f1503.h: 2676: typedef union {
[; ;pic16f1503.h: 2677: struct {
[; ;pic16f1503.h: 2678: unsigned MSK :8;
[; ;pic16f1503.h: 2679: };
[; ;pic16f1503.h: 2680: } SSP1MSKbits_t;
[; ;pic16f1503.h: 2681: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0x213;
[; ;pic16f1503.h: 2689: typedef union {
[; ;pic16f1503.h: 2690: struct {
[; ;pic16f1503.h: 2691: unsigned MSK :8;
[; ;pic16f1503.h: 2692: };
[; ;pic16f1503.h: 2693: } SSPMSKbits_t;
[; ;pic16f1503.h: 2694: extern volatile SSPMSKbits_t SSPMSKbits @ 0x213;
[; ;pic16f1503.h: 2703: extern volatile unsigned char SSP1STAT @ 0x214;
"2705
[; ;pic16f1503.h: 2705: asm("SSP1STAT equ 0214h");
[; <" SSP1STAT equ 0214h ;# ">
[; ;pic16f1503.h: 2708: extern volatile unsigned char SSPSTAT @ 0x214;
"2710
[; ;pic16f1503.h: 2710: asm("SSPSTAT equ 0214h");
[; <" SSPSTAT equ 0214h ;# ">
[; ;pic16f1503.h: 2713: typedef union {
[; ;pic16f1503.h: 2714: struct {
[; ;pic16f1503.h: 2715: unsigned BF :1;
[; ;pic16f1503.h: 2716: unsigned UA :1;
[; ;pic16f1503.h: 2717: unsigned R_nW :1;
[; ;pic16f1503.h: 2718: unsigned S :1;
[; ;pic16f1503.h: 2719: unsigned P :1;
[; ;pic16f1503.h: 2720: unsigned D_nA :1;
[; ;pic16f1503.h: 2721: unsigned CKE :1;
[; ;pic16f1503.h: 2722: unsigned SMP :1;
[; ;pic16f1503.h: 2723: };
[; ;pic16f1503.h: 2724: } SSP1STATbits_t;
[; ;pic16f1503.h: 2725: extern volatile SSP1STATbits_t SSP1STATbits @ 0x214;
[; ;pic16f1503.h: 2768: typedef union {
[; ;pic16f1503.h: 2769: struct {
[; ;pic16f1503.h: 2770: unsigned BF :1;
[; ;pic16f1503.h: 2771: unsigned UA :1;
[; ;pic16f1503.h: 2772: unsigned R_nW :1;
[; ;pic16f1503.h: 2773: unsigned S :1;
[; ;pic16f1503.h: 2774: unsigned P :1;
[; ;pic16f1503.h: 2775: unsigned D_nA :1;
[; ;pic16f1503.h: 2776: unsigned CKE :1;
[; ;pic16f1503.h: 2777: unsigned SMP :1;
[; ;pic16f1503.h: 2778: };
[; ;pic16f1503.h: 2779: } SSPSTATbits_t;
[; ;pic16f1503.h: 2780: extern volatile SSPSTATbits_t SSPSTATbits @ 0x214;
[; ;pic16f1503.h: 2824: extern volatile unsigned char SSP1CON1 @ 0x215;
"2826
[; ;pic16f1503.h: 2826: asm("SSP1CON1 equ 0215h");
[; <" SSP1CON1 equ 0215h ;# ">
[; ;pic16f1503.h: 2829: extern volatile unsigned char SSPCON @ 0x215;
"2831
[; ;pic16f1503.h: 2831: asm("SSPCON equ 0215h");
[; <" SSPCON equ 0215h ;# ">
[; ;pic16f1503.h: 2833: extern volatile unsigned char SSPCON1 @ 0x215;
"2835
[; ;pic16f1503.h: 2835: asm("SSPCON1 equ 0215h");
[; <" SSPCON1 equ 0215h ;# ">
[; ;pic16f1503.h: 2838: typedef union {
[; ;pic16f1503.h: 2839: struct {
[; ;pic16f1503.h: 2840: unsigned SSPM0 :1;
[; ;pic16f1503.h: 2841: unsigned SSPM1 :1;
[; ;pic16f1503.h: 2842: unsigned SSPM2 :1;
[; ;pic16f1503.h: 2843: unsigned SSPM3 :1;
[; ;pic16f1503.h: 2844: unsigned CKP :1;
[; ;pic16f1503.h: 2845: unsigned SSPEN :1;
[; ;pic16f1503.h: 2846: unsigned SSPOV :1;
[; ;pic16f1503.h: 2847: unsigned WCOL :1;
[; ;pic16f1503.h: 2848: };
[; ;pic16f1503.h: 2849: struct {
[; ;pic16f1503.h: 2850: unsigned SSPM :4;
[; ;pic16f1503.h: 2851: };
[; ;pic16f1503.h: 2852: } SSP1CON1bits_t;
[; ;pic16f1503.h: 2853: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0x215;
[; ;pic16f1503.h: 2901: typedef union {
[; ;pic16f1503.h: 2902: struct {
[; ;pic16f1503.h: 2903: unsigned SSPM0 :1;
[; ;pic16f1503.h: 2904: unsigned SSPM1 :1;
[; ;pic16f1503.h: 2905: unsigned SSPM2 :1;
[; ;pic16f1503.h: 2906: unsigned SSPM3 :1;
[; ;pic16f1503.h: 2907: unsigned CKP :1;
[; ;pic16f1503.h: 2908: unsigned SSPEN :1;
[; ;pic16f1503.h: 2909: unsigned SSPOV :1;
[; ;pic16f1503.h: 2910: unsigned WCOL :1;
[; ;pic16f1503.h: 2911: };
[; ;pic16f1503.h: 2912: struct {
[; ;pic16f1503.h: 2913: unsigned SSPM :4;
[; ;pic16f1503.h: 2914: };
[; ;pic16f1503.h: 2915: } SSPCONbits_t;
[; ;pic16f1503.h: 2916: extern volatile SSPCONbits_t SSPCONbits @ 0x215;
[; ;pic16f1503.h: 2963: typedef union {
[; ;pic16f1503.h: 2964: struct {
[; ;pic16f1503.h: 2965: unsigned SSPM0 :1;
[; ;pic16f1503.h: 2966: unsigned SSPM1 :1;
[; ;pic16f1503.h: 2967: unsigned SSPM2 :1;
[; ;pic16f1503.h: 2968: unsigned SSPM3 :1;
[; ;pic16f1503.h: 2969: unsigned CKP :1;
[; ;pic16f1503.h: 2970: unsigned SSPEN :1;
[; ;pic16f1503.h: 2971: unsigned SSPOV :1;
[; ;pic16f1503.h: 2972: unsigned WCOL :1;
[; ;pic16f1503.h: 2973: };
[; ;pic16f1503.h: 2974: struct {
[; ;pic16f1503.h: 2975: unsigned SSPM :4;
[; ;pic16f1503.h: 2976: };
[; ;pic16f1503.h: 2977: } SSPCON1bits_t;
[; ;pic16f1503.h: 2978: extern volatile SSPCON1bits_t SSPCON1bits @ 0x215;
[; ;pic16f1503.h: 3027: extern volatile unsigned char SSP1CON2 @ 0x216;
"3029
[; ;pic16f1503.h: 3029: asm("SSP1CON2 equ 0216h");
[; <" SSP1CON2 equ 0216h ;# ">
[; ;pic16f1503.h: 3032: extern volatile unsigned char SSPCON2 @ 0x216;
"3034
[; ;pic16f1503.h: 3034: asm("SSPCON2 equ 0216h");
[; <" SSPCON2 equ 0216h ;# ">
[; ;pic16f1503.h: 3037: typedef union {
[; ;pic16f1503.h: 3038: struct {
[; ;pic16f1503.h: 3039: unsigned SEN :1;
[; ;pic16f1503.h: 3040: unsigned RSEN :1;
[; ;pic16f1503.h: 3041: unsigned PEN :1;
[; ;pic16f1503.h: 3042: unsigned RCEN :1;
[; ;pic16f1503.h: 3043: unsigned ACKEN :1;
[; ;pic16f1503.h: 3044: unsigned ACKDT :1;
[; ;pic16f1503.h: 3045: unsigned ACKSTAT :1;
[; ;pic16f1503.h: 3046: unsigned GCEN :1;
[; ;pic16f1503.h: 3047: };
[; ;pic16f1503.h: 3048: } SSP1CON2bits_t;
[; ;pic16f1503.h: 3049: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0x216;
[; ;pic16f1503.h: 3092: typedef union {
[; ;pic16f1503.h: 3093: struct {
[; ;pic16f1503.h: 3094: unsigned SEN :1;
[; ;pic16f1503.h: 3095: unsigned RSEN :1;
[; ;pic16f1503.h: 3096: unsigned PEN :1;
[; ;pic16f1503.h: 3097: unsigned RCEN :1;
[; ;pic16f1503.h: 3098: unsigned ACKEN :1;
[; ;pic16f1503.h: 3099: unsigned ACKDT :1;
[; ;pic16f1503.h: 3100: unsigned ACKSTAT :1;
[; ;pic16f1503.h: 3101: unsigned GCEN :1;
[; ;pic16f1503.h: 3102: };
[; ;pic16f1503.h: 3103: } SSPCON2bits_t;
[; ;pic16f1503.h: 3104: extern volatile SSPCON2bits_t SSPCON2bits @ 0x216;
[; ;pic16f1503.h: 3148: extern volatile unsigned char SSP1CON3 @ 0x217;
"3150
[; ;pic16f1503.h: 3150: asm("SSP1CON3 equ 0217h");
[; <" SSP1CON3 equ 0217h ;# ">
[; ;pic16f1503.h: 3153: extern volatile unsigned char SSPCON3 @ 0x217;
"3155
[; ;pic16f1503.h: 3155: asm("SSPCON3 equ 0217h");
[; <" SSPCON3 equ 0217h ;# ">
[; ;pic16f1503.h: 3158: typedef union {
[; ;pic16f1503.h: 3159: struct {
[; ;pic16f1503.h: 3160: unsigned DHEN :1;
[; ;pic16f1503.h: 3161: unsigned AHEN :1;
[; ;pic16f1503.h: 3162: unsigned SBCDE :1;
[; ;pic16f1503.h: 3163: unsigned SDAHT :1;
[; ;pic16f1503.h: 3164: unsigned BOEN :1;
[; ;pic16f1503.h: 3165: unsigned SCIE :1;
[; ;pic16f1503.h: 3166: unsigned PCIE :1;
[; ;pic16f1503.h: 3167: unsigned ACKTIM :1;
[; ;pic16f1503.h: 3168: };
[; ;pic16f1503.h: 3169: } SSP1CON3bits_t;
[; ;pic16f1503.h: 3170: extern volatile SSP1CON3bits_t SSP1CON3bits @ 0x217;
[; ;pic16f1503.h: 3213: typedef union {
[; ;pic16f1503.h: 3214: struct {
[; ;pic16f1503.h: 3215: unsigned DHEN :1;
[; ;pic16f1503.h: 3216: unsigned AHEN :1;
[; ;pic16f1503.h: 3217: unsigned SBCDE :1;
[; ;pic16f1503.h: 3218: unsigned SDAHT :1;
[; ;pic16f1503.h: 3219: unsigned BOEN :1;
[; ;pic16f1503.h: 3220: unsigned SCIE :1;
[; ;pic16f1503.h: 3221: unsigned PCIE :1;
[; ;pic16f1503.h: 3222: unsigned ACKTIM :1;
[; ;pic16f1503.h: 3223: };
[; ;pic16f1503.h: 3224: } SSPCON3bits_t;
[; ;pic16f1503.h: 3225: extern volatile SSPCON3bits_t SSPCON3bits @ 0x217;
[; ;pic16f1503.h: 3269: extern volatile unsigned char IOCAP @ 0x391;
"3271
[; ;pic16f1503.h: 3271: asm("IOCAP equ 0391h");
[; <" IOCAP equ 0391h ;# ">
[; ;pic16f1503.h: 3274: typedef union {
[; ;pic16f1503.h: 3275: struct {
[; ;pic16f1503.h: 3276: unsigned IOCAP0 :1;
[; ;pic16f1503.h: 3277: unsigned IOCAP1 :1;
[; ;pic16f1503.h: 3278: unsigned IOCAP2 :1;
[; ;pic16f1503.h: 3279: unsigned IOCAP3 :1;
[; ;pic16f1503.h: 3280: unsigned IOCAP4 :1;
[; ;pic16f1503.h: 3281: unsigned IOCAP5 :1;
[; ;pic16f1503.h: 3282: };
[; ;pic16f1503.h: 3283: struct {
[; ;pic16f1503.h: 3284: unsigned IOCAP :6;
[; ;pic16f1503.h: 3285: };
[; ;pic16f1503.h: 3286: } IOCAPbits_t;
[; ;pic16f1503.h: 3287: extern volatile IOCAPbits_t IOCAPbits @ 0x391;
[; ;pic16f1503.h: 3326: extern volatile unsigned char IOCAN @ 0x392;
"3328
[; ;pic16f1503.h: 3328: asm("IOCAN equ 0392h");
[; <" IOCAN equ 0392h ;# ">
[; ;pic16f1503.h: 3331: typedef union {
[; ;pic16f1503.h: 3332: struct {
[; ;pic16f1503.h: 3333: unsigned IOCAN0 :1;
[; ;pic16f1503.h: 3334: unsigned IOCAN1 :1;
[; ;pic16f1503.h: 3335: unsigned IOCAN2 :1;
[; ;pic16f1503.h: 3336: unsigned IOCAN3 :1;
[; ;pic16f1503.h: 3337: unsigned IOCAN4 :1;
[; ;pic16f1503.h: 3338: unsigned IOCAN5 :1;
[; ;pic16f1503.h: 3339: };
[; ;pic16f1503.h: 3340: struct {
[; ;pic16f1503.h: 3341: unsigned IOCAN :6;
[; ;pic16f1503.h: 3342: };
[; ;pic16f1503.h: 3343: } IOCANbits_t;
[; ;pic16f1503.h: 3344: extern volatile IOCANbits_t IOCANbits @ 0x392;
[; ;pic16f1503.h: 3383: extern volatile unsigned char IOCAF @ 0x393;
"3385
[; ;pic16f1503.h: 3385: asm("IOCAF equ 0393h");
[; <" IOCAF equ 0393h ;# ">
[; ;pic16f1503.h: 3388: typedef union {
[; ;pic16f1503.h: 3389: struct {
[; ;pic16f1503.h: 3390: unsigned IOCAF0 :1;
[; ;pic16f1503.h: 3391: unsigned IOCAF1 :1;
[; ;pic16f1503.h: 3392: unsigned IOCAF2 :1;
[; ;pic16f1503.h: 3393: unsigned IOCAF3 :1;
[; ;pic16f1503.h: 3394: unsigned IOCAF4 :1;
[; ;pic16f1503.h: 3395: unsigned IOCAF5 :1;
[; ;pic16f1503.h: 3396: };
[; ;pic16f1503.h: 3397: struct {
[; ;pic16f1503.h: 3398: unsigned IOCAF :6;
[; ;pic16f1503.h: 3399: };
[; ;pic16f1503.h: 3400: } IOCAFbits_t;
[; ;pic16f1503.h: 3401: extern volatile IOCAFbits_t IOCAFbits @ 0x393;
[; ;pic16f1503.h: 3441: extern volatile unsigned short long NCO1ACC @ 0x498;
"3444
[; ;pic16f1503.h: 3444: asm("NCO1ACC equ 0498h");
[; <" NCO1ACC equ 0498h ;# ">
[; ;pic16f1503.h: 3448: extern volatile unsigned char NCO1ACCL @ 0x498;
"3450
[; ;pic16f1503.h: 3450: asm("NCO1ACCL equ 0498h");
[; <" NCO1ACCL equ 0498h ;# ">
[; ;pic16f1503.h: 3453: typedef union {
[; ;pic16f1503.h: 3454: struct {
[; ;pic16f1503.h: 3455: unsigned NCO1ACC0 :1;
[; ;pic16f1503.h: 3456: unsigned NCO1ACC1 :1;
[; ;pic16f1503.h: 3457: unsigned NCO1ACC2 :1;
[; ;pic16f1503.h: 3458: unsigned NCO1ACC3 :1;
[; ;pic16f1503.h: 3459: unsigned NCO1ACC4 :1;
[; ;pic16f1503.h: 3460: unsigned NCO1ACC5 :1;
[; ;pic16f1503.h: 3461: unsigned NCO1ACC6 :1;
[; ;pic16f1503.h: 3462: unsigned NCO1ACC7 :1;
[; ;pic16f1503.h: 3463: };
[; ;pic16f1503.h: 3464: struct {
[; ;pic16f1503.h: 3465: unsigned NCO1ACC :8;
[; ;pic16f1503.h: 3466: };
[; ;pic16f1503.h: 3467: } NCO1ACCLbits_t;
[; ;pic16f1503.h: 3468: extern volatile NCO1ACCLbits_t NCO1ACCLbits @ 0x498;
[; ;pic16f1503.h: 3517: extern volatile unsigned char NCO1ACCH @ 0x499;
"3519
[; ;pic16f1503.h: 3519: asm("NCO1ACCH equ 0499h");
[; <" NCO1ACCH equ 0499h ;# ">
[; ;pic16f1503.h: 3522: typedef union {
[; ;pic16f1503.h: 3523: struct {
[; ;pic16f1503.h: 3524: unsigned NCO1ACC8 :1;
[; ;pic16f1503.h: 3525: unsigned NCO1ACC9 :1;
[; ;pic16f1503.h: 3526: unsigned NCO1ACC10 :1;
[; ;pic16f1503.h: 3527: unsigned NCO1ACC11 :1;
[; ;pic16f1503.h: 3528: unsigned NCO1ACC12 :1;
[; ;pic16f1503.h: 3529: unsigned NCO1ACC13 :1;
[; ;pic16f1503.h: 3530: unsigned NCO1ACC14 :1;
[; ;pic16f1503.h: 3531: unsigned NCO1ACC15 :1;
[; ;pic16f1503.h: 3532: };
[; ;pic16f1503.h: 3533: struct {
[; ;pic16f1503.h: 3534: unsigned NCO1ACC :8;
[; ;pic16f1503.h: 3535: };
[; ;pic16f1503.h: 3536: } NCO1ACCHbits_t;
[; ;pic16f1503.h: 3537: extern volatile NCO1ACCHbits_t NCO1ACCHbits @ 0x499;
[; ;pic16f1503.h: 3586: extern volatile unsigned char NCO1ACCU @ 0x49A;
"3588
[; ;pic16f1503.h: 3588: asm("NCO1ACCU equ 049Ah");
[; <" NCO1ACCU equ 049Ah ;# ">
[; ;pic16f1503.h: 3591: typedef union {
[; ;pic16f1503.h: 3592: struct {
[; ;pic16f1503.h: 3593: unsigned NCO1ACC16 :1;
[; ;pic16f1503.h: 3594: unsigned NCO1ACC17 :1;
[; ;pic16f1503.h: 3595: unsigned NCO1ACC18 :1;
[; ;pic16f1503.h: 3596: unsigned NCO1ACC19 :1;
[; ;pic16f1503.h: 3597: };
[; ;pic16f1503.h: 3598: struct {
[; ;pic16f1503.h: 3599: unsigned NCO1ACC :8;
[; ;pic16f1503.h: 3600: };
[; ;pic16f1503.h: 3601: } NCO1ACCUbits_t;
[; ;pic16f1503.h: 3602: extern volatile NCO1ACCUbits_t NCO1ACCUbits @ 0x49A;
[; ;pic16f1503.h: 3631: extern volatile unsigned short NCO1INC @ 0x49B;
"3633
[; ;pic16f1503.h: 3633: asm("NCO1INC equ 049Bh");
[; <" NCO1INC equ 049Bh ;# ">
[; ;pic16f1503.h: 3637: extern volatile unsigned char NCO1INCL @ 0x49B;
"3639
[; ;pic16f1503.h: 3639: asm("NCO1INCL equ 049Bh");
[; <" NCO1INCL equ 049Bh ;# ">
[; ;pic16f1503.h: 3642: typedef union {
[; ;pic16f1503.h: 3643: struct {
[; ;pic16f1503.h: 3644: unsigned NCO1INC0 :1;
[; ;pic16f1503.h: 3645: unsigned NCO1INC1 :1;
[; ;pic16f1503.h: 3646: unsigned NCO1INC2 :1;
[; ;pic16f1503.h: 3647: unsigned NCO1INC3 :1;
[; ;pic16f1503.h: 3648: unsigned NCO1INC4 :1;
[; ;pic16f1503.h: 3649: unsigned NCO1INC5 :1;
[; ;pic16f1503.h: 3650: unsigned NCO1INC6 :1;
[; ;pic16f1503.h: 3651: unsigned NCO1INC7 :1;
[; ;pic16f1503.h: 3652: };
[; ;pic16f1503.h: 3653: struct {
[; ;pic16f1503.h: 3654: unsigned NCO1INC :8;
[; ;pic16f1503.h: 3655: };
[; ;pic16f1503.h: 3656: } NCO1INCLbits_t;
[; ;pic16f1503.h: 3657: extern volatile NCO1INCLbits_t NCO1INCLbits @ 0x49B;
[; ;pic16f1503.h: 3706: extern volatile unsigned char NCO1INCH @ 0x49C;
"3708
[; ;pic16f1503.h: 3708: asm("NCO1INCH equ 049Ch");
[; <" NCO1INCH equ 049Ch ;# ">
[; ;pic16f1503.h: 3711: typedef union {
[; ;pic16f1503.h: 3712: struct {
[; ;pic16f1503.h: 3713: unsigned NCO1INC8 :1;
[; ;pic16f1503.h: 3714: unsigned NCO1INC9 :1;
[; ;pic16f1503.h: 3715: unsigned NCO1INC10 :1;
[; ;pic16f1503.h: 3716: unsigned NCO1INC11 :1;
[; ;pic16f1503.h: 3717: unsigned NCO1INC12 :1;
[; ;pic16f1503.h: 3718: unsigned NCO1INC13 :1;
[; ;pic16f1503.h: 3719: unsigned NCO1INC14 :1;
[; ;pic16f1503.h: 3720: unsigned NCO1INC15 :1;
[; ;pic16f1503.h: 3721: };
[; ;pic16f1503.h: 3722: struct {
[; ;pic16f1503.h: 3723: unsigned NCO1INC :8;
[; ;pic16f1503.h: 3724: };
[; ;pic16f1503.h: 3725: } NCO1INCHbits_t;
[; ;pic16f1503.h: 3726: extern volatile NCO1INCHbits_t NCO1INCHbits @ 0x49C;
[; ;pic16f1503.h: 3775: extern volatile unsigned char NCO1CON @ 0x49E;
"3777
[; ;pic16f1503.h: 3777: asm("NCO1CON equ 049Eh");
[; <" NCO1CON equ 049Eh ;# ">
[; ;pic16f1503.h: 3780: typedef union {
[; ;pic16f1503.h: 3781: struct {
[; ;pic16f1503.h: 3782: unsigned N1PFM :1;
[; ;pic16f1503.h: 3783: unsigned :3;
[; ;pic16f1503.h: 3784: unsigned N1POL :1;
[; ;pic16f1503.h: 3785: unsigned N1OUT :1;
[; ;pic16f1503.h: 3786: unsigned N1OE :1;
[; ;pic16f1503.h: 3787: unsigned N1EN :1;
[; ;pic16f1503.h: 3788: };
[; ;pic16f1503.h: 3789: } NCO1CONbits_t;
[; ;pic16f1503.h: 3790: extern volatile NCO1CONbits_t NCO1CONbits @ 0x49E;
[; ;pic16f1503.h: 3819: extern volatile unsigned char NCO1CLK @ 0x49F;
"3821
[; ;pic16f1503.h: 3821: asm("NCO1CLK equ 049Fh");
[; <" NCO1CLK equ 049Fh ;# ">
[; ;pic16f1503.h: 3824: typedef union {
[; ;pic16f1503.h: 3825: struct {
[; ;pic16f1503.h: 3826: unsigned N1CKS0 :1;
[; ;pic16f1503.h: 3827: unsigned N1CKS1 :1;
[; ;pic16f1503.h: 3828: unsigned :3;
[; ;pic16f1503.h: 3829: unsigned N1PWS0 :1;
[; ;pic16f1503.h: 3830: unsigned N1PWS1 :1;
[; ;pic16f1503.h: 3831: unsigned N1PWS2 :1;
[; ;pic16f1503.h: 3832: };
[; ;pic16f1503.h: 3833: struct {
[; ;pic16f1503.h: 3834: unsigned N1CKS :4;
[; ;pic16f1503.h: 3835: unsigned :1;
[; ;pic16f1503.h: 3836: unsigned N1PWS :3;
[; ;pic16f1503.h: 3837: };
[; ;pic16f1503.h: 3838: } NCO1CLKbits_t;
[; ;pic16f1503.h: 3839: extern volatile NCO1CLKbits_t NCO1CLKbits @ 0x49F;
[; ;pic16f1503.h: 3878: extern volatile unsigned char PWM1DCL @ 0x611;
"3880
[; ;pic16f1503.h: 3880: asm("PWM1DCL equ 0611h");
[; <" PWM1DCL equ 0611h ;# ">
[; ;pic16f1503.h: 3883: typedef union {
[; ;pic16f1503.h: 3884: struct {
[; ;pic16f1503.h: 3885: unsigned :6;
[; ;pic16f1503.h: 3886: unsigned PWM1DCL :2;
[; ;pic16f1503.h: 3887: };
[; ;pic16f1503.h: 3888: struct {
[; ;pic16f1503.h: 3889: unsigned :6;
[; ;pic16f1503.h: 3890: unsigned PWM1DCL0 :1;
[; ;pic16f1503.h: 3891: unsigned PWM1DCL1 :1;
[; ;pic16f1503.h: 3892: };
[; ;pic16f1503.h: 3893: } PWM1DCLbits_t;
[; ;pic16f1503.h: 3894: extern volatile PWM1DCLbits_t PWM1DCLbits @ 0x611;
[; ;pic16f1503.h: 3913: extern volatile unsigned char PWM1DCH @ 0x612;
"3915
[; ;pic16f1503.h: 3915: asm("PWM1DCH equ 0612h");
[; <" PWM1DCH equ 0612h ;# ">
[; ;pic16f1503.h: 3918: typedef union {
[; ;pic16f1503.h: 3919: struct {
[; ;pic16f1503.h: 3920: unsigned PWM1DCH :8;
[; ;pic16f1503.h: 3921: };
[; ;pic16f1503.h: 3922: struct {
[; ;pic16f1503.h: 3923: unsigned PWM1DCH0 :1;
[; ;pic16f1503.h: 3924: unsigned PWM1DCH1 :1;
[; ;pic16f1503.h: 3925: unsigned PWM1DCH2 :1;
[; ;pic16f1503.h: 3926: unsigned PWM1DCH3 :1;
[; ;pic16f1503.h: 3927: unsigned PWM1DCH4 :1;
[; ;pic16f1503.h: 3928: unsigned PWM1DCH5 :1;
[; ;pic16f1503.h: 3929: unsigned PWM1DCH6 :1;
[; ;pic16f1503.h: 3930: unsigned PWM1DCH7 :1;
[; ;pic16f1503.h: 3931: };
[; ;pic16f1503.h: 3932: } PWM1DCHbits_t;
[; ;pic16f1503.h: 3933: extern volatile PWM1DCHbits_t PWM1DCHbits @ 0x612;
[; ;pic16f1503.h: 3982: extern volatile unsigned char PWM1CON @ 0x613;
"3984
[; ;pic16f1503.h: 3984: asm("PWM1CON equ 0613h");
[; <" PWM1CON equ 0613h ;# ">
[; ;pic16f1503.h: 3987: extern volatile unsigned char PWM1CON0 @ 0x613;
"3989
[; ;pic16f1503.h: 3989: asm("PWM1CON0 equ 0613h");
[; <" PWM1CON0 equ 0613h ;# ">
[; ;pic16f1503.h: 3992: typedef union {
[; ;pic16f1503.h: 3993: struct {
[; ;pic16f1503.h: 3994: unsigned :4;
[; ;pic16f1503.h: 3995: unsigned PWM1POL :1;
[; ;pic16f1503.h: 3996: unsigned PWM1OUT :1;
[; ;pic16f1503.h: 3997: unsigned PWM1OE :1;
[; ;pic16f1503.h: 3998: unsigned PWM1EN :1;
[; ;pic16f1503.h: 3999: };
[; ;pic16f1503.h: 4000: } PWM1CONbits_t;
[; ;pic16f1503.h: 4001: extern volatile PWM1CONbits_t PWM1CONbits @ 0x613;
[; ;pic16f1503.h: 4024: typedef union {
[; ;pic16f1503.h: 4025: struct {
[; ;pic16f1503.h: 4026: unsigned :4;
[; ;pic16f1503.h: 4027: unsigned PWM1POL :1;
[; ;pic16f1503.h: 4028: unsigned PWM1OUT :1;
[; ;pic16f1503.h: 4029: unsigned PWM1OE :1;
[; ;pic16f1503.h: 4030: unsigned PWM1EN :1;
[; ;pic16f1503.h: 4031: };
[; ;pic16f1503.h: 4032: } PWM1CON0bits_t;
[; ;pic16f1503.h: 4033: extern volatile PWM1CON0bits_t PWM1CON0bits @ 0x613;
[; ;pic16f1503.h: 4057: extern volatile unsigned char PWM2DCL @ 0x614;
"4059
[; ;pic16f1503.h: 4059: asm("PWM2DCL equ 0614h");
[; <" PWM2DCL equ 0614h ;# ">
[; ;pic16f1503.h: 4062: typedef union {
[; ;pic16f1503.h: 4063: struct {
[; ;pic16f1503.h: 4064: unsigned :6;
[; ;pic16f1503.h: 4065: unsigned PWM2DCL :2;
[; ;pic16f1503.h: 4066: };
[; ;pic16f1503.h: 4067: struct {
[; ;pic16f1503.h: 4068: unsigned :6;
[; ;pic16f1503.h: 4069: unsigned PWM2DCL0 :1;
[; ;pic16f1503.h: 4070: unsigned PWM2DCL1 :1;
[; ;pic16f1503.h: 4071: };
[; ;pic16f1503.h: 4072: } PWM2DCLbits_t;
[; ;pic16f1503.h: 4073: extern volatile PWM2DCLbits_t PWM2DCLbits @ 0x614;
[; ;pic16f1503.h: 4092: extern volatile unsigned char PWM2DCH @ 0x615;
"4094
[; ;pic16f1503.h: 4094: asm("PWM2DCH equ 0615h");
[; <" PWM2DCH equ 0615h ;# ">
[; ;pic16f1503.h: 4097: typedef union {
[; ;pic16f1503.h: 4098: struct {
[; ;pic16f1503.h: 4099: unsigned PWM2DCH :8;
[; ;pic16f1503.h: 4100: };
[; ;pic16f1503.h: 4101: struct {
[; ;pic16f1503.h: 4102: unsigned PWM2DCH0 :1;
[; ;pic16f1503.h: 4103: unsigned PWM2DCH1 :1;
[; ;pic16f1503.h: 4104: unsigned PWM2DCH2 :1;
[; ;pic16f1503.h: 4105: unsigned PWM2DCH3 :1;
[; ;pic16f1503.h: 4106: unsigned PWM2DCH4 :1;
[; ;pic16f1503.h: 4107: unsigned PWM2DCH5 :1;
[; ;pic16f1503.h: 4108: unsigned PWM2DCH6 :1;
[; ;pic16f1503.h: 4109: unsigned PWM2DCH7 :1;
[; ;pic16f1503.h: 4110: };
[; ;pic16f1503.h: 4111: } PWM2DCHbits_t;
[; ;pic16f1503.h: 4112: extern volatile PWM2DCHbits_t PWM2DCHbits @ 0x615;
[; ;pic16f1503.h: 4161: extern volatile unsigned char PWM2CON @ 0x616;
"4163
[; ;pic16f1503.h: 4163: asm("PWM2CON equ 0616h");
[; <" PWM2CON equ 0616h ;# ">
[; ;pic16f1503.h: 4166: extern volatile unsigned char PWM2CON0 @ 0x616;
"4168
[; ;pic16f1503.h: 4168: asm("PWM2CON0 equ 0616h");
[; <" PWM2CON0 equ 0616h ;# ">
[; ;pic16f1503.h: 4171: typedef union {
[; ;pic16f1503.h: 4172: struct {
[; ;pic16f1503.h: 4173: unsigned :4;
[; ;pic16f1503.h: 4174: unsigned PWM2POL :1;
[; ;pic16f1503.h: 4175: unsigned PWM2OUT :1;
[; ;pic16f1503.h: 4176: unsigned PWM2OE :1;
[; ;pic16f1503.h: 4177: unsigned PWM2EN :1;
[; ;pic16f1503.h: 4178: };
[; ;pic16f1503.h: 4179: } PWM2CONbits_t;
[; ;pic16f1503.h: 4180: extern volatile PWM2CONbits_t PWM2CONbits @ 0x616;
[; ;pic16f1503.h: 4203: typedef union {
[; ;pic16f1503.h: 4204: struct {
[; ;pic16f1503.h: 4205: unsigned :4;
[; ;pic16f1503.h: 4206: unsigned PWM2POL :1;
[; ;pic16f1503.h: 4207: unsigned PWM2OUT :1;
[; ;pic16f1503.h: 4208: unsigned PWM2OE :1;
[; ;pic16f1503.h: 4209: unsigned PWM2EN :1;
[; ;pic16f1503.h: 4210: };
[; ;pic16f1503.h: 4211: } PWM2CON0bits_t;
[; ;pic16f1503.h: 4212: extern volatile PWM2CON0bits_t PWM2CON0bits @ 0x616;
[; ;pic16f1503.h: 4236: extern volatile unsigned char PWM3DCL @ 0x617;
"4238
[; ;pic16f1503.h: 4238: asm("PWM3DCL equ 0617h");
[; <" PWM3DCL equ 0617h ;# ">
[; ;pic16f1503.h: 4241: typedef union {
[; ;pic16f1503.h: 4242: struct {
[; ;pic16f1503.h: 4243: unsigned :6;
[; ;pic16f1503.h: 4244: unsigned PWM3DCL :2;
[; ;pic16f1503.h: 4245: };
[; ;pic16f1503.h: 4246: struct {
[; ;pic16f1503.h: 4247: unsigned :6;
[; ;pic16f1503.h: 4248: unsigned PWM3DCL0 :1;
[; ;pic16f1503.h: 4249: unsigned PWM3DCL1 :1;
[; ;pic16f1503.h: 4250: };
[; ;pic16f1503.h: 4251: } PWM3DCLbits_t;
[; ;pic16f1503.h: 4252: extern volatile PWM3DCLbits_t PWM3DCLbits @ 0x617;
[; ;pic16f1503.h: 4271: extern volatile unsigned char PWM3DCH @ 0x618;
"4273
[; ;pic16f1503.h: 4273: asm("PWM3DCH equ 0618h");
[; <" PWM3DCH equ 0618h ;# ">
[; ;pic16f1503.h: 4276: typedef union {
[; ;pic16f1503.h: 4277: struct {
[; ;pic16f1503.h: 4278: unsigned PWM3DCH :8;
[; ;pic16f1503.h: 4279: };
[; ;pic16f1503.h: 4280: struct {
[; ;pic16f1503.h: 4281: unsigned PWM3DCH0 :1;
[; ;pic16f1503.h: 4282: unsigned PWM3DCH1 :1;
[; ;pic16f1503.h: 4283: unsigned PWM3DCH2 :1;
[; ;pic16f1503.h: 4284: unsigned PWM3DCH3 :1;
[; ;pic16f1503.h: 4285: unsigned PWM3DCH4 :1;
[; ;pic16f1503.h: 4286: unsigned PWM3DCH5 :1;
[; ;pic16f1503.h: 4287: unsigned PWM3DCH6 :1;
[; ;pic16f1503.h: 4288: unsigned PWM3DCH7 :1;
[; ;pic16f1503.h: 4289: };
[; ;pic16f1503.h: 4290: } PWM3DCHbits_t;
[; ;pic16f1503.h: 4291: extern volatile PWM3DCHbits_t PWM3DCHbits @ 0x618;
[; ;pic16f1503.h: 4340: extern volatile unsigned char PWM3CON @ 0x619;
"4342
[; ;pic16f1503.h: 4342: asm("PWM3CON equ 0619h");
[; <" PWM3CON equ 0619h ;# ">
[; ;pic16f1503.h: 4345: extern volatile unsigned char PWM3CON0 @ 0x619;
"4347
[; ;pic16f1503.h: 4347: asm("PWM3CON0 equ 0619h");
[; <" PWM3CON0 equ 0619h ;# ">
[; ;pic16f1503.h: 4350: typedef union {
[; ;pic16f1503.h: 4351: struct {
[; ;pic16f1503.h: 4352: unsigned :4;
[; ;pic16f1503.h: 4353: unsigned PWM3POL :1;
[; ;pic16f1503.h: 4354: unsigned PWM3OUT :1;
[; ;pic16f1503.h: 4355: unsigned PWM3OE :1;
[; ;pic16f1503.h: 4356: unsigned PWM3EN :1;
[; ;pic16f1503.h: 4357: };
[; ;pic16f1503.h: 4358: } PWM3CONbits_t;
[; ;pic16f1503.h: 4359: extern volatile PWM3CONbits_t PWM3CONbits @ 0x619;
[; ;pic16f1503.h: 4382: typedef union {
[; ;pic16f1503.h: 4383: struct {
[; ;pic16f1503.h: 4384: unsigned :4;
[; ;pic16f1503.h: 4385: unsigned PWM3POL :1;
[; ;pic16f1503.h: 4386: unsigned PWM3OUT :1;
[; ;pic16f1503.h: 4387: unsigned PWM3OE :1;
[; ;pic16f1503.h: 4388: unsigned PWM3EN :1;
[; ;pic16f1503.h: 4389: };
[; ;pic16f1503.h: 4390: } PWM3CON0bits_t;
[; ;pic16f1503.h: 4391: extern volatile PWM3CON0bits_t PWM3CON0bits @ 0x619;
[; ;pic16f1503.h: 4415: extern volatile unsigned char PWM4DCL @ 0x61A;
"4417
[; ;pic16f1503.h: 4417: asm("PWM4DCL equ 061Ah");
[; <" PWM4DCL equ 061Ah ;# ">
[; ;pic16f1503.h: 4420: typedef union {
[; ;pic16f1503.h: 4421: struct {
[; ;pic16f1503.h: 4422: unsigned :6;
[; ;pic16f1503.h: 4423: unsigned PWM4DCL :2;
[; ;pic16f1503.h: 4424: };
[; ;pic16f1503.h: 4425: struct {
[; ;pic16f1503.h: 4426: unsigned :6;
[; ;pic16f1503.h: 4427: unsigned PWM4DCL0 :1;
[; ;pic16f1503.h: 4428: unsigned PWM4DCL1 :1;
[; ;pic16f1503.h: 4429: };
[; ;pic16f1503.h: 4430: } PWM4DCLbits_t;
[; ;pic16f1503.h: 4431: extern volatile PWM4DCLbits_t PWM4DCLbits @ 0x61A;
[; ;pic16f1503.h: 4450: extern volatile unsigned char PWM4DCH @ 0x61B;
"4452
[; ;pic16f1503.h: 4452: asm("PWM4DCH equ 061Bh");
[; <" PWM4DCH equ 061Bh ;# ">
[; ;pic16f1503.h: 4455: typedef union {
[; ;pic16f1503.h: 4456: struct {
[; ;pic16f1503.h: 4457: unsigned PWM4DCH :8;
[; ;pic16f1503.h: 4458: };
[; ;pic16f1503.h: 4459: struct {
[; ;pic16f1503.h: 4460: unsigned PWM4DCH0 :1;
[; ;pic16f1503.h: 4461: unsigned PWM4DCH1 :1;
[; ;pic16f1503.h: 4462: unsigned PWM4DCH2 :1;
[; ;pic16f1503.h: 4463: unsigned PWM4DCH3 :1;
[; ;pic16f1503.h: 4464: unsigned PWM4DCH4 :1;
[; ;pic16f1503.h: 4465: unsigned PWM4DCH5 :1;
[; ;pic16f1503.h: 4466: unsigned PWM4DCH6 :1;
[; ;pic16f1503.h: 4467: unsigned PWM4DCH7 :1;
[; ;pic16f1503.h: 4468: };
[; ;pic16f1503.h: 4469: } PWM4DCHbits_t;
[; ;pic16f1503.h: 4470: extern volatile PWM4DCHbits_t PWM4DCHbits @ 0x61B;
[; ;pic16f1503.h: 4519: extern volatile unsigned char PWM4CON @ 0x61C;
"4521
[; ;pic16f1503.h: 4521: asm("PWM4CON equ 061Ch");
[; <" PWM4CON equ 061Ch ;# ">
[; ;pic16f1503.h: 4524: extern volatile unsigned char PWM4CON0 @ 0x61C;
"4526
[; ;pic16f1503.h: 4526: asm("PWM4CON0 equ 061Ch");
[; <" PWM4CON0 equ 061Ch ;# ">
[; ;pic16f1503.h: 4529: typedef union {
[; ;pic16f1503.h: 4530: struct {
[; ;pic16f1503.h: 4531: unsigned :4;
[; ;pic16f1503.h: 4532: unsigned PWM4POL :1;
[; ;pic16f1503.h: 4533: unsigned PWM4OUT :1;
[; ;pic16f1503.h: 4534: unsigned PWM4OE :1;
[; ;pic16f1503.h: 4535: unsigned PWM4EN :1;
[; ;pic16f1503.h: 4536: };
[; ;pic16f1503.h: 4537: } PWM4CONbits_t;
[; ;pic16f1503.h: 4538: extern volatile PWM4CONbits_t PWM4CONbits @ 0x61C;
[; ;pic16f1503.h: 4561: typedef union {
[; ;pic16f1503.h: 4562: struct {
[; ;pic16f1503.h: 4563: unsigned :4;
[; ;pic16f1503.h: 4564: unsigned PWM4POL :1;
[; ;pic16f1503.h: 4565: unsigned PWM4OUT :1;
[; ;pic16f1503.h: 4566: unsigned PWM4OE :1;
[; ;pic16f1503.h: 4567: unsigned PWM4EN :1;
[; ;pic16f1503.h: 4568: };
[; ;pic16f1503.h: 4569: } PWM4CON0bits_t;
[; ;pic16f1503.h: 4570: extern volatile PWM4CON0bits_t PWM4CON0bits @ 0x61C;
[; ;pic16f1503.h: 4594: extern volatile unsigned char CWG1DBR @ 0x691;
"4596
[; ;pic16f1503.h: 4596: asm("CWG1DBR equ 0691h");
[; <" CWG1DBR equ 0691h ;# ">
[; ;pic16f1503.h: 4599: typedef union {
[; ;pic16f1503.h: 4600: struct {
[; ;pic16f1503.h: 4601: unsigned CWG1DBR :6;
[; ;pic16f1503.h: 4602: };
[; ;pic16f1503.h: 4603: struct {
[; ;pic16f1503.h: 4604: unsigned CWG1DBR0 :1;
[; ;pic16f1503.h: 4605: unsigned CWG1DBR1 :1;
[; ;pic16f1503.h: 4606: unsigned CWG1DBR2 :1;
[; ;pic16f1503.h: 4607: unsigned CWG1DBR3 :1;
[; ;pic16f1503.h: 4608: unsigned CWG1DBR4 :1;
[; ;pic16f1503.h: 4609: unsigned CWG1DBR5 :1;
[; ;pic16f1503.h: 4610: };
[; ;pic16f1503.h: 4611: } CWG1DBRbits_t;
[; ;pic16f1503.h: 4612: extern volatile CWG1DBRbits_t CWG1DBRbits @ 0x691;
[; ;pic16f1503.h: 4651: extern volatile unsigned char CWG1DBF @ 0x692;
"4653
[; ;pic16f1503.h: 4653: asm("CWG1DBF equ 0692h");
[; <" CWG1DBF equ 0692h ;# ">
[; ;pic16f1503.h: 4656: typedef union {
[; ;pic16f1503.h: 4657: struct {
[; ;pic16f1503.h: 4658: unsigned CWG1DBF :6;
[; ;pic16f1503.h: 4659: };
[; ;pic16f1503.h: 4660: struct {
[; ;pic16f1503.h: 4661: unsigned CWG1DBF0 :1;
[; ;pic16f1503.h: 4662: unsigned CWG1DBF1 :1;
[; ;pic16f1503.h: 4663: unsigned CWG1DBF2 :1;
[; ;pic16f1503.h: 4664: unsigned CWG1DBF3 :1;
[; ;pic16f1503.h: 4665: unsigned CWG1DBF4 :1;
[; ;pic16f1503.h: 4666: unsigned CWG1DBF5 :1;
[; ;pic16f1503.h: 4667: };
[; ;pic16f1503.h: 4668: } CWG1DBFbits_t;
[; ;pic16f1503.h: 4669: extern volatile CWG1DBFbits_t CWG1DBFbits @ 0x692;
[; ;pic16f1503.h: 4708: extern volatile unsigned char CWG1CON0 @ 0x693;
"4710
[; ;pic16f1503.h: 4710: asm("CWG1CON0 equ 0693h");
[; <" CWG1CON0 equ 0693h ;# ">
[; ;pic16f1503.h: 4713: typedef union {
[; ;pic16f1503.h: 4714: struct {
[; ;pic16f1503.h: 4715: unsigned G1CS0 :1;
[; ;pic16f1503.h: 4716: unsigned :2;
[; ;pic16f1503.h: 4717: unsigned G1POLA :1;
[; ;pic16f1503.h: 4718: unsigned G1POLB :1;
[; ;pic16f1503.h: 4719: unsigned G1OEA :1;
[; ;pic16f1503.h: 4720: unsigned G1OEB :1;
[; ;pic16f1503.h: 4721: unsigned G1EN :1;
[; ;pic16f1503.h: 4722: };
[; ;pic16f1503.h: 4723: struct {
[; ;pic16f1503.h: 4724: unsigned G1CS :2;
[; ;pic16f1503.h: 4725: };
[; ;pic16f1503.h: 4726: } CWG1CON0bits_t;
[; ;pic16f1503.h: 4727: extern volatile CWG1CON0bits_t CWG1CON0bits @ 0x693;
[; ;pic16f1503.h: 4766: extern volatile unsigned char CWG1CON1 @ 0x694;
"4768
[; ;pic16f1503.h: 4768: asm("CWG1CON1 equ 0694h");
[; <" CWG1CON1 equ 0694h ;# ">
[; ;pic16f1503.h: 4771: typedef union {
[; ;pic16f1503.h: 4772: struct {
[; ;pic16f1503.h: 4773: unsigned G1IS0 :1;
[; ;pic16f1503.h: 4774: unsigned G1IS1 :1;
[; ;pic16f1503.h: 4775: unsigned G1IS2 :1;
[; ;pic16f1503.h: 4776: unsigned :1;
[; ;pic16f1503.h: 4777: unsigned G1ASDLA :2;
[; ;pic16f1503.h: 4778: unsigned G1ASDLB :2;
[; ;pic16f1503.h: 4779: };
[; ;pic16f1503.h: 4780: struct {
[; ;pic16f1503.h: 4781: unsigned G1IS :4;
[; ;pic16f1503.h: 4782: unsigned G1ASDLA0 :1;
[; ;pic16f1503.h: 4783: unsigned G1ASDLA1 :1;
[; ;pic16f1503.h: 4784: unsigned G1ASDLB0 :1;
[; ;pic16f1503.h: 4785: unsigned G1ASDLB1 :1;
[; ;pic16f1503.h: 4786: };
[; ;pic16f1503.h: 4787: } CWG1CON1bits_t;
[; ;pic16f1503.h: 4788: extern volatile CWG1CON1bits_t CWG1CON1bits @ 0x694;
[; ;pic16f1503.h: 4842: extern volatile unsigned char CWG1CON2 @ 0x695;
"4844
[; ;pic16f1503.h: 4844: asm("CWG1CON2 equ 0695h");
[; <" CWG1CON2 equ 0695h ;# ">
[; ;pic16f1503.h: 4847: typedef union {
[; ;pic16f1503.h: 4848: struct {
[; ;pic16f1503.h: 4849: unsigned G1ASDSCLC2 :1;
[; ;pic16f1503.h: 4850: unsigned G1ASDSFLT :1;
[; ;pic16f1503.h: 4851: unsigned G1ASDSC1 :1;
[; ;pic16f1503.h: 4852: unsigned G1ASDSC2 :1;
[; ;pic16f1503.h: 4853: unsigned :2;
[; ;pic16f1503.h: 4854: unsigned G1ARSEN :1;
[; ;pic16f1503.h: 4855: unsigned G1ASE :1;
[; ;pic16f1503.h: 4856: };
[; ;pic16f1503.h: 4857: } CWG1CON2bits_t;
[; ;pic16f1503.h: 4858: extern volatile CWG1CON2bits_t CWG1CON2bits @ 0x695;
[; ;pic16f1503.h: 4892: extern volatile unsigned char CLCDATA @ 0xF0F;
"4894
[; ;pic16f1503.h: 4894: asm("CLCDATA equ 0F0Fh");
[; <" CLCDATA equ 0F0Fh ;# ">
[; ;pic16f1503.h: 4897: typedef union {
[; ;pic16f1503.h: 4898: struct {
[; ;pic16f1503.h: 4899: unsigned MCLC1OUT :1;
[; ;pic16f1503.h: 4900: unsigned MCLC2OUT :1;
[; ;pic16f1503.h: 4901: };
[; ;pic16f1503.h: 4902: } CLCDATAbits_t;
[; ;pic16f1503.h: 4903: extern volatile CLCDATAbits_t CLCDATAbits @ 0xF0F;
[; ;pic16f1503.h: 4917: extern volatile unsigned char CLC1CON @ 0xF10;
"4919
[; ;pic16f1503.h: 4919: asm("CLC1CON equ 0F10h");
[; <" CLC1CON equ 0F10h ;# ">
[; ;pic16f1503.h: 4922: typedef union {
[; ;pic16f1503.h: 4923: struct {
[; ;pic16f1503.h: 4924: unsigned LC1MODE0 :1;
[; ;pic16f1503.h: 4925: unsigned LC1MODE1 :1;
[; ;pic16f1503.h: 4926: unsigned LC1MODE2 :1;
[; ;pic16f1503.h: 4927: unsigned LC1INTN :1;
[; ;pic16f1503.h: 4928: unsigned LC1INTP :1;
[; ;pic16f1503.h: 4929: unsigned LC1OUT :1;
[; ;pic16f1503.h: 4930: unsigned LC1OE :1;
[; ;pic16f1503.h: 4931: unsigned LC1EN :1;
[; ;pic16f1503.h: 4932: };
[; ;pic16f1503.h: 4933: struct {
[; ;pic16f1503.h: 4934: unsigned LCMODE0 :1;
[; ;pic16f1503.h: 4935: unsigned LCMODE1 :1;
[; ;pic16f1503.h: 4936: unsigned LCMODE2 :1;
[; ;pic16f1503.h: 4937: unsigned LCINTN :1;
[; ;pic16f1503.h: 4938: unsigned LCINTP :1;
[; ;pic16f1503.h: 4939: unsigned LCOUT :1;
[; ;pic16f1503.h: 4940: unsigned LCOE :1;
[; ;pic16f1503.h: 4941: unsigned LCEN :1;
[; ;pic16f1503.h: 4942: };
[; ;pic16f1503.h: 4943: struct {
[; ;pic16f1503.h: 4944: unsigned LC1MODE :3;
[; ;pic16f1503.h: 4945: };
[; ;pic16f1503.h: 4946: } CLC1CONbits_t;
[; ;pic16f1503.h: 4947: extern volatile CLC1CONbits_t CLC1CONbits @ 0xF10;
[; ;pic16f1503.h: 5036: extern volatile unsigned char CLC1POL @ 0xF11;
"5038
[; ;pic16f1503.h: 5038: asm("CLC1POL equ 0F11h");
[; <" CLC1POL equ 0F11h ;# ">
[; ;pic16f1503.h: 5041: typedef union {
[; ;pic16f1503.h: 5042: struct {
[; ;pic16f1503.h: 5043: unsigned LC1G1POL :1;
[; ;pic16f1503.h: 5044: unsigned LC1G2POL :1;
[; ;pic16f1503.h: 5045: unsigned LC1G3POL :1;
[; ;pic16f1503.h: 5046: unsigned LC1G4POL :1;
[; ;pic16f1503.h: 5047: unsigned :3;
[; ;pic16f1503.h: 5048: unsigned LC1POL :1;
[; ;pic16f1503.h: 5049: };
[; ;pic16f1503.h: 5050: struct {
[; ;pic16f1503.h: 5051: unsigned G1POL :1;
[; ;pic16f1503.h: 5052: unsigned G2POL :1;
[; ;pic16f1503.h: 5053: unsigned G3POL :1;
[; ;pic16f1503.h: 5054: unsigned G4POL :1;
[; ;pic16f1503.h: 5055: unsigned :3;
[; ;pic16f1503.h: 5056: unsigned POL :1;
[; ;pic16f1503.h: 5057: };
[; ;pic16f1503.h: 5058: } CLC1POLbits_t;
[; ;pic16f1503.h: 5059: extern volatile CLC1POLbits_t CLC1POLbits @ 0xF11;
[; ;pic16f1503.h: 5113: extern volatile unsigned char CLC1SEL0 @ 0xF12;
"5115
[; ;pic16f1503.h: 5115: asm("CLC1SEL0 equ 0F12h");
[; <" CLC1SEL0 equ 0F12h ;# ">
[; ;pic16f1503.h: 5118: typedef union {
[; ;pic16f1503.h: 5119: struct {
[; ;pic16f1503.h: 5120: unsigned LC1D1S0 :1;
[; ;pic16f1503.h: 5121: unsigned LC1D1S1 :1;
[; ;pic16f1503.h: 5122: unsigned LC1D1S2 :1;
[; ;pic16f1503.h: 5123: unsigned :1;
[; ;pic16f1503.h: 5124: unsigned LC1D2S0 :1;
[; ;pic16f1503.h: 5125: unsigned LC1D2S1 :1;
[; ;pic16f1503.h: 5126: unsigned LC1D2S2 :1;
[; ;pic16f1503.h: 5127: };
[; ;pic16f1503.h: 5128: struct {
[; ;pic16f1503.h: 5129: unsigned D1S0 :1;
[; ;pic16f1503.h: 5130: unsigned D1S1 :1;
[; ;pic16f1503.h: 5131: unsigned D1S2 :1;
[; ;pic16f1503.h: 5132: unsigned :1;
[; ;pic16f1503.h: 5133: unsigned D2S0 :1;
[; ;pic16f1503.h: 5134: unsigned D2S1 :1;
[; ;pic16f1503.h: 5135: unsigned D2S2 :1;
[; ;pic16f1503.h: 5136: };
[; ;pic16f1503.h: 5137: struct {
[; ;pic16f1503.h: 5138: unsigned LC1D1S :3;
[; ;pic16f1503.h: 5139: unsigned :1;
[; ;pic16f1503.h: 5140: unsigned LC1D2S :3;
[; ;pic16f1503.h: 5141: };
[; ;pic16f1503.h: 5142: } CLC1SEL0bits_t;
[; ;pic16f1503.h: 5143: extern volatile CLC1SEL0bits_t CLC1SEL0bits @ 0xF12;
[; ;pic16f1503.h: 5217: extern volatile unsigned char CLC1SEL1 @ 0xF13;
"5219
[; ;pic16f1503.h: 5219: asm("CLC1SEL1 equ 0F13h");
[; <" CLC1SEL1 equ 0F13h ;# ">
[; ;pic16f1503.h: 5222: typedef union {
[; ;pic16f1503.h: 5223: struct {
[; ;pic16f1503.h: 5224: unsigned LC1D3S0 :1;
[; ;pic16f1503.h: 5225: unsigned LC1D3S1 :1;
[; ;pic16f1503.h: 5226: unsigned LC1D3S2 :1;
[; ;pic16f1503.h: 5227: unsigned :1;
[; ;pic16f1503.h: 5228: unsigned LC1D4S0 :1;
[; ;pic16f1503.h: 5229: unsigned LC1D4S1 :1;
[; ;pic16f1503.h: 5230: unsigned LC1D4S2 :1;
[; ;pic16f1503.h: 5231: };
[; ;pic16f1503.h: 5232: struct {
[; ;pic16f1503.h: 5233: unsigned D3S0 :1;
[; ;pic16f1503.h: 5234: unsigned D3S1 :1;
[; ;pic16f1503.h: 5235: unsigned D3S2 :1;
[; ;pic16f1503.h: 5236: unsigned :1;
[; ;pic16f1503.h: 5237: unsigned D4S0 :1;
[; ;pic16f1503.h: 5238: unsigned D4S1 :1;
[; ;pic16f1503.h: 5239: unsigned D4S2 :1;
[; ;pic16f1503.h: 5240: };
[; ;pic16f1503.h: 5241: struct {
[; ;pic16f1503.h: 5242: unsigned LC1D3S :3;
[; ;pic16f1503.h: 5243: unsigned :1;
[; ;pic16f1503.h: 5244: unsigned LC1D4S :3;
[; ;pic16f1503.h: 5245: };
[; ;pic16f1503.h: 5246: } CLC1SEL1bits_t;
[; ;pic16f1503.h: 5247: extern volatile CLC1SEL1bits_t CLC1SEL1bits @ 0xF13;
[; ;pic16f1503.h: 5321: extern volatile unsigned char CLC1GLS0 @ 0xF14;
"5323
[; ;pic16f1503.h: 5323: asm("CLC1GLS0 equ 0F14h");
[; <" CLC1GLS0 equ 0F14h ;# ">
[; ;pic16f1503.h: 5326: typedef union {
[; ;pic16f1503.h: 5327: struct {
[; ;pic16f1503.h: 5328: unsigned LC1G1D1N :1;
[; ;pic16f1503.h: 5329: unsigned LC1G1D1T :1;
[; ;pic16f1503.h: 5330: unsigned LC1G1D2N :1;
[; ;pic16f1503.h: 5331: unsigned LC1G1D2T :1;
[; ;pic16f1503.h: 5332: unsigned LC1G1D3N :1;
[; ;pic16f1503.h: 5333: unsigned LC1G1D3T :1;
[; ;pic16f1503.h: 5334: unsigned LC1G1D4N :1;
[; ;pic16f1503.h: 5335: unsigned LC1G1D4T :1;
[; ;pic16f1503.h: 5336: };
[; ;pic16f1503.h: 5337: struct {
[; ;pic16f1503.h: 5338: unsigned D1N :1;
[; ;pic16f1503.h: 5339: unsigned D1T :1;
[; ;pic16f1503.h: 5340: unsigned D2N :1;
[; ;pic16f1503.h: 5341: unsigned D2T :1;
[; ;pic16f1503.h: 5342: unsigned D3N :1;
[; ;pic16f1503.h: 5343: unsigned D3T :1;
[; ;pic16f1503.h: 5344: unsigned D4N :1;
[; ;pic16f1503.h: 5345: unsigned D4T :1;
[; ;pic16f1503.h: 5346: };
[; ;pic16f1503.h: 5347: } CLC1GLS0bits_t;
[; ;pic16f1503.h: 5348: extern volatile CLC1GLS0bits_t CLC1GLS0bits @ 0xF14;
[; ;pic16f1503.h: 5432: extern volatile unsigned char CLC1GLS1 @ 0xF15;
"5434
[; ;pic16f1503.h: 5434: asm("CLC1GLS1 equ 0F15h");
[; <" CLC1GLS1 equ 0F15h ;# ">
[; ;pic16f1503.h: 5437: typedef union {
[; ;pic16f1503.h: 5438: struct {
[; ;pic16f1503.h: 5439: unsigned LC1G2D1N :1;
[; ;pic16f1503.h: 5440: unsigned LC1G2D1T :1;
[; ;pic16f1503.h: 5441: unsigned LC1G2D2N :1;
[; ;pic16f1503.h: 5442: unsigned LC1G2D2T :1;
[; ;pic16f1503.h: 5443: unsigned LC1G2D3N :1;
[; ;pic16f1503.h: 5444: unsigned LC1G2D3T :1;
[; ;pic16f1503.h: 5445: unsigned LC1G2D4N :1;
[; ;pic16f1503.h: 5446: unsigned LC1G2D4T :1;
[; ;pic16f1503.h: 5447: };
[; ;pic16f1503.h: 5448: struct {
[; ;pic16f1503.h: 5449: unsigned D1N :1;
[; ;pic16f1503.h: 5450: unsigned D1T :1;
[; ;pic16f1503.h: 5451: unsigned D2N :1;
[; ;pic16f1503.h: 5452: unsigned D2T :1;
[; ;pic16f1503.h: 5453: unsigned D3N :1;
[; ;pic16f1503.h: 5454: unsigned D3T :1;
[; ;pic16f1503.h: 5455: unsigned D4N :1;
[; ;pic16f1503.h: 5456: unsigned D4T :1;
[; ;pic16f1503.h: 5457: };
[; ;pic16f1503.h: 5458: } CLC1GLS1bits_t;
[; ;pic16f1503.h: 5459: extern volatile CLC1GLS1bits_t CLC1GLS1bits @ 0xF15;
[; ;pic16f1503.h: 5543: extern volatile unsigned char CLC1GLS2 @ 0xF16;
"5545
[; ;pic16f1503.h: 5545: asm("CLC1GLS2 equ 0F16h");
[; <" CLC1GLS2 equ 0F16h ;# ">
[; ;pic16f1503.h: 5548: typedef union {
[; ;pic16f1503.h: 5549: struct {
[; ;pic16f1503.h: 5550: unsigned LC1G3D1N :1;
[; ;pic16f1503.h: 5551: unsigned LC1G3D1T :1;
[; ;pic16f1503.h: 5552: unsigned LC1G3D2N :1;
[; ;pic16f1503.h: 5553: unsigned LC1G3D2T :1;
[; ;pic16f1503.h: 5554: unsigned LC1G3D3N :1;
[; ;pic16f1503.h: 5555: unsigned LC1G3D3T :1;
[; ;pic16f1503.h: 5556: unsigned LC1G3D4N :1;
[; ;pic16f1503.h: 5557: unsigned LC1G3D4T :1;
[; ;pic16f1503.h: 5558: };
[; ;pic16f1503.h: 5559: struct {
[; ;pic16f1503.h: 5560: unsigned D1N :1;
[; ;pic16f1503.h: 5561: unsigned D1T :1;
[; ;pic16f1503.h: 5562: unsigned D2N :1;
[; ;pic16f1503.h: 5563: unsigned D2T :1;
[; ;pic16f1503.h: 5564: unsigned D3N :1;
[; ;pic16f1503.h: 5565: unsigned D3T :1;
[; ;pic16f1503.h: 5566: unsigned D4N :1;
[; ;pic16f1503.h: 5567: unsigned D4T :1;
[; ;pic16f1503.h: 5568: };
[; ;pic16f1503.h: 5569: } CLC1GLS2bits_t;
[; ;pic16f1503.h: 5570: extern volatile CLC1GLS2bits_t CLC1GLS2bits @ 0xF16;
[; ;pic16f1503.h: 5654: extern volatile unsigned char CLC1GLS3 @ 0xF17;
"5656
[; ;pic16f1503.h: 5656: asm("CLC1GLS3 equ 0F17h");
[; <" CLC1GLS3 equ 0F17h ;# ">
[; ;pic16f1503.h: 5659: typedef union {
[; ;pic16f1503.h: 5660: struct {
[; ;pic16f1503.h: 5661: unsigned LC1G4D1N :1;
[; ;pic16f1503.h: 5662: unsigned LC1G4D1T :1;
[; ;pic16f1503.h: 5663: unsigned LC1G4D2N :1;
[; ;pic16f1503.h: 5664: unsigned LC1G4D2T :1;
[; ;pic16f1503.h: 5665: unsigned LC1G4D3N :1;
[; ;pic16f1503.h: 5666: unsigned LC1G4D3T :1;
[; ;pic16f1503.h: 5667: unsigned LC1G4D4N :1;
[; ;pic16f1503.h: 5668: unsigned LC1G4D4T :1;
[; ;pic16f1503.h: 5669: };
[; ;pic16f1503.h: 5670: struct {
[; ;pic16f1503.h: 5671: unsigned G4D1N :1;
[; ;pic16f1503.h: 5672: unsigned G4D1T :1;
[; ;pic16f1503.h: 5673: unsigned G4D2N :1;
[; ;pic16f1503.h: 5674: unsigned G4D2T :1;
[; ;pic16f1503.h: 5675: unsigned G4D3N :1;
[; ;pic16f1503.h: 5676: unsigned G4D3T :1;
[; ;pic16f1503.h: 5677: unsigned G4D4N :1;
[; ;pic16f1503.h: 5678: unsigned G4D4T :1;
[; ;pic16f1503.h: 5679: };
[; ;pic16f1503.h: 5680: } CLC1GLS3bits_t;
[; ;pic16f1503.h: 5681: extern volatile CLC1GLS3bits_t CLC1GLS3bits @ 0xF17;
[; ;pic16f1503.h: 5765: extern volatile unsigned char CLC2CON @ 0xF18;
"5767
[; ;pic16f1503.h: 5767: asm("CLC2CON equ 0F18h");
[; <" CLC2CON equ 0F18h ;# ">
[; ;pic16f1503.h: 5770: typedef union {
[; ;pic16f1503.h: 5771: struct {
[; ;pic16f1503.h: 5772: unsigned LC2MODE0 :1;
[; ;pic16f1503.h: 5773: unsigned LC2MODE1 :1;
[; ;pic16f1503.h: 5774: unsigned LC2MODE2 :1;
[; ;pic16f1503.h: 5775: unsigned LC2INTN :1;
[; ;pic16f1503.h: 5776: unsigned LC2INTP :1;
[; ;pic16f1503.h: 5777: unsigned LC2OUT :1;
[; ;pic16f1503.h: 5778: unsigned LC2OE :1;
[; ;pic16f1503.h: 5779: unsigned LC2EN :1;
[; ;pic16f1503.h: 5780: };
[; ;pic16f1503.h: 5781: struct {
[; ;pic16f1503.h: 5782: unsigned LCMODE0 :1;
[; ;pic16f1503.h: 5783: unsigned LCMODE1 :1;
[; ;pic16f1503.h: 5784: unsigned LCMODE2 :1;
[; ;pic16f1503.h: 5785: unsigned LCINTN :1;
[; ;pic16f1503.h: 5786: unsigned LCINTP :1;
[; ;pic16f1503.h: 5787: unsigned LCOUT :1;
[; ;pic16f1503.h: 5788: unsigned LCOE :1;
[; ;pic16f1503.h: 5789: unsigned LCEN :1;
[; ;pic16f1503.h: 5790: };
[; ;pic16f1503.h: 5791: struct {
[; ;pic16f1503.h: 5792: unsigned LC2MODE :3;
[; ;pic16f1503.h: 5793: };
[; ;pic16f1503.h: 5794: } CLC2CONbits_t;
[; ;pic16f1503.h: 5795: extern volatile CLC2CONbits_t CLC2CONbits @ 0xF18;
[; ;pic16f1503.h: 5884: extern volatile unsigned char CLC2POL @ 0xF19;
"5886
[; ;pic16f1503.h: 5886: asm("CLC2POL equ 0F19h");
[; <" CLC2POL equ 0F19h ;# ">
[; ;pic16f1503.h: 5889: typedef union {
[; ;pic16f1503.h: 5890: struct {
[; ;pic16f1503.h: 5891: unsigned LC2G1POL :1;
[; ;pic16f1503.h: 5892: unsigned LC2G2POL :1;
[; ;pic16f1503.h: 5893: unsigned LC2G3POL :1;
[; ;pic16f1503.h: 5894: unsigned LC2G4POL :1;
[; ;pic16f1503.h: 5895: unsigned :3;
[; ;pic16f1503.h: 5896: unsigned LC2POL :1;
[; ;pic16f1503.h: 5897: };
[; ;pic16f1503.h: 5898: struct {
[; ;pic16f1503.h: 5899: unsigned G1POL :1;
[; ;pic16f1503.h: 5900: unsigned G2POL :1;
[; ;pic16f1503.h: 5901: unsigned G3POL :1;
[; ;pic16f1503.h: 5902: unsigned G4POL :1;
[; ;pic16f1503.h: 5903: unsigned :3;
[; ;pic16f1503.h: 5904: unsigned POL :1;
[; ;pic16f1503.h: 5905: };
[; ;pic16f1503.h: 5906: } CLC2POLbits_t;
[; ;pic16f1503.h: 5907: extern volatile CLC2POLbits_t CLC2POLbits @ 0xF19;
[; ;pic16f1503.h: 5961: extern volatile unsigned char CLC2SEL0 @ 0xF1A;
"5963
[; ;pic16f1503.h: 5963: asm("CLC2SEL0 equ 0F1Ah");
[; <" CLC2SEL0 equ 0F1Ah ;# ">
[; ;pic16f1503.h: 5966: typedef union {
[; ;pic16f1503.h: 5967: struct {
[; ;pic16f1503.h: 5968: unsigned LC2D1S0 :1;
[; ;pic16f1503.h: 5969: unsigned LC2D1S1 :1;
[; ;pic16f1503.h: 5970: unsigned LC2D1S2 :1;
[; ;pic16f1503.h: 5971: unsigned :1;
[; ;pic16f1503.h: 5972: unsigned LC2D2S0 :1;
[; ;pic16f1503.h: 5973: unsigned LC2D2S1 :1;
[; ;pic16f1503.h: 5974: unsigned LC2D2S2 :1;
[; ;pic16f1503.h: 5975: };
[; ;pic16f1503.h: 5976: struct {
[; ;pic16f1503.h: 5977: unsigned D1S0 :1;
[; ;pic16f1503.h: 5978: unsigned D1S1 :1;
[; ;pic16f1503.h: 5979: unsigned D1S2 :1;
[; ;pic16f1503.h: 5980: unsigned :1;
[; ;pic16f1503.h: 5981: unsigned D2S0 :1;
[; ;pic16f1503.h: 5982: unsigned D2S1 :1;
[; ;pic16f1503.h: 5983: unsigned D2S2 :1;
[; ;pic16f1503.h: 5984: };
[; ;pic16f1503.h: 5985: struct {
[; ;pic16f1503.h: 5986: unsigned LC2D1S :3;
[; ;pic16f1503.h: 5987: unsigned :1;
[; ;pic16f1503.h: 5988: unsigned LC2D2S :3;
[; ;pic16f1503.h: 5989: };
[; ;pic16f1503.h: 5990: } CLC2SEL0bits_t;
[; ;pic16f1503.h: 5991: extern volatile CLC2SEL0bits_t CLC2SEL0bits @ 0xF1A;
[; ;pic16f1503.h: 6065: extern volatile unsigned char CLC2SEL1 @ 0xF1B;
"6067
[; ;pic16f1503.h: 6067: asm("CLC2SEL1 equ 0F1Bh");
[; <" CLC2SEL1 equ 0F1Bh ;# ">
[; ;pic16f1503.h: 6070: typedef union {
[; ;pic16f1503.h: 6071: struct {
[; ;pic16f1503.h: 6072: unsigned LC2D3S0 :1;
[; ;pic16f1503.h: 6073: unsigned LC2D3S1 :1;
[; ;pic16f1503.h: 6074: unsigned LC2D3S2 :1;
[; ;pic16f1503.h: 6075: unsigned :1;
[; ;pic16f1503.h: 6076: unsigned LC2D4S0 :1;
[; ;pic16f1503.h: 6077: unsigned LC2D4S1 :1;
[; ;pic16f1503.h: 6078: unsigned LC2D4S2 :1;
[; ;pic16f1503.h: 6079: };
[; ;pic16f1503.h: 6080: struct {
[; ;pic16f1503.h: 6081: unsigned D3S0 :1;
[; ;pic16f1503.h: 6082: unsigned D3S1 :1;
[; ;pic16f1503.h: 6083: unsigned D3S2 :1;
[; ;pic16f1503.h: 6084: unsigned :1;
[; ;pic16f1503.h: 6085: unsigned D4S0 :1;
[; ;pic16f1503.h: 6086: unsigned D4S1 :1;
[; ;pic16f1503.h: 6087: unsigned D4S2 :1;
[; ;pic16f1503.h: 6088: };
[; ;pic16f1503.h: 6089: struct {
[; ;pic16f1503.h: 6090: unsigned LC2D3S :3;
[; ;pic16f1503.h: 6091: unsigned :1;
[; ;pic16f1503.h: 6092: unsigned LC2D4S :3;
[; ;pic16f1503.h: 6093: };
[; ;pic16f1503.h: 6094: } CLC2SEL1bits_t;
[; ;pic16f1503.h: 6095: extern volatile CLC2SEL1bits_t CLC2SEL1bits @ 0xF1B;
[; ;pic16f1503.h: 6169: extern volatile unsigned char CLC2GLS0 @ 0xF1C;
"6171
[; ;pic16f1503.h: 6171: asm("CLC2GLS0 equ 0F1Ch");
[; <" CLC2GLS0 equ 0F1Ch ;# ">
[; ;pic16f1503.h: 6174: typedef union {
[; ;pic16f1503.h: 6175: struct {
[; ;pic16f1503.h: 6176: unsigned LC2G1D1N :1;
[; ;pic16f1503.h: 6177: unsigned LC2G1D1T :1;
[; ;pic16f1503.h: 6178: unsigned LC2G1D2N :1;
[; ;pic16f1503.h: 6179: unsigned LC2G1D2T :1;
[; ;pic16f1503.h: 6180: unsigned LC2G1D3N :1;
[; ;pic16f1503.h: 6181: unsigned LC2G1D3T :1;
[; ;pic16f1503.h: 6182: unsigned LC2G1D4N :1;
[; ;pic16f1503.h: 6183: unsigned LC2G1D4T :1;
[; ;pic16f1503.h: 6184: };
[; ;pic16f1503.h: 6185: struct {
[; ;pic16f1503.h: 6186: unsigned D1N :1;
[; ;pic16f1503.h: 6187: unsigned D1T :1;
[; ;pic16f1503.h: 6188: unsigned D2N :1;
[; ;pic16f1503.h: 6189: unsigned D2T :1;
[; ;pic16f1503.h: 6190: unsigned D3N :1;
[; ;pic16f1503.h: 6191: unsigned D3T :1;
[; ;pic16f1503.h: 6192: unsigned D4N :1;
[; ;pic16f1503.h: 6193: unsigned D4T :1;
[; ;pic16f1503.h: 6194: };
[; ;pic16f1503.h: 6195: } CLC2GLS0bits_t;
[; ;pic16f1503.h: 6196: extern volatile CLC2GLS0bits_t CLC2GLS0bits @ 0xF1C;
[; ;pic16f1503.h: 6280: extern volatile unsigned char CLC2GLS1 @ 0xF1D;
"6282
[; ;pic16f1503.h: 6282: asm("CLC2GLS1 equ 0F1Dh");
[; <" CLC2GLS1 equ 0F1Dh ;# ">
[; ;pic16f1503.h: 6285: typedef union {
[; ;pic16f1503.h: 6286: struct {
[; ;pic16f1503.h: 6287: unsigned LC2G2D1N :1;
[; ;pic16f1503.h: 6288: unsigned LC2G2D1T :1;
[; ;pic16f1503.h: 6289: unsigned LC2G2D2N :1;
[; ;pic16f1503.h: 6290: unsigned LC2G2D2T :1;
[; ;pic16f1503.h: 6291: unsigned LC2G2D3N :1;
[; ;pic16f1503.h: 6292: unsigned LC2G2D3T :1;
[; ;pic16f1503.h: 6293: unsigned LC2G2D4N :1;
[; ;pic16f1503.h: 6294: unsigned LC2G2D4T :1;
[; ;pic16f1503.h: 6295: };
[; ;pic16f1503.h: 6296: struct {
[; ;pic16f1503.h: 6297: unsigned D1N :1;
[; ;pic16f1503.h: 6298: unsigned D1T :1;
[; ;pic16f1503.h: 6299: unsigned D2N :1;
[; ;pic16f1503.h: 6300: unsigned D2T :1;
[; ;pic16f1503.h: 6301: unsigned D3N :1;
[; ;pic16f1503.h: 6302: unsigned D3T :1;
[; ;pic16f1503.h: 6303: unsigned D4N :1;
[; ;pic16f1503.h: 6304: unsigned D4T :1;
[; ;pic16f1503.h: 6305: };
[; ;pic16f1503.h: 6306: } CLC2GLS1bits_t;
[; ;pic16f1503.h: 6307: extern volatile CLC2GLS1bits_t CLC2GLS1bits @ 0xF1D;
[; ;pic16f1503.h: 6391: extern volatile unsigned char CLC2GLS2 @ 0xF1E;
"6393
[; ;pic16f1503.h: 6393: asm("CLC2GLS2 equ 0F1Eh");
[; <" CLC2GLS2 equ 0F1Eh ;# ">
[; ;pic16f1503.h: 6396: typedef union {
[; ;pic16f1503.h: 6397: struct {
[; ;pic16f1503.h: 6398: unsigned LC2G3D1N :1;
[; ;pic16f1503.h: 6399: unsigned LC2G3D1T :1;
[; ;pic16f1503.h: 6400: unsigned LC2G3D2N :1;
[; ;pic16f1503.h: 6401: unsigned LC2G3D2T :1;
[; ;pic16f1503.h: 6402: unsigned LC2G3D3N :1;
[; ;pic16f1503.h: 6403: unsigned LC2G3D3T :1;
[; ;pic16f1503.h: 6404: unsigned LC2G3D4N :1;
[; ;pic16f1503.h: 6405: unsigned LC2G3D4T :1;
[; ;pic16f1503.h: 6406: };
[; ;pic16f1503.h: 6407: struct {
[; ;pic16f1503.h: 6408: unsigned D1N :1;
[; ;pic16f1503.h: 6409: unsigned D1T :1;
[; ;pic16f1503.h: 6410: unsigned D2N :1;
[; ;pic16f1503.h: 6411: unsigned D2T :1;
[; ;pic16f1503.h: 6412: unsigned D3N :1;
[; ;pic16f1503.h: 6413: unsigned D3T :1;
[; ;pic16f1503.h: 6414: unsigned D4N :1;
[; ;pic16f1503.h: 6415: unsigned D4T :1;
[; ;pic16f1503.h: 6416: };
[; ;pic16f1503.h: 6417: } CLC2GLS2bits_t;
[; ;pic16f1503.h: 6418: extern volatile CLC2GLS2bits_t CLC2GLS2bits @ 0xF1E;
[; ;pic16f1503.h: 6502: extern volatile unsigned char CLC2GLS3 @ 0xF1F;
"6504
[; ;pic16f1503.h: 6504: asm("CLC2GLS3 equ 0F1Fh");
[; <" CLC2GLS3 equ 0F1Fh ;# ">
[; ;pic16f1503.h: 6507: typedef union {
[; ;pic16f1503.h: 6508: struct {
[; ;pic16f1503.h: 6509: unsigned LC2G4D1N :1;
[; ;pic16f1503.h: 6510: unsigned LC2G4D1T :1;
[; ;pic16f1503.h: 6511: unsigned LC2G4D2N :1;
[; ;pic16f1503.h: 6512: unsigned LC2G4D2T :1;
[; ;pic16f1503.h: 6513: unsigned LC2G4D3N :1;
[; ;pic16f1503.h: 6514: unsigned LC2G4D3T :1;
[; ;pic16f1503.h: 6515: unsigned LC2G4D4N :1;
[; ;pic16f1503.h: 6516: unsigned LC2G4D4T :1;
[; ;pic16f1503.h: 6517: };
[; ;pic16f1503.h: 6518: struct {
[; ;pic16f1503.h: 6519: unsigned G4D1N :1;
[; ;pic16f1503.h: 6520: unsigned G4D1T :1;
[; ;pic16f1503.h: 6521: unsigned G4D2N :1;
[; ;pic16f1503.h: 6522: unsigned G4D2T :1;
[; ;pic16f1503.h: 6523: unsigned G4D3N :1;
[; ;pic16f1503.h: 6524: unsigned G4D3T :1;
[; ;pic16f1503.h: 6525: unsigned G4D4N :1;
[; ;pic16f1503.h: 6526: unsigned G4D4T :1;
[; ;pic16f1503.h: 6527: };
[; ;pic16f1503.h: 6528: } CLC2GLS3bits_t;
[; ;pic16f1503.h: 6529: extern volatile CLC2GLS3bits_t CLC2GLS3bits @ 0xF1F;
[; ;pic16f1503.h: 6613: extern volatile unsigned char BSR_ICDSHAD @ 0xFE3;
"6615
[; ;pic16f1503.h: 6615: asm("BSR_ICDSHAD equ 0FE3h");
[; <" BSR_ICDSHAD equ 0FE3h ;# ">
[; ;pic16f1503.h: 6618: typedef union {
[; ;pic16f1503.h: 6619: struct {
[; ;pic16f1503.h: 6620: unsigned BSR_ICDSHAD :5;
[; ;pic16f1503.h: 6621: };
[; ;pic16f1503.h: 6622: } BSR_ICDSHADbits_t;
[; ;pic16f1503.h: 6623: extern volatile BSR_ICDSHADbits_t BSR_ICDSHADbits @ 0xFE3;
[; ;pic16f1503.h: 6632: extern volatile unsigned char STATUS_SHAD @ 0xFE4;
"6634
[; ;pic16f1503.h: 6634: asm("STATUS_SHAD equ 0FE4h");
[; <" STATUS_SHAD equ 0FE4h ;# ">
[; ;pic16f1503.h: 6637: typedef union {
[; ;pic16f1503.h: 6638: struct {
[; ;pic16f1503.h: 6639: unsigned C_SHAD :1;
[; ;pic16f1503.h: 6640: unsigned DC_SHAD :1;
[; ;pic16f1503.h: 6641: unsigned Z_SHAD :1;
[; ;pic16f1503.h: 6642: };
[; ;pic16f1503.h: 6643: } STATUS_SHADbits_t;
[; ;pic16f1503.h: 6644: extern volatile STATUS_SHADbits_t STATUS_SHADbits @ 0xFE4;
[; ;pic16f1503.h: 6663: extern volatile unsigned char WREG_SHAD @ 0xFE5;
"6665
[; ;pic16f1503.h: 6665: asm("WREG_SHAD equ 0FE5h");
[; <" WREG_SHAD equ 0FE5h ;# ">
[; ;pic16f1503.h: 6668: typedef union {
[; ;pic16f1503.h: 6669: struct {
[; ;pic16f1503.h: 6670: unsigned WREG_SHAD :8;
[; ;pic16f1503.h: 6671: };
[; ;pic16f1503.h: 6672: } WREG_SHADbits_t;
[; ;pic16f1503.h: 6673: extern volatile WREG_SHADbits_t WREG_SHADbits @ 0xFE5;
[; ;pic16f1503.h: 6682: extern volatile unsigned char BSR_SHAD @ 0xFE6;
"6684
[; ;pic16f1503.h: 6684: asm("BSR_SHAD equ 0FE6h");
[; <" BSR_SHAD equ 0FE6h ;# ">
[; ;pic16f1503.h: 6687: typedef union {
[; ;pic16f1503.h: 6688: struct {
[; ;pic16f1503.h: 6689: unsigned BSR_SHAD :5;
[; ;pic16f1503.h: 6690: };
[; ;pic16f1503.h: 6691: } BSR_SHADbits_t;
[; ;pic16f1503.h: 6692: extern volatile BSR_SHADbits_t BSR_SHADbits @ 0xFE6;
[; ;pic16f1503.h: 6701: extern volatile unsigned char PCLATH_SHAD @ 0xFE7;
"6703
[; ;pic16f1503.h: 6703: asm("PCLATH_SHAD equ 0FE7h");
[; <" PCLATH_SHAD equ 0FE7h ;# ">
[; ;pic16f1503.h: 6706: typedef union {
[; ;pic16f1503.h: 6707: struct {
[; ;pic16f1503.h: 6708: unsigned PCLATH_SHAD :7;
[; ;pic16f1503.h: 6709: };
[; ;pic16f1503.h: 6710: } PCLATH_SHADbits_t;
[; ;pic16f1503.h: 6711: extern volatile PCLATH_SHADbits_t PCLATH_SHADbits @ 0xFE7;
[; ;pic16f1503.h: 6720: extern volatile unsigned char FSR0L_SHAD @ 0xFE8;
"6722
[; ;pic16f1503.h: 6722: asm("FSR0L_SHAD equ 0FE8h");
[; <" FSR0L_SHAD equ 0FE8h ;# ">
[; ;pic16f1503.h: 6725: typedef union {
[; ;pic16f1503.h: 6726: struct {
[; ;pic16f1503.h: 6727: unsigned FSR0L_SHAD :8;
[; ;pic16f1503.h: 6728: };
[; ;pic16f1503.h: 6729: } FSR0L_SHADbits_t;
[; ;pic16f1503.h: 6730: extern volatile FSR0L_SHADbits_t FSR0L_SHADbits @ 0xFE8;
[; ;pic16f1503.h: 6739: extern volatile unsigned char FSR0H_SHAD @ 0xFE9;
"6741
[; ;pic16f1503.h: 6741: asm("FSR0H_SHAD equ 0FE9h");
[; <" FSR0H_SHAD equ 0FE9h ;# ">
[; ;pic16f1503.h: 6744: typedef union {
[; ;pic16f1503.h: 6745: struct {
[; ;pic16f1503.h: 6746: unsigned FSR0H_SHAD :8;
[; ;pic16f1503.h: 6747: };
[; ;pic16f1503.h: 6748: } FSR0H_SHADbits_t;
[; ;pic16f1503.h: 6749: extern volatile FSR0H_SHADbits_t FSR0H_SHADbits @ 0xFE9;
[; ;pic16f1503.h: 6758: extern volatile unsigned char FSR1L_SHAD @ 0xFEA;
"6760
[; ;pic16f1503.h: 6760: asm("FSR1L_SHAD equ 0FEAh");
[; <" FSR1L_SHAD equ 0FEAh ;# ">
[; ;pic16f1503.h: 6763: typedef union {
[; ;pic16f1503.h: 6764: struct {
[; ;pic16f1503.h: 6765: unsigned FSR1L_SHAD :8;
[; ;pic16f1503.h: 6766: };
[; ;pic16f1503.h: 6767: } FSR1L_SHADbits_t;
[; ;pic16f1503.h: 6768: extern volatile FSR1L_SHADbits_t FSR1L_SHADbits @ 0xFEA;
[; ;pic16f1503.h: 6777: extern volatile unsigned char FSR1H_SHAD @ 0xFEB;
"6779
[; ;pic16f1503.h: 6779: asm("FSR1H_SHAD equ 0FEBh");
[; <" FSR1H_SHAD equ 0FEBh ;# ">
[; ;pic16f1503.h: 6782: typedef union {
[; ;pic16f1503.h: 6783: struct {
[; ;pic16f1503.h: 6784: unsigned FSR1H_SHAD :8;
[; ;pic16f1503.h: 6785: };
[; ;pic16f1503.h: 6786: } FSR1H_SHADbits_t;
[; ;pic16f1503.h: 6787: extern volatile FSR1H_SHADbits_t FSR1H_SHADbits @ 0xFEB;
[; ;pic16f1503.h: 6796: extern volatile unsigned char STKPTR @ 0xFED;
"6798
[; ;pic16f1503.h: 6798: asm("STKPTR equ 0FEDh");
[; <" STKPTR equ 0FEDh ;# ">
[; ;pic16f1503.h: 6801: typedef union {
[; ;pic16f1503.h: 6802: struct {
[; ;pic16f1503.h: 6803: unsigned STKPTR :5;
[; ;pic16f1503.h: 6804: };
[; ;pic16f1503.h: 6805: } STKPTRbits_t;
[; ;pic16f1503.h: 6806: extern volatile STKPTRbits_t STKPTRbits @ 0xFED;
[; ;pic16f1503.h: 6815: extern volatile unsigned char TOSL @ 0xFEE;
"6817
[; ;pic16f1503.h: 6817: asm("TOSL equ 0FEEh");
[; <" TOSL equ 0FEEh ;# ">
[; ;pic16f1503.h: 6820: typedef union {
[; ;pic16f1503.h: 6821: struct {
[; ;pic16f1503.h: 6822: unsigned TOSL :8;
[; ;pic16f1503.h: 6823: };
[; ;pic16f1503.h: 6824: } TOSLbits_t;
[; ;pic16f1503.h: 6825: extern volatile TOSLbits_t TOSLbits @ 0xFEE;
[; ;pic16f1503.h: 6834: extern volatile unsigned char TOSH @ 0xFEF;
"6836
[; ;pic16f1503.h: 6836: asm("TOSH equ 0FEFh");
[; <" TOSH equ 0FEFh ;# ">
[; ;pic16f1503.h: 6839: typedef union {
[; ;pic16f1503.h: 6840: struct {
[; ;pic16f1503.h: 6841: unsigned TOSH :7;
[; ;pic16f1503.h: 6842: };
[; ;pic16f1503.h: 6843: } TOSHbits_t;
[; ;pic16f1503.h: 6844: extern volatile TOSHbits_t TOSHbits @ 0xFEF;
[; ;pic16f1503.h: 6859: extern volatile __bit ACKDT @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic16f1503.h: 6861: extern volatile __bit ACKEN @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic16f1503.h: 6863: extern volatile __bit ACKSTAT @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic16f1503.h: 6865: extern volatile __bit ACKTIM @ (((unsigned) &SSP1CON3)*8) + 7;
[; ;pic16f1503.h: 6867: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic16f1503.h: 6869: extern volatile __bit ADFVR0 @ (((unsigned) &FVRCON)*8) + 0;
[; ;pic16f1503.h: 6871: extern volatile __bit ADFVR1 @ (((unsigned) &FVRCON)*8) + 1;
[; ;pic16f1503.h: 6873: extern volatile __bit ADGO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1503.h: 6875: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic16f1503.h: 6877: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic16f1503.h: 6879: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic16f1503.h: 6881: extern volatile __bit ADPREF0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic16f1503.h: 6883: extern volatile __bit ADPREF1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic16f1503.h: 6885: extern volatile __bit AHEN @ (((unsigned) &SSP1CON3)*8) + 1;
[; ;pic16f1503.h: 6887: extern volatile __bit ANSA0 @ (((unsigned) &ANSELA)*8) + 0;
[; ;pic16f1503.h: 6889: extern volatile __bit ANSA1 @ (((unsigned) &ANSELA)*8) + 1;
[; ;pic16f1503.h: 6891: extern volatile __bit ANSA2 @ (((unsigned) &ANSELA)*8) + 2;
[; ;pic16f1503.h: 6893: extern volatile __bit ANSA4 @ (((unsigned) &ANSELA)*8) + 4;
[; ;pic16f1503.h: 6895: extern volatile __bit ANSC0 @ (((unsigned) &ANSELC)*8) + 0;
[; ;pic16f1503.h: 6897: extern volatile __bit ANSC1 @ (((unsigned) &ANSELC)*8) + 1;
[; ;pic16f1503.h: 6899: extern volatile __bit ANSC2 @ (((unsigned) &ANSELC)*8) + 2;
[; ;pic16f1503.h: 6901: extern volatile __bit ANSC3 @ (((unsigned) &ANSELC)*8) + 3;
[; ;pic16f1503.h: 6903: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic16f1503.h: 6905: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic16f1503.h: 6907: extern volatile __bit BF @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic16f1503.h: 6909: extern volatile __bit BOEN @ (((unsigned) &SSP1CON3)*8) + 4;
[; ;pic16f1503.h: 6911: extern volatile __bit BORFS @ (((unsigned) &BORCON)*8) + 6;
[; ;pic16f1503.h: 6913: extern volatile __bit BORRDY @ (((unsigned) &BORCON)*8) + 0;
[; ;pic16f1503.h: 6915: extern volatile __bit BSR0 @ (((unsigned) &BSR)*8) + 0;
[; ;pic16f1503.h: 6917: extern volatile __bit BSR1 @ (((unsigned) &BSR)*8) + 1;
[; ;pic16f1503.h: 6919: extern volatile __bit BSR2 @ (((unsigned) &BSR)*8) + 2;
[; ;pic16f1503.h: 6921: extern volatile __bit BSR3 @ (((unsigned) &BSR)*8) + 3;
[; ;pic16f1503.h: 6923: extern volatile __bit BSR4 @ (((unsigned) &BSR)*8) + 4;
[; ;pic16f1503.h: 6925: extern volatile __bit C1HYS @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic16f1503.h: 6927: extern volatile __bit C1IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic16f1503.h: 6929: extern volatile __bit C1IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic16f1503.h: 6931: extern volatile __bit C1INTN @ (((unsigned) &CM1CON1)*8) + 6;
[; ;pic16f1503.h: 6933: extern volatile __bit C1INTP @ (((unsigned) &CM1CON1)*8) + 7;
[; ;pic16f1503.h: 6935: extern volatile __bit C1NCH0 @ (((unsigned) &CM1CON1)*8) + 0;
[; ;pic16f1503.h: 6937: extern volatile __bit C1NCH1 @ (((unsigned) &CM1CON1)*8) + 1;
[; ;pic16f1503.h: 6939: extern volatile __bit C1NCH2 @ (((unsigned) &CM1CON1)*8) + 2;
[; ;pic16f1503.h: 6941: extern volatile __bit C1OE @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic16f1503.h: 6943: extern volatile __bit C1ON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic16f1503.h: 6945: extern volatile __bit C1OUT @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic16f1503.h: 6947: extern volatile __bit C1PCH0 @ (((unsigned) &CM1CON1)*8) + 4;
[; ;pic16f1503.h: 6949: extern volatile __bit C1PCH1 @ (((unsigned) &CM1CON1)*8) + 5;
[; ;pic16f1503.h: 6951: extern volatile __bit C1POL @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic16f1503.h: 6953: extern volatile __bit C1SP @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic16f1503.h: 6955: extern volatile __bit C1SYNC @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic16f1503.h: 6957: extern volatile __bit C2HYS @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic16f1503.h: 6959: extern volatile __bit C2IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic16f1503.h: 6961: extern volatile __bit C2IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic16f1503.h: 6963: extern volatile __bit C2INTN @ (((unsigned) &CM2CON1)*8) + 6;
[; ;pic16f1503.h: 6965: extern volatile __bit C2INTP @ (((unsigned) &CM2CON1)*8) + 7;
[; ;pic16f1503.h: 6967: extern volatile __bit C2NCH0 @ (((unsigned) &CM2CON1)*8) + 0;
[; ;pic16f1503.h: 6969: extern volatile __bit C2NCH1 @ (((unsigned) &CM2CON1)*8) + 1;
[; ;pic16f1503.h: 6971: extern volatile __bit C2NCH2 @ (((unsigned) &CM2CON1)*8) + 2;
[; ;pic16f1503.h: 6973: extern volatile __bit C2OE @ (((unsigned) &CM2CON0)*8) + 5;
[; ;pic16f1503.h: 6975: extern volatile __bit C2ON @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic16f1503.h: 6977: extern volatile __bit C2OUT @ (((unsigned) &CM2CON0)*8) + 6;
[; ;pic16f1503.h: 6979: extern volatile __bit C2PCH0 @ (((unsigned) &CM2CON1)*8) + 4;
[; ;pic16f1503.h: 6981: extern volatile __bit C2PCH1 @ (((unsigned) &CM2CON1)*8) + 5;
[; ;pic16f1503.h: 6983: extern volatile __bit C2POL @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic16f1503.h: 6985: extern volatile __bit C2SP @ (((unsigned) &CM2CON0)*8) + 2;
[; ;pic16f1503.h: 6987: extern volatile __bit C2SYNC @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic16f1503.h: 6989: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic16f1503.h: 6991: extern volatile __bit CDAFVR0 @ (((unsigned) &FVRCON)*8) + 2;
[; ;pic16f1503.h: 6993: extern volatile __bit CDAFVR1 @ (((unsigned) &FVRCON)*8) + 3;
[; ;pic16f1503.h: 6995: extern volatile __bit CFGS @ (((unsigned) &PMCON1)*8) + 6;
[; ;pic16f1503.h: 6997: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic16f1503.h: 6999: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic16f1503.h: 7001: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic16f1503.h: 7003: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic16f1503.h: 7005: extern volatile __bit CHS4 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic16f1503.h: 7007: extern volatile __bit CKE @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic16f1503.h: 7009: extern volatile __bit CKP @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic16f1503.h: 7011: extern volatile __bit CLC1IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic16f1503.h: 7013: extern volatile __bit CLC1IF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic16f1503.h: 7015: extern volatile __bit CLC1SEL @ (((unsigned) &APFCON)*8) + 1;
[; ;pic16f1503.h: 7017: extern volatile __bit CLC2IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic16f1503.h: 7019: extern volatile __bit CLC2IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic16f1503.h: 7021: extern volatile __bit CWG1DBF0 @ (((unsigned) &CWG1DBF)*8) + 0;
[; ;pic16f1503.h: 7023: extern volatile __bit CWG1DBF1 @ (((unsigned) &CWG1DBF)*8) + 1;
[; ;pic16f1503.h: 7025: extern volatile __bit CWG1DBF2 @ (((unsigned) &CWG1DBF)*8) + 2;
[; ;pic16f1503.h: 7027: extern volatile __bit CWG1DBF3 @ (((unsigned) &CWG1DBF)*8) + 3;
[; ;pic16f1503.h: 7029: extern volatile __bit CWG1DBF4 @ (((unsigned) &CWG1DBF)*8) + 4;
[; ;pic16f1503.h: 7031: extern volatile __bit CWG1DBF5 @ (((unsigned) &CWG1DBF)*8) + 5;
[; ;pic16f1503.h: 7033: extern volatile __bit CWG1DBR0 @ (((unsigned) &CWG1DBR)*8) + 0;
[; ;pic16f1503.h: 7035: extern volatile __bit CWG1DBR1 @ (((unsigned) &CWG1DBR)*8) + 1;
[; ;pic16f1503.h: 7037: extern volatile __bit CWG1DBR2 @ (((unsigned) &CWG1DBR)*8) + 2;
[; ;pic16f1503.h: 7039: extern volatile __bit CWG1DBR3 @ (((unsigned) &CWG1DBR)*8) + 3;
[; ;pic16f1503.h: 7041: extern volatile __bit CWG1DBR4 @ (((unsigned) &CWG1DBR)*8) + 4;
[; ;pic16f1503.h: 7043: extern volatile __bit CWG1DBR5 @ (((unsigned) &CWG1DBR)*8) + 5;
[; ;pic16f1503.h: 7045: extern volatile __bit C_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 0;
[; ;pic16f1503.h: 7047: extern volatile __bit DACEN @ (((unsigned) &DACCON0)*8) + 7;
[; ;pic16f1503.h: 7049: extern volatile __bit DACOE1 @ (((unsigned) &DACCON0)*8) + 5;
[; ;pic16f1503.h: 7051: extern volatile __bit DACOE2 @ (((unsigned) &DACCON0)*8) + 4;
[; ;pic16f1503.h: 7053: extern volatile __bit DACPSS @ (((unsigned) &DACCON0)*8) + 2;
[; ;pic16f1503.h: 7055: extern volatile __bit DACR0 @ (((unsigned) &DACCON1)*8) + 0;
[; ;pic16f1503.h: 7057: extern volatile __bit DACR1 @ (((unsigned) &DACCON1)*8) + 1;
[; ;pic16f1503.h: 7059: extern volatile __bit DACR2 @ (((unsigned) &DACCON1)*8) + 2;
[; ;pic16f1503.h: 7061: extern volatile __bit DACR3 @ (((unsigned) &DACCON1)*8) + 3;
[; ;pic16f1503.h: 7063: extern volatile __bit DACR4 @ (((unsigned) &DACCON1)*8) + 4;
[; ;pic16f1503.h: 7065: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic16f1503.h: 7067: extern volatile __bit DC_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 1;
[; ;pic16f1503.h: 7069: extern volatile __bit DHEN @ (((unsigned) &SSP1CON3)*8) + 0;
[; ;pic16f1503.h: 7071: extern volatile __bit D_nA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic16f1503.h: 7073: extern volatile __bit FREE @ (((unsigned) &PMCON1)*8) + 4;
[; ;pic16f1503.h: 7075: extern volatile __bit FVREN @ (((unsigned) &FVRCON)*8) + 7;
[; ;pic16f1503.h: 7077: extern volatile __bit FVRRDY @ (((unsigned) &FVRCON)*8) + 6;
[; ;pic16f1503.h: 7079: extern volatile __bit G1ARSEN @ (((unsigned) &CWG1CON2)*8) + 6;
[; ;pic16f1503.h: 7081: extern volatile __bit G1ASDLA0 @ (((unsigned) &CWG1CON1)*8) + 4;
[; ;pic16f1503.h: 7083: extern volatile __bit G1ASDLA1 @ (((unsigned) &CWG1CON1)*8) + 5;
[; ;pic16f1503.h: 7085: extern volatile __bit G1ASDLB0 @ (((unsigned) &CWG1CON1)*8) + 6;
[; ;pic16f1503.h: 7087: extern volatile __bit G1ASDLB1 @ (((unsigned) &CWG1CON1)*8) + 7;
[; ;pic16f1503.h: 7089: extern volatile __bit G1ASDSC1 @ (((unsigned) &CWG1CON2)*8) + 2;
[; ;pic16f1503.h: 7091: extern volatile __bit G1ASDSC2 @ (((unsigned) &CWG1CON2)*8) + 3;
[; ;pic16f1503.h: 7093: extern volatile __bit G1ASDSCLC2 @ (((unsigned) &CWG1CON2)*8) + 0;
[; ;pic16f1503.h: 7095: extern volatile __bit G1ASDSFLT @ (((unsigned) &CWG1CON2)*8) + 1;
[; ;pic16f1503.h: 7097: extern volatile __bit G1ASE @ (((unsigned) &CWG1CON2)*8) + 7;
[; ;pic16f1503.h: 7099: extern volatile __bit G1CS0 @ (((unsigned) &CWG1CON0)*8) + 0;
[; ;pic16f1503.h: 7101: extern volatile __bit G1EN @ (((unsigned) &CWG1CON0)*8) + 7;
[; ;pic16f1503.h: 7103: extern volatile __bit G1IS0 @ (((unsigned) &CWG1CON1)*8) + 0;
[; ;pic16f1503.h: 7105: extern volatile __bit G1IS1 @ (((unsigned) &CWG1CON1)*8) + 1;
[; ;pic16f1503.h: 7107: extern volatile __bit G1IS2 @ (((unsigned) &CWG1CON1)*8) + 2;
[; ;pic16f1503.h: 7109: extern volatile __bit G1OEA @ (((unsigned) &CWG1CON0)*8) + 5;
[; ;pic16f1503.h: 7111: extern volatile __bit G1OEB @ (((unsigned) &CWG1CON0)*8) + 6;
[; ;pic16f1503.h: 7113: extern volatile __bit G1POLA @ (((unsigned) &CWG1CON0)*8) + 3;
[; ;pic16f1503.h: 7115: extern volatile __bit G1POLB @ (((unsigned) &CWG1CON0)*8) + 4;
[; ;pic16f1503.h: 7117: extern volatile __bit GCEN @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic16f1503.h: 7119: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic16f1503.h: 7121: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1503.h: 7123: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1503.h: 7125: extern volatile __bit HFIOFR @ (((unsigned) &OSCSTAT)*8) + 4;
[; ;pic16f1503.h: 7127: extern volatile __bit HFIOFS @ (((unsigned) &OSCSTAT)*8) + 0;
[; ;pic16f1503.h: 7129: extern volatile __bit INTE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic16f1503.h: 7131: extern volatile __bit INTEDG @ (((unsigned) &OPTION_REG)*8) + 6;
[; ;pic16f1503.h: 7133: extern volatile __bit INTF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic16f1503.h: 7135: extern volatile __bit IOCAF0 @ (((unsigned) &IOCAF)*8) + 0;
[; ;pic16f1503.h: 7137: extern volatile __bit IOCAF1 @ (((unsigned) &IOCAF)*8) + 1;
[; ;pic16f1503.h: 7139: extern volatile __bit IOCAF2 @ (((unsigned) &IOCAF)*8) + 2;
[; ;pic16f1503.h: 7141: extern volatile __bit IOCAF3 @ (((unsigned) &IOCAF)*8) + 3;
[; ;pic16f1503.h: 7143: extern volatile __bit IOCAF4 @ (((unsigned) &IOCAF)*8) + 4;
[; ;pic16f1503.h: 7145: extern volatile __bit IOCAF5 @ (((unsigned) &IOCAF)*8) + 5;
[; ;pic16f1503.h: 7147: extern volatile __bit IOCAN0 @ (((unsigned) &IOCAN)*8) + 0;
[; ;pic16f1503.h: 7149: extern volatile __bit IOCAN1 @ (((unsigned) &IOCAN)*8) + 1;
[; ;pic16f1503.h: 7151: extern volatile __bit IOCAN2 @ (((unsigned) &IOCAN)*8) + 2;
[; ;pic16f1503.h: 7153: extern volatile __bit IOCAN3 @ (((unsigned) &IOCAN)*8) + 3;
[; ;pic16f1503.h: 7155: extern volatile __bit IOCAN4 @ (((unsigned) &IOCAN)*8) + 4;
[; ;pic16f1503.h: 7157: extern volatile __bit IOCAN5 @ (((unsigned) &IOCAN)*8) + 5;
[; ;pic16f1503.h: 7159: extern volatile __bit IOCAP0 @ (((unsigned) &IOCAP)*8) + 0;
[; ;pic16f1503.h: 7161: extern volatile __bit IOCAP1 @ (((unsigned) &IOCAP)*8) + 1;
[; ;pic16f1503.h: 7163: extern volatile __bit IOCAP2 @ (((unsigned) &IOCAP)*8) + 2;
[; ;pic16f1503.h: 7165: extern volatile __bit IOCAP3 @ (((unsigned) &IOCAP)*8) + 3;
[; ;pic16f1503.h: 7167: extern volatile __bit IOCAP4 @ (((unsigned) &IOCAP)*8) + 4;
[; ;pic16f1503.h: 7169: extern volatile __bit IOCAP5 @ (((unsigned) &IOCAP)*8) + 5;
[; ;pic16f1503.h: 7171: extern volatile __bit IOCIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic16f1503.h: 7173: extern volatile __bit IOCIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic16f1503.h: 7175: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic16f1503.h: 7177: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic16f1503.h: 7179: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic16f1503.h: 7181: extern volatile __bit IRCF3 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic16f1503.h: 7183: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic16f1503.h: 7185: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic16f1503.h: 7187: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic16f1503.h: 7189: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic16f1503.h: 7191: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic16f1503.h: 7193: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic16f1503.h: 7195: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic16f1503.h: 7197: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic16f1503.h: 7199: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic16f1503.h: 7201: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic16f1503.h: 7203: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic16f1503.h: 7205: extern volatile __bit LC1D1S0 @ (((unsigned) &CLC1SEL0)*8) + 0;
[; ;pic16f1503.h: 7207: extern volatile __bit LC1D1S1 @ (((unsigned) &CLC1SEL0)*8) + 1;
[; ;pic16f1503.h: 7209: extern volatile __bit LC1D1S2 @ (((unsigned) &CLC1SEL0)*8) + 2;
[; ;pic16f1503.h: 7211: extern volatile __bit LC1D2S0 @ (((unsigned) &CLC1SEL0)*8) + 4;
[; ;pic16f1503.h: 7213: extern volatile __bit LC1D2S1 @ (((unsigned) &CLC1SEL0)*8) + 5;
[; ;pic16f1503.h: 7215: extern volatile __bit LC1D2S2 @ (((unsigned) &CLC1SEL0)*8) + 6;
[; ;pic16f1503.h: 7217: extern volatile __bit LC1D3S0 @ (((unsigned) &CLC1SEL1)*8) + 0;
[; ;pic16f1503.h: 7219: extern volatile __bit LC1D3S1 @ (((unsigned) &CLC1SEL1)*8) + 1;
[; ;pic16f1503.h: 7221: extern volatile __bit LC1D3S2 @ (((unsigned) &CLC1SEL1)*8) + 2;
[; ;pic16f1503.h: 7223: extern volatile __bit LC1D4S0 @ (((unsigned) &CLC1SEL1)*8) + 4;
[; ;pic16f1503.h: 7225: extern volatile __bit LC1D4S1 @ (((unsigned) &CLC1SEL1)*8) + 5;
[; ;pic16f1503.h: 7227: extern volatile __bit LC1D4S2 @ (((unsigned) &CLC1SEL1)*8) + 6;
[; ;pic16f1503.h: 7229: extern volatile __bit LC1EN @ (((unsigned) &CLC1CON)*8) + 7;
[; ;pic16f1503.h: 7231: extern volatile __bit LC1G1D1N @ (((unsigned) &CLC1GLS0)*8) + 0;
[; ;pic16f1503.h: 7233: extern volatile __bit LC1G1D1T @ (((unsigned) &CLC1GLS0)*8) + 1;
[; ;pic16f1503.h: 7235: extern volatile __bit LC1G1D2N @ (((unsigned) &CLC1GLS0)*8) + 2;
[; ;pic16f1503.h: 7237: extern volatile __bit LC1G1D2T @ (((unsigned) &CLC1GLS0)*8) + 3;
[; ;pic16f1503.h: 7239: extern volatile __bit LC1G1D3N @ (((unsigned) &CLC1GLS0)*8) + 4;
[; ;pic16f1503.h: 7241: extern volatile __bit LC1G1D3T @ (((unsigned) &CLC1GLS0)*8) + 5;
[; ;pic16f1503.h: 7243: extern volatile __bit LC1G1D4N @ (((unsigned) &CLC1GLS0)*8) + 6;
[; ;pic16f1503.h: 7245: extern volatile __bit LC1G1D4T @ (((unsigned) &CLC1GLS0)*8) + 7;
[; ;pic16f1503.h: 7247: extern volatile __bit LC1G1POL @ (((unsigned) &CLC1POL)*8) + 0;
[; ;pic16f1503.h: 7249: extern volatile __bit LC1G2D1N @ (((unsigned) &CLC1GLS1)*8) + 0;
[; ;pic16f1503.h: 7251: extern volatile __bit LC1G2D1T @ (((unsigned) &CLC1GLS1)*8) + 1;
[; ;pic16f1503.h: 7253: extern volatile __bit LC1G2D2N @ (((unsigned) &CLC1GLS1)*8) + 2;
[; ;pic16f1503.h: 7255: extern volatile __bit LC1G2D2T @ (((unsigned) &CLC1GLS1)*8) + 3;
[; ;pic16f1503.h: 7257: extern volatile __bit LC1G2D3N @ (((unsigned) &CLC1GLS1)*8) + 4;
[; ;pic16f1503.h: 7259: extern volatile __bit LC1G2D3T @ (((unsigned) &CLC1GLS1)*8) + 5;
[; ;pic16f1503.h: 7261: extern volatile __bit LC1G2D4N @ (((unsigned) &CLC1GLS1)*8) + 6;
[; ;pic16f1503.h: 7263: extern volatile __bit LC1G2D4T @ (((unsigned) &CLC1GLS1)*8) + 7;
[; ;pic16f1503.h: 7265: extern volatile __bit LC1G2POL @ (((unsigned) &CLC1POL)*8) + 1;
[; ;pic16f1503.h: 7267: extern volatile __bit LC1G3D1N @ (((unsigned) &CLC1GLS2)*8) + 0;
[; ;pic16f1503.h: 7269: extern volatile __bit LC1G3D1T @ (((unsigned) &CLC1GLS2)*8) + 1;
[; ;pic16f1503.h: 7271: extern volatile __bit LC1G3D2N @ (((unsigned) &CLC1GLS2)*8) + 2;
[; ;pic16f1503.h: 7273: extern volatile __bit LC1G3D2T @ (((unsigned) &CLC1GLS2)*8) + 3;
[; ;pic16f1503.h: 7275: extern volatile __bit LC1G3D3N @ (((unsigned) &CLC1GLS2)*8) + 4;
[; ;pic16f1503.h: 7277: extern volatile __bit LC1G3D3T @ (((unsigned) &CLC1GLS2)*8) + 5;
[; ;pic16f1503.h: 7279: extern volatile __bit LC1G3D4N @ (((unsigned) &CLC1GLS2)*8) + 6;
[; ;pic16f1503.h: 7281: extern volatile __bit LC1G3D4T @ (((unsigned) &CLC1GLS2)*8) + 7;
[; ;pic16f1503.h: 7283: extern volatile __bit LC1G3POL @ (((unsigned) &CLC1POL)*8) + 2;
[; ;pic16f1503.h: 7285: extern volatile __bit LC1G4D1N @ (((unsigned) &CLC1GLS3)*8) + 0;
[; ;pic16f1503.h: 7287: extern volatile __bit LC1G4D1T @ (((unsigned) &CLC1GLS3)*8) + 1;
[; ;pic16f1503.h: 7289: extern volatile __bit LC1G4D2N @ (((unsigned) &CLC1GLS3)*8) + 2;
[; ;pic16f1503.h: 7291: extern volatile __bit LC1G4D2T @ (((unsigned) &CLC1GLS3)*8) + 3;
[; ;pic16f1503.h: 7293: extern volatile __bit LC1G4D3N @ (((unsigned) &CLC1GLS3)*8) + 4;
[; ;pic16f1503.h: 7295: extern volatile __bit LC1G4D3T @ (((unsigned) &CLC1GLS3)*8) + 5;
[; ;pic16f1503.h: 7297: extern volatile __bit LC1G4D4N @ (((unsigned) &CLC1GLS3)*8) + 6;
[; ;pic16f1503.h: 7299: extern volatile __bit LC1G4D4T @ (((unsigned) &CLC1GLS3)*8) + 7;
[; ;pic16f1503.h: 7301: extern volatile __bit LC1G4POL @ (((unsigned) &CLC1POL)*8) + 3;
[; ;pic16f1503.h: 7303: extern volatile __bit LC1INTN @ (((unsigned) &CLC1CON)*8) + 3;
[; ;pic16f1503.h: 7305: extern volatile __bit LC1INTP @ (((unsigned) &CLC1CON)*8) + 4;
[; ;pic16f1503.h: 7307: extern volatile __bit LC1MODE0 @ (((unsigned) &CLC1CON)*8) + 0;
[; ;pic16f1503.h: 7309: extern volatile __bit LC1MODE1 @ (((unsigned) &CLC1CON)*8) + 1;
[; ;pic16f1503.h: 7311: extern volatile __bit LC1MODE2 @ (((unsigned) &CLC1CON)*8) + 2;
[; ;pic16f1503.h: 7313: extern volatile __bit LC1OE @ (((unsigned) &CLC1CON)*8) + 6;
[; ;pic16f1503.h: 7315: extern volatile __bit LC1OUT @ (((unsigned) &CLC1CON)*8) + 5;
[; ;pic16f1503.h: 7317: extern volatile __bit LC1POL @ (((unsigned) &CLC1POL)*8) + 7;
[; ;pic16f1503.h: 7319: extern volatile __bit LC2D1S0 @ (((unsigned) &CLC2SEL0)*8) + 0;
[; ;pic16f1503.h: 7321: extern volatile __bit LC2D1S1 @ (((unsigned) &CLC2SEL0)*8) + 1;
[; ;pic16f1503.h: 7323: extern volatile __bit LC2D1S2 @ (((unsigned) &CLC2SEL0)*8) + 2;
[; ;pic16f1503.h: 7325: extern volatile __bit LC2D2S0 @ (((unsigned) &CLC2SEL0)*8) + 4;
[; ;pic16f1503.h: 7327: extern volatile __bit LC2D2S1 @ (((unsigned) &CLC2SEL0)*8) + 5;
[; ;pic16f1503.h: 7329: extern volatile __bit LC2D2S2 @ (((unsigned) &CLC2SEL0)*8) + 6;
[; ;pic16f1503.h: 7331: extern volatile __bit LC2D3S0 @ (((unsigned) &CLC2SEL1)*8) + 0;
[; ;pic16f1503.h: 7333: extern volatile __bit LC2D3S1 @ (((unsigned) &CLC2SEL1)*8) + 1;
[; ;pic16f1503.h: 7335: extern volatile __bit LC2D3S2 @ (((unsigned) &CLC2SEL1)*8) + 2;
[; ;pic16f1503.h: 7337: extern volatile __bit LC2D4S0 @ (((unsigned) &CLC2SEL1)*8) + 4;
[; ;pic16f1503.h: 7339: extern volatile __bit LC2D4S1 @ (((unsigned) &CLC2SEL1)*8) + 5;
[; ;pic16f1503.h: 7341: extern volatile __bit LC2D4S2 @ (((unsigned) &CLC2SEL1)*8) + 6;
[; ;pic16f1503.h: 7343: extern volatile __bit LC2EN @ (((unsigned) &CLC2CON)*8) + 7;
[; ;pic16f1503.h: 7345: extern volatile __bit LC2G1D1N @ (((unsigned) &CLC2GLS0)*8) + 0;
[; ;pic16f1503.h: 7347: extern volatile __bit LC2G1D1T @ (((unsigned) &CLC2GLS0)*8) + 1;
[; ;pic16f1503.h: 7349: extern volatile __bit LC2G1D2N @ (((unsigned) &CLC2GLS0)*8) + 2;
[; ;pic16f1503.h: 7351: extern volatile __bit LC2G1D2T @ (((unsigned) &CLC2GLS0)*8) + 3;
[; ;pic16f1503.h: 7353: extern volatile __bit LC2G1D3N @ (((unsigned) &CLC2GLS0)*8) + 4;
[; ;pic16f1503.h: 7355: extern volatile __bit LC2G1D3T @ (((unsigned) &CLC2GLS0)*8) + 5;
[; ;pic16f1503.h: 7357: extern volatile __bit LC2G1D4N @ (((unsigned) &CLC2GLS0)*8) + 6;
[; ;pic16f1503.h: 7359: extern volatile __bit LC2G1D4T @ (((unsigned) &CLC2GLS0)*8) + 7;
[; ;pic16f1503.h: 7361: extern volatile __bit LC2G1POL @ (((unsigned) &CLC2POL)*8) + 0;
[; ;pic16f1503.h: 7363: extern volatile __bit LC2G2D1N @ (((unsigned) &CLC2GLS1)*8) + 0;
[; ;pic16f1503.h: 7365: extern volatile __bit LC2G2D1T @ (((unsigned) &CLC2GLS1)*8) + 1;
[; ;pic16f1503.h: 7367: extern volatile __bit LC2G2D2N @ (((unsigned) &CLC2GLS1)*8) + 2;
[; ;pic16f1503.h: 7369: extern volatile __bit LC2G2D2T @ (((unsigned) &CLC2GLS1)*8) + 3;
[; ;pic16f1503.h: 7371: extern volatile __bit LC2G2D3N @ (((unsigned) &CLC2GLS1)*8) + 4;
[; ;pic16f1503.h: 7373: extern volatile __bit LC2G2D3T @ (((unsigned) &CLC2GLS1)*8) + 5;
[; ;pic16f1503.h: 7375: extern volatile __bit LC2G2D4N @ (((unsigned) &CLC2GLS1)*8) + 6;
[; ;pic16f1503.h: 7377: extern volatile __bit LC2G2D4T @ (((unsigned) &CLC2GLS1)*8) + 7;
[; ;pic16f1503.h: 7379: extern volatile __bit LC2G2POL @ (((unsigned) &CLC2POL)*8) + 1;
[; ;pic16f1503.h: 7381: extern volatile __bit LC2G3D1N @ (((unsigned) &CLC2GLS2)*8) + 0;
[; ;pic16f1503.h: 7383: extern volatile __bit LC2G3D1T @ (((unsigned) &CLC2GLS2)*8) + 1;
[; ;pic16f1503.h: 7385: extern volatile __bit LC2G3D2N @ (((unsigned) &CLC2GLS2)*8) + 2;
[; ;pic16f1503.h: 7387: extern volatile __bit LC2G3D2T @ (((unsigned) &CLC2GLS2)*8) + 3;
[; ;pic16f1503.h: 7389: extern volatile __bit LC2G3D3N @ (((unsigned) &CLC2GLS2)*8) + 4;
[; ;pic16f1503.h: 7391: extern volatile __bit LC2G3D3T @ (((unsigned) &CLC2GLS2)*8) + 5;
[; ;pic16f1503.h: 7393: extern volatile __bit LC2G3D4N @ (((unsigned) &CLC2GLS2)*8) + 6;
[; ;pic16f1503.h: 7395: extern volatile __bit LC2G3D4T @ (((unsigned) &CLC2GLS2)*8) + 7;
[; ;pic16f1503.h: 7397: extern volatile __bit LC2G3POL @ (((unsigned) &CLC2POL)*8) + 2;
[; ;pic16f1503.h: 7399: extern volatile __bit LC2G4D1N @ (((unsigned) &CLC2GLS3)*8) + 0;
[; ;pic16f1503.h: 7401: extern volatile __bit LC2G4D1T @ (((unsigned) &CLC2GLS3)*8) + 1;
[; ;pic16f1503.h: 7403: extern volatile __bit LC2G4D2N @ (((unsigned) &CLC2GLS3)*8) + 2;
[; ;pic16f1503.h: 7405: extern volatile __bit LC2G4D2T @ (((unsigned) &CLC2GLS3)*8) + 3;
[; ;pic16f1503.h: 7407: extern volatile __bit LC2G4D3N @ (((unsigned) &CLC2GLS3)*8) + 4;
[; ;pic16f1503.h: 7409: extern volatile __bit LC2G4D3T @ (((unsigned) &CLC2GLS3)*8) + 5;
[; ;pic16f1503.h: 7411: extern volatile __bit LC2G4D4N @ (((unsigned) &CLC2GLS3)*8) + 6;
[; ;pic16f1503.h: 7413: extern volatile __bit LC2G4D4T @ (((unsigned) &CLC2GLS3)*8) + 7;
[; ;pic16f1503.h: 7415: extern volatile __bit LC2G4POL @ (((unsigned) &CLC2POL)*8) + 3;
[; ;pic16f1503.h: 7417: extern volatile __bit LC2INTN @ (((unsigned) &CLC2CON)*8) + 3;
[; ;pic16f1503.h: 7419: extern volatile __bit LC2INTP @ (((unsigned) &CLC2CON)*8) + 4;
[; ;pic16f1503.h: 7421: extern volatile __bit LC2MODE0 @ (((unsigned) &CLC2CON)*8) + 0;
[; ;pic16f1503.h: 7423: extern volatile __bit LC2MODE1 @ (((unsigned) &CLC2CON)*8) + 1;
[; ;pic16f1503.h: 7425: extern volatile __bit LC2MODE2 @ (((unsigned) &CLC2CON)*8) + 2;
[; ;pic16f1503.h: 7427: extern volatile __bit LC2OE @ (((unsigned) &CLC2CON)*8) + 6;
[; ;pic16f1503.h: 7429: extern volatile __bit LC2OUT @ (((unsigned) &CLC2CON)*8) + 5;
[; ;pic16f1503.h: 7431: extern volatile __bit LC2POL @ (((unsigned) &CLC2POL)*8) + 7;
[; ;pic16f1503.h: 7433: extern volatile __bit LFIOFR @ (((unsigned) &OSCSTAT)*8) + 1;
[; ;pic16f1503.h: 7435: extern volatile __bit LWLO @ (((unsigned) &PMCON1)*8) + 5;
[; ;pic16f1503.h: 7437: extern volatile __bit MC1OUT @ (((unsigned) &CMOUT)*8) + 0;
[; ;pic16f1503.h: 7439: extern volatile __bit MC2OUT @ (((unsigned) &CMOUT)*8) + 1;
[; ;pic16f1503.h: 7441: extern volatile __bit MCLC1OUT @ (((unsigned) &CLCDATA)*8) + 0;
[; ;pic16f1503.h: 7443: extern volatile __bit MCLC2OUT @ (((unsigned) &CLCDATA)*8) + 1;
[; ;pic16f1503.h: 7445: extern volatile __bit N1CKS0 @ (((unsigned) &NCO1CLK)*8) + 0;
[; ;pic16f1503.h: 7447: extern volatile __bit N1CKS1 @ (((unsigned) &NCO1CLK)*8) + 1;
[; ;pic16f1503.h: 7449: extern volatile __bit N1EN @ (((unsigned) &NCO1CON)*8) + 7;
[; ;pic16f1503.h: 7451: extern volatile __bit N1OE @ (((unsigned) &NCO1CON)*8) + 6;
[; ;pic16f1503.h: 7453: extern volatile __bit N1OUT @ (((unsigned) &NCO1CON)*8) + 5;
[; ;pic16f1503.h: 7455: extern volatile __bit N1PFM @ (((unsigned) &NCO1CON)*8) + 0;
[; ;pic16f1503.h: 7457: extern volatile __bit N1POL @ (((unsigned) &NCO1CON)*8) + 4;
[; ;pic16f1503.h: 7459: extern volatile __bit N1PWS0 @ (((unsigned) &NCO1CLK)*8) + 5;
[; ;pic16f1503.h: 7461: extern volatile __bit N1PWS1 @ (((unsigned) &NCO1CLK)*8) + 6;
[; ;pic16f1503.h: 7463: extern volatile __bit N1PWS2 @ (((unsigned) &NCO1CLK)*8) + 7;
[; ;pic16f1503.h: 7465: extern volatile __bit NCO1ACC0 @ (((unsigned) &NCO1ACCL)*8) + 0;
[; ;pic16f1503.h: 7467: extern volatile __bit NCO1ACC1 @ (((unsigned) &NCO1ACCL)*8) + 1;
[; ;pic16f1503.h: 7469: extern volatile __bit NCO1ACC10 @ (((unsigned) &NCO1ACCH)*8) + 2;
[; ;pic16f1503.h: 7471: extern volatile __bit NCO1ACC11 @ (((unsigned) &NCO1ACCH)*8) + 3;
[; ;pic16f1503.h: 7473: extern volatile __bit NCO1ACC12 @ (((unsigned) &NCO1ACCH)*8) + 4;
[; ;pic16f1503.h: 7475: extern volatile __bit NCO1ACC13 @ (((unsigned) &NCO1ACCH)*8) + 5;
[; ;pic16f1503.h: 7477: extern volatile __bit NCO1ACC14 @ (((unsigned) &NCO1ACCH)*8) + 6;
[; ;pic16f1503.h: 7479: extern volatile __bit NCO1ACC15 @ (((unsigned) &NCO1ACCH)*8) + 7;
[; ;pic16f1503.h: 7481: extern volatile __bit NCO1ACC16 @ (((unsigned) &NCO1ACCU)*8) + 0;
[; ;pic16f1503.h: 7483: extern volatile __bit NCO1ACC17 @ (((unsigned) &NCO1ACCU)*8) + 1;
[; ;pic16f1503.h: 7485: extern volatile __bit NCO1ACC18 @ (((unsigned) &NCO1ACCU)*8) + 2;
[; ;pic16f1503.h: 7487: extern volatile __bit NCO1ACC19 @ (((unsigned) &NCO1ACCU)*8) + 3;
[; ;pic16f1503.h: 7489: extern volatile __bit NCO1ACC2 @ (((unsigned) &NCO1ACCL)*8) + 2;
[; ;pic16f1503.h: 7491: extern volatile __bit NCO1ACC3 @ (((unsigned) &NCO1ACCL)*8) + 3;
[; ;pic16f1503.h: 7493: extern volatile __bit NCO1ACC4 @ (((unsigned) &NCO1ACCL)*8) + 4;
[; ;pic16f1503.h: 7495: extern volatile __bit NCO1ACC5 @ (((unsigned) &NCO1ACCL)*8) + 5;
[; ;pic16f1503.h: 7497: extern volatile __bit NCO1ACC6 @ (((unsigned) &NCO1ACCL)*8) + 6;
[; ;pic16f1503.h: 7499: extern volatile __bit NCO1ACC7 @ (((unsigned) &NCO1ACCL)*8) + 7;
[; ;pic16f1503.h: 7501: extern volatile __bit NCO1ACC8 @ (((unsigned) &NCO1ACCH)*8) + 0;
[; ;pic16f1503.h: 7503: extern volatile __bit NCO1ACC9 @ (((unsigned) &NCO1ACCH)*8) + 1;
[; ;pic16f1503.h: 7505: extern volatile __bit NCO1IE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic16f1503.h: 7507: extern volatile __bit NCO1IF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic16f1503.h: 7509: extern volatile __bit NCO1INC0 @ (((unsigned) &NCO1INCL)*8) + 0;
[; ;pic16f1503.h: 7511: extern volatile __bit NCO1INC1 @ (((unsigned) &NCO1INCL)*8) + 1;
[; ;pic16f1503.h: 7513: extern volatile __bit NCO1INC10 @ (((unsigned) &NCO1INCH)*8) + 2;
[; ;pic16f1503.h: 7515: extern volatile __bit NCO1INC11 @ (((unsigned) &NCO1INCH)*8) + 3;
[; ;pic16f1503.h: 7517: extern volatile __bit NCO1INC12 @ (((unsigned) &NCO1INCH)*8) + 4;
[; ;pic16f1503.h: 7519: extern volatile __bit NCO1INC13 @ (((unsigned) &NCO1INCH)*8) + 5;
[; ;pic16f1503.h: 7521: extern volatile __bit NCO1INC14 @ (((unsigned) &NCO1INCH)*8) + 6;
[; ;pic16f1503.h: 7523: extern volatile __bit NCO1INC15 @ (((unsigned) &NCO1INCH)*8) + 7;
[; ;pic16f1503.h: 7525: extern volatile __bit NCO1INC2 @ (((unsigned) &NCO1INCL)*8) + 2;
[; ;pic16f1503.h: 7527: extern volatile __bit NCO1INC3 @ (((unsigned) &NCO1INCL)*8) + 3;
[; ;pic16f1503.h: 7529: extern volatile __bit NCO1INC4 @ (((unsigned) &NCO1INCL)*8) + 4;
[; ;pic16f1503.h: 7531: extern volatile __bit NCO1INC5 @ (((unsigned) &NCO1INCL)*8) + 5;
[; ;pic16f1503.h: 7533: extern volatile __bit NCO1INC6 @ (((unsigned) &NCO1INCL)*8) + 6;
[; ;pic16f1503.h: 7535: extern volatile __bit NCO1INC7 @ (((unsigned) &NCO1INCL)*8) + 7;
[; ;pic16f1503.h: 7537: extern volatile __bit NCO1INC8 @ (((unsigned) &NCO1INCH)*8) + 0;
[; ;pic16f1503.h: 7539: extern volatile __bit NCO1INC9 @ (((unsigned) &NCO1INCH)*8) + 1;
[; ;pic16f1503.h: 7541: extern volatile __bit NCO1SEL @ (((unsigned) &APFCON)*8) + 0;
[; ;pic16f1503.h: 7543: extern volatile __bit PCIE @ (((unsigned) &SSP1CON3)*8) + 6;
[; ;pic16f1503.h: 7545: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic16f1503.h: 7547: extern volatile __bit PEN @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic16f1503.h: 7549: extern volatile __bit PS0 @ (((unsigned) &OPTION_REG)*8) + 0;
[; ;pic16f1503.h: 7551: extern volatile __bit PS1 @ (((unsigned) &OPTION_REG)*8) + 1;
[; ;pic16f1503.h: 7553: extern volatile __bit PS2 @ (((unsigned) &OPTION_REG)*8) + 2;
[; ;pic16f1503.h: 7555: extern volatile __bit PSA @ (((unsigned) &OPTION_REG)*8) + 3;
[; ;pic16f1503.h: 7557: extern volatile __bit PWM1DCH0 @ (((unsigned) &PWM1DCH)*8) + 0;
[; ;pic16f1503.h: 7559: extern volatile __bit PWM1DCH1 @ (((unsigned) &PWM1DCH)*8) + 1;
[; ;pic16f1503.h: 7561: extern volatile __bit PWM1DCH2 @ (((unsigned) &PWM1DCH)*8) + 2;
[; ;pic16f1503.h: 7563: extern volatile __bit PWM1DCH3 @ (((unsigned) &PWM1DCH)*8) + 3;
[; ;pic16f1503.h: 7565: extern volatile __bit PWM1DCH4 @ (((unsigned) &PWM1DCH)*8) + 4;
[; ;pic16f1503.h: 7567: extern volatile __bit PWM1DCH5 @ (((unsigned) &PWM1DCH)*8) + 5;
[; ;pic16f1503.h: 7569: extern volatile __bit PWM1DCH6 @ (((unsigned) &PWM1DCH)*8) + 6;
[; ;pic16f1503.h: 7571: extern volatile __bit PWM1DCH7 @ (((unsigned) &PWM1DCH)*8) + 7;
[; ;pic16f1503.h: 7573: extern volatile __bit PWM1DCL0 @ (((unsigned) &PWM1DCL)*8) + 6;
[; ;pic16f1503.h: 7575: extern volatile __bit PWM1DCL1 @ (((unsigned) &PWM1DCL)*8) + 7;
[; ;pic16f1503.h: 7577: extern volatile __bit PWM1EN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic16f1503.h: 7579: extern volatile __bit PWM1OE @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic16f1503.h: 7581: extern volatile __bit PWM1OUT @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic16f1503.h: 7583: extern volatile __bit PWM1POL @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic16f1503.h: 7585: extern volatile __bit PWM2DCH0 @ (((unsigned) &PWM2DCH)*8) + 0;
[; ;pic16f1503.h: 7587: extern volatile __bit PWM2DCH1 @ (((unsigned) &PWM2DCH)*8) + 1;
[; ;pic16f1503.h: 7589: extern volatile __bit PWM2DCH2 @ (((unsigned) &PWM2DCH)*8) + 2;
[; ;pic16f1503.h: 7591: extern volatile __bit PWM2DCH3 @ (((unsigned) &PWM2DCH)*8) + 3;
[; ;pic16f1503.h: 7593: extern volatile __bit PWM2DCH4 @ (((unsigned) &PWM2DCH)*8) + 4;
[; ;pic16f1503.h: 7595: extern volatile __bit PWM2DCH5 @ (((unsigned) &PWM2DCH)*8) + 5;
[; ;pic16f1503.h: 7597: extern volatile __bit PWM2DCH6 @ (((unsigned) &PWM2DCH)*8) + 6;
[; ;pic16f1503.h: 7599: extern volatile __bit PWM2DCH7 @ (((unsigned) &PWM2DCH)*8) + 7;
[; ;pic16f1503.h: 7601: extern volatile __bit PWM2DCL0 @ (((unsigned) &PWM2DCL)*8) + 6;
[; ;pic16f1503.h: 7603: extern volatile __bit PWM2DCL1 @ (((unsigned) &PWM2DCL)*8) + 7;
[; ;pic16f1503.h: 7605: extern volatile __bit PWM2EN @ (((unsigned) &PWM2CON)*8) + 7;
[; ;pic16f1503.h: 7607: extern volatile __bit PWM2OE @ (((unsigned) &PWM2CON)*8) + 6;
[; ;pic16f1503.h: 7609: extern volatile __bit PWM2OUT @ (((unsigned) &PWM2CON)*8) + 5;
[; ;pic16f1503.h: 7611: extern volatile __bit PWM2POL @ (((unsigned) &PWM2CON)*8) + 4;
[; ;pic16f1503.h: 7613: extern volatile __bit PWM3DCH0 @ (((unsigned) &PWM3DCH)*8) + 0;
[; ;pic16f1503.h: 7615: extern volatile __bit PWM3DCH1 @ (((unsigned) &PWM3DCH)*8) + 1;
[; ;pic16f1503.h: 7617: extern volatile __bit PWM3DCH2 @ (((unsigned) &PWM3DCH)*8) + 2;
[; ;pic16f1503.h: 7619: extern volatile __bit PWM3DCH3 @ (((unsigned) &PWM3DCH)*8) + 3;
[; ;pic16f1503.h: 7621: extern volatile __bit PWM3DCH4 @ (((unsigned) &PWM3DCH)*8) + 4;
[; ;pic16f1503.h: 7623: extern volatile __bit PWM3DCH5 @ (((unsigned) &PWM3DCH)*8) + 5;
[; ;pic16f1503.h: 7625: extern volatile __bit PWM3DCH6 @ (((unsigned) &PWM3DCH)*8) + 6;
[; ;pic16f1503.h: 7627: extern volatile __bit PWM3DCH7 @ (((unsigned) &PWM3DCH)*8) + 7;
[; ;pic16f1503.h: 7629: extern volatile __bit PWM3DCL0 @ (((unsigned) &PWM3DCL)*8) + 6;
[; ;pic16f1503.h: 7631: extern volatile __bit PWM3DCL1 @ (((unsigned) &PWM3DCL)*8) + 7;
[; ;pic16f1503.h: 7633: extern volatile __bit PWM3EN @ (((unsigned) &PWM3CON)*8) + 7;
[; ;pic16f1503.h: 7635: extern volatile __bit PWM3OE @ (((unsigned) &PWM3CON)*8) + 6;
[; ;pic16f1503.h: 7637: extern volatile __bit PWM3OUT @ (((unsigned) &PWM3CON)*8) + 5;
[; ;pic16f1503.h: 7639: extern volatile __bit PWM3POL @ (((unsigned) &PWM3CON)*8) + 4;
[; ;pic16f1503.h: 7641: extern volatile __bit PWM4DCH0 @ (((unsigned) &PWM4DCH)*8) + 0;
[; ;pic16f1503.h: 7643: extern volatile __bit PWM4DCH1 @ (((unsigned) &PWM4DCH)*8) + 1;
[; ;pic16f1503.h: 7645: extern volatile __bit PWM4DCH2 @ (((unsigned) &PWM4DCH)*8) + 2;
[; ;pic16f1503.h: 7647: extern volatile __bit PWM4DCH3 @ (((unsigned) &PWM4DCH)*8) + 3;
[; ;pic16f1503.h: 7649: extern volatile __bit PWM4DCH4 @ (((unsigned) &PWM4DCH)*8) + 4;
[; ;pic16f1503.h: 7651: extern volatile __bit PWM4DCH5 @ (((unsigned) &PWM4DCH)*8) + 5;
[; ;pic16f1503.h: 7653: extern volatile __bit PWM4DCH6 @ (((unsigned) &PWM4DCH)*8) + 6;
[; ;pic16f1503.h: 7655: extern volatile __bit PWM4DCH7 @ (((unsigned) &PWM4DCH)*8) + 7;
[; ;pic16f1503.h: 7657: extern volatile __bit PWM4DCL0 @ (((unsigned) &PWM4DCL)*8) + 6;
[; ;pic16f1503.h: 7659: extern volatile __bit PWM4DCL1 @ (((unsigned) &PWM4DCL)*8) + 7;
[; ;pic16f1503.h: 7661: extern volatile __bit PWM4EN @ (((unsigned) &PWM4CON)*8) + 7;
[; ;pic16f1503.h: 7663: extern volatile __bit PWM4OE @ (((unsigned) &PWM4CON)*8) + 6;
[; ;pic16f1503.h: 7665: extern volatile __bit PWM4OUT @ (((unsigned) &PWM4CON)*8) + 5;
[; ;pic16f1503.h: 7667: extern volatile __bit PWM4POL @ (((unsigned) &PWM4CON)*8) + 4;
[; ;pic16f1503.h: 7669: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic16f1503.h: 7671: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic16f1503.h: 7673: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic16f1503.h: 7675: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic16f1503.h: 7677: extern volatile __bit RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic16f1503.h: 7679: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic16f1503.h: 7681: extern volatile __bit RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic16f1503.h: 7683: extern volatile __bit RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic16f1503.h: 7685: extern volatile __bit RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic16f1503.h: 7687: extern volatile __bit RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic16f1503.h: 7689: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic16f1503.h: 7691: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic16f1503.h: 7693: extern volatile __bit RCEN @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic16f1503.h: 7695: extern volatile __bit RD @ (((unsigned) &PMCON1)*8) + 0;
[; ;pic16f1503.h: 7697: extern volatile __bit RSEN @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic16f1503.h: 7699: extern volatile __bit R_nW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic16f1503.h: 7701: extern volatile __bit SBCDE @ (((unsigned) &SSP1CON3)*8) + 2;
[; ;pic16f1503.h: 7703: extern volatile __bit SBOREN @ (((unsigned) &BORCON)*8) + 7;
[; ;pic16f1503.h: 7705: extern volatile __bit SCIE @ (((unsigned) &SSP1CON3)*8) + 5;
[; ;pic16f1503.h: 7707: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic16f1503.h: 7709: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic16f1503.h: 7711: extern volatile __bit SDAHT @ (((unsigned) &SSP1CON3)*8) + 3;
[; ;pic16f1503.h: 7713: extern volatile __bit SDOSEL @ (((unsigned) &APFCON)*8) + 5;
[; ;pic16f1503.h: 7715: extern volatile __bit SEN @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic16f1503.h: 7717: extern volatile __bit SMP @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic16f1503.h: 7719: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic16f1503.h: 7721: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic16f1503.h: 7723: extern volatile __bit SSPEN @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic16f1503.h: 7725: extern volatile __bit SSPM0 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic16f1503.h: 7727: extern volatile __bit SSPM1 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic16f1503.h: 7729: extern volatile __bit SSPM2 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic16f1503.h: 7731: extern volatile __bit SSPM3 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic16f1503.h: 7733: extern volatile __bit SSPOV @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic16f1503.h: 7735: extern volatile __bit SSSEL @ (((unsigned) &APFCON)*8) + 4;
[; ;pic16f1503.h: 7737: extern volatile __bit STKOVF @ (((unsigned) &PCON)*8) + 7;
[; ;pic16f1503.h: 7739: extern volatile __bit STKUNF @ (((unsigned) &PCON)*8) + 6;
[; ;pic16f1503.h: 7741: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic16f1503.h: 7743: extern volatile __bit T0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1503.h: 7745: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1503.h: 7747: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1503.h: 7749: extern volatile __bit T0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1503.h: 7751: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic16f1503.h: 7753: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic16f1503.h: 7755: extern volatile __bit T1GGO_nDONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic16f1503.h: 7757: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic16f1503.h: 7759: extern volatile __bit T1GSEL @ (((unsigned) &APFCON)*8) + 3;
[; ;pic16f1503.h: 7761: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic16f1503.h: 7763: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic16f1503.h: 7765: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic16f1503.h: 7767: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic16f1503.h: 7769: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic16f1503.h: 7771: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic16f1503.h: 7773: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic16f1503.h: 7775: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic16f1503.h: 7777: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic16f1503.h: 7779: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic16f1503.h: 7781: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic16f1503.h: 7783: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic16f1503.h: 7785: extern volatile __bit TMR0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1503.h: 7787: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1503.h: 7789: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1503.h: 7791: extern volatile __bit TMR0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1503.h: 7793: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic16f1503.h: 7795: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic16f1503.h: 7797: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic16f1503.h: 7799: extern volatile __bit TMR1GIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic16f1503.h: 7801: extern volatile __bit TMR1GIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic16f1503.h: 7803: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic16f1503.h: 7805: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic16f1503.h: 7807: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic16f1503.h: 7809: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic16f1503.h: 7811: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic16f1503.h: 7813: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic16f1503.h: 7815: extern volatile __bit TRIGSEL0 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic16f1503.h: 7817: extern volatile __bit TRIGSEL1 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic16f1503.h: 7819: extern volatile __bit TRIGSEL2 @ (((unsigned) &ADCON2)*8) + 6;
[; ;pic16f1503.h: 7821: extern volatile __bit TRIGSEL3 @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic16f1503.h: 7823: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic16f1503.h: 7825: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic16f1503.h: 7827: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic16f1503.h: 7829: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic16f1503.h: 7831: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic16f1503.h: 7833: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic16f1503.h: 7835: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic16f1503.h: 7837: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic16f1503.h: 7839: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic16f1503.h: 7841: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic16f1503.h: 7843: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic16f1503.h: 7845: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic16f1503.h: 7847: extern volatile __bit TSEN @ (((unsigned) &FVRCON)*8) + 5;
[; ;pic16f1503.h: 7849: extern volatile __bit TSRNG @ (((unsigned) &FVRCON)*8) + 4;
[; ;pic16f1503.h: 7851: extern volatile __bit UA @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic16f1503.h: 7853: extern volatile __bit VREGPM @ (((unsigned) &VREGCON)*8) + 1;
[; ;pic16f1503.h: 7855: extern volatile __bit WCOL @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic16f1503.h: 7857: extern volatile __bit WDTPS0 @ (((unsigned) &WDTCON)*8) + 1;
[; ;pic16f1503.h: 7859: extern volatile __bit WDTPS1 @ (((unsigned) &WDTCON)*8) + 2;
[; ;pic16f1503.h: 7861: extern volatile __bit WDTPS2 @ (((unsigned) &WDTCON)*8) + 3;
[; ;pic16f1503.h: 7863: extern volatile __bit WDTPS3 @ (((unsigned) &WDTCON)*8) + 4;
[; ;pic16f1503.h: 7865: extern volatile __bit WDTPS4 @ (((unsigned) &WDTCON)*8) + 5;
[; ;pic16f1503.h: 7867: extern volatile __bit WPUA0 @ (((unsigned) &WPUA)*8) + 0;
[; ;pic16f1503.h: 7869: extern volatile __bit WPUA1 @ (((unsigned) &WPUA)*8) + 1;
[; ;pic16f1503.h: 7871: extern volatile __bit WPUA2 @ (((unsigned) &WPUA)*8) + 2;
[; ;pic16f1503.h: 7873: extern volatile __bit WPUA3 @ (((unsigned) &WPUA)*8) + 3;
[; ;pic16f1503.h: 7875: extern volatile __bit WPUA4 @ (((unsigned) &WPUA)*8) + 4;
[; ;pic16f1503.h: 7877: extern volatile __bit WPUA5 @ (((unsigned) &WPUA)*8) + 5;
[; ;pic16f1503.h: 7879: extern volatile __bit WR @ (((unsigned) &PMCON1)*8) + 1;
[; ;pic16f1503.h: 7881: extern volatile __bit WREN @ (((unsigned) &PMCON1)*8) + 2;
[; ;pic16f1503.h: 7883: extern volatile __bit WRERR @ (((unsigned) &PMCON1)*8) + 3;
[; ;pic16f1503.h: 7885: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic16f1503.h: 7887: extern volatile __bit Z_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 2;
[; ;pic16f1503.h: 7889: extern volatile __bit nBOR @ (((unsigned) &PCON)*8) + 0;
[; ;pic16f1503.h: 7891: extern volatile __bit nPD @ (((unsigned) &STATUS)*8) + 3;
[; ;pic16f1503.h: 7893: extern volatile __bit nPOR @ (((unsigned) &PCON)*8) + 1;
[; ;pic16f1503.h: 7895: extern volatile __bit nRI @ (((unsigned) &PCON)*8) + 2;
[; ;pic16f1503.h: 7897: extern volatile __bit nRMCLR @ (((unsigned) &PCON)*8) + 3;
[; ;pic16f1503.h: 7899: extern volatile __bit nRWDT @ (((unsigned) &PCON)*8) + 4;
[; ;pic16f1503.h: 7901: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic16f1503.h: 7903: extern volatile __bit nTO @ (((unsigned) &STATUS)*8) + 4;
[; ;pic16f1503.h: 7905: extern volatile __bit nWPUEN @ (((unsigned) &OPTION_REG)*8) + 7;
[; ;pic.h: 28: extern void __nop(void);
[; ;pic.h: 76: extern unsigned int flash_read(unsigned short addr);
[; ;pic.h: 150: extern __nonreentrant void _delay(unsigned long);
[; ;pic.h: 184: extern unsigned char __resetbits;
[; ;pic.h: 185: extern __bit __powerdown;
[; ;pic.h: 186: extern __bit __timeout;
[; ;system.h: 17: void ConfigureOscillator(void);
"10 system.c
[v _ConfigureOscillator `(v ~T0 @X0 1 ef ]
"11
{
[; ;system.c: 10: void ConfigureOscillator(void)
[; ;system.c: 11: {
[e :U _ConfigureOscillator ]
[f ]
[; ;system.c: 12: OSCCONbits.IRCF = 0b1111;
"12
[e = . . _OSCCONbits 0 2 -> -> 15 `i `uc ]
[; ;system.c: 13: OSCCONbits.SCS = 0b11;
"13
[e = . . _OSCCONbits 0 0 -> -> 3 `i `uc ]
[; ;system.c: 15: while(!OSCSTATbits.HFIOFR);
"15
[e $U 343  ]
[e :U 344 ]
[e :U 343 ]
[e $ ! != -> . . _OSCSTATbits 0 3 `i -> -> -> 0 `i `Vuc `i 344  ]
[e :U 345 ]
[; ;system.c: 16: }
"16
[e :UE 342 ]
}
