<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F103xG HAL User Manual: stm32f1xx_ll_spi.h File Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F103xG HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_87d736d687b37c2c2535f3171b4da10d.html">Firmware</a>      </li>
      <li class="navelem"><a class="el" href="dir_77a4a036479ba611396f4796e3271770.html">Drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_e90ca8f7a3453277a713b77fb925b18f.html">STM32F1xx_HAL_Driver</a>      </li>
      <li class="navelem"><a class="el" href="dir_e98f162a138eafaa2fd403f595a52afa.html">Inc</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Defines</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">stm32f1xx_ll_spi.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of SPI LL module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;stm32f1xx.h&quot;</code><br/>
</div>
<p><a href="stm32f1xx__ll__spi_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLL__SPI__InitTypeDef.html">LL_SPI_InitTypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Init structures definition.  <a href="structLL__SPI__InitTypeDef.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLL__I2S__InitTypeDef.html">LL_I2S_InitTypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S Init structure definition.  <a href="structLL__I2S__InitTypeDef.html#details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__GET__FLAG.html#gaa7131b17ede5c41f40ad45813f70b7d7">LL_SPI_SR_RXNE</a>&#160;&#160;&#160;SPI_SR_RXNE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__GET__FLAG.html#ga073874f7b5bbd15daecf2a606e1bff7d">LL_SPI_SR_TXE</a>&#160;&#160;&#160;SPI_SR_TXE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__GET__FLAG.html#gab16ce234e0043e787750b62c9c04fb5b">LL_SPI_SR_BSY</a>&#160;&#160;&#160;SPI_SR_BSY</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__GET__FLAG.html#gac15427bbda8344d5961ef534e53f3486">LL_SPI_SR_CRCERR</a>&#160;&#160;&#160;SPI_SR_CRCERR</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__GET__FLAG.html#ga15ee8c71dfc24d5040db0ae41b1373ea">LL_SPI_SR_MODF</a>&#160;&#160;&#160;SPI_SR_MODF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__GET__FLAG.html#ga9a8b80f112bd2151155f749d539de126">LL_SPI_SR_OVR</a>&#160;&#160;&#160;SPI_SR_OVR</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__GET__FLAG.html#gad41b49fb063a548a73e2424d58234313">LL_SPI_SR_FRE</a>&#160;&#160;&#160;SPI_SR_FRE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__IT.html#ga1a2fb8690ae11bfe53e86a30635be565">LL_SPI_CR2_RXNEIE</a>&#160;&#160;&#160;SPI_CR2_RXNEIE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__IT.html#gaf71f4b58dab0c3dd62b63da9ba35d881">LL_SPI_CR2_TXEIE</a>&#160;&#160;&#160;SPI_CR2_TXEIE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__IT.html#ga632eb7bff99f7f914587bc64c0ed6599">LL_SPI_CR2_ERRIE</a>&#160;&#160;&#160;SPI_CR2_ERRIE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__MODE.html#gacae9e52c17a514c98ad870b0037e72eb">LL_SPI_MODE_MASTER</a>&#160;&#160;&#160;(SPI_CR1_MSTR | SPI_CR1_SSI)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__MODE.html#gaf90928e0a3915633dc3b6ffbd680f615">LL_SPI_MODE_SLAVE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__PHASE.html#ga265a820d832f8cba91cb1546df35e28f">LL_SPI_PHASE_1EDGE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__PHASE.html#gad5028f076206efe5cdba246f0403d45f">LL_SPI_PHASE_2EDGE</a>&#160;&#160;&#160;(SPI_CR1_CPHA)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__POLARITY.html#gad11b2359beccba79d4b0ddd097ad4ce4">LL_SPI_POLARITY_LOW</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__POLARITY.html#ga060728a47a2668f77904106e6ad4f9d2">LL_SPI_POLARITY_HIGH</a>&#160;&#160;&#160;(SPI_CR1_CPOL)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__BAUDRATEPRESCALER.html#ga9f057b13964a3a7554c707f17084405e">LL_SPI_BAUDRATEPRESCALER_DIV2</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__BAUDRATEPRESCALER.html#ga680cc0ec61c8d934ed07a3e6d5bc55bc">LL_SPI_BAUDRATEPRESCALER_DIV4</a>&#160;&#160;&#160;(SPI_CR1_BR_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__BAUDRATEPRESCALER.html#ga752d16fd89322b33c92b8eae88b7006c">LL_SPI_BAUDRATEPRESCALER_DIV8</a>&#160;&#160;&#160;(SPI_CR1_BR_1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__BAUDRATEPRESCALER.html#ga632dd10c638d8b32be961cb2a91e95e4">LL_SPI_BAUDRATEPRESCALER_DIV16</a>&#160;&#160;&#160;(SPI_CR1_BR_1 | SPI_CR1_BR_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__BAUDRATEPRESCALER.html#ga32cf510a09845e549393cd8e209d8b40">LL_SPI_BAUDRATEPRESCALER_DIV32</a>&#160;&#160;&#160;(SPI_CR1_BR_2)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__BAUDRATEPRESCALER.html#gae798daca26e8b2990375a60c515ce93c">LL_SPI_BAUDRATEPRESCALER_DIV64</a>&#160;&#160;&#160;(SPI_CR1_BR_2 | SPI_CR1_BR_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__BAUDRATEPRESCALER.html#ga00588ee26dac8631678bd9029a31e0fa">LL_SPI_BAUDRATEPRESCALER_DIV128</a>&#160;&#160;&#160;(SPI_CR1_BR_2 | SPI_CR1_BR_1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__BAUDRATEPRESCALER.html#ga8960c4d3275d4c2ede94519b251fb6ae">LL_SPI_BAUDRATEPRESCALER_DIV256</a>&#160;&#160;&#160;(SPI_CR1_BR_2 | SPI_CR1_BR_1 | SPI_CR1_BR_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__BIT__ORDER.html#ga43084e0a2f8c6607efc7f37ed4fc2efc">LL_SPI_LSB_FIRST</a>&#160;&#160;&#160;(SPI_CR1_LSBFIRST)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__BIT__ORDER.html#ga51d647bdfa7afeda7d9d85fe14898d4f">LL_SPI_MSB_FIRST</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__TRANSFER__MODE.html#ga42c3125666248ac6228bf8376f221d98">LL_SPI_FULL_DUPLEX</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__TRANSFER__MODE.html#ga17e800c3b244f6d124dff3189d9e0056">LL_SPI_SIMPLEX_RX</a>&#160;&#160;&#160;(SPI_CR1_RXONLY)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__TRANSFER__MODE.html#gaccd249ee5fd5a7d95114ad7c60d3a523">LL_SPI_HALF_DUPLEX_RX</a>&#160;&#160;&#160;(SPI_CR1_BIDIMODE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__TRANSFER__MODE.html#ga53cdf09bf1730f23a823ff074f002502">LL_SPI_HALF_DUPLEX_TX</a>&#160;&#160;&#160;(SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__NSS__MODE.html#gadf85c5215869983067079af6b3432706">LL_SPI_NSS_SOFT</a>&#160;&#160;&#160;(SPI_CR1_SSM)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__NSS__MODE.html#ga998262e86e5dd135f2100b4f0fe4b772">LL_SPI_NSS_HARD_INPUT</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__NSS__MODE.html#gad36cbc28e15102d1d4c41136193daa05">LL_SPI_NSS_HARD_OUTPUT</a>&#160;&#160;&#160;(((uint32_t)SPI_CR2_SSOE &lt;&lt; 16U))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__DATAWIDTH.html#ga72e4825798cf3164c74613e0da5a5070">LL_SPI_DATAWIDTH_8BIT</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__DATAWIDTH.html#ga9ffdee99dc0a4494856474a9c7fdc4d7">LL_SPI_DATAWIDTH_16BIT</a>&#160;&#160;&#160;(SPI_CR1_DFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__CRC__CALCULATION.html#gadde402af482c8259b5ac4c3edfe0edbc">LL_SPI_CRCCALCULATION_DISABLE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__CRC__CALCULATION.html#gade3104d9d2bdcc0f34b632785c407a19">LL_SPI_CRCCALCULATION_ENABLE</a>&#160;&#160;&#160;(SPI_CR1_CRCEN)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EM__WRITE__READ.html#gab7fa1ba6f1651a890f7113cf0f46245d">LL_SPI_WriteReg</a>(__INSTANCE__, __REG__, __VALUE__)&#160;&#160;&#160;WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a value in SPI register.  <a href="group__SPI__LL__EM__WRITE__READ.html#gab7fa1ba6f1651a890f7113cf0f46245d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EM__WRITE__READ.html#gac296316c695a9cb7bda47474610feb53">LL_SPI_ReadReg</a>(__INSTANCE__, __REG__)&#160;&#160;&#160;READ_REG(__INSTANCE__-&gt;__REG__)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a value in SPI register.  <a href="group__SPI__LL__EM__WRITE__READ.html#gac296316c695a9cb7bda47474610feb53"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EC__GET__FLAG.html#ga0a9f78419ed48966d0244ec700649ef7">LL_I2S_SR_RXNE</a>&#160;&#160;&#160;<a class="el" href="group__SPI__LL__EC__GET__FLAG.html#gaa7131b17ede5c41f40ad45813f70b7d7">LL_SPI_SR_RXNE</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EC__GET__FLAG.html#ga1e49a59bc15ff2bd5ac15384ff2de56b">LL_I2S_SR_TXE</a>&#160;&#160;&#160;<a class="el" href="group__SPI__LL__EC__GET__FLAG.html#ga073874f7b5bbd15daecf2a606e1bff7d">LL_SPI_SR_TXE</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EC__GET__FLAG.html#gae8fb99a27d63c004523420674226f145">LL_I2S_SR_BSY</a>&#160;&#160;&#160;<a class="el" href="group__SPI__LL__EC__GET__FLAG.html#gab16ce234e0043e787750b62c9c04fb5b">LL_SPI_SR_BSY</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EC__GET__FLAG.html#ga3a70f5a4aafe247d880df473e6896abe">LL_I2S_SR_UDR</a>&#160;&#160;&#160;SPI_SR_UDR</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EC__GET__FLAG.html#ga2fde22b19a9d5d52cac00605a57115ff">LL_I2S_SR_OVR</a>&#160;&#160;&#160;<a class="el" href="group__SPI__LL__EC__GET__FLAG.html#ga9a8b80f112bd2151155f749d539de126">LL_SPI_SR_OVR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EC__GET__FLAG.html#ga2ba4bdf3fb2ed705f8e913e9b4c343e5">LL_I2S_SR_FRE</a>&#160;&#160;&#160;<a class="el" href="group__SPI__LL__EC__GET__FLAG.html#gad41b49fb063a548a73e2424d58234313">LL_SPI_SR_FRE</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__IT.html#gade4862605585071bbcb61fb34dd64254">LL_I2S_CR2_RXNEIE</a>&#160;&#160;&#160;<a class="el" href="group__SPI__LL__EC__IT.html#ga1a2fb8690ae11bfe53e86a30635be565">LL_SPI_CR2_RXNEIE</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__IT.html#ga8e37edd35fa9197aa8be75b784506546">LL_I2S_CR2_TXEIE</a>&#160;&#160;&#160;<a class="el" href="group__SPI__LL__EC__IT.html#gaf71f4b58dab0c3dd62b63da9ba35d881">LL_SPI_CR2_TXEIE</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EC__IT.html#ga3b7a43d7e6d0e868093295a6bfae0b7b">LL_I2S_CR2_ERRIE</a>&#160;&#160;&#160;<a class="el" href="group__SPI__LL__EC__IT.html#ga632eb7bff99f7f914587bc64c0ed6599">LL_SPI_CR2_ERRIE</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EC__DATA__FORMAT.html#ga2d2aadc932cb7bdd1e7aa89124d2a3a8">LL_I2S_DATAFORMAT_16B</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EC__DATA__FORMAT.html#gac7b04eaae3a145a66d2c609a2a1e14a2">LL_I2S_DATAFORMAT_16B_EXTENDED</a>&#160;&#160;&#160;(SPI_I2SCFGR_CHLEN)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EC__DATA__FORMAT.html#gae964d562c0c899b205baffbd9607c2a6">LL_I2S_DATAFORMAT_24B</a>&#160;&#160;&#160;(SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EC__DATA__FORMAT.html#gab9dfed21c86dc7adfcaf0a410c1e6f77">LL_I2S_DATAFORMAT_32B</a>&#160;&#160;&#160;(SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN_1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EC__POLARITY.html#gaa906bb5f97e1fd495d02fd711dcd69ed">LL_I2S_POLARITY_LOW</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EC__POLARITY.html#gad699a4d9a768f67ee4290983c2ba08fb">LL_I2S_POLARITY_HIGH</a>&#160;&#160;&#160;(SPI_I2SCFGR_CKPOL)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EC__STANDARD.html#gae844f3f2a2b3e0422a9bc9927b41df61">LL_I2S_STANDARD_PHILIPS</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EC__STANDARD.html#ga5c452a03a440c391364a251ecc7ac452">LL_I2S_STANDARD_MSB</a>&#160;&#160;&#160;(SPI_I2SCFGR_I2SSTD_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EC__STANDARD.html#ga69f4a8eb8e5af60ab69eeeee0112eb1f">LL_I2S_STANDARD_LSB</a>&#160;&#160;&#160;(SPI_I2SCFGR_I2SSTD_1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EC__STANDARD.html#gacd152a094f6575003ff3b3ab89bef347">LL_I2S_STANDARD_PCM_SHORT</a>&#160;&#160;&#160;(SPI_I2SCFGR_I2SSTD_0 | SPI_I2SCFGR_I2SSTD_1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EC__STANDARD.html#gaada5095f3babdec404879c210cfe20d2">LL_I2S_STANDARD_PCM_LONG</a>&#160;&#160;&#160;(SPI_I2SCFGR_I2SSTD_0 | SPI_I2SCFGR_I2SSTD_1 | SPI_I2SCFGR_PCMSYNC)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EC__MODE.html#ga1447854f0a163b7b1262bfeced786dc9">LL_I2S_MODE_SLAVE_TX</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EC__MODE.html#gab8bc3c48142a62af03290614d643856f">LL_I2S_MODE_SLAVE_RX</a>&#160;&#160;&#160;(SPI_I2SCFGR_I2SCFG_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EC__MODE.html#ga651f8cdb84593b72c8b22f08e5da4c2d">LL_I2S_MODE_MASTER_TX</a>&#160;&#160;&#160;(SPI_I2SCFGR_I2SCFG_1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EC__MODE.html#ga0513a4a57676c0aa75f0f1bae36fe262">LL_I2S_MODE_MASTER_RX</a>&#160;&#160;&#160;(SPI_I2SCFGR_I2SCFG_0 | SPI_I2SCFGR_I2SCFG_1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EC__PRESCALER__FACTOR.html#ga87ec19d57b8402b4b51d63c6adfcfc4e">LL_I2S_PRESCALER_PARITY_EVEN</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EC__PRESCALER__FACTOR.html#gaf070ba4ae1728c8568cd3cdc6860bae6">LL_I2S_PRESCALER_PARITY_ODD</a>&#160;&#160;&#160;(SPI_I2SPR_ODD &gt;&gt; 8U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EC__MCLK__OUTPUT.html#gaa1c7f4a167bd1594c96423aa5f10d496">LL_I2S_MCLK_OUTPUT_DISABLE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EC__MCLK__OUTPUT.html#gaf1f06ef3dc3777fb0f14d0fee312cd12">LL_I2S_MCLK_OUTPUT_ENABLE</a>&#160;&#160;&#160;(SPI_I2SPR_MCKOE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EC__AUDIO__FREQ.html#gac685c72804253d880d64f993d412a6d4">LL_I2S_AUDIOFREQ_192K</a>&#160;&#160;&#160;192000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EC__AUDIO__FREQ.html#gafaba2dd90fe508bb26fcb49c858abfd4">LL_I2S_AUDIOFREQ_96K</a>&#160;&#160;&#160;96000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EC__AUDIO__FREQ.html#ga4441befbecabeaf0ded01032d9dc8620">LL_I2S_AUDIOFREQ_48K</a>&#160;&#160;&#160;48000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EC__AUDIO__FREQ.html#ga4313441f66ef07715e111d172a0a6092">LL_I2S_AUDIOFREQ_44K</a>&#160;&#160;&#160;44100U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EC__AUDIO__FREQ.html#ga6a04de95a6972757e635155a42bd48f9">LL_I2S_AUDIOFREQ_32K</a>&#160;&#160;&#160;32000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EC__AUDIO__FREQ.html#ga015f485cd0d2717c8b23c383d59f20ab">LL_I2S_AUDIOFREQ_22K</a>&#160;&#160;&#160;22050U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EC__AUDIO__FREQ.html#ga52679e20661c51d6fc817a56c1a2dbff">LL_I2S_AUDIOFREQ_16K</a>&#160;&#160;&#160;16000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EC__AUDIO__FREQ.html#ga2be22488c651f62bcdf762d3f2a1a943">LL_I2S_AUDIOFREQ_11K</a>&#160;&#160;&#160;11025U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EC__AUDIO__FREQ.html#ga2eee1b217ccf114fb2dfb9741b3f070e">LL_I2S_AUDIOFREQ_8K</a>&#160;&#160;&#160;8000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EC__AUDIO__FREQ.html#ga43b8fda3192f7ee3c6aee7a90060d6b2">LL_I2S_AUDIOFREQ_DEFAULT</a>&#160;&#160;&#160;2U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EM__WRITE__READ.html#ga9ce83cd562e766f40cf002da7cedf2a3">LL_I2S_WriteReg</a>(__INSTANCE__, __REG__, __VALUE__)&#160;&#160;&#160;WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a value in I2S register.  <a href="group/group__I2S__LL__EM__WRITE__READ.html#ga9ce83cd562e766f40cf002da7cedf2a3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EM__WRITE__READ.html#ga96671c930e8de354a1c920faf677bceb">LL_I2S_ReadReg</a>(__INSTANCE__, __REG__)&#160;&#160;&#160;READ_REG(__INSTANCE__-&gt;__REG__)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a value in I2S register.  <a href="group/group__I2S__LL__EM__WRITE__READ.html#ga96671c930e8de354a1c920faf677bceb"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Configuration.html#ga12dac1ce87b35a40b9ae945e5a6d00d5">LL_SPI_Enable</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable SPI peripheral.  <a href="group__SPI__LL__EF__Configuration.html#ga12dac1ce87b35a40b9ae945e5a6d00d5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Configuration.html#ga9ee51dd1d2c210846589b90715bc05a2">LL_SPI_Disable</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable SPI peripheral.  <a href="group__SPI__LL__EF__Configuration.html#ga9ee51dd1d2c210846589b90715bc05a2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Configuration.html#gabb4da6ed8329153144c93089b3a42358">LL_SPI_IsEnabled</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if SPI peripheral is enabled.  <a href="group__SPI__LL__EF__Configuration.html#gabb4da6ed8329153144c93089b3a42358"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Configuration.html#ga6999ba218643233512daa47b797726f7">LL_SPI_SetMode</a> (SPI_TypeDef *SPIx, uint32_t Mode)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI operation mode to Master or Slave.  <a href="group__SPI__LL__EF__Configuration.html#ga6999ba218643233512daa47b797726f7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Configuration.html#ga1da9ba6cabff0c04cf2017b28922dc45">LL_SPI_GetMode</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI operation mode (Master or Slave)  <a href="group__SPI__LL__EF__Configuration.html#ga1da9ba6cabff0c04cf2017b28922dc45"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Configuration.html#gaa4fa185d820f9b622e130264a045bd9e">LL_SPI_SetClockPhase</a> (SPI_TypeDef *SPIx, uint32_t ClockPhase)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set clock phase.  <a href="group__SPI__LL__EF__Configuration.html#gaa4fa185d820f9b622e130264a045bd9e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Configuration.html#ga6534e5a61208f1c23ae0c3cbb9974aee">LL_SPI_GetClockPhase</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get clock phase.  <a href="group__SPI__LL__EF__Configuration.html#ga6534e5a61208f1c23ae0c3cbb9974aee"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Configuration.html#gac6415065ef5f91e5af47115e573c0074">LL_SPI_SetClockPolarity</a> (SPI_TypeDef *SPIx, uint32_t ClockPolarity)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set clock polarity.  <a href="group__SPI__LL__EF__Configuration.html#gac6415065ef5f91e5af47115e573c0074"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Configuration.html#gad5e2a1b8b3aeac3d3a4d0a58bd47e1ac">LL_SPI_GetClockPolarity</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get clock polarity.  <a href="group__SPI__LL__EF__Configuration.html#gad5e2a1b8b3aeac3d3a4d0a58bd47e1ac"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Configuration.html#ga41d330b7b75b83bc106794287d479bb1">LL_SPI_SetBaudRatePrescaler</a> (SPI_TypeDef *SPIx, uint32_t BaudRate)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set baud rate prescaler.  <a href="group__SPI__LL__EF__Configuration.html#ga41d330b7b75b83bc106794287d479bb1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Configuration.html#ga5ed85a45408f18582cf5e114a1951d47">LL_SPI_GetBaudRatePrescaler</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get baud rate prescaler.  <a href="group__SPI__LL__EF__Configuration.html#ga5ed85a45408f18582cf5e114a1951d47"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Configuration.html#ga8ba46823a37fead77be1587913e6d10d">LL_SPI_SetTransferBitOrder</a> (SPI_TypeDef *SPIx, uint32_t BitOrder)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set transfer bit order.  <a href="group__SPI__LL__EF__Configuration.html#ga8ba46823a37fead77be1587913e6d10d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Configuration.html#ga1b38b662c18f8b5e78bcde50dbf2845a">LL_SPI_GetTransferBitOrder</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get transfer bit order.  <a href="group__SPI__LL__EF__Configuration.html#ga1b38b662c18f8b5e78bcde50dbf2845a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Configuration.html#ga6d53f73898c87b559722dc57aba50dad">LL_SPI_SetTransferDirection</a> (SPI_TypeDef *SPIx, uint32_t TransferDirection)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set transfer direction mode.  <a href="group__SPI__LL__EF__Configuration.html#ga6d53f73898c87b559722dc57aba50dad"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Configuration.html#ga21b4c580b2e7c4f15ab1b998f3de67e7">LL_SPI_GetTransferDirection</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get transfer direction mode.  <a href="group__SPI__LL__EF__Configuration.html#ga21b4c580b2e7c4f15ab1b998f3de67e7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Configuration.html#ga97cb28d232cd0fff9f92e19fa565c73b">LL_SPI_SetDataWidth</a> (SPI_TypeDef *SPIx, uint32_t DataWidth)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set frame data width.  <a href="group__SPI__LL__EF__Configuration.html#ga97cb28d232cd0fff9f92e19fa565c73b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Configuration.html#gad812fe75c72698150981d71b3297c910">LL_SPI_GetDataWidth</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get frame data width.  <a href="group__SPI__LL__EF__Configuration.html#gad812fe75c72698150981d71b3297c910"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__CRC__Management.html#ga3ad9e5fecf3d47711aecc6a3e9637f66">LL_SPI_EnableCRC</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CRC.  <a href="group__SPI__LL__EF__CRC__Management.html#ga3ad9e5fecf3d47711aecc6a3e9637f66"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__CRC__Management.html#ga407089667ab92575aebdfe4546627d00">LL_SPI_DisableCRC</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable CRC.  <a href="group__SPI__LL__EF__CRC__Management.html#ga407089667ab92575aebdfe4546627d00"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__CRC__Management.html#ga035a40544379aafe3a0fc7aea7a01b9c">LL_SPI_IsEnabledCRC</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if CRC is enabled.  <a href="group__SPI__LL__EF__CRC__Management.html#ga035a40544379aafe3a0fc7aea7a01b9c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__CRC__Management.html#gabed9516c5af5bfdd9de6a8aa644d1e85">LL_SPI_SetCRCNext</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set CRCNext to transfer CRC on the line.  <a href="group__SPI__LL__EF__CRC__Management.html#gabed9516c5af5bfdd9de6a8aa644d1e85"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__CRC__Management.html#ga31c6c17c8c73eb6a0a6e3bf00f44028a">LL_SPI_SetCRCPolynomial</a> (SPI_TypeDef *SPIx, uint32_t CRCPoly)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set polynomial for CRC calculation.  <a href="group__SPI__LL__EF__CRC__Management.html#ga31c6c17c8c73eb6a0a6e3bf00f44028a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__CRC__Management.html#ga8765a9e461d1b2a2df10ed867f1edd6b">LL_SPI_GetCRCPolynomial</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get polynomial for CRC calculation.  <a href="group__SPI__LL__EF__CRC__Management.html#ga8765a9e461d1b2a2df10ed867f1edd6b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__CRC__Management.html#gae89f709fb5e22dc8fba935a1c6beabc2">LL_SPI_GetRxCRC</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Rx CRC.  <a href="group__SPI__LL__EF__CRC__Management.html#gae89f709fb5e22dc8fba935a1c6beabc2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__CRC__Management.html#gaf997492f26f8e0f472a474e62ca6f9f6">LL_SPI_GetTxCRC</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Tx CRC.  <a href="group__SPI__LL__EF__CRC__Management.html#gaf997492f26f8e0f472a474e62ca6f9f6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__NSS__Management.html#ga7813f93ae836321cc5c42034bb537039">LL_SPI_SetNSSMode</a> (SPI_TypeDef *SPIx, uint32_t NSS)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set NSS mode.  <a href="group__SPI__LL__EF__NSS__Management.html#ga7813f93ae836321cc5c42034bb537039"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__NSS__Management.html#ga0ce3ff421c1a39b5ebc3488cac008f9b">LL_SPI_GetNSSMode</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get NSS mode.  <a href="group__SPI__LL__EF__NSS__Management.html#ga0ce3ff421c1a39b5ebc3488cac008f9b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__FLAG__Management.html#gae6c18478caebafd217b742e293d46f3e">LL_SPI_IsActiveFlag_RXNE</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Rx buffer is not empty.  <a href="group__SPI__LL__EF__FLAG__Management.html#gae6c18478caebafd217b742e293d46f3e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__FLAG__Management.html#gad8ca1499b8eaa970aad0fb4113a4ad99">LL_SPI_IsActiveFlag_TXE</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Tx buffer is empty.  <a href="group__SPI__LL__EF__FLAG__Management.html#gad8ca1499b8eaa970aad0fb4113a4ad99"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__FLAG__Management.html#gacbd4eaac5f2954ba717a1cf97ad54c71">LL_SPI_IsActiveFlag_CRCERR</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get CRC error flag.  <a href="group__SPI__LL__EF__FLAG__Management.html#gacbd4eaac5f2954ba717a1cf97ad54c71"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__FLAG__Management.html#ga7355efabbc7fa236117b60849b92e9ca">LL_SPI_IsActiveFlag_MODF</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get mode fault error flag.  <a href="group__SPI__LL__EF__FLAG__Management.html#ga7355efabbc7fa236117b60849b92e9ca"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__FLAG__Management.html#ga2211d94b5194db9a8adb72f71cebeeaf">LL_SPI_IsActiveFlag_OVR</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get overrun error flag.  <a href="group__SPI__LL__EF__FLAG__Management.html#ga2211d94b5194db9a8adb72f71cebeeaf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__FLAG__Management.html#gaa0e069d9ebac33f37d268f7c72113d65">LL_SPI_IsActiveFlag_BSY</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get busy flag.  <a href="group__SPI__LL__EF__FLAG__Management.html#gaa0e069d9ebac33f37d268f7c72113d65"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__FLAG__Management.html#ga0662bccc2c98f3749c1726560ab2a88e">LL_SPI_ClearFlag_CRCERR</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear CRC error flag.  <a href="group__SPI__LL__EF__FLAG__Management.html#ga0662bccc2c98f3749c1726560ab2a88e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__FLAG__Management.html#gad128a7e53957fc91cb95bf3b5d492e93">LL_SPI_ClearFlag_MODF</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear mode fault error flag.  <a href="group__SPI__LL__EF__FLAG__Management.html#gad128a7e53957fc91cb95bf3b5d492e93"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__FLAG__Management.html#ga2023477a7dfd7b86371722990a1039d2">LL_SPI_ClearFlag_OVR</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear overrun error flag.  <a href="group__SPI__LL__EF__FLAG__Management.html#ga2023477a7dfd7b86371722990a1039d2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__FLAG__Management.html#gaf06523d863305b4a5edeb96f3f1a615a">LL_SPI_ClearFlag_FRE</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear frame format error flag.  <a href="group__SPI__LL__EF__FLAG__Management.html#gaf06523d863305b4a5edeb96f3f1a615a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__IT__Management.html#gaabec145a980638c83fd2808b1156502b">LL_SPI_EnableIT_ERR</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable error interrupt.  <a href="group__SPI__LL__EF__IT__Management.html#gaabec145a980638c83fd2808b1156502b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__IT__Management.html#ga2fb27887034946180bbfcc597357f258">LL_SPI_EnableIT_RXNE</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Rx buffer not empty interrupt.  <a href="group__SPI__LL__EF__IT__Management.html#ga2fb27887034946180bbfcc597357f258"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__IT__Management.html#ga415dda4d38362889aebde72a033cc89d">LL_SPI_EnableIT_TXE</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Tx buffer empty interrupt.  <a href="group__SPI__LL__EF__IT__Management.html#ga415dda4d38362889aebde72a033cc89d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__IT__Management.html#ga758892893821dc6a598e7dc71d3305a8">LL_SPI_DisableIT_ERR</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable error interrupt.  <a href="group__SPI__LL__EF__IT__Management.html#ga758892893821dc6a598e7dc71d3305a8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__IT__Management.html#ga5a35486eb631525b97aae3747760423b">LL_SPI_DisableIT_RXNE</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Rx buffer not empty interrupt.  <a href="group__SPI__LL__EF__IT__Management.html#ga5a35486eb631525b97aae3747760423b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__IT__Management.html#ga20f0f4d5c83d31ccdb53b201054a71ef">LL_SPI_DisableIT_TXE</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Tx buffer empty interrupt.  <a href="group__SPI__LL__EF__IT__Management.html#ga20f0f4d5c83d31ccdb53b201054a71ef"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__IT__Management.html#gabda438aedc050cee4edb01c9ed5a1b2a">LL_SPI_IsEnabledIT_ERR</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if error interrupt is enabled.  <a href="group__SPI__LL__EF__IT__Management.html#gabda438aedc050cee4edb01c9ed5a1b2a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__IT__Management.html#gacc99ffbfbb9a0dce1cd9267a557bc2bb">LL_SPI_IsEnabledIT_RXNE</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Rx buffer not empty interrupt is enabled.  <a href="group__SPI__LL__EF__IT__Management.html#gacc99ffbfbb9a0dce1cd9267a557bc2bb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__IT__Management.html#gac502228cc5d1db2797858670b85256cb">LL_SPI_IsEnabledIT_TXE</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Tx buffer empty interrupt.  <a href="group__SPI__LL__EF__IT__Management.html#gac502228cc5d1db2797858670b85256cb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__DMA__Management.html#ga4adccc9fff2dd8efe5d881691122077d">LL_SPI_EnableDMAReq_RX</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA Rx.  <a href="group__SPI__LL__EF__DMA__Management.html#ga4adccc9fff2dd8efe5d881691122077d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__DMA__Management.html#ga91cb5a2ba18db37eed0316fe6caf4786">LL_SPI_DisableDMAReq_RX</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DMA Rx.  <a href="group__SPI__LL__EF__DMA__Management.html#ga91cb5a2ba18db37eed0316fe6caf4786"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__DMA__Management.html#ga9a4aa716ee5c51abe31873f40e5086df">LL_SPI_IsEnabledDMAReq_RX</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if DMA Rx is enabled.  <a href="group__SPI__LL__EF__DMA__Management.html#ga9a4aa716ee5c51abe31873f40e5086df"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__DMA__Management.html#gabe1424102dc27893e4296c9b49dadff9">LL_SPI_EnableDMAReq_TX</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA Tx.  <a href="group__SPI__LL__EF__DMA__Management.html#gabe1424102dc27893e4296c9b49dadff9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__DMA__Management.html#gabbdad982b838702243ad9bab67f38376">LL_SPI_DisableDMAReq_TX</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DMA Tx.  <a href="group__SPI__LL__EF__DMA__Management.html#gabbdad982b838702243ad9bab67f38376"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__DMA__Management.html#ga986f9e54de13299b7369c7af314fdd0b">LL_SPI_IsEnabledDMAReq_TX</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if DMA Tx is enabled.  <a href="group__SPI__LL__EF__DMA__Management.html#ga986f9e54de13299b7369c7af314fdd0b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__DMA__Management.html#gaa1c02f0bbe6c2c4ee51a29d3014c5161">LL_SPI_DMA_GetRegAddr</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the data register address used for DMA transfer.  <a href="group__SPI__LL__EF__DMA__Management.html#gaa1c02f0bbe6c2c4ee51a29d3014c5161"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__DATA__Management.html#gadefbe482258278e0869f068df8bee003">LL_SPI_ReceiveData8</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Read 8-Bits in the data register.  <a href="group__SPI__LL__EF__DATA__Management.html#gadefbe482258278e0869f068df8bee003"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__DATA__Management.html#gad28d250205fbb1f0cba64165753c4b5b">LL_SPI_ReceiveData16</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Read 16-Bits in the data register.  <a href="group__SPI__LL__EF__DATA__Management.html#gad28d250205fbb1f0cba64165753c4b5b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__DATA__Management.html#gaaa377342494fe6612d725926674bd865">LL_SPI_TransmitData8</a> (SPI_TypeDef *SPIx, uint8_t TxData)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Write 8-Bits in the data register.  <a href="group__SPI__LL__EF__DATA__Management.html#gaaa377342494fe6612d725926674bd865"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__DATA__Management.html#gabb323ea6a70602104b67ec21f6a5d7b9">LL_SPI_TransmitData16</a> (SPI_TypeDef *SPIx, uint16_t TxData)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Write 16-Bits in the data register.  <a href="group__SPI__LL__EF__DATA__Management.html#gabb323ea6a70602104b67ec21f6a5d7b9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Init.html#ga3b8b212d2fe0239d6bd10e9e1863c0ad">LL_SPI_DeInit</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">De-initialize the SPI registers to their default reset values.  <a href="group__SPI__LL__EF__Init.html#ga3b8b212d2fe0239d6bd10e9e1863c0ad"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Init.html#gaaf289370fb5fe2b82250c6bb4a72e333">LL_SPI_Init</a> (SPI_TypeDef *SPIx, <a class="el" href="structLL__SPI__InitTypeDef.html">LL_SPI_InitTypeDef</a> *SPI_InitStruct)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the SPI registers according to the specified parameters in SPI_InitStruct.  <a href="group__SPI__LL__EF__Init.html#gaaf289370fb5fe2b82250c6bb4a72e333"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Init.html#ga470f61d4cec2ae94f3cdf6a2a23ba0a4">LL_SPI_StructInit</a> (<a class="el" href="structLL__SPI__InitTypeDef.html">LL_SPI_InitTypeDef</a> *SPI_InitStruct)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set each <a class="el" href="structLL__SPI__InitTypeDef.html">LL_SPI_InitTypeDef</a> field to default value.  <a href="group__SPI__LL__EF__Init.html#ga470f61d4cec2ae94f3cdf6a2a23ba0a4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__Configuration.html#ga904ff2360aac744312a879deea961e1d">LL_I2S_Enable</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Select I2S mode and Enable I2S peripheral.  <a href="group/group__I2S__LL__EF__Configuration.html#ga904ff2360aac744312a879deea961e1d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__Configuration.html#ga2d33754b58b7bc652b3f088617054abe">LL_I2S_Disable</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable I2S peripheral.  <a href="group/group__I2S__LL__EF__Configuration.html#ga2d33754b58b7bc652b3f088617054abe"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__Configuration.html#ga58e76cdd7ea9d10388833adcd07787be">LL_I2S_IsEnabled</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if I2S peripheral is enabled.  <a href="group/group__I2S__LL__EF__Configuration.html#ga58e76cdd7ea9d10388833adcd07787be"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__Configuration.html#gaa22873f6805ab2230754e5cf6b0d81c6">LL_I2S_SetDataFormat</a> (SPI_TypeDef *SPIx, uint32_t DataFormat)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set I2S data frame length.  <a href="group/group__I2S__LL__EF__Configuration.html#gaa22873f6805ab2230754e5cf6b0d81c6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__Configuration.html#ga4fd4b99e55dce3d5b5c3a372f0344737">LL_I2S_GetDataFormat</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get I2S data frame length.  <a href="group/group__I2S__LL__EF__Configuration.html#ga4fd4b99e55dce3d5b5c3a372f0344737"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__Configuration.html#gabbac4da2f2237efeec237b933290bbb8">LL_I2S_SetClockPolarity</a> (SPI_TypeDef *SPIx, uint32_t ClockPolarity)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set I2S clock polarity.  <a href="group/group__I2S__LL__EF__Configuration.html#gabbac4da2f2237efeec237b933290bbb8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__Configuration.html#ga2c3ffa46ef09b8a3975ff1c68aff1204">LL_I2S_GetClockPolarity</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get I2S clock polarity.  <a href="group/group__I2S__LL__EF__Configuration.html#ga2c3ffa46ef09b8a3975ff1c68aff1204"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__Configuration.html#ga6facc5ec1c9a8fd910e7ca71020dcca7">LL_I2S_SetStandard</a> (SPI_TypeDef *SPIx, uint32_t Standard)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set I2S standard protocol.  <a href="group/group__I2S__LL__EF__Configuration.html#ga6facc5ec1c9a8fd910e7ca71020dcca7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__Configuration.html#gaaca26efaca131bd85209a06bdaac2396">LL_I2S_GetStandard</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get I2S standard protocol.  <a href="group/group__I2S__LL__EF__Configuration.html#gaaca26efaca131bd85209a06bdaac2396"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__Configuration.html#gadd663a95fb5c49d92e9e5d8aa3568185">LL_I2S_SetTransferMode</a> (SPI_TypeDef *SPIx, uint32_t Mode)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set I2S transfer mode.  <a href="group/group__I2S__LL__EF__Configuration.html#gadd663a95fb5c49d92e9e5d8aa3568185"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__Configuration.html#ga33e402a5492852b8138181c9dad3753e">LL_I2S_GetTransferMode</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get I2S transfer mode.  <a href="group/group__I2S__LL__EF__Configuration.html#ga33e402a5492852b8138181c9dad3753e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__Configuration.html#ga83f41ea0c04ba701a4b5aed7e72b5335">LL_I2S_SetPrescalerLinear</a> (SPI_TypeDef *SPIx, uint8_t PrescalerLinear)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set I2S linear prescaler.  <a href="group/group__I2S__LL__EF__Configuration.html#ga83f41ea0c04ba701a4b5aed7e72b5335"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__Configuration.html#gaaf5f6a894752890a198c645d3cae7def">LL_I2S_GetPrescalerLinear</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get I2S linear prescaler.  <a href="group/group__I2S__LL__EF__Configuration.html#gaaf5f6a894752890a198c645d3cae7def"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__Configuration.html#ga2eadfdfb7f1b8976a85a69b21c3cd0f9">LL_I2S_SetPrescalerParity</a> (SPI_TypeDef *SPIx, uint32_t PrescalerParity)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set I2S parity prescaler.  <a href="group/group__I2S__LL__EF__Configuration.html#ga2eadfdfb7f1b8976a85a69b21c3cd0f9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__Configuration.html#ga826db784b11ade42edf08eefc94a4630">LL_I2S_GetPrescalerParity</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get I2S parity prescaler.  <a href="group/group__I2S__LL__EF__Configuration.html#ga826db784b11ade42edf08eefc94a4630"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__Configuration.html#ga9496b718744a925e530f8371c078fec7">LL_I2S_EnableMasterClock</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the master clock ouput (Pin MCK)  <a href="group/group__I2S__LL__EF__Configuration.html#ga9496b718744a925e530f8371c078fec7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__Configuration.html#gaacca41cf0fd91118eb3f61da669e10d8">LL_I2S_DisableMasterClock</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the master clock ouput (Pin MCK)  <a href="group/group__I2S__LL__EF__Configuration.html#gaacca41cf0fd91118eb3f61da669e10d8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__Configuration.html#gac3a699e078789cecd110f04b3b17ac70">LL_I2S_IsEnabledMasterClock</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the master clock ouput (Pin MCK) is enabled.  <a href="group/group__I2S__LL__EF__Configuration.html#gac3a699e078789cecd110f04b3b17ac70"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__FLAG.html#ga9c8d94b0ab6810ecc188537d56e42f6a">LL_I2S_IsActiveFlag_RXNE</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Rx buffer is not empty.  <a href="group/group__I2S__LL__EF__FLAG.html#ga9c8d94b0ab6810ecc188537d56e42f6a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__FLAG.html#gafb93032f0059f3792d5a615fc7dbb135">LL_I2S_IsActiveFlag_TXE</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Tx buffer is empty.  <a href="group/group__I2S__LL__EF__FLAG.html#gafb93032f0059f3792d5a615fc7dbb135"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__FLAG.html#ga77341d6eb3eac2d32203fe63b50b413e">LL_I2S_IsActiveFlag_BSY</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get busy flag.  <a href="group/group__I2S__LL__EF__FLAG.html#ga77341d6eb3eac2d32203fe63b50b413e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__FLAG.html#gaa58cad89e2eab4cf909065cba166dbcd">LL_I2S_IsActiveFlag_OVR</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get overrun error flag.  <a href="group/group__I2S__LL__EF__FLAG.html#gaa58cad89e2eab4cf909065cba166dbcd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__FLAG.html#ga63085b8628e5bf24391cfd2a9b0fea7e">LL_I2S_IsActiveFlag_UDR</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get underrun error flag.  <a href="group/group__I2S__LL__EF__FLAG.html#ga63085b8628e5bf24391cfd2a9b0fea7e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__FLAG.html#ga62a5b20349db2363011f61d46a86595b">LL_I2S_IsActiveFlag_CHSIDE</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get channel side flag.  <a href="group/group__I2S__LL__EF__FLAG.html#ga62a5b20349db2363011f61d46a86595b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__FLAG.html#ga08a3f3a18442af0c85df485c67a07374">LL_I2S_ClearFlag_OVR</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear overrun error flag.  <a href="group/group__I2S__LL__EF__FLAG.html#ga08a3f3a18442af0c85df485c67a07374"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__FLAG.html#ga053683ab2941c1efcdc60f81b3ec8e80">LL_I2S_ClearFlag_UDR</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear underrun error flag.  <a href="group/group__I2S__LL__EF__FLAG.html#ga053683ab2941c1efcdc60f81b3ec8e80"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__FLAG.html#gae4fc4e2983890c9ea4b3a3e22efb60d5">LL_I2S_ClearFlag_FRE</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear frame format error flag.  <a href="group/group__I2S__LL__EF__FLAG.html#gae4fc4e2983890c9ea4b3a3e22efb60d5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__IT.html#ga069900270967aa6adb80e646db214761">LL_I2S_EnableIT_ERR</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable error IT.  <a href="group/group__I2S__LL__EF__IT.html#ga069900270967aa6adb80e646db214761"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__IT.html#ga44d3b1a3feb0a065bb6ee8509288769a">LL_I2S_EnableIT_RXNE</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Rx buffer not empty IT.  <a href="group/group__I2S__LL__EF__IT.html#ga44d3b1a3feb0a065bb6ee8509288769a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__IT.html#ga1bf5f4026b319630be3e516496bd7880">LL_I2S_EnableIT_TXE</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Tx buffer empty IT.  <a href="group/group__I2S__LL__EF__IT.html#ga1bf5f4026b319630be3e516496bd7880"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__IT.html#ga5e9f0fba7b101c3ffe587de78a88c019">LL_I2S_DisableIT_ERR</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable error IT.  <a href="group/group__I2S__LL__EF__IT.html#ga5e9f0fba7b101c3ffe587de78a88c019"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__IT.html#gaf5e3a49124cacd72854e6a920b56b714">LL_I2S_DisableIT_RXNE</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Rx buffer not empty IT.  <a href="group/group__I2S__LL__EF__IT.html#gaf5e3a49124cacd72854e6a920b56b714"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__IT.html#gacf18833fcd1842dcd43db4f6defd341e">LL_I2S_DisableIT_TXE</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Tx buffer empty IT.  <a href="group/group__I2S__LL__EF__IT.html#gacf18833fcd1842dcd43db4f6defd341e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__IT.html#ga10a937b03c798d6d59591846caaa9ec4">LL_I2S_IsEnabledIT_ERR</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if ERR IT is enabled.  <a href="group/group__I2S__LL__EF__IT.html#ga10a937b03c798d6d59591846caaa9ec4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__IT.html#ga4afff0dd41ea7037e33ff4983cd320dd">LL_I2S_IsEnabledIT_RXNE</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RXNE IT is enabled.  <a href="group/group__I2S__LL__EF__IT.html#ga4afff0dd41ea7037e33ff4983cd320dd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__IT.html#ga7e7fc446ac08820c6a689be07b930c93">LL_I2S_IsEnabledIT_TXE</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if TXE IT is enabled.  <a href="group/group__I2S__LL__EF__IT.html#ga7e7fc446ac08820c6a689be07b930c93"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__DMA.html#gabd91e83f1addfd275aad955459863a82">LL_I2S_EnableDMAReq_RX</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA Rx.  <a href="group/group__I2S__LL__EF__DMA.html#gabd91e83f1addfd275aad955459863a82"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__DMA.html#ga67d6028f9565a44d1b380dae8413ccbf">LL_I2S_DisableDMAReq_RX</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DMA Rx.  <a href="group/group__I2S__LL__EF__DMA.html#ga67d6028f9565a44d1b380dae8413ccbf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__DMA.html#ga511d787cb860be8663957f3de7ce5b82">LL_I2S_IsEnabledDMAReq_RX</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if DMA Rx is enabled.  <a href="group/group__I2S__LL__EF__DMA.html#ga511d787cb860be8663957f3de7ce5b82"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__DMA.html#gaa6fe80562b07c8a9e8456ea4dfcaf9f2">LL_I2S_EnableDMAReq_TX</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA Tx.  <a href="group/group__I2S__LL__EF__DMA.html#gaa6fe80562b07c8a9e8456ea4dfcaf9f2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__DMA.html#ga3bee80d10b28d6519923e8838760d6fa">LL_I2S_DisableDMAReq_TX</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DMA Tx.  <a href="group/group__I2S__LL__EF__DMA.html#ga3bee80d10b28d6519923e8838760d6fa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__DMA.html#ga8962fa6954967cfcae1c54c2c71afe6e">LL_I2S_IsEnabledDMAReq_TX</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if DMA Tx is enabled.  <a href="group/group__I2S__LL__EF__DMA.html#ga8962fa6954967cfcae1c54c2c71afe6e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__DATA.html#gac54304519dfbf7d3ac924af68fe2276b">LL_I2S_ReceiveData16</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Read 16-Bits in data register.  <a href="group/group__I2S__LL__EF__DATA.html#gac54304519dfbf7d3ac924af68fe2276b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__DATA.html#ga161a02defb5f12115b469aaa9828bbd3">LL_I2S_TransmitData16</a> (SPI_TypeDef *SPIx, uint16_t TxData)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Write 16-Bits in data register.  <a href="group/group__I2S__LL__EF__DATA.html#ga161a02defb5f12115b469aaa9828bbd3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__Init.html#ga8b52bb5dc72f3d54a20e47ff4c6c8788">LL_I2S_DeInit</a> (SPI_TypeDef *SPIx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">De-initialize the SPI/I2S registers to their default reset values.  <a href="group/group__I2S__LL__EF__Init.html#ga8b52bb5dc72f3d54a20e47ff4c6c8788"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__Init.html#ga64e9465ac3d49e659260aa0b30b6c38c">LL_I2S_Init</a> (SPI_TypeDef *SPIx, <a class="el" href="structLL__I2S__InitTypeDef.html">LL_I2S_InitTypeDef</a> *I2S_InitStruct)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the SPI/I2S registers according to the specified parameters in I2S_InitStruct.  <a href="group/group__I2S__LL__EF__Init.html#ga64e9465ac3d49e659260aa0b30b6c38c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__Init.html#gad20c408b9472179a0469ea2ef0ba1650">LL_I2S_StructInit</a> (<a class="el" href="structLL__I2S__InitTypeDef.html">LL_I2S_InitTypeDef</a> *I2S_InitStruct)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set each <a class="el" href="structLL__I2S__InitTypeDef.html">LL_I2S_InitTypeDef</a> field to default value.  <a href="group/group__I2S__LL__EF__Init.html#gad20c408b9472179a0469ea2ef0ba1650"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__I2S__LL__EF__Init.html#ga8094582ce02fcb5eb909a939d647d336">LL_I2S_ConfigPrescaler</a> (SPI_TypeDef *SPIx, uint32_t PrescalerLinear, uint32_t PrescalerParity)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set linear and parity prescaler.  <a href="group/group__I2S__LL__EF__Init.html#ga8094582ce02fcb5eb909a939d647d336"></a><br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>Header file of SPI LL module. </p>
<dl class="author"><dt><b>Author:</b></dt><dd>MCD Application Team </dd></dl>
<dl class="attention"><dt><b>Attention:</b></dt><dd></dd></dl>
<h2><center>&copy; Copyright (c) 2016 STMicroelectronics. All rights reserved.</center></h2>
<p>This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>

<p>Definition in file <a class="el" href="stm32f1xx__ll__spi_8h_source.html">stm32f1xx_ll_spi.h</a>.</p>
</div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:56:56 for STM32F103xG HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
