---
ASIZE: 16777216
BASEADDRPORT: 1
COUNT: 1
DESCRIPTION: NU Forwarding Accelerator Engine CSR Spec
INTR:
  FATAL:
    - DESCRIPTION: Write response recevied from FEP with status == 1
      NAME: frv_write_response_fail
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on DSP request wu FIFO
      NAME: dsp_req_wu_fifo_oflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on DSP request wu FIFO
      NAME: dsp_req_wu_fifo_uflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on DMA SN TX FIFO
      NAME: dma_sn_tx_fifo0_oflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on DMA SN TX FIFO
      NAME: dma_sn_tx_fifo0_uflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on DMA SN TX FIFO
      NAME: dma_sn_tx_fifo1_oflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on DMA SN TX FIFO
      NAME: dma_sn_tx_fifo1_uflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on DMA SN TX FIFO
      NAME: dma_sn_tx_fifo2_oflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on DMA SN TX FIFO
      NAME: dma_sn_tx_fifo2_uflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on DSP SN TX FIFO
      NAME: dsp_sn_tx_fifo0_oflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on DSP SN TX FIFO
      NAME: dsp_sn_tx_fifo0_uflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on DSP SN TX FIFO
      NAME: dsp_sn_tx_fifo1_oflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on DSP SN TX FIFO
      NAME: dsp_sn_tx_fifo1_uflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on DSP SN TX FIFO
      NAME: dsp_sn_tx_fifo2_oflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on DSP SN TX FIFO
      NAME: dsp_sn_tx_fifo2_uflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on FRV FIFO
      NAME: frv_fifo_oflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on FRV FIFO
      NAME: frv_fifo_uflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on FRV data FIFO
      NAME: frv_dfifo_oflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on FRV data FIFO
      NAME: frv_dfifo_uflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on FRV metadata FIFO
      NAME: frv_mdfifo_oflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on FRV metadata FIFO
      NAME: frv_mdfifo_uflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on LDN rx FIFO
      NAME: sn_rx_intf_fifo0_oflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on LDN rx FIFO
      NAME: sn_rx_intf_fifo0_uflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on LDN rx FIFO
      NAME: sn_rx_intf_fifo1_oflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on LDN rx FIFO
      NAME: sn_rx_intf_fifo1_uflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on LDN rx FIFO
      NAME: sn_rx_intf_fifo2_oflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on LDN rx FIFO
      NAME: sn_rx_intf_fifo2_uflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on LDN rx FIFO
      NAME: dn_rx_intf_fifo0_oflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on LDN rx FIFO
      NAME: dn_rx_intf_fifo0_uflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on LDN rx FIFO
      NAME: dn_rx_intf_fifo1_oflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on LDN rx FIFO
      NAME: dn_rx_intf_fifo1_uflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on LDN rx FIFO
      NAME: dn_rx_intf_fifo2_oflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on LDN rx FIFO
      NAME: dn_rx_intf_fifo2_uflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on WU request FIFO
      NAME: wu_req_fifo_oflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on WU request FIFO
      NAME: wu_req_fifo_uflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on DMA read request FIFO
      NAME: fae_dma_fifo_oflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on DMA read request FIFO
      NAME: fae_dma_fifo_uflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on DMA input FIFO from STR
      NAME: str_dma_inp_fifo_oflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on DMA input FIFO from STR
      NAME: str_dma_inp_fifo_uflw
      WIDTH: 1
    - DESCRIPTION: Overflow occurred on PRS data FIFO
      NAME: prs_data_fifo_oflw
      WIDTH: 1
    - DESCRIPTION: Underflow occurred on PRS data FIFO
      NAME: prs_data_fifo_uflw
      WIDTH: 1
    - DESCRIPTION: Error bit was set on LDN transaction for FEP interface 0
      NAME: fae_ldn0_data_rx_err
      WIDTH: 1
    - DESCRIPTION: Error bit was set on LDN transaction for FEP interface 1
      NAME: fae_ldn1_data_rx_err
      WIDTH: 1
    - DESCRIPTION: Error bit was set on LDN transaction for FEP interface 2
      NAME: fae_ldn2_data_rx_err
      WIDTH: 1
    - DESCRIPTION: Double bit uncorrectable error occurred on WU request fifo
      NAME: fae_req_fifo_merr
      WIDTH: 1
    - DESCRIPTION: Double bit uncorrectable error occurred on WU reorder data ram
      NAME: fae_dma_rob_data_ecc_merr
      WIDTH: 1
    - DESCRIPTION: Double bit uncorrectable error occurred on WU reorder metadata ram
      NAME: fae_dma_rob_md_ecc_merr
      WIDTH: 1
    - DESCRIPTION: Double bit uncorrectable error occurred on FRV data fifo ram
      NAME: fae_frv_dfifo_ecc_merr
      WIDTH: 1
  NON_FATAL:
    - DESCRIPTION: Single bit correctable error occurred on WU request fifo
      NAME: fae_req_fifo_serr
      WIDTH: 1
    - DESCRIPTION: Single bit correctable error occurred on WU reorder data ram
      NAME: fae_dma_rob_data_ecc_serr
      WIDTH: 1
    - DESCRIPTION: Single bit correctable error occurred on WU reorder metadata ram
      NAME: fae_dma_rob_md_ecc_serr
      WIDTH: 1
    - DESCRIPTION: Single bit correctable error occurred on FRV data fifo ram
      NAME: fae_frv_dfifo_ecc_serr
      WIDTH: 1
    - DESCRIPTION: DMA received illegal header length in WU read request
      NAME: fae_dma_ill_pkt_hdr_sz
      WIDTH: 1
INTR_PORT_EN: 1
NAME: NU_FAE_AN
PARENTNAME: NU_0_AN
REGLST:
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Timeout Configuration. Cycles are RSU clk based.
                            - 00 : 1024 cycles
                            - 01 : 256 cycles
                            - 10 : 4096 cycles
                            - 11 : infinite
        NAME: val
        WIDTH: 2
    NAME: nu_fae_timeout_thresh_cfg
  - ATTR: 9
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: "Timed out Status. Cycles are RSU clk based. Becomes 1 when timed out. Write any value to clear it.\n                  "
        NAME: val
        WIDTH: 1
    NAME: nu_fae_timedout_sta
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Clear Timeout Status. Data is ignored. A write
                     will clear the timeout status bit
        NAME: val
        WIDTH: 1
    NAME: nu_fae_timeout_clr
    TEST_ATTR: 1
  - ATTR: 256
    FLDLST:
      - &1
        DESCRIPTION: Write response recevied from FEP with status == 1
        NAME: frv_write_response_fail
        WIDTH: 1
      - &2
        DESCRIPTION: Overflow occurred on DSP request wu FIFO
        NAME: dsp_req_wu_fifo_oflw
        WIDTH: 1
      - &3
        DESCRIPTION: Underflow occurred on DSP request wu FIFO
        NAME: dsp_req_wu_fifo_uflw
        WIDTH: 1
      - &4
        DESCRIPTION: Overflow occurred on DMA SN TX FIFO
        NAME: dma_sn_tx_fifo0_oflw
        WIDTH: 1
      - &5
        DESCRIPTION: Underflow occurred on DMA SN TX FIFO
        NAME: dma_sn_tx_fifo0_uflw
        WIDTH: 1
      - &6
        DESCRIPTION: Overflow occurred on DMA SN TX FIFO
        NAME: dma_sn_tx_fifo1_oflw
        WIDTH: 1
      - &7
        DESCRIPTION: Underflow occurred on DMA SN TX FIFO
        NAME: dma_sn_tx_fifo1_uflw
        WIDTH: 1
      - &8
        DESCRIPTION: Overflow occurred on DMA SN TX FIFO
        NAME: dma_sn_tx_fifo2_oflw
        WIDTH: 1
      - &9
        DESCRIPTION: Underflow occurred on DMA SN TX FIFO
        NAME: dma_sn_tx_fifo2_uflw
        WIDTH: 1
      - &10
        DESCRIPTION: Overflow occurred on DSP SN TX FIFO
        NAME: dsp_sn_tx_fifo0_oflw
        WIDTH: 1
      - &11
        DESCRIPTION: Underflow occurred on DSP SN TX FIFO
        NAME: dsp_sn_tx_fifo0_uflw
        WIDTH: 1
      - &12
        DESCRIPTION: Overflow occurred on DSP SN TX FIFO
        NAME: dsp_sn_tx_fifo1_oflw
        WIDTH: 1
      - &13
        DESCRIPTION: Underflow occurred on DSP SN TX FIFO
        NAME: dsp_sn_tx_fifo1_uflw
        WIDTH: 1
      - &14
        DESCRIPTION: Overflow occurred on DSP SN TX FIFO
        NAME: dsp_sn_tx_fifo2_oflw
        WIDTH: 1
      - &15
        DESCRIPTION: Underflow occurred on DSP SN TX FIFO
        NAME: dsp_sn_tx_fifo2_uflw
        WIDTH: 1
      - &16
        DESCRIPTION: Overflow occurred on FRV FIFO
        NAME: frv_fifo_oflw
        WIDTH: 1
      - &17
        DESCRIPTION: Underflow occurred on FRV FIFO
        NAME: frv_fifo_uflw
        WIDTH: 1
      - &18
        DESCRIPTION: Overflow occurred on FRV data FIFO
        NAME: frv_dfifo_oflw
        WIDTH: 1
      - &19
        DESCRIPTION: Underflow occurred on FRV data FIFO
        NAME: frv_dfifo_uflw
        WIDTH: 1
      - &20
        DESCRIPTION: Overflow occurred on FRV metadata FIFO
        NAME: frv_mdfifo_oflw
        WIDTH: 1
      - &21
        DESCRIPTION: Underflow occurred on FRV metadata FIFO
        NAME: frv_mdfifo_uflw
        WIDTH: 1
      - &22
        DESCRIPTION: Overflow occurred on LDN rx FIFO
        NAME: sn_rx_intf_fifo0_oflw
        WIDTH: 1
      - &23
        DESCRIPTION: Underflow occurred on LDN rx FIFO
        NAME: sn_rx_intf_fifo0_uflw
        WIDTH: 1
      - &24
        DESCRIPTION: Overflow occurred on LDN rx FIFO
        NAME: sn_rx_intf_fifo1_oflw
        WIDTH: 1
      - &25
        DESCRIPTION: Underflow occurred on LDN rx FIFO
        NAME: sn_rx_intf_fifo1_uflw
        WIDTH: 1
      - &26
        DESCRIPTION: Overflow occurred on LDN rx FIFO
        NAME: sn_rx_intf_fifo2_oflw
        WIDTH: 1
      - &27
        DESCRIPTION: Underflow occurred on LDN rx FIFO
        NAME: sn_rx_intf_fifo2_uflw
        WIDTH: 1
      - &28
        DESCRIPTION: Overflow occurred on LDN rx FIFO
        NAME: dn_rx_intf_fifo0_oflw
        WIDTH: 1
      - &29
        DESCRIPTION: Underflow occurred on LDN rx FIFO
        NAME: dn_rx_intf_fifo0_uflw
        WIDTH: 1
      - &30
        DESCRIPTION: Overflow occurred on LDN rx FIFO
        NAME: dn_rx_intf_fifo1_oflw
        WIDTH: 1
      - &31
        DESCRIPTION: Underflow occurred on LDN rx FIFO
        NAME: dn_rx_intf_fifo1_uflw
        WIDTH: 1
      - &32
        DESCRIPTION: Overflow occurred on LDN rx FIFO
        NAME: dn_rx_intf_fifo2_oflw
        WIDTH: 1
      - &33
        DESCRIPTION: Underflow occurred on LDN rx FIFO
        NAME: dn_rx_intf_fifo2_uflw
        WIDTH: 1
      - &34
        DESCRIPTION: Overflow occurred on WU request FIFO
        NAME: wu_req_fifo_oflw
        WIDTH: 1
      - &35
        DESCRIPTION: Underflow occurred on WU request FIFO
        NAME: wu_req_fifo_uflw
        WIDTH: 1
      - &36
        DESCRIPTION: Overflow occurred on DMA read request FIFO
        NAME: fae_dma_fifo_oflw
        WIDTH: 1
      - &37
        DESCRIPTION: Underflow occurred on DMA read request FIFO
        NAME: fae_dma_fifo_uflw
        WIDTH: 1
      - &38
        DESCRIPTION: Overflow occurred on DMA input FIFO from STR
        NAME: str_dma_inp_fifo_oflw
        WIDTH: 1
      - &39
        DESCRIPTION: Underflow occurred on DMA input FIFO from STR
        NAME: str_dma_inp_fifo_uflw
        WIDTH: 1
      - &40
        DESCRIPTION: Overflow occurred on PRS data FIFO
        NAME: prs_data_fifo_oflw
        WIDTH: 1
      - &41
        DESCRIPTION: Underflow occurred on PRS data FIFO
        NAME: prs_data_fifo_uflw
        WIDTH: 1
      - &42
        DESCRIPTION: Error bit was set on LDN transaction for FEP interface 0
        NAME: fae_ldn0_data_rx_err
        WIDTH: 1
      - &43
        DESCRIPTION: Error bit was set on LDN transaction for FEP interface 1
        NAME: fae_ldn1_data_rx_err
        WIDTH: 1
      - &44
        DESCRIPTION: Error bit was set on LDN transaction for FEP interface 2
        NAME: fae_ldn2_data_rx_err
        WIDTH: 1
      - &45
        DESCRIPTION: Double bit uncorrectable error occurred on WU request fifo
        NAME: fae_req_fifo_merr
        WIDTH: 1
      - &46
        DESCRIPTION: Double bit uncorrectable error occurred on WU reorder data ram
        NAME: fae_dma_rob_data_ecc_merr
        WIDTH: 1
      - &47
        DESCRIPTION: Double bit uncorrectable error occurred on WU reorder metadata ram
        NAME: fae_dma_rob_md_ecc_merr
        WIDTH: 1
      - &48
        DESCRIPTION: Double bit uncorrectable error occurred on FRV data fifo ram
        NAME: fae_frv_dfifo_ecc_merr
        WIDTH: 1
    NAME: nu_fae_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
      - *41
      - *42
      - *43
      - *44
      - *45
      - *46
      - *47
      - *48
    NAME: nu_fae_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
      - *41
      - *42
      - *43
      - *44
      - *45
      - *46
      - *47
      - *48
    NAME: nu_fae_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
      - *41
      - *42
      - *43
      - *44
      - *45
      - *46
      - *47
      - *48
    NAME: nu_fae_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
      - *41
      - *42
      - *43
      - *44
      - *45
      - *46
      - *47
      - *48
    NAME: nu_fae_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &49
        DESCRIPTION: Single bit correctable error occurred on WU request fifo
        NAME: fae_req_fifo_serr
        WIDTH: 1
      - &50
        DESCRIPTION: Single bit correctable error occurred on WU reorder data ram
        NAME: fae_dma_rob_data_ecc_serr
        WIDTH: 1
      - &51
        DESCRIPTION: Single bit correctable error occurred on WU reorder metadata ram
        NAME: fae_dma_rob_md_ecc_serr
        WIDTH: 1
      - &52
        DESCRIPTION: Single bit correctable error occurred on FRV data fifo ram
        NAME: fae_frv_dfifo_ecc_serr
        WIDTH: 1
      - &53
        DESCRIPTION: DMA received illegal header length in WU read request
        NAME: fae_dma_ill_pkt_hdr_sz
        WIDTH: 1
    NAME: nu_fae_non_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *49
      - *50
      - *51
      - *52
      - *53
    NAME: nu_fae_non_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *49
      - *50
      - *51
      - *52
      - *53
    NAME: nu_fae_non_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *49
      - *50
      - *51
      - *52
      - *53
    NAME: nu_fae_non_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *49
      - *50
      - *51
      - *52
      - *53
    NAME: nu_fae_non_fatal_intr_bclr
  - ATTR: 9
    DESCRIPTION: NU_FAE Feature Register
    FLDLST:
      - ATTR: 1
        DEFAULT: 9
        DESCRIPTION: Module ID
        NAME: module_id
        VALUE: 9
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Version number of the module
        NAME: version
        VALUE: 0
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Features enabled in the module.
        NAME: features
        VALUE: 0
        WIDTH: 16
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Reserved Field.
        NAME: Reserved
        WIDTH: 32
    NAME: nu_fae_features
  - ATTR: 5
    DESCRIPTION: ' Spare PIO register. These bits can be read and written by software. They can serve as control bits for late ECOs in the design.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Spare PIO register.
        NAME: val
        WIDTH: 64
    NAME: nu_fae_spare_pio
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: Scratchpad register.
        NAME: val
        WIDTH: 64
    NAME: nu_fae_scratchpad
  - ATTR: 6
    DESCRIPTION: WCT macro configuration register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-
          Only applicable when nstime_ena == 1. 
                                      0: Binary rollover mode, i.e., the 32b ns counter rolls over at 2^32. 
                                      1: Decimal rollover mode, i.e., the 32b ns counter rolls over at 10^9. MSB 2 bits will never toggle in this mode
        NAME: decimal_rollover_en
        WIDTH: 1
      - DEFAULT: 65536
        DESCRIPTION: 'Base increment value in int[7:0].frac[15:0] format'
        NAME: base_incr
        WIDTH: 26
      - DEFAULT: 65536
        DESCRIPTION: 'Base correction increment value in int[7:0].frac[15:0] format'
        NAME: base_corr_incr
        WIDTH: 26
      - DEFAULT: 65536
        DESCRIPTION: 'Override increment value in int[7:0].frac[15:0] format'
        NAME: override_incr
        WIDTH: 26
      - DEFAULT: 0
        DESCRIPTION: Base period
        NAME: base_period
        WIDTH: 16
      - DEFAULT: 0
        DESCRIPTION: Override count
        NAME: override_cnt
        WIDTH: 16
      - DEFAULT: 0
        DESCRIPTION: |-
          Override Mode
                                      0 - the correction increment used is override_incr as long as current override cnt is non-zero.  At every override, current override cnt is decremented by 1
                                      1 - the base increment used is override_incr as long as current override cnt is non-zero.  At every override, current override cnt is decremented by 1
                                     
        NAME: override_mode
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-
          Sync pulse delay select
                                      Select the delay stage for WCT sync pulse
                                      This is used to compensate for different repeater delays to destination.
                                     
        NAME: sync_pulse_dly_sel
        WIDTH: 4
    NAME: nu_fae_wct_macro_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: WU Request queue NCV Threshold 1
    FLDLST:
      - DEFAULT: 16
        DESCRIPTION: |-2
          
                                   The current WU request queue length is compared to the thresholds in ascending order, i.e. ncv_th_1..last.
                                   If the current WU request queue length is less than a threshold, the threshold index is returned as the NCV.
                                   If the current WU request queue length is greater than or equal to all thresholds, the max NCV value is returned.
                                   The threshold values should be in the following order:
                                   ncv_th_1 < ncv_th_2 < ncv_th_3 < ...
                                  
        NAME: val
        WIDTH: 8
    NAME: fae_wu_req_que_ncv_th_1
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: WU Request queue NCV Threshold 2
    FLDLST:
      - DEFAULT: 32
        DESCRIPTION: |-2
          
                                   The current WU request queue length is compared to the thresholds in ascending order, i.e. ncv_th_1..last.
                                   If the current WU request queue length is less than a threshold, the threshold index is returned as the NCV.
                                   If the current WU request queue length is greater than or equal to all thresholds, the max NCV value is returned.
                                   The threshold values should be in the following order:
                                   ncv_th_1 < ncv_th_2 < ncv_th_3 < ...
                                  
        NAME: val
        WIDTH: 8
    NAME: fae_wu_req_que_ncv_th_2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: WU Request queue NCV Threshold 3
    FLDLST:
      - DEFAULT: 48
        DESCRIPTION: |-2
          
                                   The current WU request queue length is compared to the thresholds in ascending order, i.e. ncv_th_1..last.
                                   If the current WU request queue length is less than a threshold, the threshold index is returned as the NCV.
                                   If the current WU request queue length is greater than or equal to all thresholds, the max NCV value is returned.
                                   The threshold values should be in the following order:
                                   ncv_th_1 < ncv_th_2 < ncv_th_3 < ...
                                  
        NAME: val
        WIDTH: 8
    NAME: fae_wu_req_que_ncv_th_3
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: WU Request queue NCV Threshold 4
    FLDLST:
      - DEFAULT: 64
        DESCRIPTION: |-2
          
                                   The current WU request queue length is compared to the thresholds in ascending order, i.e. ncv_th_1..last.
                                   If the current WU request queue length is less than a threshold, the threshold index is returned as the NCV.
                                   If the current WU request queue length is greater than or equal to all thresholds, the max NCV value is returned.
                                   The threshold values should be in the following order:
                                   ncv_th_1 < ncv_th_2 < ncv_th_3 < ...
                                  
        NAME: val
        WIDTH: 8
    NAME: fae_wu_req_que_ncv_th_4
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: WU Request queue NCV Threshold 5
    FLDLST:
      - DEFAULT: 80
        DESCRIPTION: |-2
          
                                   The current WU request queue length is compared to the thresholds in ascending order, i.e. ncv_th_1..last.
                                   If the current WU request queue length is less than a threshold, the threshold index is returned as the NCV.
                                   If the current WU request queue length is greater than or equal to all thresholds, the max NCV value is returned.
                                   The threshold values should be in the following order:
                                   ncv_th_1 < ncv_th_2 < ncv_th_3 < ...
                                  
        NAME: val
        WIDTH: 8
    NAME: fae_wu_req_que_ncv_th_5
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: WU Request queue NCV Threshold 6
    FLDLST:
      - DEFAULT: 96
        DESCRIPTION: |-2
          
                                   The current WU request queue length is compared to the thresholds in ascending order, i.e. ncv_th_1..last.
                                   If the current WU request queue length is less than a threshold, the threshold index is returned as the NCV.
                                   If the current WU request queue length is greater than or equal to all thresholds, the max NCV value is returned.
                                   The threshold values should be in the following order:
                                   ncv_th_1 < ncv_th_2 < ncv_th_3 < ...
                                  
        NAME: val
        WIDTH: 8
    NAME: fae_wu_req_que_ncv_th_6
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: WU Request queue NCV Threshold 7
    FLDLST:
      - DEFAULT: 112
        DESCRIPTION: |-2
          
                                   The current WU request queue length is compared to the thresholds in ascending order, i.e. ncv_th_1..last.
                                   If the current WU request queue length is less than a threshold, the threshold index is returned as the NCV.
                                   If the current WU request queue length is greater than or equal to all thresholds, the max NCV value is returned.
                                   The threshold values should be in the following order:
                                   ncv_th_1 < ncv_th_2 < ncv_th_3 < ...
                                  
        NAME: val
        WIDTH: 8
    NAME: fae_wu_req_que_ncv_th_7
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: WU Request queue NCV Threshold 8
    FLDLST:
      - DEFAULT: 128
        DESCRIPTION: |-2
          
                                   The current WU request queue length is compared to the thresholds in ascending order, i.e. ncv_th_1..last.
                                   If the current WU request queue length is less than a threshold, the threshold index is returned as the NCV.
                                   If the current WU request queue length is greater than or equal to all thresholds, the max NCV value is returned.
                                   The threshold values should be in the following order:
                                   ncv_th_1 < ncv_th_2 < ncv_th_3 < ...
                                  
        NAME: val
        WIDTH: 8
    NAME: fae_wu_req_que_ncv_th_8
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: WU Request queue NCV Threshold 9
    FLDLST:
      - DEFAULT: 144
        DESCRIPTION: |-2
          
                                   The current WU request queue length is compared to the thresholds in ascending order, i.e. ncv_th_1..last.
                                   If the current WU request queue length is less than a threshold, the threshold index is returned as the NCV.
                                   If the current WU request queue length is greater than or equal to all thresholds, the max NCV value is returned.
                                   The threshold values should be in the following order:
                                   ncv_th_1 < ncv_th_2 < ncv_th_3 < ...
                                  
        NAME: val
        WIDTH: 8
    NAME: fae_wu_req_que_ncv_th_9
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: WU Request queue NCV Threshold 10
    FLDLST:
      - DEFAULT: 160
        DESCRIPTION: |-2
          
                                   The current WU request queue length is compared to the thresholds in ascending order, i.e. ncv_th_1..last.
                                   If the current WU request queue length is less than a threshold, the threshold index is returned as the NCV.
                                   If the current WU request queue length is greater than or equal to all thresholds, the max NCV value is returned.
                                   The threshold values should be in the following order:
                                   ncv_th_1 < ncv_th_2 < ncv_th_3 < ...
                                  
        NAME: val
        WIDTH: 8
    NAME: fae_wu_req_que_ncv_th_10
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: WU Request queue NCV Threshold 11
    FLDLST:
      - DEFAULT: 176
        DESCRIPTION: |-2
          
                                   The current WU request queue length is compared to the thresholds in ascending order, i.e. ncv_th_1..last.
                                   If the current WU request queue length is less than a threshold, the threshold index is returned as the NCV.
                                   If the current WU request queue length is greater than or equal to all thresholds, the max NCV value is returned.
                                   The threshold values should be in the following order:
                                   ncv_th_1 < ncv_th_2 < ncv_th_3 < ...
                                  
        NAME: val
        WIDTH: 8
    NAME: fae_wu_req_que_ncv_th_11
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: WU Request queue NCV Threshold 12
    FLDLST:
      - DEFAULT: 192
        DESCRIPTION: |-2
          
                                   The current WU request queue length is compared to the thresholds in ascending order, i.e. ncv_th_1..last.
                                   If the current WU request queue length is less than a threshold, the threshold index is returned as the NCV.
                                   If the current WU request queue length is greater than or equal to all thresholds, the max NCV value is returned.
                                   The threshold values should be in the following order:
                                   ncv_th_1 < ncv_th_2 < ncv_th_3 < ...
                                  
        NAME: val
        WIDTH: 8
    NAME: fae_wu_req_que_ncv_th_12
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: WU Request queue NCV Threshold 13
    FLDLST:
      - DEFAULT: 208
        DESCRIPTION: |-2
          
                                   The current WU request queue length is compared to the thresholds in ascending order, i.e. ncv_th_1..last.
                                   If the current WU request queue length is less than a threshold, the threshold index is returned as the NCV.
                                   If the current WU request queue length is greater than or equal to all thresholds, the max NCV value is returned.
                                   The threshold values should be in the following order:
                                   ncv_th_1 < ncv_th_2 < ncv_th_3 < ...
                                  
        NAME: val
        WIDTH: 8
    NAME: fae_wu_req_que_ncv_th_13
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: WU Request queue NCV Threshold 14
    FLDLST:
      - DEFAULT: 224
        DESCRIPTION: |-2
          
                                   The current WU request queue length is compared to the thresholds in ascending order, i.e. ncv_th_1..last.
                                   If the current WU request queue length is less than a threshold, the threshold index is returned as the NCV.
                                   If the current WU request queue length is greater than or equal to all thresholds, the max NCV value is returned.
                                   The threshold values should be in the following order:
                                   ncv_th_1 < ncv_th_2 < ncv_th_3 < ...
                                  
        NAME: val
        WIDTH: 8
    NAME: fae_wu_req_que_ncv_th_14
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: WU Request queue NCV Threshold 15
    FLDLST:
      - DEFAULT: 240
        DESCRIPTION: |-2
          
                                   The current WU request queue length is compared to the thresholds in ascending order, i.e. ncv_th_1..last.
                                   If the current WU request queue length is less than a threshold, the threshold index is returned as the NCV.
                                   If the current WU request queue length is greater than or equal to all thresholds, the max NCV value is returned.
                                   The threshold values should be in the following order:
                                   ncv_th_1 < ncv_th_2 < ncv_th_3 < ...
                                  
        NAME: val
        WIDTH: 8
    NAME: fae_wu_req_que_ncv_th_15
  - ATTR: 6
    DESCRIPTION: Number of credits between FAE to FWD.  Each credit allows sending of 1 prv.
    ENTRIES: 1
    FLDLST:
      - DEFAULT: 8
        DESCRIPTION: Number of credits between FAE to FWD.  Each credit allows sending of 1 prv. It is expected this will only be written when block is idle.
        NAME: data
        WIDTH: 4
    NAME: fae_fwd_txcrd
  - ATTR: 6
    DESCRIPTION: Number of credits for request WUs sent from STR to DSP.
    ENTRIES: 1
    FLDLST:
      - DEFAULT: 2
        DESCRIPTION: Number of credits request WUs sent from STR to DSP. It is expected this will only be written when block is idle.
        NAME: data
        WIDTH: 2
    NAME: fae_str_dsp_txcrd
  - ATTR: 6
    DESCRIPTION: Number of credits for request WUs sent from STR to DMA.
    ENTRIES: 1
    FLDLST:
      - DEFAULT: 2
        DESCRIPTION: Number of credits for request WUs sent from STR to DMA. It is expected this will only be written when block is idle.
        NAME: data
        WIDTH: 2
    NAME: fae_str_dma_txcrd
  - ATTR: 5
    DESCRIPTION: 'When pending WUs in DMA block are >= dma_occ_thold OR total SN Tx Credits < sn_tx_crd_thold, nu_fae_str will be XOFFed'
    ENTRIES: 1
    FLDLST:
      - DEFAULT: 126
        DESCRIPTION: When pending WUs in DMA block are >= dma_occ_thold xoff is asserted.  This threshold must be set to at least 2 below the maximum number of WUs that can be stored in DMA block(i.e. <126)
        NAME: dma_occ_thold
        WIDTH: 7
    NAME: fae_dma_xoff_thold
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: Mapping table for SGID of WU Request to SN/DN port. The port selected here will be used as SN port to send response WUs.
    FLDLST:
      - DEFAULT: 0
        NAME: sgid0_port
        WIDTH: 2
      - DEFAULT: 0
        NAME: sgid1_port
        WIDTH: 2
      - DEFAULT: 0
        NAME: sgid2_port
        WIDTH: 2
      - DEFAULT: 0
        NAME: sgid3_port
        WIDTH: 2
      - DEFAULT: 0
        NAME: sgid4_port
        WIDTH: 2
      - DEFAULT: 0
        NAME: sgid5_port
        WIDTH: 2
      - DEFAULT: 0
        NAME: sgid6_port
        WIDTH: 2
      - DEFAULT: 0
        NAME: sgid7_port
        WIDTH: 2
      - DEFAULT: 0
        NAME: sgid8_port
        WIDTH: 2
      - DEFAULT: 0
        NAME: sgid9_port
        WIDTH: 2
      - DEFAULT: 0
        NAME: sgid10_port
        WIDTH: 2
      - DEFAULT: 0
        NAME: sgid11_port
        WIDTH: 2
      - DEFAULT: 0
        NAME: sgid12_port
        WIDTH: 2
      - DEFAULT: 0
        NAME: sgid13_port
        WIDTH: 2
      - DEFAULT: 0
        NAME: sgid14_port
        WIDTH: 2
      - DEFAULT: 0
        NAME: sgid15_port
        WIDTH: 2
      - DEFAULT: 0
        NAME: sgid16_port
        WIDTH: 2
      - DEFAULT: 0
        NAME: sgid17_port
        WIDTH: 2
      - DEFAULT: 0
        NAME: sgid18_port
        WIDTH: 2
      - DEFAULT: 0
        NAME: sgid19_port
        WIDTH: 2
      - DEFAULT: 0
        NAME: sgid20_port
        WIDTH: 2
      - DEFAULT: 0
        NAME: sgid21_port
        WIDTH: 2
      - DEFAULT: 0
        NAME: sgid22_port
        WIDTH: 2
      - DEFAULT: 0
        NAME: sgid23_port
        WIDTH: 2
      - DEFAULT: 0
        NAME: sgid24_port
        WIDTH: 2
      - DEFAULT: 0
        NAME: sgid25_port
        WIDTH: 2
      - DEFAULT: 0
        NAME: sgid26_port
        WIDTH: 2
      - DEFAULT: 0
        NAME: sgid27_port
        WIDTH: 2
      - DEFAULT: 0
        NAME: sgid28_port
        WIDTH: 2
      - DEFAULT: 0
        NAME: sgid29_port
        WIDTH: 2
      - DEFAULT: 0
        NAME: sgid30_port
        WIDTH: 2
      - DEFAULT: 0
        NAME: sgid31_port
        WIDTH: 2
    NAME: fae_sgid2port_map
  - ATTR: 5
    DESCRIPTION: Source ID to be put in continuation WU sent to FEP. Consists of 3 x 5-bit global ID and 5-bit local ID. SGID number used is based on the FEP interface that the request is being sent on.
    ENTRIES: 1
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Source global ID
        NAME: sgid0
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: Source global ID
        NAME: sgid1
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: Source global ID
        NAME: sgid2
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: Source local ID
        NAME: slid
        WIDTH: 5
    NAME: fae_dsp_cont_wu_src_id
  - ATTR: 5
    DESCRIPTION: Source ID to be put in DN write request to FEP. Consists of 5-bit global ID and 5-bit local ID
    ENTRIES: 1
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Source global ID
        ENUM: fid_enums::fab_gid_t
        NAME: sgid0
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: Source global ID
        ENUM: fid_enums::fab_gid_t
        NAME: sgid1
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: Source global ID
        ENUM: fid_enums::fab_gid_t
        NAME: sgid2
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: Source local ID
        NAME: slid
        WIDTH: 5
    NAME: fae_dn_wr_req_src_id
  - ATTR: 5
    DESCRIPTION: Source/Destination IDs to be put in bm read request to FEP. FEP has mode when DGID is set to 0x1f is will decode the address to determine the destination
    ENTRIES: 1
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Source global ID
        ENUM: fid_enums::fab_gid_t
        NAME: sgid0
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: Source global ID
        ENUM: fid_enums::fab_gid_t
        NAME: sgid1
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: Source global ID
        ENUM: fid_enums::fab_gid_t
        NAME: sgid2
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: Source local ID
        NAME: slid
        WIDTH: 5
      - DEFAULT: 31
        DESCRIPTION: Source global ID
        ENUM: fid_enums::fab_gid_t
        NAME: dgid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: Source local ID
        NAME: dlid
        WIDTH: 5
    NAME: fae_bm_rd_req_src_dst_id
  - ATTR: 9
    DESCRIPTION: SRAM bit vector that failed ECC
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-
          First SRAM ECC/Parity error detected. Set when first error is detected. Reset when corresponding interrupt status bit is cleared. 
                                 [0] - fae_req_fifo_merr, 
                                 [1] - fae_dma_rob_data_ecc_merr,
                                 [2] - fae_dma_rob_md_ecc_merr,
                                 [3] - fae_frv_dfifo_ecc_merr,
                                 [4] - fae_req_fifo_serr
                                 [5] - fae_dma_rob_data_ecc_serr,
                                 [6] - fae_dma_rob_md_ecc_serr,
                                 [7] - fae_frv_dfifo_ecc_serr,
                                 
        NAME: val
        WIDTH: 8
    NAME: fae_sram_log_err
  - ATTR: 9
    DESCRIPTION: SRAM syndrome log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Syndrome related to ECC error detected while reading data from SRAM '
        NAME: val
        WIDTH: 11
    NAME: fae_sram_log_syndrome
  - ATTR: 9
    DESCRIPTION: SRAM address log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Address related to ECC error detected while reading data from SRAM
        NAME: val
        WIDTH: 9
    NAME: fae_sram_log_addr
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: Config register for memory error injection
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into Request FIFO Memory'
        NAME: fae_req_fifo_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into ROB data Memory'
        NAME: fae_dma_rob_data_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into ROB metadata Memory'
        NAME: fae_dma_rob_md_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into FRV data FIFO'
        NAME: fae_dma_frv_dfifo_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-
          Type of error to be injected
                                    Applied to all memory error injection
                                    0 - Uncorrectable error
                                    1 - Correctable error 
        NAME: err_type
        WIDTH: 1
    NAME: fae_mem_err_inj_cfg
    TEST_ATTR: 2
  - ATTR: 5
    DESCRIPTION: FAE FLA Ring Module ID
    FLDLST:
      - DEFAULT: 52
        DESCRIPTION: '8-Bit Module ID to be used for Decoding Commands on FLA Command Ring, 0x0, 0xff are Reserved Values'
        NAME: fld_val
        WIDTH: 8
    NAME: fae_fla_ring_module_id_cfg
    TEST_ATTR: 2
  - ATTR: 5
    DESCRIPTION: Stop sending PRVs to FWD. This can be used for endpoint reboot funcionality
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: "0=Send PRVs to FWD, 1=Don't send PRVs to FWD"
        NAME: data
        WIDTH: 1
    NAME: fae_fwd_prv_halt
    TEST_ATTR: 2
  - ATTR: 9
    DESCRIPTION: 'FRV reset ready.  For endpoint reboot functionality, indicates that all PRV credits have been returned from FWD block'
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: 'For endpoint reboot functionality, indicates that all PRV credits have been returned from FWD block'
        NAME: data
        WIDTH: 1
    NAME: fae_reset_rdy
  - ATTR: 134217738
    DESCRIPTION: 'PRS Flow Control Status - Sticky Clear on Read'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: This will be set if there are no credits to send to FWD
        NAME: fld_fctrl_fae_fwd
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Credits for SN channel 2 are 0 and continuation WU TX FIFO is non-empty
        NAME: fld_fctrl_sntx_contwu
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: Credits for SN channel 0 are 0 and read request TX FIFO is non-empty
        NAME: fld_fctrl_sntx_rdreq
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: Credits for all FEP DN interface  are < 4 and FRV ready to be written
        NAME: fld_fctrl_dntx_frv
        WIDTH: 1
    NAME: fae_flow_ctrl_sta
  - ATTR: 134217738
    DESCRIPTION: Number of request WUs received from WQM. Rollover counter.
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of request WUs received from WQM
        NAME: data
        WIDTH: 32
    NAME: fae_sta_cnt_nu_wqm_fae_if_vld
  - ATTR: 134217738
    DESCRIPTION: Number of read request sent from str to dma. Rollover counter.
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of read request sent from str to dma
        NAME: data
        WIDTH: 32
    NAME: fae_sta_cnt_dma_rd_req
  - ATTR: 134217738
    DESCRIPTION: Number of FRV write requests sent. Rollover counter.
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of FRV write requests sent
        NAME: data
        WIDTH: 32
    NAME: fae_sta_cnt_frv_wr_req
  - ATTR: 134217738
    DESCRIPTION: Number of completed WUs dispatched. Rollover counter.
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of completed WUs dispatched
        NAME: data
        WIDTH: 32
    NAME: fae_sta_cnt_dsp_wus
  - ATTR: 134217737
    DESCRIPTION: Current WU request FIFO occupancy
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Current WU request FIFO occupancy
        NAME: data
        WIDTH: 9
    NAME: fae_sta_cnt_wu_req_fifo_occ
  - ATTR: 134217738
    DESCRIPTION: Number of read requests send to FEP. Rollover counter.
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of read requests send to FEP
        NAME: data
        WIDTH: 32
    NAME: fae_sta_cnt_dma_sn_tx_vld
  - ATTR: 134217738
    DESCRIPTION: Number of flits received from FEP. Rollover counter.
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of flits received from FEP
        NAME: data
        WIDTH: 48
    NAME: fae_sta_cnt_dn_rx_data_vld
  - ATTR: 134217738
    DESCRIPTION: Number of packets sent to PRS. Rollover counter.
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of packets sent to PRS
        NAME: data
        WIDTH: 32
    NAME: fae_sta_cnt_prs_sop
  - ATTR: 134217738
    DESCRIPTION: Number of XOFF cycles PRS asserts. Rollover counter.
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of XOFF cycles PRS asserts
        NAME: data
        WIDTH: 32
    NAME: fae_sta_cnt_prs_dma_xoff
  - ATTR: 134217737
    DESCRIPTION: DMA Fifo occupancy
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: DMA Fifo occupancy
        NAME: data
        WIDTH: 8
    NAME: fae_sta_cnt_dma_occupancy
  - ATTR: 134217738
    DESCRIPTION: Number of PRVs received from Parser. Rollover counter.
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of PRVs received from Parser
        NAME: data
        WIDTH: 32
    NAME: fae_sta_cnt_prs_prv_rcvd
  - ATTR: 134217738
    DESCRIPTION: Number of FRVs recevied from FWD. Rollover counter.
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of FRVs recevied from FWD
        NAME: data
        WIDTH: 32
    NAME: fae_sta_cnt_fwd_frv_rcvd
  - ATTR: 134217738
    DESCRIPTION: Number of FRV writes issued to DN. Rollover counter.
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of FRV writes issued to DN
        NAME: data
        WIDTH: 32
    NAME: fae_sta_cnt_frv_dn_write
  - ATTR: 134217738
    DESCRIPTION: Number of SN write replies received in response to FRV writes. Rollover counter.
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of SN write replies received in response to FRV writes
        NAME: data
        WIDTH: 32
    NAME: fae_sta_cnt_sn_write_resp_rcvd
  - ATTR: 134217738
    DESCRIPTION: Number of write addresses received from STR. Rollover counter.
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of FRV writes issued to DN
        NAME: data
        WIDTH: 32
    NAME: fae_sta_cnt_str_frv_data_vld
  - ATTR: 134217737
    DESCRIPTION: FRV FIFO occupancy.
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of FRV writes issued to DN
        NAME: data
        WIDTH: 8
    NAME: fae_sta_cnt_str_frv_fifo_occ
  - ATTR: 134217738
    DESCRIPTION: Continuation WUs transmitted from DSP. Rollover counter.
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Continuation WUs transmitted from DSP
        NAME: data
        WIDTH: 32
    NAME: fae_sta_cnt_dsp_cont_wu_tx
  - ATTR: 10
    DESCRIPTION: Single bit ecc error cnt for req FIFO SRAM. Saturating counter.
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Single bit ecc error cnt for req FIFO SRAM
        NAME: data
        WIDTH: 8
    NAME: fae_sta_cnt_req_fifo_ecc_sb_err_cnt
  - ATTR: 10
    DESCRIPTION: Double bit ecc error cnt for req FIFO SRAM. Saturating counter.
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Double bit ecc error cnt for req FIFO SRAM
        NAME: data
        WIDTH: 8
    NAME: fae_sta_cnt_req_fifo_ecc_db_err_cnt
  - ATTR: 10
    DESCRIPTION: Single bit ecc error cnt for rob data SRAM. Saturating counter.
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Single bit ecc error cnt for rob data SRAM
        NAME: data
        WIDTH: 8
    NAME: fae_sta_cnt_dma_rob_data_ecc_sb_err_cnt
  - ATTR: 10
    DESCRIPTION: Double bit ecc error cnt for rob data SRAM. Saturating counter.
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Double bit ecc error cnt for rob data SRAM
        NAME: data
        WIDTH: 8
    NAME: fae_sta_cnt_dma_rob_data_ecc_db_err_cnt
  - ATTR: 10
    DESCRIPTION: Single bit ecc error cnt for rob metadata SRAM. Saturating counter.
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Single bit ecc error cnt for rob metadata SRAM
        NAME: data
        WIDTH: 8
    NAME: fae_sta_cnt_dma_rob_md_ecc_sb_err_cnt
  - ATTR: 10
    DESCRIPTION: Double bit ecc error cnt for rob metadata SRAM. Saturating counter.
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Double bit ecc error cnt for rob metadata SRAM
        NAME: data
        WIDTH: 8
    NAME: fae_sta_cnt_dma_rob_md_ecc_db_err_cnt
  - ATTR: 10
    DESCRIPTION: Single bit ecc error cnt for FRV data FIFO SRAM. Saturating counter.
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Single bit ecc error cnt for FRV data FIFO SRAM
        NAME: data
        WIDTH: 8
    NAME: fae_sta_cnt_frv_dfifo_ecc_sb_err_cnt
  - ATTR: 10
    DESCRIPTION: Double bit ecc error cnt for FRV data FIFO SRAM. Saturating counter.
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Double bit ecc error cnt for FRV data FIFO SRAM
        NAME: data
        WIDTH: 8
    NAME: fae_sta_cnt_frv_dfifo_ecc_db_err_cnt
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Read/Write Access to WU request FIFO sram. Background access to ram is not allowed while functional data path is active.
    ENTRIES: 256
    FLDLST:
      - DEFAULT: 0
        NAME: data
        STRUCT_NAME: fae_req_wu_t
        WIDTH: 256
    NAME: fae_req_fifo_dhs
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Read/Write Access to WU DMA reorder data sram. Background access to ram is not allowed while functional data path is active.
    ENTRIES: 512
    FLDLST:
      - DEFAULT: 0
        NAME: data
        WIDTH: 512
    NAME: fae_dma_rob_data_dhs
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Read/Write Access to WU DMA reorder metadata sram. Background access to ram is not allowed while functional data path is active.
    ENTRIES: 128
    FLDLST:
      - DEFAULT: 0
        NAME: data
        STRUCT_NAME: fae_dma_rob_md_t
        WIDTH: 34
    NAME: fae_dma_rob_md_dhs
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Read/Write Access to frv data fifo sram. Background access to ram is not allowed while functional data path is active.
    ENTRIES: 512
    FLDLST:
      - DEFAULT: 0
        NAME: data
        WIDTH: 128
    NAME: fae_frv_dfifo_dhs
  - ATTR: 6
    DESCRIPTION: Number of credits per interface for SN read request tx transactions on VC 0.
    ENTRIES: 3
    FLDLST:
      - DEFAULT: 12
        DESCRIPTION: Number of credits per interface for SN read request tx transactions. It is expected this will only be written when block is idle.
        NAME: data
        WIDTH: 4
    NAME: fae_sn_txcrd_vc0
  - ATTR: 6
    DESCRIPTION: Number of credits per interface for SN continuation WU transactions on VC 2.
    ENTRIES: 3
    FLDLST:
      - DEFAULT: 12
        DESCRIPTION: Number of credits per interface for SN continuation WU transactions. It is expected this will only be written when block is idle.
        NAME: data
        WIDTH: 4
    NAME: fae_sn_txcrd_vc2
  - ATTR: 6
    DESCRIPTION: Number of credits for BM read requests sent from DMA to SN TX
    ENTRIES: 3
    FLDLST:
      - DESCRIPTION: Number of credits per FEP interface for BM read request tx transactions. Each credit represents 1 BM read requests that can be issued. It is expected this will only be written when block is idle.
        NAME: data
        WIDTH: 4
    NAME: fae_dma_sn_tx_txcrd
  - ATTR: 6
    DESCRIPTION: Access to FAE STR Probe Stats Counters
    ENTATTR:
      - DEFAULT: 0
        DESCRIPTION: FAE STR Debug Probe Status
        OFFSET: 7
        SFX: ev_status
        SWA: 1048576
        TYPE: RE_STA
      - DEFAULT: 0
        DESCRIPTION: FAE STR Debug Probe Max Usage Value
        OFFSET: 6
        SFX: ev_max_usage
        SWA: 1048576
        TYPE: RE_STA
      - DEFAULT: 0
        DESCRIPTION: FAE STR Debug Probe Usage Count
        OFFSET: 5
        SFX: ev_usage_count
        SWA: 1048576
        TYPE: RE_STA
      - DEFAULT: 0
        DESCRIPTION: FAE STR Debug Probe Event Count
        OFFSET: 4
        SFX: ev_count
        SWA: 8388608
        TYPE: 4096
      - DEFAULT: 0
        DESCRIPTION: FAE STR Debug Probe EV Match Value
        OFFSET: 3
        SFX: ev_match_val
        SWA: 2097152
        TYPE: RE_CFG
      - DEFAULT: 0
        DESCRIPTION: FAE STR Debug Probe EV Mask Value
        OFFSET: 2
        SFX: ev_mask_val
        SWA: 2097152
        TYPE: RE_CFG
      - DEFAULT: 0
        DESCRIPTION: FAE STR Debug Probe Clear state
        OFFSET: 1
        SFX: ev_clear
        SWA: 2097152
        TYPE: RE_CFG
      - DEFAULT: 0
        DESCRIPTION: FAE STR Debug Probe Enable/ARB
        OFFSET: 0
        SFX: ev_enable
        SWA: 2097152
        TYPE: RE_CFG
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: FAE STR Statistics Counters
        NAME: fld_count
        WIDTH: 64
    NAME: fae_str_dbg_probe
    TEST_ATTR: 0
  - ATTR: 6
    DESCRIPTION: Access to FAE DMA Probe Stats Counters
    ENTATTR:
      - DEFAULT: 0
        DESCRIPTION: FAE DMA Debug Probe Status
        OFFSET: 7
        SFX: ev_status
        SWA: 1048576
        TYPE: RE_STA
      - DEFAULT: 0
        DESCRIPTION: FAE DMA Debug Probe Max Usage Value
        OFFSET: 6
        SFX: ev_max_usage
        SWA: 1048576
        TYPE: RE_STA
      - DEFAULT: 0
        DESCRIPTION: FAE DMA Debug Probe Usage Count
        OFFSET: 5
        SFX: ev_usage_count
        SWA: 1048576
        TYPE: RE_STA
      - DEFAULT: 0
        DESCRIPTION: FAE DMA Debug Probe Event Count
        OFFSET: 4
        SFX: ev_count
        SWA: 8388608
        TYPE: 4096
      - DEFAULT: 0
        DESCRIPTION: FAE DMA Debug Probe EV Match Value
        OFFSET: 3
        SFX: ev_match_val
        SWA: 2097152
        TYPE: RE_CFG
      - DEFAULT: 0
        DESCRIPTION: FAE DMA Debug Probe EV Mask Value
        OFFSET: 2
        SFX: ev_mask_val
        SWA: 2097152
        TYPE: RE_CFG
      - DEFAULT: 0
        DESCRIPTION: FAE DMA Debug Probe Clear state
        OFFSET: 1
        SFX: ev_clear
        SWA: 2097152
        TYPE: RE_CFG
      - DEFAULT: 0
        DESCRIPTION: FAE DMA Debug Probe Enable/ARB
        OFFSET: 0
        SFX: ev_enable
        SWA: 2097152
        TYPE: RE_CFG
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: FAE DMA Statistics Counters
        NAME: fld_count
        WIDTH: 64
    NAME: fae_dma_dbg_probe
    TEST_ATTR: 0
  - ATTR: 6
    DESCRIPTION: Access to FAE FRV Probe Stats Counters
    ENTATTR:
      - DEFAULT: 0
        DESCRIPTION: FAE FRV Debug Probe Status
        OFFSET: 7
        SFX: ev_status
        SWA: 1048576
        TYPE: RE_STA
      - DEFAULT: 0
        DESCRIPTION: FAE FRV Debug Probe Max Usage Value
        OFFSET: 6
        SFX: ev_max_usage
        SWA: 1048576
        TYPE: RE_STA
      - DEFAULT: 0
        DESCRIPTION: FAE FRV Debug Probe Usage Count
        OFFSET: 5
        SFX: ev_usage_count
        SWA: 1048576
        TYPE: RE_STA
      - DEFAULT: 0
        DESCRIPTION: FAE FRV Debug Probe Event Count
        OFFSET: 4
        SFX: ev_count
        SWA: 8388608
        TYPE: 4096
      - DEFAULT: 0
        DESCRIPTION: FAE FRV Debug Probe EV Match Value
        OFFSET: 3
        SFX: ev_match_val
        SWA: 2097152
        TYPE: RE_CFG
      - DEFAULT: 0
        DESCRIPTION: FAE FRV Debug Probe EV Mask Value
        OFFSET: 2
        SFX: ev_mask_val
        SWA: 2097152
        TYPE: RE_CFG
      - DEFAULT: 0
        DESCRIPTION: FAE FRV Debug Probe Clear state
        OFFSET: 1
        SFX: ev_clear
        SWA: 2097152
        TYPE: RE_CFG
      - DEFAULT: 0
        DESCRIPTION: FAE FRV Debug Probe Enable/ARB
        OFFSET: 0
        SFX: ev_enable
        SWA: 2097152
        TYPE: RE_CFG
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: FAE FRV Statistics Counters
        NAME: fld_count
        WIDTH: 64
    NAME: fae_frv_dbg_probe
    TEST_ATTR: 0
  - ATTR: 6
    DESCRIPTION: Access to FAE SN_TX Probe Stats Counters
    ENTATTR:
      - DEFAULT: 0
        DESCRIPTION: FAE SNTX Debug Probe Status
        OFFSET: 7
        SFX: ev_status
        SWA: 1048576
        TYPE: RE_STA
      - DEFAULT: 0
        DESCRIPTION: FAE SNTX Debug Probe Max Usage Value
        OFFSET: 6
        SFX: ev_max_usage
        SWA: 1048576
        TYPE: RE_STA
      - DEFAULT: 0
        DESCRIPTION: FAE SNTX Debug Probe Usage Count
        OFFSET: 5
        SFX: ev_usage_count
        SWA: 1048576
        TYPE: RE_STA
      - DEFAULT: 0
        DESCRIPTION: FAE SNTX Debug Probe Event Count
        OFFSET: 4
        SFX: ev_count
        SWA: 8388608
        TYPE: 4096
      - DEFAULT: 0
        DESCRIPTION: FAE SNTX Debug Probe EV Match Value
        OFFSET: 3
        SFX: ev_match_val
        SWA: 2097152
        TYPE: RE_CFG
      - DEFAULT: 0
        DESCRIPTION: FAE SNTX Debug Probe EV Mask Value
        OFFSET: 2
        SFX: ev_mask_val
        SWA: 2097152
        TYPE: RE_CFG
      - DEFAULT: 0
        DESCRIPTION: FAE SNTX Debug Probe Clear state
        OFFSET: 1
        SFX: ev_clear
        SWA: 2097152
        TYPE: RE_CFG
      - DEFAULT: 0
        DESCRIPTION: FAE SNTX Debug Probe Enable/ARB
        OFFSET: 0
        SFX: ev_enable
        SWA: 2097152
        TYPE: RE_CFG
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: FAE SNTX Statistics Counters
        NAME: fld_count
        WIDTH: 64
    NAME: fae_sn_tx_dbg_probe
    TEST_ATTR: 0
  - ATTR: 6
    DESCRIPTION: Access to FAE DSP Probe Stats Counters
    ENTATTR:
      - DEFAULT: 0
        DESCRIPTION: FAE DSP Debug Probe Status
        OFFSET: 7
        SFX: ev_status
        SWA: 1048576
        TYPE: RE_STA
      - DEFAULT: 0
        DESCRIPTION: FAE DSP Debug Probe Max Usage Value
        OFFSET: 6
        SFX: ev_max_usage
        SWA: 1048576
        TYPE: RE_STA
      - DEFAULT: 0
        DESCRIPTION: FAE DSP Debug Probe Usage Count
        OFFSET: 5
        SFX: ev_usage_count
        SWA: 1048576
        TYPE: RE_STA
      - DEFAULT: 0
        DESCRIPTION: FAE DSP Debug Probe Event Count
        OFFSET: 4
        SFX: ev_count
        SWA: 8388608
        TYPE: 4096
      - DEFAULT: 0
        DESCRIPTION: FAE DSP Debug Probe EV Match Value
        OFFSET: 3
        SFX: ev_match_val
        SWA: 2097152
        TYPE: RE_CFG
      - DEFAULT: 0
        DESCRIPTION: FAE DSP Debug Probe EV Mask Value
        OFFSET: 2
        SFX: ev_mask_val
        SWA: 2097152
        TYPE: RE_CFG
      - DEFAULT: 0
        DESCRIPTION: FAE DSP Debug Probe Clear state
        OFFSET: 1
        SFX: ev_clear
        SWA: 2097152
        TYPE: RE_CFG
      - DEFAULT: 0
        DESCRIPTION: FAE DSP Debug Probe Enable/ARB
        OFFSET: 0
        SFX: ev_enable
        SWA: 2097152
        TYPE: RE_CFG
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: FAE DSP Statistics Counters
        NAME: fld_count
        WIDTH: 64
    NAME: fae_dsp_dbg_probe
    TEST_ATTR: 0
XASIZE: 16777216
