// Seed: 43299541
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  always @(*) id_4 += $display(1 <= id_4, 1 < id_3 / id_4, 1'b0, 1);
  uwire id_5;
  assign id_4 = 1;
  assign id_2 = 1;
  initial id_2 = 1;
  assign id_5 = id_3 >> 1;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_6 = id_3;
  id_8(
      id_7, 1
  );
  wire id_9;
  module_0(
      id_1, id_2, id_5, id_9
  );
endmodule
