TRACE::2024-09-05.10:12:03::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:03::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:03::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:03::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:03::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-09-05.10:12:18::SCWPlatform::Opened new HwDB with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:18::SCWWriter::formatted JSON is {
	"platformName":	"DMA_testing",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_testing",
	"platHandOff":	"C:/Users/KrishnaVamshi(ELD-IN/Downloads/DMA_testing.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_testing.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2024-09-05.10:12:18::SCWWriter::formatted JSON is {
	"platformName":	"DMA_testing",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_testing",
	"platHandOff":	"C:/Users/KrishnaVamshi(ELD-IN/Downloads/DMA_testing.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_testing.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_testing",
	"systems":	[{
			"systemName":	"DMA_testing",
			"systemDesc":	"DMA_testing",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_testing"
		}]
}
TRACE::2024-09-05.10:12:19::SCWPlatform::Boot application domains not present, creating them
TRACE::2024-09-05.10:12:19::SCWDomain::checking for install qemu data   : 
TRACE::2024-09-05.10:12:19::SCWDomain:: Using the QEMU Data from install at  : E:/Softwares/Xilinx_2022_2_sys_Files/Vitis/2022.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2024-09-05.10:12:19::SCWDomain:: Using the QEMU args  from install at  : E:/Softwares/Xilinx_2022_2_sys_Files/Vitis/2022.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2024-09-05.10:12:19::SCWDomain:: Using the PMUQEMU args from install at  : E:/Softwares/Xilinx_2022_2_sys_Files/Vitis/2022.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2024-09-05.10:12:19::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:19::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:19::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:19::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:19::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:19::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:19::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:19::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:19::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:19::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:19::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:19::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:19::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:19::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:19::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:19::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:19::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:19::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:19::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:19::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:19::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:19::SCWPlatform::Boot application domain added for zynqmp_fsbl
TRACE::2024-09-05.10:12:19::SCWPlatform::Generating the sources  .
TRACE::2024-09-05.10:12:19::SCWBDomain::Generating boot domain sources.
TRACE::2024-09-05.10:12:19::SCWBDomain:: Generating the zynqmp_fsbl Application.
TRACE::2024-09-05.10:12:19::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:19::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:19::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:19::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:19::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:19::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:19::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:19::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:19::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-09-05.10:12:19::SCWMssOS::No sw design opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:19::SCWMssOS::mss does not exists at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:19::SCWMssOS::Creating sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:19::SCWMssOS::Adding the swdes entry, created swdb C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:19::SCWMssOS::updating the scw layer changes to swdes at   C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:20::SCWMssOS::Writing mss at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:20::SCWMssOS::Completed writing the mss file at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2024-09-05.10:12:20::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-09-05.10:12:20::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-09-05.10:12:20::SCWBDomain::Completed writing the mss file at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2024-09-05.10:12:31::SCWPlatform::Generating sources Done.
TRACE::2024-09-05.10:12:31::SCWDomain::checking for install qemu data   : 
TRACE::2024-09-05.10:12:31::SCWDomain:: Using the QEMU Data from install at  : E:/Softwares/Xilinx_2022_2_sys_Files/Vitis/2022.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2024-09-05.10:12:31::SCWDomain:: Using the QEMU args  from install at  : E:/Softwares/Xilinx_2022_2_sys_Files/Vitis/2022.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2024-09-05.10:12:31::SCWDomain:: Using the PMUQEMU args from install at  : E:/Softwares/Xilinx_2022_2_sys_Files/Vitis/2022.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2024-09-05.10:12:31::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:31::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:31::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:31::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:31::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:31::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:31::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:31::SCWPlatform::Boot application domain added for zynqmp_pmufw
TRACE::2024-09-05.10:12:31::SCWPlatform::Generating the sources  .
TRACE::2024-09-05.10:12:31::SCWBDomain::Generating boot domain sources.
TRACE::2024-09-05.10:12:31::SCWBDomain:: Generating the zynqmp_pmufw Application.
TRACE::2024-09-05.10:12:31::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:31::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:32::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:32::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:32::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:32::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:32::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:32::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-09-05.10:12:32::SCWMssOS::No sw design opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:32::SCWMssOS::mss does not exists at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:32::SCWMssOS::Creating sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:32::SCWMssOS::Adding the swdes entry, created swdb C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:32::SCWMssOS::updating the scw layer changes to swdes at   C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:32::SCWMssOS::Writing mss at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:32::SCWMssOS::Completed writing the mss file at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2024-09-05.10:12:32::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-09-05.10:12:32::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-09-05.10:12:32::SCWBDomain::Completed writing the mss file at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2024-09-05.10:12:36::SCWPlatform::Generating sources Done.
TRACE::2024-09-05.10:12:36::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:36::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:36::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:36::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:36::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:36::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:36::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:36::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:36::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-09-05.10:12:36::SCWMssOS::No sw design opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:36::SCWMssOS::mss exists loading the mss file  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:36::SCWMssOS::Opened the sw design from mss  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:36::SCWMssOS::Adding the swdes entry C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2024-09-05.10:12:36::SCWMssOS::updating the scw layer about changes
TRACE::2024-09-05.10:12:37::SCWMssOS::Opened the sw design.  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:37::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:37::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:37::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:37::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:37::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:37::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:37::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:37::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:37::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-09-05.10:12:37::SCWMssOS::No sw design opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:37::SCWMssOS::mss exists loading the mss file  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:37::SCWMssOS::Opened the sw design from mss  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:37::SCWMssOS::Adding the swdes entry C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2024-09-05.10:12:37::SCWMssOS::updating the scw layer about changes
TRACE::2024-09-05.10:12:37::SCWMssOS::Opened the sw design.  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:37::SCWMssOS::Saving the mss changes C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-05.10:12:37::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-05.10:12:37::SCWMssOS::Commit changes completed.
TRACE::2024-09-05.10:12:37::SCWMssOS::Saving the mss changes C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-05.10:12:37::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-05.10:12:37::SCWMssOS::Commit changes completed.
TRACE::2024-09-05.10:12:37::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:37::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:37::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:37::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:37::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:37::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:37::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:37::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:37::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:37::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:37::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:37::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:37::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:37::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:37::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:37::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:37::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:37::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:37::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:37::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:37::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:37::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:37::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:37::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:37::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:37::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:37::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:37::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:37::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:37::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:37::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:37::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:37::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:37::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:37::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:37::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:37::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:37::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:37::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:37::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:37::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:37::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:37::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:37::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:37::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:37::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:37::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:37::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:37::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:37::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:37::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:37::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:37::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:37::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:37::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:37::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:37::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:37::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:37::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:37::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:37::SCWWriter::formatted JSON is {
	"platformName":	"DMA_testing",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_testing",
	"platHandOff":	"C:/Users/KrishnaVamshi(ELD-IN/Downloads/DMA_testing.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_testing.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_testing",
	"systems":	[{
			"systemName":	"DMA_testing",
			"systemDesc":	"DMA_testing",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_testing",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"279b86d9b167ae56aef064b46b01e1c7",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilsecure:5.0", "xilpm:4.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"9c6ec4103d975c13b2d5b00b440c17ff",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.3", "xilsecure:5.0", "xilskey:7.3"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-09-05.10:12:37::SCWMssOS::Saving the mss changes C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-05.10:12:37::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-05.10:12:37::SCWMssOS::Commit changes completed.
TRACE::2024-09-05.10:12:37::SCWMssOS::Saving the mss changes C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-05.10:12:37::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-05.10:12:37::SCWMssOS::Commit changes completed.
TRACE::2024-09-05.10:12:37::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:37::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:37::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:37::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:37::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:37::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:37::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:37::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:37::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:37::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:37::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:38::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:38::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:38::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:38::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:38::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:38::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:38::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:38::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:38::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:38::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:38::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:38::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:38::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:38::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:38::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:38::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:38::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:38::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:38::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:38::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:38::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:38::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:38::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:38::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:38::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:38::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:38::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:38::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:38::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:38::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:38::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:38::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:38::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:38::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:38::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:38::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:38::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:38::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:38::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:38::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:38::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:38::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:38::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:38::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:38::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:38::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:38::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:38::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:38::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:38::SCWWriter::formatted JSON is {
	"platformName":	"DMA_testing",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_testing",
	"platHandOff":	"C:/Users/KrishnaVamshi(ELD-IN/Downloads/DMA_testing.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_testing.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_testing",
	"systems":	[{
			"systemName":	"DMA_testing",
			"systemDesc":	"DMA_testing",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_testing",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"279b86d9b167ae56aef064b46b01e1c7",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilsecure:5.0", "xilpm:4.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"9c6ec4103d975c13b2d5b00b440c17ff",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.3", "xilsecure:5.0", "xilskey:7.3"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-09-05.10:12:38::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:38::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:38::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:38::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:38::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:38::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:38::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:38::SCWDomain::checking for install qemu data   : 
TRACE::2024-09-05.10:12:38::SCWDomain:: Using the QEMU Data from install at  : E:/Softwares/Xilinx_2022_2_sys_Files/Vitis/2022.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2024-09-05.10:12:38::SCWDomain:: Using the QEMU args  from install at  : E:/Softwares/Xilinx_2022_2_sys_Files/Vitis/2022.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2024-09-05.10:12:38::SCWDomain:: Using the PMUQEMU args from install at  : E:/Softwares/Xilinx_2022_2_sys_Files/Vitis/2022.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2024-09-05.10:12:38::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:38::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:38::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:38::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:38::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:38::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:38::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:38::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:38::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:38::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:38::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:38::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:38::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:38::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:38::SCWDomain::Qemu Directory name is changed from "" to "qemu"
TRACE::2024-09-05.10:12:38::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:38::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:39::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:39::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:39::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:39::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:39::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:39::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:39::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:39::SCWMssOS::No sw design opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:39::SCWMssOS::mss does not exists at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:39::SCWMssOS::Creating sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:39::SCWMssOS::Adding the swdes entry, created swdb C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:39::SCWMssOS::updating the scw layer changes to swdes at   C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:39::SCWMssOS::Writing mss at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:39::SCWMssOS::Completed writing the mss file at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2024-09-05.10:12:39::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-09-05.10:12:39::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-09-05.10:12:39::SCWMssOS::Completed writing the mss file at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2024-09-05.10:12:39::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2024-09-05.10:12:43::SCWMssOS::Saving the mss changes C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-05.10:12:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-05.10:12:43::SCWMssOS::Commit changes completed.
TRACE::2024-09-05.10:12:43::SCWMssOS::Saving the mss changes C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-05.10:12:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-05.10:12:43::SCWMssOS::Commit changes completed.
TRACE::2024-09-05.10:12:43::SCWMssOS::Saving the mss changes C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:43::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2024-09-05.10:12:43::SCWMssOS::Writing the mss file completed C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:43::SCWMssOS::Commit changes completed.
TRACE::2024-09-05.10:12:43::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:43::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:43::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:43::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:43::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:43::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:43::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:43::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:43::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:43::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:43::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:43::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:43::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:43::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:43::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:43::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:43::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:43::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:43::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:43::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:43::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:43::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:43::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:43::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:43::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:43::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:43::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:43::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:43::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:43::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:43::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:43::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:43::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:43::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:43::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:43::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:43::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:43::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:43::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:43::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:43::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:43::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:43::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:43::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:43::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:43::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:43::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:43::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:43::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:43::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:43::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:43::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:43::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:43::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:43::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:43::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:43::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:43::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:43::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:43::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:43::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:43::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:43::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:43::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:43::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:43::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:43::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:43::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:43::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:43::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:43::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:43::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:43::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:43::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:43::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:43::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:43::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:43::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:43::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:43::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:43::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:43::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:43::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:43::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:43::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:43::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:43::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:43::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:43::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:43::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:43::SCWWriter::formatted JSON is {
	"platformName":	"DMA_testing",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_testing",
	"platHandOff":	"C:/Users/KrishnaVamshi(ELD-IN/Downloads/DMA_testing.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_testing.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_testing",
	"systems":	[{
			"systemName":	"DMA_testing",
			"systemDesc":	"DMA_testing",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_testing",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"279b86d9b167ae56aef064b46b01e1c7",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilsecure:5.0", "xilpm:4.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"9c6ec4103d975c13b2d5b00b440c17ff",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.3", "xilsecure:5.0", "xilskey:7.3"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/DMA_testing/standalone_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/DMA_testing/standalone_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/DMA_testing/standalone_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"29dd5038a4a693c0fe40cb17cdf26417",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-09-05.10:12:43::SCWPlatform::Started generating the artifacts platform DMA_testing
TRACE::2024-09-05.10:12:43::SCWPlatform::Sanity checking of platform is completed
LOG::2024-09-05.10:12:43::SCWPlatform::Started generating the artifacts for system configuration DMA_testing
LOG::2024-09-05.10:12:44::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2024-09-05.10:12:44::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2024-09-05.10:12:44::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-09-05.10:12:44::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2024-09-05.10:12:44::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2024-09-05.10:12:44::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2024-09-05.10:12:44::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-09-05.10:12:44::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2024-09-05.10:12:44::SCWSystem::Checking the domain standalone_psu_cortexa53_0
LOG::2024-09-05.10:12:44::SCWSystem::Not a boot domain 
LOG::2024-09-05.10:12:44::SCWSystem::Started Processing the domain standalone_psu_cortexa53_0
TRACE::2024-09-05.10:12:44::SCWDomain::Generating domain artifcats
TRACE::2024-09-05.10:12:44::SCWMssOS::Generating standalone artifcats
TRACE::2024-09-05.10:12:44::SCWMssOS::Copying the qemu file from  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/resources/DMA_testing/standalone_psu_cortexa53_0/qemu_args.txt To C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/export/DMA_testing/sw/DMA_testing/qemu/
TRACE::2024-09-05.10:12:44::SCWMssOS::Copying the qemu file from  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/resources/DMA_testing/standalone_psu_cortexa53_0/qemu_args.txt To C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/export/DMA_testing/sw/DMA_testing/qemu/
TRACE::2024-09-05.10:12:44::SCWMssOS::Copying the qemu file from  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/resources/DMA_testing/standalone_psu_cortexa53_0/qemu_args.txt To C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/export/DMA_testing/sw/DMA_testing/standalone_psu_cortexa53_0/qemu/
TRACE::2024-09-05.10:12:44::SCWMssOS::Copying the qemu file from  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/resources/DMA_testing/standalone_psu_cortexa53_0/qemu_args.txt To C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/export/DMA_testing/sw/DMA_testing/standalone_psu_cortexa53_0/qemu/
TRACE::2024-09-05.10:12:44::SCWMssOS:: Copying the user libraries. 
TRACE::2024-09-05.10:12:44::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:44::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:44::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:44::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:44::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:44::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:44::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:44::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:44::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:44::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:44::SCWMssOS::Completed writing the mss file at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2024-09-05.10:12:44::SCWMssOS::Mss edits present, copying mssfile into export location C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:44::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-09-05.10:12:44::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-09-05.10:12:44::SCWDomain::Skipping the build for domain :  standalone_psu_cortexa53_0
TRACE::2024-09-05.10:12:44::SCWMssOS::skipping the bsp build ... 
TRACE::2024-09-05.10:12:44::SCWMssOS::Copying to export directory.
TRACE::2024-09-05.10:12:44::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-09-05.10:12:44::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2024-09-05.10:12:44::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2024-09-05.10:12:44::SCWSystem::Completed Processing the domain standalone_psu_cortexa53_0
LOG::2024-09-05.10:12:44::SCWSystem::Completed Processing the sysconfig DMA_testing
LOG::2024-09-05.10:12:44::SCWPlatform::Completed generating the artifacts for system configuration DMA_testing
TRACE::2024-09-05.10:12:44::SCWPlatform::Started preparing the platform 
TRACE::2024-09-05.10:12:44::SCWSystem::Writing the bif file for system config DMA_testing
TRACE::2024-09-05.10:12:44::SCWSystem::dir created 
TRACE::2024-09-05.10:12:44::SCWSystem::Writing the bif 
TRACE::2024-09-05.10:12:44::SCWPlatform::Started writing the spfm file 
TRACE::2024-09-05.10:12:44::SCWPlatform::Started writing the xpfm file 
TRACE::2024-09-05.10:12:44::SCWPlatform::Completed generating the platform
TRACE::2024-09-05.10:12:44::SCWMssOS::Saving the mss changes C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-05.10:12:44::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-05.10:12:44::SCWMssOS::Commit changes completed.
TRACE::2024-09-05.10:12:44::SCWMssOS::Saving the mss changes C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-05.10:12:44::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-05.10:12:44::SCWMssOS::Commit changes completed.
TRACE::2024-09-05.10:12:44::SCWMssOS::Saving the mss changes C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-05.10:12:44::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-05.10:12:44::SCWMssOS::Commit changes completed.
TRACE::2024-09-05.10:12:44::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:44::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:44::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:44::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:44::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:44::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:44::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:44::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:44::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:44::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:44::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:44::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:44::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:44::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:44::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:44::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:44::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:44::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:44::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:44::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:44::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:44::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:44::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:44::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:44::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:44::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:44::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:44::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:44::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:44::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:44::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:44::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:44::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:44::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:44::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:44::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:44::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:44::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:44::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:44::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:44::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:44::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:44::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:44::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:44::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:44::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:44::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:44::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:44::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:44::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:44::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:44::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:44::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:44::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:44::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:44::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:44::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:44::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:44::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:44::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:44::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:44::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:44::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:44::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:45::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:45::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:45::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:45::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:45::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:45::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:45::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:45::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:45::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:45::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:45::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:45::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:45::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:45::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:45::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:45::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:45::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:45::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:45::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:45::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:45::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:45::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:45::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:45::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:45::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:45::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:45::SCWWriter::formatted JSON is {
	"platformName":	"DMA_testing",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_testing",
	"platHandOff":	"C:/Users/KrishnaVamshi(ELD-IN/Downloads/DMA_testing.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_testing.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_testing",
	"systems":	[{
			"systemName":	"DMA_testing",
			"systemDesc":	"DMA_testing",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_testing",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"279b86d9b167ae56aef064b46b01e1c7",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilsecure:5.0", "xilpm:4.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"9c6ec4103d975c13b2d5b00b440c17ff",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.3", "xilsecure:5.0", "xilskey:7.3"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/DMA_testing/standalone_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/DMA_testing/standalone_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/DMA_testing/standalone_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"29dd5038a4a693c0fe40cb17cdf26417",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-09-05.10:12:45::SCWPlatform::updated the xpfm file.
TRACE::2024-09-05.10:12:46::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:46::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:46::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:46::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:46::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:46::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:46::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:46::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:46::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:46::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:46::SCWMssOS::Saving the mss changes C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-05.10:12:46::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-05.10:12:46::SCWMssOS::Commit changes completed.
TRACE::2024-09-05.10:12:46::SCWMssOS::Saving the mss changes C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-05.10:12:46::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-05.10:12:46::SCWMssOS::Commit changes completed.
TRACE::2024-09-05.10:12:46::SCWMssOS::Saving the mss changes C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-05.10:12:46::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-05.10:12:46::SCWMssOS::Commit changes completed.
TRACE::2024-09-05.10:12:46::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:46::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:46::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:46::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:46::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:46::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:46::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:46::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:46::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:46::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:46::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:46::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:46::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:46::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:46::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:46::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:46::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:46::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:46::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:46::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:46::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:46::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:46::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:46::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:46::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:46::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:46::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:46::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:46::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:46::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:46::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:46::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:46::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:46::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:46::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:46::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:46::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:46::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:46::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:46::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:46::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:46::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:46::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:46::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:46::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:46::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:46::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:46::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:46::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:46::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:46::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:46::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:46::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:46::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:46::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:46::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:47::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:47::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:47::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:47::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:47::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:47::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:47::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:47::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:47::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:47::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:47::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:47::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:47::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:47::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:47::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:47::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:47::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:47::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:47::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:47::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:47::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:47::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:47::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:47::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:47::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:47::SCWWriter::formatted JSON is {
	"platformName":	"DMA_testing",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_testing",
	"platHandOff":	"C:/Users/KrishnaVamshi(ELD-IN/Downloads/DMA_testing.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_testing.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_testing",
	"systems":	[{
			"systemName":	"DMA_testing",
			"systemDesc":	"DMA_testing",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_testing",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"279b86d9b167ae56aef064b46b01e1c7",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilsecure:5.0", "xilpm:4.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"9c6ec4103d975c13b2d5b00b440c17ff",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.3", "xilsecure:5.0", "xilskey:7.3"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/DMA_testing/standalone_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/DMA_testing/standalone_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/DMA_testing/standalone_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"29dd5038a4a693c0fe40cb17cdf26417",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-09-05.10:12:47::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:47::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:47::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:47::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:47::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:47::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:47::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:47::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:47::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:47::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:47::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:47::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:47::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:47::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:47::SCWMssOS::Saving the mss changes C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-05.10:12:47::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-05.10:12:47::SCWMssOS::Commit changes completed.
TRACE::2024-09-05.10:12:47::SCWMssOS::Saving the mss changes C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-05.10:12:47::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-05.10:12:47::SCWMssOS::Commit changes completed.
TRACE::2024-09-05.10:12:47::SCWMssOS::Saving the mss changes C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-05.10:12:47::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-05.10:12:47::SCWMssOS::Commit changes completed.
TRACE::2024-09-05.10:12:47::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:47::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:47::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:47::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:47::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:47::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:47::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:47::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:47::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:47::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:47::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:47::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:47::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:47::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:47::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:47::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:47::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:47::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:47::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:47::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:47::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:47::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:47::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:47::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:47::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:47::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:47::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:47::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:47::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:47::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:47::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:47::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:48::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:48::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:48::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:48::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:48::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:48::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:48::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:48::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:48::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:48::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:48::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:48::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:48::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:48::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:48::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:48::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:48::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:48::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:48::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:48::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:48::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:48::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:48::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:48::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:48::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:48::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:48::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:48::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:48::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:48::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:48::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:48::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:48::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:48::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:48::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:48::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:48::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:48::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:48::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:48::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:48::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:48::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:48::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:48::SCWWriter::formatted JSON is {
	"platformName":	"DMA_testing",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_testing",
	"platHandOff":	"C:/Users/KrishnaVamshi(ELD-IN/Downloads/DMA_testing.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_testing.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_testing",
	"systems":	[{
			"systemName":	"DMA_testing",
			"systemDesc":	"DMA_testing",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_testing",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"279b86d9b167ae56aef064b46b01e1c7",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilsecure:5.0", "xilpm:4.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"9c6ec4103d975c13b2d5b00b440c17ff",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.3", "xilsecure:5.0", "xilskey:7.3"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/DMA_testing/standalone_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/DMA_testing/standalone_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/DMA_testing/standalone_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"29dd5038a4a693c0fe40cb17cdf26417",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-09-05.10:12:48::SCWPlatform::Started generating the artifacts platform DMA_testing
TRACE::2024-09-05.10:12:48::SCWPlatform::Sanity checking of platform is completed
LOG::2024-09-05.10:12:48::SCWPlatform::Started generating the artifacts for system configuration DMA_testing
LOG::2024-09-05.10:12:48::SCWSystem::Started Processing the domain standalone_psu_cortexa53_0
TRACE::2024-09-05.10:12:48::SCWDomain::Generating domain artifcats
TRACE::2024-09-05.10:12:48::SCWMssOS::Generating standalone artifcats
TRACE::2024-09-05.10:12:48::SCWMssOS::Copying the qemu file from  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/resources/DMA_testing/standalone_psu_cortexa53_0/qemu_args.txt To C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/export/DMA_testing/sw/DMA_testing/qemu/
TRACE::2024-09-05.10:12:48::SCWMssOS::Copying the qemu file from  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/resources/DMA_testing/standalone_psu_cortexa53_0/qemu_args.txt To C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/export/DMA_testing/sw/DMA_testing/qemu/
TRACE::2024-09-05.10:12:48::SCWMssOS::Copying the qemu file from  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/resources/DMA_testing/standalone_psu_cortexa53_0/qemu_args.txt To C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/export/DMA_testing/sw/DMA_testing/standalone_psu_cortexa53_0/qemu/
TRACE::2024-09-05.10:12:48::SCWMssOS::Copying the qemu file from  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/resources/DMA_testing/standalone_psu_cortexa53_0/qemu_args.txt To C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/export/DMA_testing/sw/DMA_testing/standalone_psu_cortexa53_0/qemu/
TRACE::2024-09-05.10:12:48::SCWMssOS:: Copying the user libraries. 
TRACE::2024-09-05.10:12:48::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:48::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:48::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:48::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:48::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:48::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:48::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:48::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:48::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:48::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:48::SCWMssOS::Completed writing the mss file at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2024-09-05.10:12:48::SCWMssOS::Mss edits present, copying mssfile into export location C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:48::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-09-05.10:12:48::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-09-05.10:12:48::SCWDomain::Building the domain as part of full build :  standalone_psu_cortexa53_0
TRACE::2024-09-05.10:12:48::SCWMssOS::skipping the bsp build ... 
TRACE::2024-09-05.10:12:48::SCWMssOS::Copying to export directory.
TRACE::2024-09-05.10:12:48::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-09-05.10:12:48::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2024-09-05.10:12:48::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2024-09-05.10:12:48::SCWSystem::Completed Processing the domain standalone_psu_cortexa53_0
LOG::2024-09-05.10:12:48::SCWSystem::Completed Processing the sysconfig DMA_testing
LOG::2024-09-05.10:12:48::SCWPlatform::Completed generating the artifacts for system configuration DMA_testing
TRACE::2024-09-05.10:12:48::SCWPlatform::Started preparing the platform 
TRACE::2024-09-05.10:12:48::SCWSystem::Writing the bif file for system config DMA_testing
TRACE::2024-09-05.10:12:48::SCWSystem::dir created 
TRACE::2024-09-05.10:12:48::SCWSystem::Writing the bif 
TRACE::2024-09-05.10:12:48::SCWPlatform::Started writing the spfm file 
TRACE::2024-09-05.10:12:48::SCWPlatform::Started writing the xpfm file 
TRACE::2024-09-05.10:12:48::SCWPlatform::Completed generating the platform
TRACE::2024-09-05.10:12:48::SCWMssOS::Saving the mss changes C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-05.10:12:48::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-05.10:12:48::SCWMssOS::Commit changes completed.
TRACE::2024-09-05.10:12:48::SCWMssOS::Saving the mss changes C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-05.10:12:48::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-05.10:12:48::SCWMssOS::Commit changes completed.
TRACE::2024-09-05.10:12:48::SCWMssOS::Saving the mss changes C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-05.10:12:48::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-05.10:12:48::SCWMssOS::Commit changes completed.
TRACE::2024-09-05.10:12:49::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:49::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:49::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:49::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:49::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:49::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:49::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:49::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:49::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:49::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:49::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:49::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:49::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:49::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:49::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:49::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:49::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:49::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:49::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:49::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:49::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:49::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:49::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:49::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:49::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:49::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:49::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:49::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:49::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:49::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:12:49::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:49::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:49::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:49::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:49::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:49::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:49::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:49::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:49::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:49::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:49::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:49::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:49::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:49::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:49::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:49::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:49::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:49::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:49::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:49::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:49::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:49::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:49::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:49::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:49::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:49::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:49::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:49::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:49::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:49::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:12:49::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:49::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:49::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:49::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:49::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:49::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:49::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:49::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:49::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:49::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:49::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:49::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:49::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:49::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:49::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:49::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:49::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:49::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:49::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:49::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:49::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:49::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:49::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:49::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:12:49::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:12:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:12:49::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:49::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:12:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:12:49::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:49::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:12:49::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:12:49::SCWWriter::formatted JSON is {
	"platformName":	"DMA_testing",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_testing",
	"platHandOff":	"C:/Users/KrishnaVamshi(ELD-IN/Downloads/DMA_testing.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_testing.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_testing",
	"systems":	[{
			"systemName":	"DMA_testing",
			"systemDesc":	"DMA_testing",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_testing",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"279b86d9b167ae56aef064b46b01e1c7",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilsecure:5.0", "xilpm:4.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"9c6ec4103d975c13b2d5b00b440c17ff",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.3", "xilsecure:5.0", "xilskey:7.3"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/DMA_testing/standalone_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/DMA_testing/standalone_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/DMA_testing/standalone_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"29dd5038a4a693c0fe40cb17cdf26417",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-09-05.10:12:49::SCWPlatform::updated the xpfm file.
LOG::2024-09-05.10:14:08::SCWPlatform::Started generating the artifacts platform DMA_testing
TRACE::2024-09-05.10:14:08::SCWPlatform::Sanity checking of platform is completed
LOG::2024-09-05.10:14:08::SCWPlatform::Started generating the artifacts for system configuration DMA_testing
LOG::2024-09-05.10:14:08::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2024-09-05.10:14:08::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2024-09-05.10:14:08::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-09-05.10:14:08::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2024-09-05.10:14:08::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:14:08::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:14:08::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:14:08::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:14:08::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:14:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:14:08::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:14:08::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:14:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:14:08::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:14:08::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:14:08::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:14:08::SCWBDomain::Completed writing the mss file at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2024-09-05.10:14:08::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-09-05.10:14:08::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-09-05.10:14:08::SCWBDomain::System Command Ran  C:&  cd  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl& make -C  zynqmp_fsbl_bsp & make 
TRACE::2024-09-05.10:14:09::SCWBDomain::make: Entering directory 'C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2024-09-05.10:14:09::SCWBDomain::make --no-print-directory seq_libs

TRACE::2024-09-05.10:14:09::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axidma_v9_15/src"

TRACE::2024-09-05.10:14:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/axidma_v9_15/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-09-05.10:14:09::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-09-05.10:14:09::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:14:13::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2024-09-05.10:14:13::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-09-05.10:14:13::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-09-05.10:14:13::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:14:14::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2024-09-05.10:14:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-09-05.10:14:14::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-09-05.10:14:14::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:14:15::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-09-05.10:14:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2024-09-05.10:14:15::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-09-05.10:14:15::SCWBDomain::tribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:14:16::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2024-09-05.10:14:16::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2024-09-05.10:14:16::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-09-05.10:14:16::SCWBDomain::ibute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:14:17::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_12/src"

TRACE::2024-09-05.10:14:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-09-05.10:14:17::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-09-05.10:14:17::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:14:18::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2024-09-05.10:14:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-09-05.10:14:18::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-09-05.10:14:18::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:14:19::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_10/src"

TRACE::2024-09-05.10:14:19::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-09-05.10:14:19::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-09-05.10:14:19::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:14:20::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_12/src"

TRACE::2024-09-05.10:14:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-09-05.10:14:20::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-09-05.10:14:20::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:14:21::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2024-09-05.10:14:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-09-05.10:14:21::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-09-05.10:14:21::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:14:22::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2024-09-05.10:14:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-09-05.10:14:22::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-09-05.10:14:22::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:14:24::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/scugic_v5_0/src"

TRACE::2024-09-05.10:14:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2024-09-05.10:14:24::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2024-09-05.10:14:24::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:14:25::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sdps_v4_0/src"

TRACE::2024-09-05.10:14:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v4_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2024-09-05.10:14:25::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2024-09-05.10:14:25::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:14:26::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/spi_v4_9/src"

TRACE::2024-09-05.10:14:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/spi_v4_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2024-09-05.10:14:26::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patt
TRACE::2024-09-05.10:14:26::SCWBDomain::erns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:14:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/standalone_v8_0/src"

TRACE::2024-09-05.10:14:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-09-05.10:14:28::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-09-05.10:14:28::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:14:47::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2024-09-05.10:14:47::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-09-05.10:14:47::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-09-05.10:14:47::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:14:47::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_11/src"

TRACE::2024-09-05.10:14:47::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-09-05.10:14:47::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-09-05.10:14:47::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:14:48::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_8/src"

TRACE::2024-09-05.10:14:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2024-09-05.10:14:48::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2024-09-05.10:14:48::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:14:49::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v4_1/src"

TRACE::2024-09-05.10:14:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v4_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2024-09-05.10:14:49::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2024-09-05.10:14:49::SCWBDomain::tterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:14:49::SCWBDomain::"Include files for this library have already been copied."

TRACE::2024-09-05.10:14:49::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v5_0/src"

TRACE::2024-09-05.10:14:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v5_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-09-05.10:14:49::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-09-05.10:14:49::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:14:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_15/src"

TRACE::2024-09-05.10:14:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_15/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2024-09-05.10:14:50::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2024-09-05.10:14:50::SCWBDomain::tterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:14:51::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilpm_v4_1/src"

TRACE::2024-09-05.10:14:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v4_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2024-09-05.10:14:51::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patte
TRACE::2024-09-05.10:14:51::SCWBDomain::rns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:14:51::SCWBDomain::"Compiling xilpm library"

TRACE::2024-09-05.10:14:58::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v5_0/src"

TRACE::2024-09-05.10:14:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v5_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2024-09-05.10:14:58::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2024-09-05.10:14:58::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:14:58::SCWBDomain::"Compiling XilSecure Library"

TRACE::2024-09-05.10:15:09::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2024-09-05.10:15:09::SCWBDomain::make -j 14 --no-print-directory par_libs

TRACE::2024-09-05.10:15:09::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axidma_v9_15/src"

TRACE::2024-09-05.10:15:09::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2024-09-05.10:15:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/axidma_v9_15/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-09-05.10:15:09::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-09-05.10:15:09::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:09::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2024-09-05.10:15:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-09-05.10:15:09::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-09-05.10:15:09::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-09-05.10:15:09::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-09-05.10:15:09::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:10::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-09-05.10:15:10::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2024-09-05.10:15:10::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-09-05.10:15:10::SCWBDomain::tribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:10::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2024-09-05.10:15:10::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2024-09-05.10:15:10::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-09-05.10:15:10::SCWBDomain::ibute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:10::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_12/src"

TRACE::2024-09-05.10:15:10::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-09-05.10:15:10::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-09-05.10:15:10::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:10::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2024-09-05.10:15:10::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-09-05.10:15:10::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-09-05.10:15:10::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:11::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_10/src"

TRACE::2024-09-05.10:15:11::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-09-05.10:15:11::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-09-05.10:15:11::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:11::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_12/src"

TRACE::2024-09-05.10:15:11::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-09-05.10:15:11::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-09-05.10:15:11::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:11::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2024-09-05.10:15:11::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-09-05.10:15:11::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-09-05.10:15:11::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:11::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2024-09-05.10:15:11::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-09-05.10:15:12::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-09-05.10:15:12::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:12::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/scugic_v5_0/src"

TRACE::2024-09-05.10:15:12::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2024-09-05.10:15:12::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2024-09-05.10:15:12::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:12::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sdps_v4_0/src"

TRACE::2024-09-05.10:15:12::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v4_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2024-09-05.10:15:12::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2024-09-05.10:15:12::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:12::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/spi_v4_9/src"

TRACE::2024-09-05.10:15:12::SCWBDomain::make -C psu_cortexa53_0/libsrc/spi_v4_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2024-09-05.10:15:12::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patt
TRACE::2024-09-05.10:15:12::SCWBDomain::erns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:12::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/standalone_v8_0/src"

TRACE::2024-09-05.10:15:12::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-09-05.10:15:12::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-09-05.10:15:12::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:13::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2024-09-05.10:15:13::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-09-05.10:15:13::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-09-05.10:15:13::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:13::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_11/src"

TRACE::2024-09-05.10:15:13::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-09-05.10:15:13::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-09-05.10:15:13::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:13::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_8/src"

TRACE::2024-09-05.10:15:13::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2024-09-05.10:15:13::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2024-09-05.10:15:13::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:13::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v4_1/src"

TRACE::2024-09-05.10:15:13::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v4_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2024-09-05.10:15:13::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2024-09-05.10:15:14::SCWBDomain::tterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:14::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v5_0/src"

TRACE::2024-09-05.10:15:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v5_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-09-05.10:15:14::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-09-05.10:15:14::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:14::SCWBDomain::"Include files for this library have already been copied."

TRACE::2024-09-05.10:15:14::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_15/src"

TRACE::2024-09-05.10:15:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_15/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2024-09-05.10:15:14::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2024-09-05.10:15:14::SCWBDomain::tterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:14::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/axidma_v9_15/src"

TRACE::2024-09-05.10:15:14::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2024-09-05.10:15:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/axidma_v9_15/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2024-09-05.10:15:14::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2024-09-05.10:15:14::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:14::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2024-09-05.10:15:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2024-09-05.10:15:15::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2024-09-05.10:15:15::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2024-09-05.10:15:15::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2024-09-05.10:15:15::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:15::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-09-05.10:15:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2024-09-05.10:15:15::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2024-09-05.10:15:15::SCWBDomain::bute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:15::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2024-09-05.10:15:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-09-05.10:15:15::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-09-05.10:15:15::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:16::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_12/src"

TRACE::2024-09-05.10:15:16::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2024-09-05.10:15:16::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2024-09-05.10:15:16::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:16::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2024-09-05.10:15:16::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2024-09-05.10:15:16::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2024-09-05.10:15:16::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:16::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_10/src"

TRACE::2024-09-05.10:15:16::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2024-09-05.10:15:16::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2024-09-05.10:15:16::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:16::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_12/src"

TRACE::2024-09-05.10:15:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2024-09-05.10:15:17::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2024-09-05.10:15:17::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:17::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2024-09-05.10:15:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2024-09-05.10:15:17::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2024-09-05.10:15:17::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:17::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2024-09-05.10:15:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2024-09-05.10:15:17::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2024-09-05.10:15:17::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:18::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v5_0/src"

TRACE::2024-09-05.10:15:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v5_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2024-09-05.10:15:18::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patt
TRACE::2024-09-05.10:15:18::SCWBDomain::erns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:18::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v4_0/src"

TRACE::2024-09-05.10:15:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v4_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2024-09-05.10:15:18::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patter
TRACE::2024-09-05.10:15:18::SCWBDomain::ns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:19::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/spi_v4_9/src"

TRACE::2024-09-05.10:15:19::SCWBDomain::make -C psu_cortexa53_0/libsrc/spi_v4_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-as
TRACE::2024-09-05.10:15:19::SCWBDomain::" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pattern
TRACE::2024-09-05.10:15:19::SCWBDomain::s -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:19::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v8_0/src"

TRACE::2024-09-05.10:15:19::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-09-05.10:15:19::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-09-05.10:15:19::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:20::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2024-09-05.10:15:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2024-09-05.10:15:20::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2024-09-05.10:15:20::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:20::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_11/src"

TRACE::2024-09-05.10:15:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2024-09-05.10:15:20::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2024-09-05.10:15:20::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:20::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_8/src"

TRACE::2024-09-05.10:15:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2024-09-05.10:15:20::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patt
TRACE::2024-09-05.10:15:20::SCWBDomain::erns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:21::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_15/src"

TRACE::2024-09-05.10:15:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_15/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2024-09-05.10:15:21::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patte
TRACE::2024-09-05.10:15:21::SCWBDomain::rns -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:15:32::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2024-09-05.10:15:32::SCWBDomain::make --no-print-directory archive

TRACE::2024-09-05.10:15:33::SCWBDomain::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/li
TRACE::2024-09-05.10:15:33::SCWBDomain::b/_sbrk.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/close.o 
TRACE::2024-09-05.10:15:33::SCWBDomain::psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/fstat.o psu_cor
TRACE::2024-09-05.10:15:33::SCWBDomain::texa53_0/lib/getpid.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/isatty.
TRACE::2024-09-05.10:15:33::SCWBDomain::o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53
TRACE::2024-09-05.10:15:33::SCWBDomain::_0/lib/print.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/sleep.o p
TRACE::2024-09-05.10:15:33::SCWBDomain::su_cortexa53_0/lib/time.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/unlink.o psu_cortexa53_0/lib/vectors.o ps
TRACE::2024-09-05.10:15:33::SCWBDomain::u_cortexa53_0/lib/write.o psu_cortexa53_0/lib/xaxidma.o psu_cortexa53_0/lib/xaxidma_bd.o psu_cortexa53_0/lib/xaxidma_bdring.o p
TRACE::2024-09-05.10:15:33::SCWBDomain::su_cortexa53_0/lib/xaxidma_g.o psu_cortexa53_0/lib/xaxidma_selftest.o psu_cortexa53_0/lib/xaxidma_sinit.o psu_cortexa53_0/lib/x
TRACE::2024-09-05.10:15:33::SCWBDomain::axipmon.o psu_cortexa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cor
TRACE::2024-09-05.10:15:33::SCWBDomain::texa53_0/lib/xclockps.o psu_cortexa53_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/x
TRACE::2024-09-05.10:15:33::SCWBDomain::clockps_g.o psu_cortexa53_0/lib/xclockps_gate.o psu_cortexa53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/xclockps_pll.o psu_corte
TRACE::2024-09-05.10:15:33::SCWBDomain::xa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib/xcoresightpsdcc.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xcsudma_g.o
TRACE::2024-09-05.10:15:33::SCWBDomain:: psu_cortexa53_0/lib/xcsudma_intr.o psu_cortexa53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/
TRACE::2024-09-05.10:15:33::SCWBDomain::lib/xgpiops.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53
TRACE::2024-09-05.10:15:33::SCWBDomain::_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib/xil_assert.o p
TRACE::2024-09-05.10:15:33::SCWBDomain::su_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xil_exception.o psu_cortexa53_0/lib/xil_m
TRACE::2024-09-05.10:15:33::SCWBDomain::em.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_cortexa53_0/lib/x
TRACE::2024-09-05.10:15:33::SCWBDomain::il_sleeptimer.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xil_spinlock.o psu_cortexa53_0/lib/xil_testcache.o psu_cortex
TRACE::2024-09-05.10:15:33::SCWBDomain::a53_0/lib/xil_testio.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xil_util.o psu_cortexa53_0/lib/xinterrupt_wrap.o p
TRACE::2024-09-05.10:15:33::SCWBDomain::su_cortexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xipipsu_sini
TRACE::2024-09-05.10:15:33::SCWBDomain::t.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/xpm_counter.o psu_cortexa53_0/lib/xresetps.o psu_cortexa53_0/lib/x
TRACE::2024-09-05.10:15:33::SCWBDomain::resetps_g.o psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cortexa53_0/
TRACE::2024-09-05.10:15:33::SCWBDomain::lib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0/lib/xscugic.o psu
TRACE::2024-09-05.10:15:33::SCWBDomain::_cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xscugic_intr.o psu_cortexa53_0/lib/xscugic_se
TRACE::2024-09-05.10:15:33::SCWBDomain::lftest.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib/xsdps_card.o psu_cortexa53_0/lib/x
TRACE::2024-09-05.10:15:33::SCWBDomain::sdps_g.o psu_cortexa53_0/lib/xsdps_host.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_0/lib/xsdps_sinit.o psu_cortexa53_0
TRACE::2024-09-05.10:15:33::SCWBDomain::/lib/xspi.o psu_cortexa53_0/lib/xspi_g.o psu_cortexa53_0/lib/xspi_options.o psu_cortexa53_0/lib/xspi_selftest.o psu_cortexa53_0
TRACE::2024-09-05.10:15:33::SCWBDomain::/lib/xspi_sinit.o psu_cortexa53_0/lib/xspi_stats.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cort
TRACE::2024-09-05.10:15:33::SCWBDomain::exa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/
TRACE::2024-09-05.10:15:33::SCWBDomain::lib/xtime_l.o psu_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0/li
TRACE::2024-09-05.10:15:33::SCWBDomain::b/xuartps_intr.o psu_cortexa53_0/lib/xuartps_options.o psu_cortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xuartps_sinit
TRACE::2024-09-05.10:15:33::SCWBDomain::.o psu_cortexa53_0/lib/xzdma.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xzdma_selftes
TRACE::2024-09-05.10:15:33::SCWBDomain::t.o psu_cortexa53_0/lib/xzdma_sinit.o

TRACE::2024-09-05.10:15:33::SCWBDomain::'Finished building libraries'

TRACE::2024-09-05.10:15:33::SCWBDomain::make: Leaving directory 'C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2024-09-05.10:15:33::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_qspi.c -o xf
TRACE::2024-09-05.10:15:33::SCWBDomain::sbl_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-09-05.10:15:34::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_csu_dma.c -o
TRACE::2024-09-05.10:15:34::SCWBDomain:: xfsbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-09-05.10:15:35::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_nand.c -o xf
TRACE::2024-09-05.10:15:35::SCWBDomain::sbl_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-09-05.10:15:37::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_sd.c -o xfsb
TRACE::2024-09-05.10:15:37::SCWBDomain::l_sd.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-09-05.10:15:38::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_usb.c -o xfs
TRACE::2024-09-05.10:15:38::SCWBDomain::bl_usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-09-05.10:15:39::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_hooks.c -o x
TRACE::2024-09-05.10:15:39::SCWBDomain::fsbl_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-09-05.10:15:40::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_main.c -o xf
TRACE::2024-09-05.10:15:40::SCWBDomain::sbl_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-09-05.10:15:41::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_dfu_util.c -
TRACE::2024-09-05.10:15:41::SCWBDomain::o xfsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-09-05.10:15:42::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_partition_lo
TRACE::2024-09-05.10:15:42::SCWBDomain::ad.c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-09-05.10:15:43::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_tpm.c -o xfs
TRACE::2024-09-05.10:15:43::SCWBDomain::bl_tpm.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-09-05.10:15:44::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_initializati
TRACE::2024-09-05.10:15:44::SCWBDomain::on.c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-09-05.10:15:46::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_ddr_init.c -
TRACE::2024-09-05.10:15:46::SCWBDomain::o xfsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-09-05.10:15:47::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_handoff.c -o
TRACE::2024-09-05.10:15:47::SCWBDomain:: xfsbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-09-05.10:15:48::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c psu_init.c -o psu_
TRACE::2024-09-05.10:15:48::SCWBDomain::init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-09-05.10:15:49::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_board.c -o x
TRACE::2024-09-05.10:15:49::SCWBDomain::fsbl_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-09-05.10:15:50::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_misc_drivers
TRACE::2024-09-05.10:15:50::SCWBDomain::.c -o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-09-05.10:15:52::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_bs.c -o xfsb
TRACE::2024-09-05.10:15:52::SCWBDomain::l_bs.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-09-05.10:15:53::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_tpm_util.c -
TRACE::2024-09-05.10:15:53::SCWBDomain::o xfsbl_tpm_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-09-05.10:15:54::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_rsa_sha.c -o
TRACE::2024-09-05.10:15:54::SCWBDomain:: xfsbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-09-05.10:15:55::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_plpartition_
TRACE::2024-09-05.10:15:55::SCWBDomain::valid.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-09-05.10:15:57::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_image_header
TRACE::2024-09-05.10:15:57::SCWBDomain::.c -o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-09-05.10:15:58::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_misc.c -o xf
TRACE::2024-09-05.10:15:58::SCWBDomain::sbl_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-09-05.10:15:59::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_authenticati
TRACE::2024-09-05.10:15:59::SCWBDomain::on.c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-09-05.10:16:00::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_translation_
TRACE::2024-09-05.10:16:00::SCWBDomain::table.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-09-05.10:16:01::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_exit.S -o xf
TRACE::2024-09-05.10:16:01::SCWBDomain::sbl_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-09-05.10:16:02::SCWBDomain::aarch64-none-elf-gcc -o fsbl_a53.elf psu_init.o xfsbl_authentication.o xfsbl_board.o xfsbl_bs.o xfsbl_csu_dma.o xfsbl_ddr_init.
TRACE::2024-09-05.10:16:02::SCWBDomain::o xfsbl_dfu_util.o xfsbl_exit.o xfsbl_handoff.o xfsbl_hooks.o xfsbl_image_header.o xfsbl_initialization.o xfsbl_main.o xfsbl_mi
TRACE::2024-09-05.10:16:02::SCWBDomain::sc.o xfsbl_misc_drivers.o xfsbl_nand.o xfsbl_partition_load.o xfsbl_plpartition_valid.o xfsbl_qspi.o xfsbl_rsa_sha.o xfsbl_sd.o
TRACE::2024-09-05.10:16:02::SCWBDomain:: xfsbl_tpm.o xfsbl_tpm_util.o xfsbl_translation_table.o xfsbl_usb.o -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flt
TRACE::2024-09-05.10:16:02::SCWBDomain::o -ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl
TRACE::2024-09-05.10:16:02::SCWBDomain::,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                   
TRACE::2024-09-05.10:16:02::SCWBDomain::                                                                       -n  -Wl,--gc-sections -Lzynqmp_fsbl_bsp/psu_cortexa53_0/
TRACE::2024-09-05.10:16:02::SCWBDomain::lib -Tlscript.ld

LOG::2024-09-05.10:16:08::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2024-09-05.10:16:08::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2024-09-05.10:16:08::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-09-05.10:16:08::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2024-09-05.10:16:08::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:16:08::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:16:09::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:16:09::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:16:09::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:16:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:16:09::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:16:09::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:16:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:16:09::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:16:09::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:16:09::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:16:09::SCWBDomain::Completed writing the mss file at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2024-09-05.10:16:09::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-09-05.10:16:09::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-09-05.10:16:09::SCWBDomain::System Command Ran  C:&  cd  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw& make -C  zynqmp_pmufw_bsp & make 
TRACE::2024-09-05.10:16:09::SCWBDomain::make: Entering directory 'C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2024-09-05.10:16:09::SCWBDomain::make --no-print-directory seq_libs

TRACE::2024-09-05.10:16:09::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axidma_v9_15/src"

TRACE::2024-09-05.10:16:09::SCWBDomain::make -C psu_pmu_0/libsrc/axidma_v9_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-05.10:16:09::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-09-05.10:16:09::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:11::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2024-09-05.10:16:11::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-05.10:16:11::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-09-05.10:16:11::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:12::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/clockps_v1_4/src"

TRACE::2024-09-05.10:16:12::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-05.10:16:12::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-09-05.10:16:12::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:13::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/cpu_v2_16/src"

TRACE::2024-09-05.10:16:13::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-05.10:16:13::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2024-09-05.10:16:13::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:14::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/csudma_v1_12/src"

TRACE::2024-09-05.10:16:14::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-05.10:16:14::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-09-05.10:16:14::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:15::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2024-09-05.10:16:15::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-05.10:16:15::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-09-05.10:16:15::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:15::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpiops_v3_10/src"

TRACE::2024-09-05.10:16:15::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-05.10:16:15::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-09-05.10:16:15::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:16::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ipipsu_v2_12/src"

TRACE::2024-09-05.10:16:16::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-05.10:16:16::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-09-05.10:16:16::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:17::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/resetps_v1_5/src"

TRACE::2024-09-05.10:16:17::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-05.10:16:17::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-09-05.10:16:17::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:18::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_12/src"

TRACE::2024-09-05.10:16:18::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-05.10:16:18::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-09-05.10:16:18::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:19::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sdps_v4_0/src"

TRACE::2024-09-05.10:16:19::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v4_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-05.10:16:19::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2024-09-05.10:16:19::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:20::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/spi_v4_9/src"

TRACE::2024-09-05.10:16:20::SCWBDomain::make -C psu_pmu_0/libsrc/spi_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2024-09-05.10:16:20::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2024-09-05.10:16:20::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:21::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/standalone_v8_0/src"

TRACE::2024-09-05.10:16:21::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-05.10:16:21::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2024-09-05.10:16:21::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:32::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2024-09-05.10:16:32::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-09-05.10:16:32::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2024-09-05.10:16:32::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:33::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/uartps_v3_11/src"

TRACE::2024-09-05.10:16:33::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-05.10:16:33::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-09-05.10:16:33::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilfpga_v6_3/src"

TRACE::2024-09-05.10:16:34::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v6_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-05.10:16:34::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-09-05.10:16:34::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:35::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilsecure_v5_0/src"

TRACE::2024-09-05.10:16:35::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v5_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-09-05.10:16:35::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2024-09-05.10:16:35::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:36::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilskey_v7_3/src"

TRACE::2024-09-05.10:16:36::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-05.10:16:36::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-09-05.10:16:36::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:36::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/zdma_v1_15/src"

TRACE::2024-09-05.10:16:36::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-05.10:16:36::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2024-09-05.10:16:36::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:37::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilsecure_v5_0/src"

TRACE::2024-09-05.10:16:37::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v5_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-09-05.10:16:37::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2024-09-05.10:16:37::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:38::SCWBDomain::"Compiling XilSecure Library"

TRACE::2024-09-05.10:16:48::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilskey_v7_3/src"

TRACE::2024-09-05.10:16:48::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-05.10:16:48::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2024-09-05.10:16:48::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:48::SCWBDomain::"Compiling Xilskey Library"

TRACE::2024-09-05.10:16:53::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2024-09-05.10:16:53::SCWBDomain::make -j 14 --no-print-directory par_libs

TRACE::2024-09-05.10:16:53::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axidma_v9_15/src"

TRACE::2024-09-05.10:16:53::SCWBDomain::make -C psu_pmu_0/libsrc/axidma_v9_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-05.10:16:53::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-09-05.10:16:53::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:53::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2024-09-05.10:16:53::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-05.10:16:53::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-09-05.10:16:53::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:54::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/clockps_v1_4/src"

TRACE::2024-09-05.10:16:54::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-05.10:16:54::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-09-05.10:16:54::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:54::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/cpu_v2_16/src"

TRACE::2024-09-05.10:16:54::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-05.10:16:54::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2024-09-05.10:16:54::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:55::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/csudma_v1_12/src"

TRACE::2024-09-05.10:16:55::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-05.10:16:55::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-09-05.10:16:55::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:55::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2024-09-05.10:16:55::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-05.10:16:55::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-09-05.10:16:55::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:55::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpiops_v3_10/src"

TRACE::2024-09-05.10:16:55::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-05.10:16:55::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-09-05.10:16:55::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:55::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ipipsu_v2_12/src"

TRACE::2024-09-05.10:16:55::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-05.10:16:55::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-09-05.10:16:55::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:56::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/resetps_v1_5/src"

TRACE::2024-09-05.10:16:56::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_12/src"

TRACE::2024-09-05.10:16:56::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-05.10:16:56::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-09-05.10:16:56::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:56::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sdps_v4_0/src"

TRACE::2024-09-05.10:16:56::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-05.10:16:56::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-09-05.10:16:56::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:56::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v4_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-05.10:16:56::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2024-09-05.10:16:56::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:57::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/spi_v4_9/src"

TRACE::2024-09-05.10:16:57::SCWBDomain::make -C psu_pmu_0/libsrc/spi_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2024-09-05.10:16:57::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2024-09-05.10:16:57::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:57::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/standalone_v8_0/src"

TRACE::2024-09-05.10:16:57::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-05.10:16:57::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2024-09-05.10:16:57::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:57::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2024-09-05.10:16:57::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-09-05.10:16:57::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2024-09-05.10:16:57::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:57::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/uartps_v3_11/src"

TRACE::2024-09-05.10:16:58::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-05.10:16:58::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-09-05.10:16:58::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:58::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilfpga_v6_3/src"

TRACE::2024-09-05.10:16:58::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v6_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-05.10:16:58::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-09-05.10:16:58::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:58::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilsecure_v5_0/src"

TRACE::2024-09-05.10:16:58::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v5_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-09-05.10:16:58::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2024-09-05.10:16:58::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:58::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilskey_v7_3/src"

TRACE::2024-09-05.10:16:58::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-05.10:16:58::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-09-05.10:16:58::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:58::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/zdma_v1_15/src"

TRACE::2024-09-05.10:16:59::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-05.10:16:59::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2024-09-05.10:16:59::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:59::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/axidma_v9_15/src"

TRACE::2024-09-05.10:16:59::SCWBDomain::make -C psu_pmu_0/libsrc/axidma_v9_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-05.10:16:59::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2024-09-05.10:16:59::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:16:59::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2024-09-05.10:16:59::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-05.10:16:59::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2024-09-05.10:16:59::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:17:00::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/clockps_v1_4/src"

TRACE::2024-09-05.10:17:00::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-05.10:17:00::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2024-09-05.10:17:00::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:17:00::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/cpu_v2_16/src"

TRACE::2024-09-05.10:17:00::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2024-09-05.10:17:00::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2024-09-05.10:17:00::SCWBDomain::-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:17:00::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/csudma_v1_12/src"

TRACE::2024-09-05.10:17:00::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-05.10:17:00::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2024-09-05.10:17:00::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:17:00::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2024-09-05.10:17:00::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-05.10:17:00::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2024-09-05.10:17:00::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:17:01::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/gpiops_v3_10/src"

TRACE::2024-09-05.10:17:01::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-05.10:17:01::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2024-09-05.10:17:01::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:17:01::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_12/src"

TRACE::2024-09-05.10:17:01::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-05.10:17:01::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2024-09-05.10:17:01::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:17:01::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/resetps_v1_5/src"

TRACE::2024-09-05.10:17:01::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-05.10:17:01::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2024-09-05.10:17:01::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:17:01::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_12/src"

TRACE::2024-09-05.10:17:01::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-05.10:17:01::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2024-09-05.10:17:01::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:17:02::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sdps_v4_0/src"

TRACE::2024-09-05.10:17:02::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v4_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2024-09-05.10:17:02::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2024-09-05.10:17:02::SCWBDomain::-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:17:02::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/spi_v4_9/src"

TRACE::2024-09-05.10:17:02::SCWBDomain::make -C psu_pmu_0/libsrc/spi_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAGS
TRACE::2024-09-05.10:17:02::SCWBDomain::=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-
TRACE::2024-09-05.10:17:02::SCWBDomain::sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:17:03::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/standalone_v8_0/src"

TRACE::2024-09-05.10:17:03::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-05.10:17:03::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-09-05.10:17:03::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:17:03::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2024-09-05.10:17:03::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-09-05.10:17:03::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2024-09-05.10:17:03::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:17:04::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/uartps_v3_11/src"

TRACE::2024-09-05.10:17:04::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-05.10:17:04::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2024-09-05.10:17:04::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:17:04::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilfpga_v6_3/src"

TRACE::2024-09-05.10:17:04::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v6_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-05.10:17:04::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2024-09-05.10:17:04::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:17:05::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/zdma_v1_15/src"

TRACE::2024-09-05.10:17:05::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2024-09-05.10:17:05::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2024-09-05.10:17:05::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-09-05.10:17:15::SCWBDomain::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-09-05.10:17:16::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2024-09-05.10:17:16::SCWBDomain::make --no-print-directory archive

TRACE::2024-09-05.10:17:17::SCWBDomain::mb-ar -r  psu_pmu_0/lib/libxil.a psu_pmu_0/lib/_exit.o psu_pmu_0/lib/errno.o psu_pmu_0/lib/fcntl.o psu_pmu_0/lib/hw_exception_h
TRACE::2024-09-05.10:17:17::SCWBDomain::andler.o psu_pmu_0/lib/inbyte.o psu_pmu_0/lib/microblaze_disable_dcache.o psu_pmu_0/lib/microblaze_disable_exceptions.o psu_pmu
TRACE::2024-09-05.10:17:17::SCWBDomain::_0/lib/microblaze_disable_icache.o psu_pmu_0/lib/microblaze_disable_interrupts.o psu_pmu_0/lib/microblaze_enable_dcache.o psu_p
TRACE::2024-09-05.10:17:17::SCWBDomain::mu_0/lib/microblaze_enable_exceptions.o psu_pmu_0/lib/microblaze_enable_icache.o psu_pmu_0/lib/microblaze_enable_interrupts.o p
TRACE::2024-09-05.10:17:17::SCWBDomain::su_pmu_0/lib/microblaze_exception_handler.o psu_pmu_0/lib/microblaze_flush_cache_ext.o psu_pmu_0/lib/microblaze_flush_cache_ext
TRACE::2024-09-05.10:17:17::SCWBDomain::_range.o psu_pmu_0/lib/microblaze_flush_dcache.o psu_pmu_0/lib/microblaze_flush_dcache_range.o psu_pmu_0/lib/microblaze_init_dc
TRACE::2024-09-05.10:17:17::SCWBDomain::ache_range.o psu_pmu_0/lib/microblaze_init_icache_range.o psu_pmu_0/lib/microblaze_interrupt_handler.o psu_pmu_0/lib/microblaze
TRACE::2024-09-05.10:17:17::SCWBDomain::_interrupts_g.o psu_pmu_0/lib/microblaze_invalidate_cache_ext.o psu_pmu_0/lib/microblaze_invalidate_cache_ext_range.o psu_pmu_0
TRACE::2024-09-05.10:17:17::SCWBDomain::/lib/microblaze_invalidate_dcache.o psu_pmu_0/lib/microblaze_invalidate_dcache_range.o psu_pmu_0/lib/microblaze_invalidate_icac
TRACE::2024-09-05.10:17:17::SCWBDomain::he.o psu_pmu_0/lib/microblaze_invalidate_icache_range.o psu_pmu_0/lib/microblaze_scrub.o psu_pmu_0/lib/microblaze_selftest.o ps
TRACE::2024-09-05.10:17:17::SCWBDomain::u_pmu_0/lib/microblaze_sleep.o psu_pmu_0/lib/microblaze_update_dcache.o psu_pmu_0/lib/microblaze_update_icache.o psu_pmu_0/lib/
TRACE::2024-09-05.10:17:17::SCWBDomain::outbyte.o psu_pmu_0/lib/print.o psu_pmu_0/lib/pvr.o psu_pmu_0/lib/xaxidma.o psu_pmu_0/lib/xaxidma_bd.o psu_pmu_0/lib/xaxidma_bd
TRACE::2024-09-05.10:17:17::SCWBDomain::ring.o psu_pmu_0/lib/xaxidma_g.o psu_pmu_0/lib/xaxidma_selftest.o psu_pmu_0/lib/xaxidma_sinit.o psu_pmu_0/lib/xaxipmon.o psu_pm
TRACE::2024-09-05.10:17:17::SCWBDomain::u_0/lib/xaxipmon_g.o psu_pmu_0/lib/xaxipmon_selftest.o psu_pmu_0/lib/xaxipmon_sinit.o psu_pmu_0/lib/xclockps.o psu_pmu_0/lib/xc
TRACE::2024-09-05.10:17:17::SCWBDomain::lockps_divider.o psu_pmu_0/lib/xclockps_fixedfactor.o psu_pmu_0/lib/xclockps_g.o psu_pmu_0/lib/xclockps_gate.o psu_pmu_0/lib/xc
TRACE::2024-09-05.10:17:17::SCWBDomain::lockps_mux.o psu_pmu_0/lib/xclockps_pll.o psu_pmu_0/lib/xclockps_sinit.o psu_pmu_0/lib/xcsudma.o psu_pmu_0/lib/xcsudma_g.o psu_
TRACE::2024-09-05.10:17:17::SCWBDomain::pmu_0/lib/xcsudma_intr.o psu_pmu_0/lib/xcsudma_selftest.o psu_pmu_0/lib/xcsudma_sinit.o psu_pmu_0/lib/xgpiops.o psu_pmu_0/lib/x
TRACE::2024-09-05.10:17:17::SCWBDomain::gpiops_g.o psu_pmu_0/lib/xgpiops_hw.o psu_pmu_0/lib/xgpiops_intr.o psu_pmu_0/lib/xgpiops_selftest.o psu_pmu_0/lib/xgpiops_sinit
TRACE::2024-09-05.10:17:17::SCWBDomain::.o psu_pmu_0/lib/xil_assert.o psu_pmu_0/lib/xil_cache.o psu_pmu_0/lib/xil_clocking.o psu_pmu_0/lib/xil_exception.o psu_pmu_0/li
TRACE::2024-09-05.10:17:17::SCWBDomain::b/xil_mem.o psu_pmu_0/lib/xil_misc_psreset_api.o psu_pmu_0/lib/xil_printf.o psu_pmu_0/lib/xil_sleepcommon.o psu_pmu_0/lib/xil_t
TRACE::2024-09-05.10:17:17::SCWBDomain::estcache.o psu_pmu_0/lib/xil_testio.o psu_pmu_0/lib/xil_testmem.o psu_pmu_0/lib/xil_util.o psu_pmu_0/lib/xinterrupt_wrap.o psu_
TRACE::2024-09-05.10:17:17::SCWBDomain::pmu_0/lib/xio.o psu_pmu_0/lib/xipipsu.o psu_pmu_0/lib/xipipsu_buf.o psu_pmu_0/lib/xipipsu_g.o psu_pmu_0/lib/xipipsu_sinit.o psu
TRACE::2024-09-05.10:17:17::SCWBDomain::_pmu_0/lib/xplatform_info.o psu_pmu_0/lib/xresetps.o psu_pmu_0/lib/xresetps_g.o psu_pmu_0/lib/xresetps_sinit.o psu_pmu_0/lib/xr
TRACE::2024-09-05.10:17:17::SCWBDomain::tcpsu.o psu_pmu_0/lib/xrtcpsu_g.o psu_pmu_0/lib/xrtcpsu_intr.o psu_pmu_0/lib/xrtcpsu_selftest.o psu_pmu_0/lib/xrtcpsu_sinit.o p
TRACE::2024-09-05.10:17:17::SCWBDomain::su_pmu_0/lib/xsdps.o psu_pmu_0/lib/xsdps_card.o psu_pmu_0/lib/xsdps_g.o psu_pmu_0/lib/xsdps_host.o psu_pmu_0/lib/xsdps_options.
TRACE::2024-09-05.10:17:17::SCWBDomain::o psu_pmu_0/lib/xsdps_sinit.o psu_pmu_0/lib/xspi.o psu_pmu_0/lib/xspi_g.o psu_pmu_0/lib/xspi_options.o psu_pmu_0/lib/xspi_selft
TRACE::2024-09-05.10:17:17::SCWBDomain::est.o psu_pmu_0/lib/xspi_sinit.o psu_pmu_0/lib/xspi_stats.o psu_pmu_0/lib/xsysmonpsu.o psu_pmu_0/lib/xsysmonpsu_g.o psu_pmu_0/l
TRACE::2024-09-05.10:17:17::SCWBDomain::ib/xsysmonpsu_intr.o psu_pmu_0/lib/xsysmonpsu_selftest.o psu_pmu_0/lib/xsysmonpsu_sinit.o psu_pmu_0/lib/xuartps.o psu_pmu_0/lib
TRACE::2024-09-05.10:17:17::SCWBDomain::/xuartps_g.o psu_pmu_0/lib/xuartps_hw.o psu_pmu_0/lib/xuartps_intr.o psu_pmu_0/lib/xuartps_options.o psu_pmu_0/lib/xuartps_self
TRACE::2024-09-05.10:17:17::SCWBDomain::test.o psu_pmu_0/lib/xuartps_sinit.o psu_pmu_0/lib/xzdma.o psu_pmu_0/lib/xzdma_g.o psu_pmu_0/lib/xzdma_intr.o psu_pmu_0/lib/xzd
TRACE::2024-09-05.10:17:17::SCWBDomain::ma_selftest.o psu_pmu_0/lib/xzdma_sinit.o

TRACE::2024-09-05.10:17:17::SCWBDomain::'Finished building libraries'

TRACE::2024-09-05.10:17:17::SCWBDomain::make: Leaving directory 'C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2024-09-05.10:17:18::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:17:18::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw
TRACE::2024-09-05.10:17:18::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:17:20::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:17:20::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_b
TRACE::2024-09-05.10:17:20::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:17:21::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:17:21::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp
TRACE::2024-09-05.10:17:21::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:17:22::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:17:22::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw
TRACE::2024-09-05.10:17:22::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:17:23::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:17:23::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmu
TRACE::2024-09-05.10:17:23::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:17:25::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:17:25::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_power.c -o pm_power.o -Izynqmp_pmufw
TRACE::2024-09-05.10:17:25::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:17:26::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:17:26::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_rpu.c -o xpfw_mod_rpu.o -Izynq
TRACE::2024-09-05.10:17:26::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:17:27::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:17:27::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp
TRACE::2024-09-05.10:17:27::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2024-09-05.10:17:28::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:17:28::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw
TRACE::2024-09-05.10:17:28::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:17:29::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:17:29::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp
TRACE::2024-09-05.10:17:29::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2024-09-05.10:17:30::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:17:30::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_common.c -o xpfw_mod_common.o 
TRACE::2024-09-05.10:17:30::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:17:31::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:17:31::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_periph.c -o pm_periph.o -Izynqmp_pmu
TRACE::2024-09-05.10:17:31::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:17:32::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:17:32::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c idle_hooks.c -o idle_hooks.o -Izynqmp_p
TRACE::2024-09-05.10:17:32::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:17:33::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:17:33::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_resets.c -o xpfw_resets.o -Izynqmp
TRACE::2024-09-05.10:17:33::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:17:34::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:17:34::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmu
TRACE::2024-09-05.10:17:34::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:17:35::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:17:35::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_node.c -o pm_node.o -Izynqmp_pmufw_b
TRACE::2024-09-05.10:17:35::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:17:37::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:17:37::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_extern.c -o pm_extern.o -Izynqmp_pmu
TRACE::2024-09-05.10:17:37::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:17:38::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:17:38::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_extwdt.c -o xpfw_mod_extwdt.o 
TRACE::2024-09-05.10:17:38::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:17:39::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:17:39::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.
TRACE::2024-09-05.10:17:39::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:17:40::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:17:40::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynq
TRACE::2024-09-05.10:17:40::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:17:41::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:17:41::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_interrupts.c -o xpfw_interrupts.o 
TRACE::2024-09-05.10:17:41::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:17:42::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:17:42::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_ipi_manager.c -o xpfw_ipi_manager.
TRACE::2024-09-05.10:17:42::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:17:43::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:17:43::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_user_startup.c -o xpfw_user_startu
TRACE::2024-09-05.10:17:43::SCWBDomain::p.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:17:44::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:17:44::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynq
TRACE::2024-09-05.10:17:44::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:17:45::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:17:45::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_callbacks.c -o pm_callbacks.o -Izynq
TRACE::2024-09-05.10:17:45::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:17:46::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:17:46::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynq
TRACE::2024-09-05.10:17:46::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:17:47::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:17:47::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmu
TRACE::2024-09-05.10:17:47::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:17:48::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:17:48::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_rom_interface.c -o xpfw_rom_interf
TRACE::2024-09-05.10:17:48::SCWBDomain::ace.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:17:49::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:17:49::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp
TRACE::2024-09-05.10:17:49::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2024-09-05.10:17:50::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:17:50::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynq
TRACE::2024-09-05.10:17:50::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:17:51::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:17:51::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_sched.c -o xpfw_mod_sched.o -I
TRACE::2024-09-05.10:17:51::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:17:52::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:17:52::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_b
TRACE::2024-09-05.10:17:52::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:17:53::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:17:53::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_b
TRACE::2024-09-05.10:17:53::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:17:54::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:17:54::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp
TRACE::2024-09-05.10:17:54::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2024-09-05.10:17:55::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:17:55::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp
TRACE::2024-09-05.10:17:55::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:17:56::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:17:56::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_platform.c -o xpfw_platform.o -Izy
TRACE::2024-09-05.10:17:56::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:17:57::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:17:57::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_p
TRACE::2024-09-05.10:17:57::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:17:58::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:17:58::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw
TRACE::2024-09-05.10:17:59::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:18:00::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:18:00::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_scheduler.c -o xpfw_scheduler.o -I
TRACE::2024-09-05.10:18:00::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:18:01::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:18:01::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_binding.c -o pm_binding.o -Izynqmp_p
TRACE::2024-09-05.10:18:01::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:18:02::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:18:02::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_events.c -o xpfw_events.o -Izynqmp
TRACE::2024-09-05.10:18:02::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:18:03::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:18:03::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw
TRACE::2024-09-05.10:18:03::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:18:04::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:18:04::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_overtemp.c -o xpfw_mod_overtem
TRACE::2024-09-05.10:18:04::SCWBDomain::p.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:18:05::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:18:05::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynq
TRACE::2024-09-05.10:18:05::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:18:06::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:18:06::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw
TRACE::2024-09-05.10:18:06::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:18:07::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:18:07::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_core.c -o pm_core.o -Izynqmp_pmufw_b
TRACE::2024-09-05.10:18:07::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:18:08::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:18:08::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_config.c -o pm_config.o -Izynqmp_pmu
TRACE::2024-09-05.10:18:08::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:18:10::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:18:10::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_system.c -o pm_system.o -Izynqmp_pmu
TRACE::2024-09-05.10:18:10::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:18:11::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:18:11::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_mmio_access.c -o pm_mmio_access.o -I
TRACE::2024-09-05.10:18:11::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:18:12::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:18:12::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_node_reset.c -o pm_node_reset.o -Izy
TRACE::2024-09-05.10:18:12::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:18:13::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:18:13::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_requirement.c -o pm_requirement.o -I
TRACE::2024-09-05.10:18:13::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:18:14::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:18:14::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_notifier.c -o pm_notifier.o -Izynqmp
TRACE::2024-09-05.10:18:14::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:18:15::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:18:15::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_module.c -o xpfw_module.o -Izynqmp
TRACE::2024-09-05.10:18:15::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:18:16::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:18:16::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_restart.c -o xpfw_restart.o -Izynq
TRACE::2024-09-05.10:18:16::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:18:17::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:18:17::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_error_manager.c -o xpfw_error_mana
TRACE::2024-09-05.10:18:17::SCWBDomain::ger.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:18:18::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:18:18::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmu
TRACE::2024-09-05.10:18:18::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:18:19::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:18:19::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_ioctl.c -o pm_ioctl.o -Izynqmp_pmufw
TRACE::2024-09-05.10:18:19::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:18:20::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:18:20::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o 
TRACE::2024-09-05.10:18:20::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:18:22::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:18:22::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_master.c -o pm_master.o -Izynqmp_pmu
TRACE::2024-09-05.10:18:22::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:18:23::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:18:23::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_start.S -o xpfw_start.o -Izynqmp_p
TRACE::2024-09-05.10:18:23::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2024-09-05.10:18:24::SCWBDomain::mb-gcc -o pmufw.elf idle_hooks.o pm_binding.o pm_callbacks.o pm_clock.o pm_config.o pm_core.o pm_csudma.o pm_ddr.o pm_extern.o 
TRACE::2024-09-05.10:18:24::SCWBDomain::pm_gic_proxy.o pm_gpp.o pm_hooks.o pm_ioctl.o pm_master.o pm_mmio_access.o pm_node.o pm_node_reset.o pm_notifier.o pm_periph.o 
TRACE::2024-09-05.10:18:24::SCWBDomain::pm_pinctrl.o pm_pll.o pm_power.o pm_proc.o pm_qspi.o pm_requirement.o pm_reset.o pm_slave.o pm_sram.o pm_system.o pm_usb.o xpfw
TRACE::2024-09-05.10:18:24::SCWBDomain::_aib.o xpfw_core.o xpfw_error_manager.o xpfw_events.o xpfw_interrupts.o xpfw_ipi_manager.o xpfw_main.o xpfw_mod_common.o xpfw_m
TRACE::2024-09-05.10:18:24::SCWBDomain::od_dap.o xpfw_mod_em.o xpfw_mod_extwdt.o xpfw_mod_legacy.o xpfw_mod_overtemp.o xpfw_mod_pm.o xpfw_mod_rpu.o xpfw_mod_rtc.o xpfw
TRACE::2024-09-05.10:18:24::SCWBDomain::_mod_sched.o xpfw_mod_stl.o xpfw_mod_ultra96.o xpfw_mod_wdt.o xpfw_module.o xpfw_platform.o xpfw_resets.o xpfw_restart.o xpfw_r
TRACE::2024-09-05.10:18:24::SCWBDomain::om_interface.o xpfw_scheduler.o xpfw_start.o xpfw_user_startup.o xpfw_util.o xpfw_xpu.o -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-09-05.10:18:24::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-g
TRACE::2024-09-05.10:18:24::SCWBDomain::roup -Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--st
TRACE::2024-09-05.10:18:24::SCWBDomain::art-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                                                
TRACE::2024-09-05.10:18:24::SCWBDomain::             -nostartfiles -Wl,--no-relax -Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_pmu_0/lib -Tlscript.ld

LOG::2024-09-05.10:18:31::SCWSystem::Checking the domain standalone_psu_cortexa53_0
LOG::2024-09-05.10:18:31::SCWSystem::Not a boot domain 
LOG::2024-09-05.10:18:31::SCWSystem::Started Processing the domain standalone_psu_cortexa53_0
TRACE::2024-09-05.10:18:31::SCWDomain::Generating domain artifcats
TRACE::2024-09-05.10:18:31::SCWMssOS::Generating standalone artifcats
TRACE::2024-09-05.10:18:31::SCWMssOS::Copying the qemu file from  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/resources/DMA_testing/standalone_psu_cortexa53_0/qemu_args.txt To C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/export/DMA_testing/sw/DMA_testing/qemu/
TRACE::2024-09-05.10:18:31::SCWMssOS::Copying the qemu file from  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/resources/DMA_testing/standalone_psu_cortexa53_0/qemu_args.txt To C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/export/DMA_testing/sw/DMA_testing/qemu/
TRACE::2024-09-05.10:18:31::SCWMssOS::Copying the qemu file from  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/resources/DMA_testing/standalone_psu_cortexa53_0/qemu_args.txt To C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/export/DMA_testing/sw/DMA_testing/standalone_psu_cortexa53_0/qemu/
TRACE::2024-09-05.10:18:31::SCWMssOS::Copying the qemu file from  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/resources/DMA_testing/standalone_psu_cortexa53_0/qemu_args.txt To C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/export/DMA_testing/sw/DMA_testing/standalone_psu_cortexa53_0/qemu/
TRACE::2024-09-05.10:18:32::SCWMssOS:: Copying the user libraries. 
TRACE::2024-09-05.10:18:32::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:18:32::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:18:32::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:18:32::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:18:32::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:18:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:18:32::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:18:32::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:18:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:18:32::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:18:32::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:18:32::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:18:32::SCWMssOS::Completed writing the mss file at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2024-09-05.10:18:32::SCWMssOS::Mss edits present, copying mssfile into export location C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:18:32::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-09-05.10:18:32::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-09-05.10:18:32::SCWDomain::Building the domain as part of full build :  standalone_psu_cortexa53_0
TRACE::2024-09-05.10:18:32::SCWMssOS::doing bsp build ... 
TRACE::2024-09-05.10:18:32::SCWMssOS::System Command Ran  C: & cd  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp & make 
TRACE::2024-09-05.10:18:32::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-09-05.10:18:32::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-09-05.10:18:32::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2024-09-05.10:18:33::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axidma_v9_15/src"

TRACE::2024-09-05.10:18:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/axidma_v9_15/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-09-05.10:18:33::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-09-05.10:18:33::SCWMssOS::ute-patterns"

TRACE::2024-09-05.10:18:33::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2024-09-05.10:18:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-09-05.10:18:33::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-09-05.10:18:33::SCWMssOS::ute-patterns"

TRACE::2024-09-05.10:18:33::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2024-09-05.10:18:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-09-05.10:18:33::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-09-05.10:18:33::SCWMssOS::ute-patterns"

TRACE::2024-09-05.10:18:33::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-09-05.10:18:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2024-09-05.10:18:33::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop
TRACE::2024-09-05.10:18:33::SCWMssOS::-distribute-patterns"

TRACE::2024-09-05.10:18:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2024-09-05.10:18:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2024-09-05.10:18:34::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2024-09-05.10:18:34::SCWMssOS::istribute-patterns"

TRACE::2024-09-05.10:18:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_12/src"

TRACE::2024-09-05.10:18:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-09-05.10:18:34::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-09-05.10:18:34::SCWMssOS::ute-patterns"

TRACE::2024-09-05.10:18:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2024-09-05.10:18:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-09-05.10:18:34::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-09-05.10:18:34::SCWMssOS::ute-patterns"

TRACE::2024-09-05.10:18:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_10/src"

TRACE::2024-09-05.10:18:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-09-05.10:18:34::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-09-05.10:18:34::SCWMssOS::ute-patterns"

TRACE::2024-09-05.10:18:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_12/src"

TRACE::2024-09-05.10:18:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-09-05.10:18:34::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-09-05.10:18:34::SCWMssOS::ute-patterns"

TRACE::2024-09-05.10:18:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2024-09-05.10:18:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-09-05.10:18:35::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-09-05.10:18:35::SCWMssOS::ute-patterns"

TRACE::2024-09-05.10:18:35::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2024-09-05.10:18:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-09-05.10:18:35::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-09-05.10:18:35::SCWMssOS::ute-patterns"

TRACE::2024-09-05.10:18:35::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v5_0/src"

TRACE::2024-09-05.10:18:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2024-09-05.10:18:35::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-09-05.10:18:35::SCWMssOS::te-patterns"

TRACE::2024-09-05.10:18:35::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v4_0/src"

TRACE::2024-09-05.10:18:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v4_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2024-09-05.10:18:35::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2024-09-05.10:18:35::SCWMssOS::-patterns"

TRACE::2024-09-05.10:18:35::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/spi_v4_9/src"

TRACE::2024-09-05.10:18:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/spi_v4_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2024-09-05.10:18:36::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-09-05.10:18:36::SCWMssOS::patterns"

TRACE::2024-09-05.10:18:36::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v8_0/src"

TRACE::2024-09-05.10:18:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-09-05.10:18:36::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2024-09-05.10:18:36::SCWMssOS::ribute-patterns"

TRACE::2024-09-05.10:18:36::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2024-09-05.10:18:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-09-05.10:18:36::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-09-05.10:18:36::SCWMssOS::ibute-patterns"

TRACE::2024-09-05.10:18:36::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_11/src"

TRACE::2024-09-05.10:18:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-09-05.10:18:37::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-09-05.10:18:37::SCWMssOS::ute-patterns"

TRACE::2024-09-05.10:18:37::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_15/src"

TRACE::2024-09-05.10:18:37::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_15/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2024-09-05.10:18:37::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-09-05.10:18:37::SCWMssOS::e-patterns"

TRACE::2024-09-05.10:18:52::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axidma_v9_15/src"

TRACE::2024-09-05.10:18:52::SCWMssOS::make -C psu_cortexa53_0/libsrc/axidma_v9_15/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2024-09-05.10:18:52::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2024-09-05.10:18:52::SCWMssOS::-patterns"

TRACE::2024-09-05.10:18:52::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2024-09-05.10:18:52::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2024-09-05.10:18:52::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2024-09-05.10:18:52::SCWMssOS::-patterns"

TRACE::2024-09-05.10:18:53::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2024-09-05.10:18:53::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2024-09-05.10:18:53::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2024-09-05.10:18:53::SCWMssOS::-patterns"

TRACE::2024-09-05.10:18:53::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-09-05.10:18:53::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2024-09-05.10:18:53::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-di
TRACE::2024-09-05.10:18:53::SCWMssOS::stribute-patterns"

TRACE::2024-09-05.10:18:54::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2024-09-05.10:18:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-09-05.10:18:54::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2024-09-05.10:18:54::SCWMssOS::ribute-patterns"

TRACE::2024-09-05.10:18:54::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_12/src"

TRACE::2024-09-05.10:18:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2024-09-05.10:18:54::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2024-09-05.10:18:54::SCWMssOS::-patterns"

TRACE::2024-09-05.10:18:54::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2024-09-05.10:18:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2024-09-05.10:18:54::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2024-09-05.10:18:54::SCWMssOS::-patterns"

TRACE::2024-09-05.10:18:55::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_10/src"

TRACE::2024-09-05.10:18:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2024-09-05.10:18:55::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2024-09-05.10:18:55::SCWMssOS::-patterns"

TRACE::2024-09-05.10:18:55::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_12/src"

TRACE::2024-09-05.10:18:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2024-09-05.10:18:55::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2024-09-05.10:18:55::SCWMssOS::-patterns"

TRACE::2024-09-05.10:18:55::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2024-09-05.10:18:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2024-09-05.10:18:55::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2024-09-05.10:18:55::SCWMssOS::-patterns"

TRACE::2024-09-05.10:18:55::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2024-09-05.10:18:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2024-09-05.10:18:56::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2024-09-05.10:18:56::SCWMssOS::-patterns"

TRACE::2024-09-05.10:18:57::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v5_0/src"

TRACE::2024-09-05.10:18:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v5_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2024-09-05.10:18:57::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-09-05.10:18:57::SCWMssOS::patterns"

TRACE::2024-09-05.10:18:58::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v4_0/src"

TRACE::2024-09-05.10:18:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v4_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2024-09-05.10:18:58::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2024-09-05.10:18:58::SCWMssOS::tterns"

TRACE::2024-09-05.10:18:59::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/spi_v4_9/src"

TRACE::2024-09-05.10:18:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/spi_v4_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-as
TRACE::2024-09-05.10:18:59::SCWMssOS::" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2024-09-05.10:18:59::SCWMssOS::terns"

TRACE::2024-09-05.10:19:00::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v8_0/src"

TRACE::2024-09-05.10:19:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-09-05.10:19:00::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-09-05.10:19:00::SCWMssOS::ute-patterns"

TRACE::2024-09-05.10:19:01::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2024-09-05.10:19:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2024-09-05.10:19:01::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-09-05.10:19:01::SCWMssOS::te-patterns"

TRACE::2024-09-05.10:19:01::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_11/src"

TRACE::2024-09-05.10:19:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2024-09-05.10:19:01::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2024-09-05.10:19:01::SCWMssOS::-patterns"

TRACE::2024-09-05.10:19:02::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_15/src"

TRACE::2024-09-05.10:19:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_15/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2024-09-05.10:19:02::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2024-09-05.10:19:02::SCWMssOS::atterns"

TRACE::2024-09-05.10:19:25::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-09-05.10:19:25::SCWMssOS::make --no-print-directory archive

TRACE::2024-09-05.10:19:26::SCWMssOS::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/li
TRACE::2024-09-05.10:19:26::SCWMssOS::b/_sbrk.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/close.o 
TRACE::2024-09-05.10:19:26::SCWMssOS::psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/fstat.o psu_cor
TRACE::2024-09-05.10:19:26::SCWMssOS::texa53_0/lib/getpid.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/isatty.
TRACE::2024-09-05.10:19:26::SCWMssOS::o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53
TRACE::2024-09-05.10:19:26::SCWMssOS::_0/lib/print.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/sleep.o p
TRACE::2024-09-05.10:19:26::SCWMssOS::su_cortexa53_0/lib/time.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/unlink.o psu_cortexa53_0/lib/vectors.o ps
TRACE::2024-09-05.10:19:26::SCWMssOS::u_cortexa53_0/lib/write.o psu_cortexa53_0/lib/xaxidma.o psu_cortexa53_0/lib/xaxidma_bd.o psu_cortexa53_0/lib/xaxidma_bdring.o p
TRACE::2024-09-05.10:19:26::SCWMssOS::su_cortexa53_0/lib/xaxidma_g.o psu_cortexa53_0/lib/xaxidma_selftest.o psu_cortexa53_0/lib/xaxidma_sinit.o psu_cortexa53_0/lib/x
TRACE::2024-09-05.10:19:26::SCWMssOS::axipmon.o psu_cortexa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cor
TRACE::2024-09-05.10:19:26::SCWMssOS::texa53_0/lib/xclockps.o psu_cortexa53_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/x
TRACE::2024-09-05.10:19:26::SCWMssOS::clockps_g.o psu_cortexa53_0/lib/xclockps_gate.o psu_cortexa53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/xclockps_pll.o psu_corte
TRACE::2024-09-05.10:19:26::SCWMssOS::xa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib/xcoresightpsdcc.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xcsudma_g.o
TRACE::2024-09-05.10:19:26::SCWMssOS:: psu_cortexa53_0/lib/xcsudma_intr.o psu_cortexa53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/
TRACE::2024-09-05.10:19:26::SCWMssOS::lib/xgpiops.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53
TRACE::2024-09-05.10:19:26::SCWMssOS::_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib/xil_assert.o p
TRACE::2024-09-05.10:19:26::SCWMssOS::su_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xil_exception.o psu_cortexa53_0/lib/xil_m
TRACE::2024-09-05.10:19:26::SCWMssOS::em.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_cortexa53_0/lib/x
TRACE::2024-09-05.10:19:26::SCWMssOS::il_sleeptimer.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xil_spinlock.o psu_cortexa53_0/lib/xil_testcache.o psu_cortex
TRACE::2024-09-05.10:19:26::SCWMssOS::a53_0/lib/xil_testio.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xil_util.o psu_cortexa53_0/lib/xinterrupt_wrap.o p
TRACE::2024-09-05.10:19:26::SCWMssOS::su_cortexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xipipsu_sini
TRACE::2024-09-05.10:19:26::SCWMssOS::t.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/xpm_counter.o psu_cortexa53_0/lib/xresetps.o psu_cortexa53_0/lib/x
TRACE::2024-09-05.10:19:26::SCWMssOS::resetps_g.o psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cortexa53_0/
TRACE::2024-09-05.10:19:26::SCWMssOS::lib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0/lib/xscugic.o psu
TRACE::2024-09-05.10:19:26::SCWMssOS::_cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xscugic_intr.o psu_cortexa53_0/lib/xscugic_se
TRACE::2024-09-05.10:19:26::SCWMssOS::lftest.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib/xsdps_card.o psu_cortexa53_0/lib/x
TRACE::2024-09-05.10:19:26::SCWMssOS::sdps_g.o psu_cortexa53_0/lib/xsdps_host.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_0/lib/xsdps_sinit.o psu_cortexa53_0
TRACE::2024-09-05.10:19:26::SCWMssOS::/lib/xspi.o psu_cortexa53_0/lib/xspi_g.o psu_cortexa53_0/lib/xspi_options.o psu_cortexa53_0/lib/xspi_selftest.o psu_cortexa53_0
TRACE::2024-09-05.10:19:26::SCWMssOS::/lib/xspi_sinit.o psu_cortexa53_0/lib/xspi_stats.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cort
TRACE::2024-09-05.10:19:26::SCWMssOS::exa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/
TRACE::2024-09-05.10:19:26::SCWMssOS::lib/xtime_l.o psu_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0/li
TRACE::2024-09-05.10:19:26::SCWMssOS::b/xuartps_intr.o psu_cortexa53_0/lib/xuartps_options.o psu_cortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xuartps_sinit
TRACE::2024-09-05.10:19:26::SCWMssOS::.o psu_cortexa53_0/lib/xzdma.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xzdma_selftes
TRACE::2024-09-05.10:19:26::SCWMssOS::t.o psu_cortexa53_0/lib/xzdma_sinit.o

TRACE::2024-09-05.10:19:27::SCWMssOS::'Finished building libraries'

TRACE::2024-09-05.10:19:28::SCWMssOS::Copying to export directory.
TRACE::2024-09-05.10:19:29::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-09-05.10:19:29::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-09-05.10:19:29::SCWSystem::Completed Processing the domain standalone_psu_cortexa53_0
LOG::2024-09-05.10:19:29::SCWSystem::Completed Processing the sysconfig DMA_testing
LOG::2024-09-05.10:19:29::SCWPlatform::Completed generating the artifacts for system configuration DMA_testing
TRACE::2024-09-05.10:19:29::SCWPlatform::Started preparing the platform 
TRACE::2024-09-05.10:19:29::SCWSystem::Writing the bif file for system config DMA_testing
TRACE::2024-09-05.10:19:29::SCWSystem::dir created 
TRACE::2024-09-05.10:19:29::SCWSystem::Writing the bif 
TRACE::2024-09-05.10:19:29::SCWPlatform::Started writing the spfm file 
TRACE::2024-09-05.10:19:29::SCWPlatform::Started writing the xpfm file 
TRACE::2024-09-05.10:19:29::SCWPlatform::Completed generating the platform
TRACE::2024-09-05.10:19:29::SCWMssOS::Saving the mss changes C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:19:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-05.10:19:29::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-05.10:19:29::SCWMssOS::Commit changes completed.
TRACE::2024-09-05.10:19:29::SCWMssOS::Saving the mss changes C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:19:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-05.10:19:29::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-05.10:19:29::SCWMssOS::Commit changes completed.
TRACE::2024-09-05.10:19:29::SCWMssOS::Saving the mss changes C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:19:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-05.10:19:29::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-05.10:19:29::SCWMssOS::Commit changes completed.
TRACE::2024-09-05.10:19:29::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:29::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:29::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:29::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:19:29::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:19:29::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:19:29::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:19:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:19:29::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:19:29::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:19:29::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:19:29::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:29::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:29::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:29::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:19:29::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:19:29::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:19:29::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:19:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:19:29::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:19:29::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:19:29::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:19:29::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:29::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:29::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:29::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:19:29::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:19:29::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:19:29::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:19:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:19:29::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:19:29::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:19:29::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-09-05.10:19:29::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:29::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:29::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:29::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:19:29::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:19:29::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:19:29::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:19:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:19:29::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:19:29::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:19:29::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:19:29::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:29::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:29::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:29::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:19:29::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:19:29::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:19:29::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:19:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:19:29::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:19:29::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:19:29::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:19:29::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:29::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:29::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:29::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:19:29::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:19:29::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:19:29::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:19:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:19:29::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:19:29::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:19:29::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-09-05.10:19:29::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:29::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:29::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:29::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:19:29::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:19:29::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:19:29::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:19:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:19:29::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:19:29::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:19:29::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:19:29::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:29::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:29::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:29::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:19:29::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:19:29::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:19:29::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:19:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:19:29::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:19:29::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:19:29::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:19:29::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:29::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:29::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:29::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:19:29::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:19:29::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:19:29::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:19:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:19:29::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:19:29::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:19:29::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:19:29::SCWWriter::formatted JSON is {
	"platformName":	"DMA_testing",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_testing",
	"platHandOff":	"C:/Users/KrishnaVamshi(ELD-IN/Downloads/DMA_testing.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_testing.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_testing",
	"systems":	[{
			"systemName":	"DMA_testing",
			"systemDesc":	"DMA_testing",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_testing",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"279b86d9b167ae56aef064b46b01e1c7",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilsecure:5.0", "xilpm:4.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"9c6ec4103d975c13b2d5b00b440c17ff",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.3", "xilsecure:5.0", "xilskey:7.3"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/DMA_testing/standalone_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/DMA_testing/standalone_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/DMA_testing/standalone_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"29dd5038a4a693c0fe40cb17cdf26417",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-09-05.10:19:29::SCWPlatform::updated the xpfm file.
TRACE::2024-09-05.10:19:32::SCWPlatform::Trying to open the hw design at C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:32::SCWPlatform::DSA given C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:32::SCWPlatform::DSA absoulate path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:32::SCWPlatform::DSA directory C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw
TRACE::2024-09-05.10:19:32::SCWPlatform:: Platform Path C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/hw/DMA_testing.xsa
TRACE::2024-09-05.10:19:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-05.10:19:32::SCWPlatform::Trying to set the existing hwdb with name ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:19:33::SCWPlatform::Opened existing hwdb ADC_AD9258_wrapper_0
TRACE::2024-09-05.10:19:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-05.10:19:33::SCWMssOS::Checking the sw design at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-09-05.10:19:33::SCWMssOS::DEBUG:  swdes dump  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-09-05.10:19:33::SCWMssOS::Sw design exists and opened at  C:/projects/2189/Adc_DVGA_config/lpbck_intr_wrkspce/DMA_testing/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
