{"vcs1":{"timestamp_begin":1734106853.608679723, "rt":0.85, "ut":0.49, "st":0.14}}
{"vcselab":{"timestamp_begin":1734106854.576532505, "rt":0.47, "ut":0.24, "st":0.11}}
{"link":{"timestamp_begin":1734106855.140374916, "rt":0.36, "ut":0.12, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1734106853.188583317}
{"VCS_COMP_START_TIME": 1734106853.188583317}
{"VCS_COMP_END_TIME": 1734106855.762889338}
{"VCS_USER_OPTIONS": "-sverilog -debug_access+all -timescale=1ps/1ps -f ../00_src/flist.f"}
{"vcs1": {"peak_mem": 383184}}
{"vcselab": {"peak_mem": 246840}}
