var searchData=
[
  ['rctreewiredelaymodel',['RCTreeWireDelayModel',['../classRCTreeWireDelayModel.html',1,'RCTreeWireDelayModel'],['../classRCTreeWireDelayModel.html#a239d4784b2d39b6042fe39bee4838c6b',1,'RCTreeWireDelayModel::RCTreeWireDelayModel()']]],
  ['readfile',['readFile',['../classVerilogParser.html#a9f8740c184e8129a87597a1eae3ed3c4',1,'VerilogParser::readFile()'],['../classLibertyParser.html#a474451e29a86949f6ebef6948363874d',1,'LibertyParser::readFile()'],['../classSpefParserISPD2013.html#a11c71d121883895a367a99b052aada73',1,'SpefParserISPD2013::readFile()'],['../classSpefParserISPD2012.html#a130209fe17a1d791cd03543304e48d5e',1,'SpefParserISPD2012::readFile()'],['../classSDCParser.html#afc0ae26ac89138dd7b84e2986375785f',1,'SDCParser::readFile()']]],
  ['readlineastokens',['readLineAsTokens',['../classParser.html#ae42067f51acd49ccccb0b0373321a421',1,'Parser']]],
  ['register_5finput',['REGISTER_INPUT',['../namespaceTiming__Analysis.html#a16a3b48fc06525858e635c3cde4d0ff9af01b23238ffbb86ab43db28f1ca8498d',1,'Timing_Analysis']]],
  ['report_5ftiming',['report_timing',['../classTiming__Analysis_1_1Timing__Analysis.html#a6d3fd296c18a72b05d36addc14068e16',1,'Timing_Analysis::Timing_Analysis']]],
  ['required_5ftime',['required_time',['../classTiming__Analysis_1_1Timing__Point.html#aab60710f64cbc89f7316515aaca8ea17',1,'Timing_Analysis::Timing_Point']]],
  ['resistor',['Resistor',['../structSpefNetISPD2013_1_1Resistor.html#ac84e89149ed6b112e9c7f65d6970eedc',1,'SpefNetISPD2013::Resistor']]],
  ['resistor',['Resistor',['../structSpefNetISPD2013_1_1Resistor.html',1,'SpefNetISPD2013']]],
  ['resistors',['resistors',['../structSpefNetISPD2013_1_1Node.html#a0fe85a2441e7652f6a593abd9460ac85',1,'SpefNetISPD2013::Node']]],
  ['resistorssize',['resistorsSize',['../classSpefNetISPD2013.html#a1a15314aec6fae289f90b9e7de201fe8',1,'SpefNetISPD2013']]],
  ['result',['Result',['../classTimer_1_1Result.html',1,'Timer']]],
  ['ret',['RET',['../structIF.html#af93da5fd47eed555ff23c8d9022f8212',1,'IF::RET()'],['../structIF_3_01false_00_01ThenType_00_01ElseType_01_4.html#aa7d9ee5d71d3235a17de49470e2a00a0',1,'IF&lt; false, ThenType, ElseType &gt;::RET()']]],
  ['reverse',['reverse',['../classTransitions.html#ae547df9c8b8d6191aa95ca8f3e850605',1,'Transitions']]],
  ['rise',['RISE',['../transitions_8h.html#a424a64da753a3cd5e96ab8d0553a04c4a41106e7d8538710e6d22794a225800a6',1,'transitions.h']]],
  ['risedelay',['riseDelay',['../structLibertyTimingInfo.html#af2baf3e8053ed178d0d3dc8159ab8248',1,'LibertyTimingInfo']]],
  ['risetransition',['riseTransition',['../structLibertyTimingInfo.html#a1b31e1e18c0cc373e1eeaa1e999fbedd',1,'LibertyTimingInfo']]],
  ['root_5fdelay',['root_delay',['../classWireDelayModel.html#a4f4ab93810af8ad90fd9fca0b06de141',1,'WireDelayModel::root_delay()'],['../classLumpedCapacitanceWireDelayModel.html#ab090355a74a21b5d6008352ff2a7d137',1,'LumpedCapacitanceWireDelayModel::root_delay()'],['../classRCTreeWireDelayModel.html#a5575e4f4e598047dd87fee0707d135d3',1,'RCTreeWireDelayModel::root_delay()']]],
  ['root_5fslew',['root_slew',['../classWireDelayModel.html#a9e5344c26b73f549a2b5c38fea8af13d',1,'WireDelayModel::root_slew()'],['../classLumpedCapacitanceWireDelayModel.html#a65e4141bbf97638c2334f71dfbf0ccfd',1,'LumpedCapacitanceWireDelayModel::root_slew()'],['../classRCTreeWireDelayModel.html#aa314aa73bf2e25008d330ad19544e210',1,'RCTreeWireDelayModel::root_slew()']]],
  ['round',['round',['../classLibertyLookupTableInterpolator.html#a41f28d4091ef57ce488a26f0a3aedb0b',1,'LibertyLookupTableInterpolator']]],
  ['runtiminganalysisblocking',['runTimingAnalysisBlocking',['../classTimerInterface.html#ada94a843a56747a6a7b34373a266ab92',1,'TimerInterface']]]
];
