// Seed: 3648665357
module module_0 (
    output id_0
    , id_7,
    input id_1,
    output id_2,
    input logic id_3,
    input id_4,
    input integer id_5,
    output id_6
);
  logic id_8;
  always @(~id_7) begin
    if (1'h0) begin
      id_7 = 1;
    end else begin
      @(posedge id_8) begin
        id_6 <= 1;
      end
    end
  end
  defparam id_9.id_10 = id_3;
  logic id_11 = 1'b0;
  logic id_12 = 1;
  assign id_12 = id_10;
endmodule
