
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'eweinstock6' on host 'mirc161-07' (Windows NT_amd64 version 6.2) on Thu Feb 17 20:27:59 -0500 2022
INFO: [HLS 200-10] In directory 'C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-10] Opening project 'C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj'.
INFO: [HLS 200-10] Adding design file 'firmware/lenet5.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'lenet5_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-10] Opening and resetting solution 'C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/keras-to-hls/lenet5-proj/lenet5_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 8192.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
***** C/RTL SYNTHESIS *****
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/lenet5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 935.301 ; gain = 839.207
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 935.301 ; gain = 839.207
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:57 . Memory (MB): peak = 935.301 ; gain = 839.207
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<5, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config1_mult>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:83) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dense_resource<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config1_mult>' into 'nnet::conv_2d_resource_cl<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config1, config1_mult>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:376) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::max<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, 4>' into 'nnet::pool_op<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, 4, (nnet::Pool_Op)0>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op_limit<config2>' into 'nnet::pooling2d<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config2>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:139) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, 4, (nnet::Pool_Op)0>' into 'nnet::pooling2d<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config2>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:170) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config3_mult>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:83) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dense_resource<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config3_mult>' into 'nnet::conv_2d_resource_cl<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config3, config3_mult>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:376) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op_limit<config4>' into 'nnet::pooling2d_flatten<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config4>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:186) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, 4, (nnet::Pool_Op)0>' into 'nnet::pooling2d_flatten<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config4>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:217) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_0>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:77) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_0>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_1>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:77) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_1>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_2>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:77) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_2>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_3>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:77) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_3>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config6_0>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:77) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config6_0>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config6_1>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:77) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config6_1>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config6_2>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:77) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config6_2>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:77) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, -2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<2, -2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_layer5' into 'lenet5' (firmware/lenet5.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_layer6' into 'lenet5' (firmware/lenet5.cpp:95) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:34 ; elapsed = 00:01:18 . Memory (MB): peak = 935.301 ; gain = 839.207
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:331) in function 'nnet::im2col_2d_cl<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config1>' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:331) in function 'nnet::im2col_2d_cl<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config1>' completely with a factor of 1.
INFO: [XFORM 203-102] Automatically partitioning small array 'pool.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:197) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pool.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:150) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'pool.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:197) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:150) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<5, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config1_mult>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:83) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dense_resource<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config1_mult>' into 'nnet::conv_2d_resource_cl<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config1, config1_mult>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:376) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::max<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, 4>' into 'nnet::pool_op<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, 4, (nnet::Pool_Op)0>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, 4, (nnet::Pool_Op)0>' into 'nnet::pooling2d<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config2>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:170) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config3_mult>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:83) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dense_resource<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config3_mult>' into 'nnet::conv_2d_resource_cl<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config3, config3_mult>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:376) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, 4, (nnet::Pool_Op)0>' into 'nnet::pooling2d_flatten<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config4>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:217) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_0>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_1>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_2>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_3>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config6_0>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config6_1>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<2, -1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config6_2>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::product::WAGE_binary<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<2, -2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<2, -2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_layer5' into 'lenet5' (firmware/lenet5.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_layer6' into 'lenet5' (firmware/lenet5.cpp:95) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:204:13) to (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:203:52) in function 'nnet::pooling2d_flatten<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config4>'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:157:13) to (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:156:52) in function 'nnet::pooling2d<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config2>'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:104:57) to (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:104:48) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config3_mult>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:104:57) to (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:104:48) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config1_mult>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:138:63) to (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:138:55) in function 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config6_2>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:138:63) to (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:138:55) in function 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config6_1>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:138:63) to (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:138:55) in function 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config6_0>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:138:63) to (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:138:55) in function 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_3>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:138:63) to (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:138:55) in function 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_2>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:138:63) to (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:138:55) in function 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_1>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:138:63) to (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:138:55) in function 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_0>'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_flatten<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config4>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:12:9)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config2>' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:12:9)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:01:39 . Memory (MB): peak = 935.301 ; gain = 839.207
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_flatten<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config4>' to 'pooling2d_flatten' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:12:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config2>' to 'pooling2d' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:12:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::im2col_2d_cl<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config3>' to 'im2col_2d_cl' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:327:63)
WARNING: [XFORM 203-631] Renaming function 'nnet::im2col_2d_cl<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config1>' to 'im2col_2d_cl.1' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:327:69)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config3_mult>' to 'dense_resource_rf_le' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:41:45)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config1_mult>' to 'dense_resource_rf_le.1' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:41:45)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_resource_cl<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config3, config3_mult>' to 'conv_2d_resource_cl' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:281:51)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_resource_cl<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config1, config1_mult>' to 'conv_2d_resource_cl.1' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:281:51)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config6_2>' to 'compute_layer' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config6_1>' to 'compute_layer.1' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config6_0>' to 'compute_layer.2' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_3>' to 'compute_layer.3' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_2>' to 'compute_layer.4' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_1>' to 'compute_layer.5' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, config5_0>' to 'compute_layer.6' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_layer<ap_ufixed<1, 1, (ap_q_mode)1, (ap_o_mode)0, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' to 'compute_layer.7' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:41:55)
INFO: [HLS 200-472] Inferring partial write operation for 'res.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:217:8)
INFO: [HLS 200-472] Inferring partial write operation for 'res.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_pooling.h:170:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data_col.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:333:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_col.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:337:25)
INFO: [HLS 200-472] Inferring partial write operation for 'data_col.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:333:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_col.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:337:25)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:67:9)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:83:31)
INFO: [HLS 200-472] Inferring partial write operation for 'res.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:106:9)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:67:9)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:83:31)
INFO: [HLS 200-472] Inferring partial write operation for 'res.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:106:9)
INFO: [HLS 200-472] Inferring partial write operation for 'res.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:379:17)
INFO: [HLS 200-472] Inferring partial write operation for 'res.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_conv2d_resource.h:379:17)
INFO: [HLS 200-472] Inferring partial write operation for 'mult.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114:23)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:123:9)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:133:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mult.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114:23)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:123:9)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:133:6)
INFO: [HLS 200-472] Inferring partial write operation for 'res.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:142:9)
INFO: [HLS 200-472] Inferring partial write operation for 'mult.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114:23)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:123:9)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:133:6)
INFO: [HLS 200-472] Inferring partial write operation for 'res.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:142:9)
INFO: [HLS 200-472] Inferring partial write operation for 'mult.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114:23)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:123:9)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:133:6)
INFO: [HLS 200-472] Inferring partial write operation for 'res.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:142:9)
INFO: [HLS 200-472] Inferring partial write operation for 'mult.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114:23)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:123:9)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:133:6)
INFO: [HLS 200-472] Inferring partial write operation for 'res.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:142:9)
INFO: [HLS 200-472] Inferring partial write operation for 'mult.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114:23)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:123:9)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:133:6)
INFO: [HLS 200-472] Inferring partial write operation for 'res.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:142:9)
INFO: [HLS 200-472] Inferring partial write operation for 'mult.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114:23)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:123:9)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:133:6)
INFO: [HLS 200-472] Inferring partial write operation for 'res.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:142:9)
INFO: [HLS 200-472] Inferring partial write operation for 'mult.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:114:23)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:123:9)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:133:6)
INFO: [HLS 200-472] Inferring partial write operation for 'res.V' (C:/Users/eweinstock6/Documents/hls4ml/scripts/sherylll/nnet_utils\nnet_layer.h:142:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:18 ; elapsed = 00:02:02 . Memory (MB): peak = 935.301 ; gain = 839.207
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet5' ...
WARNING: [SYN 201-103] Legalizing function name 'im2col_2d_cl.1' to 'im2col_2d_cl_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource_rf_le.1' to 'dense_resource_rf_le_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_resource_cl.1' to 'conv_2d_resource_cl_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute_layer.6' to 'compute_layer_6'.
WARNING: [SYN 201-103] Legalizing function name 'compute_layer.5' to 'compute_layer_5'.
WARNING: [SYN 201-103] Legalizing function name 'compute_layer.4' to 'compute_layer_4'.
WARNING: [SYN 201-103] Legalizing function name 'compute_layer.3' to 'compute_layer_3'.
WARNING: [SYN 201-103] Legalizing function name 'compute_layer.2' to 'compute_layer_2'.
WARNING: [SYN 201-103] Legalizing function name 'compute_layer.1' to 'compute_layer_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute_layer.7' to 'compute_layer_7'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'im2col_2d_cl_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 122.47 seconds; current allocated memory: 430.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 430.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_rf_le_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 430.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 430.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_resource_cl_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 431.024 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 431.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 431.635 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 432.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'im2col_2d_cl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 432.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 432.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_rf_le' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 432.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 433.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_resource_cl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 433.333 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 433.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_flatten' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 433.942 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 434.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_layer_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.405 seconds; current allocated memory: 434.748 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 435.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_layer_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 435.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 435.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_layer_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 436.118 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 436.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_layer_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.367 seconds; current allocated memory: 436.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 437.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 437.534 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 437.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 438.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 438.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 438.971 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 439.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_layer_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 439.576 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 439.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 439.997 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.799 seconds; current allocated memory: 441.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'im2col_2d_cl_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'im2col_2d_cl_1'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 442.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_rf_le_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_resource_rf_le_1_w1_V' to 'dense_resource_rfbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_resource_rf_le_1_acc_V' to 'dense_resource_rfcud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_rf_le_1'.
INFO: [HLS 200-111]  Elapsed time: 0.448 seconds; current allocated memory: 443.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_resource_cl_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2d_resource_cl_1_data_col_V' to 'conv_2d_resource_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2d_resource_cl_1_res_V_assign' to 'conv_2d_resource_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_resource_cl_1'.
INFO: [HLS 200-111]  Elapsed time: 0.706 seconds; current allocated memory: 445.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d'.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 446.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'im2col_2d_cl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'im2col_2d_cl'.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 449.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_rf_le' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_resource_rf_le_w3_V' to 'dense_resource_rffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_resource_rf_le_acc_V' to 'dense_resource_rfg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_rf_le'.
INFO: [HLS 200-111]  Elapsed time: 0.521 seconds; current allocated memory: 450.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_resource_cl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2d_resource_cl_data_col_V' to 'conv_2d_resource_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2d_resource_cl_res_V_assign' to 'conv_2d_resource_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_resource_cl'.
INFO: [HLS 200-111]  Elapsed time: 0.749 seconds; current allocated memory: 452.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_flatten' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_flatten'.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 453.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_layer_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_layer_6_w5_0_V' to 'compute_layer_6_wjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_layer_6_mult_V' to 'compute_layer_6_mkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_layer_6_acc_V' to 'compute_layer_6_albW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_layer_6'.
INFO: [HLS 200-111]  Elapsed time: 0.998 seconds; current allocated memory: 455.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_layer_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_layer_5_w5_1_V' to 'compute_layer_5_wmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_layer_5_mult_V' to 'compute_layer_5_mncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_layer_5_acc_V' to 'compute_layer_5_aocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_layer_5'.
INFO: [HLS 200-111]  Elapsed time: 0.863 seconds; current allocated memory: 457.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_layer_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_layer_4_w5_2_V' to 'compute_layer_4_wpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_layer_4_mult_V' to 'compute_layer_4_mqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_layer_4_acc_V' to 'compute_layer_4_arcU' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_layer_4'.
INFO: [HLS 200-111]  Elapsed time: 0.886 seconds; current allocated memory: 459.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_layer_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_layer_3_w5_3_V' to 'compute_layer_3_wsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_layer_3_mult_V' to 'compute_layer_3_mtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_layer_3_acc_V' to 'compute_layer_3_audo' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_layer_3'.
INFO: [HLS 200-111]  Elapsed time: 0.898 seconds; current allocated memory: 462.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_layer_2_w6_0_V' to 'compute_layer_2_wvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_layer_2_mult_V' to 'compute_layer_2_mwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_layer_2_acc_V' to 'compute_layer_2_axdS' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_layer_2'.
INFO: [HLS 200-111]  Elapsed time: 1.009 seconds; current allocated memory: 464.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_layer_1_w6_1_V' to 'compute_layer_1_wyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_layer_1_mult_V' to 'compute_layer_1_mzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_layer_1_acc_V' to 'compute_layer_1_aAem' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_layer_1'.
INFO: [HLS 200-111]  Elapsed time: 0.963 seconds; current allocated memory: 466.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_layer_w6_2_V' to 'compute_layer_w6_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_layer_mult_V' to 'compute_layer_mulCeG' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.976 seconds; current allocated memory: 468.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_layer_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_layer_7_w7_V' to 'compute_layer_7_wDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_layer_7_mult_V' to 'compute_layer_7_mEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_layer_7_acc_V' to 'compute_layer_7_aFfa' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_layer_7'.
INFO: [HLS 200-111]  Elapsed time: 0.957 seconds; current allocated memory: 470.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet5/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet5/res_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet5/const_size_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet5/const_size_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet5' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet5'.
INFO: [HLS 200-111]  Elapsed time: 0.849 seconds; current allocated memory: 472.291 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 149.12 MHz
INFO: [RTMG 210-279] Implementing memory 'dense_resource_rfbkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_resource_rfcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_2d_resource_dEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_2d_resource_eOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'dense_resource_rffYi_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_resource_rfg8j_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_2d_resource_hbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_2d_resource_ibs_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'compute_layer_6_wjbC_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_layer_6_mkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_layer_6_albW_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'compute_layer_5_wmb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_layer_4_wpcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_layer_3_wsc4_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_layer_3_mtde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_layer_3_audo_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'compute_layer_2_wvdy_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_layer_2_mwdI_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_layer_2_axdS_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'compute_layer_1_wyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_layer_w6_Bew_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_layer_mulCeG_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_layer_acc_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'compute_layer_7_wDeQ_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_layer_7_mEe0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_layer_7_aFfa_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet5_layer1_out_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet5_layer2_out_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet5_layer3_out_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet5_layer4_out_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet5_layer5_out_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet5_layer6_out_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:38 ; elapsed = 00:02:35 . Memory (MB): peak = 935.301 ; gain = 839.207
INFO: [VHDL 208-304] Generating VHDL RTL for lenet5.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet5.
***** EXPORT IP *****
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
bad lexical cast: source type value could not be interpreted as target
    while executing
"rdi::set_property core_revision 2202172030 {component component_1}"
    invoked from within
"set_property core_revision $Revision $core"
    (file "run_ippack.tcl" line 871)
INFO: [Common 17-206] Exiting Vivado at Thu Feb 17 20:30:46 2022...
ERROR: [IMPL 213-28] Failed to generate IP.
command 'ap_source' returned error code
    while executing
"source build_prj.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 [list source $arg] "

INFO: [HLS 200-112] Total elapsed time: 167.175 seconds; peak allocated memory: 472.291 MB.
INFO: [Common 17-206] Exiting vivado_hls at Thu Feb 17 20:30:46 2022...
