TOPLEVEL = Join
MODULE = join_test
VERILOG_SOURCES = $(WORKDIR)/gen/Join.v $(WORKDIR)/gen/DelayElementSim_*.v
include $(shell cocotb-config --makefiles)/Makefile.sim