

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 63 clock pin(s) of sequential element(s)
0 instances converted, 63 sequential instances remain driven by gated/generated clocks

==================================================================== Gated/Generated Clocks =====================================================================
Clock Tree ID     Driving Element                     Drive Element Type     Unconverted Fanout     Sample Instance                Explanation                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_5       clk_generation.clk_divided.Q[0]     dffe                   40                     sync.temp_col[3:0]             Clock Optimization not enabled
@KP:ckid0_6       clk_generation.hf_osc.CLKHF         HSOSC                  23                     clk_generation.clk_divided     Clock Optimization not enabled
=================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

