{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 22 22:59:37 2021 " "Info: Processing started: Mon Mar 22 22:59:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mod256add1 -c mod256add1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mod256add1 -c mod256add1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "mod256add1.bdf" "" { Schematic "D:/yangxiaopeng/mod256add1/mod256add1.bdf" { { 72 0 168 88 "clk" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "mod16add1extend:inst1\|inst2 " "Info: Detected ripple clock \"mod16add1extend:inst1\|inst2\" as buffer" {  } { { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod256add1/mod16add1extend.bdf" { { 272 704 768 352 "inst2" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "mod16add1extend:inst1\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "mod16add1extend:inst1\|inst1 " "Info: Detected ripple clock \"mod16add1extend:inst1\|inst1\" as buffer" {  } { { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod256add1/mod16add1extend.bdf" { { 272 504 568 352 "inst1" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "mod16add1extend:inst1\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "mod16add1extend:inst1\|inst " "Info: Detected ripple clock \"mod16add1extend:inst1\|inst\" as buffer" {  } { { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod256add1/mod16add1extend.bdf" { { 272 312 376 352 "inst" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "mod16add1extend:inst1\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "mod16add1extend:inst\|inst4 " "Info: Detected ripple clock \"mod16add1extend:inst\|inst4\" as buffer" {  } { { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod256add1/mod16add1extend.bdf" { { 272 856 920 352 "inst4" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "mod16add1extend:inst\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "mod16add1extend:inst\|inst2 " "Info: Detected ripple clock \"mod16add1extend:inst\|inst2\" as buffer" {  } { { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod256add1/mod16add1extend.bdf" { { 272 704 768 352 "inst2" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "mod16add1extend:inst\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "mod16add1extend:inst\|inst1 " "Info: Detected ripple clock \"mod16add1extend:inst\|inst1\" as buffer" {  } { { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod256add1/mod16add1extend.bdf" { { 272 504 568 352 "inst1" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "mod16add1extend:inst\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "mod16add1extend:inst\|inst " "Info: Detected ripple clock \"mod16add1extend:inst\|inst\" as buffer" {  } { { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod256add1/mod16add1extend.bdf" { { 272 312 376 352 "inst" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "mod16add1extend:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register mod16add1extend:inst\|inst mod16add1extend:inst\|inst 360.1 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 360.1 MHz between source register \"mod16add1extend:inst\|inst\" and destination register \"mod16add1extend:inst\|inst\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Longest register register " "Info: + Longest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mod16add1extend:inst\|inst 1 REG LCFF_X1_Y11_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y11_N1; Fanout = 3; REG Node = 'mod16add1extend:inst\|inst'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { mod16add1extend:inst|inst } "NODE_NAME" } } { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod256add1/mod16add1extend.bdf" { { 272 312 376 352 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns mod16add1extend:inst\|inst~2 2 COMB LCCOMB_X1_Y11_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X1_Y11_N0; Fanout = 1; COMB Node = 'mod16add1extend:inst\|inst~2'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { mod16add1extend:inst|inst mod16add1extend:inst|inst~2 } "NODE_NAME" } } { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod256add1/mod16add1extend.bdf" { { 272 312 376 352 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns mod16add1extend:inst\|inst 3 REG LCFF_X1_Y11_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X1_Y11_N1; Fanout = 3; REG Node = 'mod16add1extend:inst\|inst'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { mod16add1extend:inst|inst~2 mod16add1extend:inst|inst } "NODE_NAME" } } { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod256add1/mod16add1extend.bdf" { { 272 312 376 352 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { mod16add1extend:inst|inst mod16add1extend:inst|inst~2 mod16add1extend:inst|inst } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { mod16add1extend:inst|inst {} mod16add1extend:inst|inst~2 {} mod16add1extend:inst|inst {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.233 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.233 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns clk 1 CLK PIN_30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_30; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mod256add1.bdf" "" { Schematic "D:/yangxiaopeng/mod256add1/mod256add1.bdf" { { 72 0 168 88 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.666 ns) 3.233 ns mod16add1extend:inst\|inst 2 REG LCFF_X1_Y11_N1 3 " "Info: 2: + IC(1.582 ns) + CELL(0.666 ns) = 3.233 ns; Loc. = LCFF_X1_Y11_N1; Fanout = 3; REG Node = 'mod16add1extend:inst\|inst'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.248 ns" { clk mod16add1extend:inst|inst } "NODE_NAME" } } { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod256add1/mod16add1extend.bdf" { { 272 312 376 352 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.651 ns ( 51.07 % ) " "Info: Total cell delay = 1.651 ns ( 51.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.582 ns ( 48.93 % ) " "Info: Total interconnect delay = 1.582 ns ( 48.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.233 ns" { clk mod16add1extend:inst|inst } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.233 ns" { clk {} clk~combout {} mod16add1extend:inst|inst {} } { 0.000ns 0.000ns 1.582ns } { 0.000ns 0.985ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.233 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.233 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns clk 1 CLK PIN_30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_30; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mod256add1.bdf" "" { Schematic "D:/yangxiaopeng/mod256add1/mod256add1.bdf" { { 72 0 168 88 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.666 ns) 3.233 ns mod16add1extend:inst\|inst 2 REG LCFF_X1_Y11_N1 3 " "Info: 2: + IC(1.582 ns) + CELL(0.666 ns) = 3.233 ns; Loc. = LCFF_X1_Y11_N1; Fanout = 3; REG Node = 'mod16add1extend:inst\|inst'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.248 ns" { clk mod16add1extend:inst|inst } "NODE_NAME" } } { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod256add1/mod16add1extend.bdf" { { 272 312 376 352 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.651 ns ( 51.07 % ) " "Info: Total cell delay = 1.651 ns ( 51.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.582 ns ( 48.93 % ) " "Info: Total interconnect delay = 1.582 ns ( 48.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.233 ns" { clk mod16add1extend:inst|inst } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.233 ns" { clk {} clk~combout {} mod16add1extend:inst|inst {} } { 0.000ns 0.000ns 1.582ns } { 0.000ns 0.985ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.233 ns" { clk mod16add1extend:inst|inst } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.233 ns" { clk {} clk~combout {} mod16add1extend:inst|inst {} } { 0.000ns 0.000ns 1.582ns } { 0.000ns 0.985ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod256add1/mod16add1extend.bdf" { { 272 312 376 352 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod256add1/mod16add1extend.bdf" { { 272 312 376 352 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { mod16add1extend:inst|inst mod16add1extend:inst|inst~2 mod16add1extend:inst|inst } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { mod16add1extend:inst|inst {} mod16add1extend:inst|inst~2 {} mod16add1extend:inst|inst {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.233 ns" { clk mod16add1extend:inst|inst } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.233 ns" { clk {} clk~combout {} mod16add1extend:inst|inst {} } { 0.000ns 0.000ns 1.582ns } { 0.000ns 0.985ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { mod16add1extend:inst|inst } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { mod16add1extend:inst|inst {} } {  } {  } "" } } { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod256add1/mod16add1extend.bdf" { { 272 312 376 352 "inst" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q7 mod16add1extend:inst1\|inst4 20.302 ns register " "Info: tco from clock \"clk\" to destination pin \"q7\" through register \"mod16add1extend:inst1\|inst4\" is 20.302 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 14.966 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 14.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns clk 1 CLK PIN_30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_30; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mod256add1.bdf" "" { Schematic "D:/yangxiaopeng/mod256add1/mod256add1.bdf" { { 72 0 168 88 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.970 ns) 3.537 ns mod16add1extend:inst\|inst 2 REG LCFF_X1_Y11_N1 3 " "Info: 2: + IC(1.582 ns) + CELL(0.970 ns) = 3.537 ns; Loc. = LCFF_X1_Y11_N1; Fanout = 3; REG Node = 'mod16add1extend:inst\|inst'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.552 ns" { clk mod16add1extend:inst|inst } "NODE_NAME" } } { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod256add1/mod16add1extend.bdf" { { 272 312 376 352 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.970 ns) 4.903 ns mod16add1extend:inst\|inst1 3 REG LCFF_X1_Y11_N27 3 " "Info: 3: + IC(0.396 ns) + CELL(0.970 ns) = 4.903 ns; Loc. = LCFF_X1_Y11_N27; Fanout = 3; REG Node = 'mod16add1extend:inst\|inst1'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { mod16add1extend:inst|inst mod16add1extend:inst|inst1 } "NODE_NAME" } } { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod256add1/mod16add1extend.bdf" { { 272 504 568 352 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.351 ns) + CELL(0.970 ns) 7.224 ns mod16add1extend:inst\|inst2 4 REG LCFF_X4_Y12_N17 3 " "Info: 4: + IC(1.351 ns) + CELL(0.970 ns) = 7.224 ns; Loc. = LCFF_X4_Y12_N17; Fanout = 3; REG Node = 'mod16add1extend:inst\|inst2'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.321 ns" { mod16add1extend:inst|inst1 mod16add1extend:inst|inst2 } "NODE_NAME" } } { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod256add1/mod16add1extend.bdf" { { 272 704 768 352 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.970 ns) 8.884 ns mod16add1extend:inst\|inst4 5 REG LCFF_X4_Y11_N17 3 " "Info: 5: + IC(0.690 ns) + CELL(0.970 ns) = 8.884 ns; Loc. = LCFF_X4_Y11_N17; Fanout = 3; REG Node = 'mod16add1extend:inst\|inst4'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.660 ns" { mod16add1extend:inst|inst2 mod16add1extend:inst|inst4 } "NODE_NAME" } } { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod256add1/mod16add1extend.bdf" { { 272 856 920 352 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.970 ns) 10.248 ns mod16add1extend:inst1\|inst 6 REG LCFF_X4_Y11_N3 3 " "Info: 6: + IC(0.394 ns) + CELL(0.970 ns) = 10.248 ns; Loc. = LCFF_X4_Y11_N3; Fanout = 3; REG Node = 'mod16add1extend:inst1\|inst'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { mod16add1extend:inst|inst4 mod16add1extend:inst1|inst } "NODE_NAME" } } { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod256add1/mod16add1extend.bdf" { { 272 312 376 352 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.970 ns) 11.909 ns mod16add1extend:inst1\|inst1 7 REG LCFF_X5_Y11_N17 3 " "Info: 7: + IC(0.691 ns) + CELL(0.970 ns) = 11.909 ns; Loc. = LCFF_X5_Y11_N17; Fanout = 3; REG Node = 'mod16add1extend:inst1\|inst1'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { mod16add1extend:inst1|inst mod16add1extend:inst1|inst1 } "NODE_NAME" } } { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod256add1/mod16add1extend.bdf" { { 272 504 568 352 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.970 ns) 13.907 ns mod16add1extend:inst1\|inst2 8 REG LCFF_X3_Y11_N25 3 " "Info: 8: + IC(1.028 ns) + CELL(0.970 ns) = 13.907 ns; Loc. = LCFF_X3_Y11_N25; Fanout = 3; REG Node = 'mod16add1extend:inst1\|inst2'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.998 ns" { mod16add1extend:inst1|inst1 mod16add1extend:inst1|inst2 } "NODE_NAME" } } { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod256add1/mod16add1extend.bdf" { { 272 704 768 352 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.666 ns) 14.966 ns mod16add1extend:inst1\|inst4 9 REG LCFF_X3_Y11_N11 2 " "Info: 9: + IC(0.393 ns) + CELL(0.666 ns) = 14.966 ns; Loc. = LCFF_X3_Y11_N11; Fanout = 2; REG Node = 'mod16add1extend:inst1\|inst4'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { mod16add1extend:inst1|inst2 mod16add1extend:inst1|inst4 } "NODE_NAME" } } { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod256add1/mod16add1extend.bdf" { { 272 856 920 352 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.441 ns ( 56.40 % ) " "Info: Total cell delay = 8.441 ns ( 56.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.525 ns ( 43.60 % ) " "Info: Total interconnect delay = 6.525 ns ( 43.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.966 ns" { clk mod16add1extend:inst|inst mod16add1extend:inst|inst1 mod16add1extend:inst|inst2 mod16add1extend:inst|inst4 mod16add1extend:inst1|inst mod16add1extend:inst1|inst1 mod16add1extend:inst1|inst2 mod16add1extend:inst1|inst4 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.966 ns" { clk {} clk~combout {} mod16add1extend:inst|inst {} mod16add1extend:inst|inst1 {} mod16add1extend:inst|inst2 {} mod16add1extend:inst|inst4 {} mod16add1extend:inst1|inst {} mod16add1extend:inst1|inst1 {} mod16add1extend:inst1|inst2 {} mod16add1extend:inst1|inst4 {} } { 0.000ns 0.000ns 1.582ns 0.396ns 1.351ns 0.690ns 0.394ns 0.691ns 1.028ns 0.393ns } { 0.000ns 0.985ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod256add1/mod16add1extend.bdf" { { 272 856 920 352 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.032 ns + Longest register pin " "Info: + Longest register to pin delay is 5.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mod16add1extend:inst1\|inst4 1 REG LCFF_X3_Y11_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y11_N11; Fanout = 2; REG Node = 'mod16add1extend:inst1\|inst4'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { mod16add1extend:inst1|inst4 } "NODE_NAME" } } { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod256add1/mod16add1extend.bdf" { { 272 856 920 352 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.726 ns) + CELL(3.306 ns) 5.032 ns q7 2 PIN PIN_59 0 " "Info: 2: + IC(1.726 ns) + CELL(3.306 ns) = 5.032 ns; Loc. = PIN_59; Fanout = 0; PIN Node = 'q7'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.032 ns" { mod16add1extend:inst1|inst4 q7 } "NODE_NAME" } } { "mod256add1.bdf" "" { Schematic "D:/yangxiaopeng/mod256add1/mod256add1.bdf" { { 296 320 496 312 "q7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.306 ns ( 65.70 % ) " "Info: Total cell delay = 3.306 ns ( 65.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.726 ns ( 34.30 % ) " "Info: Total interconnect delay = 1.726 ns ( 34.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.032 ns" { mod16add1extend:inst1|inst4 q7 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.032 ns" { mod16add1extend:inst1|inst4 {} q7 {} } { 0.000ns 1.726ns } { 0.000ns 3.306ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.966 ns" { clk mod16add1extend:inst|inst mod16add1extend:inst|inst1 mod16add1extend:inst|inst2 mod16add1extend:inst|inst4 mod16add1extend:inst1|inst mod16add1extend:inst1|inst1 mod16add1extend:inst1|inst2 mod16add1extend:inst1|inst4 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.966 ns" { clk {} clk~combout {} mod16add1extend:inst|inst {} mod16add1extend:inst|inst1 {} mod16add1extend:inst|inst2 {} mod16add1extend:inst|inst4 {} mod16add1extend:inst1|inst {} mod16add1extend:inst1|inst1 {} mod16add1extend:inst1|inst2 {} mod16add1extend:inst1|inst4 {} } { 0.000ns 0.000ns 1.582ns 0.396ns 1.351ns 0.690ns 0.394ns 0.691ns 1.028ns 0.393ns } { 0.000ns 0.985ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.032 ns" { mod16add1extend:inst1|inst4 q7 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.032 ns" { mod16add1extend:inst1|inst4 {} q7 {} } { 0.000ns 1.726ns } { 0.000ns 3.306ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 22 22:59:37 2021 " "Info: Processing ended: Mon Mar 22 22:59:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
