
---------- Begin Simulation Statistics ----------
final_tick                                 3741427000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 176758                       # Simulator instruction rate (inst/s)
host_mem_usage                                 728936                       # Number of bytes of host memory used
host_op_rate                                   346405                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    66.50                       # Real time elapsed on the host
host_tick_rate                               56264115                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11753956                       # Number of instructions simulated
sim_ops                                      23035098                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003741                       # Number of seconds simulated
sim_ticks                                  3741427000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12220998                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9783625                       # number of cc regfile writes
system.cpu.committedInsts                    11753956                       # Number of Instructions Simulated
system.cpu.committedOps                      23035098                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.636624                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.636624                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   6463757                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4332278                       # number of floating regfile writes
system.cpu.idleCycles                          128044                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               122009                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2435180                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.396589                       # Inst execution rate
system.cpu.iew.exec_refs                      4906165                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     534431                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  486085                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4697963                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                194                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             12598                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               716838                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            27283117                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4371734                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            282094                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25416181                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2082                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 98379                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 116739                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                103059                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            304                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        41360                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          80649                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  33888056                       # num instructions consuming a value
system.cpu.iew.wb_count                      25250491                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.627576                       # average fanout of values written-back
system.cpu.iew.wb_producers                  21267337                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.374446                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25292503                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31870975                       # number of integer regfile reads
system.cpu.int_regfile_writes                19225498                       # number of integer regfile writes
system.cpu.ipc                               1.570785                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.570785                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            165800      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17455472     67.92%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18967      0.07%     68.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                630585      2.45%     71.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              198413      0.77%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.01%     71.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               324155      1.26%     73.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                11148      0.04%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55478      0.22%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1667728      6.49%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           98703      0.38%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           49215      0.19%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          49152      0.19%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2554221      9.94%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              370314      1.44%     92.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1866322      7.26%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         178924      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25698275                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4663649                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             9187323                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4510539                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5043166                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      291872                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011358                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  125441     42.98%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    363      0.12%     43.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     43.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     76      0.03%     43.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   109      0.04%     43.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     43.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     43.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     43.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     43.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     43.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     43.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     43.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     43.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     43.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     43.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                80      0.03%     43.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     43.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     43.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     43.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     43.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     43.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     43.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     43.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     43.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     43.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     43.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     43.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     43.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     43.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     43.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     43.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     43.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     43.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     43.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  23822      8.16%     51.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1355      0.46%     51.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            137034     46.95%     98.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3592      1.23%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21160698                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           49868920                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20739952                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26488227                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   27280880                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  25698275                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2237                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4248013                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             13010                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2038                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6385578                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7354811                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.494077                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.387074                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1406916     19.13%     19.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              402141      5.47%     24.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              531430      7.23%     31.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1222561     16.62%     48.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1275576     17.34%     65.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              843351     11.47%     77.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              828646     11.27%     88.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              478864      6.51%     95.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              365326      4.97%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7354811                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.434287                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            283611                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           233058                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4697963                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              716838                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9777881                       # number of misc regfile reads
system.cpu.numCycles                          7482855                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1254                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   163                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4695                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       129235                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       259495                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2038                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2657                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2657                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2038                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         9390                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         9390                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   9390                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       300480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       300480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  300480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4695                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4695    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4695                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5708500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           24872000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3741427000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            119400                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       124256                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1868                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3111                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10859                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10859                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2381                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       117020                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6627                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       383125                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                389752                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       271744                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     16136640                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               16408384                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               2                       # Total snoops (count)
system.tol2bus.snoopTraffic                       128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           130260                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000046                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006787                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 130254    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             130260                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          255871500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         191818999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3570998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3741427000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  592                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               124969                       # number of demand (read+write) hits
system.l2.demand_hits::total                   125561                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 592                       # number of overall hits
system.l2.overall_hits::.cpu.data              124969                       # number of overall hits
system.l2.overall_hits::total                  125561                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1787                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2910                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4697                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1787                       # number of overall misses
system.l2.overall_misses::.cpu.data              2910                       # number of overall misses
system.l2.overall_misses::total                  4697                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    139340500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    224890000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        364230500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    139340500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    224890000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       364230500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2379                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           127879                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               130258                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2379                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          127879                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              130258                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.751156                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.022756                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.036059                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.751156                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.022756                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.036059                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77974.538332                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77281.786942                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77545.348095                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77974.538332                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77281.786942                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77545.348095                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1787                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2909                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4696                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1787                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2909                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4696                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    121480500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    195740500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    317221000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    121480500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    195740500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    317221000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.751156                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.022748                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.036052                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.751156                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.022748                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.036052                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67980.134303                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67287.899622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67551.320273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67980.134303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67287.899622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67551.320273                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       124256                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           124256                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       124256                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       124256                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1864                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1864                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1864                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1864                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              8202                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8202                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2657                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2657                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    201657500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     201657500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         10859                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10859                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.244682                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.244682                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75896.687994                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75896.687994                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2657                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2657                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    175087500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    175087500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.244682                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.244682                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65896.687994                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65896.687994                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            592                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                592                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1787                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1787                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    139340500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    139340500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2379                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2379                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.751156                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.751156                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77974.538332                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77974.538332                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1787                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1787                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    121480500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    121480500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.751156                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.751156                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67980.134303                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67980.134303                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        116767                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            116767                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          253                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             253                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     23232500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     23232500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       117020                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        117020                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.002162                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.002162                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 91828.063241                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91828.063241                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          252                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          252                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     20653000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     20653000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.002153                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.002153                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81956.349206                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81956.349206                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3741427000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4119.337765                       # Cycle average of tags in use
system.l2.tags.total_refs                      259486                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4695                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     55.268584                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1602.794710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2516.543054                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.097827                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.153598                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.251424                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4695                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4611                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.286560                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2080599                       # Number of tag accesses
system.l2.tags.data_accesses                  2080599                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3741427000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.cpu.inst::samples      1786.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2909.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000595000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10295                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4695                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4695                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4695                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  300480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     80.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3741338000                       # Total gap between requests
system.mem_ctrls.avgGap                     796877.10                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       114304                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       186176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 30550910.120657172054                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 49760692.912089429796                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1786                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2909                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     48049500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     76441000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26903.42                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26277.41                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       114304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       186176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        300480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       114304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       114304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1786                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2909                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           4695                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     30550910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     49760693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         80311603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     30550910                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     30550910                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     30550910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     49760693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        80311603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 4695                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          325                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          373                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          435                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          422                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          347                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          388                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          254                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          173                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          238                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          213                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          304                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          209                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          161                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          267                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          290                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                36459250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              23475000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          124490500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7765.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26515.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3831                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            81.60                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          853                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   350.161782                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   224.676331                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   316.104335                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          228     26.73%     26.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          193     22.63%     49.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          118     13.83%     63.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           76      8.91%     72.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           70      8.21%     80.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           28      3.28%     83.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           37      4.34%     87.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           15      1.76%     89.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           88     10.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          853                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                300480                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               80.311603                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.63                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               81.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         2634660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1373790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       14122920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 295027200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    284388390                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1197223200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1794770160                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   479.702039                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3109770250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    124800000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    506856750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         3534300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1863345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       19399380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 295027200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    308002350                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1177337760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1805164335                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   482.480170                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3057850000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    124800000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    558777000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3741427000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3741427000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                 116739                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1124848                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  625701                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            617                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4249595                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1237311                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               28302018                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1632                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 476977                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 229835                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 328820                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           27302                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            37100467                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    68997654                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36635380                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6946606                       # Number of floating rename lookups
system.cpu.rename.committedMaps              30398828                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6701633                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      12                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  14                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2798193                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3741427000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3741427000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       750068                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           750068                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       750068                       # number of overall hits
system.cpu.icache.overall_hits::total          750068                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3405                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3405                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3405                       # number of overall misses
system.cpu.icache.overall_misses::total          3405                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    200250000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    200250000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    200250000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    200250000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       753473                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       753473                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       753473                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       753473                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004519                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004519                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004519                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004519                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58810.572687                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58810.572687                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58810.572687                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58810.572687                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          857                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    47.611111                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1868                       # number of writebacks
system.cpu.icache.writebacks::total              1868                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1024                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1024                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1024                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1024                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2381                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2381                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2381                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2381                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    149210000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    149210000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    149210000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    149210000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003160                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003160                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003160                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003160                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62666.946661                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62666.946661                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62666.946661                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62666.946661                       # average overall mshr miss latency
system.cpu.icache.replacements                   1868                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       750068                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          750068                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3405                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3405                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    200250000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    200250000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       753473                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       753473                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004519                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004519                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58810.572687                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58810.572687                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1024                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1024                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2381                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2381                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    149210000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    149210000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003160                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003160                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62666.946661                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62666.946661                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3741427000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.785301                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              752448                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2380                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            316.154622                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.785301                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.993721                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993721                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          424                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6030164                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6030164                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3741427000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       82129                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  612886                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  634                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 304                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 262250                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  422                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    566                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     4464552                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      535102                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           320                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           269                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3741427000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3741427000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3741427000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      753881                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           567                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3741427000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   790844                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1807154                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   4030228                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                609846                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 116739                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2390193                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2808                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               28887908                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 11719                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         31673063                       # The number of ROB reads
system.cpu.rob.writes                        55051069                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      3745707                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3745707                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3747812                       # number of overall hits
system.cpu.dcache.overall_hits::total         3747812                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1088506                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1088506                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1089105                       # number of overall misses
system.cpu.dcache.overall_misses::total       1089105                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9656256499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9656256499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9656256499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9656256499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4834213                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4834213                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4836917                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4836917                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.225167                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.225167                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.225165                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.225165                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data  8871.110034                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8871.110034                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data  8866.230987                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8866.230987                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7833                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               764                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.252618                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       124256                       # number of writebacks
system.cpu.dcache.writebacks::total            124256                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       961041                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       961041                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       961041                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       961041                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       127465                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       127465                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       127879                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       127879                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1727710999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1727710999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1732748999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1732748999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026367                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026367                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026438                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026438                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 13554.395316                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13554.395316                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 13549.910454                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13549.910454                       # average overall mshr miss latency
system.cpu.dcache.replacements                 127367                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3301313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3301313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1077644                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1077644                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9340076500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9340076500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4378957                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4378957                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.246096                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.246096                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  8667.126157                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8667.126157                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       961037                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       961037                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       116607                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       116607                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1422496000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1422496000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.026629                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.026629                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12199.061806                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12199.061806                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       444394                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         444394                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        10862                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10862                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    316179999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    316179999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       455256                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       455256                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023859                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023859                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 29108.819646                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29108.819646                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10858                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10858                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    305214999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    305214999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023850                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023850                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 28109.688617                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28109.688617                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2105                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2105                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          599                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          599                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2704                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2704                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.221524                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.221524                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          414                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          414                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      5038000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5038000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.153107                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.153107                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 12169.082126                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12169.082126                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3741427000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.540213                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3875691                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            127879                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.307486                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.540213                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987383                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987383                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          225                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          252                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38823215                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38823215                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3741427000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3741427000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3092071                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2929282                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            117396                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2547381                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2543388                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.843251                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   37072                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           11824                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               8748                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3076                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          463                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4193785                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            115015                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      6764570                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.405257                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.548607                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2528606     37.38%     37.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          822067     12.15%     49.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          408111      6.03%     55.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          250325      3.70%     59.27% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          256115      3.79%     63.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           55885      0.83%     63.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           63090      0.93%     64.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           79559      1.18%     65.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2300812     34.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      6764570                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11753956                       # Number of instructions committed
system.cpu.commit.opsCommitted               23035098                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4539665                       # Number of memory references committed
system.cpu.commit.loads                       4085077                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2257293                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4483498                       # Number of committed floating point instructions.
system.cpu.commit.integer                    20468201                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 27379                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       134211      0.58%      0.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15318868     66.50%     67.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        18643      0.08%     67.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       567325      2.46%     69.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       197707      0.86%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.01%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       323704      1.41%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11138      0.05%     71.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        55423      0.24%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.01%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1667728      7.24%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        98667      0.43%     79.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv        49203      0.21%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        49152      0.21%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2245175      9.75%     90.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       286837      1.25%     91.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1839902      7.99%     99.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       167751      0.73%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     23035098                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2300812                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  11753956                       # Number of Instructions committed
system.cpu.thread0.numOps                    23035098                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles             847935                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15963154                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3092071                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2589208                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6384541                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  238890                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  365                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2466                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    753475                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 21200                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            7354811                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              4.138343                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.399695                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  1831732     24.91%     24.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    67263      0.91%     25.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1842341     25.05%     50.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   130107      1.77%     52.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   162999      2.22%     54.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   114511      1.56%     56.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   182495      2.48%     58.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   211961      2.88%     61.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2811402     38.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              7354811                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.413221                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.133297                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
