[
  {
    "author": [
      {
        "family": "Arvind",
        "given": "K."
      },
      {
        "family": "Nikhil",
        "given": "R.S."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE Trans Comput"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "300–318"
    ],
    "title": [
      "Executing a program on the MIT tagged-token dataflow architecture"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "citation-number": [
      "2."
    ],
    "note": [
      "Accessed September 7, 2012"
    ],
    "title": [
      "Gaisler J Fault-tolerant microprocessors for space applications"
    ],
    "type": null,
    "url": [
      "http://www.gaisler.com/doc/"
    ]
  },
  {
    "author": [
      {
        "family": "Gaisler",
        "given": "J."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "2001"
    ],
    "genre": [
      "Gaisler research"
    ],
    "title": [
      "The LEON processor user’s manual"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Gaisler",
        "given": "J."
      },
      {
        "family": "Catovic",
        "given": "E."
      },
      {
        "family": "Habinc",
        "given": "S."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Gaisler research"
    ],
    "date": [
      "2007"
    ],
    "title": [
      "GRLIB IP library user’s manual"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Gaisler",
        "given": "J."
      },
      {
        "family": "Catovic",
        "given": "E."
      },
      {
        "family": "Isomaki",
        "given": "M."
      },
      {
        "family": "Glembo",
        "given": "K."
      },
      {
        "family": "Habinc",
        "given": "S."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Gaisler research"
    ],
    "date": [
      "2007"
    ],
    "title": [
      "GRLIB IP core user’s manual"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Guz",
        "given": "Z."
      },
      {
        "family": "Bolotin",
        "given": "E."
      },
      {
        "family": "Keidar",
        "given": "I."
      },
      {
        "family": "Kolodny",
        "given": "A."
      },
      {
        "family": "Mendelson",
        "given": "A."
      },
      {
        "family": "Weiser",
        "given": "U.C."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE Comput Archit Lett"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "25–28"
    ],
    "title": [
      "Many-core vs. manythread machines: stay away from the valley"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "given": "I.E.E.E."
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "IEEE Computer Society press"
    ],
    "title": [
      "IEEE standard for a 32-bit microprocessor architecture (IEEE-Std 1754–1994"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "8."
    ],
    "note": [
      "Accessed September 7, 2012"
    ],
    "title": [
      "Independent JPEG Group Independent JPEG Group"
    ],
    "type": null,
    "url": [
      "http://www.ijg.org/."
    ]
  },
  {
    "author": [
      {
        "family": "Jesshope",
        "given": "C."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Computer systems: architectures, modeling, and simulation"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "383–392"
    ],
    "publisher": [
      "Springer, Berlin/Heidelberg"
    ],
    "title": [
      "Scalable instruction-level parallelism"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Jesshope",
        "given": "C.R."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Asia-pacific computer systems architecture conference"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Berlin/Heidelberg"
    ],
    "pages": [
      "147–160"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "μ TC – an intermediate language for programming chip multiprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jesshope",
        "given": "C.R."
      },
      {
        "family": "Luo",
        "given": "B."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings of the 5th Australasian computer architecture conference"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "34–41"
    ],
    "publisher": [
      "IEEE Computer Society Press, Los Alamitos"
    ],
    "title": [
      "Micro-threading: a new approach to future RISC"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kissell",
        "given": "K.D."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "High performance embedded architectures and compilers. Lecture notes in computer science"
    ],
    "date": [
      "2008"
    ],
    "editor": [
      {
        "family": "Stenstrom",
        "given": "P."
      },
      {
        "family": "Dubois",
        "given": "M."
      },
      {
        "family": "Katevenis",
        "given": "M."
      },
      {
        "family": "Gupta",
        "given": "R."
      },
      {
        "family": "Ungerer",
        "given": "T."
      }
    ],
    "location": [
      "Berlin/Heidelberg"
    ],
    "pages": [
      "9–21"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "MIPS MT: a multithreaded RISC architecture for embedded real-time processing"
    ],
    "type": "chapter",
    "volume": [
      "4917"
    ]
  },
  {
    "author": [
      {
        "family": "Kongentira",
        "given": "P."
      },
      {
        "family": "Aingaran",
        "given": "K."
      },
      {
        "family": "Olukotum",
        "given": "K."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "21–29"
    ],
    "title": [
      "Niagara: a 32-way multithreaded SPARC processor"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Saavedra-Barrera",
        "given": "R.H."
      },
      {
        "family": "Culler",
        "given": "D.E."
      },
      {
        "family": "Eicken",
        "given": "T.",
        "particle": "von"
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proceedings of the second annual ACM symposium on parallel algorithms and architectures, SPAA ’90"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Greece",
      "New York"
    ],
    "pages": [
      "169–178"
    ],
    "publisher": [
      "Island of Crete",
      "ACM"
    ],
    "title": [
      "Analysis of multithreaded architectures for parallel computing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "S.P.A.R.C."
      }
    ],
    "citation-number": [
      "15."
    ],
    "date": [
      "1992"
    ],
    "publisher": [
      "SPARC International, Inc"
    ],
    "title": [
      "SPARC architecture manual, Version 8"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Takayanagi",
        "given": "T."
      },
      {
        "family": "Shin",
        "given": "J.L."
      },
      {
        "family": "Petrick",
        "given": "B."
      },
      {
        "family": "Su",
        "given": "J."
      },
      {
        "family": "Leon",
        "given": "A.S."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proceedings of the 41st annual design automation conference, DAC ’04"
    ],
    "date": [
      "2004"
    ],
    "editor": [
      {
        "family": "Malik",
        "given": "S."
      },
      {
        "family": "Fix",
        "given": "L."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      }
    ],
    "location": [
      "San Diego, CA",
      "New York"
    ],
    "pages": [
      "673–677"
    ],
    "publisher": [
      "ACM"
    ],
    "title": [
      "A dual-core 64b ULTRASPARC microprocessor for dense server applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Danek",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "date": [
      "2013"
    ],
    "location": [
      "Media, LLC"
    ],
    "publisher": [
      "Springer Science+Business"
    ],
    "title": [
      "UTLEON3: Exploring Fine-Grain Multi-Threading in FPGAs, 215 DOI 10.1007/978-1-4614-2410-9, ©"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "17."
    ],
    "note": [
      "Accessed September 7, 2012"
    ],
    "title": [
      "The Apple-CORE Consortium Architecture paradigms and programming languages for efficient programming of multiple COREs"
    ],
    "type": null,
    "url": [
      "http://www.apple-core.info."
    ]
  },
  {
    "author": [
      {
        "family": "Ungerer",
        "given": "T."
      },
      {
        "family": "Robic",
        "given": "B."
      },
      {
        "family": "Silc",
        "given": "J."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "ACM Comput Surv"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "29–63"
    ],
    "title": [
      "A survey of processors with explicit multithreading"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Waldspurger",
        "given": "C.A."
      },
      {
        "family": "Weihl",
        "given": "W.E."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proceedings of the 20th annual international symposium on computer architecture, ISCA ’93"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "San Diego, CA",
      "New York"
    ],
    "pages": [
      "120–130"
    ],
    "publisher": [
      "ACM"
    ],
    "title": [
      "Register relocation: flexible contexts for multithreading"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "20."
    ],
    "note": [
      "Accessed September 7, 2012"
    ],
    "title": [
      "Xilinx Xilinx university program xupv5-lx110t development system"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/"
    ]
  }
]
