Information: Updating design information... (UID-85)
Warning: Design 'processor' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : processor
Version: J-2014.09-SP4
Date   : Fri Mar 11 21:12:57 2016
****************************************


  Timing Path Group 'ref_clk'
  -----------------------------------
  Levels of Logic:              20.00
  Critical Path Length:          3.40
  Critical Path Slack:          -1.41
  Critical Path Clk Period:      2.00
  Total Negative Slack:      -2819.84
  No. of Violating Paths:     2273.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          2
  Hierarchical Port Count:        212
  Leaf Cell Count:              16770
  Buf/Inv Cell Count:            1719
  Buf Cell Count:                 657
  Inv Cell Count:                1062
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     14086
  Sequential Cell Count:         2684
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    32953.073699
  Noncombinational Area: 17702.400894
  Buf/Inv Area:           2718.578436
  Total Buffer Area:          1366.79
  Total Inverter Area:        1351.79
  Macro/Black Box Area:      0.000000
  Net Area:              23369.845768
  -----------------------------------
  Cell Area:             50655.474593
  Design Area:           74025.320361


  Design Rules
  -----------------------------------
  Total Number of Nets:         16844
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: zuma.eecs.uci.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   17.24
  Logic Optimization:                 10.15
  Mapping Optimization:              196.45
  -----------------------------------------
  Overall Compile Time:              340.01
  Overall Compile Wall Clock Time:   346.80

  --------------------------------------------------------------------

  Design  WNS: 1.41  TNS: 2819.84  Number of Violating Paths: 2273


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
