

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_120_17'
================================================================
* Date:           Fri May 10 16:27:17 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_28 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.421 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_120_17  |        8|        8|         1|          1|          1|     8|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     110|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     4|       0|     150|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      76|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|      76|     305|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U218  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mux_16_4_32_1_1_U219       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U220       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   4|  0| 150|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln120_fu_303_p2    |         +|   0|  0|  12|           4|           2|
    |add_ln126_1_fu_297_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln126_fu_256_p2    |         +|   0|  0|  12|           5|           1|
    |icmp_ln120_fu_205_p2   |      icmp|   0|  0|  13|           5|           6|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 110|          79|          75|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add245256_fu_68          |   9|          2|   64|        128|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_76                  |   9|          2|    4|          8|
    |k_3_fu_72                |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   75|        150|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add245256_fu_68          |  64|   0|   64|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_76                  |   4|   0|    4|          0|
    |k_3_fu_72                |   5|   0|    5|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  76|   0|   76|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+----------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_120_17|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_120_17|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_120_17|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_120_17|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_120_17|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_120_17|  return value|
|arg1_r_8_reload       |   in|   32|     ap_none|                  arg1_r_8_reload|        scalar|
|arg1_r_9_reload       |   in|   32|     ap_none|                  arg1_r_9_reload|        scalar|
|arg1_r_10_reload      |   in|   32|     ap_none|                 arg1_r_10_reload|        scalar|
|arg1_r_11_reload      |   in|   32|     ap_none|                 arg1_r_11_reload|        scalar|
|arg1_r_12_reload      |   in|   32|     ap_none|                 arg1_r_12_reload|        scalar|
|arg1_r_13_reload      |   in|   32|     ap_none|                 arg1_r_13_reload|        scalar|
|arg1_r_14_reload      |   in|   32|     ap_none|                 arg1_r_14_reload|        scalar|
|arg1_r_15_reload      |   in|   32|     ap_none|                 arg1_r_15_reload|        scalar|
|arg2_r_8_reload       |   in|   32|     ap_none|                  arg2_r_8_reload|        scalar|
|arg2_r_9_reload       |   in|   32|     ap_none|                  arg2_r_9_reload|        scalar|
|arg2_r_10_reload      |   in|   32|     ap_none|                 arg2_r_10_reload|        scalar|
|arg2_r_11_reload      |   in|   32|     ap_none|                 arg2_r_11_reload|        scalar|
|arg2_r_12_reload      |   in|   32|     ap_none|                 arg2_r_12_reload|        scalar|
|arg2_r_13_reload      |   in|   32|     ap_none|                 arg2_r_13_reload|        scalar|
|arg2_r_14_reload      |   in|   32|     ap_none|                 arg2_r_14_reload|        scalar|
|arg2_r_15_reload      |   in|   32|     ap_none|                 arg2_r_15_reload|        scalar|
|add245256_out         |  out|   64|      ap_vld|                    add245256_out|       pointer|
|add245256_out_ap_vld  |  out|    1|      ap_vld|                    add245256_out|       pointer|
+----------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%add245256 = alloca i32 1"   --->   Operation 4 'alloca' 'add245256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k_3 = alloca i32 1"   --->   Operation 5 'alloca' 'k_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arg2_r_15_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_15_reload"   --->   Operation 7 'read' 'arg2_r_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arg2_r_14_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_14_reload"   --->   Operation 8 'read' 'arg2_r_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arg2_r_13_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_13_reload"   --->   Operation 9 'read' 'arg2_r_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arg2_r_12_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_12_reload"   --->   Operation 10 'read' 'arg2_r_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arg2_r_11_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_11_reload"   --->   Operation 11 'read' 'arg2_r_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg2_r_10_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_10_reload"   --->   Operation 12 'read' 'arg2_r_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg2_r_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_9_reload"   --->   Operation 13 'read' 'arg2_r_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg2_r_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_8_reload"   --->   Operation 14 'read' 'arg2_r_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg1_r_15_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_15_reload"   --->   Operation 15 'read' 'arg1_r_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg1_r_14_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_14_reload"   --->   Operation 16 'read' 'arg1_r_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg1_r_13_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_13_reload"   --->   Operation 17 'read' 'arg1_r_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arg1_r_12_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_12_reload"   --->   Operation 18 'read' 'arg1_r_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg1_r_11_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_11_reload"   --->   Operation 19 'read' 'arg1_r_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arg1_r_10_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_10_reload"   --->   Operation 20 'read' 'arg1_r_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arg1_r_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_9_reload"   --->   Operation 21 'read' 'arg1_r_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arg1_r_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_8_reload"   --->   Operation 22 'read' 'arg1_r_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 15, i4 %i"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 8, i5 %k_3"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %add245256"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc246"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.42>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%k = load i5 %k_3" [d5.cpp:120]   --->   Operation 27 'load' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.78ns)   --->   "%icmp_ln120 = icmp_eq  i5 %k, i5 16" [d5.cpp:120]   --->   Operation 28 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %icmp_ln120, void %for.inc246.split, void %VITIS_LOOP_151_23.exitStub" [d5.cpp:120]   --->   Operation 29 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%add245256_load = load i64 %add245256" [d5.cpp:126]   --->   Operation 30 'load' 'add245256_load' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [d5.cpp:120]   --->   Operation 31 'load' 'i_load' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln122 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [d5.cpp:122]   --->   Operation 32 'specpipeline' 'specpipeline_ln122' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln120 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [d5.cpp:120]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln120' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln120 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [d5.cpp:120]   --->   Operation 34 'specloopname' 'specloopname_ln120' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln120 = trunc i5 %k" [d5.cpp:120]   --->   Operation 35 'trunc' 'trunc_ln120' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.48ns)   --->   "%tmp_27 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg1_r_8_reload_read, i32 %arg1_r_9_reload_read, i32 %arg1_r_10_reload_read, i32 %arg1_r_11_reload_read, i32 %arg1_r_12_reload_read, i32 %arg1_r_13_reload_read, i32 %arg1_r_14_reload_read, i32 %arg1_r_15_reload_read, i4 %i_load" [d5.cpp:126]   --->   Operation 36 'mux' 'tmp_27' <Predicate = (!icmp_ln120)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i32 %tmp_27" [d5.cpp:126]   --->   Operation 37 'zext' 'zext_ln126' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.78ns)   --->   "%add_ln126 = add i5 %k, i5 1" [d5.cpp:126]   --->   Operation 38 'add' 'add_ln126' <Predicate = (!icmp_ln120)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.48ns)   --->   "%tmp_28 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %trunc_ln120" [d5.cpp:126]   --->   Operation 39 'mux' 'tmp_28' <Predicate = (!icmp_ln120)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln126_1 = zext i32 %tmp_28" [d5.cpp:126]   --->   Operation 40 'zext' 'zext_ln126_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : [1/1] (1.31ns)   --->   Input mux for Operation 41 '%mul_ln126 = mul i64 %zext_ln126_1, i64 %zext_ln126'
ST_2 : Operation 41 [1/1] (2.10ns)   --->   "%mul_ln126 = mul i64 %zext_ln126_1, i64 %zext_ln126" [d5.cpp:126]   --->   Operation 41 'mul' 'mul_ln126' <Predicate = (!icmp_ln120)> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.08ns)   --->   "%add_ln126_1 = add i64 %mul_ln126, i64 %add245256_load" [d5.cpp:126]   --->   Operation 42 'add' 'add_ln126_1' <Predicate = (!icmp_ln120)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.79ns)   --->   "%add_ln120 = add i4 %i_load, i4 15" [d5.cpp:120]   --->   Operation 43 'add' 'add_ln120' <Predicate = (!icmp_ln120)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln120 = store i4 %add_ln120, i4 %i" [d5.cpp:120]   --->   Operation 44 'store' 'store_ln120' <Predicate = (!icmp_ln120)> <Delay = 0.42>
ST_2 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln120 = store i5 %add_ln126, i5 %k_3" [d5.cpp:120]   --->   Operation 45 'store' 'store_ln120' <Predicate = (!icmp_ln120)> <Delay = 0.42>
ST_2 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln120 = store i64 %add_ln126_1, i64 %add245256" [d5.cpp:120]   --->   Operation 46 'store' 'store_ln120' <Predicate = (!icmp_ln120)> <Delay = 0.42>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln120 = br void %for.inc246" [d5.cpp:120]   --->   Operation 47 'br' 'br_ln120' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%add245256_load_1 = load i64 %add245256"   --->   Operation 48 'load' 'add245256_load_1' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add245256_out, i64 %add245256_load_1"   --->   Operation 49 'write' 'write_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arg1_r_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_9_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_10_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_11_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_12_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_13_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_14_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_15_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_9_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_10_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_11_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_12_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_13_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_14_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_15_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add245256_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add245256               (alloca           ) [ 011]
k_3                     (alloca           ) [ 011]
i                       (alloca           ) [ 011]
arg2_r_15_reload_read   (read             ) [ 011]
arg2_r_14_reload_read   (read             ) [ 011]
arg2_r_13_reload_read   (read             ) [ 011]
arg2_r_12_reload_read   (read             ) [ 011]
arg2_r_11_reload_read   (read             ) [ 011]
arg2_r_10_reload_read   (read             ) [ 011]
arg2_r_9_reload_read    (read             ) [ 011]
arg2_r_8_reload_read    (read             ) [ 011]
arg1_r_15_reload_read   (read             ) [ 011]
arg1_r_14_reload_read   (read             ) [ 011]
arg1_r_13_reload_read   (read             ) [ 011]
arg1_r_12_reload_read   (read             ) [ 011]
arg1_r_11_reload_read   (read             ) [ 011]
arg1_r_10_reload_read   (read             ) [ 011]
arg1_r_9_reload_read    (read             ) [ 011]
arg1_r_8_reload_read    (read             ) [ 011]
store_ln0               (store            ) [ 000]
store_ln0               (store            ) [ 000]
store_ln0               (store            ) [ 000]
br_ln0                  (br               ) [ 000]
k                       (load             ) [ 000]
icmp_ln120              (icmp             ) [ 011]
br_ln120                (br               ) [ 000]
add245256_load          (load             ) [ 000]
i_load                  (load             ) [ 000]
specpipeline_ln122      (specpipeline     ) [ 000]
speclooptripcount_ln120 (speclooptripcount) [ 000]
specloopname_ln120      (specloopname     ) [ 000]
trunc_ln120             (trunc            ) [ 000]
tmp_27                  (mux              ) [ 000]
zext_ln126              (zext             ) [ 000]
add_ln126               (add              ) [ 000]
tmp_28                  (mux              ) [ 000]
zext_ln126_1            (zext             ) [ 000]
mul_ln126               (mul              ) [ 000]
add_ln126_1             (add              ) [ 000]
add_ln120               (add              ) [ 000]
store_ln120             (store            ) [ 000]
store_ln120             (store            ) [ 000]
store_ln120             (store            ) [ 000]
br_ln120                (br               ) [ 000]
add245256_load_1        (load             ) [ 000]
write_ln0               (write            ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arg1_r_8_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_8_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arg1_r_9_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_9_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arg1_r_10_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_10_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arg1_r_11_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_11_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_12_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_12_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg1_r_13_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_13_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r_14_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_14_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arg1_r_15_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_15_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg2_r_8_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_8_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arg2_r_9_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_9_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arg2_r_10_reload">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_10_reload"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arg2_r_11_reload">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_11_reload"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="arg2_r_12_reload">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_12_reload"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="arg2_r_13_reload">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_13_reload"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="arg2_r_14_reload">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_14_reload"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="arg2_r_15_reload">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_15_reload"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="add245256_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add245256_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i32.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="add245256_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add245256/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="k_3_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_3/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="arg2_r_15_reload_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_15_reload_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="arg2_r_14_reload_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_14_reload_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="arg2_r_13_reload_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_13_reload_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="arg2_r_12_reload_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_12_reload_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="arg2_r_11_reload_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_11_reload_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="arg2_r_10_reload_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_10_reload_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="arg2_r_9_reload_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_9_reload_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="arg2_r_8_reload_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_8_reload_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="arg1_r_15_reload_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_15_reload_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="arg1_r_14_reload_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_14_reload_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="arg1_r_13_reload_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_13_reload_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="arg1_r_12_reload_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_12_reload_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="arg1_r_11_reload_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_11_reload_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="arg1_r_10_reload_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_10_reload_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="arg1_r_9_reload_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_9_reload_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="arg1_r_8_reload_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_8_reload_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="write_ln0_write_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="0" index="2" bw="64" slack="0"/>
<pin id="180" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="mul_ln126_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln126/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln0_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="4" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln0_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="5" slack="0"/>
<pin id="194" dir="0" index="1" bw="5" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln0_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="64" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="k_load_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="1"/>
<pin id="204" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln120_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="0"/>
<pin id="207" dir="0" index="1" bw="5" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln120/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="add245256_load_load_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="64" slack="1"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add245256_load/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="i_load_load_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="1"/>
<pin id="216" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="trunc_ln120_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="5" slack="0"/>
<pin id="219" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln120/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_27_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="1" slack="0"/>
<pin id="225" dir="0" index="3" bw="1" slack="0"/>
<pin id="226" dir="0" index="4" bw="1" slack="0"/>
<pin id="227" dir="0" index="5" bw="1" slack="0"/>
<pin id="228" dir="0" index="6" bw="1" slack="0"/>
<pin id="229" dir="0" index="7" bw="1" slack="0"/>
<pin id="230" dir="0" index="8" bw="1" slack="0"/>
<pin id="231" dir="0" index="9" bw="32" slack="1"/>
<pin id="232" dir="0" index="10" bw="32" slack="1"/>
<pin id="233" dir="0" index="11" bw="32" slack="1"/>
<pin id="234" dir="0" index="12" bw="32" slack="1"/>
<pin id="235" dir="0" index="13" bw="32" slack="1"/>
<pin id="236" dir="0" index="14" bw="32" slack="1"/>
<pin id="237" dir="0" index="15" bw="32" slack="1"/>
<pin id="238" dir="0" index="16" bw="32" slack="1"/>
<pin id="239" dir="0" index="17" bw="4" slack="0"/>
<pin id="240" dir="1" index="18" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_27/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln126_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln126_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="5" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_28_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="1" slack="0"/>
<pin id="266" dir="0" index="3" bw="1" slack="0"/>
<pin id="267" dir="0" index="4" bw="1" slack="0"/>
<pin id="268" dir="0" index="5" bw="1" slack="0"/>
<pin id="269" dir="0" index="6" bw="1" slack="0"/>
<pin id="270" dir="0" index="7" bw="1" slack="0"/>
<pin id="271" dir="0" index="8" bw="1" slack="0"/>
<pin id="272" dir="0" index="9" bw="32" slack="1"/>
<pin id="273" dir="0" index="10" bw="32" slack="1"/>
<pin id="274" dir="0" index="11" bw="32" slack="1"/>
<pin id="275" dir="0" index="12" bw="32" slack="1"/>
<pin id="276" dir="0" index="13" bw="32" slack="1"/>
<pin id="277" dir="0" index="14" bw="32" slack="1"/>
<pin id="278" dir="0" index="15" bw="32" slack="1"/>
<pin id="279" dir="0" index="16" bw="32" slack="1"/>
<pin id="280" dir="0" index="17" bw="4" slack="0"/>
<pin id="281" dir="1" index="18" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_28/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln126_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_1/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln126_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="0"/>
<pin id="299" dir="0" index="1" bw="64" slack="0"/>
<pin id="300" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126_1/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="add_ln120_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln120_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="0" index="1" bw="4" slack="1"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln120_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="0"/>
<pin id="316" dir="0" index="1" bw="5" slack="1"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln120_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="0"/>
<pin id="321" dir="0" index="1" bw="64" slack="1"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add245256_load_1_load_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="1"/>
<pin id="326" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add245256_load_1/2 "/>
</bind>
</comp>

<comp id="328" class="1005" name="add245256_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="0"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add245256 "/>
</bind>
</comp>

<comp id="336" class="1005" name="k_3_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="0"/>
<pin id="338" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k_3 "/>
</bind>
</comp>

<comp id="343" class="1005" name="i_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="350" class="1005" name="arg2_r_15_reload_read_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_15_reload_read "/>
</bind>
</comp>

<comp id="355" class="1005" name="arg2_r_14_reload_read_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_14_reload_read "/>
</bind>
</comp>

<comp id="360" class="1005" name="arg2_r_13_reload_read_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_13_reload_read "/>
</bind>
</comp>

<comp id="365" class="1005" name="arg2_r_12_reload_read_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_12_reload_read "/>
</bind>
</comp>

<comp id="370" class="1005" name="arg2_r_11_reload_read_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_11_reload_read "/>
</bind>
</comp>

<comp id="375" class="1005" name="arg2_r_10_reload_read_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_10_reload_read "/>
</bind>
</comp>

<comp id="380" class="1005" name="arg2_r_9_reload_read_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_9_reload_read "/>
</bind>
</comp>

<comp id="385" class="1005" name="arg2_r_8_reload_read_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_8_reload_read "/>
</bind>
</comp>

<comp id="390" class="1005" name="arg1_r_15_reload_read_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_15_reload_read "/>
</bind>
</comp>

<comp id="395" class="1005" name="arg1_r_14_reload_read_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="1"/>
<pin id="397" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_14_reload_read "/>
</bind>
</comp>

<comp id="400" class="1005" name="arg1_r_13_reload_read_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_13_reload_read "/>
</bind>
</comp>

<comp id="405" class="1005" name="arg1_r_12_reload_read_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_12_reload_read "/>
</bind>
</comp>

<comp id="410" class="1005" name="arg1_r_11_reload_read_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_11_reload_read "/>
</bind>
</comp>

<comp id="415" class="1005" name="arg1_r_10_reload_read_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_10_reload_read "/>
</bind>
</comp>

<comp id="420" class="1005" name="arg1_r_9_reload_read_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_9_reload_read "/>
</bind>
</comp>

<comp id="425" class="1005" name="arg1_r_8_reload_read_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_8_reload_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="34" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="34" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="34" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="36" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="30" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="36" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="28" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="36" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="26" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="36" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="36" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="36" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="36" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="36" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="36" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="36" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="36" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="36" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="36" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="36" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="66" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="32" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="191"><net_src comp="38" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="40" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="42" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="209"><net_src comp="202" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="44" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="220"><net_src comp="202" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="241"><net_src comp="60" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="242"><net_src comp="62" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="243"><net_src comp="62" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="244"><net_src comp="62" pin="0"/><net_sink comp="221" pin=3"/></net>

<net id="245"><net_src comp="62" pin="0"/><net_sink comp="221" pin=4"/></net>

<net id="246"><net_src comp="62" pin="0"/><net_sink comp="221" pin=5"/></net>

<net id="247"><net_src comp="62" pin="0"/><net_sink comp="221" pin=6"/></net>

<net id="248"><net_src comp="62" pin="0"/><net_sink comp="221" pin=7"/></net>

<net id="249"><net_src comp="62" pin="0"/><net_sink comp="221" pin=8"/></net>

<net id="250"><net_src comp="214" pin="1"/><net_sink comp="221" pin=17"/></net>

<net id="254"><net_src comp="221" pin="18"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="260"><net_src comp="202" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="64" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="282"><net_src comp="60" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="283"><net_src comp="62" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="284"><net_src comp="62" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="285"><net_src comp="62" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="286"><net_src comp="62" pin="0"/><net_sink comp="262" pin=4"/></net>

<net id="287"><net_src comp="62" pin="0"/><net_sink comp="262" pin=5"/></net>

<net id="288"><net_src comp="62" pin="0"/><net_sink comp="262" pin=6"/></net>

<net id="289"><net_src comp="62" pin="0"/><net_sink comp="262" pin=7"/></net>

<net id="290"><net_src comp="62" pin="0"/><net_sink comp="262" pin=8"/></net>

<net id="291"><net_src comp="217" pin="1"/><net_sink comp="262" pin=17"/></net>

<net id="295"><net_src comp="262" pin="18"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="301"><net_src comp="183" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="211" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="214" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="38" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="303" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="256" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="297" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="324" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="331"><net_src comp="68" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="334"><net_src comp="328" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="335"><net_src comp="328" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="339"><net_src comp="72" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="342"><net_src comp="336" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="346"><net_src comp="76" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="349"><net_src comp="343" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="353"><net_src comp="80" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="262" pin=16"/></net>

<net id="358"><net_src comp="86" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="262" pin=15"/></net>

<net id="363"><net_src comp="92" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="262" pin=14"/></net>

<net id="368"><net_src comp="98" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="262" pin=13"/></net>

<net id="373"><net_src comp="104" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="262" pin=12"/></net>

<net id="378"><net_src comp="110" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="262" pin=11"/></net>

<net id="383"><net_src comp="116" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="262" pin=10"/></net>

<net id="388"><net_src comp="122" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="262" pin=9"/></net>

<net id="393"><net_src comp="128" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="221" pin=16"/></net>

<net id="398"><net_src comp="134" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="221" pin=15"/></net>

<net id="403"><net_src comp="140" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="221" pin=14"/></net>

<net id="408"><net_src comp="146" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="221" pin=13"/></net>

<net id="413"><net_src comp="152" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="221" pin=12"/></net>

<net id="418"><net_src comp="158" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="221" pin=11"/></net>

<net id="423"><net_src comp="164" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="221" pin=10"/></net>

<net id="428"><net_src comp="170" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="221" pin=9"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: add245256_out | {2 }
 - Input state : 
	Port: test_Pipeline_VITIS_LOOP_120_17 : arg1_r_8_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_120_17 : arg1_r_9_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_120_17 : arg1_r_10_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_120_17 : arg1_r_11_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_120_17 : arg1_r_12_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_120_17 : arg1_r_13_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_120_17 : arg1_r_14_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_120_17 : arg1_r_15_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_120_17 : arg2_r_8_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_120_17 : arg2_r_9_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_120_17 : arg2_r_10_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_120_17 : arg2_r_11_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_120_17 : arg2_r_12_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_120_17 : arg2_r_13_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_120_17 : arg2_r_14_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_120_17 : arg2_r_15_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln120 : 1
		br_ln120 : 2
		trunc_ln120 : 1
		tmp_27 : 1
		zext_ln126 : 2
		add_ln126 : 1
		tmp_28 : 2
		zext_ln126_1 : 3
		mul_ln126 : 4
		add_ln126_1 : 5
		add_ln120 : 1
		store_ln120 : 2
		store_ln120 : 2
		store_ln120 : 6
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|    mux   |           tmp_27_fu_221           |    0    |    0    |    65   |
|          |           tmp_28_fu_262           |    0    |    0    |    65   |
|----------|-----------------------------------|---------|---------|---------|
|          |          add_ln126_fu_256         |    0    |    0    |    12   |
|    add   |         add_ln126_1_fu_297        |    0    |    0    |    71   |
|          |          add_ln120_fu_303         |    0    |    0    |    12   |
|----------|-----------------------------------|---------|---------|---------|
|    mul   |          mul_ln126_fu_183         |    4    |    0    |    20   |
|----------|-----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln120_fu_205         |    0    |    0    |    12   |
|----------|-----------------------------------|---------|---------|---------|
|          |  arg2_r_15_reload_read_read_fu_80 |    0    |    0    |    0    |
|          |  arg2_r_14_reload_read_read_fu_86 |    0    |    0    |    0    |
|          |  arg2_r_13_reload_read_read_fu_92 |    0    |    0    |    0    |
|          |  arg2_r_12_reload_read_read_fu_98 |    0    |    0    |    0    |
|          | arg2_r_11_reload_read_read_fu_104 |    0    |    0    |    0    |
|          | arg2_r_10_reload_read_read_fu_110 |    0    |    0    |    0    |
|          |  arg2_r_9_reload_read_read_fu_116 |    0    |    0    |    0    |
|   read   |  arg2_r_8_reload_read_read_fu_122 |    0    |    0    |    0    |
|          | arg1_r_15_reload_read_read_fu_128 |    0    |    0    |    0    |
|          | arg1_r_14_reload_read_read_fu_134 |    0    |    0    |    0    |
|          | arg1_r_13_reload_read_read_fu_140 |    0    |    0    |    0    |
|          | arg1_r_12_reload_read_read_fu_146 |    0    |    0    |    0    |
|          | arg1_r_11_reload_read_read_fu_152 |    0    |    0    |    0    |
|          | arg1_r_10_reload_read_read_fu_158 |    0    |    0    |    0    |
|          |  arg1_r_9_reload_read_read_fu_164 |    0    |    0    |    0    |
|          |  arg1_r_8_reload_read_read_fu_170 |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   write  |       write_ln0_write_fu_176      |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln120_fu_217        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   zext   |         zext_ln126_fu_251         |    0    |    0    |    0    |
|          |        zext_ln126_1_fu_292        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    4    |    0    |   257   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add245256_reg_328      |   64   |
|arg1_r_10_reload_read_reg_415|   32   |
|arg1_r_11_reload_read_reg_410|   32   |
|arg1_r_12_reload_read_reg_405|   32   |
|arg1_r_13_reload_read_reg_400|   32   |
|arg1_r_14_reload_read_reg_395|   32   |
|arg1_r_15_reload_read_reg_390|   32   |
| arg1_r_8_reload_read_reg_425|   32   |
| arg1_r_9_reload_read_reg_420|   32   |
|arg2_r_10_reload_read_reg_375|   32   |
|arg2_r_11_reload_read_reg_370|   32   |
|arg2_r_12_reload_read_reg_365|   32   |
|arg2_r_13_reload_read_reg_360|   32   |
|arg2_r_14_reload_read_reg_355|   32   |
|arg2_r_15_reload_read_reg_350|   32   |
| arg2_r_8_reload_read_reg_385|   32   |
| arg2_r_9_reload_read_reg_380|   32   |
|          i_reg_343          |    4   |
|         k_3_reg_336         |    5   |
+-----------------------------+--------+
|            Total            |   585  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |    0   |   257  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   585  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   585  |   257  |
+-----------+--------+--------+--------+
