

================================================================
== Vivado HLS Report for 'Mat2AXIvideo'
================================================================
* Date:           Tue Jan 21 09:50:15 2025

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        filterSobel
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.401|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  51526|  51526|  51526|  51526|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-------+-------+----------+-----------+-----------+------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-------+-------+----------+-----------+-----------+------+----------+
        |- loop_height  |  51525|  51525|       229|          -|          -|   225|    no    |
        | + loop_width  |    226|    226|         3|          1|          1|   225|    yes   |
        +---------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      48|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      61|
|Register         |        -|      -|     112|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     112|     109|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_202_p2                             |     +    |      0|  0|   8|           8|           1|
    |j_V_fu_214_p2                             |     +    |      0|  0|   8|           8|           1|
    |AXI_video_strm_V_data_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |AXI_video_strm_V_data_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |AXI_video_strm_V_last_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |AXI_video_strm_V_last_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |AXI_video_strm_V_user_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |AXI_video_strm_V_user_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |ap_block_pp0_stage0_01001                 |    and   |      0|  0|   1|           1|           1|
    |ap_block_state4_io                        |    and   |      0|  0|   1|           1|           1|
    |ap_block_state5_io                        |    and   |      0|  0|   1|           1|           1|
    |AXI_video_strm_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |AXI_video_strm_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |AXI_video_strm_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |axi_last_V_fu_220_p2                      |   icmp   |      0|  0|   4|           8|           7|
    |exitcond2_fu_196_p2                       |   icmp   |      0|  0|   4|           8|           6|
    |exitcond_fu_208_p2                        |   icmp   |      0|  0|   4|           8|           6|
    |ap_block_pp0_stage0_11001                 |    or    |      0|  0|   1|           1|           1|
    |ap_block_state1                           |    or    |      0|  0|   1|           1|           1|
    |ap_block_state2                           |    or    |      0|  0|   1|           1|           1|
    |ap_block_state4_pp0_stage0_iter1          |    or    |      0|  0|   1|           1|           1|
    |ap_enable_pp0                             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                   |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0|  48|          62|          40|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |AXI_video_strm_V_data_V_1_data_out  |   3|          2|   24|         48|
    |AXI_video_strm_V_data_V_1_state     |   3|          3|    2|          6|
    |AXI_video_strm_V_dest_V_1_state     |   3|          3|    2|          6|
    |AXI_video_strm_V_id_V_1_state       |   3|          3|    2|          6|
    |AXI_video_strm_V_keep_V_1_state     |   3|          3|    2|          6|
    |AXI_video_strm_V_last_V_1_data_out  |   3|          2|    1|          2|
    |AXI_video_strm_V_last_V_1_state     |   3|          3|    2|          6|
    |AXI_video_strm_V_strb_V_1_state     |   3|          3|    2|          6|
    |AXI_video_strm_V_user_V_1_data_out  |   3|          2|    1|          2|
    |AXI_video_strm_V_user_V_1_state     |   3|          3|    2|          6|
    |OUTPUT_STREAM_TDATA_blk_n           |   3|          2|    1|          2|
    |ap_NS_fsm                           |   4|          5|    1|          5|
    |ap_done                             |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter2             |   3|          2|    1|          2|
    |img_data_stream_0_V_blk_n           |   3|          2|    1|          2|
    |img_data_stream_1_V_blk_n           |   3|          2|    1|          2|
    |img_data_stream_2_V_blk_n           |   3|          2|    1|          2|
    |t_V_1_reg_180                       |   3|          2|    8|         16|
    |t_V_reg_169                         |   3|          2|    8|         16|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  61|         50|   64|        145|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |AXI_video_strm_V_data_V_1_payload_A  |  24|   0|   24|          0|
    |AXI_video_strm_V_data_V_1_payload_B  |  24|   0|   24|          0|
    |AXI_video_strm_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_data_V_1_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_dest_V_1_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |AXI_video_strm_V_id_V_1_state        |   2|   0|    2|          0|
    |AXI_video_strm_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_keep_V_1_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_1_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_strb_V_1_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_user_V_1_payload_A  |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_1_payload_B  |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_1_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_1_state      |   2|   0|    2|          0|
    |ap_CS_fsm                            |   4|   0|    4|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |axi_last_V_reg_271                   |   1|   0|    1|          0|
    |exitcond_reg_262                     |   1|   0|    1|          0|
    |exitcond_reg_262_pp0_iter1_reg       |   1|   0|    1|          0|
    |i_V_reg_257                          |   8|   0|    8|          0|
    |t_V_1_reg_180                        |   8|   0|    8|          0|
    |t_V_reg_169                          |   8|   0|    8|          0|
    |tmp_user_V_fu_118                    |   1|   0|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 112|   0|  112|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |       Mat2AXIvideo      | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |       Mat2AXIvideo      | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |       Mat2AXIvideo      | return value |
|ap_done                      | out |    1| ap_ctrl_hs |       Mat2AXIvideo      | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |       Mat2AXIvideo      | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |       Mat2AXIvideo      | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |       Mat2AXIvideo      | return value |
|img_data_stream_0_V_dout     |  in |    8|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_0_V_read     | out |    1|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_1_V_dout     |  in |    8|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|img_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|img_data_stream_1_V_read     | out |    1|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|img_data_stream_2_V_dout     |  in |    8|   ap_fifo  |   img_data_stream_2_V   |    pointer   |
|img_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  |   img_data_stream_2_V   |    pointer   |
|img_data_stream_2_V_read     | out |    1|   ap_fifo  |   img_data_stream_2_V   |    pointer   |
|OUTPUT_STREAM_TDATA          | out |   24|    axis    | AXI_video_strm_V_data_V |    pointer   |
|OUTPUT_STREAM_TREADY         |  in |    1|    axis    | AXI_video_strm_V_data_V |    pointer   |
|OUTPUT_STREAM_TVALID         | out |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|OUTPUT_STREAM_TDEST          | out |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|OUTPUT_STREAM_TKEEP          | out |    3|    axis    | AXI_video_strm_V_keep_V |    pointer   |
|OUTPUT_STREAM_TSTRB          | out |    3|    axis    | AXI_video_strm_V_strb_V |    pointer   |
|OUTPUT_STREAM_TUSER          | out |    1|    axis    | AXI_video_strm_V_user_V |    pointer   |
|OUTPUT_STREAM_TLAST          | out |    1|    axis    | AXI_video_strm_V_last_V |    pointer   |
|OUTPUT_STREAM_TID            | out |    1|    axis    |  AXI_video_strm_V_id_V  |    pointer   |
+-----------------------------+-----+-----+------------+-------------------------+--------------+

