// Seed: 254848322
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  reg id_6;
  reg id_7 = id_6;
  reg id_8;
  always @(posedge 1 or 1) begin
    id_3 = id_2;
    if ({id_7, 1, id_6} && id_7) begin
      id_1 <= 1;
      id_2 = id_6;
    end else begin
      id_5 <= #1 1;
      id_3 <= id_8;
    end
  end
endmodule
