 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MIPS_Pipeline
Version: G-2012.06
Date   : Wed Dec 25 19:45:21 2013
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: ID/regfile_reg[3][30]
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: IF/PC_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MIPS_Pipeline      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             0.50       5.50
  ID/regfile_reg[3][30]/CKN (DFFNSRX1)                    0.00 #     5.50 f
  ID/regfile_reg[3][30]/Q (DFFNSRX1)                      0.43       5.93 r
  ID/U1331/Y (NOR2BX1)                                    0.10       6.03 f
  ID/U1612/Y (MXI2X1)                                     0.16       6.20 r
  ID/U1610/Y (NAND2X1)                                    0.10       6.29 f
  ID/U1009/Y (MX4X1)                                      0.23       6.53 f
  ID/U138/Y (MXI2X2)                                      0.11       6.64 r
  ID/U56/Y (CLKMX2X2)                                     0.21       6.85 r
  ID/U899/Y (CLKINVX1)                                    0.09       6.95 f
  ID/U202/Y (OAI221X4)                                    0.30       7.25 r
  ID/U184/Y (XNOR2X4)                                     0.08       7.33 f
  ID/U341/Y (NAND4X2)                                     0.10       7.42 r
  ID/U266/Y (OR4X6)                                       0.10       7.53 r
  ID/U264/Y (NOR2X6)                                      0.04       7.57 f
  ID/U338/Y (NAND2X2)                                     0.09       7.65 r
  ID/U659/Y (CLKINVX1)                                    0.10       7.76 f
  ID/mult_add_145_aco/b (InstructionDecode_DW_mult_uns_1)
                                                          0.00       7.76 f
  ID/mult_add_145_aco/U83/Y (CLKINVX4)                    0.09       7.84 r
  ID/mult_add_145_aco/U85/Y (BUFX12)                      0.14       7.98 r
  ID/mult_add_145_aco/U89/Y (NOR2XL)                      0.10       8.09 f
  ID/mult_add_145_aco/product[5] (InstructionDecode_DW_mult_uns_1)
                                                          0.00       8.09 f
  ID/add_145_aco/B[5] (InstructionDecode_DW01_add_2)      0.00       8.09 f
  ID/add_145_aco/U353/Y (BUFX3)                           0.12       8.21 f
  ID/add_145_aco/U342/Y (NOR2X2)                          0.22       8.43 r
  ID/add_145_aco/U289/Y (NOR2X2)                          0.09       8.52 f
  ID/add_145_aco/U288/Y (AND2X2)                          0.16       8.68 f
  ID/add_145_aco/U276/Y (NOR2X4)                          0.10       8.78 r
  ID/add_145_aco/U390/Y (OAI21X4)                         0.07       8.84 f
  ID/add_145_aco/U370/Y (AND2X4)                          0.11       8.96 f
  ID/add_145_aco/U322/Y (NOR2X8)                          0.07       9.03 r
  ID/add_145_aco/U333/Y (INVX8)                           0.05       9.08 f
  ID/add_145_aco/U309/Y (AO21X2)                          0.23       9.31 f
  ID/add_145_aco/U362/Y (NAND2X2)                         0.11       9.42 r
  ID/add_145_aco/U361/Y (NAND2X6)                         0.06       9.48 f
  ID/add_145_aco/U429/Y (AOI21X1)                         0.16       9.64 r
  ID/add_145_aco/U499/Y (XOR2X1)                          0.17       9.81 f
  ID/add_145_aco/SUM[25] (InstructionDecode_DW01_add_2)
                                                          0.00       9.81 f
  ID/PCbranched[25] (InstructionDecode)                   0.00       9.81 f
  U312/Y (CLKMX2X2)                                       0.15       9.96 f
  IF/PCJumpJRorBranch[25] (InstructionFetch)              0.00       9.96 f
  IF/U106/Y (AND2X2)                                      0.13      10.08 f
  IF/U105/Y (NOR2X1)                                      0.14      10.22 r
  IF/U28/Y (NAND2X1)                                      0.09      10.31 f
  IF/PC_reg[25]/D (DFFRX2)                                0.00      10.31 f
  data arrival time                                                 10.31

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.50      10.50
  clock uncertainty                                      -0.10      10.40
  IF/PC_reg[25]/CK (DFFRX2)                               0.00      10.40 r
  library setup time                                     -0.09      10.31
  data required time                                                10.31
  --------------------------------------------------------------------------
  data required time                                                10.31
  data arrival time                                                -10.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
