Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu May  7 12:54:27 2020
| Host         : David-NTU-Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ROLLO_I_Encrypt_timing_summary_routed.rpt -pb ROLLO_I_Encrypt_timing_summary_routed.pb -rpx ROLLO_I_Encrypt_timing_summary_routed.rpx -warn_on_violation
| Design       : ROLLO_I_Encrypt
| Device       : 7a200t-sbv484
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.090        0.000                      0                22582        0.032        0.000                      0                22582        1.797        0.000                       0                 11053  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.777}        5.555           180.018         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.090        0.000                      0                22582        0.032        0.000                      0                22582        1.797        0.000                       0                 11053  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.797ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 gf2mz/mul32/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            gf2mz/ctrl/C_do_reg[147]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.395ns  (logic 1.087ns (20.149%)  route 4.308ns (79.851%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 10.064 - 5.555 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       1.671     4.899    gf2mz/mul32/clk_IBUF_BUFG
    SLICE_X130Y125       FDRE                                         r  gf2mz/mul32/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y125       FDRE (Prop_fdre_C_Q)         0.419     5.318 r  gf2mz/mul32/done_reg/Q
                         net (fo=1, routed)           0.950     6.268    gf2mz/mul32_done
    SLICE_X129Y125       LUT6 (Prop_lut6_I3_O)        0.296     6.564 r  gf2mz/C_do[392]_i_9/O
                         net (fo=1, routed)           0.972     7.536    gf2mz/C_do[392]_i_9_n_0
    SLICE_X111Y121       LUT5 (Prop_lut5_I4_O)        0.124     7.660 r  gf2mz/C_do[392]_i_4/O
                         net (fo=44, routed)          0.238     7.898    gf2mz/ctrl/done_reg_2
    SLICE_X111Y121       LUT3 (Prop_lut3_I0_O)        0.124     8.022 r  gf2mz/ctrl/C_we_i_2/O
                         net (fo=353, routed)         2.147    10.170    gf2mz/ctrl/C_we_i_2_n_0
    SLICE_X87Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.294 r  gf2mz/ctrl/C_do[147]_i_1/O
                         net (fo=1, routed)           0.000    10.294    gf2mz/ctrl/C_do[147]_i_1_n_0
    SLICE_X87Y103        FDRE                                         r  gf2mz/ctrl/C_do_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       1.527    10.064    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X87Y103        FDRE                                         r  gf2mz/ctrl/C_do_reg[147]/C
                         clock pessimism              0.326    10.390    
                         clock uncertainty           -0.035    10.355    
    SLICE_X87Y103        FDRE (Setup_fdre_C_D)        0.029    10.384    gf2mz/ctrl/C_do_reg[147]
  -------------------------------------------------------------------
                         required time                         10.384    
                         arrival time                         -10.294    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/mul_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            gf2mz/mul04/a_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 0.718ns (13.096%)  route 4.765ns (86.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.709ns = ( 10.264 - 5.555 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       1.671     4.899    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X105Y119       FDRE                                         r  gf2mz/ctrl/mul_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y119       FDRE (Prop_fdre_C_Q)         0.419     5.318 r  gf2mz/ctrl/mul_start_reg/Q
                         net (fo=2733, routed)        4.765    10.083    gf2mz/mul04/E[0]
    SLICE_X111Y92        LUT4 (Prop_lut4_I1_O)        0.299    10.382 r  gf2mz/mul04/a[65]_i_1/O
                         net (fo=1, routed)           0.000    10.382    gf2mz/mul04/a[65]_i_1_n_0
    SLICE_X111Y92        FDRE                                         r  gf2mz/mul04/a_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       1.728    10.264    gf2mz/mul04/clk_IBUF_BUFG
    SLICE_X111Y92        FDRE                                         r  gf2mz/mul04/a_reg[65]/C
                         clock pessimism              0.254    10.518    
                         clock uncertainty           -0.035    10.483    
    SLICE_X111Y92        FDRE (Setup_fdre_C_D)        0.031    10.514    gf2mz/mul04/a_reg[65]
  -------------------------------------------------------------------
                         required time                         10.514    
                         arrival time                         -10.382    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/mul_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            gf2mz/mul12/a_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 0.718ns (13.108%)  route 4.760ns (86.892%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.709ns = ( 10.264 - 5.555 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       1.671     4.899    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X105Y119       FDRE                                         r  gf2mz/ctrl/mul_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y119       FDRE (Prop_fdre_C_Q)         0.419     5.318 r  gf2mz/ctrl/mul_start_reg/Q
                         net (fo=2733, routed)        4.760    10.078    gf2mz/ctrl/E[0]
    SLICE_X111Y92        LUT4 (Prop_lut4_I1_O)        0.299    10.377 r  gf2mz/ctrl/a[17]_i_1__7/O
                         net (fo=1, routed)           0.000    10.377    gf2mz/mul12/mem_reg_8_9
    SLICE_X111Y92        FDRE                                         r  gf2mz/mul12/a_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       1.728    10.264    gf2mz/mul12/clk_IBUF_BUFG
    SLICE_X111Y92        FDRE                                         r  gf2mz/mul12/a_reg[17]/C
                         clock pessimism              0.254    10.518    
                         clock uncertainty           -0.035    10.483    
    SLICE_X111Y92        FDRE (Setup_fdre_C_D)        0.029    10.512    gf2mz/mul12/a_reg[17]
  -------------------------------------------------------------------
                         required time                         10.512    
                         arrival time                         -10.377    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/mul_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            gf2mz/mul24/a_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 0.718ns (13.111%)  route 4.758ns (86.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 10.266 - 5.555 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       1.671     4.899    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X105Y119       FDRE                                         r  gf2mz/ctrl/mul_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y119       FDRE (Prop_fdre_C_Q)         0.419     5.318 r  gf2mz/ctrl/mul_start_reg/Q
                         net (fo=2733, routed)        4.758    10.076    gf2mz/ctrl/E[0]
    SLICE_X110Y99        LUT5 (Prop_lut5_I2_O)        0.299    10.375 r  gf2mz/ctrl/a[78]_i_1__20/O
                         net (fo=1, routed)           0.000    10.375    gf2mz/mul24/mem_reg_4
    SLICE_X110Y99        FDRE                                         r  gf2mz/mul24/a_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       1.730    10.266    gf2mz/mul24/clk_IBUF_BUFG
    SLICE_X110Y99        FDRE                                         r  gf2mz/mul24/a_reg[78]/C
                         clock pessimism              0.254    10.520    
                         clock uncertainty           -0.035    10.485    
    SLICE_X110Y99        FDRE (Setup_fdre_C_D)        0.029    10.514    gf2mz/mul24/a_reg[78]
  -------------------------------------------------------------------
                         required time                         10.514    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/mul_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            gf2mz/mul01/a_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.505ns  (logic 0.718ns (13.042%)  route 4.787ns (86.958%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 10.251 - 5.555 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       1.671     4.899    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X105Y119       FDRE                                         r  gf2mz/ctrl/mul_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y119       FDRE (Prop_fdre_C_Q)         0.419     5.318 r  gf2mz/ctrl/mul_start_reg/Q
                         net (fo=2733, routed)        4.787    10.105    gf2mz/mul01/E[0]
    SLICE_X100Y87        LUT4 (Prop_lut4_I1_O)        0.299    10.404 r  gf2mz/mul01/a[54]_i_1__8/O
                         net (fo=1, routed)           0.000    10.404    gf2mz/mul01/a[54]_i_1__8_n_0
    SLICE_X100Y87        FDRE                                         r  gf2mz/mul01/a_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       1.715    10.251    gf2mz/mul01/clk_IBUF_BUFG
    SLICE_X100Y87        FDRE                                         r  gf2mz/mul01/a_reg[54]/C
                         clock pessimism              0.254    10.505    
                         clock uncertainty           -0.035    10.470    
    SLICE_X100Y87        FDRE (Setup_fdre_C_D)        0.077    10.547    gf2mz/mul01/a_reg[54]
  -------------------------------------------------------------------
                         required time                         10.547    
                         arrival time                         -10.404    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/mul_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            gf2mz/mul04/a_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 0.718ns (13.002%)  route 4.804ns (86.998%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 10.266 - 5.555 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       1.671     4.899    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X105Y119       FDRE                                         r  gf2mz/ctrl/mul_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y119       FDRE (Prop_fdre_C_Q)         0.419     5.318 r  gf2mz/ctrl/mul_start_reg/Q
                         net (fo=2733, routed)        4.804    10.122    gf2mz/mul04/E[0]
    SLICE_X112Y91        LUT4 (Prop_lut4_I1_O)        0.299    10.421 r  gf2mz/mul04/a[45]_i_1/O
                         net (fo=1, routed)           0.000    10.421    gf2mz/mul04/a[45]_i_1_n_0
    SLICE_X112Y91        FDRE                                         r  gf2mz/mul04/a_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       1.730    10.266    gf2mz/mul04/clk_IBUF_BUFG
    SLICE_X112Y91        FDRE                                         r  gf2mz/mul04/a_reg[45]/C
                         clock pessimism              0.254    10.520    
                         clock uncertainty           -0.035    10.485    
    SLICE_X112Y91        FDRE (Setup_fdre_C_D)        0.079    10.564    gf2mz/mul04/a_reg[45]
  -------------------------------------------------------------------
                         required time                         10.564    
                         arrival time                         -10.421    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/mul_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            gf2mz/mul01/a_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.505ns  (logic 0.718ns (13.042%)  route 4.787ns (86.958%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.697ns = ( 10.252 - 5.555 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       1.671     4.899    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X105Y119       FDRE                                         r  gf2mz/ctrl/mul_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y119       FDRE (Prop_fdre_C_Q)         0.419     5.318 r  gf2mz/ctrl/mul_start_reg/Q
                         net (fo=2733, routed)        4.787    10.105    gf2mz/mul01/E[0]
    SLICE_X100Y88        LUT4 (Prop_lut4_I1_O)        0.299    10.404 r  gf2mz/mul01/a[42]_i_1__8/O
                         net (fo=1, routed)           0.000    10.404    gf2mz/mul01/a[42]_i_1__8_n_0
    SLICE_X100Y88        FDRE                                         r  gf2mz/mul01/a_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       1.716    10.252    gf2mz/mul01/clk_IBUF_BUFG
    SLICE_X100Y88        FDRE                                         r  gf2mz/mul01/a_reg[42]/C
                         clock pessimism              0.254    10.506    
                         clock uncertainty           -0.035    10.471    
    SLICE_X100Y88        FDRE (Setup_fdre_C_D)        0.077    10.548    gf2mz/mul01/a_reg[42]
  -------------------------------------------------------------------
                         required time                         10.548    
                         arrival time                         -10.404    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/mul_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            gf2mz/mul00/a_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 0.718ns (13.134%)  route 4.749ns (86.866%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.709ns = ( 10.264 - 5.555 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       1.671     4.899    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X105Y119       FDRE                                         r  gf2mz/ctrl/mul_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y119       FDRE (Prop_fdre_C_Q)         0.419     5.318 r  gf2mz/ctrl/mul_start_reg/Q
                         net (fo=2733, routed)        4.749    10.067    gf2mz/mul00/E[0]
    SLICE_X110Y91        LUT4 (Prop_lut4_I1_O)        0.299    10.366 r  gf2mz/mul00/a[61]_i_1__2/O
                         net (fo=1, routed)           0.000    10.366    gf2mz/mul00/a[61]_i_1__2_n_0
    SLICE_X110Y91        FDRE                                         r  gf2mz/mul00/a_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       1.728    10.264    gf2mz/mul00/clk_IBUF_BUFG
    SLICE_X110Y91        FDRE                                         r  gf2mz/mul00/a_reg[61]/C
                         clock pessimism              0.254    10.518    
                         clock uncertainty           -0.035    10.483    
    SLICE_X110Y91        FDRE (Setup_fdre_C_D)        0.031    10.514    gf2mz/mul00/a_reg[61]
  -------------------------------------------------------------------
                         required time                         10.514    
                         arrival time                         -10.366    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/mul_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            gf2mz/mul03/a_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 0.718ns (13.049%)  route 4.784ns (86.951%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 10.251 - 5.555 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       1.671     4.899    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X105Y119       FDRE                                         r  gf2mz/ctrl/mul_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y119       FDRE (Prop_fdre_C_Q)         0.419     5.318 r  gf2mz/ctrl/mul_start_reg/Q
                         net (fo=2733, routed)        4.784    10.102    gf2mz/mul03/E[0]
    SLICE_X100Y87        LUT4 (Prop_lut4_I1_O)        0.299    10.401 r  gf2mz/mul03/a[54]_i_1__1/O
                         net (fo=1, routed)           0.000    10.401    gf2mz/mul03/a[54]_i_1__1_n_0
    SLICE_X100Y87        FDRE                                         r  gf2mz/mul03/a_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       1.715    10.251    gf2mz/mul03/clk_IBUF_BUFG
    SLICE_X100Y87        FDRE                                         r  gf2mz/mul03/a_reg[54]/C
                         clock pessimism              0.254    10.505    
                         clock uncertainty           -0.035    10.470    
    SLICE_X100Y87        FDRE (Setup_fdre_C_D)        0.081    10.551    gf2mz/mul03/a_reg[54]
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/mul_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            gf2mz/mul24/a_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.465ns  (logic 0.718ns (13.138%)  route 4.747ns (86.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 10.266 - 5.555 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       1.671     4.899    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X105Y119       FDRE                                         r  gf2mz/ctrl/mul_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y119       FDRE (Prop_fdre_C_Q)         0.419     5.318 r  gf2mz/ctrl/mul_start_reg/Q
                         net (fo=2733, routed)        4.747    10.065    gf2mz/ctrl/E[0]
    SLICE_X111Y99        LUT5 (Prop_lut5_I2_O)        0.299    10.364 r  gf2mz/ctrl/a[62]_i_1__20/O
                         net (fo=1, routed)           0.000    10.364    gf2mz/mul24/mem_reg_4_15
    SLICE_X111Y99        FDRE                                         r  gf2mz/mul24/a_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       1.730    10.266    gf2mz/mul24/clk_IBUF_BUFG
    SLICE_X111Y99        FDRE                                         r  gf2mz/mul24/a_reg[62]/C
                         clock pessimism              0.254    10.520    
                         clock uncertainty           -0.035    10.485    
    SLICE_X111Y99        FDRE (Setup_fdre_C_D)        0.029    10.514    gf2mz/mul24/a_reg[62]
  -------------------------------------------------------------------
                         required time                         10.514    
                         arrival time                         -10.364    
  -------------------------------------------------------------------
                         slack                                  0.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/B_doa_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            h/mem_reg_0/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       0.614     1.541    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X141Y135       FDRE                                         r  gf2mz/ctrl/B_doa_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y135       FDRE (Prop_fdre_C_Q)         0.141     1.682 r  gf2mz/ctrl/B_doa_reg[22]/Q
                         net (fo=1, routed)           0.106     1.788    h/dia[22]
    RAMB36_X7Y27         RAMB36E1                                     r  h/mem_reg_0/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       0.930     2.109    h/clka
    RAMB36_X7Y27         RAMB36E1                                     r  h/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.508     1.602    
    RAMB36_X7Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[22])
                                                      0.155     1.757    h/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/B_dob_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            h/mem_reg_1/DIBDI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       0.605     1.532    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X141Y124       FDRE                                         r  gf2mz/ctrl/B_dob_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y124       FDRE (Prop_fdre_C_Q)         0.141     1.673 r  gf2mz/ctrl/B_dob_reg[49]/Q
                         net (fo=1, routed)           0.107     1.780    h/dib[49]
    RAMB36_X7Y24         RAMB36E1                                     r  h/mem_reg_1/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       0.920     2.099    h/clkb
    RAMB36_X7Y24         RAMB36E1                                     r  h/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.508     1.592    
    RAMB36_X7Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[13])
                                                      0.155     1.747    h/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/B_dob_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            h/mem_reg_1/DIBDI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       0.605     1.532    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X141Y124       FDRE                                         r  gf2mz/ctrl/B_dob_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y124       FDRE (Prop_fdre_C_Q)         0.141     1.673 r  gf2mz/ctrl/B_dob_reg[65]/Q
                         net (fo=1, routed)           0.107     1.780    h/dib[65]
    RAMB36_X7Y24         RAMB36E1                                     r  h/mem_reg_1/DIBDI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       0.920     2.099    h/clkb
    RAMB36_X7Y24         RAMB36E1                                     r  h/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.508     1.592    
    RAMB36_X7Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[29])
                                                      0.155     1.747    h/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/B_dob_reg[350]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            h/mem_reg_9/DIBDI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.842%)  route 0.107ns (43.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       0.585     1.512    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X103Y142       FDRE                                         r  gf2mz/ctrl/B_dob_reg[350]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y142       FDRE (Prop_fdre_C_Q)         0.141     1.653 r  gf2mz/ctrl/B_dob_reg[350]/Q
                         net (fo=1, routed)           0.107     1.760    h/dib[350]
    RAMB36_X6Y28         RAMB36E1                                     r  h/mem_reg_9/DIBDI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       0.897     2.076    h/clkb
    RAMB36_X6Y28         RAMB36E1                                     r  h/mem_reg_9/CLKBWRCLK
                         clock pessimism             -0.506     1.571    
    RAMB36_X6Y28         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[26])
                                                      0.155     1.726    h/mem_reg_9
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/B_doa_reg[388]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            h/mem_reg_10/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       0.587     1.514    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X103Y147       FDRE                                         r  gf2mz/ctrl/B_doa_reg[388]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y147       FDRE (Prop_fdre_C_Q)         0.141     1.655 r  gf2mz/ctrl/B_doa_reg[388]/Q
                         net (fo=1, routed)           0.108     1.763    h/dia[388]
    RAMB36_X6Y29         RAMB36E1                                     r  h/mem_reg_10/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       0.899     2.078    h/clka
    RAMB36_X6Y29         RAMB36E1                                     r  h/mem_reg_10/CLKARDCLK
                         clock pessimism             -0.506     1.573    
    RAMB36_X6Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[28])
                                                      0.155     1.728    h/mem_reg_10
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/B_dob_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            h/mem_reg_1/DIBDI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       0.608     1.535    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X141Y121       FDRE                                         r  gf2mz/ctrl/B_dob_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y121       FDRE (Prop_fdre_C_Q)         0.141     1.676 r  gf2mz/ctrl/B_dob_reg[62]/Q
                         net (fo=1, routed)           0.107     1.783    h/dib[62]
    RAMB36_X7Y24         RAMB36E1                                     r  h/mem_reg_1/DIBDI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       0.920     2.099    h/clkb
    RAMB36_X7Y24         RAMB36E1                                     r  h/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.508     1.592    
    RAMB36_X7Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[26])
                                                      0.155     1.747    h/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 GS/AB_4_34/r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            GS/op_in_4_35_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.231ns (48.775%)  route 0.243ns (51.225%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       0.662     1.590    GS/AB_4_34/clk_IBUF_BUFG
    SLICE_X135Y50        FDRE                                         r  GS/AB_4_34/r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y50        FDRE (Prop_fdre_C_Q)         0.141     1.731 r  GS/AB_4_34/r_reg/Q
                         net (fo=6, routed)           0.192     1.923    GS/AB_4_34/r_4_34
    SLICE_X135Y49        LUT2 (Prop_lut2_I1_O)        0.045     1.968 r  GS/AB_4_34/op_in_4_35[1]_i_2/O
                         net (fo=1, routed)           0.050     2.019    GS/AB_4_34/op_in_4_35[1]_i_2_n_0
    SLICE_X135Y49        LUT6 (Prop_lut6_I2_O)        0.045     2.064 r  GS/AB_4_34/op_in_4_35[1]_i_1/O
                         net (fo=1, routed)           0.000     2.064    GS/op_out_4_34[1]
    SLICE_X135Y49        FDRE                                         r  GS/op_in_4_35_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       1.016     2.195    GS/clk_IBUF_BUFG
    SLICE_X135Y49        FDRE                                         r  GS/op_in_4_35_reg[1]/C
                         clock pessimism             -0.260     1.935    
    SLICE_X135Y49        FDRE (Hold_fdre_C_D)         0.092     2.027    GS/op_in_4_35_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/B_dob_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            h/mem_reg_1/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       0.608     1.535    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X141Y121       FDRE                                         r  gf2mz/ctrl/B_dob_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y121       FDRE (Prop_fdre_C_Q)         0.141     1.676 r  gf2mz/ctrl/B_dob_reg[48]/Q
                         net (fo=1, routed)           0.108     1.784    h/dib[48]
    RAMB36_X7Y24         RAMB36E1                                     r  h/mem_reg_1/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       0.920     2.099    h/clkb
    RAMB36_X7Y24         RAMB36E1                                     r  h/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.508     1.592    
    RAMB36_X7Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.155     1.747    h/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/B_dob_reg[280]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            h/mem_reg_7/DIBDI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       0.567     1.494    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X89Y131        FDRE                                         r  gf2mz/ctrl/B_dob_reg[280]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y131        FDRE (Prop_fdre_C_Q)         0.141     1.635 r  gf2mz/ctrl/B_dob_reg[280]/Q
                         net (fo=1, routed)           0.108     1.743    h/dib[280]
    RAMB36_X5Y26         RAMB36E1                                     r  h/mem_reg_7/DIBDI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       0.877     2.056    h/clkb
    RAMB36_X5Y26         RAMB36E1                                     r  h/mem_reg_7/CLKBWRCLK
                         clock pessimism             -0.506     1.551    
    RAMB36_X5Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[28])
                                                      0.155     1.706    h/mem_reg_7
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/B_dob_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            h/mem_reg_0/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.614%)  route 0.108ns (43.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       0.615     1.542    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X141Y137       FDRE                                         r  gf2mz/ctrl/B_dob_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y137       FDRE (Prop_fdre_C_Q)         0.141     1.683 r  gf2mz/ctrl/B_dob_reg[7]/Q
                         net (fo=1, routed)           0.108     1.791    h/dib[7]
    RAMB36_X7Y27         RAMB36E1                                     r  h/mem_reg_0/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=11052, routed)       0.927     2.106    h/clkb
    RAMB36_X7Y27         RAMB36E1                                     r  h/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.508     1.599    
    RAMB36_X7Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.155     1.754    h/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.777 }
Period(ns):         5.555
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.555       2.611      RAMB18_X6Y34   e1/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.555       2.611      RAMB18_X6Y34   e1/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.555       2.611      RAMB18_X7Y43   e1/mem_reg_10/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.555       2.611      RAMB18_X7Y43   e1/mem_reg_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.555       2.611      RAMB36_X7Y28   h/mem_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.555       2.611      RAMB36_X7Y28   h/mem_reg_5/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.555       2.611      RAMB18_X5Y36   e1/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.555       2.611      RAMB18_X5Y36   e1/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.555       2.611      RAMB36_X6Y27   h/mem_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.555       2.611      RAMB36_X6Y27   h/mem_reg_6/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.778       1.798      SLICE_X96Y63   GS/data_col10_reg[9]_srl9/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.778       1.798      SLICE_X94Y57   GS/data_col11_reg[10]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.778       1.798      SLICE_X94Y57   GS/data_col12_reg[11]_srl11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.778       1.798      SLICE_X94Y57   GS/data_col13_reg[12]_srl12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.778       1.798      SLICE_X94Y57   GS/data_col15_reg[14]_srl14/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         2.778       1.798      SLICE_X96Y63   GS/data_col39_reg[32]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.778       1.798      SLICE_X96Y63   GS/data_col39_reg[38]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.778       1.798      SLICE_X96Y63   GS/data_col9_reg[8]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.778       1.798      SLICE_X98Y60   GS/data_col14_reg[13]_srl13/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         2.778       1.798      SLICE_X98Y61   GS/data_col20_reg[19]_srl19/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.777       1.797      SLICE_X94Y50   RNG/i_reg[15]_srl16___SHA3_f_permutation__i_reg_r_14/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.777       1.797      SLICE_X94Y50   SHA3/f_permutation_/i_reg[19]_srl20___SHA3_f_permutation__i_reg_r_18/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.777       1.797      SLICE_X104Y60  GS/data_col17_reg[16]_srl16/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.777       1.797      SLICE_X104Y62  GS/data_col18_reg[17]_srl17/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.777       1.797      SLICE_X102Y67  GS/data_col24_reg[23]_srl23/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.777       1.797      SLICE_X104Y62  GS/data_col25_reg[24]_srl24/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.777       1.797      SLICE_X102Y67  GS/data_col28_reg[27]_srl27/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.777       1.797      SLICE_X108Y64  GS/data_col29_reg[28]_srl28/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         2.777       1.797      SLICE_X102Y66  GS/data_col42_reg[32]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.777       1.797      SLICE_X102Y66  GS/data_col42_reg[41]_srl9/CLK



