C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin64\m_generic.exe  -mp  1  -prjfile  C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\scratchproject.prs  -implementation  synthesis_1  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1   -part M2S060T  -package FCSBGA325  -grade STD    -maxfan 10000 -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\synlog\report\m2s010_som_premap.xml  -top_level_module  work.m2s010_som  -oedif  C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\m2s010_som.edn  -conchk_prepass  C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\m2s010_som_cck_prepass.rpt   -freq 167.000   -tcl  C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\instr_sources\syn_dics.sdc  C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\synwork\m2s010_som_mult.srs  -flow prepass  -gcc_prepass  -osrd  C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\synwork\m2s010_som_prem.srd  -srs_instrumentation  -identify_install_path  C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3  -implementation  synthesis_1  -prjfile  C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\m2s010_som_syn.prj  -qsap  C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\m2s010_som.sap  -devicelib  C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.v  -ologparam  C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\syntmp\m2s010_som.plg  -osyn  C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\synwork\m2s010_som_prem.srd  -prjdir  C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\  -prjname  m2s010_som_syn  -log  C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\synlog\m2s010_som_premap.srr 
rc:1 success:1
C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\scratchproject.prs|o|1487702689|11423
C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\m2s010_som.edn|o|1487606493|4545925
C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\m2s010_som_cck_prepass.rpt|o|0|0
C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\instr_sources\syn_dics.sdc|i|1487702701|0
C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\synwork\m2s010_som_mult.srs|i|1487702707|20438
C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\synwork\m2s010_som_prem.srd|o|1487702720|649879
C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\m2s010_som_syn.prj|i|1487702687|12015
C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\m2s010_som.sap|o|1487702721|196866
C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.v|i|1431618008|16359
C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\syntmp\m2s010_som.plg|o|1487702708|0
C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\synwork\m2s010_som_prem.srd|o|1487702720|649879
C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\synlog\m2s010_som_premap.srr|o|1487702721|35313
C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin\m_generic.exe|i|1435754032|15522304
C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin64\m_generic.exe|i|1435755572|26691584
