Analysis & Synthesis report for COR_ASP_TopLevel
Mon Jun 03 16:43:37 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Mon Jun 03 16:43:37 2024           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; COR_ASP_TopLevel                            ;
; Top-level Entity Name       ; COR_ASP_TopLevel                            ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; COR_ASP_TopLevel   ; COR_ASP_TopLevel   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Jun 03 16:43:27 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off COR_ASP -c COR_ASP_TopLevel
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file tdma_tb.vhd
    Info (12022): Found design unit 1: tdma_tb-sim File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/tdma_tb.vhd Line: 14
    Info (12023): Found entity 1: tdma_tb File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/tdma_tb.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file nodeadc.vhd
    Info (12022): Found design unit 1: nodeadc-rtl File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/nodeadc.vhd Line: 16
    Info (12023): Found entity 1: nodeadc File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/nodeadc.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file adc_tb.vhd
    Info (12022): Found design unit 1: adc_tb-behavior File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/adc_tb.vhd Line: 8
    Info (12023): Found entity 1: adc_tb File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/adc_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file adc.vhd
    Info (12022): Found design unit 1: adc-beh File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/adc.vhd Line: 20
    Info (12023): Found entity 1: adc File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/adc.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file averagecalculator.vhd
    Info (12022): Found design unit 1: AverageCalculator-Behavioral File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/AverageCalculator.vhd Line: 18
    Info (12023): Found entity 1: AverageCalculator File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/AverageCalculator.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file ip/audiorom/audiorom.vhd
    Info (12022): Found design unit 1: audiorom-SYN File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/AudioRom/AudioRom.vhd Line: 53
    Info (12023): Found entity 1: AudioRom File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/AudioRom/AudioRom.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file ip/audiofifo/audiofifo.vhd
    Info (12022): Found design unit 1: audiofifo-SYN File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/AudioFifo/AudioFifo.vhd Line: 58
    Info (12023): Found entity 1: AudioFifo File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/AudioFifo/AudioFifo.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file ip/audioclock_2/audioclock.vhd
    Info (12022): Found design unit 1: AudioClock-rtl File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/AudioClock_2/AudioClock.vhd Line: 18
    Info (12023): Found entity 1: AudioClock File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/AudioClock_2/AudioClock.vhd Line: 9
Info (15248): File "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/AudioClock_1/AudioClock.vhd" is a duplicate of already analyzed file "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/AudioClock_2/AudioClock.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file ip/audioclock_1/audioclock.vhd
Info (12021): Found 2 design units, including 1 entities, in source file ip/tdmaminfifo/tdmaminfifo.vhd
    Info (12022): Found design unit 1: tdmaminfifo-SYN File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd Line: 57
    Info (12023): Found entity 1: TdmaMinFifo File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd Line: 43
Info (12021): Found 2 design units, including 0 entities, in source file tdmamin/tdmamintypes.vhd
    Info (12022): Found design unit 1: TdmaMinTypes File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinTypes.vhd Line: 5
    Info (12022): Found design unit 2: TdmaMinTypes-body File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinTypes.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file tdmamin/tdmaminswitch.vhd
    Info (12022): Found design unit 1: TdmaMinSwitch-rtl File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSwitch.vhd Line: 18
    Info (12023): Found entity 1: TdmaMinSwitch File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSwitch.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file tdmamin/tdmaminstage.vhd
    Info (12022): Found design unit 1: TdmaMinStage-rtl File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinStage.vhd Line: 19
    Info (12023): Found entity 1: TdmaMinStage File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinStage.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file tdmamin/tdmaminslots.vhd
    Info (12022): Found design unit 1: TdmaMinSlots-rtl File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSlots.vhd Line: 15
    Info (12023): Found entity 1: TdmaMinSlots File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSlots.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file tdmamin/tdmamininterface.vhd
    Info (12022): Found design unit 1: TdmaMinInterface-rtl File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd Line: 26
    Info (12023): Found entity 1: TdmaMinInterface File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file tdmamin/tdmaminfabric.vhd
    Info (12022): Found design unit 1: TdmaMinFabric-rtl File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinFabric.vhd Line: 20
    Info (12023): Found entity 1: TdmaMinFabric File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinFabric.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file tdmamin/tdmamin.vhd
    Info (12022): Found design unit 1: TdmaMin-rtl File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd Line: 19
    Info (12023): Found entity 1: TdmaMin File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file corasp.vhd
    Info (12022): Found design unit 1: CORASP-rtl File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd Line: 19
    Info (12023): Found entity 1: CORASP File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file cor_asp_toplevel.vhd
    Info (12022): Found design unit 1: COR_ASP_TopLevel-sim File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd Line: 24
    Info (12023): Found entity 1: COR_ASP_TopLevel File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file cor_asp_toplevel_tb.vhd
    Info (12022): Found design unit 1: COR_ASP_TopLevel_tb-tb File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd Line: 8
    Info (12023): Found entity 1: COR_ASP_TopLevel_tb File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file corasp_wave_test.vhd
    Info (12022): Found design unit 1: CORASP_Wave_Test-sim File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP_Wave_Test.vhd Line: 24
    Info (12023): Found entity 1: CORASP_Wave_Test File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP_Wave_Test.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file testcor.vhd
    Info (12022): Found design unit 1: testCor-rtl File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd Line: 19
    Info (12023): Found entity 1: testCor File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file pd_asp.vhd
    Info (12022): Found design unit 1: PD_ASP-PD_RTL File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/PD_ASP.vhd Line: 17
    Info (12023): Found entity 1: PD_ASP File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/PD_ASP.vhd Line: 8
Info (12127): Elaborating entity "COR_ASP_TopLevel" for the top level hierarchy
Info (12128): Elaborating entity "TdmaMin" for hierarchy "TdmaMin:tdma_min" File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd Line: 31
Info (12128): Elaborating entity "TdmaMinSlots" for hierarchy "TdmaMin:tdma_min|TdmaMinSlots:slots" File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd Line: 29
Info (12128): Elaborating entity "TdmaMinFabric" for hierarchy "TdmaMin:tdma_min|TdmaMinFabric:fabric" File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd Line: 38
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "links" into its bus
Info (12128): Elaborating entity "TdmaMinStage" for hierarchy "TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:2:stage" File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinFabric.vhd Line: 34
Info (12128): Elaborating entity "TdmaMinSwitch" for hierarchy "TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:2:stage|TdmaMinSwitch:\switches:0:switch" File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinStage.vhd Line: 23
Info (12128): Elaborating entity "TdmaMinInterface" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface" File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd Line: 50
Info (12128): Elaborating entity "TdmaMinFifo" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo" File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd Line: 44
Info (12128): Elaborating entity "scfifo" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component" File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd Line: 94
Info (12130): Elaborated megafunction instantiation "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component" File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd Line: 94
Info (12133): Instantiated megafunction "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd Line: 94
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "40"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_l191.tdf
    Info (12023): Found entity 1: scfifo_l191 File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/scfifo_l191.tdf Line: 24
Info (12128): Elaborating entity "scfifo_l191" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_s791.tdf
    Info (12023): Found entity 1: a_dpfifo_s791 File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_s791" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo" File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/scfifo_l191.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3i1.tdf
    Info (12023): Found entity 1: altsyncram_r3i1 File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_r3i1" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram" File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7l8.tdf
    Info (12023): Found entity 1: cmpr_7l8 File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/cmpr_7l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:almost_full_comparer" File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf Line: 53
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:three_comparison" File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_i2b:rd_ptr_msb" File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v27.tdf
    Info (12023): Found entity 1: cntr_v27 File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/cntr_v27.tdf Line: 25
Info (12128): Elaborating entity "cntr_v27" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_v27:usedw_counter" File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_j2b.tdf
    Info (12023): Found entity 1: cntr_j2b File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/cntr_j2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_j2b" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr" File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf Line: 57
Info (12128): Elaborating entity "TdmaMinInterface" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface" File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd Line: 50
Info (12128): Elaborating entity "TdmaMinInterface" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface" File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd Line: 50
Info (12128): Elaborating entity "TdmaMinInterface" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface" File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd Line: 50
Info (12128): Elaborating entity "TdmaMinInterface" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface" File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd Line: 50
Info (12128): Elaborating entity "CORASP" for hierarchy "CORASP:cor_asp" File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd Line: 42
Warning (10036): Verilog HDL or VHDL warning at CORASP.vhd(40): object "recvdata" assigned a value but never read File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd Line: 40
Info (12128): Elaborating entity "testCor" for hierarchy "testCor:test_cor" File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd Line: 52
Warning (10036): Verilog HDL or VHDL warning at testCor.vhd(20): object "avgVal" assigned a value but never read File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd Line: 20
Info (12128): Elaborating entity "PD_ASP" for hierarchy "PD_ASP:PD_ASP" File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd Line: 61
Warning (10036): Verilog HDL or VHDL warning at PD_ASP.vhd(21): object "counter_sig" assigned a value but never read File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/PD_ASP.vhd Line: 21
Warning (10036): Verilog HDL or VHDL warning at PD_ASP.vhd(22): object "counter_T" assigned a value but never read File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/PD_ASP.vhd Line: 22
Info (12128): Elaborating entity "AverageCalculator" for hierarchy "AverageCalculator:avg_asp" File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd Line: 67
Warning (10036): Verilog HDL or VHDL warning at AverageCalculator.vhd(22): object "enable_T" assigned a value but never read File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/AverageCalculator.vhd Line: 22
Warning (10036): Verilog HDL or VHDL warning at AverageCalculator.vhd(24): object "olddata" assigned a value but never read File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/AverageCalculator.vhd Line: 24
Warning (10492): VHDL Process Statement warning at AverageCalculator.vhd(109): signal "dataSent" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/AverageCalculator.vhd Line: 109
Warning (10492): VHDL Process Statement warning at AverageCalculator.vhd(110): signal "dataSent" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/AverageCalculator.vhd Line: 110
Info (12128): Elaborating entity "nodeadc" for hierarchy "nodeadc:adc_asp" File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd Line: 74
Warning (10540): VHDL Signal Declaration warning at nodeadc.vhd(28): used explicit default value for signal "enable" because signal was never assigned a value File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/nodeadc.vhd Line: 28
Warning (10036): Verilog HDL or VHDL warning at nodeadc.vhd(30): object "prev_q" assigned a value but never read File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/nodeadc.vhd Line: 30
Info (12128): Elaborating entity "adc" for hierarchy "nodeadc:adc_asp|adc:uut" File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/nodeadc.vhd Line: 36
Info (12128): Elaborating entity "altsyncram" for hierarchy "nodeadc:adc_asp|adc:uut|altsyncram:altsyncram_component" File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/adc.vhd Line: 30
Info (12130): Elaborated megafunction instantiation "nodeadc:adc_asp|adc:uut|altsyncram:altsyncram_component" File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/adc.vhd Line: 30
Info (12133): Instantiated megafunction "nodeadc:adc_asp|adc:uut|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/adc.vhd Line: 30
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "H:\Documents\701\HMPSoC\COR-ASP\12bit.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1601"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4b24.tdf
    Info (12023): Found entity 1: altsyncram_4b24 File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/altsyncram_4b24.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4b24" for hierarchy "nodeadc:adc_asp|adc:uut|altsyncram:altsyncram_component|altsyncram_4b24:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Error (127001): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File H:/Documents/701/HMPSoC/COR-ASP/12bit.mif for ROM instance ALTSYNCRAM File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/adc.vhd Line: 30
Error (12152): Can't elaborate user hierarchy "nodeadc:adc_asp|adc:uut|altsyncram:altsyncram_component|altsyncram_4b24:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 11 warnings
    Error: Peak virtual memory: 4877 megabytes
    Error: Processing ended: Mon Jun 03 16:43:37 2024
    Error: Elapsed time: 00:00:10
    Error: Total CPU time (on all processors): 00:00:19


