
Smart_Home.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a8f0  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001478  0800aab0  0800aab0  0001aab0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bf28  0800bf28  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  0800bf28  0800bf28  0001bf28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bf30  0800bf30  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bf30  0800bf30  0001bf30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bf34  0800bf34  0001bf34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  0800bf38  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003d7c  20000090  0800bfc8  00020090  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20003e0c  0800bfc8  00023e0c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ac10  00000000  00000000  00020103  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003cad  00000000  00000000  0003ad13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001870  00000000  00000000  0003e9c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000012f2  00000000  00000000  00040230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002eb9a  00000000  00000000  00041522  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e0db  00000000  00000000  000700bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001262a6  00000000  00000000  0008e197  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000728c  00000000  00000000  001b4440  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  001bb6cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000090 	.word	0x20000090
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800aa98 	.word	0x0800aa98

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000094 	.word	0x20000094
 80001fc:	0800aa98 	.word	0x0800aa98

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b970 	b.w	80005a8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9e08      	ldr	r6, [sp, #32]
 80002e6:	460d      	mov	r5, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	460f      	mov	r7, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4694      	mov	ip, r2
 80002f4:	d965      	bls.n	80003c2 <__udivmoddi4+0xe2>
 80002f6:	fab2 f382 	clz	r3, r2
 80002fa:	b143      	cbz	r3, 800030e <__udivmoddi4+0x2e>
 80002fc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000300:	f1c3 0220 	rsb	r2, r3, #32
 8000304:	409f      	lsls	r7, r3
 8000306:	fa20 f202 	lsr.w	r2, r0, r2
 800030a:	4317      	orrs	r7, r2
 800030c:	409c      	lsls	r4, r3
 800030e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000312:	fa1f f58c 	uxth.w	r5, ip
 8000316:	fbb7 f1fe 	udiv	r1, r7, lr
 800031a:	0c22      	lsrs	r2, r4, #16
 800031c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000320:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000324:	fb01 f005 	mul.w	r0, r1, r5
 8000328:	4290      	cmp	r0, r2
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x62>
 800032c:	eb1c 0202 	adds.w	r2, ip, r2
 8000330:	f101 37ff 	add.w	r7, r1, #4294967295
 8000334:	f080 811c 	bcs.w	8000570 <__udivmoddi4+0x290>
 8000338:	4290      	cmp	r0, r2
 800033a:	f240 8119 	bls.w	8000570 <__udivmoddi4+0x290>
 800033e:	3902      	subs	r1, #2
 8000340:	4462      	add	r2, ip
 8000342:	1a12      	subs	r2, r2, r0
 8000344:	b2a4      	uxth	r4, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000352:	fb00 f505 	mul.w	r5, r0, r5
 8000356:	42a5      	cmp	r5, r4
 8000358:	d90a      	bls.n	8000370 <__udivmoddi4+0x90>
 800035a:	eb1c 0404 	adds.w	r4, ip, r4
 800035e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000362:	f080 8107 	bcs.w	8000574 <__udivmoddi4+0x294>
 8000366:	42a5      	cmp	r5, r4
 8000368:	f240 8104 	bls.w	8000574 <__udivmoddi4+0x294>
 800036c:	4464      	add	r4, ip
 800036e:	3802      	subs	r0, #2
 8000370:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000374:	1b64      	subs	r4, r4, r5
 8000376:	2100      	movs	r1, #0
 8000378:	b11e      	cbz	r6, 8000382 <__udivmoddi4+0xa2>
 800037a:	40dc      	lsrs	r4, r3
 800037c:	2300      	movs	r3, #0
 800037e:	e9c6 4300 	strd	r4, r3, [r6]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d908      	bls.n	800039c <__udivmoddi4+0xbc>
 800038a:	2e00      	cmp	r6, #0
 800038c:	f000 80ed 	beq.w	800056a <__udivmoddi4+0x28a>
 8000390:	2100      	movs	r1, #0
 8000392:	e9c6 0500 	strd	r0, r5, [r6]
 8000396:	4608      	mov	r0, r1
 8000398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039c:	fab3 f183 	clz	r1, r3
 80003a0:	2900      	cmp	r1, #0
 80003a2:	d149      	bne.n	8000438 <__udivmoddi4+0x158>
 80003a4:	42ab      	cmp	r3, r5
 80003a6:	d302      	bcc.n	80003ae <__udivmoddi4+0xce>
 80003a8:	4282      	cmp	r2, r0
 80003aa:	f200 80f8 	bhi.w	800059e <__udivmoddi4+0x2be>
 80003ae:	1a84      	subs	r4, r0, r2
 80003b0:	eb65 0203 	sbc.w	r2, r5, r3
 80003b4:	2001      	movs	r0, #1
 80003b6:	4617      	mov	r7, r2
 80003b8:	2e00      	cmp	r6, #0
 80003ba:	d0e2      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	e9c6 4700 	strd	r4, r7, [r6]
 80003c0:	e7df      	b.n	8000382 <__udivmoddi4+0xa2>
 80003c2:	b902      	cbnz	r2, 80003c6 <__udivmoddi4+0xe6>
 80003c4:	deff      	udf	#255	; 0xff
 80003c6:	fab2 f382 	clz	r3, r2
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	f040 8090 	bne.w	80004f0 <__udivmoddi4+0x210>
 80003d0:	1a8a      	subs	r2, r1, r2
 80003d2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003d6:	fa1f fe8c 	uxth.w	lr, ip
 80003da:	2101      	movs	r1, #1
 80003dc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003e0:	fb07 2015 	mls	r0, r7, r5, r2
 80003e4:	0c22      	lsrs	r2, r4, #16
 80003e6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ea:	fb0e f005 	mul.w	r0, lr, r5
 80003ee:	4290      	cmp	r0, r2
 80003f0:	d908      	bls.n	8000404 <__udivmoddi4+0x124>
 80003f2:	eb1c 0202 	adds.w	r2, ip, r2
 80003f6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x122>
 80003fc:	4290      	cmp	r0, r2
 80003fe:	f200 80cb 	bhi.w	8000598 <__udivmoddi4+0x2b8>
 8000402:	4645      	mov	r5, r8
 8000404:	1a12      	subs	r2, r2, r0
 8000406:	b2a4      	uxth	r4, r4
 8000408:	fbb2 f0f7 	udiv	r0, r2, r7
 800040c:	fb07 2210 	mls	r2, r7, r0, r2
 8000410:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000414:	fb0e fe00 	mul.w	lr, lr, r0
 8000418:	45a6      	cmp	lr, r4
 800041a:	d908      	bls.n	800042e <__udivmoddi4+0x14e>
 800041c:	eb1c 0404 	adds.w	r4, ip, r4
 8000420:	f100 32ff 	add.w	r2, r0, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x14c>
 8000426:	45a6      	cmp	lr, r4
 8000428:	f200 80bb 	bhi.w	80005a2 <__udivmoddi4+0x2c2>
 800042c:	4610      	mov	r0, r2
 800042e:	eba4 040e 	sub.w	r4, r4, lr
 8000432:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000436:	e79f      	b.n	8000378 <__udivmoddi4+0x98>
 8000438:	f1c1 0720 	rsb	r7, r1, #32
 800043c:	408b      	lsls	r3, r1
 800043e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000442:	ea4c 0c03 	orr.w	ip, ip, r3
 8000446:	fa05 f401 	lsl.w	r4, r5, r1
 800044a:	fa20 f307 	lsr.w	r3, r0, r7
 800044e:	40fd      	lsrs	r5, r7
 8000450:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000454:	4323      	orrs	r3, r4
 8000456:	fbb5 f8f9 	udiv	r8, r5, r9
 800045a:	fa1f fe8c 	uxth.w	lr, ip
 800045e:	fb09 5518 	mls	r5, r9, r8, r5
 8000462:	0c1c      	lsrs	r4, r3, #16
 8000464:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000468:	fb08 f50e 	mul.w	r5, r8, lr
 800046c:	42a5      	cmp	r5, r4
 800046e:	fa02 f201 	lsl.w	r2, r2, r1
 8000472:	fa00 f001 	lsl.w	r0, r0, r1
 8000476:	d90b      	bls.n	8000490 <__udivmoddi4+0x1b0>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000480:	f080 8088 	bcs.w	8000594 <__udivmoddi4+0x2b4>
 8000484:	42a5      	cmp	r5, r4
 8000486:	f240 8085 	bls.w	8000594 <__udivmoddi4+0x2b4>
 800048a:	f1a8 0802 	sub.w	r8, r8, #2
 800048e:	4464      	add	r4, ip
 8000490:	1b64      	subs	r4, r4, r5
 8000492:	b29d      	uxth	r5, r3
 8000494:	fbb4 f3f9 	udiv	r3, r4, r9
 8000498:	fb09 4413 	mls	r4, r9, r3, r4
 800049c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004a0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	d908      	bls.n	80004ba <__udivmoddi4+0x1da>
 80004a8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ac:	f103 35ff 	add.w	r5, r3, #4294967295
 80004b0:	d26c      	bcs.n	800058c <__udivmoddi4+0x2ac>
 80004b2:	45a6      	cmp	lr, r4
 80004b4:	d96a      	bls.n	800058c <__udivmoddi4+0x2ac>
 80004b6:	3b02      	subs	r3, #2
 80004b8:	4464      	add	r4, ip
 80004ba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004be:	fba3 9502 	umull	r9, r5, r3, r2
 80004c2:	eba4 040e 	sub.w	r4, r4, lr
 80004c6:	42ac      	cmp	r4, r5
 80004c8:	46c8      	mov	r8, r9
 80004ca:	46ae      	mov	lr, r5
 80004cc:	d356      	bcc.n	800057c <__udivmoddi4+0x29c>
 80004ce:	d053      	beq.n	8000578 <__udivmoddi4+0x298>
 80004d0:	b156      	cbz	r6, 80004e8 <__udivmoddi4+0x208>
 80004d2:	ebb0 0208 	subs.w	r2, r0, r8
 80004d6:	eb64 040e 	sbc.w	r4, r4, lr
 80004da:	fa04 f707 	lsl.w	r7, r4, r7
 80004de:	40ca      	lsrs	r2, r1
 80004e0:	40cc      	lsrs	r4, r1
 80004e2:	4317      	orrs	r7, r2
 80004e4:	e9c6 7400 	strd	r7, r4, [r6]
 80004e8:	4618      	mov	r0, r3
 80004ea:	2100      	movs	r1, #0
 80004ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004f0:	f1c3 0120 	rsb	r1, r3, #32
 80004f4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004f8:	fa20 f201 	lsr.w	r2, r0, r1
 80004fc:	fa25 f101 	lsr.w	r1, r5, r1
 8000500:	409d      	lsls	r5, r3
 8000502:	432a      	orrs	r2, r5
 8000504:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000508:	fa1f fe8c 	uxth.w	lr, ip
 800050c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000510:	fb07 1510 	mls	r5, r7, r0, r1
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800051a:	fb00 f50e 	mul.w	r5, r0, lr
 800051e:	428d      	cmp	r5, r1
 8000520:	fa04 f403 	lsl.w	r4, r4, r3
 8000524:	d908      	bls.n	8000538 <__udivmoddi4+0x258>
 8000526:	eb1c 0101 	adds.w	r1, ip, r1
 800052a:	f100 38ff 	add.w	r8, r0, #4294967295
 800052e:	d22f      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000530:	428d      	cmp	r5, r1
 8000532:	d92d      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000534:	3802      	subs	r0, #2
 8000536:	4461      	add	r1, ip
 8000538:	1b49      	subs	r1, r1, r5
 800053a:	b292      	uxth	r2, r2
 800053c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000540:	fb07 1115 	mls	r1, r7, r5, r1
 8000544:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000548:	fb05 f10e 	mul.w	r1, r5, lr
 800054c:	4291      	cmp	r1, r2
 800054e:	d908      	bls.n	8000562 <__udivmoddi4+0x282>
 8000550:	eb1c 0202 	adds.w	r2, ip, r2
 8000554:	f105 38ff 	add.w	r8, r5, #4294967295
 8000558:	d216      	bcs.n	8000588 <__udivmoddi4+0x2a8>
 800055a:	4291      	cmp	r1, r2
 800055c:	d914      	bls.n	8000588 <__udivmoddi4+0x2a8>
 800055e:	3d02      	subs	r5, #2
 8000560:	4462      	add	r2, ip
 8000562:	1a52      	subs	r2, r2, r1
 8000564:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000568:	e738      	b.n	80003dc <__udivmoddi4+0xfc>
 800056a:	4631      	mov	r1, r6
 800056c:	4630      	mov	r0, r6
 800056e:	e708      	b.n	8000382 <__udivmoddi4+0xa2>
 8000570:	4639      	mov	r1, r7
 8000572:	e6e6      	b.n	8000342 <__udivmoddi4+0x62>
 8000574:	4610      	mov	r0, r2
 8000576:	e6fb      	b.n	8000370 <__udivmoddi4+0x90>
 8000578:	4548      	cmp	r0, r9
 800057a:	d2a9      	bcs.n	80004d0 <__udivmoddi4+0x1f0>
 800057c:	ebb9 0802 	subs.w	r8, r9, r2
 8000580:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000584:	3b01      	subs	r3, #1
 8000586:	e7a3      	b.n	80004d0 <__udivmoddi4+0x1f0>
 8000588:	4645      	mov	r5, r8
 800058a:	e7ea      	b.n	8000562 <__udivmoddi4+0x282>
 800058c:	462b      	mov	r3, r5
 800058e:	e794      	b.n	80004ba <__udivmoddi4+0x1da>
 8000590:	4640      	mov	r0, r8
 8000592:	e7d1      	b.n	8000538 <__udivmoddi4+0x258>
 8000594:	46d0      	mov	r8, sl
 8000596:	e77b      	b.n	8000490 <__udivmoddi4+0x1b0>
 8000598:	3d02      	subs	r5, #2
 800059a:	4462      	add	r2, ip
 800059c:	e732      	b.n	8000404 <__udivmoddi4+0x124>
 800059e:	4608      	mov	r0, r1
 80005a0:	e70a      	b.n	80003b8 <__udivmoddi4+0xd8>
 80005a2:	4464      	add	r4, ip
 80005a4:	3802      	subs	r0, #2
 80005a6:	e742      	b.n	800042e <__udivmoddi4+0x14e>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	4603      	mov	r3, r0
 80005b4:	6039      	str	r1, [r7, #0]
 80005b6:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 80005b8:	88fb      	ldrh	r3, [r7, #6]
 80005ba:	b2db      	uxtb	r3, r3
 80005bc:	2120      	movs	r1, #32
 80005be:	4618      	mov	r0, r3
 80005c0:	f002 fb30 	bl	8002c24 <SENSOR_IO_Read>
 80005c4:	4603      	mov	r3, r0
 80005c6:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 80005c8:	7bfb      	ldrb	r3, [r7, #15]
 80005ca:	f023 0304 	bic.w	r3, r3, #4
 80005ce:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 80005d0:	7bfb      	ldrb	r3, [r7, #15]
 80005d2:	f043 0304 	orr.w	r3, r3, #4
 80005d6:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 80005d8:	7bfb      	ldrb	r3, [r7, #15]
 80005da:	f023 0303 	bic.w	r3, r3, #3
 80005de:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 80005e0:	7bfb      	ldrb	r3, [r7, #15]
 80005e2:	f043 0301 	orr.w	r3, r3, #1
 80005e6:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 80005e8:	7bfb      	ldrb	r3, [r7, #15]
 80005ea:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80005ee:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 80005f0:	88fb      	ldrh	r3, [r7, #6]
 80005f2:	b2db      	uxtb	r3, r3
 80005f4:	7bfa      	ldrb	r2, [r7, #15]
 80005f6:	2120      	movs	r1, #32
 80005f8:	4618      	mov	r0, r3
 80005fa:	f002 faf9 	bl	8002bf0 <SENSOR_IO_Write>
}
 80005fe:	bf00      	nop
 8000600:	3710      	adds	r7, #16
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}

08000606 <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 8000606:	b580      	push	{r7, lr}
 8000608:	b088      	sub	sp, #32
 800060a:	af00      	add	r7, sp, #0
 800060c:	4603      	mov	r3, r0
 800060e:	80fb      	strh	r3, [r7, #6]
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 8000610:	88fb      	ldrh	r3, [r7, #6]
 8000612:	b2d8      	uxtb	r0, r3
 8000614:	f107 0208 	add.w	r2, r7, #8
 8000618:	2302      	movs	r3, #2
 800061a:	21b2      	movs	r1, #178	; 0xb2
 800061c:	f002 fb20 	bl	8002c60 <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 8000620:	88fb      	ldrh	r3, [r7, #6]
 8000622:	b2db      	uxtb	r3, r3
 8000624:	2135      	movs	r1, #53	; 0x35
 8000626:	4618      	mov	r0, r3
 8000628:	f002 fafc 	bl	8002c24 <SENSOR_IO_Read>
 800062c:	4603      	mov	r3, r0
 800062e:	77fb      	strb	r3, [r7, #31]

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 8000630:	7ffb      	ldrb	r3, [r7, #31]
 8000632:	021b      	lsls	r3, r3, #8
 8000634:	b21b      	sxth	r3, r3
 8000636:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800063a:	b21a      	sxth	r2, r3
 800063c:	7a3b      	ldrb	r3, [r7, #8]
 800063e:	b21b      	sxth	r3, r3
 8000640:	4313      	orrs	r3, r2
 8000642:	83bb      	strh	r3, [r7, #28]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8000644:	7ffb      	ldrb	r3, [r7, #31]
 8000646:	019b      	lsls	r3, r3, #6
 8000648:	b21b      	sxth	r3, r3
 800064a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800064e:	b21a      	sxth	r2, r3
 8000650:	7a7b      	ldrb	r3, [r7, #9]
 8000652:	b21b      	sxth	r3, r3
 8000654:	4313      	orrs	r3, r2
 8000656:	837b      	strh	r3, [r7, #26]
  T0_degC = T0_degC_x8_u16 >> 3;
 8000658:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800065c:	10db      	asrs	r3, r3, #3
 800065e:	833b      	strh	r3, [r7, #24]
  T1_degC = T1_degC_x8_u16 >> 3;
 8000660:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000664:	10db      	asrs	r3, r3, #3
 8000666:	82fb      	strh	r3, [r7, #22]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 8000668:	88fb      	ldrh	r3, [r7, #6]
 800066a:	b2d8      	uxtb	r0, r3
 800066c:	f107 0208 	add.w	r2, r7, #8
 8000670:	2304      	movs	r3, #4
 8000672:	21bc      	movs	r1, #188	; 0xbc
 8000674:	f002 faf4 	bl	8002c60 <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8000678:	7a7b      	ldrb	r3, [r7, #9]
 800067a:	021b      	lsls	r3, r3, #8
 800067c:	b21a      	sxth	r2, r3
 800067e:	7a3b      	ldrb	r3, [r7, #8]
 8000680:	b21b      	sxth	r3, r3
 8000682:	4313      	orrs	r3, r2
 8000684:	82bb      	strh	r3, [r7, #20]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 8000686:	7afb      	ldrb	r3, [r7, #11]
 8000688:	021b      	lsls	r3, r3, #8
 800068a:	b21a      	sxth	r2, r3
 800068c:	7abb      	ldrb	r3, [r7, #10]
 800068e:	b21b      	sxth	r3, r3
 8000690:	4313      	orrs	r3, r2
 8000692:	827b      	strh	r3, [r7, #18]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 8000694:	88fb      	ldrh	r3, [r7, #6]
 8000696:	b2d8      	uxtb	r0, r3
 8000698:	f107 0208 	add.w	r2, r7, #8
 800069c:	2302      	movs	r3, #2
 800069e:	21aa      	movs	r1, #170	; 0xaa
 80006a0:	f002 fade 	bl	8002c60 <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80006a4:	7a7b      	ldrb	r3, [r7, #9]
 80006a6:	021b      	lsls	r3, r3, #8
 80006a8:	b21a      	sxth	r2, r3
 80006aa:	7a3b      	ldrb	r3, [r7, #8]
 80006ac:	b21b      	sxth	r3, r3
 80006ae:	4313      	orrs	r3, r2
 80006b0:	823b      	strh	r3, [r7, #16]

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 80006b2:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80006b6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80006ba:	1ad3      	subs	r3, r2, r3
 80006bc:	ee07 3a90 	vmov	s15, r3
 80006c0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80006c4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80006c8:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80006cc:	1ad3      	subs	r3, r2, r3
 80006ce:	ee07 3a90 	vmov	s15, r3
 80006d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80006d6:	ee67 6a27 	vmul.f32	s13, s14, s15
 80006da:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80006de:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80006e2:	1ad3      	subs	r3, r2, r3
 80006e4:	ee07 3a90 	vmov	s15, r3
 80006e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80006ec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80006f0:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80006f4:	ee07 3a90 	vmov	s15, r3
 80006f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80006fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000700:	edc7 7a03 	vstr	s15, [r7, #12]

  return tmp_f;
 8000704:	68fb      	ldr	r3, [r7, #12]
 8000706:	ee07 3a90 	vmov	s15, r3
}
 800070a:	eeb0 0a67 	vmov.f32	s0, s15
 800070e:	3720      	adds	r7, #32
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}

08000714 <Hex2Num>:
  * @brief  Convert char in Hex format to integer.
  * @param  a: character to convert
  * @retval integer value.
  */
static  uint8_t Hex2Num(char a)
{
 8000714:	b480      	push	{r7}
 8000716:	b083      	sub	sp, #12
 8000718:	af00      	add	r7, sp, #0
 800071a:	4603      	mov	r3, r0
 800071c:	71fb      	strb	r3, [r7, #7]
    if (a >= '0' && a <= '9') {                             /* Char is num */
 800071e:	79fb      	ldrb	r3, [r7, #7]
 8000720:	2b2f      	cmp	r3, #47	; 0x2f
 8000722:	d906      	bls.n	8000732 <Hex2Num+0x1e>
 8000724:	79fb      	ldrb	r3, [r7, #7]
 8000726:	2b39      	cmp	r3, #57	; 0x39
 8000728:	d803      	bhi.n	8000732 <Hex2Num+0x1e>
        return a - '0';
 800072a:	79fb      	ldrb	r3, [r7, #7]
 800072c:	3b30      	subs	r3, #48	; 0x30
 800072e:	b2db      	uxtb	r3, r3
 8000730:	e014      	b.n	800075c <Hex2Num+0x48>
    } else if (a >= 'a' && a <= 'f') {                      /* Char is lowercase character A - Z (hex) */
 8000732:	79fb      	ldrb	r3, [r7, #7]
 8000734:	2b60      	cmp	r3, #96	; 0x60
 8000736:	d906      	bls.n	8000746 <Hex2Num+0x32>
 8000738:	79fb      	ldrb	r3, [r7, #7]
 800073a:	2b66      	cmp	r3, #102	; 0x66
 800073c:	d803      	bhi.n	8000746 <Hex2Num+0x32>
        return (a - 'a') + 10;
 800073e:	79fb      	ldrb	r3, [r7, #7]
 8000740:	3b57      	subs	r3, #87	; 0x57
 8000742:	b2db      	uxtb	r3, r3
 8000744:	e00a      	b.n	800075c <Hex2Num+0x48>
    } else if (a >= 'A' && a <= 'F') {                      /* Char is uppercase character A - Z (hex) */
 8000746:	79fb      	ldrb	r3, [r7, #7]
 8000748:	2b40      	cmp	r3, #64	; 0x40
 800074a:	d906      	bls.n	800075a <Hex2Num+0x46>
 800074c:	79fb      	ldrb	r3, [r7, #7]
 800074e:	2b46      	cmp	r3, #70	; 0x46
 8000750:	d803      	bhi.n	800075a <Hex2Num+0x46>
        return (a - 'A') + 10;
 8000752:	79fb      	ldrb	r3, [r7, #7]
 8000754:	3b37      	subs	r3, #55	; 0x37
 8000756:	b2db      	uxtb	r3, r3
 8000758:	e000      	b.n	800075c <Hex2Num+0x48>
    }

    return 0;
 800075a:	2300      	movs	r3, #0
}
 800075c:	4618      	mov	r0, r3
 800075e:	370c      	adds	r7, #12
 8000760:	46bd      	mov	sp, r7
 8000762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000766:	4770      	bx	lr

08000768 <ParseHexNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval Hex value.
  */
static uint8_t ParseHexNumber(const char *ptr, uint8_t *cnt)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b084      	sub	sp, #16
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
 8000770:	6039      	str	r1, [r7, #0]
    uint8_t sum = 0;
 8000772:	2300      	movs	r3, #0
 8000774:	73fb      	strb	r3, [r7, #15]
    uint8_t done_count = 0;
 8000776:	2300      	movs	r3, #0
 8000778:	73bb      	strb	r3, [r7, #14]

    while (CHARISHEXNUM(*ptr) && (done_count < 2)) {       /* Parse number */
 800077a:	e012      	b.n	80007a2 <ParseHexNumber+0x3a>
        sum <<= 4;
 800077c:	7bfb      	ldrb	r3, [r7, #15]
 800077e:	011b      	lsls	r3, r3, #4
 8000780:	73fb      	strb	r3, [r7, #15]
        sum += Hex2Num(*ptr);
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	781b      	ldrb	r3, [r3, #0]
 8000786:	4618      	mov	r0, r3
 8000788:	f7ff ffc4 	bl	8000714 <Hex2Num>
 800078c:	4603      	mov	r3, r0
 800078e:	461a      	mov	r2, r3
 8000790:	7bfb      	ldrb	r3, [r7, #15]
 8000792:	4413      	add	r3, r2
 8000794:	73fb      	strb	r3, [r7, #15]
        ptr++;
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	3301      	adds	r3, #1
 800079a:	607b      	str	r3, [r7, #4]
        done_count++;
 800079c:	7bbb      	ldrb	r3, [r7, #14]
 800079e:	3301      	adds	r3, #1
 80007a0:	73bb      	strb	r3, [r7, #14]
    while (CHARISHEXNUM(*ptr) && (done_count < 2)) {       /* Parse number */
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	781b      	ldrb	r3, [r3, #0]
 80007a6:	2b2f      	cmp	r3, #47	; 0x2f
 80007a8:	d903      	bls.n	80007b2 <ParseHexNumber+0x4a>
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	781b      	ldrb	r3, [r3, #0]
 80007ae:	2b39      	cmp	r3, #57	; 0x39
 80007b0:	d90f      	bls.n	80007d2 <ParseHexNumber+0x6a>
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	781b      	ldrb	r3, [r3, #0]
 80007b6:	2b60      	cmp	r3, #96	; 0x60
 80007b8:	d903      	bls.n	80007c2 <ParseHexNumber+0x5a>
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	781b      	ldrb	r3, [r3, #0]
 80007be:	2b66      	cmp	r3, #102	; 0x66
 80007c0:	d907      	bls.n	80007d2 <ParseHexNumber+0x6a>
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	781b      	ldrb	r3, [r3, #0]
 80007c6:	2b40      	cmp	r3, #64	; 0x40
 80007c8:	d906      	bls.n	80007d8 <ParseHexNumber+0x70>
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	781b      	ldrb	r3, [r3, #0]
 80007ce:	2b46      	cmp	r3, #70	; 0x46
 80007d0:	d802      	bhi.n	80007d8 <ParseHexNumber+0x70>
 80007d2:	7bbb      	ldrb	r3, [r7, #14]
 80007d4:	2b01      	cmp	r3, #1
 80007d6:	d9d1      	bls.n	800077c <ParseHexNumber+0x14>
    }

    if (cnt != NULL) {                                      /* Save number of characters used for number */
 80007d8:	683b      	ldr	r3, [r7, #0]
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d002      	beq.n	80007e4 <ParseHexNumber+0x7c>
        *cnt = done_count;
 80007de:	683b      	ldr	r3, [r7, #0]
 80007e0:	7bba      	ldrb	r2, [r7, #14]
 80007e2:	701a      	strb	r2, [r3, #0]
    }
    return sum;                                             /* Return number */
 80007e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80007e6:	4618      	mov	r0, r3
 80007e8:	3710      	adds	r7, #16
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}

080007ee <ParseNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval integer value.
  */
static int32_t ParseNumber(const char *ptr, uint8_t *cnt)
{
 80007ee:	b480      	push	{r7}
 80007f0:	b085      	sub	sp, #20
 80007f2:	af00      	add	r7, sp, #0
 80007f4:	6078      	str	r0, [r7, #4]
 80007f6:	6039      	str	r1, [r7, #0]
    uint8_t minus = 0;
 80007f8:	2300      	movs	r3, #0
 80007fa:	73fb      	strb	r3, [r7, #15]
    uint8_t done_count = 0;
 80007fc:	2300      	movs	r3, #0
 80007fe:	73bb      	strb	r3, [r7, #14]
    int32_t sum = 0;
 8000800:	2300      	movs	r3, #0
 8000802:	60bb      	str	r3, [r7, #8]

    if (*ptr == '-') {                                      /* Check for minus character */
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	781b      	ldrb	r3, [r3, #0]
 8000808:	2b2d      	cmp	r3, #45	; 0x2d
 800080a:	d119      	bne.n	8000840 <ParseNumber+0x52>
        minus = 1;
 800080c:	2301      	movs	r3, #1
 800080e:	73fb      	strb	r3, [r7, #15]
        ptr++;
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	3301      	adds	r3, #1
 8000814:	607b      	str	r3, [r7, #4]
        done_count++;
 8000816:	7bbb      	ldrb	r3, [r7, #14]
 8000818:	3301      	adds	r3, #1
 800081a:	73bb      	strb	r3, [r7, #14]
    }
    while (CHARISNUM(*ptr)) {                               /* Parse number */
 800081c:	e010      	b.n	8000840 <ParseNumber+0x52>
        sum = 10 * sum + CHAR2NUM(*ptr);
 800081e:	68ba      	ldr	r2, [r7, #8]
 8000820:	4613      	mov	r3, r2
 8000822:	009b      	lsls	r3, r3, #2
 8000824:	4413      	add	r3, r2
 8000826:	005b      	lsls	r3, r3, #1
 8000828:	461a      	mov	r2, r3
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	781b      	ldrb	r3, [r3, #0]
 800082e:	3b30      	subs	r3, #48	; 0x30
 8000830:	4413      	add	r3, r2
 8000832:	60bb      	str	r3, [r7, #8]
        ptr++;
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	3301      	adds	r3, #1
 8000838:	607b      	str	r3, [r7, #4]
        done_count++;
 800083a:	7bbb      	ldrb	r3, [r7, #14]
 800083c:	3301      	adds	r3, #1
 800083e:	73bb      	strb	r3, [r7, #14]
    while (CHARISNUM(*ptr)) {                               /* Parse number */
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	781b      	ldrb	r3, [r3, #0]
 8000844:	2b2f      	cmp	r3, #47	; 0x2f
 8000846:	d903      	bls.n	8000850 <ParseNumber+0x62>
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	781b      	ldrb	r3, [r3, #0]
 800084c:	2b39      	cmp	r3, #57	; 0x39
 800084e:	d9e6      	bls.n	800081e <ParseNumber+0x30>
    }
    if (cnt != NULL) {                                      /* Save number of characters used for number */
 8000850:	683b      	ldr	r3, [r7, #0]
 8000852:	2b00      	cmp	r3, #0
 8000854:	d002      	beq.n	800085c <ParseNumber+0x6e>
        *cnt = done_count;
 8000856:	683b      	ldr	r3, [r7, #0]
 8000858:	7bba      	ldrb	r2, [r7, #14]
 800085a:	701a      	strb	r2, [r3, #0]
    }
    if (minus) {                                            /* Minus detected */
 800085c:	7bfb      	ldrb	r3, [r7, #15]
 800085e:	2b00      	cmp	r3, #0
 8000860:	d002      	beq.n	8000868 <ParseNumber+0x7a>
        return 0 - sum;
 8000862:	68bb      	ldr	r3, [r7, #8]
 8000864:	425b      	negs	r3, r3
 8000866:	e000      	b.n	800086a <ParseNumber+0x7c>
    }
    return sum;                                             /* Return number */
 8000868:	68bb      	ldr	r3, [r7, #8]
}
 800086a:	4618      	mov	r0, r3
 800086c:	3714      	adds	r7, #20
 800086e:	46bd      	mov	sp, r7
 8000870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000874:	4770      	bx	lr

08000876 <ParseMAC>:
  * @param  Mac: pointer to MAC-48 array
  * @param  MacSize: the size of the MAC array
  * @retval None.
  */
static void ParseMAC(const char *ptr, uint8_t Mac[], size_t MacSize)
{
 8000876:	b590      	push	{r4, r7, lr}
 8000878:	b087      	sub	sp, #28
 800087a:	af00      	add	r7, sp, #0
 800087c:	60f8      	str	r0, [r7, #12]
 800087e:	60b9      	str	r1, [r7, #8]
 8000880:	607a      	str	r2, [r7, #4]
  uint8_t hex_8bits_count = 0;
 8000882:	2300      	movs	r3, #0
 8000884:	75fb      	strb	r3, [r7, #23]

  if ((ptr != NULL) && (Mac != NULL))
 8000886:	68fb      	ldr	r3, [r7, #12]
 8000888:	2b00      	cmp	r3, #0
 800088a:	d027      	beq.n	80008dc <ParseMAC+0x66>
 800088c:	68bb      	ldr	r3, [r7, #8]
 800088e:	2b00      	cmp	r3, #0
 8000890:	d024      	beq.n	80008dc <ParseMAC+0x66>
  {
    while ((hex_8bits_count < MacSize) && (hex_8bits_count < 6) && (*ptr)) {
 8000892:	e018      	b.n	80008c6 <ParseMAC+0x50>
    uint8_t done_count = 1;
 8000894:	2301      	movs	r3, #1
 8000896:	75bb      	strb	r3, [r7, #22]
    if (*ptr != ':')
 8000898:	68fb      	ldr	r3, [r7, #12]
 800089a:	781b      	ldrb	r3, [r3, #0]
 800089c:	2b3a      	cmp	r3, #58	; 0x3a
 800089e:	d00d      	beq.n	80008bc <ParseMAC+0x46>
    {
      Mac[hex_8bits_count++] = ParseHexNumber(ptr, &done_count);
 80008a0:	7dfb      	ldrb	r3, [r7, #23]
 80008a2:	1c5a      	adds	r2, r3, #1
 80008a4:	75fa      	strb	r2, [r7, #23]
 80008a6:	461a      	mov	r2, r3
 80008a8:	68bb      	ldr	r3, [r7, #8]
 80008aa:	189c      	adds	r4, r3, r2
 80008ac:	f107 0316 	add.w	r3, r7, #22
 80008b0:	4619      	mov	r1, r3
 80008b2:	68f8      	ldr	r0, [r7, #12]
 80008b4:	f7ff ff58 	bl	8000768 <ParseHexNumber>
 80008b8:	4603      	mov	r3, r0
 80008ba:	7023      	strb	r3, [r4, #0]
    }
    ptr = ptr + done_count;
 80008bc:	7dbb      	ldrb	r3, [r7, #22]
 80008be:	461a      	mov	r2, r3
 80008c0:	68fb      	ldr	r3, [r7, #12]
 80008c2:	4413      	add	r3, r2
 80008c4:	60fb      	str	r3, [r7, #12]
    while ((hex_8bits_count < MacSize) && (hex_8bits_count < 6) && (*ptr)) {
 80008c6:	7dfb      	ldrb	r3, [r7, #23]
 80008c8:	687a      	ldr	r2, [r7, #4]
 80008ca:	429a      	cmp	r2, r3
 80008cc:	d906      	bls.n	80008dc <ParseMAC+0x66>
 80008ce:	7dfb      	ldrb	r3, [r7, #23]
 80008d0:	2b05      	cmp	r3, #5
 80008d2:	d803      	bhi.n	80008dc <ParseMAC+0x66>
 80008d4:	68fb      	ldr	r3, [r7, #12]
 80008d6:	781b      	ldrb	r3, [r3, #0]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d1db      	bne.n	8000894 <ParseMAC+0x1e>
   }
  }
}
 80008dc:	bf00      	nop
 80008de:	371c      	adds	r7, #28
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd90      	pop	{r4, r7, pc}

080008e4 <ParseIP>:
  * @param  IpAdrr: pointer to IPv4 array
  * @param  IpAdrrSize: the size of IP array
  * @retval None.
  */
static void ParseIP(const char *ptr, uint8_t IpAdrr[], size_t IpAdrrSize)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b086      	sub	sp, #24
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	60f8      	str	r0, [r7, #12]
 80008ec:	60b9      	str	r1, [r7, #8]
 80008ee:	607a      	str	r2, [r7, #4]
  uint8_t hex_8bits_count = 0;
 80008f0:	2300      	movs	r3, #0
 80008f2:	75fb      	strb	r3, [r7, #23]

  if ((ptr != NULL) && (IpAdrr != NULL) && (4 <= IpAdrrSize))
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d027      	beq.n	800094a <ParseIP+0x66>
 80008fa:	68bb      	ldr	r3, [r7, #8]
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d024      	beq.n	800094a <ParseIP+0x66>
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	2b03      	cmp	r3, #3
 8000904:	d921      	bls.n	800094a <ParseIP+0x66>
  {
    while ((hex_8bits_count < 4) && (*ptr != 0)) {
 8000906:	e019      	b.n	800093c <ParseIP+0x58>
    uint8_t done_count = 1;
 8000908:	2301      	movs	r3, #1
 800090a:	75bb      	strb	r3, [r7, #22]
    if (*ptr != '.')
 800090c:	68fb      	ldr	r3, [r7, #12]
 800090e:	781b      	ldrb	r3, [r3, #0]
 8000910:	2b2e      	cmp	r3, #46	; 0x2e
 8000912:	d00e      	beq.n	8000932 <ParseIP+0x4e>
    {
      IpAdrr[hex_8bits_count++] = (uint8_t)ParseNumber(ptr, &done_count);
 8000914:	f107 0316 	add.w	r3, r7, #22
 8000918:	4619      	mov	r1, r3
 800091a:	68f8      	ldr	r0, [r7, #12]
 800091c:	f7ff ff67 	bl	80007ee <ParseNumber>
 8000920:	4601      	mov	r1, r0
 8000922:	7dfb      	ldrb	r3, [r7, #23]
 8000924:	1c5a      	adds	r2, r3, #1
 8000926:	75fa      	strb	r2, [r7, #23]
 8000928:	461a      	mov	r2, r3
 800092a:	68bb      	ldr	r3, [r7, #8]
 800092c:	4413      	add	r3, r2
 800092e:	b2ca      	uxtb	r2, r1
 8000930:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + done_count;
 8000932:	7dbb      	ldrb	r3, [r7, #22]
 8000934:	461a      	mov	r2, r3
 8000936:	68fb      	ldr	r3, [r7, #12]
 8000938:	4413      	add	r3, r2
 800093a:	60fb      	str	r3, [r7, #12]
    while ((hex_8bits_count < 4) && (*ptr != 0)) {
 800093c:	7dfb      	ldrb	r3, [r7, #23]
 800093e:	2b03      	cmp	r3, #3
 8000940:	d803      	bhi.n	800094a <ParseIP+0x66>
 8000942:	68fb      	ldr	r3, [r7, #12]
 8000944:	781b      	ldrb	r3, [r3, #0]
 8000946:	2b00      	cmp	r3, #0
 8000948:	d1de      	bne.n	8000908 <ParseIP+0x24>
   }
  }
}
 800094a:	bf00      	nop
 800094c:	3718      	adds	r7, #24
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}
	...

08000954 <AT_ParseInfo>:
  * @param  Obj: pointer to module handle
  * @param  pdata: A string from the WiFi device
  * @retval None.
  */
static void AT_ParseInfo(ES_WIFIObject_t *Obj, uint8_t *pdata)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b084      	sub	sp, #16
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
 800095c:	6039      	str	r1, [r7, #0]
  char *ptr;
  uint8_t num = 0;
 800095e:	2300      	movs	r3, #0
 8000960:	72fb      	strb	r3, [r7, #11]

  ptr = strtok((char *)pdata + 2, ",");
 8000962:	683b      	ldr	r3, [r7, #0]
 8000964:	3302      	adds	r3, #2
 8000966:	4940      	ldr	r1, [pc, #256]	; (8000a68 <AT_ParseInfo+0x114>)
 8000968:	4618      	mov	r0, r3
 800096a:	f009 f8e7 	bl	8009b3c <strtok>
 800096e:	60f8      	str	r0, [r7, #12]

  while (ptr != NULL){
 8000970:	e071      	b.n	8000a56 <AT_ParseInfo+0x102>
    switch (num++) {
 8000972:	7afb      	ldrb	r3, [r7, #11]
 8000974:	1c5a      	adds	r2, r3, #1
 8000976:	72fa      	strb	r2, [r7, #11]
 8000978:	2b06      	cmp	r3, #6
 800097a:	d866      	bhi.n	8000a4a <AT_ParseInfo+0xf6>
 800097c:	a201      	add	r2, pc, #4	; (adr r2, 8000984 <AT_ParseInfo+0x30>)
 800097e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000982:	bf00      	nop
 8000984:	080009a1 	.word	0x080009a1
 8000988:	080009b5 	.word	0x080009b5
 800098c:	080009cd 	.word	0x080009cd
 8000990:	080009e5 	.word	0x080009e5
 8000994:	080009fd 	.word	0x080009fd
 8000998:	08000a15 	.word	0x08000a15
 800099c:	08000a29 	.word	0x08000a29
    case 0:
      strncpy((char *)Obj->Product_ID, ptr, sizeof(Obj->Product_ID) - 1);
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	221f      	movs	r2, #31
 80009a4:	68f9      	ldr	r1, [r7, #12]
 80009a6:	4618      	mov	r0, r3
 80009a8:	f009 f8b5 	bl	8009b16 <strncpy>
      Obj->Product_ID[sizeof(Obj->Product_ID) - 1] = '\0';
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	2200      	movs	r2, #0
 80009b0:	77da      	strb	r2, [r3, #31]
      break;
 80009b2:	e04b      	b.n	8000a4c <AT_ParseInfo+0xf8>

    case 1:
      strncpy((char *)Obj->FW_Rev, ptr, sizeof(Obj->FW_Rev) - 1);
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	3320      	adds	r3, #32
 80009b8:	2217      	movs	r2, #23
 80009ba:	68f9      	ldr	r1, [r7, #12]
 80009bc:	4618      	mov	r0, r3
 80009be:	f009 f8aa 	bl	8009b16 <strncpy>
      Obj->FW_Rev[sizeof(Obj->FW_Rev) - 1] = '\0';
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	2200      	movs	r2, #0
 80009c6:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
      break;
 80009ca:	e03f      	b.n	8000a4c <AT_ParseInfo+0xf8>

    case 2:
      strncpy((char *)Obj->API_Rev, ptr, sizeof(Obj->API_Rev) - 1);
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	3338      	adds	r3, #56	; 0x38
 80009d0:	220f      	movs	r2, #15
 80009d2:	68f9      	ldr	r1, [r7, #12]
 80009d4:	4618      	mov	r0, r3
 80009d6:	f009 f89e 	bl	8009b16 <strncpy>
      Obj->API_Rev[sizeof(Obj->API_Rev) - 1] = '\0';
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	2200      	movs	r2, #0
 80009de:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
      break;
 80009e2:	e033      	b.n	8000a4c <AT_ParseInfo+0xf8>

    case 3:
      strncpy((char *)Obj->Stack_Rev, ptr, sizeof(Obj->Stack_Rev) - 1);
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	3348      	adds	r3, #72	; 0x48
 80009e8:	220f      	movs	r2, #15
 80009ea:	68f9      	ldr	r1, [r7, #12]
 80009ec:	4618      	mov	r0, r3
 80009ee:	f009 f892 	bl	8009b16 <strncpy>
      Obj->Stack_Rev[sizeof(Obj->Stack_Rev) - 1] = '\0';
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	2200      	movs	r2, #0
 80009f6:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
      break;
 80009fa:	e027      	b.n	8000a4c <AT_ParseInfo+0xf8>

    case 4:
      strncpy((char *)Obj->RTOS_Rev, ptr, sizeof(Obj->RTOS_Rev) - 1);
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	3358      	adds	r3, #88	; 0x58
 8000a00:	220f      	movs	r2, #15
 8000a02:	68f9      	ldr	r1, [r7, #12]
 8000a04:	4618      	mov	r0, r3
 8000a06:	f009 f886 	bl	8009b16 <strncpy>
      Obj->RTOS_Rev[sizeof(Obj->RTOS_Rev) - 1] = '\0';
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      break;
 8000a12:	e01b      	b.n	8000a4c <AT_ParseInfo+0xf8>

    case 5:
      Obj->CPU_Clock = (uint32_t)ParseNumber(ptr, NULL);
 8000a14:	2100      	movs	r1, #0
 8000a16:	68f8      	ldr	r0, [r7, #12]
 8000a18:	f7ff fee9 	bl	80007ee <ParseNumber>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	461a      	mov	r2, r3
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      break;
 8000a26:	e011      	b.n	8000a4c <AT_ParseInfo+0xf8>

    case 6:
      ptr = strtok(ptr, "\r");
 8000a28:	4910      	ldr	r1, [pc, #64]	; (8000a6c <AT_ParseInfo+0x118>)
 8000a2a:	68f8      	ldr	r0, [r7, #12]
 8000a2c:	f009 f886 	bl	8009b3c <strtok>
 8000a30:	60f8      	str	r0, [r7, #12]
      strncpy((char *)Obj->Product_Name, ptr, sizeof(Obj->Product_Name) - 1);
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	3368      	adds	r3, #104	; 0x68
 8000a36:	221f      	movs	r2, #31
 8000a38:	68f9      	ldr	r1, [r7, #12]
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	f009 f86b 	bl	8009b16 <strncpy>
      Obj->Product_Name[sizeof(Obj->Product_Name) - 1] = '\0';
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	2200      	movs	r2, #0
 8000a44:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
      break;
 8000a48:	e000      	b.n	8000a4c <AT_ParseInfo+0xf8>

    default: break;
 8000a4a:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 8000a4c:	4906      	ldr	r1, [pc, #24]	; (8000a68 <AT_ParseInfo+0x114>)
 8000a4e:	2000      	movs	r0, #0
 8000a50:	f009 f874 	bl	8009b3c <strtok>
 8000a54:	60f8      	str	r0, [r7, #12]
  while (ptr != NULL){
 8000a56:	68fb      	ldr	r3, [r7, #12]
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d18a      	bne.n	8000972 <AT_ParseInfo+0x1e>
  }
}
 8000a5c:	bf00      	nop
 8000a5e:	bf00      	nop
 8000a60:	3710      	adds	r7, #16
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	0800aae0 	.word	0x0800aae0
 8000a6c:	0800aae4 	.word	0x0800aae4

08000a70 <AT_ParseConnSettings>:
  * @param  pdata: A string from the WiFi device
  * @param  NetSettings: settings
  * @retval None.
  */
static void AT_ParseConnSettings(char *pdata, ES_WIFI_Network_t *NetSettings)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b084      	sub	sp, #16
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
 8000a78:	6039      	str	r1, [r7, #0]
  uint8_t num = 0;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	73fb      	strb	r3, [r7, #15]
  char *ptr;

  ptr = strtok(pdata + 2, ",");
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	3302      	adds	r3, #2
 8000a82:	4959      	ldr	r1, [pc, #356]	; (8000be8 <AT_ParseConnSettings+0x178>)
 8000a84:	4618      	mov	r0, r3
 8000a86:	f009 f859 	bl	8009b3c <strtok>
 8000a8a:	60b8      	str	r0, [r7, #8]

  while (ptr != NULL) {
 8000a8c:	e0a2      	b.n	8000bd4 <AT_ParseConnSettings+0x164>
    switch (num++) {
 8000a8e:	7bfb      	ldrb	r3, [r7, #15]
 8000a90:	1c5a      	adds	r2, r3, #1
 8000a92:	73fa      	strb	r2, [r7, #15]
 8000a94:	2b0b      	cmp	r3, #11
 8000a96:	f200 808c 	bhi.w	8000bb2 <AT_ParseConnSettings+0x142>
 8000a9a:	a201      	add	r2, pc, #4	; (adr r2, 8000aa0 <AT_ParseConnSettings+0x30>)
 8000a9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000aa0:	08000ad1 	.word	0x08000ad1
 8000aa4:	08000ae7 	.word	0x08000ae7
 8000aa8:	08000aff 	.word	0x08000aff
 8000aac:	08000b13 	.word	0x08000b13
 8000ab0:	08000b27 	.word	0x08000b27
 8000ab4:	08000b3b 	.word	0x08000b3b
 8000ab8:	08000b4b 	.word	0x08000b4b
 8000abc:	08000b5b 	.word	0x08000b5b
 8000ac0:	08000b6b 	.word	0x08000b6b
 8000ac4:	08000b7b 	.word	0x08000b7b
 8000ac8:	08000b8b 	.word	0x08000b8b
 8000acc:	08000b9f 	.word	0x08000b9f
    case 0:
      strncpy((char *)NetSettings->SSID,  ptr, sizeof(NetSettings->SSID) - 1);
 8000ad0:	683b      	ldr	r3, [r7, #0]
 8000ad2:	2220      	movs	r2, #32
 8000ad4:	68b9      	ldr	r1, [r7, #8]
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	f009 f81d 	bl	8009b16 <strncpy>
      NetSettings->SSID[sizeof(NetSettings->SSID) - 1] = '\0';
 8000adc:	683b      	ldr	r3, [r7, #0]
 8000ade:	2200      	movs	r2, #0
 8000ae0:	f883 2020 	strb.w	r2, [r3, #32]
      break;
 8000ae4:	e066      	b.n	8000bb4 <AT_ParseConnSettings+0x144>

    case 1:
      strncpy((char *)NetSettings->pswd, ptr, sizeof(NetSettings->pswd) - 1);
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	3321      	adds	r3, #33	; 0x21
 8000aea:	2220      	movs	r2, #32
 8000aec:	68b9      	ldr	r1, [r7, #8]
 8000aee:	4618      	mov	r0, r3
 8000af0:	f009 f811 	bl	8009b16 <strncpy>
      NetSettings->pswd[sizeof(NetSettings->pswd) - 1] = '\0';
 8000af4:	683b      	ldr	r3, [r7, #0]
 8000af6:	2200      	movs	r2, #0
 8000af8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      break;
 8000afc:	e05a      	b.n	8000bb4 <AT_ParseConnSettings+0x144>

    case 2:
      NetSettings->Security = (ES_WIFI_SecurityType_t)ParseNumber(ptr, NULL);
 8000afe:	2100      	movs	r1, #0
 8000b00:	68b8      	ldr	r0, [r7, #8]
 8000b02:	f7ff fe74 	bl	80007ee <ParseNumber>
 8000b06:	4603      	mov	r3, r0
 8000b08:	b2da      	uxtb	r2, r3
 8000b0a:	683b      	ldr	r3, [r7, #0]
 8000b0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        break;
 8000b10:	e050      	b.n	8000bb4 <AT_ParseConnSettings+0x144>

    case 3:
      NetSettings->DHCP_IsEnabled = (uint8_t)ParseNumber(ptr, NULL);
 8000b12:	2100      	movs	r1, #0
 8000b14:	68b8      	ldr	r0, [r7, #8]
 8000b16:	f7ff fe6a 	bl	80007ee <ParseNumber>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	b2da      	uxtb	r2, r3
 8000b1e:	683b      	ldr	r3, [r7, #0]
 8000b20:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      break;
 8000b24:	e046      	b.n	8000bb4 <AT_ParseConnSettings+0x144>

    case 4:
      NetSettings->IP_Ver = (ES_WIFI_IPVer_t)ParseNumber(ptr, NULL);
 8000b26:	2100      	movs	r1, #0
 8000b28:	68b8      	ldr	r0, [r7, #8]
 8000b2a:	f7ff fe60 	bl	80007ee <ParseNumber>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	b2da      	uxtb	r2, r3
 8000b32:	683b      	ldr	r3, [r7, #0]
 8000b34:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
      break;
 8000b38:	e03c      	b.n	8000bb4 <AT_ParseConnSettings+0x144>

    case 5:
      ParseIP(ptr, NetSettings->IP_Addr, sizeof(NetSettings->IP_Addr));
 8000b3a:	683b      	ldr	r3, [r7, #0]
 8000b3c:	3348      	adds	r3, #72	; 0x48
 8000b3e:	2204      	movs	r2, #4
 8000b40:	4619      	mov	r1, r3
 8000b42:	68b8      	ldr	r0, [r7, #8]
 8000b44:	f7ff fece 	bl	80008e4 <ParseIP>
      break;
 8000b48:	e034      	b.n	8000bb4 <AT_ParseConnSettings+0x144>

    case 6:
      ParseIP(ptr, NetSettings->IP_Mask, sizeof(NetSettings->IP_Mask));
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	334c      	adds	r3, #76	; 0x4c
 8000b4e:	2204      	movs	r2, #4
 8000b50:	4619      	mov	r1, r3
 8000b52:	68b8      	ldr	r0, [r7, #8]
 8000b54:	f7ff fec6 	bl	80008e4 <ParseIP>
      break;
 8000b58:	e02c      	b.n	8000bb4 <AT_ParseConnSettings+0x144>

    case 7:
      ParseIP(ptr, NetSettings->Gateway_Addr, sizeof(NetSettings->Gateway_Addr));
 8000b5a:	683b      	ldr	r3, [r7, #0]
 8000b5c:	3350      	adds	r3, #80	; 0x50
 8000b5e:	2204      	movs	r2, #4
 8000b60:	4619      	mov	r1, r3
 8000b62:	68b8      	ldr	r0, [r7, #8]
 8000b64:	f7ff febe 	bl	80008e4 <ParseIP>
      break;
 8000b68:	e024      	b.n	8000bb4 <AT_ParseConnSettings+0x144>

    case 8:
      ParseIP(ptr, NetSettings->DNS1, sizeof(NetSettings->DNS1));
 8000b6a:	683b      	ldr	r3, [r7, #0]
 8000b6c:	3354      	adds	r3, #84	; 0x54
 8000b6e:	2204      	movs	r2, #4
 8000b70:	4619      	mov	r1, r3
 8000b72:	68b8      	ldr	r0, [r7, #8]
 8000b74:	f7ff feb6 	bl	80008e4 <ParseIP>
      break;
 8000b78:	e01c      	b.n	8000bb4 <AT_ParseConnSettings+0x144>

    case 9:
      ParseIP(ptr, NetSettings->DNS2, sizeof(NetSettings->DNS2));
 8000b7a:	683b      	ldr	r3, [r7, #0]
 8000b7c:	3358      	adds	r3, #88	; 0x58
 8000b7e:	2204      	movs	r2, #4
 8000b80:	4619      	mov	r1, r3
 8000b82:	68b8      	ldr	r0, [r7, #8]
 8000b84:	f7ff feae 	bl	80008e4 <ParseIP>
      break;
 8000b88:	e014      	b.n	8000bb4 <AT_ParseConnSettings+0x144>

    case 10:
      NetSettings->JoinRetries = (uint8_t)ParseNumber(ptr, NULL);
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	68b8      	ldr	r0, [r7, #8]
 8000b8e:	f7ff fe2e 	bl	80007ee <ParseNumber>
 8000b92:	4603      	mov	r3, r0
 8000b94:	b2da      	uxtb	r2, r3
 8000b96:	683b      	ldr	r3, [r7, #0]
 8000b98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      break;
 8000b9c:	e00a      	b.n	8000bb4 <AT_ParseConnSettings+0x144>

    case 11:
      NetSettings->AutoConnect = (uint8_t)ParseNumber(ptr, NULL);
 8000b9e:	2100      	movs	r1, #0
 8000ba0:	68b8      	ldr	r0, [r7, #8]
 8000ba2:	f7ff fe24 	bl	80007ee <ParseNumber>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	b2da      	uxtb	r2, r3
 8000baa:	683b      	ldr	r3, [r7, #0]
 8000bac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
      break;
 8000bb0:	e000      	b.n	8000bb4 <AT_ParseConnSettings+0x144>

    default:
      break;
 8000bb2:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 8000bb4:	490c      	ldr	r1, [pc, #48]	; (8000be8 <AT_ParseConnSettings+0x178>)
 8000bb6:	2000      	movs	r0, #0
 8000bb8:	f008 ffc0 	bl	8009b3c <strtok>
 8000bbc:	60b8      	str	r0, [r7, #8]
    if ((ptr != NULL) && (ptr[-1] == ','))
 8000bbe:	68bb      	ldr	r3, [r7, #8]
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d007      	beq.n	8000bd4 <AT_ParseConnSettings+0x164>
 8000bc4:	68bb      	ldr	r3, [r7, #8]
 8000bc6:	3b01      	subs	r3, #1
 8000bc8:	781b      	ldrb	r3, [r3, #0]
 8000bca:	2b2c      	cmp	r3, #44	; 0x2c
 8000bcc:	d102      	bne.n	8000bd4 <AT_ParseConnSettings+0x164>
    { /* Ignore empty fields */
      num++;
 8000bce:	7bfb      	ldrb	r3, [r7, #15]
 8000bd0:	3301      	adds	r3, #1
 8000bd2:	73fb      	strb	r3, [r7, #15]
  while (ptr != NULL) {
 8000bd4:	68bb      	ldr	r3, [r7, #8]
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	f47f af59 	bne.w	8000a8e <AT_ParseConnSettings+0x1e>
    }
  }
}
 8000bdc:	bf00      	nop
 8000bde:	bf00      	nop
 8000be0:	3710      	adds	r7, #16
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	0800aae0 	.word	0x0800aae0

08000bec <AT_ExecuteCommand>:
  * @param  cmd: pointer to the command string
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_ExecuteCommand(ES_WIFIObject_t *Obj, const uint8_t *cmd, uint8_t *pdata)
{
 8000bec:	b590      	push	{r4, r7, lr}
 8000bee:	b087      	sub	sp, #28
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	60f8      	str	r0, [r7, #12]
 8000bf4:	60b9      	str	r1, [r7, #8]
 8000bf6:	607a      	str	r2, [r7, #4]
  int ret = 0;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	613b      	str	r3, [r7, #16]
  int16_t recv_len = 0;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	82fb      	strh	r3, [r7, #22]

  DEBUGCMD("%s\n",cmd);

  if ((Obj->fops.IO_Send != NULL) && (Obj->fops.IO_Receive != NULL)) {
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d056      	beq.n	8000cb8 <AT_ExecuteCommand+0xcc>
 8000c0a:	68fb      	ldr	r3, [r7, #12]
 8000c0c:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d051      	beq.n	8000cb8 <AT_ExecuteCommand+0xcc>

  ret = Obj->fops.IO_Send(cmd, strlen((const char *)cmd), Obj->Timeout);
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	f8d3 4120 	ldr.w	r4, [r3, #288]	; 0x120
 8000c1a:	68b8      	ldr	r0, [r7, #8]
 8000c1c:	f7ff faf0 	bl	8000200 <strlen>
 8000c20:	4603      	mov	r3, r0
 8000c22:	b299      	uxth	r1, r3
 8000c24:	68fb      	ldr	r3, [r7, #12]
 8000c26:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	; 0x8f8
 8000c2a:	461a      	mov	r2, r3
 8000c2c:	68b8      	ldr	r0, [r7, #8]
 8000c2e:	47a0      	blx	r4
 8000c30:	4603      	mov	r3, r0
 8000c32:	613b      	str	r3, [r7, #16]

  if( ret > 0)
 8000c34:	693b      	ldr	r3, [r7, #16]
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	dd3e      	ble.n	8000cb8 <AT_ExecuteCommand+0xcc>
  {
    recv_len = Obj->fops.IO_Receive(pdata, ES_WIFI_DATA_SIZE, Obj->Timeout);
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8000c40:	68fa      	ldr	r2, [r7, #12]
 8000c42:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 8000c46:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8000c4a:	6878      	ldr	r0, [r7, #4]
 8000c4c:	4798      	blx	r3
 8000c4e:	4603      	mov	r3, r0
 8000c50:	82fb      	strh	r3, [r7, #22]
    if ((recv_len > 0) && (recv_len <= ES_WIFI_DATA_SIZE))
 8000c52:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	dd27      	ble.n	8000caa <AT_ExecuteCommand+0xbe>
 8000c5a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000c5e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000c62:	dc22      	bgt.n	8000caa <AT_ExecuteCommand+0xbe>
    {
      if (recv_len == ES_WIFI_DATA_SIZE)
 8000c64:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000c68:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000c6c:	d105      	bne.n	8000c7a <AT_ExecuteCommand+0x8e>
      {
        /* ES_WIFI_DATA_SIZE maybe too small !! */
        recv_len--;
 8000c6e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000c72:	b29b      	uxth	r3, r3
 8000c74:	3b01      	subs	r3, #1
 8000c76:	b29b      	uxth	r3, r3
 8000c78:	82fb      	strh	r3, [r7, #22]
      }
      *(pdata + recv_len) = 0;
 8000c7a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000c7e:	687a      	ldr	r2, [r7, #4]
 8000c80:	4413      	add	r3, r2
 8000c82:	2200      	movs	r2, #0
 8000c84:	701a      	strb	r2, [r3, #0]
      DEBUGCMD("%s\n",cmd);

      if (strstr((char *)pdata, AT_OK_STRING))
 8000c86:	490f      	ldr	r1, [pc, #60]	; (8000cc4 <AT_ExecuteCommand+0xd8>)
 8000c88:	6878      	ldr	r0, [r7, #4]
 8000c8a:	f008 ffb3 	bl	8009bf4 <strstr>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d001      	beq.n	8000c98 <AT_ExecuteCommand+0xac>
      {
        return ES_WIFI_STATUS_OK;
 8000c94:	2300      	movs	r3, #0
 8000c96:	e010      	b.n	8000cba <AT_ExecuteCommand+0xce>
      }
      else if (strstr((char *)pdata, AT_ERROR_STRING))
 8000c98:	490b      	ldr	r1, [pc, #44]	; (8000cc8 <AT_ExecuteCommand+0xdc>)
 8000c9a:	6878      	ldr	r0, [r7, #4]
 8000c9c:	f008 ffaa 	bl	8009bf4 <strstr>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d001      	beq.n	8000caa <AT_ExecuteCommand+0xbe>
      {
        return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8000ca6:	2305      	movs	r3, #5
 8000ca8:	e007      	b.n	8000cba <AT_ExecuteCommand+0xce>
      }
    }
    if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER)
 8000caa:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000cae:	f113 0f04 	cmn.w	r3, #4
 8000cb2:	d101      	bne.n	8000cb8 <AT_ExecuteCommand+0xcc>
    {
      return ES_WIFI_STATUS_MODULE_CRASH;
 8000cb4:	2306      	movs	r3, #6
 8000cb6:	e000      	b.n	8000cba <AT_ExecuteCommand+0xce>
    }
   }
  }
  return ES_WIFI_STATUS_IO_ERROR;
 8000cb8:	2304      	movs	r3, #4
}
 8000cba:	4618      	mov	r0, r3
 8000cbc:	371c      	adds	r7, #28
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd90      	pop	{r4, r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	0800aaf8 	.word	0x0800aaf8
 8000cc8:	0800ab04 	.word	0x0800ab04

08000ccc <AT_RequestSendData>:
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_RequestSendData(ES_WIFIObject_t *Obj, uint8_t* cmd,
                                           const uint8_t *pcmd_data, uint16_t len, uint8_t *pdata)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b086      	sub	sp, #24
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	60f8      	str	r0, [r7, #12]
 8000cd4:	60b9      	str	r1, [r7, #8]
 8000cd6:	607a      	str	r2, [r7, #4]
 8000cd8:	807b      	strh	r3, [r7, #2]
  int16_t send_len = 0;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	82fb      	strh	r3, [r7, #22]
  int16_t recv_len = 0;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	82bb      	strh	r3, [r7, #20]
  uint16_t cmd_len = 0;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	827b      	strh	r3, [r7, #18]
  uint16_t n;

  cmd_len = strlen((char*)cmd);
 8000ce6:	68b8      	ldr	r0, [r7, #8]
 8000ce8:	f7ff fa8a 	bl	8000200 <strlen>
 8000cec:	4603      	mov	r3, r0
 8000cee:	827b      	strh	r3, [r7, #18]

  /* Can send only even number of byte on first send. */
  if (cmd_len & 1) return ES_WIFI_STATUS_ERROR;
 8000cf0:	8a7b      	ldrh	r3, [r7, #18]
 8000cf2:	f003 0301 	and.w	r3, r3, #1
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d001      	beq.n	8000cfe <AT_RequestSendData+0x32>
 8000cfa:	2302      	movs	r3, #2
 8000cfc:	e05d      	b.n	8000dba <AT_RequestSendData+0xee>

  if ((Obj->fops.IO_Send != NULL) && (Obj->fops.IO_Receive != NULL)) {
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d057      	beq.n	8000db8 <AT_RequestSendData+0xec>
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d052      	beq.n	8000db8 <AT_RequestSendData+0xec>

  n = Obj->fops.IO_Send(cmd, cmd_len, Obj->Timeout);
 8000d12:	68fb      	ldr	r3, [r7, #12]
 8000d14:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8000d18:	68fa      	ldr	r2, [r7, #12]
 8000d1a:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 8000d1e:	8a79      	ldrh	r1, [r7, #18]
 8000d20:	68b8      	ldr	r0, [r7, #8]
 8000d22:	4798      	blx	r3
 8000d24:	4603      	mov	r3, r0
 8000d26:	823b      	strh	r3, [r7, #16]
  if (n == cmd_len)
 8000d28:	8a3a      	ldrh	r2, [r7, #16]
 8000d2a:	8a7b      	ldrh	r3, [r7, #18]
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	d143      	bne.n	8000db8 <AT_RequestSendData+0xec>
  {
    send_len = Obj->fops.IO_Send(pcmd_data, len, Obj->Timeout);
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8000d36:	68fa      	ldr	r2, [r7, #12]
 8000d38:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 8000d3c:	8879      	ldrh	r1, [r7, #2]
 8000d3e:	6878      	ldr	r0, [r7, #4]
 8000d40:	4798      	blx	r3
 8000d42:	4603      	mov	r3, r0
 8000d44:	82fb      	strh	r3, [r7, #22]
    if (send_len == len)
 8000d46:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8000d4a:	887b      	ldrh	r3, [r7, #2]
 8000d4c:	429a      	cmp	r2, r3
 8000d4e:	d131      	bne.n	8000db4 <AT_RequestSendData+0xe8>
    {
      recv_len = Obj->fops.IO_Receive(pdata, 0, Obj->Timeout);
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8000d56:	68fa      	ldr	r2, [r7, #12]
 8000d58:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 8000d5c:	2100      	movs	r1, #0
 8000d5e:	6a38      	ldr	r0, [r7, #32]
 8000d60:	4798      	blx	r3
 8000d62:	4603      	mov	r3, r0
 8000d64:	82bb      	strh	r3, [r7, #20]
      if (recv_len > 0)
 8000d66:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	dd19      	ble.n	8000da2 <AT_RequestSendData+0xd6>
      {
        *(pdata + recv_len) = 0;
 8000d6e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000d72:	6a3a      	ldr	r2, [r7, #32]
 8000d74:	4413      	add	r3, r2
 8000d76:	2200      	movs	r2, #0
 8000d78:	701a      	strb	r2, [r3, #0]
        if(strstr((char *)pdata, AT_OK_STRING))
 8000d7a:	4912      	ldr	r1, [pc, #72]	; (8000dc4 <AT_RequestSendData+0xf8>)
 8000d7c:	6a38      	ldr	r0, [r7, #32]
 8000d7e:	f008 ff39 	bl	8009bf4 <strstr>
 8000d82:	4603      	mov	r3, r0
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d001      	beq.n	8000d8c <AT_RequestSendData+0xc0>
        {
          return ES_WIFI_STATUS_OK;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	e016      	b.n	8000dba <AT_RequestSendData+0xee>
        }
        else if(strstr((char *)pdata, AT_ERROR_STRING))
 8000d8c:	490e      	ldr	r1, [pc, #56]	; (8000dc8 <AT_RequestSendData+0xfc>)
 8000d8e:	6a38      	ldr	r0, [r7, #32]
 8000d90:	f008 ff30 	bl	8009bf4 <strstr>
 8000d94:	4603      	mov	r3, r0
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d001      	beq.n	8000d9e <AT_RequestSendData+0xd2>
        {
          return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8000d9a:	2305      	movs	r3, #5
 8000d9c:	e00d      	b.n	8000dba <AT_RequestSendData+0xee>
        }
        else
        {
          return ES_WIFI_STATUS_ERROR;
 8000d9e:	2302      	movs	r3, #2
 8000da0:	e00b      	b.n	8000dba <AT_RequestSendData+0xee>
        }
      }

      if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER)
 8000da2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000da6:	f113 0f04 	cmn.w	r3, #4
 8000daa:	d101      	bne.n	8000db0 <AT_RequestSendData+0xe4>
      {
        return ES_WIFI_STATUS_MODULE_CRASH;
 8000dac:	2306      	movs	r3, #6
 8000dae:	e004      	b.n	8000dba <AT_RequestSendData+0xee>
      }
      return ES_WIFI_STATUS_ERROR;
 8000db0:	2302      	movs	r3, #2
 8000db2:	e002      	b.n	8000dba <AT_RequestSendData+0xee>
    }
    else
    {
      return ES_WIFI_STATUS_ERROR;
 8000db4:	2302      	movs	r3, #2
 8000db6:	e000      	b.n	8000dba <AT_RequestSendData+0xee>
    }
  }
 }
  return ES_WIFI_STATUS_IO_ERROR;
 8000db8:	2304      	movs	r3, #4
}
 8000dba:	4618      	mov	r0, r3
 8000dbc:	3718      	adds	r7, #24
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	0800aaf8 	.word	0x0800aaf8
 8000dc8:	0800ab04 	.word	0x0800ab04

08000dcc <AT_RequestReceiveData>:
  * @param  ReadData : pointer to received data length.
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_RequestReceiveData(ES_WIFIObject_t *Obj, uint8_t *cmd,
                                              char *pdata, uint16_t Reqlen, uint16_t *ReadData)
{
 8000dcc:	b590      	push	{r4, r7, lr}
 8000dce:	b087      	sub	sp, #28
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	60f8      	str	r0, [r7, #12]
 8000dd4:	60b9      	str	r1, [r7, #8]
 8000dd6:	607a      	str	r2, [r7, #4]
 8000dd8:	807b      	strh	r3, [r7, #2]
  int len;
  uint8_t *p=Obj->CmdData;
 8000dda:	68fb      	ldr	r3, [r7, #12]
 8000ddc:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8000de0:	613b      	str	r3, [r7, #16]

  if ((Obj->fops.IO_Send != NULL) && (Obj->fops.IO_Receive != NULL)) {
 8000de2:	68fb      	ldr	r3, [r7, #12]
 8000de4:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	f000 8087 	beq.w	8000efc <AT_RequestReceiveData+0x130>
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	f000 8081 	beq.w	8000efc <AT_RequestReceiveData+0x130>

  if (Obj->fops.IO_Send(cmd, (uint16_t)strlen((char *)cmd), Obj->Timeout) > 0)
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	f8d3 4120 	ldr.w	r4, [r3, #288]	; 0x120
 8000e00:	68b8      	ldr	r0, [r7, #8]
 8000e02:	f7ff f9fd 	bl	8000200 <strlen>
 8000e06:	4603      	mov	r3, r0
 8000e08:	b299      	uxth	r1, r3
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	; 0x8f8
 8000e10:	461a      	mov	r2, r3
 8000e12:	68b8      	ldr	r0, [r7, #8]
 8000e14:	47a0      	blx	r4
 8000e16:	4603      	mov	r3, r0
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	dd6f      	ble.n	8000efc <AT_RequestReceiveData+0x130>
  {
    len = Obj->fops.IO_Receive(p, 0, Obj->Timeout);
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8000e22:	68fa      	ldr	r2, [r7, #12]
 8000e24:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 8000e28:	2100      	movs	r1, #0
 8000e2a:	6938      	ldr	r0, [r7, #16]
 8000e2c:	4798      	blx	r3
 8000e2e:	4603      	mov	r3, r0
 8000e30:	617b      	str	r3, [r7, #20]

    /* Check if start at "\r\n". */
    if ((p[0] != '\r') || (p[1] != '\n'))
 8000e32:	693b      	ldr	r3, [r7, #16]
 8000e34:	781b      	ldrb	r3, [r3, #0]
 8000e36:	2b0d      	cmp	r3, #13
 8000e38:	d104      	bne.n	8000e44 <AT_RequestReceiveData+0x78>
 8000e3a:	693b      	ldr	r3, [r7, #16]
 8000e3c:	3301      	adds	r3, #1
 8000e3e:	781b      	ldrb	r3, [r3, #0]
 8000e40:	2b0a      	cmp	r3, #10
 8000e42:	d001      	beq.n	8000e48 <AT_RequestReceiveData+0x7c>
    {
      return ES_WIFI_STATUS_IO_ERROR;
 8000e44:	2304      	movs	r3, #4
 8000e46:	e05a      	b.n	8000efe <AT_RequestReceiveData+0x132>
    }
    len -= 2;
 8000e48:	697b      	ldr	r3, [r7, #20]
 8000e4a:	3b02      	subs	r3, #2
 8000e4c:	617b      	str	r3, [r7, #20]
    p += 2;
 8000e4e:	693b      	ldr	r3, [r7, #16]
 8000e50:	3302      	adds	r3, #2
 8000e52:	613b      	str	r3, [r7, #16]
    if (len >= AT_OK_STRING_LEN)
 8000e54:	697b      	ldr	r3, [r7, #20]
 8000e56:	2b07      	cmp	r3, #7
 8000e58:	d94a      	bls.n	8000ef0 <AT_RequestReceiveData+0x124>
    {
     while(len && (p[len - 1] == 0x15)) len--;
 8000e5a:	e002      	b.n	8000e62 <AT_RequestReceiveData+0x96>
 8000e5c:	697b      	ldr	r3, [r7, #20]
 8000e5e:	3b01      	subs	r3, #1
 8000e60:	617b      	str	r3, [r7, #20]
 8000e62:	697b      	ldr	r3, [r7, #20]
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d006      	beq.n	8000e76 <AT_RequestReceiveData+0xaa>
 8000e68:	697b      	ldr	r3, [r7, #20]
 8000e6a:	3b01      	subs	r3, #1
 8000e6c:	693a      	ldr	r2, [r7, #16]
 8000e6e:	4413      	add	r3, r2
 8000e70:	781b      	ldrb	r3, [r3, #0]
 8000e72:	2b15      	cmp	r3, #21
 8000e74:	d0f2      	beq.n	8000e5c <AT_RequestReceiveData+0x90>
     p[len] = '\0';
 8000e76:	697b      	ldr	r3, [r7, #20]
 8000e78:	693a      	ldr	r2, [r7, #16]
 8000e7a:	4413      	add	r3, r2
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	701a      	strb	r2, [r3, #0]

     if (strstr((char *) p + len - AT_OK_STRING_LEN, AT_OK_STRING))
 8000e80:	697b      	ldr	r3, [r7, #20]
 8000e82:	3b08      	subs	r3, #8
 8000e84:	693a      	ldr	r2, [r7, #16]
 8000e86:	4413      	add	r3, r2
 8000e88:	491f      	ldr	r1, [pc, #124]	; (8000f08 <AT_RequestReceiveData+0x13c>)
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f008 feb2 	bl	8009bf4 <strstr>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d016      	beq.n	8000ec4 <AT_RequestReceiveData+0xf8>
     {
       *ReadData = len - AT_OK_STRING_LEN;
 8000e96:	697b      	ldr	r3, [r7, #20]
 8000e98:	b29b      	uxth	r3, r3
 8000e9a:	3b08      	subs	r3, #8
 8000e9c:	b29a      	uxth	r2, r3
 8000e9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ea0:	801a      	strh	r2, [r3, #0]
       if (*ReadData > Reqlen)
 8000ea2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ea4:	881b      	ldrh	r3, [r3, #0]
 8000ea6:	887a      	ldrh	r2, [r7, #2]
 8000ea8:	429a      	cmp	r2, r3
 8000eaa:	d202      	bcs.n	8000eb2 <AT_RequestReceiveData+0xe6>
       {
         *ReadData = Reqlen;
 8000eac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000eae:	887a      	ldrh	r2, [r7, #2]
 8000eb0:	801a      	strh	r2, [r3, #0]
       }

       memcpy(pdata, p, *ReadData);
 8000eb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000eb4:	881b      	ldrh	r3, [r3, #0]
 8000eb6:	461a      	mov	r2, r3
 8000eb8:	6939      	ldr	r1, [r7, #16]
 8000eba:	6878      	ldr	r0, [r7, #4]
 8000ebc:	f008 ff33 	bl	8009d26 <memcpy>
       return ES_WIFI_STATUS_OK;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	e01c      	b.n	8000efe <AT_RequestReceiveData+0x132>
     }
     else if (memcmp((char *)p + len - AT_DELIMETER_LEN, AT_DELIMETER_STRING, AT_DELIMETER_LEN) == 0)
 8000ec4:	697b      	ldr	r3, [r7, #20]
 8000ec6:	3b04      	subs	r3, #4
 8000ec8:	693a      	ldr	r2, [r7, #16]
 8000eca:	4413      	add	r3, r2
 8000ecc:	2204      	movs	r2, #4
 8000ece:	490f      	ldr	r1, [pc, #60]	; (8000f0c <AT_RequestReceiveData+0x140>)
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f008 fde7 	bl	8009aa4 <memcmp>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d104      	bne.n	8000ee6 <AT_RequestReceiveData+0x11a>
     {
       *ReadData = 0;
 8000edc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ede:	2200      	movs	r2, #0
 8000ee0:	801a      	strh	r2, [r3, #0]
       return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8000ee2:	2305      	movs	r3, #5
 8000ee4:	e00b      	b.n	8000efe <AT_RequestReceiveData+0x132>
     }

     *ReadData = 0;
 8000ee6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ee8:	2200      	movs	r2, #0
 8000eea:	801a      	strh	r2, [r3, #0]
     return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8000eec:	2305      	movs	r3, #5
 8000eee:	e006      	b.n	8000efe <AT_RequestReceiveData+0x132>
   }
   if (len == ES_WIFI_ERROR_STUFFING_FOREVER )
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	f113 0f04 	cmn.w	r3, #4
 8000ef6:	d101      	bne.n	8000efc <AT_RequestReceiveData+0x130>
   {
     return ES_WIFI_STATUS_MODULE_CRASH;
 8000ef8:	2306      	movs	r3, #6
 8000efa:	e000      	b.n	8000efe <AT_RequestReceiveData+0x132>
   }
  }
 }

  return ES_WIFI_STATUS_IO_ERROR;
 8000efc:	2304      	movs	r3, #4
}
 8000efe:	4618      	mov	r0, r3
 8000f00:	371c      	adds	r7, #28
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd90      	pop	{r4, r7, pc}
 8000f06:	bf00      	nop
 8000f08:	0800aaf8 	.word	0x0800aaf8
 8000f0c:	0800ab0c 	.word	0x0800ab0c

08000f10 <ES_WIFI_Init>:
  * @brief  Initialize the WIFI module.
  * @param  Obj: pointer to the module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Init(ES_WIFIObject_t *Obj)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b084      	sub	sp, #16
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8000f18:	2302      	movs	r3, #2
 8000f1a:	73fb      	strb	r3, [r7, #15]

  Obj->Timeout = ES_WIFI_TIMEOUT;
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	f247 5230 	movw	r2, #30000	; 0x7530
 8000f22:	f8c3 28f8 	str.w	r2, [r3, #2296]	; 0x8f8

  if (Obj->fops.IO_Init != NULL) {
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d01b      	beq.n	8000f68 <ES_WIFI_Init+0x58>

  if (Obj->fops.IO_Init(ES_WIFI_INIT) == 0)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8000f36:	2000      	movs	r0, #0
 8000f38:	4798      	blx	r3
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d113      	bne.n	8000f68 <ES_WIFI_Init+0x58>
  {
    ret = AT_ExecuteCommand(Obj,(const uint8_t*)"I?\r\n", Obj->CmdData);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8000f46:	461a      	mov	r2, r3
 8000f48:	490a      	ldr	r1, [pc, #40]	; (8000f74 <ES_WIFI_Init+0x64>)
 8000f4a:	6878      	ldr	r0, [r7, #4]
 8000f4c:	f7ff fe4e 	bl	8000bec <AT_ExecuteCommand>
 8000f50:	4603      	mov	r3, r0
 8000f52:	73fb      	strb	r3, [r7, #15]

    if(ret == ES_WIFI_STATUS_OK)
 8000f54:	7bfb      	ldrb	r3, [r7, #15]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d106      	bne.n	8000f68 <ES_WIFI_Init+0x58>
    {
      AT_ParseInfo(Obj, Obj->CmdData);
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8000f60:	4619      	mov	r1, r3
 8000f62:	6878      	ldr	r0, [r7, #4]
 8000f64:	f7ff fcf6 	bl	8000954 <AT_ParseInfo>
    }
   }
  }
  return ret;
 8000f68:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	3710      	adds	r7, #16
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	0800ab14 	.word	0x0800ab14

08000f78 <ES_WIFI_RegisterBusIO>:
ES_WIFI_Status_t  ES_WIFI_RegisterBusIO(ES_WIFIObject_t *Obj, IO_Init_Func IO_Init,
                                                              IO_DeInit_Func  IO_DeInit,
                                                              IO_Delay_Func   IO_Delay,
                                                              IO_Send_Func    IO_Send,
                                                              IO_Receive_Func IO_Receive)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b085      	sub	sp, #20
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	60f8      	str	r0, [r7, #12]
 8000f80:	60b9      	str	r1, [r7, #8]
 8000f82:	607a      	str	r2, [r7, #4]
 8000f84:	603b      	str	r3, [r7, #0]
  if (!Obj || !IO_Init || !IO_DeInit || !IO_Send || !IO_Receive)
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d00b      	beq.n	8000fa4 <ES_WIFI_RegisterBusIO+0x2c>
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d008      	beq.n	8000fa4 <ES_WIFI_RegisterBusIO+0x2c>
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d005      	beq.n	8000fa4 <ES_WIFI_RegisterBusIO+0x2c>
 8000f98:	69bb      	ldr	r3, [r7, #24]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d002      	beq.n	8000fa4 <ES_WIFI_RegisterBusIO+0x2c>
 8000f9e:	69fb      	ldr	r3, [r7, #28]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d101      	bne.n	8000fa8 <ES_WIFI_RegisterBusIO+0x30>
  {
    return ES_WIFI_STATUS_ERROR;
 8000fa4:	2302      	movs	r3, #2
 8000fa6:	e014      	b.n	8000fd2 <ES_WIFI_RegisterBusIO+0x5a>
  }

  Obj->fops.IO_Init = IO_Init;
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	68ba      	ldr	r2, [r7, #8]
 8000fac:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
  Obj->fops.IO_DeInit = IO_DeInit;
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	687a      	ldr	r2, [r7, #4]
 8000fb4:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
  Obj->fops.IO_Send = IO_Send;
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	69ba      	ldr	r2, [r7, #24]
 8000fbc:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
  Obj->fops.IO_Receive = IO_Receive;
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	69fa      	ldr	r2, [r7, #28]
 8000fc4:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
  Obj->fops.IO_Delay = IO_Delay;
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	683a      	ldr	r2, [r7, #0]
 8000fcc:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c

  return ES_WIFI_STATUS_OK;
 8000fd0:	2300      	movs	r3, #0
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	3714      	adds	r7, #20
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fdc:	4770      	bx	lr
	...

08000fe0 <ES_WIFI_Connect>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Connect(ES_WIFIObject_t *Obj, const char *SSID,
                                 const char *Password,
                                 ES_WIFI_SecurityType_t SecType)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b086      	sub	sp, #24
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	60f8      	str	r0, [r7, #12]
 8000fe8:	60b9      	str	r1, [r7, #8]
 8000fea:	607a      	str	r2, [r7, #4]
 8000fec:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Status_t ret;

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData, "C1=%s\r", SSID);
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8000ff4:	68ba      	ldr	r2, [r7, #8]
 8000ff6:	4932      	ldr	r1, [pc, #200]	; (80010c0 <ES_WIFI_Connect+0xe0>)
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f008 fc5b 	bl	80098b4 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800100a:	461a      	mov	r2, r3
 800100c:	68f8      	ldr	r0, [r7, #12]
 800100e:	f7ff fded 	bl	8000bec <AT_ExecuteCommand>
 8001012:	4603      	mov	r3, r0
 8001014:	75fb      	strb	r3, [r7, #23]
  if(ret == ES_WIFI_STATUS_OK)
 8001016:	7dfb      	ldrb	r3, [r7, #23]
 8001018:	2b00      	cmp	r3, #0
 800101a:	d14b      	bne.n	80010b4 <ES_WIFI_Connect+0xd4>
  {
    sprintf((char *)Obj->CmdData, "C2=%s\r", Password);
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001022:	687a      	ldr	r2, [r7, #4]
 8001024:	4927      	ldr	r1, [pc, #156]	; (80010c4 <ES_WIFI_Connect+0xe4>)
 8001026:	4618      	mov	r0, r3
 8001028:	f008 fc44 	bl	80098b4 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001038:	461a      	mov	r2, r3
 800103a:	68f8      	ldr	r0, [r7, #12]
 800103c:	f7ff fdd6 	bl	8000bec <AT_ExecuteCommand>
 8001040:	4603      	mov	r3, r0
 8001042:	75fb      	strb	r3, [r7, #23]

    if(ret == ES_WIFI_STATUS_OK)
 8001044:	7dfb      	ldrb	r3, [r7, #23]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d134      	bne.n	80010b4 <ES_WIFI_Connect+0xd4>
    {
      Obj->Security = SecType;
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	78fa      	ldrb	r2, [r7, #3]
 800104e:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
      sprintf((char *)Obj->CmdData, "C3=%d\r", (uint8_t)SecType);
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001058:	78fa      	ldrb	r2, [r7, #3]
 800105a:	491b      	ldr	r1, [pc, #108]	; (80010c8 <ES_WIFI_Connect+0xe8>)
 800105c:	4618      	mov	r0, r3
 800105e:	f008 fc29 	bl	80098b4 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800106e:	461a      	mov	r2, r3
 8001070:	68f8      	ldr	r0, [r7, #12]
 8001072:	f7ff fdbb 	bl	8000bec <AT_ExecuteCommand>
 8001076:	4603      	mov	r3, r0
 8001078:	75fb      	strb	r3, [r7, #23]

      if(ret == ES_WIFI_STATUS_OK)
 800107a:	7dfb      	ldrb	r3, [r7, #23]
 800107c:	2b00      	cmp	r3, #0
 800107e:	d119      	bne.n	80010b4 <ES_WIFI_Connect+0xd4>
      {
        sprintf((char *)Obj->CmdData, "C0\r");
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001086:	4911      	ldr	r1, [pc, #68]	; (80010cc <ES_WIFI_Connect+0xec>)
 8001088:	4618      	mov	r0, r3
 800108a:	f008 fc13 	bl	80098b4 <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800109a:	461a      	mov	r2, r3
 800109c:	68f8      	ldr	r0, [r7, #12]
 800109e:	f7ff fda5 	bl	8000bec <AT_ExecuteCommand>
 80010a2:	4603      	mov	r3, r0
 80010a4:	75fb      	strb	r3, [r7, #23]
        if(ret == ES_WIFI_STATUS_OK)
 80010a6:	7dfb      	ldrb	r3, [r7, #23]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d103      	bne.n	80010b4 <ES_WIFI_Connect+0xd4>
        {
           Obj->NetSettings.IsConnected = 1;
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	2201      	movs	r2, #1
 80010b0:	f883 20d2 	strb.w	r2, [r3, #210]	; 0xd2
        }
      }
    }
  }
  UNLOCK_WIFI();
  return ret;
 80010b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	3718      	adds	r7, #24
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	0800ab2c 	.word	0x0800ab2c
 80010c4:	0800ab34 	.word	0x0800ab34
 80010c8:	0800ab3c 	.word	0x0800ab3c
 80010cc:	0800ab44 	.word	0x0800ab44

080010d0 <ES_WIFI_IsConnected>:
  * @brief  Check whether the module is connected to an access point.
  * @param  Obj: pointer to the module handle
  * @retval Operation Status.
  */
uint8_t ES_WIFI_IsConnected(ES_WIFIObject_t *Obj)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b084      	sub	sp, #16
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret;

  LOCK_WIFI();

  sprintf((char *)Obj->CmdData, "CS\r");
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80010de:	4913      	ldr	r1, [pc, #76]	; (800112c <ES_WIFI_IsConnected+0x5c>)
 80010e0:	4618      	mov	r0, r3
 80010e2:	f008 fbe7 	bl	80098b4 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80010f2:	461a      	mov	r2, r3
 80010f4:	6878      	ldr	r0, [r7, #4]
 80010f6:	f7ff fd79 	bl	8000bec <AT_ExecuteCommand>
 80010fa:	4603      	mov	r3, r0
 80010fc:	73fb      	strb	r3, [r7, #15]
  if (ret == ES_WIFI_STATUS_OK)
 80010fe:	7bfb      	ldrb	r3, [r7, #15]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d10b      	bne.n	800111c <ES_WIFI_IsConnected+0x4c>
  {
    Obj->NetSettings.IsConnected = (Obj->CmdData[2] == '1') ? 1 : 0;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	f893 312a 	ldrb.w	r3, [r3, #298]	; 0x12a
 800110a:	2b31      	cmp	r3, #49	; 0x31
 800110c:	bf0c      	ite	eq
 800110e:	2301      	moveq	r3, #1
 8001110:	2300      	movne	r3, #0
 8001112:	b2db      	uxtb	r3, r3
 8001114:	461a      	mov	r2, r3
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	f883 20d2 	strb.w	r2, [r3, #210]	; 0xd2
  }

  UNLOCK_WIFI();

  return Obj->NetSettings.IsConnected;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	f893 30d2 	ldrb.w	r3, [r3, #210]	; 0xd2
}
 8001122:	4618      	mov	r0, r3
 8001124:	3710      	adds	r7, #16
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	0800ab48 	.word	0x0800ab48

08001130 <ES_WIFI_GetNetworkSettings>:
  * @brief  Update given object module with the network settings.
  * @param  Obj: pointer to the module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetNetworkSettings(ES_WIFIObject_t *Obj)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b084      	sub	sp, #16
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret;

  LOCK_WIFI();

  sprintf((char *)Obj->CmdData, "C?\r");
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800113e:	4910      	ldr	r1, [pc, #64]	; (8001180 <ES_WIFI_GetNetworkSettings+0x50>)
 8001140:	4618      	mov	r0, r3
 8001142:	f008 fbb7 	bl	80098b4 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001152:	461a      	mov	r2, r3
 8001154:	6878      	ldr	r0, [r7, #4]
 8001156:	f7ff fd49 	bl	8000bec <AT_ExecuteCommand>
 800115a:	4603      	mov	r3, r0
 800115c:	73fb      	strb	r3, [r7, #15]

  if(ret == ES_WIFI_STATUS_OK)
 800115e:	7bfb      	ldrb	r3, [r7, #15]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d108      	bne.n	8001176 <ES_WIFI_GetNetworkSettings+0x46>
  {
     AT_ParseConnSettings((char *)Obj->CmdData, &Obj->NetSettings);
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	f503 7294 	add.w	r2, r3, #296	; 0x128
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	338d      	adds	r3, #141	; 0x8d
 800116e:	4619      	mov	r1, r3
 8001170:	4610      	mov	r0, r2
 8001172:	f7ff fc7d 	bl	8000a70 <AT_ParseConnSettings>
  }

  UNLOCK_WIFI();

  return ret;
 8001176:	7bfb      	ldrb	r3, [r7, #15]
}
 8001178:	4618      	mov	r0, r3
 800117a:	3710      	adds	r7, #16
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	0800ab50 	.word	0x0800ab50

08001184 <ES_WIFI_GetMACAddress>:
  * @param  mac: pointer to the MAC address array.
  * @param  MacLength: length of the MAC address array.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetMACAddress(ES_WIFIObject_t *Obj, uint8_t *mac, uint8_t MacLength)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b086      	sub	sp, #24
 8001188:	af00      	add	r7, sp, #0
 800118a:	60f8      	str	r0, [r7, #12]
 800118c:	60b9      	str	r1, [r7, #8]
 800118e:	4613      	mov	r3, r2
 8001190:	71fb      	strb	r3, [r7, #7]
  ES_WIFI_Status_t ret;
  char *ptr;

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData, "Z5\r");
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001198:	4913      	ldr	r1, [pc, #76]	; (80011e8 <ES_WIFI_GetMACAddress+0x64>)
 800119a:	4618      	mov	r0, r3
 800119c:	f008 fb8a 	bl	80098b4 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80011ac:	461a      	mov	r2, r3
 80011ae:	68f8      	ldr	r0, [r7, #12]
 80011b0:	f7ff fd1c 	bl	8000bec <AT_ExecuteCommand>
 80011b4:	4603      	mov	r3, r0
 80011b6:	75fb      	strb	r3, [r7, #23]
  if(ret == ES_WIFI_STATUS_OK)
 80011b8:	7dfb      	ldrb	r3, [r7, #23]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d10e      	bne.n	80011dc <ES_WIFI_GetMACAddress+0x58>
  {
    ptr = strtok((char *)(Obj->CmdData + 2), "\r\n");
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80011c4:	3302      	adds	r3, #2
 80011c6:	4909      	ldr	r1, [pc, #36]	; (80011ec <ES_WIFI_GetMACAddress+0x68>)
 80011c8:	4618      	mov	r0, r3
 80011ca:	f008 fcb7 	bl	8009b3c <strtok>
 80011ce:	6138      	str	r0, [r7, #16]
    ParseMAC(ptr, mac, MacLength);
 80011d0:	79fb      	ldrb	r3, [r7, #7]
 80011d2:	461a      	mov	r2, r3
 80011d4:	68b9      	ldr	r1, [r7, #8]
 80011d6:	6938      	ldr	r0, [r7, #16]
 80011d8:	f7ff fb4d 	bl	8000876 <ParseMAC>
  }

  UNLOCK_WIFI();

  return ret;
 80011dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80011de:	4618      	mov	r0, r3
 80011e0:	3718      	adds	r7, #24
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	0800aba0 	.word	0x0800aba0
 80011ec:	0800aba4 	.word	0x0800aba4

080011f0 <ES_WIFI_StartServerSingleConn>:
  * @param  Obj: pointer to module handle
  * @param  conn: pointer to the connection structure
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_StartServerSingleConn(ES_WIFIObject_t *Obj, ES_WIFI_Conn_t *conn)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b084      	sub	sp, #16
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
 80011f8:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_OK;
 80011fa:	2300      	movs	r3, #0
 80011fc:	73fb      	strb	r3, [r7, #15]

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"P0=%d\r", conn->Number);
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	f503 7094 	add.w	r0, r3, #296	; 0x128
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	789b      	ldrb	r3, [r3, #2]
 8001208:	461a      	mov	r2, r3
 800120a:	4949      	ldr	r1, [pc, #292]	; (8001330 <ES_WIFI_StartServerSingleConn+0x140>)
 800120c:	f008 fb52 	bl	80098b4 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800121c:	461a      	mov	r2, r3
 800121e:	6878      	ldr	r0, [r7, #4]
 8001220:	f7ff fce4 	bl	8000bec <AT_ExecuteCommand>
 8001224:	4603      	mov	r3, r0
 8001226:	73fb      	strb	r3, [r7, #15]
  if (ret != ES_WIFI_STATUS_OK)
 8001228:	7bfb      	ldrb	r3, [r7, #15]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d001      	beq.n	8001232 <ES_WIFI_StartServerSingleConn+0x42>
  {
    UNLOCK_WIFI();
    return ret;
 800122e:	7bfb      	ldrb	r3, [r7, #15]
 8001230:	e079      	b.n	8001326 <ES_WIFI_StartServerSingleConn+0x136>
  }

  if ((conn->Type != ES_WIFI_UDP_CONNECTION) && (conn->Type != ES_WIFI_UDP_LITE_CONNECTION))
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	2b01      	cmp	r3, #1
 8001238:	d016      	beq.n	8001268 <ES_WIFI_StartServerSingleConn+0x78>
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	781b      	ldrb	r3, [r3, #0]
 800123e:	2b02      	cmp	r3, #2
 8001240:	d012      	beq.n	8001268 <ES_WIFI_StartServerSingleConn+0x78>
  {
    sprintf((char*)Obj->CmdData,"PK=1,3000\r");
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001248:	493a      	ldr	r1, [pc, #232]	; (8001334 <ES_WIFI_StartServerSingleConn+0x144>)
 800124a:	4618      	mov	r0, r3
 800124c:	f008 fb32 	bl	80098b4 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800125c:	461a      	mov	r2, r3
 800125e:	6878      	ldr	r0, [r7, #4]
 8001260:	f7ff fcc4 	bl	8000bec <AT_ExecuteCommand>
 8001264:	4603      	mov	r3, r0
 8001266:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 8001268:	7bfb      	ldrb	r3, [r7, #15]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d15a      	bne.n	8001324 <ES_WIFI_StartServerSingleConn+0x134>
  {
    sprintf((char*)Obj->CmdData,"P1=%d\r", conn->Type);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	f503 7094 	add.w	r0, r3, #296	; 0x128
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	461a      	mov	r2, r3
 800127a:	492f      	ldr	r1, [pc, #188]	; (8001338 <ES_WIFI_StartServerSingleConn+0x148>)
 800127c:	f008 fb1a 	bl	80098b4 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800128c:	461a      	mov	r2, r3
 800128e:	6878      	ldr	r0, [r7, #4]
 8001290:	f7ff fcac 	bl	8000bec <AT_ExecuteCommand>
 8001294:	4603      	mov	r3, r0
 8001296:	73fb      	strb	r3, [r7, #15]
    if (ret == ES_WIFI_STATUS_OK)
 8001298:	7bfb      	ldrb	r3, [r7, #15]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d142      	bne.n	8001324 <ES_WIFI_StartServerSingleConn+0x134>
    {
      sprintf((char*)Obj->CmdData,"P8=%d\r", conn->Backlog);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	f503 7094 	add.w	r0, r3, #296	; 0x128
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	7c1b      	ldrb	r3, [r3, #16]
 80012a8:	461a      	mov	r2, r3
 80012aa:	4924      	ldr	r1, [pc, #144]	; (800133c <ES_WIFI_StartServerSingleConn+0x14c>)
 80012ac:	f008 fb02 	bl	80098b4 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80012bc:	461a      	mov	r2, r3
 80012be:	6878      	ldr	r0, [r7, #4]
 80012c0:	f7ff fc94 	bl	8000bec <AT_ExecuteCommand>
 80012c4:	4603      	mov	r3, r0
 80012c6:	73fb      	strb	r3, [r7, #15]
      if (ret == ES_WIFI_STATUS_OK)
 80012c8:	7bfb      	ldrb	r3, [r7, #15]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d12a      	bne.n	8001324 <ES_WIFI_StartServerSingleConn+0x134>
      {
        sprintf((char*)Obj->CmdData,"P2=%d\r", conn->LocalPort);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	f503 7094 	add.w	r0, r3, #296	; 0x128
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	88db      	ldrh	r3, [r3, #6]
 80012d8:	461a      	mov	r2, r3
 80012da:	4919      	ldr	r1, [pc, #100]	; (8001340 <ES_WIFI_StartServerSingleConn+0x150>)
 80012dc:	f008 faea 	bl	80098b4 <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80012ec:	461a      	mov	r2, r3
 80012ee:	6878      	ldr	r0, [r7, #4]
 80012f0:	f7ff fc7c 	bl	8000bec <AT_ExecuteCommand>
 80012f4:	4603      	mov	r3, r0
 80012f6:	73fb      	strb	r3, [r7, #15]
        if (ret == ES_WIFI_STATUS_OK)
 80012f8:	7bfb      	ldrb	r3, [r7, #15]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d112      	bne.n	8001324 <ES_WIFI_StartServerSingleConn+0x134>
        {
          /* multi accept mode */
          sprintf((char*)Obj->CmdData,"P5=11\r");
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001304:	490f      	ldr	r1, [pc, #60]	; (8001344 <ES_WIFI_StartServerSingleConn+0x154>)
 8001306:	4618      	mov	r0, r3
 8001308:	f008 fad4 	bl	80098b4 <siprintf>
          ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001318:	461a      	mov	r2, r3
 800131a:	6878      	ldr	r0, [r7, #4]
 800131c:	f7ff fc66 	bl	8000bec <AT_ExecuteCommand>
 8001320:	4603      	mov	r3, r0
 8001322:	73fb      	strb	r3, [r7, #15]
    }
  }

  UNLOCK_WIFI();

  return ret;
 8001324:	7bfb      	ldrb	r3, [r7, #15]
}
 8001326:	4618      	mov	r0, r3
 8001328:	3710      	adds	r7, #16
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	0800ac08 	.word	0x0800ac08
 8001334:	0800ac50 	.word	0x0800ac50
 8001338:	0800ac10 	.word	0x0800ac10
 800133c:	0800ac5c 	.word	0x0800ac5c
 8001340:	0800ac18 	.word	0x0800ac18
 8001344:	0800ac64 	.word	0x0800ac64

08001348 <ES_WIFI_WaitServerConnection>:
  * @param  Obj: pointer to the module handle
  * @param  conn: pointer to the connection structure
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_WaitServerConnection(ES_WIFIObject_t *Obj, uint32_t timeout, ES_WIFI_Conn_t *conn)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b08a      	sub	sp, #40	; 0x28
 800134c:	af00      	add	r7, sp, #0
 800134e:	60f8      	str	r0, [r7, #12]
 8001350:	60b9      	str	r1, [r7, #8]
 8001352:	607a      	str	r2, [r7, #4]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_OK;
 8001354:	2300      	movs	r3, #0
 8001356:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint32_t      t;
  uint32_t      tlast;
  uint32_t      tstart;
  char          *ptr;

  tstart = HAL_GetTick();
 800135a:	f002 f811 	bl	8003380 <HAL_GetTick>
 800135e:	6278      	str	r0, [r7, #36]	; 0x24
  tlast = tstart + timeout;
 8001360:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001362:	68bb      	ldr	r3, [r7, #8]
 8001364:	4413      	add	r3, r2
 8001366:	61fb      	str	r3, [r7, #28]
  if (tlast < tstart)
 8001368:	69fa      	ldr	r2, [r7, #28]
 800136a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800136c:	429a      	cmp	r2, r3
 800136e:	d201      	bcs.n	8001374 <ES_WIFI_WaitServerConnection+0x2c>
  {
    tstart=0;
 8001370:	2300      	movs	r3, #0
 8001372:	627b      	str	r3, [r7, #36]	; 0x24

  do
  {
#if (ES_WIFI_USE_UART == 0)
    /* mandatory to flush MR async messages */
    memset(Obj->CmdData,0,sizeof(Obj->CmdData));
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800137a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800137e:	2100      	movs	r1, #0
 8001380:	4618      	mov	r0, r3
 8001382:	f008 fb9f 	bl	8009ac4 <memset>
    sprintf((char*)Obj->CmdData,"MR\r");
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800138c:	495f      	ldr	r1, [pc, #380]	; (800150c <ES_WIFI_WaitServerConnection+0x1c4>)
 800138e:	4618      	mov	r0, r3
 8001390:	f008 fa90 	bl	80098b4 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80013a0:	461a      	mov	r2, r3
 80013a2:	68f8      	ldr	r0, [r7, #12]
 80013a4:	f7ff fc22 	bl	8000bec <AT_ExecuteCommand>
 80013a8:	4603      	mov	r3, r0
 80013aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    if (ret == ES_WIFI_STATUS_OK)
 80013ae:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d129      	bne.n	800140a <ES_WIFI_WaitServerConnection+0xc2>
    {
      if ((strstr((char *)Obj->CmdData, "[SOMA]")) && (strstr((char *)Obj->CmdData, "[EOMA]")))
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80013bc:	4954      	ldr	r1, [pc, #336]	; (8001510 <ES_WIFI_WaitServerConnection+0x1c8>)
 80013be:	4618      	mov	r0, r3
 80013c0:	f008 fc18 	bl	8009bf4 <strstr>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d021      	beq.n	800140e <ES_WIFI_WaitServerConnection+0xc6>
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80013d0:	4950      	ldr	r1, [pc, #320]	; (8001514 <ES_WIFI_WaitServerConnection+0x1cc>)
 80013d2:	4618      	mov	r0, r3
 80013d4:	f008 fc0e 	bl	8009bf4 <strstr>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d017      	beq.n	800140e <ES_WIFI_WaitServerConnection+0xc6>
      {
        if(strstr((char *)Obj->CmdData, "Accepted"))
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80013e4:	494c      	ldr	r1, [pc, #304]	; (8001518 <ES_WIFI_WaitServerConnection+0x1d0>)
 80013e6:	4618      	mov	r0, r3
 80013e8:	f008 fc04 	bl	8009bf4 <strstr>
 80013ec:	4603      	mov	r3, r0
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d10d      	bne.n	800140e <ES_WIFI_WaitServerConnection+0xc6>
        {
         //printf("SOMA Accepted\n");
        }
        else if(!strstr((char *)Obj->CmdData,"[SOMA][EOMA]"))
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80013f8:	4948      	ldr	r1, [pc, #288]	; (800151c <ES_WIFI_WaitServerConnection+0x1d4>)
 80013fa:	4618      	mov	r0, r3
 80013fc:	f008 fbfa 	bl	8009bf4 <strstr>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d103      	bne.n	800140e <ES_WIFI_WaitServerConnection+0xc6>
        {
          DEBUG("Bad MR stntax msg %s\n", Obj->CmdData);

          UNLOCK_WIFI();

          return ES_WIFI_STATUS_ERROR;
 8001406:	2302      	movs	r3, #2
 8001408:	e07c      	b.n	8001504 <ES_WIFI_WaitServerConnection+0x1bc>
    {
      DEBUG("MR command failed %s\n", Obj->CmdData);

      UNLOCK_WIFI();

      return ES_WIFI_STATUS_ERROR;
 800140a:	2302      	movs	r3, #2
 800140c:	e07a      	b.n	8001504 <ES_WIFI_WaitServerConnection+0x1bc>
    }
#endif /* (ES_WIFI_USE_UART == 0) */

    memset(Obj->CmdData, 0, sizeof(Obj->CmdData));
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001414:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001418:	2100      	movs	r1, #0
 800141a:	4618      	mov	r0, r3
 800141c:	f008 fb52 	bl	8009ac4 <memset>
    sprintf((char*)Obj->CmdData, "P?\r");
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001426:	493e      	ldr	r1, [pc, #248]	; (8001520 <ES_WIFI_WaitServerConnection+0x1d8>)
 8001428:	4618      	mov	r0, r3
 800142a:	f008 fa43 	bl	80098b4 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800143a:	461a      	mov	r2, r3
 800143c:	68f8      	ldr	r0, [r7, #12]
 800143e:	f7ff fbd5 	bl	8000bec <AT_ExecuteCommand>
 8001442:	4603      	mov	r3, r0
 8001444:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    if (ret == ES_WIFI_STATUS_OK)
 8001448:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800144c:	2b00      	cmp	r3, #0
 800144e:	d140      	bne.n	80014d2 <ES_WIFI_WaitServerConnection+0x18a>
    {
      if (strncmp((char *)Obj->CmdData, "\r\n0,0.0.0.0,",12)!=0)
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001456:	220c      	movs	r2, #12
 8001458:	4932      	ldr	r1, [pc, #200]	; (8001524 <ES_WIFI_WaitServerConnection+0x1dc>)
 800145a:	4618      	mov	r0, r3
 800145c:	f008 fb49 	bl	8009af2 <strncmp>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d037      	beq.n	80014d6 <ES_WIFI_WaitServerConnection+0x18e>
      {
        ptr = strtok((char *)Obj->CmdData + 2, ",");
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800146c:	3302      	adds	r3, #2
 800146e:	492e      	ldr	r1, [pc, #184]	; (8001528 <ES_WIFI_WaitServerConnection+0x1e0>)
 8001470:	4618      	mov	r0, r3
 8001472:	f008 fb63 	bl	8009b3c <strtok>
 8001476:	6178      	str	r0, [r7, #20]
        ptr = strtok(0, ","); /* port */
 8001478:	492b      	ldr	r1, [pc, #172]	; (8001528 <ES_WIFI_WaitServerConnection+0x1e0>)
 800147a:	2000      	movs	r0, #0
 800147c:	f008 fb5e 	bl	8009b3c <strtok>
 8001480:	6178      	str	r0, [r7, #20]
        ParseIP((char *)ptr, conn->RemoteIP, sizeof(conn->RemoteIP));
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	3308      	adds	r3, #8
 8001486:	2204      	movs	r2, #4
 8001488:	4619      	mov	r1, r3
 800148a:	6978      	ldr	r0, [r7, #20]
 800148c:	f7ff fa2a 	bl	80008e4 <ParseIP>
        ptr = strtok(0, ","); /* port */
 8001490:	4925      	ldr	r1, [pc, #148]	; (8001528 <ES_WIFI_WaitServerConnection+0x1e0>)
 8001492:	2000      	movs	r0, #0
 8001494:	f008 fb52 	bl	8009b3c <strtok>
 8001498:	6178      	str	r0, [r7, #20]
        conn->LocalPort=ParseNumber(ptr,0);
 800149a:	2100      	movs	r1, #0
 800149c:	6978      	ldr	r0, [r7, #20]
 800149e:	f7ff f9a6 	bl	80007ee <ParseNumber>
 80014a2:	4603      	mov	r3, r0
 80014a4:	b29a      	uxth	r2, r3
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	80da      	strh	r2, [r3, #6]
        ptr = strtok(0, ","); /* ip */
 80014aa:	491f      	ldr	r1, [pc, #124]	; (8001528 <ES_WIFI_WaitServerConnection+0x1e0>)
 80014ac:	2000      	movs	r0, #0
 80014ae:	f008 fb45 	bl	8009b3c <strtok>
 80014b2:	6178      	str	r0, [r7, #20]
        ptr = strtok(0, ","); /* remote port */
 80014b4:	491c      	ldr	r1, [pc, #112]	; (8001528 <ES_WIFI_WaitServerConnection+0x1e0>)
 80014b6:	2000      	movs	r0, #0
 80014b8:	f008 fb40 	bl	8009b3c <strtok>
 80014bc:	6178      	str	r0, [r7, #20]
        conn->RemotePort=ParseNumber(ptr,0);
 80014be:	2100      	movs	r1, #0
 80014c0:	6978      	ldr	r0, [r7, #20]
 80014c2:	f7ff f994 	bl	80007ee <ParseNumber>
 80014c6:	4603      	mov	r3, r0
 80014c8:	b29a      	uxth	r2, r3
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	809a      	strh	r2, [r3, #4]

        UNLOCK_WIFI();

        return ES_WIFI_STATUS_OK;
 80014ce:	2300      	movs	r3, #0
 80014d0:	e018      	b.n	8001504 <ES_WIFI_WaitServerConnection+0x1bc>
    {
      DEBUG("P? command failed %s\n", Obj->CmdData);

      UNLOCK_WIFI();

      return ES_WIFI_STATUS_ERROR;
 80014d2:	2302      	movs	r3, #2
 80014d4:	e016      	b.n	8001504 <ES_WIFI_WaitServerConnection+0x1bc>
    }

    UNLOCK_WIFI();

    Obj->fops.IO_Delay(100);
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 80014dc:	2064      	movs	r0, #100	; 0x64
 80014de:	4798      	blx	r3

    LOCK_WIFI();
    t = HAL_GetTick();
 80014e0:	f001 ff4e 	bl	8003380 <HAL_GetTick>
 80014e4:	61b8      	str	r0, [r7, #24]
  }
  while ((timeout==0) || ((t < tlast) || (t < tstart)));
 80014e6:	68bb      	ldr	r3, [r7, #8]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	f43f af43 	beq.w	8001374 <ES_WIFI_WaitServerConnection+0x2c>
 80014ee:	69ba      	ldr	r2, [r7, #24]
 80014f0:	69fb      	ldr	r3, [r7, #28]
 80014f2:	429a      	cmp	r2, r3
 80014f4:	f4ff af3e 	bcc.w	8001374 <ES_WIFI_WaitServerConnection+0x2c>
 80014f8:	69ba      	ldr	r2, [r7, #24]
 80014fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014fc:	429a      	cmp	r2, r3
 80014fe:	f4ff af39 	bcc.w	8001374 <ES_WIFI_WaitServerConnection+0x2c>
  return ES_WIFI_STATUS_TIMEOUT;
 8001502:	2303      	movs	r3, #3
}
 8001504:	4618      	mov	r0, r3
 8001506:	3728      	adds	r7, #40	; 0x28
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}
 800150c:	0800ab24 	.word	0x0800ab24
 8001510:	0800ac6c 	.word	0x0800ac6c
 8001514:	0800ac74 	.word	0x0800ac74
 8001518:	0800ac7c 	.word	0x0800ac7c
 800151c:	0800ac88 	.word	0x0800ac88
 8001520:	0800ac98 	.word	0x0800ac98
 8001524:	0800ac9c 	.word	0x0800ac9c
 8001528:	0800aae0 	.word	0x0800aae0

0800152c <ES_WIFI_CloseServerConnection>:
  * @param  Obj: pointer to the module handle
  * @param  socket:  server socket
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_CloseServerConnection(ES_WIFIObject_t *Obj, uint8_t socket)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b084      	sub	sp, #16
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
 8001534:	460b      	mov	r3, r1
 8001536:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Status_t ret;

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData, "P0=%d\r", socket);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800153e:	78fa      	ldrb	r2, [r7, #3]
 8001540:	4916      	ldr	r1, [pc, #88]	; (800159c <ES_WIFI_CloseServerConnection+0x70>)
 8001542:	4618      	mov	r0, r3
 8001544:	f008 f9b6 	bl	80098b4 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001554:	461a      	mov	r2, r3
 8001556:	6878      	ldr	r0, [r7, #4]
 8001558:	f7ff fb48 	bl	8000bec <AT_ExecuteCommand>
 800155c:	4603      	mov	r3, r0
 800155e:	73fb      	strb	r3, [r7, #15]
  if (ret != ES_WIFI_STATUS_OK)
 8001560:	7bfb      	ldrb	r3, [r7, #15]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d001      	beq.n	800156a <ES_WIFI_CloseServerConnection+0x3e>
  {
    DEBUG(" Can not select socket %s\n", Obj->CmdData);
    UNLOCK_WIFI();
    return ret;
 8001566:	7bfb      	ldrb	r3, [r7, #15]
 8001568:	e013      	b.n	8001592 <ES_WIFI_CloseServerConnection+0x66>
  }

  sprintf((char*)Obj->CmdData, "P5=10\r");
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001570:	490b      	ldr	r1, [pc, #44]	; (80015a0 <ES_WIFI_CloseServerConnection+0x74>)
 8001572:	4618      	mov	r0, r3
 8001574:	f008 f99e 	bl	80098b4 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001584:	461a      	mov	r2, r3
 8001586:	6878      	ldr	r0, [r7, #4]
 8001588:	f7ff fb30 	bl	8000bec <AT_ExecuteCommand>
 800158c:	4603      	mov	r3, r0
 800158e:	73fb      	strb	r3, [r7, #15]
  {
    DEBUG(" Open next failed %s\n", Obj->CmdData);
  }

  UNLOCK_WIFI();
  return ret;
 8001590:	7bfb      	ldrb	r3, [r7, #15]
}
 8001592:	4618      	mov	r0, r3
 8001594:	3710      	adds	r7, #16
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	0800ac08 	.word	0x0800ac08
 80015a0:	0800acac 	.word	0x0800acac

080015a4 <ES_WIFI_StopServerSingleConn>:
  * @brief  Stop a Server.
  * @param  Obj: pointer to the module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_StopServerSingleConn(ES_WIFIObject_t *Obj, uint8_t socket)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b084      	sub	sp, #16
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
 80015ac:	460b      	mov	r3, r1
 80015ae:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Status_t ret;

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"P0=%d\r", socket);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80015b6:	78fa      	ldrb	r2, [r7, #3]
 80015b8:	4918      	ldr	r1, [pc, #96]	; (800161c <ES_WIFI_StopServerSingleConn+0x78>)
 80015ba:	4618      	mov	r0, r3
 80015bc:	f008 f97a 	bl	80098b4 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80015cc:	461a      	mov	r2, r3
 80015ce:	6878      	ldr	r0, [r7, #4]
 80015d0:	f7ff fb0c 	bl	8000bec <AT_ExecuteCommand>
 80015d4:	4603      	mov	r3, r0
 80015d6:	73fb      	strb	r3, [r7, #15]
  if (ret != ES_WIFI_STATUS_OK)
 80015d8:	7bfb      	ldrb	r3, [r7, #15]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <ES_WIFI_StopServerSingleConn+0x3e>
  {
    DEBUG("Selecting socket failed: %s\n", Obj->CmdData);
    UNLOCK_WIFI();
    return ret;
 80015de:	7bfb      	ldrb	r3, [r7, #15]
 80015e0:	e018      	b.n	8001614 <ES_WIFI_StopServerSingleConn+0x70>
  }

  sprintf((char*)Obj->CmdData,"P5=0\r");
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80015e8:	490d      	ldr	r1, [pc, #52]	; (8001620 <ES_WIFI_StopServerSingleConn+0x7c>)
 80015ea:	4618      	mov	r0, r3
 80015ec:	f008 f962 	bl	80098b4 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80015fc:	461a      	mov	r2, r3
 80015fe:	6878      	ldr	r0, [r7, #4]
 8001600:	f7ff faf4 	bl	8000bec <AT_ExecuteCommand>
 8001604:	4603      	mov	r3, r0
 8001606:	73fb      	strb	r3, [r7, #15]
  if (ret != ES_WIFI_STATUS_OK)
 8001608:	7bfb      	ldrb	r3, [r7, #15]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <ES_WIFI_StopServerSingleConn+0x6e>
  {
    DEBUG("Stopping server failed %s\n", Obj->CmdData);
    UNLOCK_WIFI();
    return ret;
 800160e:	7bfb      	ldrb	r3, [r7, #15]
 8001610:	e000      	b.n	8001614 <ES_WIFI_StopServerSingleConn+0x70>
  }

  UNLOCK_WIFI();
  return ret;
 8001612:	7bfb      	ldrb	r3, [r7, #15]
}
 8001614:	4618      	mov	r0, r3
 8001616:	3710      	adds	r7, #16
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	0800ac08 	.word	0x0800ac08
 8001620:	0800acb4 	.word	0x0800acb4

08001624 <ES_WIFI_SendData>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_SendData(ES_WIFIObject_t *Obj, uint8_t Socket,
                                  const uint8_t *pdata, uint16_t Reqlen,
                                  uint16_t *SentLen, uint32_t Timeout)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b088      	sub	sp, #32
 8001628:	af02      	add	r7, sp, #8
 800162a:	60f8      	str	r0, [r7, #12]
 800162c:	607a      	str	r2, [r7, #4]
 800162e:	461a      	mov	r2, r3
 8001630:	460b      	mov	r3, r1
 8001632:	72fb      	strb	r3, [r7, #11]
 8001634:	4613      	mov	r3, r2
 8001636:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8001638:	2302      	movs	r3, #2
 800163a:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 800163c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800163e:	2b00      	cmp	r3, #0
 8001640:	d102      	bne.n	8001648 <ES_WIFI_SendData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_WRITE_TIMEOUT;
 8001642:	2301      	movs	r3, #1
 8001644:	617b      	str	r3, [r7, #20]
 8001646:	e001      	b.n	800164c <ES_WIFI_SendData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 8001648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800164a:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();

  if (Reqlen >= ES_WIFI_PAYLOAD_SIZE)
 800164c:	893b      	ldrh	r3, [r7, #8]
 800164e:	f241 3287 	movw	r2, #4999	; 0x1387
 8001652:	4293      	cmp	r3, r2
 8001654:	d902      	bls.n	800165c <ES_WIFI_SendData+0x38>
  {
    Reqlen = ES_WIFI_PAYLOAD_SIZE;
 8001656:	f241 3388 	movw	r3, #5000	; 0x1388
 800165a:	813b      	strh	r3, [r7, #8]
  }

  *SentLen = Reqlen;
 800165c:	6a3b      	ldr	r3, [r7, #32]
 800165e:	893a      	ldrh	r2, [r7, #8]
 8001660:	801a      	strh	r2, [r3, #0]
  sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001668:	7afa      	ldrb	r2, [r7, #11]
 800166a:	492d      	ldr	r1, [pc, #180]	; (8001720 <ES_WIFI_SendData+0xfc>)
 800166c:	4618      	mov	r0, r3
 800166e:	f008 f921 	bl	80098b4 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800167e:	461a      	mov	r2, r3
 8001680:	68f8      	ldr	r0, [r7, #12]
 8001682:	f7ff fab3 	bl	8000bec <AT_ExecuteCommand>
 8001686:	4603      	mov	r3, r0
 8001688:	74fb      	strb	r3, [r7, #19]
  if (ret == ES_WIFI_STATUS_OK)
 800168a:	7cfb      	ldrb	r3, [r7, #19]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d13c      	bne.n	800170a <ES_WIFI_SendData+0xe6>
  {
    sprintf((char*)Obj->CmdData,"S2=%lu\r",wkgTimeOut);
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001696:	697a      	ldr	r2, [r7, #20]
 8001698:	4922      	ldr	r1, [pc, #136]	; (8001724 <ES_WIFI_SendData+0x100>)
 800169a:	4618      	mov	r0, r3
 800169c:	f008 f90a 	bl	80098b4 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80016ac:	461a      	mov	r2, r3
 80016ae:	68f8      	ldr	r0, [r7, #12]
 80016b0:	f7ff fa9c 	bl	8000bec <AT_ExecuteCommand>
 80016b4:	4603      	mov	r3, r0
 80016b6:	74fb      	strb	r3, [r7, #19]

    if (ret == ES_WIFI_STATUS_OK)
 80016b8:	7cfb      	ldrb	r3, [r7, #19]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d125      	bne.n	800170a <ES_WIFI_SendData+0xe6>
    {
      sprintf((char *)Obj->CmdData, "S3=%04d\r", Reqlen);
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80016c4:	893a      	ldrh	r2, [r7, #8]
 80016c6:	4918      	ldr	r1, [pc, #96]	; (8001728 <ES_WIFI_SendData+0x104>)
 80016c8:	4618      	mov	r0, r3
 80016ca:	f008 f8f3 	bl	80098b4 <siprintf>
      ret = AT_RequestSendData(Obj, Obj->CmdData, pdata, Reqlen, Obj->CmdData);
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80016da:	893a      	ldrh	r2, [r7, #8]
 80016dc:	9300      	str	r3, [sp, #0]
 80016de:	4613      	mov	r3, r2
 80016e0:	687a      	ldr	r2, [r7, #4]
 80016e2:	68f8      	ldr	r0, [r7, #12]
 80016e4:	f7ff faf2 	bl	8000ccc <AT_RequestSendData>
 80016e8:	4603      	mov	r3, r0
 80016ea:	74fb      	strb	r3, [r7, #19]

      if (ret == ES_WIFI_STATUS_OK)
 80016ec:	7cfb      	ldrb	r3, [r7, #19]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d10b      	bne.n	800170a <ES_WIFI_SendData+0xe6>
      {
        if (strstr((char *)Obj->CmdData, "-1\r\n"))
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80016f8:	490c      	ldr	r1, [pc, #48]	; (800172c <ES_WIFI_SendData+0x108>)
 80016fa:	4618      	mov	r0, r3
 80016fc:	f008 fa7a 	bl	8009bf4 <strstr>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d001      	beq.n	800170a <ES_WIFI_SendData+0xe6>
        {
          DEBUG("Send Data detect error %s\n", (char *)Obj->CmdData);
          ret = ES_WIFI_STATUS_ERROR;
 8001706:	2302      	movs	r3, #2
 8001708:	74fb      	strb	r3, [r7, #19]
  else
  {
   DEBUG("P0 command failed\n");
  }

  if (ret == ES_WIFI_STATUS_ERROR)
 800170a:	7cfb      	ldrb	r3, [r7, #19]
 800170c:	2b02      	cmp	r3, #2
 800170e:	d102      	bne.n	8001716 <ES_WIFI_SendData+0xf2>
  {
    *SentLen = 0;
 8001710:	6a3b      	ldr	r3, [r7, #32]
 8001712:	2200      	movs	r2, #0
 8001714:	801a      	strh	r2, [r3, #0]
  }

  UNLOCK_WIFI();

  return ret;
 8001716:	7cfb      	ldrb	r3, [r7, #19]
}
 8001718:	4618      	mov	r0, r3
 800171a:	3718      	adds	r7, #24
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}
 8001720:	0800ac08 	.word	0x0800ac08
 8001724:	0800ace4 	.word	0x0800ace4
 8001728:	0800acec 	.word	0x0800acec
 800172c:	0800acf8 	.word	0x0800acf8

08001730 <ES_WIFI_ReceiveData>:
  * @param  len : pointer to the length of the data to be received
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_ReceiveData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen,
                                     uint16_t *Receivedlen, uint32_t Timeout)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b088      	sub	sp, #32
 8001734:	af02      	add	r7, sp, #8
 8001736:	60f8      	str	r0, [r7, #12]
 8001738:	607a      	str	r2, [r7, #4]
 800173a:	461a      	mov	r2, r3
 800173c:	460b      	mov	r3, r1
 800173e:	72fb      	strb	r3, [r7, #11]
 8001740:	4613      	mov	r3, r2
 8001742:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8001744:	2302      	movs	r3, #2
 8001746:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 8001748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800174a:	2b00      	cmp	r3, #0
 800174c:	d102      	bne.n	8001754 <ES_WIFI_ReceiveData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_READ_TIMEOUT;
 800174e:	2301      	movs	r3, #1
 8001750:	617b      	str	r3, [r7, #20]
 8001752:	e001      	b.n	8001758 <ES_WIFI_ReceiveData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 8001754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001756:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();

  if (Reqlen <= ES_WIFI_PAYLOAD_SIZE)
 8001758:	893b      	ldrh	r3, [r7, #8]
 800175a:	f241 3288 	movw	r2, #5000	; 0x1388
 800175e:	4293      	cmp	r3, r2
 8001760:	d862      	bhi.n	8001828 <ES_WIFI_ReceiveData+0xf8>
  {
    sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001768:	7afa      	ldrb	r2, [r7, #11]
 800176a:	4932      	ldr	r1, [pc, #200]	; (8001834 <ES_WIFI_ReceiveData+0x104>)
 800176c:	4618      	mov	r0, r3
 800176e:	f008 f8a1 	bl	80098b4 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800177e:	461a      	mov	r2, r3
 8001780:	68f8      	ldr	r0, [r7, #12]
 8001782:	f7ff fa33 	bl	8000bec <AT_ExecuteCommand>
 8001786:	4603      	mov	r3, r0
 8001788:	74fb      	strb	r3, [r7, #19]

    if (ret == ES_WIFI_STATUS_OK)
 800178a:	7cfb      	ldrb	r3, [r7, #19]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d146      	bne.n	800181e <ES_WIFI_ReceiveData+0xee>
    {
      sprintf((char*)Obj->CmdData,"R1=%d\r", Reqlen);
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001796:	893a      	ldrh	r2, [r7, #8]
 8001798:	4927      	ldr	r1, [pc, #156]	; (8001838 <ES_WIFI_ReceiveData+0x108>)
 800179a:	4618      	mov	r0, r3
 800179c:	f008 f88a 	bl	80098b4 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80017ac:	461a      	mov	r2, r3
 80017ae:	68f8      	ldr	r0, [r7, #12]
 80017b0:	f7ff fa1c 	bl	8000bec <AT_ExecuteCommand>
 80017b4:	4603      	mov	r3, r0
 80017b6:	74fb      	strb	r3, [r7, #19]
      if (ret == ES_WIFI_STATUS_OK)
 80017b8:	7cfb      	ldrb	r3, [r7, #19]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d12b      	bne.n	8001816 <ES_WIFI_ReceiveData+0xe6>
      {
        sprintf((char*)Obj->CmdData,"R2=%lu\r", wkgTimeOut);
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80017c4:	697a      	ldr	r2, [r7, #20]
 80017c6:	491d      	ldr	r1, [pc, #116]	; (800183c <ES_WIFI_ReceiveData+0x10c>)
 80017c8:	4618      	mov	r0, r3
 80017ca:	f008 f873 	bl	80098b4 <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80017da:	461a      	mov	r2, r3
 80017dc:	68f8      	ldr	r0, [r7, #12]
 80017de:	f7ff fa05 	bl	8000bec <AT_ExecuteCommand>
 80017e2:	4603      	mov	r3, r0
 80017e4:	74fb      	strb	r3, [r7, #19]
        if (ret == ES_WIFI_STATUS_OK)
 80017e6:	7cfb      	ldrb	r3, [r7, #19]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d11d      	bne.n	8001828 <ES_WIFI_ReceiveData+0xf8>
        {
          sprintf((char*)Obj->CmdData,"R0\r");
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80017f2:	4913      	ldr	r1, [pc, #76]	; (8001840 <ES_WIFI_ReceiveData+0x110>)
 80017f4:	4618      	mov	r0, r3
 80017f6:	f008 f85d 	bl	80098b4 <siprintf>
          ret = AT_RequestReceiveData(Obj, Obj->CmdData, (char *)pdata, Reqlen, Receivedlen);
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001800:	893a      	ldrh	r2, [r7, #8]
 8001802:	6a3b      	ldr	r3, [r7, #32]
 8001804:	9300      	str	r3, [sp, #0]
 8001806:	4613      	mov	r3, r2
 8001808:	687a      	ldr	r2, [r7, #4]
 800180a:	68f8      	ldr	r0, [r7, #12]
 800180c:	f7ff fade 	bl	8000dcc <AT_RequestReceiveData>
 8001810:	4603      	mov	r3, r0
 8001812:	74fb      	strb	r3, [r7, #19]
 8001814:	e008      	b.n	8001828 <ES_WIFI_ReceiveData+0xf8>
        }
      }
      else
      {
        DEBUG("Setting requested len failed\n");
        *Receivedlen = 0;
 8001816:	6a3b      	ldr	r3, [r7, #32]
 8001818:	2200      	movs	r2, #0
 800181a:	801a      	strh	r2, [r3, #0]
 800181c:	e004      	b.n	8001828 <ES_WIFI_ReceiveData+0xf8>
      }
    }
    else
    {
      DEBUG("Setting socket for read failed\n");
      issue15++;
 800181e:	4b09      	ldr	r3, [pc, #36]	; (8001844 <ES_WIFI_ReceiveData+0x114>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	3301      	adds	r3, #1
 8001824:	4a07      	ldr	r2, [pc, #28]	; (8001844 <ES_WIFI_ReceiveData+0x114>)
 8001826:	6013      	str	r3, [r2, #0]
    }
  }

  UNLOCK_WIFI();

  return ret;
 8001828:	7cfb      	ldrb	r3, [r7, #19]
}
 800182a:	4618      	mov	r0, r3
 800182c:	3718      	adds	r7, #24
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	0800ac08 	.word	0x0800ac08
 8001838:	0800ad00 	.word	0x0800ad00
 800183c:	0800ad08 	.word	0x0800ad08
 8001840:	0800ad10 	.word	0x0800ad10
 8001844:	200000ac 	.word	0x200000ac

08001848 <SPI_WIFI_MspInit>:
  * @brief  Initialize SPI MSP
  * @param  hspi: SPI handle
  * @retval None
  */
void SPI_WIFI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b08c      	sub	sp, #48	; 0x30
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_Init;

  __HAL_RCC_SPI3_CLK_ENABLE();
 8001850:	4b57      	ldr	r3, [pc, #348]	; (80019b0 <SPI_WIFI_MspInit+0x168>)
 8001852:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001854:	4a56      	ldr	r2, [pc, #344]	; (80019b0 <SPI_WIFI_MspInit+0x168>)
 8001856:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800185a:	6593      	str	r3, [r2, #88]	; 0x58
 800185c:	4b54      	ldr	r3, [pc, #336]	; (80019b0 <SPI_WIFI_MspInit+0x168>)
 800185e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001860:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001864:	61bb      	str	r3, [r7, #24]
 8001866:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001868:	4b51      	ldr	r3, [pc, #324]	; (80019b0 <SPI_WIFI_MspInit+0x168>)
 800186a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800186c:	4a50      	ldr	r2, [pc, #320]	; (80019b0 <SPI_WIFI_MspInit+0x168>)
 800186e:	f043 0302 	orr.w	r3, r3, #2
 8001872:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001874:	4b4e      	ldr	r3, [pc, #312]	; (80019b0 <SPI_WIFI_MspInit+0x168>)
 8001876:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001878:	f003 0302 	and.w	r3, r3, #2
 800187c:	617b      	str	r3, [r7, #20]
 800187e:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001880:	4b4b      	ldr	r3, [pc, #300]	; (80019b0 <SPI_WIFI_MspInit+0x168>)
 8001882:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001884:	4a4a      	ldr	r2, [pc, #296]	; (80019b0 <SPI_WIFI_MspInit+0x168>)
 8001886:	f043 0304 	orr.w	r3, r3, #4
 800188a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800188c:	4b48      	ldr	r3, [pc, #288]	; (80019b0 <SPI_WIFI_MspInit+0x168>)
 800188e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001890:	f003 0304 	and.w	r3, r3, #4
 8001894:	613b      	str	r3, [r7, #16]
 8001896:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001898:	4b45      	ldr	r3, [pc, #276]	; (80019b0 <SPI_WIFI_MspInit+0x168>)
 800189a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800189c:	4a44      	ldr	r2, [pc, #272]	; (80019b0 <SPI_WIFI_MspInit+0x168>)
 800189e:	f043 0310 	orr.w	r3, r3, #16
 80018a2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018a4:	4b42      	ldr	r3, [pc, #264]	; (80019b0 <SPI_WIFI_MspInit+0x168>)
 80018a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018a8:	f003 0310 	and.w	r3, r3, #16
 80018ac:	60fb      	str	r3, [r7, #12]
 80018ae:	68fb      	ldr	r3, [r7, #12]

  /* configure Wake up pin */
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13, GPIO_PIN_RESET );
 80018b0:	2200      	movs	r2, #0
 80018b2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018b6:	483f      	ldr	r0, [pc, #252]	; (80019b4 <SPI_WIFI_MspInit+0x16c>)
 80018b8:	f002 f8ac 	bl	8003a14 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       = GPIO_PIN_13;
 80018bc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018c0:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 80018c2:	2301      	movs	r3, #1
 80018c4:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 80018c6:	2300      	movs	r3, #0
 80018c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 80018ca:	2300      	movs	r3, #0
 80018cc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_Init );
 80018ce:	f107 031c 	add.w	r3, r7, #28
 80018d2:	4619      	mov	r1, r3
 80018d4:	4837      	ldr	r0, [pc, #220]	; (80019b4 <SPI_WIFI_MspInit+0x16c>)
 80018d6:	f001 fef3 	bl	80036c0 <HAL_GPIO_Init>

  /* configure Data ready pin */
  GPIO_Init.Pin       = GPIO_PIN_1;
 80018da:	2302      	movs	r3, #2
 80018dc:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_IT_RISING;
 80018de:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80018e2:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 80018e4:	2300      	movs	r3, #0
 80018e6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 80018e8:	2300      	movs	r3, #0
 80018ea:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 80018ec:	f107 031c 	add.w	r3, r7, #28
 80018f0:	4619      	mov	r1, r3
 80018f2:	4831      	ldr	r0, [pc, #196]	; (80019b8 <SPI_WIFI_MspInit+0x170>)
 80018f4:	f001 fee4 	bl	80036c0 <HAL_GPIO_Init>

  /* configure Reset pin */
  GPIO_Init.Pin       = GPIO_PIN_8;
 80018f8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018fc:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 80018fe:	2301      	movs	r3, #1
 8001900:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8001902:	2300      	movs	r3, #0
 8001904:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8001906:	2300      	movs	r3, #0
 8001908:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = 0;
 800190a:	2300      	movs	r3, #0
 800190c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 800190e:	f107 031c 	add.w	r3, r7, #28
 8001912:	4619      	mov	r1, r3
 8001914:	4828      	ldr	r0, [pc, #160]	; (80019b8 <SPI_WIFI_MspInit+0x170>)
 8001916:	f001 fed3 	bl	80036c0 <HAL_GPIO_Init>

  /* configure SPI NSS pin pin */
  HAL_GPIO_WritePin( GPIOE , GPIO_PIN_0, GPIO_PIN_SET );
 800191a:	2201      	movs	r2, #1
 800191c:	2101      	movs	r1, #1
 800191e:	4826      	ldr	r0, [pc, #152]	; (80019b8 <SPI_WIFI_MspInit+0x170>)
 8001920:	f002 f878 	bl	8003a14 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       =  GPIO_PIN_0;
 8001924:	2301      	movs	r3, #1
 8001926:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8001928:	2301      	movs	r3, #1
 800192a:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800192c:	2300      	movs	r3, #0
 800192e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8001930:	2301      	movs	r3, #1
 8001932:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init( GPIOE, &GPIO_Init );
 8001934:	f107 031c 	add.w	r3, r7, #28
 8001938:	4619      	mov	r1, r3
 800193a:	481f      	ldr	r0, [pc, #124]	; (80019b8 <SPI_WIFI_MspInit+0x170>)
 800193c:	f001 fec0 	bl	80036c0 <HAL_GPIO_Init>

  /* configure SPI CLK pin */
  GPIO_Init.Pin       =  GPIO_PIN_10;
 8001940:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001944:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8001946:	2302      	movs	r3, #2
 8001948:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800194a:	2300      	movs	r3, #0
 800194c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 800194e:	2301      	movs	r3, #1
 8001950:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8001952:	2306      	movs	r3, #6
 8001954:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_Init );
 8001956:	f107 031c 	add.w	r3, r7, #28
 800195a:	4619      	mov	r1, r3
 800195c:	4817      	ldr	r0, [pc, #92]	; (80019bc <SPI_WIFI_MspInit+0x174>)
 800195e:	f001 feaf 	bl	80036c0 <HAL_GPIO_Init>

  /* configure SPI MOSI pin */
  GPIO_Init.Pin       = GPIO_PIN_12;
 8001962:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001966:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8001968:	2302      	movs	r3, #2
 800196a:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800196c:	2300      	movs	r3, #0
 800196e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8001970:	2301      	movs	r3, #1
 8001972:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8001974:	2306      	movs	r3, #6
 8001976:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 8001978:	f107 031c 	add.w	r3, r7, #28
 800197c:	4619      	mov	r1, r3
 800197e:	480f      	ldr	r0, [pc, #60]	; (80019bc <SPI_WIFI_MspInit+0x174>)
 8001980:	f001 fe9e 	bl	80036c0 <HAL_GPIO_Init>

  /* configure SPI MISO pin */
  GPIO_Init.Pin       = GPIO_PIN_11;
 8001984:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001988:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 800198a:	2302      	movs	r3, #2
 800198c:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_PULLUP;
 800198e:	2301      	movs	r3, #1
 8001990:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8001992:	2301      	movs	r3, #1
 8001994:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8001996:	2306      	movs	r3, #6
 8001998:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init( GPIOC,&GPIO_Init );
 800199a:	f107 031c 	add.w	r3, r7, #28
 800199e:	4619      	mov	r1, r3
 80019a0:	4806      	ldr	r0, [pc, #24]	; (80019bc <SPI_WIFI_MspInit+0x174>)
 80019a2:	f001 fe8d 	bl	80036c0 <HAL_GPIO_Init>
}
 80019a6:	bf00      	nop
 80019a8:	3730      	adds	r7, #48	; 0x30
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	40021000 	.word	0x40021000
 80019b4:	48000400 	.word	0x48000400
 80019b8:	48001000 	.word	0x48001000
 80019bc:	48000800 	.word	0x48000800

080019c0 <SPI_WIFI_Init>:
  * @brief  Initialize the SPI3
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_Init(uint16_t mode)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b084      	sub	sp, #16
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	4603      	mov	r3, r0
 80019c8:	80fb      	strh	r3, [r7, #6]
  int8_t  rc=0;
 80019ca:	2300      	movs	r3, #0
 80019cc:	73fb      	strb	r3, [r7, #15]

  if (mode == ES_WIFI_INIT)
 80019ce:	88fb      	ldrh	r3, [r7, #6]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d145      	bne.n	8001a60 <SPI_WIFI_Init+0xa0>
  {
    hspi.Instance               = SPI3;
 80019d4:	4b27      	ldr	r3, [pc, #156]	; (8001a74 <SPI_WIFI_Init+0xb4>)
 80019d6:	4a28      	ldr	r2, [pc, #160]	; (8001a78 <SPI_WIFI_Init+0xb8>)
 80019d8:	601a      	str	r2, [r3, #0]
    SPI_WIFI_MspInit(&hspi);
 80019da:	4826      	ldr	r0, [pc, #152]	; (8001a74 <SPI_WIFI_Init+0xb4>)
 80019dc:	f7ff ff34 	bl	8001848 <SPI_WIFI_MspInit>

    hspi.Init.Mode              = SPI_MODE_MASTER;
 80019e0:	4b24      	ldr	r3, [pc, #144]	; (8001a74 <SPI_WIFI_Init+0xb4>)
 80019e2:	f44f 7282 	mov.w	r2, #260	; 0x104
 80019e6:	605a      	str	r2, [r3, #4]
    hspi.Init.Direction         = SPI_DIRECTION_2LINES;
 80019e8:	4b22      	ldr	r3, [pc, #136]	; (8001a74 <SPI_WIFI_Init+0xb4>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	609a      	str	r2, [r3, #8]
    hspi.Init.DataSize          = SPI_DATASIZE_16BIT;
 80019ee:	4b21      	ldr	r3, [pc, #132]	; (8001a74 <SPI_WIFI_Init+0xb4>)
 80019f0:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 80019f4:	60da      	str	r2, [r3, #12]
    hspi.Init.CLKPolarity       = SPI_POLARITY_LOW;
 80019f6:	4b1f      	ldr	r3, [pc, #124]	; (8001a74 <SPI_WIFI_Init+0xb4>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	611a      	str	r2, [r3, #16]
    hspi.Init.CLKPhase          = SPI_PHASE_1EDGE;
 80019fc:	4b1d      	ldr	r3, [pc, #116]	; (8001a74 <SPI_WIFI_Init+0xb4>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	615a      	str	r2, [r3, #20]
    hspi.Init.NSS               = SPI_NSS_SOFT;
 8001a02:	4b1c      	ldr	r3, [pc, #112]	; (8001a74 <SPI_WIFI_Init+0xb4>)
 8001a04:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a08:	619a      	str	r2, [r3, #24]
    hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8; /* 80/8= 10MHz (Inventek WIFI module supports up to 20MHz)*/
 8001a0a:	4b1a      	ldr	r3, [pc, #104]	; (8001a74 <SPI_WIFI_Init+0xb4>)
 8001a0c:	2210      	movs	r2, #16
 8001a0e:	61da      	str	r2, [r3, #28]
    hspi.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 8001a10:	4b18      	ldr	r3, [pc, #96]	; (8001a74 <SPI_WIFI_Init+0xb4>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	621a      	str	r2, [r3, #32]
    hspi.Init.TIMode            = SPI_TIMODE_DISABLE;
 8001a16:	4b17      	ldr	r3, [pc, #92]	; (8001a74 <SPI_WIFI_Init+0xb4>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	625a      	str	r2, [r3, #36]	; 0x24
    hspi.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 8001a1c:	4b15      	ldr	r3, [pc, #84]	; (8001a74 <SPI_WIFI_Init+0xb4>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	629a      	str	r2, [r3, #40]	; 0x28
    hspi.Init.CRCPolynomial     = 0;
 8001a22:	4b14      	ldr	r3, [pc, #80]	; (8001a74 <SPI_WIFI_Init+0xb4>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	62da      	str	r2, [r3, #44]	; 0x2c

    if(HAL_SPI_Init( &hspi ) != HAL_OK)
 8001a28:	4812      	ldr	r0, [pc, #72]	; (8001a74 <SPI_WIFI_Init+0xb4>)
 8001a2a:	f003 fd2b 	bl	8005484 <HAL_SPI_Init>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d002      	beq.n	8001a3a <SPI_WIFI_Init+0x7a>
    {
      return -1;
 8001a34:	f04f 33ff 	mov.w	r3, #4294967295
 8001a38:	e018      	b.n	8001a6c <SPI_WIFI_Init+0xac>
    }

     /* Enable Interrupt for Data Ready pin , GPIO_PIN1 */
     HAL_NVIC_SetPriority((IRQn_Type)EXTI1_IRQn, SPI_INTERFACE_PRIO, 0x00);
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	2100      	movs	r1, #0
 8001a3e:	2007      	movs	r0, #7
 8001a40:	f001 fda9 	bl	8003596 <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)EXTI1_IRQn);
 8001a44:	2007      	movs	r0, #7
 8001a46:	f001 fdc2 	bl	80035ce <HAL_NVIC_EnableIRQ>

     /* Enable Interrupt for SPI tx and rx */
     HAL_NVIC_SetPriority((IRQn_Type)SPI3_IRQn, SPI_INTERFACE_PRIO, 0);
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	2100      	movs	r1, #0
 8001a4e:	2033      	movs	r0, #51	; 0x33
 8001a50:	f001 fda1 	bl	8003596 <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)SPI3_IRQn);
 8001a54:	2033      	movs	r0, #51	; 0x33
 8001a56:	f001 fdba 	bl	80035ce <HAL_NVIC_EnableIRQ>
    SEM_WAIT(cmddata_rdy_rising_sem, 1);
    SEM_WAIT(spi_rx_sem, 1);
    SEM_WAIT(spi_tx_sem, 1);
#endif /* WIFI_USE_CMSIS_OS */
    /* first call used for calibration */
    SPI_WIFI_DelayUs(10);
 8001a5a:	200a      	movs	r0, #10
 8001a5c:	f000 f9fe 	bl	8001e5c <SPI_WIFI_DelayUs>
  }

  rc = SPI_WIFI_ResetModule();
 8001a60:	f000 f80c 	bl	8001a7c <SPI_WIFI_ResetModule>
 8001a64:	4603      	mov	r3, r0
 8001a66:	73fb      	strb	r3, [r7, #15]

  return rc;
 8001a68:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	3710      	adds	r7, #16
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	200000b0 	.word	0x200000b0
 8001a78:	40003c00 	.word	0x40003c00

08001a7c <SPI_WIFI_ResetModule>:


int8_t SPI_WIFI_ResetModule(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b084      	sub	sp, #16
 8001a80:	af00      	add	r7, sp, #0
  uint32_t tickstart = HAL_GetTick();
 8001a82:	f001 fc7d 	bl	8003380 <HAL_GetTick>
 8001a86:	60b8      	str	r0, [r7, #8]
  uint8_t Prompt[6];
  uint8_t count = 0;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef  Status;

  WIFI_RESET_MODULE();
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a92:	4830      	ldr	r0, [pc, #192]	; (8001b54 <SPI_WIFI_ResetModule+0xd8>)
 8001a94:	f001 ffbe 	bl	8003a14 <HAL_GPIO_WritePin>
 8001a98:	200a      	movs	r0, #10
 8001a9a:	f001 fc7d 	bl	8003398 <HAL_Delay>
 8001a9e:	2201      	movs	r2, #1
 8001aa0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001aa4:	482b      	ldr	r0, [pc, #172]	; (8001b54 <SPI_WIFI_ResetModule+0xd8>)
 8001aa6:	f001 ffb5 	bl	8003a14 <HAL_GPIO_WritePin>
 8001aaa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001aae:	f001 fc73 	bl	8003398 <HAL_Delay>
  WIFI_ENABLE_NSS();
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	2101      	movs	r1, #1
 8001ab6:	4827      	ldr	r0, [pc, #156]	; (8001b54 <SPI_WIFI_ResetModule+0xd8>)
 8001ab8:	f001 ffac 	bl	8003a14 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8001abc:	200f      	movs	r0, #15
 8001abe:	f000 f9cd 	bl	8001e5c <SPI_WIFI_DelayUs>

  while (WIFI_IS_CMDDATA_READY())
 8001ac2:	e020      	b.n	8001b06 <SPI_WIFI_ResetModule+0x8a>
  {
    Status = HAL_SPI_Receive(&hspi , &Prompt[count], 1, 0xFFFF);
 8001ac4:	7bfb      	ldrb	r3, [r7, #15]
 8001ac6:	463a      	mov	r2, r7
 8001ac8:	18d1      	adds	r1, r2, r3
 8001aca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ace:	2201      	movs	r2, #1
 8001ad0:	4821      	ldr	r0, [pc, #132]	; (8001b58 <SPI_WIFI_ResetModule+0xdc>)
 8001ad2:	f003 fddf 	bl	8005694 <HAL_SPI_Receive>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	71fb      	strb	r3, [r7, #7]
    count += 2;
 8001ada:	7bfb      	ldrb	r3, [r7, #15]
 8001adc:	3302      	adds	r3, #2
 8001ade:	73fb      	strb	r3, [r7, #15]
    if (((HAL_GetTick() - tickstart) > 0xFFFF) || (Status != HAL_OK))
 8001ae0:	f001 fc4e 	bl	8003380 <HAL_GetTick>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	68bb      	ldr	r3, [r7, #8]
 8001ae8:	1ad3      	subs	r3, r2, r3
 8001aea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001aee:	d202      	bcs.n	8001af6 <SPI_WIFI_ResetModule+0x7a>
 8001af0:	79fb      	ldrb	r3, [r7, #7]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d007      	beq.n	8001b06 <SPI_WIFI_ResetModule+0x8a>
    {
      WIFI_DISABLE_NSS();
 8001af6:	2201      	movs	r2, #1
 8001af8:	2101      	movs	r1, #1
 8001afa:	4816      	ldr	r0, [pc, #88]	; (8001b54 <SPI_WIFI_ResetModule+0xd8>)
 8001afc:	f001 ff8a 	bl	8003a14 <HAL_GPIO_WritePin>
      return -1;
 8001b00:	f04f 33ff 	mov.w	r3, #4294967295
 8001b04:	e021      	b.n	8001b4a <SPI_WIFI_ResetModule+0xce>
  while (WIFI_IS_CMDDATA_READY())
 8001b06:	2102      	movs	r1, #2
 8001b08:	4812      	ldr	r0, [pc, #72]	; (8001b54 <SPI_WIFI_ResetModule+0xd8>)
 8001b0a:	f001 ff6b 	bl	80039e4 <HAL_GPIO_ReadPin>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b01      	cmp	r3, #1
 8001b12:	d0d7      	beq.n	8001ac4 <SPI_WIFI_ResetModule+0x48>
    }
  }

  WIFI_DISABLE_NSS();
 8001b14:	2201      	movs	r2, #1
 8001b16:	2101      	movs	r1, #1
 8001b18:	480e      	ldr	r0, [pc, #56]	; (8001b54 <SPI_WIFI_ResetModule+0xd8>)
 8001b1a:	f001 ff7b 	bl	8003a14 <HAL_GPIO_WritePin>

  if ((Prompt[0] != 0x15) || (Prompt[1] != 0x15) || (Prompt[2] != '\r') ||
 8001b1e:	783b      	ldrb	r3, [r7, #0]
 8001b20:	2b15      	cmp	r3, #21
 8001b22:	d10e      	bne.n	8001b42 <SPI_WIFI_ResetModule+0xc6>
 8001b24:	787b      	ldrb	r3, [r7, #1]
 8001b26:	2b15      	cmp	r3, #21
 8001b28:	d10b      	bne.n	8001b42 <SPI_WIFI_ResetModule+0xc6>
 8001b2a:	78bb      	ldrb	r3, [r7, #2]
 8001b2c:	2b0d      	cmp	r3, #13
 8001b2e:	d108      	bne.n	8001b42 <SPI_WIFI_ResetModule+0xc6>
      (Prompt[3] != '\n') || (Prompt[4] != '>') || (Prompt[5] != ' '))
 8001b30:	78fb      	ldrb	r3, [r7, #3]
  if ((Prompt[0] != 0x15) || (Prompt[1] != 0x15) || (Prompt[2] != '\r') ||
 8001b32:	2b0a      	cmp	r3, #10
 8001b34:	d105      	bne.n	8001b42 <SPI_WIFI_ResetModule+0xc6>
      (Prompt[3] != '\n') || (Prompt[4] != '>') || (Prompt[5] != ' '))
 8001b36:	793b      	ldrb	r3, [r7, #4]
 8001b38:	2b3e      	cmp	r3, #62	; 0x3e
 8001b3a:	d102      	bne.n	8001b42 <SPI_WIFI_ResetModule+0xc6>
 8001b3c:	797b      	ldrb	r3, [r7, #5]
 8001b3e:	2b20      	cmp	r3, #32
 8001b40:	d002      	beq.n	8001b48 <SPI_WIFI_ResetModule+0xcc>
  {
    return -1;
 8001b42:	f04f 33ff 	mov.w	r3, #4294967295
 8001b46:	e000      	b.n	8001b4a <SPI_WIFI_ResetModule+0xce>
  }
  return 0;
 8001b48:	2300      	movs	r3, #0
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	3710      	adds	r7, #16
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	48001000 	.word	0x48001000
 8001b58:	200000b0 	.word	0x200000b0

08001b5c <SPI_WIFI_DeInit>:
  * @brief  DeInitialize the SPI
  * @param  None
  * @retval 0
  */
int8_t SPI_WIFI_DeInit(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
  HAL_SPI_DeInit( &hspi );
 8001b60:	4802      	ldr	r0, [pc, #8]	; (8001b6c <SPI_WIFI_DeInit+0x10>)
 8001b62:	f003 fd5b 	bl	800561c <HAL_SPI_DeInit>
  osMutexDelete(es_wifi_mutex);
  osSemaphoreDelete(spi_tx_sem);
  osSemaphoreDelete(spi_rx_sem);
  osSemaphoreDelete(cmddata_rdy_rising_sem);
#endif /* WIFI_USE_CMSIS_OS */
  return 0;
 8001b66:	2300      	movs	r3, #0
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	200000b0 	.word	0x200000b0

08001b70 <wait_cmddata_rdy_high>:
  * @param  len : Data length
  * @param  timeout : send timeout in mS
  * @retval Length of received data (payload)
  */
static int wait_cmddata_rdy_high(int timeout)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b084      	sub	sp, #16
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  int tickstart = HAL_GetTick();
 8001b78:	f001 fc02 	bl	8003380 <HAL_GetTick>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	60fb      	str	r3, [r7, #12]
  while (WIFI_IS_CMDDATA_READY() == 0)
 8001b80:	e00a      	b.n	8001b98 <wait_cmddata_rdy_high+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8001b82:	f001 fbfd 	bl	8003380 <HAL_GetTick>
 8001b86:	4602      	mov	r2, r0
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	1ad2      	subs	r2, r2, r3
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	429a      	cmp	r2, r3
 8001b90:	d902      	bls.n	8001b98 <wait_cmddata_rdy_high+0x28>
    {
      return -1;
 8001b92:	f04f 33ff 	mov.w	r3, #4294967295
 8001b96:	e007      	b.n	8001ba8 <wait_cmddata_rdy_high+0x38>
  while (WIFI_IS_CMDDATA_READY() == 0)
 8001b98:	2102      	movs	r1, #2
 8001b9a:	4805      	ldr	r0, [pc, #20]	; (8001bb0 <wait_cmddata_rdy_high+0x40>)
 8001b9c:	f001 ff22 	bl	80039e4 <HAL_GPIO_ReadPin>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b01      	cmp	r3, #1
 8001ba4:	d1ed      	bne.n	8001b82 <wait_cmddata_rdy_high+0x12>
    }
  }
  return 0;
 8001ba6:	2300      	movs	r3, #0
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	3710      	adds	r7, #16
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	48001000 	.word	0x48001000

08001bb4 <wait_cmddata_rdy_rising_event>:


static int wait_cmddata_rdy_rising_event(int timeout)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b084      	sub	sp, #16
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(cmddata_rdy_rising_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8001bbc:	f001 fbe0 	bl	8003380 <HAL_GetTick>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	60fb      	str	r3, [r7, #12]
  while (cmddata_rdy_rising_event == 1)
 8001bc4:	e00a      	b.n	8001bdc <wait_cmddata_rdy_rising_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8001bc6:	f001 fbdb 	bl	8003380 <HAL_GetTick>
 8001bca:	4602      	mov	r2, r0
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	1ad2      	subs	r2, r2, r3
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	429a      	cmp	r2, r3
 8001bd4:	d902      	bls.n	8001bdc <wait_cmddata_rdy_rising_event+0x28>
    {
      return -1;
 8001bd6:	f04f 33ff 	mov.w	r3, #4294967295
 8001bda:	e004      	b.n	8001be6 <wait_cmddata_rdy_rising_event+0x32>
  while (cmddata_rdy_rising_event == 1)
 8001bdc:	4b04      	ldr	r3, [pc, #16]	; (8001bf0 <wait_cmddata_rdy_rising_event+0x3c>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	2b01      	cmp	r3, #1
 8001be2:	d0f0      	beq.n	8001bc6 <wait_cmddata_rdy_rising_event+0x12>
    }
  }
  return 0;
 8001be4:	2300      	movs	r3, #0
#endif /* SEM_WAIT */
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	3710      	adds	r7, #16
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	2000011c 	.word	0x2000011c

08001bf4 <wait_spi_rx_event>:


static int wait_spi_rx_event(int timeout)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b084      	sub	sp, #16
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_rx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8001bfc:	f001 fbc0 	bl	8003380 <HAL_GetTick>
 8001c00:	4603      	mov	r3, r0
 8001c02:	60fb      	str	r3, [r7, #12]
  while (spi_rx_event == 1)
 8001c04:	e00a      	b.n	8001c1c <wait_spi_rx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8001c06:	f001 fbbb 	bl	8003380 <HAL_GetTick>
 8001c0a:	4602      	mov	r2, r0
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	1ad2      	subs	r2, r2, r3
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	429a      	cmp	r2, r3
 8001c14:	d902      	bls.n	8001c1c <wait_spi_rx_event+0x28>
    {
      return -1;
 8001c16:	f04f 33ff 	mov.w	r3, #4294967295
 8001c1a:	e004      	b.n	8001c26 <wait_spi_rx_event+0x32>
  while (spi_rx_event == 1)
 8001c1c:	4b04      	ldr	r3, [pc, #16]	; (8001c30 <wait_spi_rx_event+0x3c>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	2b01      	cmp	r3, #1
 8001c22:	d0f0      	beq.n	8001c06 <wait_spi_rx_event+0x12>
    }
  }
  return 0;
 8001c24:	2300      	movs	r3, #0
#endif /* SEM_WAIT */
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3710      	adds	r7, #16
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	20000114 	.word	0x20000114

08001c34 <wait_spi_tx_event>:


static int wait_spi_tx_event(int timeout)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b084      	sub	sp, #16
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_tx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8001c3c:	f001 fba0 	bl	8003380 <HAL_GetTick>
 8001c40:	4603      	mov	r3, r0
 8001c42:	60fb      	str	r3, [r7, #12]
  while (spi_tx_event == 1)
 8001c44:	e00a      	b.n	8001c5c <wait_spi_tx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8001c46:	f001 fb9b 	bl	8003380 <HAL_GetTick>
 8001c4a:	4602      	mov	r2, r0
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	1ad2      	subs	r2, r2, r3
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	429a      	cmp	r2, r3
 8001c54:	d902      	bls.n	8001c5c <wait_spi_tx_event+0x28>
    {
      return -1;
 8001c56:	f04f 33ff 	mov.w	r3, #4294967295
 8001c5a:	e004      	b.n	8001c66 <wait_spi_tx_event+0x32>
  while (spi_tx_event == 1)
 8001c5c:	4b04      	ldr	r3, [pc, #16]	; (8001c70 <wait_spi_tx_event+0x3c>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	2b01      	cmp	r3, #1
 8001c62:	d0f0      	beq.n	8001c46 <wait_spi_tx_event+0x12>
    }
  }
  return 0;
 8001c64:	2300      	movs	r3, #0
#endif /* SEM_WAIT */
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	3710      	adds	r7, #16
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	20000118 	.word	0x20000118

08001c74 <SPI_WIFI_ReceiveData>:


int16_t SPI_WIFI_ReceiveData(uint8_t *pData, uint16_t len, uint32_t timeout)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b086      	sub	sp, #24
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	60f8      	str	r0, [r7, #12]
 8001c7c:	460b      	mov	r3, r1
 8001c7e:	607a      	str	r2, [r7, #4]
 8001c80:	817b      	strh	r3, [r7, #10]
  int16_t length = 0;
 8001c82:	2300      	movs	r3, #0
 8001c84:	82fb      	strh	r3, [r7, #22]
  uint8_t tmp[2];

  WIFI_DISABLE_NSS();
 8001c86:	2201      	movs	r2, #1
 8001c88:	2101      	movs	r1, #1
 8001c8a:	4834      	ldr	r0, [pc, #208]	; (8001d5c <SPI_WIFI_ReceiveData+0xe8>)
 8001c8c:	f001 fec2 	bl	8003a14 <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  SPI_WIFI_DelayUs(3);
 8001c90:	2003      	movs	r0, #3
 8001c92:	f000 f8e3 	bl	8001e5c <SPI_WIFI_DelayUs>

  if (wait_cmddata_rdy_rising_event(timeout) < 0)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f7ff ff8b 	bl	8001bb4 <wait_cmddata_rdy_rising_event>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	da02      	bge.n	8001caa <SPI_WIFI_ReceiveData+0x36>
  {
      return ES_WIFI_ERROR_WAITING_DRDY_FALLING;
 8001ca4:	f06f 0302 	mvn.w	r3, #2
 8001ca8:	e054      	b.n	8001d54 <SPI_WIFI_ReceiveData+0xe0>
  }

  LOCK_SPI();
  WIFI_ENABLE_NSS();
 8001caa:	2200      	movs	r2, #0
 8001cac:	2101      	movs	r1, #1
 8001cae:	482b      	ldr	r0, [pc, #172]	; (8001d5c <SPI_WIFI_ReceiveData+0xe8>)
 8001cb0:	f001 feb0 	bl	8003a14 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8001cb4:	200f      	movs	r0, #15
 8001cb6:	f000 f8d1 	bl	8001e5c <SPI_WIFI_DelayUs>
  while (WIFI_IS_CMDDATA_READY())
 8001cba:	e03d      	b.n	8001d38 <SPI_WIFI_ReceiveData+0xc4>
  {
    if ((length < len) || (!len))
 8001cbc:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001cc0:	897b      	ldrh	r3, [r7, #10]
 8001cc2:	429a      	cmp	r2, r3
 8001cc4:	db02      	blt.n	8001ccc <SPI_WIFI_ReceiveData+0x58>
 8001cc6:	897b      	ldrh	r3, [r7, #10]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d13c      	bne.n	8001d46 <SPI_WIFI_ReceiveData+0xd2>
    {
      spi_rx_event = 1;
 8001ccc:	4b24      	ldr	r3, [pc, #144]	; (8001d60 <SPI_WIFI_ReceiveData+0xec>)
 8001cce:	2201      	movs	r2, #1
 8001cd0:	601a      	str	r2, [r3, #0]
      if (HAL_SPI_Receive_IT(&hspi, tmp, 1) != HAL_OK) {
 8001cd2:	f107 0314 	add.w	r3, r7, #20
 8001cd6:	2201      	movs	r2, #1
 8001cd8:	4619      	mov	r1, r3
 8001cda:	4822      	ldr	r0, [pc, #136]	; (8001d64 <SPI_WIFI_ReceiveData+0xf0>)
 8001cdc:	f004 faa8 	bl	8006230 <HAL_SPI_Receive_IT>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d007      	beq.n	8001cf6 <SPI_WIFI_ReceiveData+0x82>
        WIFI_DISABLE_NSS();
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	2101      	movs	r1, #1
 8001cea:	481c      	ldr	r0, [pc, #112]	; (8001d5c <SPI_WIFI_ReceiveData+0xe8>)
 8001cec:	f001 fe92 	bl	8003a14 <HAL_GPIO_WritePin>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_SPI_FAILED;
 8001cf0:	f04f 33ff 	mov.w	r3, #4294967295
 8001cf4:	e02e      	b.n	8001d54 <SPI_WIFI_ReceiveData+0xe0>
      }

      wait_spi_rx_event(timeout);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f7ff ff7b 	bl	8001bf4 <wait_spi_rx_event>

      pData[0] = tmp[0];
 8001cfe:	7d3a      	ldrb	r2, [r7, #20]
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	701a      	strb	r2, [r3, #0]
      pData[1] = tmp[1];
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	3301      	adds	r3, #1
 8001d08:	7d7a      	ldrb	r2, [r7, #21]
 8001d0a:	701a      	strb	r2, [r3, #0]
      length += 2;
 8001d0c:	8afb      	ldrh	r3, [r7, #22]
 8001d0e:	3302      	adds	r3, #2
 8001d10:	b29b      	uxth	r3, r3
 8001d12:	82fb      	strh	r3, [r7, #22]
      pData  += 2;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	3302      	adds	r3, #2
 8001d18:	60fb      	str	r3, [r7, #12]

      if (length >= ES_WIFI_DATA_SIZE) {
 8001d1a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001d1e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001d22:	db09      	blt.n	8001d38 <SPI_WIFI_ReceiveData+0xc4>
        WIFI_DISABLE_NSS();
 8001d24:	2201      	movs	r2, #1
 8001d26:	2101      	movs	r1, #1
 8001d28:	480c      	ldr	r0, [pc, #48]	; (8001d5c <SPI_WIFI_ReceiveData+0xe8>)
 8001d2a:	f001 fe73 	bl	8003a14 <HAL_GPIO_WritePin>
        SPI_WIFI_ResetModule();
 8001d2e:	f7ff fea5 	bl	8001a7c <SPI_WIFI_ResetModule>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_STUFFING_FOREVER;
 8001d32:	f06f 0303 	mvn.w	r3, #3
 8001d36:	e00d      	b.n	8001d54 <SPI_WIFI_ReceiveData+0xe0>
  while (WIFI_IS_CMDDATA_READY())
 8001d38:	2102      	movs	r1, #2
 8001d3a:	4808      	ldr	r0, [pc, #32]	; (8001d5c <SPI_WIFI_ReceiveData+0xe8>)
 8001d3c:	f001 fe52 	bl	80039e4 <HAL_GPIO_ReadPin>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b01      	cmp	r3, #1
 8001d44:	d0ba      	beq.n	8001cbc <SPI_WIFI_ReceiveData+0x48>
    else
    {
      break;
    }
  }
  WIFI_DISABLE_NSS();
 8001d46:	2201      	movs	r2, #1
 8001d48:	2101      	movs	r1, #1
 8001d4a:	4804      	ldr	r0, [pc, #16]	; (8001d5c <SPI_WIFI_ReceiveData+0xe8>)
 8001d4c:	f001 fe62 	bl	8003a14 <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  return length;
 8001d50:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	3718      	adds	r7, #24
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	48001000 	.word	0x48001000
 8001d60:	20000114 	.word	0x20000114
 8001d64:	200000b0 	.word	0x200000b0

08001d68 <SPI_WIFI_SendData>:
  * @param  len : Data length
  * @param  timeout : send timeout in mS
  * @retval Length of sent data
  */
int16_t SPI_WIFI_SendData(const uint8_t *pdata, uint16_t len, uint32_t timeout)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b086      	sub	sp, #24
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	60f8      	str	r0, [r7, #12]
 8001d70:	460b      	mov	r3, r1
 8001d72:	607a      	str	r2, [r7, #4]
 8001d74:	817b      	strh	r3, [r7, #10]
  uint8_t Padding[2];

  if (wait_cmddata_rdy_high(timeout) < 0)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f7ff fef9 	bl	8001b70 <wait_cmddata_rdy_high>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	da02      	bge.n	8001d8a <SPI_WIFI_SendData+0x22>
  {
    return ES_WIFI_ERROR_SPI_FAILED;
 8001d84:	f04f 33ff 	mov.w	r3, #4294967295
 8001d88:	e04f      	b.n	8001e2a <SPI_WIFI_SendData+0xc2>
  }

  /* arm to detect rising event */
  cmddata_rdy_rising_event = 1;
 8001d8a:	4b2a      	ldr	r3, [pc, #168]	; (8001e34 <SPI_WIFI_SendData+0xcc>)
 8001d8c:	2201      	movs	r2, #1
 8001d8e:	601a      	str	r2, [r3, #0]
  LOCK_SPI();
  WIFI_ENABLE_NSS();
 8001d90:	2200      	movs	r2, #0
 8001d92:	2101      	movs	r1, #1
 8001d94:	4828      	ldr	r0, [pc, #160]	; (8001e38 <SPI_WIFI_SendData+0xd0>)
 8001d96:	f001 fe3d 	bl	8003a14 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8001d9a:	200f      	movs	r0, #15
 8001d9c:	f000 f85e 	bl	8001e5c <SPI_WIFI_DelayUs>
  if (len > 1)
 8001da0:	897b      	ldrh	r3, [r7, #10]
 8001da2:	2b01      	cmp	r3, #1
 8001da4:	d919      	bls.n	8001dda <SPI_WIFI_SendData+0x72>
  {
    spi_tx_event = 1;
 8001da6:	4b25      	ldr	r3, [pc, #148]	; (8001e3c <SPI_WIFI_SendData+0xd4>)
 8001da8:	2201      	movs	r2, #1
 8001daa:	601a      	str	r2, [r3, #0]
    if (HAL_SPI_Transmit_IT(&hspi, (uint8_t *)pdata , len / 2) != HAL_OK)
 8001dac:	897b      	ldrh	r3, [r7, #10]
 8001dae:	085b      	lsrs	r3, r3, #1
 8001db0:	b29b      	uxth	r3, r3
 8001db2:	461a      	mov	r2, r3
 8001db4:	68f9      	ldr	r1, [r7, #12]
 8001db6:	4822      	ldr	r0, [pc, #136]	; (8001e40 <SPI_WIFI_SendData+0xd8>)
 8001db8:	f004 f99a 	bl	80060f0 <HAL_SPI_Transmit_IT>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d007      	beq.n	8001dd2 <SPI_WIFI_SendData+0x6a>
    {
      WIFI_DISABLE_NSS();
 8001dc2:	2201      	movs	r2, #1
 8001dc4:	2101      	movs	r1, #1
 8001dc6:	481c      	ldr	r0, [pc, #112]	; (8001e38 <SPI_WIFI_SendData+0xd0>)
 8001dc8:	f001 fe24 	bl	8003a14 <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 8001dcc:	f04f 33ff 	mov.w	r3, #4294967295
 8001dd0:	e02b      	b.n	8001e2a <SPI_WIFI_SendData+0xc2>
    }
    wait_spi_tx_event(timeout);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f7ff ff2d 	bl	8001c34 <wait_spi_tx_event>
  }

  if (len & 1)
 8001dda:	897b      	ldrh	r3, [r7, #10]
 8001ddc:	f003 0301 	and.w	r3, r3, #1
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d020      	beq.n	8001e26 <SPI_WIFI_SendData+0xbe>
  {
    Padding[0] = pdata[len - 1];
 8001de4:	897b      	ldrh	r3, [r7, #10]
 8001de6:	3b01      	subs	r3, #1
 8001de8:	68fa      	ldr	r2, [r7, #12]
 8001dea:	4413      	add	r3, r2
 8001dec:	781b      	ldrb	r3, [r3, #0]
 8001dee:	753b      	strb	r3, [r7, #20]
    Padding[1] = '\n';
 8001df0:	230a      	movs	r3, #10
 8001df2:	757b      	strb	r3, [r7, #21]

    spi_tx_event=1;
 8001df4:	4b11      	ldr	r3, [pc, #68]	; (8001e3c <SPI_WIFI_SendData+0xd4>)
 8001df6:	2201      	movs	r2, #1
 8001df8:	601a      	str	r2, [r3, #0]
    if (HAL_SPI_Transmit_IT(&hspi, Padding, 1) != HAL_OK)
 8001dfa:	f107 0314 	add.w	r3, r7, #20
 8001dfe:	2201      	movs	r2, #1
 8001e00:	4619      	mov	r1, r3
 8001e02:	480f      	ldr	r0, [pc, #60]	; (8001e40 <SPI_WIFI_SendData+0xd8>)
 8001e04:	f004 f974 	bl	80060f0 <HAL_SPI_Transmit_IT>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d007      	beq.n	8001e1e <SPI_WIFI_SendData+0xb6>
    {
      WIFI_DISABLE_NSS();
 8001e0e:	2201      	movs	r2, #1
 8001e10:	2101      	movs	r1, #1
 8001e12:	4809      	ldr	r0, [pc, #36]	; (8001e38 <SPI_WIFI_SendData+0xd0>)
 8001e14:	f001 fdfe 	bl	8003a14 <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 8001e18:	f04f 33ff 	mov.w	r3, #4294967295
 8001e1c:	e005      	b.n	8001e2a <SPI_WIFI_SendData+0xc2>
    }
    wait_spi_tx_event(timeout);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7ff ff07 	bl	8001c34 <wait_spi_tx_event>
  }
  return len;
 8001e26:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	3718      	adds	r7, #24
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	2000011c 	.word	0x2000011c
 8001e38:	48001000 	.word	0x48001000
 8001e3c:	20000118 	.word	0x20000118
 8001e40:	200000b0 	.word	0x200000b0

08001e44 <SPI_WIFI_Delay>:
  * @brief  Delay
  * @param  Delay in ms
  * @retval None
  */
void SPI_WIFI_Delay(uint32_t Delay)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8001e4c:	6878      	ldr	r0, [r7, #4]
 8001e4e:	f001 faa3 	bl	8003398 <HAL_Delay>
}
 8001e52:	bf00      	nop
 8001e54:	3708      	adds	r7, #8
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
	...

08001e5c <SPI_WIFI_DelayUs>:
   * @brief  Delay
  * @param  Delay in us
  * @retval None
  */
void SPI_WIFI_DelayUs(uint32_t n)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b086      	sub	sp, #24
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  volatile        uint32_t ct = 0;
 8001e64:	2300      	movs	r3, #0
 8001e66:	60bb      	str	r3, [r7, #8]
  uint32_t        loop_per_us = 0;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	617b      	str	r3, [r7, #20]
  static uint32_t cycle_per_loop = 0;

  /* calibration happen on first call for a duration of 1 ms * nbcycle per loop */
  /* 10 cycle for STM32L4 */
  if (cycle_per_loop == 0)
 8001e6c:	4b20      	ldr	r3, [pc, #128]	; (8001ef0 <SPI_WIFI_DelayUs+0x94>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d122      	bne.n	8001eba <SPI_WIFI_DelayUs+0x5e>
  {
     uint32_t cycle_per_ms = (SystemCoreClock / 1000UL);
 8001e74:	4b1f      	ldr	r3, [pc, #124]	; (8001ef4 <SPI_WIFI_DelayUs+0x98>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a1f      	ldr	r2, [pc, #124]	; (8001ef8 <SPI_WIFI_DelayUs+0x9c>)
 8001e7a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e7e:	099b      	lsrs	r3, r3, #6
 8001e80:	613b      	str	r3, [r7, #16]
     uint32_t t = 0;
 8001e82:	2300      	movs	r3, #0
 8001e84:	60fb      	str	r3, [r7, #12]
     ct = cycle_per_ms;
 8001e86:	693b      	ldr	r3, [r7, #16]
 8001e88:	60bb      	str	r3, [r7, #8]
     t = HAL_GetTick();
 8001e8a:	f001 fa79 	bl	8003380 <HAL_GetTick>
 8001e8e:	60f8      	str	r0, [r7, #12]
     while(ct) ct--;
 8001e90:	e002      	b.n	8001e98 <SPI_WIFI_DelayUs+0x3c>
 8001e92:	68bb      	ldr	r3, [r7, #8]
 8001e94:	3b01      	subs	r3, #1
 8001e96:	60bb      	str	r3, [r7, #8]
 8001e98:	68bb      	ldr	r3, [r7, #8]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d1f9      	bne.n	8001e92 <SPI_WIFI_DelayUs+0x36>
     cycle_per_loop = HAL_GetTick() - t;
 8001e9e:	f001 fa6f 	bl	8003380 <HAL_GetTick>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	1ad3      	subs	r3, r2, r3
 8001ea8:	4a11      	ldr	r2, [pc, #68]	; (8001ef0 <SPI_WIFI_DelayUs+0x94>)
 8001eaa:	6013      	str	r3, [r2, #0]
     if (cycle_per_loop == 0) cycle_per_loop = 1;
 8001eac:	4b10      	ldr	r3, [pc, #64]	; (8001ef0 <SPI_WIFI_DelayUs+0x94>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d102      	bne.n	8001eba <SPI_WIFI_DelayUs+0x5e>
 8001eb4:	4b0e      	ldr	r3, [pc, #56]	; (8001ef0 <SPI_WIFI_DelayUs+0x94>)
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	601a      	str	r2, [r3, #0]
  }

  loop_per_us = SystemCoreClock/1000000UL/cycle_per_loop;
 8001eba:	4b0e      	ldr	r3, [pc, #56]	; (8001ef4 <SPI_WIFI_DelayUs+0x98>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4a0f      	ldr	r2, [pc, #60]	; (8001efc <SPI_WIFI_DelayUs+0xa0>)
 8001ec0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ec4:	0c9a      	lsrs	r2, r3, #18
 8001ec6:	4b0a      	ldr	r3, [pc, #40]	; (8001ef0 <SPI_WIFI_DelayUs+0x94>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ece:	617b      	str	r3, [r7, #20]
  ct = n * loop_per_us;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	697a      	ldr	r2, [r7, #20]
 8001ed4:	fb02 f303 	mul.w	r3, r2, r3
 8001ed8:	60bb      	str	r3, [r7, #8]
  while(ct) ct--;
 8001eda:	e002      	b.n	8001ee2 <SPI_WIFI_DelayUs+0x86>
 8001edc:	68bb      	ldr	r3, [r7, #8]
 8001ede:	3b01      	subs	r3, #1
 8001ee0:	60bb      	str	r3, [r7, #8]
 8001ee2:	68bb      	ldr	r3, [r7, #8]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d1f9      	bne.n	8001edc <SPI_WIFI_DelayUs+0x80>
  return;
 8001ee8:	bf00      	nop
}
 8001eea:	3718      	adds	r7, #24
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	20000120 	.word	0x20000120
 8001ef4:	20000024 	.word	0x20000024
 8001ef8:	10624dd3 	.word	0x10624dd3
 8001efc:	431bde83 	.word	0x431bde83

08001f00 <HAL_SPI_RxCpltCallback>:
  *               the configuration information for the SPI module.
  * @retval None
  */

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b083      	sub	sp, #12
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  if (spi_rx_event)
 8001f08:	4b06      	ldr	r3, [pc, #24]	; (8001f24 <HAL_SPI_RxCpltCallback+0x24>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d002      	beq.n	8001f16 <HAL_SPI_RxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_rx_sem);
    spi_rx_event = 0;
 8001f10:	4b04      	ldr	r3, [pc, #16]	; (8001f24 <HAL_SPI_RxCpltCallback+0x24>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	601a      	str	r2, [r3, #0]
  }
}
 8001f16:	bf00      	nop
 8001f18:	370c      	adds	r7, #12
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr
 8001f22:	bf00      	nop
 8001f24:	20000114 	.word	0x20000114

08001f28 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the SPI module.
  * @retval None
  */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b083      	sub	sp, #12
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  if (spi_tx_event)
 8001f30:	4b06      	ldr	r3, [pc, #24]	; (8001f4c <HAL_SPI_TxCpltCallback+0x24>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d002      	beq.n	8001f3e <HAL_SPI_TxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_tx_sem);
    spi_tx_event = 0;
 8001f38:	4b04      	ldr	r3, [pc, #16]	; (8001f4c <HAL_SPI_TxCpltCallback+0x24>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	601a      	str	r2, [r3, #0]
  }
}
 8001f3e:	bf00      	nop
 8001f40:	370c      	adds	r7, #12
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr
 8001f4a:	bf00      	nop
 8001f4c:	20000118 	.word	0x20000118

08001f50 <SPI_WIFI_ISR>:
  * @brief  Interrupt handler for CMDDATARDY input signal
  * @param  None
  * @retval None
  */
void    SPI_WIFI_ISR(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0
   if (cmddata_rdy_rising_event == 1)
 8001f54:	4b05      	ldr	r3, [pc, #20]	; (8001f6c <SPI_WIFI_ISR+0x1c>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	2b01      	cmp	r3, #1
 8001f5a:	d102      	bne.n	8001f62 <SPI_WIFI_ISR+0x12>
   {
     SEM_SIGNAL(cmddata_rdy_rising_sem);
     cmddata_rdy_rising_event = 0;
 8001f5c:	4b03      	ldr	r3, [pc, #12]	; (8001f6c <SPI_WIFI_ISR+0x1c>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	601a      	str	r2, [r3, #0]
   }
}
 8001f62:	bf00      	nop
 8001f64:	46bd      	mov	sp, r7
 8001f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6a:	4770      	bx	lr
 8001f6c:	2000011c 	.word	0x2000011c

08001f70 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001f70:	b480      	push	{r7}
 8001f72:	b085      	sub	sp, #20
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	60f8      	str	r0, [r7, #12]
 8001f78:	60b9      	str	r1, [r7, #8]
 8001f7a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	4a07      	ldr	r2, [pc, #28]	; (8001f9c <vApplicationGetIdleTaskMemory+0x2c>)
 8001f80:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001f82:	68bb      	ldr	r3, [r7, #8]
 8001f84:	4a06      	ldr	r2, [pc, #24]	; (8001fa0 <vApplicationGetIdleTaskMemory+0x30>)
 8001f86:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001f8e:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001f90:	bf00      	nop
 8001f92:	3714      	adds	r7, #20
 8001f94:	46bd      	mov	sp, r7
 8001f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9a:	4770      	bx	lr
 8001f9c:	20000124 	.word	0x20000124
 8001fa0:	20000178 	.word	0x20000178

08001fa4 <inject>:
#include <stdio.h>


const char html[] = "<!DOCTYPE html><html lang=\"en\"><head><meta charset=\"UTF-8\"><meta name=\"viewport\" content=\"width=device-width,initial-scale=1\"><title>Document</title></head><body><h1>Smart Home System - Online</h1><div class=\"card\"><div class=\"title\"><h2>Alarm</h2><label class=\"switch\"><input type=\"checkbox\" id=\"alarm-checkbox\"              > <span class=\"slider round\"></span></label></div><div>Status: Nothing to report</div></div><div class=\"card\"><div class=\"title\"><h2>Temperature</h2></div><div class=\"temp\"><div class=\"thermometer\"><div class=\"stem\"><div class=\"stem-perct\"></div></div><div class=\"bulb\"></div></div><div class=\"temp-value\">                 </div></div></div></body></html><style>html{--background-color:#303030;--color-accent-extra-light:#437e56;--color-accent-light:#2a4e36;background-color:var(--background-color);color:#fff;font-family:sans-serif}h2{margin:0}.card{max-width:30rem;padding:1.5rem;background-color:var(--color-accent-extra-light);border-radius:1rem;margin-bottom:2rem}.title{display:flex;align-items:center;justify-content:space-between;margin-bottom:1rem}.switch{position:relative;display:inline-block;--switch-height:1.5rem;--switch-width:3rem;width:var(--switch-width);height:var(--switch-height)}.switch input{opacity:0;width:0;height:0}.slider{position:absolute;cursor:pointer;top:0;left:0;right:0;bottom:0;background-color:#ccc;-webkit-transition:.4s;transition:.4s}.slider:before{position:absolute;content:\"\";height:calc(var(--switch-height) - .2rem);width:calc(var(--switch-height) - .2rem);left:.09rem;bottom:.11rem;background-color:#fff;-webkit-transition:.4s;transition:.4s}input:checked+.slider{background-color:#2196f3}input:focus+.slider{box-shadow:0 0 1px #2196f3}input:checked+.slider:before{-webkit-transform:translateX(calc(var(--switch-width) - var(--switch-height)));-ms-transform:translateX(calc(var(--switch-width) - var(--switch-height)));transform:translateX(calc(var(--switch-width) - var(--switch-height)))}.slider.round{border-radius:calc(var(--switch-height)/ 2)}.slider.round:before{border-radius:50%}.thermometer{display:block;position:relative;height:100px}.bulb{display:inline-block;border:2px solid #222;width:25px;height:25px;border-radius:50%;position:absolute;left:0;bottom:0;box-shadow:0 0 0 2px #fff inset;background:red}.stem{display:inline-block;border:2px solid #222;width:14px;height:80px;border-radius:0 0 20px 20px;border-top:2px solid transparent;position:absolute;bottom:24px;left:5px;box-shadow:0 0 0 2px #fff inset;transform:rotate(180deg);z-index:10;padding-bottom:3px}.stem-perct{height:calc(             + 6px);width:10px;background:red;display:block;margin:0 auto;border-radius:10px;transform:translateY(-5px)}.temp{width:100%;padding:3rem 0;justify-content:center;display:flex;align-items:center}.temp-value{font-size:2rem;margin-left:3rem}</style><script>document.getElementById(\"alarm-checkbox\").addEventListener('change', (event) => {\n    if (event.currentTarget.checked) {\n      fetch(\"/?radio=1\", { method: \"POST\" });\n    } else {\n      fetch('/?radio=0', { method: \"POST\" });\n    }\n  });</script>";

char* inject(int alarmEnabled, int temp, int thermPercent){
 8001fa4:	b590      	push	{r4, r7, lr}
 8001fa6:	b089      	sub	sp, #36	; 0x24
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	60f8      	str	r0, [r7, #12]
 8001fac:	60b9      	str	r1, [r7, #8]
 8001fae:	607a      	str	r2, [r7, #4]
    char* injected = malloc(sizeof(char) * strlen(html));
 8001fb0:	f640 400a 	movw	r0, #3082	; 0xc0a
 8001fb4:	f007 fa92 	bl	80094dc <malloc>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	61fb      	str	r3, [r7, #28]
    strcpy(injected, html);
 8001fbc:	69fb      	ldr	r3, [r7, #28]
 8001fbe:	4a24      	ldr	r2, [pc, #144]	; (8002050 <inject+0xac>)
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	4611      	mov	r1, r2
 8001fc4:	f640 430b 	movw	r3, #3083	; 0xc0b
 8001fc8:	461a      	mov	r2, r3
 8001fca:	f007 feac 	bl	8009d26 <memcpy>

    strncpy(&injected[313], alarmEnabled ? "checked" : "       ", 7);
 8001fce:	69fb      	ldr	r3, [r7, #28]
 8001fd0:	f203 1039 	addw	r0, r3, #313	; 0x139
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <inject+0x3a>
 8001fda:	4b1e      	ldr	r3, [pc, #120]	; (8002054 <inject+0xb0>)
 8001fdc:	e000      	b.n	8001fe0 <inject+0x3c>
 8001fde:	4b1e      	ldr	r3, [pc, #120]	; (8002058 <inject+0xb4>)
 8001fe0:	2207      	movs	r2, #7
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	f007 fd97 	bl	8009b16 <strncpy>

    char* tempStr = malloc(sizeof(char) * 20);
 8001fe8:	2014      	movs	r0, #20
 8001fea:	f007 fa77 	bl	80094dc <malloc>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	61bb      	str	r3, [r7, #24]
    sprintf(tempStr, "%d&deg;C", temp);
 8001ff2:	68ba      	ldr	r2, [r7, #8]
 8001ff4:	4919      	ldr	r1, [pc, #100]	; (800205c <inject+0xb8>)
 8001ff6:	69b8      	ldr	r0, [r7, #24]
 8001ff8:	f007 fc5c 	bl	80098b4 <siprintf>
    strncpy(&injected[632], tempStr, strlen(tempStr) - 1);
 8001ffc:	69fb      	ldr	r3, [r7, #28]
 8001ffe:	f503 741e 	add.w	r4, r3, #632	; 0x278
 8002002:	69b8      	ldr	r0, [r7, #24]
 8002004:	f7fe f8fc 	bl	8000200 <strlen>
 8002008:	4603      	mov	r3, r0
 800200a:	3b01      	subs	r3, #1
 800200c:	461a      	mov	r2, r3
 800200e:	69b9      	ldr	r1, [r7, #24]
 8002010:	4620      	mov	r0, r4
 8002012:	f007 fd80 	bl	8009b16 <strncpy>

    char* thermPercentStr = malloc(sizeof(char) * 20);
 8002016:	2014      	movs	r0, #20
 8002018:	f007 fa60 	bl	80094dc <malloc>
 800201c:	4603      	mov	r3, r0
 800201e:	617b      	str	r3, [r7, #20]
    sprintf(thermPercentStr, "%d%s", thermPercent, "%%");
 8002020:	4b0f      	ldr	r3, [pc, #60]	; (8002060 <inject+0xbc>)
 8002022:	687a      	ldr	r2, [r7, #4]
 8002024:	490f      	ldr	r1, [pc, #60]	; (8002064 <inject+0xc0>)
 8002026:	6978      	ldr	r0, [r7, #20]
 8002028:	f007 fc44 	bl	80098b4 <siprintf>
    strncpy(&injected[2569], thermPercentStr, strlen(thermPercentStr) - 1);
 800202c:	69fb      	ldr	r3, [r7, #28]
 800202e:	f603 2409 	addw	r4, r3, #2569	; 0xa09
 8002032:	6978      	ldr	r0, [r7, #20]
 8002034:	f7fe f8e4 	bl	8000200 <strlen>
 8002038:	4603      	mov	r3, r0
 800203a:	3b01      	subs	r3, #1
 800203c:	461a      	mov	r2, r3
 800203e:	6979      	ldr	r1, [r7, #20]
 8002040:	4620      	mov	r0, r4
 8002042:	f007 fd68 	bl	8009b16 <strncpy>

    return injected;
 8002046:	69fb      	ldr	r3, [r7, #28]
}
 8002048:	4618      	mov	r0, r3
 800204a:	3724      	adds	r7, #36	; 0x24
 800204c:	46bd      	mov	sp, r7
 800204e:	bd90      	pop	{r4, r7, pc}
 8002050:	0800b1dc 	.word	0x0800b1dc
 8002054:	0800ad50 	.word	0x0800ad50
 8002058:	0800ad58 	.word	0x0800ad58
 800205c:	0800ad60 	.word	0x0800ad60
 8002060:	0800ad6c 	.word	0x0800ad6c
 8002064:	0800ad70 	.word	0x0800ad70

08002068 <StartTaskWifi>:
static uint8_t Button_WaitForPush(uint32_t delay);

osThreadId taskWifiHandle;
osThreadId taskSensorsHandle;

void StartTaskWifi(void const * argument){
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
	wifi_server();
 8002070:	f000 f940 	bl	80022f4 <wifi_server>
//	for(;;){
//		osDelay(100);
//	}
}
 8002074:	bf00      	nop
 8002076:	3708      	adds	r7, #8
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}

0800207c <StartTaskSensors>:

void StartTaskSensors(void const * argument){
 800207c:	b580      	push	{r7, lr}
 800207e:	b084      	sub	sp, #16
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
	int on = 0;
 8002084:	2300      	movs	r3, #0
 8002086:	60fb      	str	r3, [r7, #12]
	for(;;){
		osDelay(100);
 8002088:	2064      	movs	r0, #100	; 0x64
 800208a:	f006 f827 	bl	80080dc <osDelay>
		on = !on;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	2b00      	cmp	r3, #0
 8002092:	bf0c      	ite	eq
 8002094:	2301      	moveq	r3, #1
 8002096:	2300      	movne	r3, #0
 8002098:	b2db      	uxtb	r3, r3
 800209a:	60fb      	str	r3, [r7, #12]
		if(on) BSP_LED_Off(LED2);
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d003      	beq.n	80020aa <StartTaskSensors+0x2e>
 80020a2:	2000      	movs	r0, #0
 80020a4:	f000 fbd2 	bl	800284c <BSP_LED_Off>
 80020a8:	e7ee      	b.n	8002088 <StartTaskSensors+0xc>
		else BSP_LED_On(LED2);
 80020aa:	2000      	movs	r0, #0
 80020ac:	f000 fbb8 	bl	8002820 <BSP_LED_On>
		osDelay(100);
 80020b0:	e7ea      	b.n	8002088 <StartTaskSensors+0xc>
	...

080020b4 <main>:
  * @brief  Main program
  * @param  None
  * @retval None
  */
int main(void)
{
 80020b4:	b5b0      	push	{r4, r5, r7, lr}
 80020b6:	b08e      	sub	sp, #56	; 0x38
 80020b8:	af00      	add	r7, sp, #0
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020ba:	f001 f8f2 	bl	80032a2 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 80020be:	f000 faeb 	bl	8002698 <SystemClock_Config>

  /* Configure LED2 */
  BSP_LED_Init(LED2);
 80020c2:	2000      	movs	r0, #0
 80020c4:	f000 fb7c 	bl	80027c0 <BSP_LED_Init>

  /* USER push button is used to ask if reconfiguration is needed */
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 80020c8:	2101      	movs	r1, #1
 80020ca:	2000      	movs	r0, #0
 80020cc:	f000 fbd4 	bl	8002878 <BSP_PB_Init>

  BSP_TSENSOR_Init();
 80020d0:	f000 fde4 	bl	8002c9c <BSP_TSENSOR_Init>


  /* WIFI Web Server demonstration */
#if defined (TERMINAL_USE)
  /* Initialize all configured peripherals */
  hDiscoUart.Instance = DISCOVERY_COM1;
 80020d4:	4b28      	ldr	r3, [pc, #160]	; (8002178 <main+0xc4>)
 80020d6:	4a29      	ldr	r2, [pc, #164]	; (800217c <main+0xc8>)
 80020d8:	601a      	str	r2, [r3, #0]
  hDiscoUart.Init.BaudRate = 115200;
 80020da:	4b27      	ldr	r3, [pc, #156]	; (8002178 <main+0xc4>)
 80020dc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80020e0:	605a      	str	r2, [r3, #4]
  hDiscoUart.Init.WordLength = UART_WORDLENGTH_8B;
 80020e2:	4b25      	ldr	r3, [pc, #148]	; (8002178 <main+0xc4>)
 80020e4:	2200      	movs	r2, #0
 80020e6:	609a      	str	r2, [r3, #8]
  hDiscoUart.Init.StopBits = UART_STOPBITS_1;
 80020e8:	4b23      	ldr	r3, [pc, #140]	; (8002178 <main+0xc4>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	60da      	str	r2, [r3, #12]
  hDiscoUart.Init.Parity = UART_PARITY_NONE;
 80020ee:	4b22      	ldr	r3, [pc, #136]	; (8002178 <main+0xc4>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	611a      	str	r2, [r3, #16]
  hDiscoUart.Init.Mode = UART_MODE_TX_RX;
 80020f4:	4b20      	ldr	r3, [pc, #128]	; (8002178 <main+0xc4>)
 80020f6:	220c      	movs	r2, #12
 80020f8:	615a      	str	r2, [r3, #20]
  hDiscoUart.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020fa:	4b1f      	ldr	r3, [pc, #124]	; (8002178 <main+0xc4>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	619a      	str	r2, [r3, #24]
  hDiscoUart.Init.OverSampling = UART_OVERSAMPLING_16;
 8002100:	4b1d      	ldr	r3, [pc, #116]	; (8002178 <main+0xc4>)
 8002102:	2200      	movs	r2, #0
 8002104:	61da      	str	r2, [r3, #28]
  hDiscoUart.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002106:	4b1c      	ldr	r3, [pc, #112]	; (8002178 <main+0xc4>)
 8002108:	2200      	movs	r2, #0
 800210a:	621a      	str	r2, [r3, #32]
  hDiscoUart.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800210c:	4b1a      	ldr	r3, [pc, #104]	; (8002178 <main+0xc4>)
 800210e:	2200      	movs	r2, #0
 8002110:	629a      	str	r2, [r3, #40]	; 0x28


  BSP_COM_Init(COM1, &hDiscoUart);
 8002112:	4919      	ldr	r1, [pc, #100]	; (8002178 <main+0xc4>)
 8002114:	2000      	movs	r0, #0
 8002116:	f000 fc05 	bl	8002924 <BSP_COM_Init>

  printf("\n****** WIFI Web Server demonstration ******\n\r");
 800211a:	4819      	ldr	r0, [pc, #100]	; (8002180 <main+0xcc>)
 800211c:	f007 fb54 	bl	80097c8 <iprintf>

#endif /* TERMINAL_USE */
//  wifi_connect();

	osThreadDef(taskSensors, StartTaskSensors, osPriorityNormal, 0, 512);
 8002120:	4b18      	ldr	r3, [pc, #96]	; (8002184 <main+0xd0>)
 8002122:	f107 041c 	add.w	r4, r7, #28
 8002126:	461d      	mov	r5, r3
 8002128:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800212a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800212c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002130:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	taskSensorsHandle = osThreadCreate(osThread(taskSensors), NULL);
 8002134:	f107 031c 	add.w	r3, r7, #28
 8002138:	2100      	movs	r1, #0
 800213a:	4618      	mov	r0, r3
 800213c:	f005 ff82 	bl	8008044 <osThreadCreate>
 8002140:	4603      	mov	r3, r0
 8002142:	4a11      	ldr	r2, [pc, #68]	; (8002188 <main+0xd4>)
 8002144:	6013      	str	r3, [r2, #0]

	osThreadDef(taskWifi, StartTaskWifi, osPriorityNormal, 0, 512);
 8002146:	4b11      	ldr	r3, [pc, #68]	; (800218c <main+0xd8>)
 8002148:	463c      	mov	r4, r7
 800214a:	461d      	mov	r5, r3
 800214c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800214e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002150:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002154:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	taskWifiHandle = osThreadCreate(osThread(taskWifi), NULL);
 8002158:	463b      	mov	r3, r7
 800215a:	2100      	movs	r1, #0
 800215c:	4618      	mov	r0, r3
 800215e:	f005 ff71 	bl	8008044 <osThreadCreate>
 8002162:	4603      	mov	r3, r0
 8002164:	4a0a      	ldr	r2, [pc, #40]	; (8002190 <main+0xdc>)
 8002166:	6013      	str	r3, [r2, #0]

	osKernelStart();
 8002168:	f005 ff65 	bl	8008036 <osKernelStart>
 800216c:	2300      	movs	r3, #0
//  wifi_server();
}
 800216e:	4618      	mov	r0, r3
 8002170:	3738      	adds	r7, #56	; 0x38
 8002172:	46bd      	mov	sp, r7
 8002174:	bdb0      	pop	{r4, r5, r7, pc}
 8002176:	bf00      	nop
 8002178:	20001e44 	.word	0x20001e44
 800217c:	40013800 	.word	0x40013800
 8002180:	0800ad78 	.word	0x0800ad78
 8002184:	0800adb4 	.word	0x0800adb4
 8002188:	200019ec 	.word	0x200019ec
 800218c:	0800addc 	.word	0x0800addc
 8002190:	200019e8 	.word	0x200019e8

08002194 <wifi_start>:
  * @retval None
  */


static int wifi_start(void)
{
 8002194:	b5b0      	push	{r4, r5, r7, lr}
 8002196:	b086      	sub	sp, #24
 8002198:	af04      	add	r7, sp, #16
  uint8_t  MAC_Addr[6];

 /*Initialize and use WIFI module */
  if(WIFI_Init() ==  WIFI_STATUS_OK)
 800219a:	f000 fedb 	bl	8002f54 <WIFI_Init>
 800219e:	4603      	mov	r3, r0
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d124      	bne.n	80021ee <wifi_start+0x5a>
  {
    printf("eS-WiFi Initialized.\n\r");
 80021a4:	4815      	ldr	r0, [pc, #84]	; (80021fc <wifi_start+0x68>)
 80021a6:	f007 fb0f 	bl	80097c8 <iprintf>
    if(WIFI_GetMAC_Address(MAC_Addr, sizeof(MAC_Addr)) == WIFI_STATUS_OK)
 80021aa:	463b      	mov	r3, r7
 80021ac:	2106      	movs	r1, #6
 80021ae:	4618      	mov	r0, r3
 80021b0:	f000 ff1e 	bl	8002ff0 <WIFI_GetMAC_Address>
 80021b4:	4603      	mov	r3, r0
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d113      	bne.n	80021e2 <wifi_start+0x4e>
    {
      LOG(("eS-WiFi module MAC Address : %02X:%02X:%02X:%02X:%02X:%02X\n\r",
 80021ba:	783b      	ldrb	r3, [r7, #0]
 80021bc:	4618      	mov	r0, r3
 80021be:	787b      	ldrb	r3, [r7, #1]
 80021c0:	461c      	mov	r4, r3
 80021c2:	78bb      	ldrb	r3, [r7, #2]
 80021c4:	461d      	mov	r5, r3
 80021c6:	78fb      	ldrb	r3, [r7, #3]
 80021c8:	793a      	ldrb	r2, [r7, #4]
 80021ca:	7979      	ldrb	r1, [r7, #5]
 80021cc:	9102      	str	r1, [sp, #8]
 80021ce:	9201      	str	r2, [sp, #4]
 80021d0:	9300      	str	r3, [sp, #0]
 80021d2:	462b      	mov	r3, r5
 80021d4:	4622      	mov	r2, r4
 80021d6:	4601      	mov	r1, r0
 80021d8:	4809      	ldr	r0, [pc, #36]	; (8002200 <wifi_start+0x6c>)
 80021da:	f007 faf5 	bl	80097c8 <iprintf>
  }
  else
  {
    return -1;
  }
  return 0;
 80021de:	2300      	movs	r3, #0
 80021e0:	e007      	b.n	80021f2 <wifi_start+0x5e>
      LOG(("> ERROR : CANNOT get MAC address\n\r"));
 80021e2:	4808      	ldr	r0, [pc, #32]	; (8002204 <wifi_start+0x70>)
 80021e4:	f007 faf0 	bl	80097c8 <iprintf>
      return -1;
 80021e8:	f04f 33ff 	mov.w	r3, #4294967295
 80021ec:	e001      	b.n	80021f2 <wifi_start+0x5e>
    return -1;
 80021ee:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	3708      	adds	r7, #8
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bdb0      	pop	{r4, r5, r7, pc}
 80021fa:	bf00      	nop
 80021fc:	0800adf8 	.word	0x0800adf8
 8002200:	0800ae10 	.word	0x0800ae10
 8002204:	0800ae50 	.word	0x0800ae50

08002208 <wifi_connect>:



int wifi_connect(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b084      	sub	sp, #16
 800220c:	af02      	add	r7, sp, #8
  wifi_start();
 800220e:	f7ff ffc1 	bl	8002194 <wifi_start>

  memset(&user_config, 0, sizeof(user_config));
 8002212:	22d8      	movs	r2, #216	; 0xd8
 8002214:	2100      	movs	r1, #0
 8002216:	482c      	ldr	r0, [pc, #176]	; (80022c8 <wifi_connect+0xc0>)
 8002218:	f007 fc54 	bl	8009ac4 <memset>

//  Set wifi config
  printf("Configuring SSID and password.\n\r");
 800221c:	482b      	ldr	r0, [pc, #172]	; (80022cc <wifi_connect+0xc4>)
 800221e:	f007 fad3 	bl	80097c8 <iprintf>
  strcpy(user_config.wifi_config.ssid, "Philippe");
 8002222:	4b2b      	ldr	r3, [pc, #172]	; (80022d0 <wifi_connect+0xc8>)
 8002224:	4a2b      	ldr	r2, [pc, #172]	; (80022d4 <wifi_connect+0xcc>)
 8002226:	ca07      	ldmia	r2, {r0, r1, r2}
 8002228:	c303      	stmia	r3!, {r0, r1}
 800222a:	701a      	strb	r2, [r3, #0]
  char c = '3';
 800222c:	2333      	movs	r3, #51	; 0x33
 800222e:	71fb      	strb	r3, [r7, #7]
  user_config.wifi_config.security = c - '0';
 8002230:	79fb      	ldrb	r3, [r7, #7]
 8002232:	3b30      	subs	r3, #48	; 0x30
 8002234:	b2da      	uxtb	r2, r3
 8002236:	4b24      	ldr	r3, [pc, #144]	; (80022c8 <wifi_connect+0xc0>)
 8002238:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
  strcpy(user_config.wifi_config.password, "hahahaha");
 800223c:	4b26      	ldr	r3, [pc, #152]	; (80022d8 <wifi_connect+0xd0>)
 800223e:	4a27      	ldr	r2, [pc, #156]	; (80022dc <wifi_connect+0xd4>)
 8002240:	ca07      	ldmia	r2, {r0, r1, r2}
 8002242:	c303      	stmia	r3!, {r0, r1}
 8002244:	701a      	strb	r2, [r3, #0]
  user_config.wifi_config_magic = USER_CONF_MAGIC;
 8002246:	4920      	ldr	r1, [pc, #128]	; (80022c8 <wifi_connect+0xc0>)
 8002248:	a31d      	add	r3, pc, #116	; (adr r3, 80022c0 <wifi_connect+0xb8>)
 800224a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800224e:	e9c1 2300 	strd	r2, r3, [r1]
// Try to connect to wifi
  printf("Connecting to %s\n\r", user_config.wifi_config.ssid);
 8002252:	491f      	ldr	r1, [pc, #124]	; (80022d0 <wifi_connect+0xc8>)
 8002254:	4822      	ldr	r0, [pc, #136]	; (80022e0 <wifi_connect+0xd8>)
 8002256:	f007 fab7 	bl	80097c8 <iprintf>
  WIFI_Ecn_t security =  WIFI_ECN_WPA2_PSK;
 800225a:	2303      	movs	r3, #3
 800225c:	71bb      	strb	r3, [r7, #6]

  if (WIFI_Connect(user_config.wifi_config.ssid, user_config.wifi_config.password, security) == WIFI_STATUS_OK)
 800225e:	79bb      	ldrb	r3, [r7, #6]
 8002260:	461a      	mov	r2, r3
 8002262:	491d      	ldr	r1, [pc, #116]	; (80022d8 <wifi_connect+0xd0>)
 8002264:	481a      	ldr	r0, [pc, #104]	; (80022d0 <wifi_connect+0xc8>)
 8002266:	f000 fea1 	bl	8002fac <WIFI_Connect>
 800226a:	4603      	mov	r3, r0
 800226c:	2b00      	cmp	r3, #0
 800226e:	d11e      	bne.n	80022ae <wifi_connect+0xa6>
  {
    if(WIFI_GetIP_Address(IP_Addr, sizeof(IP_Addr)) == WIFI_STATUS_OK)
 8002270:	2104      	movs	r1, #4
 8002272:	481c      	ldr	r0, [pc, #112]	; (80022e4 <wifi_connect+0xdc>)
 8002274:	f000 fedc 	bl	8003030 <WIFI_GetIP_Address>
 8002278:	4603      	mov	r3, r0
 800227a:	2b00      	cmp	r3, #0
 800227c:	d111      	bne.n	80022a2 <wifi_connect+0x9a>
    {
      LOG(("eS-WiFi module connected: got IP Address : %d.%d.%d.%d\n\r",
 800227e:	4b19      	ldr	r3, [pc, #100]	; (80022e4 <wifi_connect+0xdc>)
 8002280:	781b      	ldrb	r3, [r3, #0]
 8002282:	4619      	mov	r1, r3
 8002284:	4b17      	ldr	r3, [pc, #92]	; (80022e4 <wifi_connect+0xdc>)
 8002286:	785b      	ldrb	r3, [r3, #1]
 8002288:	461a      	mov	r2, r3
 800228a:	4b16      	ldr	r3, [pc, #88]	; (80022e4 <wifi_connect+0xdc>)
 800228c:	789b      	ldrb	r3, [r3, #2]
 800228e:	4618      	mov	r0, r3
 8002290:	4b14      	ldr	r3, [pc, #80]	; (80022e4 <wifi_connect+0xdc>)
 8002292:	78db      	ldrb	r3, [r3, #3]
 8002294:	9300      	str	r3, [sp, #0]
 8002296:	4603      	mov	r3, r0
 8002298:	4813      	ldr	r0, [pc, #76]	; (80022e8 <wifi_connect+0xe0>)
 800229a:	f007 fa95 	bl	80097c8 <iprintf>
  else
  {
     LOG(("ERROR : es-wifi module NOT connected\n\r"));
     return -1;
  }
  return 0;
 800229e:	2300      	movs	r3, #0
 80022a0:	e00a      	b.n	80022b8 <wifi_connect+0xb0>
      LOG((" ERROR : es-wifi module CANNOT get IP address\n\r"));
 80022a2:	4812      	ldr	r0, [pc, #72]	; (80022ec <wifi_connect+0xe4>)
 80022a4:	f007 fa90 	bl	80097c8 <iprintf>
      return -1;
 80022a8:	f04f 33ff 	mov.w	r3, #4294967295
 80022ac:	e004      	b.n	80022b8 <wifi_connect+0xb0>
     LOG(("ERROR : es-wifi module NOT connected\n\r"));
 80022ae:	4810      	ldr	r0, [pc, #64]	; (80022f0 <wifi_connect+0xe8>)
 80022b0:	f007 fa8a 	bl	80097c8 <iprintf>
     return -1;
 80022b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	3708      	adds	r7, #8
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	89abcdef 	.word	0x89abcdef
 80022c4:	01234567 	.word	0x01234567
 80022c8:	20000580 	.word	0x20000580
 80022cc:	0800ae74 	.word	0x0800ae74
 80022d0:	20000588 	.word	0x20000588
 80022d4:	0800ae98 	.word	0x0800ae98
 80022d8:	200005ec 	.word	0x200005ec
 80022dc:	0800aea4 	.word	0x0800aea4
 80022e0:	0800aeb0 	.word	0x0800aeb0
 80022e4:	200019e0 	.word	0x200019e0
 80022e8:	0800aec4 	.word	0x0800aec4
 80022ec:	0800af00 	.word	0x0800af00
 80022f0:	0800af30 	.word	0x0800af30

080022f4 <wifi_server>:

int wifi_server(void)
{
 80022f4:	b590      	push	{r4, r7, lr}
 80022f6:	b087      	sub	sp, #28
 80022f8:	af02      	add	r7, sp, #8
  bool StopServer = false;
 80022fa:	2300      	movs	r3, #0
 80022fc:	73fb      	strb	r3, [r7, #15]

  LOG(("\nRunning HTML Server test\n\r"));
 80022fe:	4841      	ldr	r0, [pc, #260]	; (8002404 <wifi_server+0x110>)
 8002300:	f007 fa62 	bl	80097c8 <iprintf>
  if (wifi_connect()!=0) return -1;
 8002304:	f7ff ff80 	bl	8002208 <wifi_connect>
 8002308:	4603      	mov	r3, r0
 800230a:	2b00      	cmp	r3, #0
 800230c:	d002      	beq.n	8002314 <wifi_server+0x20>
 800230e:	f04f 33ff 	mov.w	r3, #4294967295
 8002312:	e073      	b.n	80023fc <wifi_server+0x108>


  if (WIFI_STATUS_OK!=WIFI_StartServer(SOCKET, WIFI_TCP_PROTOCOL, 1, "", PORT))
 8002314:	2350      	movs	r3, #80	; 0x50
 8002316:	9300      	str	r3, [sp, #0]
 8002318:	4b3b      	ldr	r3, [pc, #236]	; (8002408 <wifi_server+0x114>)
 800231a:	2201      	movs	r2, #1
 800231c:	2100      	movs	r1, #0
 800231e:	2000      	movs	r0, #0
 8002320:	f000 feaa 	bl	8003078 <WIFI_StartServer>
 8002324:	4603      	mov	r3, r0
 8002326:	2b00      	cmp	r3, #0
 8002328:	d002      	beq.n	8002330 <wifi_server+0x3c>
  {
    LOG(("ERROR: Cannot start server.\n"));
 800232a:	4838      	ldr	r0, [pc, #224]	; (800240c <wifi_server+0x118>)
 800232c:	f007 faba 	bl	80098a4 <puts>
  }

  LOG(("Server is running and waiting for an HTTP  Client connection to %d.%d.%d.%d\n\r",IP_Addr[0],IP_Addr[1],IP_Addr[2],IP_Addr[3]));
 8002330:	4b37      	ldr	r3, [pc, #220]	; (8002410 <wifi_server+0x11c>)
 8002332:	781b      	ldrb	r3, [r3, #0]
 8002334:	4619      	mov	r1, r3
 8002336:	4b36      	ldr	r3, [pc, #216]	; (8002410 <wifi_server+0x11c>)
 8002338:	785b      	ldrb	r3, [r3, #1]
 800233a:	461a      	mov	r2, r3
 800233c:	4b34      	ldr	r3, [pc, #208]	; (8002410 <wifi_server+0x11c>)
 800233e:	789b      	ldrb	r3, [r3, #2]
 8002340:	4618      	mov	r0, r3
 8002342:	4b33      	ldr	r3, [pc, #204]	; (8002410 <wifi_server+0x11c>)
 8002344:	78db      	ldrb	r3, [r3, #3]
 8002346:	9300      	str	r3, [sp, #0]
 8002348:	4603      	mov	r3, r0
 800234a:	4832      	ldr	r0, [pc, #200]	; (8002414 <wifi_server+0x120>)
 800234c:	f007 fa3c 	bl	80097c8 <iprintf>
  {
//	osDelay(100);
    uint8_t RemoteIP[4];
    uint16_t RemotePort;

    LOG(("Waiting connection to http://%d.%d.%d.%d\n\r",IP_Addr[0],IP_Addr[1],IP_Addr[2],IP_Addr[3]));
 8002350:	4b2f      	ldr	r3, [pc, #188]	; (8002410 <wifi_server+0x11c>)
 8002352:	781b      	ldrb	r3, [r3, #0]
 8002354:	4619      	mov	r1, r3
 8002356:	4b2e      	ldr	r3, [pc, #184]	; (8002410 <wifi_server+0x11c>)
 8002358:	785b      	ldrb	r3, [r3, #1]
 800235a:	461a      	mov	r2, r3
 800235c:	4b2c      	ldr	r3, [pc, #176]	; (8002410 <wifi_server+0x11c>)
 800235e:	789b      	ldrb	r3, [r3, #2]
 8002360:	4618      	mov	r0, r3
 8002362:	4b2b      	ldr	r3, [pc, #172]	; (8002410 <wifi_server+0x11c>)
 8002364:	78db      	ldrb	r3, [r3, #3]
 8002366:	9300      	str	r3, [sp, #0]
 8002368:	4603      	mov	r3, r0
 800236a:	482b      	ldr	r0, [pc, #172]	; (8002418 <wifi_server+0x124>)
 800236c:	f007 fa2c 	bl	80097c8 <iprintf>
    while (WIFI_STATUS_OK != WIFI_WaitServerConnection(SOCKET, 1000, RemoteIP, sizeof(RemoteIP), &RemotePort))
 8002370:	e005      	b.n	800237e <wifi_server+0x8a>
    {
    	osDelay(100);
 8002372:	2064      	movs	r0, #100	; 0x64
 8002374:	f005 feb2 	bl	80080dc <osDelay>
        LOG(("."));
 8002378:	202e      	movs	r0, #46	; 0x2e
 800237a:	f007 fa37 	bl	80097ec <putchar>
    while (WIFI_STATUS_OK != WIFI_WaitServerConnection(SOCKET, 1000, RemoteIP, sizeof(RemoteIP), &RemotePort))
 800237e:	f107 0208 	add.w	r2, r7, #8
 8002382:	1dbb      	adds	r3, r7, #6
 8002384:	9300      	str	r3, [sp, #0]
 8002386:	2304      	movs	r3, #4
 8002388:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800238c:	2000      	movs	r0, #0
 800238e:	f000 fea3 	bl	80030d8 <WIFI_WaitServerConnection>
 8002392:	4603      	mov	r3, r0
 8002394:	2b00      	cmp	r3, #0
 8002396:	d1ec      	bne.n	8002372 <wifi_server+0x7e>
    }

    LOG(("\nClient connected %d.%d.%d.%d:%d\n\r",RemoteIP[0],RemoteIP[1],RemoteIP[2],RemoteIP[3],RemotePort));
 8002398:	7a3b      	ldrb	r3, [r7, #8]
 800239a:	4619      	mov	r1, r3
 800239c:	7a7b      	ldrb	r3, [r7, #9]
 800239e:	4618      	mov	r0, r3
 80023a0:	7abb      	ldrb	r3, [r7, #10]
 80023a2:	461c      	mov	r4, r3
 80023a4:	7afb      	ldrb	r3, [r7, #11]
 80023a6:	88fa      	ldrh	r2, [r7, #6]
 80023a8:	9201      	str	r2, [sp, #4]
 80023aa:	9300      	str	r3, [sp, #0]
 80023ac:	4623      	mov	r3, r4
 80023ae:	4602      	mov	r2, r0
 80023b0:	481a      	ldr	r0, [pc, #104]	; (800241c <wifi_server+0x128>)
 80023b2:	f007 fa09 	bl	80097c8 <iprintf>

    StopServer = WebServerProcess();
 80023b6:	f000 f839 	bl	800242c <WebServerProcess>
 80023ba:	4603      	mov	r3, r0
 80023bc:	73fb      	strb	r3, [r7, #15]

    if (WIFI_CloseServerConnection(SOCKET) != WIFI_STATUS_OK)
 80023be:	2000      	movs	r0, #0
 80023c0:	f000 fed2 	bl	8003168 <WIFI_CloseServerConnection>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d005      	beq.n	80023d6 <wifi_server+0xe2>
    {
      LOG(("ERROR: failed to close current Server connection\n\r"));
 80023ca:	4815      	ldr	r0, [pc, #84]	; (8002420 <wifi_server+0x12c>)
 80023cc:	f007 f9fc 	bl	80097c8 <iprintf>
      return -1;
 80023d0:	f04f 33ff 	mov.w	r3, #4294967295
 80023d4:	e012      	b.n	80023fc <wifi_server+0x108>
    }
  }
  while(StopServer == false);
 80023d6:	7bfb      	ldrb	r3, [r7, #15]
 80023d8:	f083 0301 	eor.w	r3, r3, #1
 80023dc:	b2db      	uxtb	r3, r3
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d1b6      	bne.n	8002350 <wifi_server+0x5c>

  if (WIFI_STATUS_OK!=WIFI_StopServer(SOCKET))
 80023e2:	2000      	movs	r0, #0
 80023e4:	f000 fed8 	bl	8003198 <WIFI_StopServer>
 80023e8:	4603      	mov	r3, r0
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d002      	beq.n	80023f4 <wifi_server+0x100>
  {
    LOG(("ERROR: Cannot stop server.\n\r"));
 80023ee:	480d      	ldr	r0, [pc, #52]	; (8002424 <wifi_server+0x130>)
 80023f0:	f007 f9ea 	bl	80097c8 <iprintf>
  }

  LOG(("Server is stop\n"));
 80023f4:	480c      	ldr	r0, [pc, #48]	; (8002428 <wifi_server+0x134>)
 80023f6:	f007 fa55 	bl	80098a4 <puts>
  return 0;
 80023fa:	2300      	movs	r3, #0
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	3714      	adds	r7, #20
 8002400:	46bd      	mov	sp, r7
 8002402:	bd90      	pop	{r4, r7, pc}
 8002404:	0800af58 	.word	0x0800af58
 8002408:	0800af74 	.word	0x0800af74
 800240c:	0800af78 	.word	0x0800af78
 8002410:	200019e0 	.word	0x200019e0
 8002414:	0800af94 	.word	0x0800af94
 8002418:	0800afe4 	.word	0x0800afe4
 800241c:	0800b010 	.word	0x0800b010
 8002420:	0800b034 	.word	0x0800b034
 8002424:	0800b068 	.word	0x0800b068
 8002428:	0800b088 	.word	0x0800b088

0800242c <WebServerProcess>:


static bool WebServerProcess(void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b086      	sub	sp, #24
 8002430:	af02      	add	r7, sp, #8
  uint8_t temp;
  uint8_t pres;
  uint16_t  respLen;
  static   uint8_t resp[1024];
  bool    stopserver=false;
 8002432:	2300      	movs	r3, #0
 8002434:	73fb      	strb	r3, [r7, #15]

  if (WIFI_STATUS_OK == WIFI_ReceiveData(SOCKET, resp, 1000, &respLen, WIFI_READ_TIMEOUT))
 8002436:	f107 030c 	add.w	r3, r7, #12
 800243a:	f242 7210 	movw	r2, #10000	; 0x2710
 800243e:	9200      	str	r2, [sp, #0]
 8002440:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002444:	4954      	ldr	r1, [pc, #336]	; (8002598 <WebServerProcess+0x16c>)
 8002446:	2000      	movs	r0, #0
 8002448:	f000 fee0 	bl	800320c <WIFI_ReceiveData>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	f040 809a 	bne.w	8002588 <WebServerProcess+0x15c>
  {
   LOG(("get %d byte from server\n\r",respLen));
 8002454:	89bb      	ldrh	r3, [r7, #12]
 8002456:	4619      	mov	r1, r3
 8002458:	4850      	ldr	r0, [pc, #320]	; (800259c <WebServerProcess+0x170>)
 800245a:	f007 f9b5 	bl	80097c8 <iprintf>

   if( respLen > 0)
 800245e:	89bb      	ldrh	r3, [r7, #12]
 8002460:	2b00      	cmp	r3, #0
 8002462:	f000 8094 	beq.w	800258e <WebServerProcess+0x162>
   {
      if(strstr((char *)resp, "GET")) /* GET: put web page */
 8002466:	494e      	ldr	r1, [pc, #312]	; (80025a0 <WebServerProcess+0x174>)
 8002468:	484b      	ldr	r0, [pc, #300]	; (8002598 <WebServerProcess+0x16c>)
 800246a:	f007 fbc3 	bl	8009bf4 <strstr>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d01c      	beq.n	80024ae <WebServerProcess+0x82>
      {
        temp = (uint8_t) BSP_TSENSOR_ReadTemp();
 8002474:	f000 fc2e 	bl	8002cd4 <BSP_TSENSOR_ReadTemp>
 8002478:	eef0 7a40 	vmov.f32	s15, s0
 800247c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002480:	edc7 7a01 	vstr	s15, [r7, #4]
 8002484:	793b      	ldrb	r3, [r7, #4]
 8002486:	73bb      	strb	r3, [r7, #14]
//        pres = (uint8_t) BSP_PSENSOR_ReadPres();
        if(SendWebPage(LedState, temp) != WIFI_STATUS_OK)
 8002488:	4b46      	ldr	r3, [pc, #280]	; (80025a4 <WebServerProcess+0x178>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	b2db      	uxtb	r3, r3
 800248e:	7bba      	ldrb	r2, [r7, #14]
 8002490:	4611      	mov	r1, r2
 8002492:	4618      	mov	r0, r3
 8002494:	f000 f8a0 	bl	80025d8 <SendWebPage>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d003      	beq.n	80024a6 <WebServerProcess+0x7a>
        {
          LOG(("> ERROR : Cannot send web page\n\r"));
 800249e:	4842      	ldr	r0, [pc, #264]	; (80025a8 <WebServerProcess+0x17c>)
 80024a0:	f007 f992 	bl	80097c8 <iprintf>
 80024a4:	e073      	b.n	800258e <WebServerProcess+0x162>
        }
        else
        {
          LOG(("Send page after  GET command\n\r"));
 80024a6:	4841      	ldr	r0, [pc, #260]	; (80025ac <WebServerProcess+0x180>)
 80024a8:	f007 f98e 	bl	80097c8 <iprintf>
 80024ac:	e06f      	b.n	800258e <WebServerProcess+0x162>
        }
       }
       else if(strstr((char *)resp, "POST"))/* POST: received info */
 80024ae:	4940      	ldr	r1, [pc, #256]	; (80025b0 <WebServerProcess+0x184>)
 80024b0:	4839      	ldr	r0, [pc, #228]	; (8002598 <WebServerProcess+0x16c>)
 80024b2:	f007 fb9f 	bl	8009bf4 <strstr>
 80024b6:	4603      	mov	r3, r0
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d068      	beq.n	800258e <WebServerProcess+0x162>
       {
         LOG(("Post request\n\r"));
 80024bc:	483d      	ldr	r0, [pc, #244]	; (80025b4 <WebServerProcess+0x188>)
 80024be:	f007 f983 	bl	80097c8 <iprintf>

         if(strstr((char *)resp, "radio"))
 80024c2:	493d      	ldr	r1, [pc, #244]	; (80025b8 <WebServerProcess+0x18c>)
 80024c4:	4834      	ldr	r0, [pc, #208]	; (8002598 <WebServerProcess+0x16c>)
 80024c6:	f007 fb95 	bl	8009bf4 <strstr>
 80024ca:	4603      	mov	r3, r0
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d024      	beq.n	800251a <WebServerProcess+0xee>
         {
           if(strstr((char *)resp, "radio=0"))
 80024d0:	493a      	ldr	r1, [pc, #232]	; (80025bc <WebServerProcess+0x190>)
 80024d2:	4831      	ldr	r0, [pc, #196]	; (8002598 <WebServerProcess+0x16c>)
 80024d4:	f007 fb8e 	bl	8009bf4 <strstr>
 80024d8:	4603      	mov	r3, r0
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d006      	beq.n	80024ec <WebServerProcess+0xc0>
           {
             LedState = 0;
 80024de:	4b31      	ldr	r3, [pc, #196]	; (80025a4 <WebServerProcess+0x178>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	601a      	str	r2, [r3, #0]
             BSP_LED_Off(LED2);
 80024e4:	2000      	movs	r0, #0
 80024e6:	f000 f9b1 	bl	800284c <BSP_LED_Off>
 80024ea:	e00c      	b.n	8002506 <WebServerProcess+0xda>
           }
           else if(strstr((char *)resp, "radio=1"))
 80024ec:	4934      	ldr	r1, [pc, #208]	; (80025c0 <WebServerProcess+0x194>)
 80024ee:	482a      	ldr	r0, [pc, #168]	; (8002598 <WebServerProcess+0x16c>)
 80024f0:	f007 fb80 	bl	8009bf4 <strstr>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d005      	beq.n	8002506 <WebServerProcess+0xda>
           {
             LedState = 1;
 80024fa:	4b2a      	ldr	r3, [pc, #168]	; (80025a4 <WebServerProcess+0x178>)
 80024fc:	2201      	movs	r2, #1
 80024fe:	601a      	str	r2, [r3, #0]
             BSP_LED_On(LED2);
 8002500:	2000      	movs	r0, #0
 8002502:	f000 f98d 	bl	8002820 <BSP_LED_On>
           }
           temp = (int) BSP_TSENSOR_ReadTemp();
 8002506:	f000 fbe5 	bl	8002cd4 <BSP_TSENSOR_ReadTemp>
 800250a:	eef0 7a40 	vmov.f32	s15, s0
 800250e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002512:	edc7 7a01 	vstr	s15, [r7, #4]
 8002516:	793b      	ldrb	r3, [r7, #4]
 8002518:	73bb      	strb	r3, [r7, #14]
         }
         if(strstr((char *)resp, "stop_server"))
 800251a:	492a      	ldr	r1, [pc, #168]	; (80025c4 <WebServerProcess+0x198>)
 800251c:	481e      	ldr	r0, [pc, #120]	; (8002598 <WebServerProcess+0x16c>)
 800251e:	f007 fb69 	bl	8009bf4 <strstr>
 8002522:	4603      	mov	r3, r0
 8002524:	2b00      	cmp	r3, #0
 8002526:	d012      	beq.n	800254e <WebServerProcess+0x122>
         {
           if(strstr((char *)resp, "stop_server=0"))
 8002528:	4927      	ldr	r1, [pc, #156]	; (80025c8 <WebServerProcess+0x19c>)
 800252a:	481b      	ldr	r0, [pc, #108]	; (8002598 <WebServerProcess+0x16c>)
 800252c:	f007 fb62 	bl	8009bf4 <strstr>
 8002530:	4603      	mov	r3, r0
 8002532:	2b00      	cmp	r3, #0
 8002534:	d002      	beq.n	800253c <WebServerProcess+0x110>
           {
             stopserver = false;
 8002536:	2300      	movs	r3, #0
 8002538:	73fb      	strb	r3, [r7, #15]
 800253a:	e008      	b.n	800254e <WebServerProcess+0x122>
           }
           else if(strstr((char *)resp, "stop_server=1"))
 800253c:	4923      	ldr	r1, [pc, #140]	; (80025cc <WebServerProcess+0x1a0>)
 800253e:	4816      	ldr	r0, [pc, #88]	; (8002598 <WebServerProcess+0x16c>)
 8002540:	f007 fb58 	bl	8009bf4 <strstr>
 8002544:	4603      	mov	r3, r0
 8002546:	2b00      	cmp	r3, #0
 8002548:	d001      	beq.n	800254e <WebServerProcess+0x122>
           {
             stopserver = true;
 800254a:	2301      	movs	r3, #1
 800254c:	73fb      	strb	r3, [r7, #15]
           }
         }
         temp = (int) BSP_TSENSOR_ReadTemp();
 800254e:	f000 fbc1 	bl	8002cd4 <BSP_TSENSOR_ReadTemp>
 8002552:	eef0 7a40 	vmov.f32	s15, s0
 8002556:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800255a:	edc7 7a01 	vstr	s15, [r7, #4]
 800255e:	793b      	ldrb	r3, [r7, #4]
 8002560:	73bb      	strb	r3, [r7, #14]
         if(SendWebPage(LedState, temp) != WIFI_STATUS_OK)
 8002562:	4b10      	ldr	r3, [pc, #64]	; (80025a4 <WebServerProcess+0x178>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	b2db      	uxtb	r3, r3
 8002568:	7bba      	ldrb	r2, [r7, #14]
 800256a:	4611      	mov	r1, r2
 800256c:	4618      	mov	r0, r3
 800256e:	f000 f833 	bl	80025d8 <SendWebPage>
 8002572:	4603      	mov	r3, r0
 8002574:	2b00      	cmp	r3, #0
 8002576:	d003      	beq.n	8002580 <WebServerProcess+0x154>
         {
           LOG(("> ERROR : Cannot send web page\n\r"));
 8002578:	480b      	ldr	r0, [pc, #44]	; (80025a8 <WebServerProcess+0x17c>)
 800257a:	f007 f925 	bl	80097c8 <iprintf>
 800257e:	e006      	b.n	800258e <WebServerProcess+0x162>
         }
         else
         {
           LOG(("Send Page after POST command\n\r"));
 8002580:	4813      	ldr	r0, [pc, #76]	; (80025d0 <WebServerProcess+0x1a4>)
 8002582:	f007 f921 	bl	80097c8 <iprintf>
 8002586:	e002      	b.n	800258e <WebServerProcess+0x162>
       }
     }
  }
  else
  {
    LOG(("Client close connection\n\r"));
 8002588:	4812      	ldr	r0, [pc, #72]	; (80025d4 <WebServerProcess+0x1a8>)
 800258a:	f007 f91d 	bl	80097c8 <iprintf>
  }
  return stopserver;
 800258e:	7bfb      	ldrb	r3, [r7, #15]

 }
 8002590:	4618      	mov	r0, r3
 8002592:	3710      	adds	r7, #16
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}
 8002598:	200019f0 	.word	0x200019f0
 800259c:	0800b098 	.word	0x0800b098
 80025a0:	0800b0b4 	.word	0x0800b0b4
 80025a4:	200019e4 	.word	0x200019e4
 80025a8:	0800b0b8 	.word	0x0800b0b8
 80025ac:	0800b0dc 	.word	0x0800b0dc
 80025b0:	0800b0fc 	.word	0x0800b0fc
 80025b4:	0800b104 	.word	0x0800b104
 80025b8:	0800b114 	.word	0x0800b114
 80025bc:	0800b11c 	.word	0x0800b11c
 80025c0:	0800b124 	.word	0x0800b124
 80025c4:	0800b12c 	.word	0x0800b12c
 80025c8:	0800b138 	.word	0x0800b138
 80025cc:	0800b148 	.word	0x0800b148
 80025d0:	0800b158 	.word	0x0800b158
 80025d4:	0800b178 	.word	0x0800b178

080025d8 <SendWebPage>:
  * @brief  Send HTML page
  * @param  None
  * @retval None
  */
static WIFI_Status_t SendWebPage(uint8_t ledIsOn, uint8_t temp)
{
 80025d8:	b5b0      	push	{r4, r5, r7, lr}
 80025da:	b08a      	sub	sp, #40	; 0x28
 80025dc:	af02      	add	r7, sp, #8
 80025de:	4603      	mov	r3, r0
 80025e0:	460a      	mov	r2, r1
 80025e2:	71fb      	strb	r3, [r7, #7]
 80025e4:	4613      	mov	r3, r2
 80025e6:	71bb      	strb	r3, [r7, #6]
  /* construct web page content */
  strcpy((char *)http, (char *)"HTTP/1.0 200 OK\r\nContent-Type: text/html\r\nPragma: no-cache\r\n\r\n");
 80025e8:	4a29      	ldr	r2, [pc, #164]	; (8002690 <SendWebPage+0xb8>)
 80025ea:	4b2a      	ldr	r3, [pc, #168]	; (8002694 <SendWebPage+0xbc>)
 80025ec:	4614      	mov	r4, r2
 80025ee:	461d      	mov	r5, r3
 80025f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80025f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80025f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80025f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80025f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80025fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80025fc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002600:	c407      	stmia	r4!, {r0, r1, r2}
 8002602:	8023      	strh	r3, [r4, #0]
 8002604:	3402      	adds	r4, #2
 8002606:	0c1b      	lsrs	r3, r3, #16
 8002608:	7023      	strb	r3, [r4, #0]
  strcat((char *)http, inject(0, temp, 50));
 800260a:	79bb      	ldrb	r3, [r7, #6]
 800260c:	2232      	movs	r2, #50	; 0x32
 800260e:	4619      	mov	r1, r3
 8002610:	2000      	movs	r0, #0
 8002612:	f7ff fcc7 	bl	8001fa4 <inject>
 8002616:	4603      	mov	r3, r0
 8002618:	4619      	mov	r1, r3
 800261a:	481d      	ldr	r0, [pc, #116]	; (8002690 <SendWebPage+0xb8>)
 800261c:	f007 fa5a 	bl	8009ad4 <strcat>

  /* http is the buffer which contains the data to send. */
  /* httpDataLength is the length of the data to be sent. */
  WIFI_Status_t ret;
  uint32_t httpDataLength = strlen(http);
 8002620:	481b      	ldr	r0, [pc, #108]	; (8002690 <SendWebPage+0xb8>)
 8002622:	f7fd fded 	bl	8000200 <strlen>
 8002626:	61b8      	str	r0, [r7, #24]
  uint32_t dataLengthToSend;
  uint32_t dataLengthSent = 0;
 8002628:	2300      	movs	r3, #0
 800262a:	613b      	str	r3, [r7, #16]

  while( httpDataLength > 0 )
 800262c:	e025      	b.n	800267a <SendWebPage+0xa2>
  {
      if(httpDataLength > 500)
 800262e:	69bb      	ldr	r3, [r7, #24]
 8002630:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002634:	d903      	bls.n	800263e <SendWebPage+0x66>
      {
          dataLengthToSend = 500;
 8002636:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800263a:	617b      	str	r3, [r7, #20]
 800263c:	e001      	b.n	8002642 <SendWebPage+0x6a>
      }
      else
      {
          dataLengthToSend = httpDataLength;
 800263e:	69bb      	ldr	r3, [r7, #24]
 8002640:	617b      	str	r3, [r7, #20]
      }

      uint16_t curDataLengthSent;
      ret = WIFI_SendData(0, &http[dataLengthSent], dataLengthToSend, &curDataLengthSent, WIFI_WRITE_TIMEOUT );
 8002642:	693b      	ldr	r3, [r7, #16]
 8002644:	4a12      	ldr	r2, [pc, #72]	; (8002690 <SendWebPage+0xb8>)
 8002646:	1899      	adds	r1, r3, r2
 8002648:	697b      	ldr	r3, [r7, #20]
 800264a:	b29a      	uxth	r2, r3
 800264c:	f107 030e 	add.w	r3, r7, #14
 8002650:	f242 7010 	movw	r0, #10000	; 0x2710
 8002654:	9000      	str	r0, [sp, #0]
 8002656:	2000      	movs	r0, #0
 8002658:	f000 fdb6 	bl	80031c8 <WIFI_SendData>
 800265c:	4603      	mov	r3, r0
 800265e:	77fb      	strb	r3, [r7, #31]

      if( ret != WIFI_STATUS_OK)
 8002660:	7ffb      	ldrb	r3, [r7, #31]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d10d      	bne.n	8002682 <SendWebPage+0xaa>
          break;
      }
      else
      {
          /* Update what is left to send based on the length of the data actually sent. */
    	  dataLengthSent += curDataLengthSent;
 8002666:	89fb      	ldrh	r3, [r7, #14]
 8002668:	461a      	mov	r2, r3
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	4413      	add	r3, r2
 800266e:	613b      	str	r3, [r7, #16]
          httpDataLength -= curDataLengthSent;
 8002670:	89fb      	ldrh	r3, [r7, #14]
 8002672:	461a      	mov	r2, r3
 8002674:	69bb      	ldr	r3, [r7, #24]
 8002676:	1a9b      	subs	r3, r3, r2
 8002678:	61bb      	str	r3, [r7, #24]
  while( httpDataLength > 0 )
 800267a:	69bb      	ldr	r3, [r7, #24]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d1d6      	bne.n	800262e <SendWebPage+0x56>
 8002680:	e000      	b.n	8002684 <SendWebPage+0xac>
          break;
 8002682:	bf00      	nop
//  if((ret == WIFI_STATUS_OK) && (SentDataLength != strlen((char *)http)))
//  {
//    ret = WIFI_STATUS_ERROR;
//  }

  return ret;
 8002684:	7ffb      	ldrb	r3, [r7, #31]
}
 8002686:	4618      	mov	r0, r3
 8002688:	3720      	adds	r7, #32
 800268a:	46bd      	mov	sp, r7
 800268c:	bdb0      	pop	{r4, r5, r7, pc}
 800268e:	bf00      	nop
 8002690:	20000658 	.word	0x20000658
 8002694:	0800b194 	.word	0x0800b194

08002698 <SystemClock_Config>:
  *            Flash Latency(WS)              = 4
  * @param  None
  * @retval None
  */
static void SystemClock_Config(void)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b096      	sub	sp, #88	; 0x58
 800269c:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;

  /* MSI is enabled after System reset, activate PLL with MSI as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800269e:	2310      	movs	r3, #16
 80026a0:	603b      	str	r3, [r7, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80026a2:	2301      	movs	r3, #1
 80026a4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80026a6:	2360      	movs	r3, #96	; 0x60
 80026a8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80026aa:	2300      	movs	r3, #0
 80026ac:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80026ae:	2302      	movs	r3, #2
 80026b0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80026b2:	2301      	movs	r3, #1
 80026b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80026b6:	2301      	movs	r3, #1
 80026b8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLN = 40;
 80026ba:	2328      	movs	r3, #40	; 0x28
 80026bc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLR = 2;
 80026be:	2302      	movs	r3, #2
 80026c0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = 7;
 80026c2:	2307      	movs	r3, #7
 80026c4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80026c6:	2304      	movs	r3, #4
 80026c8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80026ca:	463b      	mov	r3, r7
 80026cc:	4618      	mov	r0, r3
 80026ce:	f002 f801 	bl	80046d4 <HAL_RCC_OscConfig>
 80026d2:	4603      	mov	r3, r0
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d000      	beq.n	80026da <SystemClock_Config+0x42>
  {
    /* Initialization Error */
    while(1);
 80026d8:	e7fe      	b.n	80026d8 <SystemClock_Config+0x40>
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 80026da:	230f      	movs	r3, #15
 80026dc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80026de:	2303      	movs	r3, #3
 80026e0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80026e2:	2300      	movs	r3, #0
 80026e4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80026e6:	2300      	movs	r3, #0
 80026e8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80026ea:	2300      	movs	r3, #0
 80026ec:	657b      	str	r3, [r7, #84]	; 0x54
  if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80026ee:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80026f2:	2104      	movs	r1, #4
 80026f4:	4618      	mov	r0, r3
 80026f6:	f002 fc07 	bl	8004f08 <HAL_RCC_ClockConfig>
 80026fa:	4603      	mov	r3, r0
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d000      	beq.n	8002702 <SystemClock_Config+0x6a>
  {
    /* Initialization Error */
    while(1);
 8002700:	e7fe      	b.n	8002700 <SystemClock_Config+0x68>
  }
}
 8002702:	bf00      	nop
 8002704:	3758      	adds	r7, #88	; 0x58
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}
	...

0800270c <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b082      	sub	sp, #8
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&hDiscoUart, (uint8_t *)&ch, 1, 0xFFFF);
 8002714:	1d39      	adds	r1, r7, #4
 8002716:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800271a:	2201      	movs	r2, #1
 800271c:	4803      	ldr	r0, [pc, #12]	; (800272c <__io_putchar+0x20>)
 800271e:	f004 fe04 	bl	800732a <HAL_UART_Transmit>

  return ch;
 8002722:	687b      	ldr	r3, [r7, #4]
}
 8002724:	4618      	mov	r0, r3
 8002726:	3708      	adds	r7, #8
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}
 800272c:	20001e44 	.word	0x20001e44

08002730 <__io_getchar>:
  * @brief  Retargets the C library scanf function to the USART.
  * @param  None
  * @retval None
  */
GETCHAR_PROTOTYPE
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b082      	sub	sp, #8
 8002734:	af00      	add	r7, sp, #0
  /* Place your implementation of fgetc here */
  /* e.g. read a character on USART and loop until the end of read */
  uint8_t ch = 0;
 8002736:	2300      	movs	r3, #0
 8002738:	71fb      	strb	r3, [r7, #7]
  while (HAL_OK != HAL_UART_Receive(&hDiscoUart, (uint8_t *)&ch, 1, 30000))
 800273a:	bf00      	nop
 800273c:	1df9      	adds	r1, r7, #7
 800273e:	f247 5330 	movw	r3, #30000	; 0x7530
 8002742:	2201      	movs	r2, #1
 8002744:	4805      	ldr	r0, [pc, #20]	; (800275c <__io_getchar+0x2c>)
 8002746:	f004 fe7f 	bl	8007448 <HAL_UART_Receive>
 800274a:	4603      	mov	r3, r0
 800274c:	2b00      	cmp	r3, #0
 800274e:	d1f5      	bne.n	800273c <__io_getchar+0xc>
  {
    ;
  }
  return ch;
 8002750:	79fb      	ldrb	r3, [r7, #7]
}
 8002752:	4618      	mov	r0, r3
 8002754:	3708      	adds	r7, #8
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	20001e44 	.word	0x20001e44

08002760 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b082      	sub	sp, #8
 8002764:	af00      	add	r7, sp, #0
 8002766:	4603      	mov	r3, r0
 8002768:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 800276a:	88fb      	ldrh	r3, [r7, #6]
 800276c:	2b02      	cmp	r3, #2
 800276e:	d005      	beq.n	800277c <HAL_GPIO_EXTI_Callback+0x1c>
 8002770:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002774:	d105      	bne.n	8002782 <HAL_GPIO_EXTI_Callback+0x22>
  {
    case (USER_BUTTON_PIN):
    {
      Button_ISR();
 8002776:	f000 f813 	bl	80027a0 <Button_ISR>
      break;
 800277a:	e003      	b.n	8002784 <HAL_GPIO_EXTI_Callback+0x24>
    }
    case (GPIO_PIN_1):
    {
      SPI_WIFI_ISR();
 800277c:	f7ff fbe8 	bl	8001f50 <SPI_WIFI_ISR>
      break;
 8002780:	e000      	b.n	8002784 <HAL_GPIO_EXTI_Callback+0x24>
    }
    default:
    {
      break;
 8002782:	bf00      	nop
    }
  }
}
 8002784:	bf00      	nop
 8002786:	3708      	adds	r7, #8
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}

0800278c <SPI3_IRQHandler>:
  * @brief  SPI3 line detection callback.
  * @param  None
  * @retval None
  */
void SPI3_IRQHandler(void)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	af00      	add	r7, sp, #0
  HAL_SPI_IRQHandler(&hspi);
 8002790:	4802      	ldr	r0, [pc, #8]	; (800279c <SPI3_IRQHandler+0x10>)
 8002792:	f003 fef9 	bl	8006588 <HAL_SPI_IRQHandler>
}
 8002796:	bf00      	nop
 8002798:	bd80      	pop	{r7, pc}
 800279a:	bf00      	nop
 800279c:	200000b0 	.word	0x200000b0

080027a0 <Button_ISR>:

/**
  * @brief Update button ISR status
  */
static void Button_ISR(void)
{
 80027a0:	b480      	push	{r7}
 80027a2:	af00      	add	r7, sp, #0
  button_flag++;
 80027a4:	4b05      	ldr	r3, [pc, #20]	; (80027bc <Button_ISR+0x1c>)
 80027a6:	781b      	ldrb	r3, [r3, #0]
 80027a8:	b2db      	uxtb	r3, r3
 80027aa:	3301      	adds	r3, #1
 80027ac:	b2da      	uxtb	r2, r3
 80027ae:	4b03      	ldr	r3, [pc, #12]	; (80027bc <Button_ISR+0x1c>)
 80027b0:	701a      	strb	r2, [r3, #0]
}
 80027b2:	bf00      	nop
 80027b4:	46bd      	mov	sp, r7
 80027b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ba:	4770      	bx	lr
 80027bc:	20000578 	.word	0x20000578

080027c0 <BSP_LED_Init>:
  * @param  Led  LED to be initialized. 
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b088      	sub	sp, #32
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	4603      	mov	r3, r0
 80027c8:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;
  
  LEDx_GPIO_CLK_ENABLE(Led);
 80027ca:	79fb      	ldrb	r3, [r7, #7]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d10b      	bne.n	80027e8 <BSP_LED_Init+0x28>
 80027d0:	4b11      	ldr	r3, [pc, #68]	; (8002818 <BSP_LED_Init+0x58>)
 80027d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027d4:	4a10      	ldr	r2, [pc, #64]	; (8002818 <BSP_LED_Init+0x58>)
 80027d6:	f043 0302 	orr.w	r3, r3, #2
 80027da:	64d3      	str	r3, [r2, #76]	; 0x4c
 80027dc:	4b0e      	ldr	r3, [pc, #56]	; (8002818 <BSP_LED_Init+0x58>)
 80027de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027e0:	f003 0302 	and.w	r3, r3, #2
 80027e4:	60bb      	str	r3, [r7, #8]
 80027e6:	68bb      	ldr	r3, [r7, #8]
  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = GPIO_PIN[Led];
 80027e8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80027ec:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80027ee:	2301      	movs	r3, #1
 80027f0:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 80027f2:	2300      	movs	r3, #0
 80027f4:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80027f6:	2302      	movs	r3, #2
 80027f8:	61bb      	str	r3, [r7, #24]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &gpio_init_structure);
 80027fa:	79fb      	ldrb	r3, [r7, #7]
 80027fc:	4a07      	ldr	r2, [pc, #28]	; (800281c <BSP_LED_Init+0x5c>)
 80027fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002802:	f107 020c 	add.w	r2, r7, #12
 8002806:	4611      	mov	r1, r2
 8002808:	4618      	mov	r0, r3
 800280a:	f000 ff59 	bl	80036c0 <HAL_GPIO_Init>
}
 800280e:	bf00      	nop
 8002810:	3720      	adds	r7, #32
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	40021000 	.word	0x40021000
 800281c:	20000010 	.word	0x20000010

08002820 <BSP_LED_On>:
  * @param  Led  LED to be set on 
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b082      	sub	sp, #8
 8002824:	af00      	add	r7, sp, #0
 8002826:	4603      	mov	r3, r0
 8002828:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
 800282a:	79fb      	ldrb	r3, [r7, #7]
 800282c:	4a06      	ldr	r2, [pc, #24]	; (8002848 <BSP_LED_On+0x28>)
 800282e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002832:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002836:	b291      	uxth	r1, r2
 8002838:	2201      	movs	r2, #1
 800283a:	4618      	mov	r0, r3
 800283c:	f001 f8ea 	bl	8003a14 <HAL_GPIO_WritePin>
}
 8002840:	bf00      	nop
 8002842:	3708      	adds	r7, #8
 8002844:	46bd      	mov	sp, r7
 8002846:	bd80      	pop	{r7, pc}
 8002848:	20000010 	.word	0x20000010

0800284c <BSP_LED_Off>:
  * @param  Led  LED to be set off
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b082      	sub	sp, #8
 8002850:	af00      	add	r7, sp, #0
 8002852:	4603      	mov	r3, r0
 8002854:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 8002856:	79fb      	ldrb	r3, [r7, #7]
 8002858:	4a06      	ldr	r2, [pc, #24]	; (8002874 <BSP_LED_Off+0x28>)
 800285a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800285e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002862:	b291      	uxth	r1, r2
 8002864:	2200      	movs	r2, #0
 8002866:	4618      	mov	r0, r3
 8002868:	f001 f8d4 	bl	8003a14 <HAL_GPIO_WritePin>
}
 800286c:	bf00      	nop
 800286e:	3708      	adds	r7, #8
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}
 8002874:	20000010 	.word	0x20000010

08002878 <BSP_PB_Init>:
  *                      @arg  BUTTON_MODE_GPIO  Button will be used as simple IO
  *                      @arg  BUTTON_MODE_EXTI  Button will be connected to EXTI line 
  *                                              with interrupt generation capability  
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b088      	sub	sp, #32
 800287c:	af00      	add	r7, sp, #0
 800287e:	4603      	mov	r3, r0
 8002880:	460a      	mov	r2, r1
 8002882:	71fb      	strb	r3, [r7, #7]
 8002884:	4613      	mov	r3, r2
 8002886:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable the BUTTON clock */
  USER_BUTTON_GPIO_CLK_ENABLE();
 8002888:	4b24      	ldr	r3, [pc, #144]	; (800291c <BSP_PB_Init+0xa4>)
 800288a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800288c:	4a23      	ldr	r2, [pc, #140]	; (800291c <BSP_PB_Init+0xa4>)
 800288e:	f043 0304 	orr.w	r3, r3, #4
 8002892:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002894:	4b21      	ldr	r3, [pc, #132]	; (800291c <BSP_PB_Init+0xa4>)
 8002896:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002898:	f003 0304 	and.w	r3, r3, #4
 800289c:	60bb      	str	r3, [r7, #8]
 800289e:	68bb      	ldr	r3, [r7, #8]
  
  if(ButtonMode == BUTTON_MODE_GPIO)
 80028a0:	79bb      	ldrb	r3, [r7, #6]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d112      	bne.n	80028cc <BSP_PB_Init+0x54>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Pin = BUTTON_PIN[Button];
 80028a6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80028aa:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80028ac:	2300      	movs	r3, #0
 80028ae:	613b      	str	r3, [r7, #16]
    gpio_init_structure.Pull = GPIO_PULLUP;
 80028b0:	2301      	movs	r3, #1
 80028b2:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80028b4:	2302      	movs	r3, #2
 80028b6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80028b8:	79fb      	ldrb	r3, [r7, #7]
 80028ba:	4a19      	ldr	r2, [pc, #100]	; (8002920 <BSP_PB_Init+0xa8>)
 80028bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028c0:	f107 020c 	add.w	r2, r7, #12
 80028c4:	4611      	mov	r1, r2
 80028c6:	4618      	mov	r0, r3
 80028c8:	f000 fefa 	bl	80036c0 <HAL_GPIO_Init>
  }
  
  if(ButtonMode == BUTTON_MODE_EXTI)
 80028cc:	79bb      	ldrb	r3, [r7, #6]
 80028ce:	2b01      	cmp	r3, #1
 80028d0:	d11f      	bne.n	8002912 <BSP_PB_Init+0x9a>
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Pin = BUTTON_PIN[Button];
 80028d2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80028d6:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Pull = GPIO_PULLUP;
 80028d8:	2301      	movs	r3, #1
 80028da:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028dc:	2303      	movs	r3, #3
 80028de:	61bb      	str	r3, [r7, #24]
    
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 80028e0:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80028e4:	613b      	str	r3, [r7, #16]
    
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80028e6:	79fb      	ldrb	r3, [r7, #7]
 80028e8:	4a0d      	ldr	r2, [pc, #52]	; (8002920 <BSP_PB_Init+0xa8>)
 80028ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028ee:	f107 020c 	add.w	r2, r7, #12
 80028f2:	4611      	mov	r1, r2
 80028f4:	4618      	mov	r0, r3
 80028f6:	f000 fee3 	bl	80036c0 <HAL_GPIO_Init>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 80028fa:	2328      	movs	r3, #40	; 0x28
 80028fc:	b25b      	sxtb	r3, r3
 80028fe:	2200      	movs	r2, #0
 8002900:	210f      	movs	r1, #15
 8002902:	4618      	mov	r0, r3
 8002904:	f000 fe47 	bl	8003596 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 8002908:	2328      	movs	r3, #40	; 0x28
 800290a:	b25b      	sxtb	r3, r3
 800290c:	4618      	mov	r0, r3
 800290e:	f000 fe5e 	bl	80035ce <HAL_NVIC_EnableIRQ>
  }
}
 8002912:	bf00      	nop
 8002914:	3720      	adds	r7, #32
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}
 800291a:	bf00      	nop
 800291c:	40021000 	.word	0x40021000
 8002920:	20000014 	.word	0x20000014

08002924 <BSP_COM_Init>:
  *                @arg  COM1 
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains the
  *                configuration information for the specified USART peripheral.
  */
void BSP_COM_Init(COM_TypeDef COM, UART_HandleTypeDef *huart)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b08a      	sub	sp, #40	; 0x28
 8002928:	af00      	add	r7, sp, #0
 800292a:	4603      	mov	r3, r0
 800292c:	6039      	str	r1, [r7, #0]
 800292e:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef gpio_init_structure;

  /* Enable GPIO clock */
  DISCOVERY_COMx_TX_GPIO_CLK_ENABLE(COM);
 8002930:	79fb      	ldrb	r3, [r7, #7]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d10b      	bne.n	800294e <BSP_COM_Init+0x2a>
 8002936:	4b2d      	ldr	r3, [pc, #180]	; (80029ec <BSP_COM_Init+0xc8>)
 8002938:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800293a:	4a2c      	ldr	r2, [pc, #176]	; (80029ec <BSP_COM_Init+0xc8>)
 800293c:	f043 0302 	orr.w	r3, r3, #2
 8002940:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002942:	4b2a      	ldr	r3, [pc, #168]	; (80029ec <BSP_COM_Init+0xc8>)
 8002944:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002946:	f003 0302 	and.w	r3, r3, #2
 800294a:	613b      	str	r3, [r7, #16]
 800294c:	693b      	ldr	r3, [r7, #16]
  DISCOVERY_COMx_RX_GPIO_CLK_ENABLE(COM);
 800294e:	79fb      	ldrb	r3, [r7, #7]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d10b      	bne.n	800296c <BSP_COM_Init+0x48>
 8002954:	4b25      	ldr	r3, [pc, #148]	; (80029ec <BSP_COM_Init+0xc8>)
 8002956:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002958:	4a24      	ldr	r2, [pc, #144]	; (80029ec <BSP_COM_Init+0xc8>)
 800295a:	f043 0302 	orr.w	r3, r3, #2
 800295e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002960:	4b22      	ldr	r3, [pc, #136]	; (80029ec <BSP_COM_Init+0xc8>)
 8002962:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002964:	f003 0302 	and.w	r3, r3, #2
 8002968:	60fb      	str	r3, [r7, #12]
 800296a:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  DISCOVERY_COMx_CLK_ENABLE(COM);
 800296c:	79fb      	ldrb	r3, [r7, #7]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d10b      	bne.n	800298a <BSP_COM_Init+0x66>
 8002972:	4b1e      	ldr	r3, [pc, #120]	; (80029ec <BSP_COM_Init+0xc8>)
 8002974:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002976:	4a1d      	ldr	r2, [pc, #116]	; (80029ec <BSP_COM_Init+0xc8>)
 8002978:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800297c:	6613      	str	r3, [r2, #96]	; 0x60
 800297e:	4b1b      	ldr	r3, [pc, #108]	; (80029ec <BSP_COM_Init+0xc8>)
 8002980:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002982:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002986:	60bb      	str	r3, [r7, #8]
 8002988:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM_TX_PIN[COM];
 800298a:	2340      	movs	r3, #64	; 0x40
 800298c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800298e:	2302      	movs	r3, #2
 8002990:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8002992:	2302      	movs	r3, #2
 8002994:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8002996:	2300      	movs	r3, #0
 8002998:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM_TX_AF[COM];
 800299a:	2307      	movs	r3, #7
 800299c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(COM_TX_PORT[COM], &gpio_init_structure);
 800299e:	79fb      	ldrb	r3, [r7, #7]
 80029a0:	4a13      	ldr	r2, [pc, #76]	; (80029f0 <BSP_COM_Init+0xcc>)
 80029a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029a6:	f107 0214 	add.w	r2, r7, #20
 80029aa:	4611      	mov	r1, r2
 80029ac:	4618      	mov	r0, r3
 80029ae:	f000 fe87 	bl	80036c0 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM_RX_PIN[COM];
 80029b2:	2380      	movs	r3, #128	; 0x80
 80029b4:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80029b6:	2302      	movs	r3, #2
 80029b8:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM_RX_AF[COM];
 80029ba:	2307      	movs	r3, #7
 80029bc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(COM_RX_PORT[COM], &gpio_init_structure);
 80029be:	79fb      	ldrb	r3, [r7, #7]
 80029c0:	4a0c      	ldr	r2, [pc, #48]	; (80029f4 <BSP_COM_Init+0xd0>)
 80029c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029c6:	f107 0214 	add.w	r2, r7, #20
 80029ca:	4611      	mov	r1, r2
 80029cc:	4618      	mov	r0, r3
 80029ce:	f000 fe77 	bl	80036c0 <HAL_GPIO_Init>

  /* USART configuration */
  huart->Instance = COM_USART[COM];
 80029d2:	79fb      	ldrb	r3, [r7, #7]
 80029d4:	4a08      	ldr	r2, [pc, #32]	; (80029f8 <BSP_COM_Init+0xd4>)
 80029d6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	601a      	str	r2, [r3, #0]
  HAL_UART_Init(huart);
 80029de:	6838      	ldr	r0, [r7, #0]
 80029e0:	f004 fc49 	bl	8007276 <HAL_UART_Init>
}
 80029e4:	bf00      	nop
 80029e6:	3728      	adds	r7, #40	; 0x28
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bd80      	pop	{r7, pc}
 80029ec:	40021000 	.word	0x40021000
 80029f0:	2000001c 	.word	0x2000001c
 80029f4:	20000020 	.word	0x20000020
 80029f8:	20000018 	.word	0x20000018

080029fc <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b08a      	sub	sp, #40	; 0x28
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8002a04:	4b27      	ldr	r3, [pc, #156]	; (8002aa4 <I2Cx_MspInit+0xa8>)
 8002a06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a08:	4a26      	ldr	r2, [pc, #152]	; (8002aa4 <I2Cx_MspInit+0xa8>)
 8002a0a:	f043 0302 	orr.w	r3, r3, #2
 8002a0e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a10:	4b24      	ldr	r3, [pc, #144]	; (8002aa4 <I2Cx_MspInit+0xa8>)
 8002a12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a14:	f003 0302 	and.w	r3, r3, #2
 8002a18:	613b      	str	r3, [r7, #16]
 8002a1a:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8002a1c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002a20:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8002a22:	2312      	movs	r3, #18
 8002a24:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8002a26:	2301      	movs	r3, #1
 8002a28:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a2a:	2303      	movs	r3, #3
 8002a2c:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8002a2e:	2304      	movs	r3, #4
 8002a30:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002a32:	f107 0314 	add.w	r3, r7, #20
 8002a36:	4619      	mov	r1, r3
 8002a38:	481b      	ldr	r0, [pc, #108]	; (8002aa8 <I2Cx_MspInit+0xac>)
 8002a3a:	f000 fe41 	bl	80036c0 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002a3e:	f107 0314 	add.w	r3, r7, #20
 8002a42:	4619      	mov	r1, r3
 8002a44:	4818      	ldr	r0, [pc, #96]	; (8002aa8 <I2Cx_MspInit+0xac>)
 8002a46:	f000 fe3b 	bl	80036c0 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8002a4a:	4b16      	ldr	r3, [pc, #88]	; (8002aa4 <I2Cx_MspInit+0xa8>)
 8002a4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a4e:	4a15      	ldr	r2, [pc, #84]	; (8002aa4 <I2Cx_MspInit+0xa8>)
 8002a50:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002a54:	6593      	str	r3, [r2, #88]	; 0x58
 8002a56:	4b13      	ldr	r3, [pc, #76]	; (8002aa4 <I2Cx_MspInit+0xa8>)
 8002a58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a5e:	60fb      	str	r3, [r7, #12]
 8002a60:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8002a62:	4b10      	ldr	r3, [pc, #64]	; (8002aa4 <I2Cx_MspInit+0xa8>)
 8002a64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a66:	4a0f      	ldr	r2, [pc, #60]	; (8002aa4 <I2Cx_MspInit+0xa8>)
 8002a68:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002a6c:	6393      	str	r3, [r2, #56]	; 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8002a6e:	4b0d      	ldr	r3, [pc, #52]	; (8002aa4 <I2Cx_MspInit+0xa8>)
 8002a70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a72:	4a0c      	ldr	r2, [pc, #48]	; (8002aa4 <I2Cx_MspInit+0xa8>)
 8002a74:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002a78:	6393      	str	r3, [r2, #56]	; 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	210f      	movs	r1, #15
 8002a7e:	2021      	movs	r0, #33	; 0x21
 8002a80:	f000 fd89 	bl	8003596 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8002a84:	2021      	movs	r0, #33	; 0x21
 8002a86:	f000 fda2 	bl	80035ce <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	210f      	movs	r1, #15
 8002a8e:	2022      	movs	r0, #34	; 0x22
 8002a90:	f000 fd81 	bl	8003596 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8002a94:	2022      	movs	r0, #34	; 0x22
 8002a96:	f000 fd9a 	bl	80035ce <HAL_NVIC_EnableIRQ>
}
 8002a9a:	bf00      	nop
 8002a9c:	3728      	adds	r7, #40	; 0x28
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop
 8002aa4:	40021000 	.word	0x40021000
 8002aa8:	48000400 	.word	0x48000400

08002aac <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b082      	sub	sp, #8
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	4a12      	ldr	r2, [pc, #72]	; (8002b00 <I2Cx_Init+0x54>)
 8002ab8:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	4a11      	ldr	r2, [pc, #68]	; (8002b04 <I2Cx_Init+0x58>)
 8002abe:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2201      	movs	r2, #1
 8002aca:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2200      	movs	r2, #0
 8002ad0:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2200      	movs	r2, #0
 8002adc:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8002ae4:	6878      	ldr	r0, [r7, #4]
 8002ae6:	f7ff ff89 	bl	80029fc <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8002aea:	6878      	ldr	r0, [r7, #4]
 8002aec:	f000 ffc2 	bl	8003a74 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8002af0:	2100      	movs	r1, #0
 8002af2:	6878      	ldr	r0, [r7, #4]
 8002af4:	f001 fd82 	bl	80045fc <HAL_I2CEx_ConfigAnalogFilter>
}
 8002af8:	bf00      	nop
 8002afa:	3708      	adds	r7, #8
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}
 8002b00:	40005800 	.word	0x40005800
 8002b04:	00702681 	.word	0x00702681

08002b08 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b08a      	sub	sp, #40	; 0x28
 8002b0c:	af04      	add	r7, sp, #16
 8002b0e:	60f8      	str	r0, [r7, #12]
 8002b10:	4608      	mov	r0, r1
 8002b12:	4611      	mov	r1, r2
 8002b14:	461a      	mov	r2, r3
 8002b16:	4603      	mov	r3, r0
 8002b18:	72fb      	strb	r3, [r7, #11]
 8002b1a:	460b      	mov	r3, r1
 8002b1c:	813b      	strh	r3, [r7, #8]
 8002b1e:	4613      	mov	r3, r2
 8002b20:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002b22:	2300      	movs	r3, #0
 8002b24:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8002b26:	7afb      	ldrb	r3, [r7, #11]
 8002b28:	b299      	uxth	r1, r3
 8002b2a:	88f8      	ldrh	r0, [r7, #6]
 8002b2c:	893a      	ldrh	r2, [r7, #8]
 8002b2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b32:	9302      	str	r3, [sp, #8]
 8002b34:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002b36:	9301      	str	r3, [sp, #4]
 8002b38:	6a3b      	ldr	r3, [r7, #32]
 8002b3a:	9300      	str	r3, [sp, #0]
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	68f8      	ldr	r0, [r7, #12]
 8002b40:	f001 f98a 	bl	8003e58 <HAL_I2C_Mem_Read>
 8002b44:	4603      	mov	r3, r0
 8002b46:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8002b48:	7dfb      	ldrb	r3, [r7, #23]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d004      	beq.n	8002b58 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8002b4e:	7afb      	ldrb	r3, [r7, #11]
 8002b50:	4619      	mov	r1, r3
 8002b52:	68f8      	ldr	r0, [r7, #12]
 8002b54:	f000 f832 	bl	8002bbc <I2Cx_Error>
  }
  return status;
 8002b58:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	3718      	adds	r7, #24
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}

08002b62 <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8002b62:	b580      	push	{r7, lr}
 8002b64:	b08a      	sub	sp, #40	; 0x28
 8002b66:	af04      	add	r7, sp, #16
 8002b68:	60f8      	str	r0, [r7, #12]
 8002b6a:	4608      	mov	r0, r1
 8002b6c:	4611      	mov	r1, r2
 8002b6e:	461a      	mov	r2, r3
 8002b70:	4603      	mov	r3, r0
 8002b72:	72fb      	strb	r3, [r7, #11]
 8002b74:	460b      	mov	r3, r1
 8002b76:	813b      	strh	r3, [r7, #8]
 8002b78:	4613      	mov	r3, r2
 8002b7a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8002b80:	7afb      	ldrb	r3, [r7, #11]
 8002b82:	b299      	uxth	r1, r3
 8002b84:	88f8      	ldrh	r0, [r7, #6]
 8002b86:	893a      	ldrh	r2, [r7, #8]
 8002b88:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b8c:	9302      	str	r3, [sp, #8]
 8002b8e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002b90:	9301      	str	r3, [sp, #4]
 8002b92:	6a3b      	ldr	r3, [r7, #32]
 8002b94:	9300      	str	r3, [sp, #0]
 8002b96:	4603      	mov	r3, r0
 8002b98:	68f8      	ldr	r0, [r7, #12]
 8002b9a:	f001 f849 	bl	8003c30 <HAL_I2C_Mem_Write>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8002ba2:	7dfb      	ldrb	r3, [r7, #23]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d004      	beq.n	8002bb2 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8002ba8:	7afb      	ldrb	r3, [r7, #11]
 8002baa:	4619      	mov	r1, r3
 8002bac:	68f8      	ldr	r0, [r7, #12]
 8002bae:	f000 f805 	bl	8002bbc <I2Cx_Error>
  }
  return status;
 8002bb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	3718      	adds	r7, #24
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}

08002bbc <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b082      	sub	sp, #8
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
 8002bc4:	460b      	mov	r3, r1
 8002bc6:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8002bc8:	6878      	ldr	r0, [r7, #4]
 8002bca:	f000 ffee 	bl	8003baa <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f7ff ff6c 	bl	8002aac <I2Cx_Init>
}
 8002bd4:	bf00      	nop
 8002bd6:	3708      	adds	r7, #8
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}

08002bdc <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8002be0:	4802      	ldr	r0, [pc, #8]	; (8002bec <SENSOR_IO_Init+0x10>)
 8002be2:	f7ff ff63 	bl	8002aac <I2Cx_Init>
}
 8002be6:	bf00      	nop
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	20001df0 	.word	0x20001df0

08002bf0 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b084      	sub	sp, #16
 8002bf4:	af02      	add	r7, sp, #8
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	71fb      	strb	r3, [r7, #7]
 8002bfa:	460b      	mov	r3, r1
 8002bfc:	71bb      	strb	r3, [r7, #6]
 8002bfe:	4613      	mov	r3, r2
 8002c00:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8002c02:	79bb      	ldrb	r3, [r7, #6]
 8002c04:	b29a      	uxth	r2, r3
 8002c06:	79f9      	ldrb	r1, [r7, #7]
 8002c08:	2301      	movs	r3, #1
 8002c0a:	9301      	str	r3, [sp, #4]
 8002c0c:	1d7b      	adds	r3, r7, #5
 8002c0e:	9300      	str	r3, [sp, #0]
 8002c10:	2301      	movs	r3, #1
 8002c12:	4803      	ldr	r0, [pc, #12]	; (8002c20 <SENSOR_IO_Write+0x30>)
 8002c14:	f7ff ffa5 	bl	8002b62 <I2Cx_WriteMultiple>
}
 8002c18:	bf00      	nop
 8002c1a:	3708      	adds	r7, #8
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}
 8002c20:	20001df0 	.word	0x20001df0

08002c24 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b086      	sub	sp, #24
 8002c28:	af02      	add	r7, sp, #8
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	460a      	mov	r2, r1
 8002c2e:	71fb      	strb	r3, [r7, #7]
 8002c30:	4613      	mov	r3, r2
 8002c32:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8002c34:	2300      	movs	r3, #0
 8002c36:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8002c38:	79bb      	ldrb	r3, [r7, #6]
 8002c3a:	b29a      	uxth	r2, r3
 8002c3c:	79f9      	ldrb	r1, [r7, #7]
 8002c3e:	2301      	movs	r3, #1
 8002c40:	9301      	str	r3, [sp, #4]
 8002c42:	f107 030f 	add.w	r3, r7, #15
 8002c46:	9300      	str	r3, [sp, #0]
 8002c48:	2301      	movs	r3, #1
 8002c4a:	4804      	ldr	r0, [pc, #16]	; (8002c5c <SENSOR_IO_Read+0x38>)
 8002c4c:	f7ff ff5c 	bl	8002b08 <I2Cx_ReadMultiple>

  return read_value;
 8002c50:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	3710      	adds	r7, #16
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}
 8002c5a:	bf00      	nop
 8002c5c:	20001df0 	.word	0x20001df0

08002c60 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b084      	sub	sp, #16
 8002c64:	af02      	add	r7, sp, #8
 8002c66:	603a      	str	r2, [r7, #0]
 8002c68:	461a      	mov	r2, r3
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	71fb      	strb	r3, [r7, #7]
 8002c6e:	460b      	mov	r3, r1
 8002c70:	71bb      	strb	r3, [r7, #6]
 8002c72:	4613      	mov	r3, r2
 8002c74:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8002c76:	79bb      	ldrb	r3, [r7, #6]
 8002c78:	b29a      	uxth	r2, r3
 8002c7a:	79f9      	ldrb	r1, [r7, #7]
 8002c7c:	88bb      	ldrh	r3, [r7, #4]
 8002c7e:	9301      	str	r3, [sp, #4]
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	9300      	str	r3, [sp, #0]
 8002c84:	2301      	movs	r3, #1
 8002c86:	4804      	ldr	r0, [pc, #16]	; (8002c98 <SENSOR_IO_ReadMultiple+0x38>)
 8002c88:	f7ff ff3e 	bl	8002b08 <I2Cx_ReadMultiple>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	b29b      	uxth	r3, r3
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	3708      	adds	r7, #8
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}
 8002c98:	20001df0 	.word	0x20001df0

08002c9c <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b082      	sub	sp, #8
 8002ca0:	af00      	add	r7, sp, #0
  uint8_t ret = TSENSOR_ERROR;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	71fb      	strb	r3, [r7, #7]

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 8002ca6:	4b09      	ldr	r3, [pc, #36]	; (8002ccc <BSP_TSENSOR_Init+0x30>)
 8002ca8:	4a09      	ldr	r2, [pc, #36]	; (8002cd0 <BSP_TSENSOR_Init+0x34>)
 8002caa:	601a      	str	r2, [r3, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 8002cac:	f7ff ff96 	bl	8002bdc <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 8002cb0:	4b06      	ldr	r3, [pc, #24]	; (8002ccc <BSP_TSENSOR_Init+0x30>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	2100      	movs	r1, #0
 8002cb8:	20be      	movs	r0, #190	; 0xbe
 8002cba:	4798      	blx	r3

  ret = TSENSOR_OK;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 8002cc0:	79fb      	ldrb	r3, [r7, #7]
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3708      	adds	r7, #8
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	bf00      	nop
 8002ccc:	20001ed8 	.word	0x20001ed8
 8002cd0:	20000000 	.word	0x20000000

08002cd4 <BSP_TSENSOR_ReadTemp>:
/**
  * @brief  Read Temperature register of TS751.
  * @retval STTS751 measured temperature value.
  */
float BSP_TSENSOR_ReadTemp(void)
{ 
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	af00      	add	r7, sp, #0
  return tsensor_drv->ReadTemp(TSENSOR_I2C_ADDRESS);
 8002cd8:	4b04      	ldr	r3, [pc, #16]	; (8002cec <BSP_TSENSOR_ReadTemp+0x18>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	68db      	ldr	r3, [r3, #12]
 8002cde:	20be      	movs	r0, #190	; 0xbe
 8002ce0:	4798      	blx	r3
 8002ce2:	eef0 7a40 	vmov.f32	s15, s0
}
 8002ce6:	eeb0 0a67 	vmov.f32	s0, s15
 8002cea:	bd80      	pop	{r7, pc}
 8002cec:	20001ed8 	.word	0x20001ed8

08002cf0 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	af00      	add	r7, sp, #0
}
 8002cf4:	bf00      	nop
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfc:	4770      	bx	lr

08002cfe <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8002cfe:	b480      	push	{r7}
 8002d00:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8002d02:	e7fe      	b.n	8002d02 <HardFault_Handler+0x4>

08002d04 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8002d04:	b480      	push	{r7}
 8002d06:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8002d08:	e7fe      	b.n	8002d08 <MemManage_Handler+0x4>

08002d0a <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8002d0a:	b480      	push	{r7}
 8002d0c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8002d0e:	e7fe      	b.n	8002d0e <BusFault_Handler+0x4>

08002d10 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8002d10:	b480      	push	{r7}
 8002d12:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8002d14:	e7fe      	b.n	8002d14 <UsageFault_Handler+0x4>

08002d16 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8002d16:	b480      	push	{r7}
 8002d18:	af00      	add	r7, sp, #0
}
 8002d1a:	bf00      	nop
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d22:	4770      	bx	lr

08002d24 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	af00      	add	r7, sp, #0
  HAL_IncTick();
 8002d28:	f000 fb16 	bl	8003358 <HAL_IncTick>
  if (xTaskGetSchedulerState() != 1)
 8002d2c:	f005 ff5a 	bl	8008be4 <xTaskGetSchedulerState>
 8002d30:	4603      	mov	r3, r0
 8002d32:	2b01      	cmp	r3, #1
 8002d34:	d001      	beq.n	8002d3a <SysTick_Handler+0x16>
      {
          xPortSysTickHandler();
 8002d36:	f006 f997 	bl	8009068 <xPortSysTickHandler>
      }
}
 8002d3a:	bf00      	nop
 8002d3c:	bd80      	pop	{r7, pc}

08002d3e <EXTI1_IRQHandler>:
  * @brief  This function handles external lines 1interrupt request.
  * @param  None
  * @retval None
  */
void EXTI1_IRQHandler(void)
{
 8002d3e:	b580      	push	{r7, lr}
 8002d40:	af00      	add	r7, sp, #0
 HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8002d42:	2002      	movs	r0, #2
 8002d44:	f000 fe7e 	bl	8003a44 <HAL_GPIO_EXTI_IRQHandler>
}
 8002d48:	bf00      	nop
 8002d4a:	bd80      	pop	{r7, pc}

08002d4c <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(USER_BUTTON_PIN);
 8002d50:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002d54:	f000 fe76 	bl	8003a44 <HAL_GPIO_EXTI_IRQHandler>
}
 8002d58:	bf00      	nop
 8002d5a:	bd80      	pop	{r7, pc}

08002d5c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	af00      	add	r7, sp, #0
  return 1;
 8002d60:	2301      	movs	r3, #1
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	46bd      	mov	sp, r7
 8002d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6a:	4770      	bx	lr

08002d6c <_kill>:

int _kill(int pid, int sig)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b082      	sub	sp, #8
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
 8002d74:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002d76:	f006 ffa9 	bl	8009ccc <__errno>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	2216      	movs	r2, #22
 8002d7e:	601a      	str	r2, [r3, #0]
  return -1;
 8002d80:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	3708      	adds	r7, #8
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}

08002d8c <_exit>:

void _exit (int status)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b082      	sub	sp, #8
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002d94:	f04f 31ff 	mov.w	r1, #4294967295
 8002d98:	6878      	ldr	r0, [r7, #4]
 8002d9a:	f7ff ffe7 	bl	8002d6c <_kill>
  while (1) {}    /* Make sure we hang here */
 8002d9e:	e7fe      	b.n	8002d9e <_exit+0x12>

08002da0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b086      	sub	sp, #24
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	60f8      	str	r0, [r7, #12]
 8002da8:	60b9      	str	r1, [r7, #8]
 8002daa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002dac:	2300      	movs	r3, #0
 8002dae:	617b      	str	r3, [r7, #20]
 8002db0:	e00a      	b.n	8002dc8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002db2:	f7ff fcbd 	bl	8002730 <__io_getchar>
 8002db6:	4601      	mov	r1, r0
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	1c5a      	adds	r2, r3, #1
 8002dbc:	60ba      	str	r2, [r7, #8]
 8002dbe:	b2ca      	uxtb	r2, r1
 8002dc0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002dc2:	697b      	ldr	r3, [r7, #20]
 8002dc4:	3301      	adds	r3, #1
 8002dc6:	617b      	str	r3, [r7, #20]
 8002dc8:	697a      	ldr	r2, [r7, #20]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	dbf0      	blt.n	8002db2 <_read+0x12>
  }

  return len;
 8002dd0:	687b      	ldr	r3, [r7, #4]
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	3718      	adds	r7, #24
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}

08002dda <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002dda:	b580      	push	{r7, lr}
 8002ddc:	b086      	sub	sp, #24
 8002dde:	af00      	add	r7, sp, #0
 8002de0:	60f8      	str	r0, [r7, #12]
 8002de2:	60b9      	str	r1, [r7, #8]
 8002de4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002de6:	2300      	movs	r3, #0
 8002de8:	617b      	str	r3, [r7, #20]
 8002dea:	e009      	b.n	8002e00 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	1c5a      	adds	r2, r3, #1
 8002df0:	60ba      	str	r2, [r7, #8]
 8002df2:	781b      	ldrb	r3, [r3, #0]
 8002df4:	4618      	mov	r0, r3
 8002df6:	f7ff fc89 	bl	800270c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	3301      	adds	r3, #1
 8002dfe:	617b      	str	r3, [r7, #20]
 8002e00:	697a      	ldr	r2, [r7, #20]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	429a      	cmp	r2, r3
 8002e06:	dbf1      	blt.n	8002dec <_write+0x12>
  }
  return len;
 8002e08:	687b      	ldr	r3, [r7, #4]
}
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	3718      	adds	r7, #24
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bd80      	pop	{r7, pc}

08002e12 <_close>:

int _close(int file)
{
 8002e12:	b480      	push	{r7}
 8002e14:	b083      	sub	sp, #12
 8002e16:	af00      	add	r7, sp, #0
 8002e18:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002e1a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	370c      	adds	r7, #12
 8002e22:	46bd      	mov	sp, r7
 8002e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e28:	4770      	bx	lr

08002e2a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002e2a:	b480      	push	{r7}
 8002e2c:	b083      	sub	sp, #12
 8002e2e:	af00      	add	r7, sp, #0
 8002e30:	6078      	str	r0, [r7, #4]
 8002e32:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002e3a:	605a      	str	r2, [r3, #4]
  return 0;
 8002e3c:	2300      	movs	r3, #0
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	370c      	adds	r7, #12
 8002e42:	46bd      	mov	sp, r7
 8002e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e48:	4770      	bx	lr

08002e4a <_isatty>:

int _isatty(int file)
{
 8002e4a:	b480      	push	{r7}
 8002e4c:	b083      	sub	sp, #12
 8002e4e:	af00      	add	r7, sp, #0
 8002e50:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002e52:	2301      	movs	r3, #1
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	370c      	adds	r7, #12
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5e:	4770      	bx	lr

08002e60 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b085      	sub	sp, #20
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	60f8      	str	r0, [r7, #12]
 8002e68:	60b9      	str	r1, [r7, #8]
 8002e6a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002e6c:	2300      	movs	r3, #0
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	3714      	adds	r7, #20
 8002e72:	46bd      	mov	sp, r7
 8002e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e78:	4770      	bx	lr
	...

08002e7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b086      	sub	sp, #24
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e84:	4a14      	ldr	r2, [pc, #80]	; (8002ed8 <_sbrk+0x5c>)
 8002e86:	4b15      	ldr	r3, [pc, #84]	; (8002edc <_sbrk+0x60>)
 8002e88:	1ad3      	subs	r3, r2, r3
 8002e8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e90:	4b13      	ldr	r3, [pc, #76]	; (8002ee0 <_sbrk+0x64>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d102      	bne.n	8002e9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e98:	4b11      	ldr	r3, [pc, #68]	; (8002ee0 <_sbrk+0x64>)
 8002e9a:	4a12      	ldr	r2, [pc, #72]	; (8002ee4 <_sbrk+0x68>)
 8002e9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e9e:	4b10      	ldr	r3, [pc, #64]	; (8002ee0 <_sbrk+0x64>)
 8002ea0:	681a      	ldr	r2, [r3, #0]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	4413      	add	r3, r2
 8002ea6:	693a      	ldr	r2, [r7, #16]
 8002ea8:	429a      	cmp	r2, r3
 8002eaa:	d207      	bcs.n	8002ebc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002eac:	f006 ff0e 	bl	8009ccc <__errno>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	220c      	movs	r2, #12
 8002eb4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002eb6:	f04f 33ff 	mov.w	r3, #4294967295
 8002eba:	e009      	b.n	8002ed0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ebc:	4b08      	ldr	r3, [pc, #32]	; (8002ee0 <_sbrk+0x64>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ec2:	4b07      	ldr	r3, [pc, #28]	; (8002ee0 <_sbrk+0x64>)
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	4413      	add	r3, r2
 8002eca:	4a05      	ldr	r2, [pc, #20]	; (8002ee0 <_sbrk+0x64>)
 8002ecc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002ece:	68fb      	ldr	r3, [r7, #12]
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	3718      	adds	r7, #24
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}
 8002ed8:	200a0000 	.word	0x200a0000
 8002edc:	00000400 	.word	0x00000400
 8002ee0:	20001edc 	.word	0x20001edc
 8002ee4:	20003e10 	.word	0x20003e10

08002ee8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002eec:	4b17      	ldr	r3, [pc, #92]	; (8002f4c <SystemInit+0x64>)
 8002eee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ef2:	4a16      	ldr	r2, [pc, #88]	; (8002f4c <SystemInit+0x64>)
 8002ef4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ef8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002efc:	4b14      	ldr	r3, [pc, #80]	; (8002f50 <SystemInit+0x68>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a13      	ldr	r2, [pc, #76]	; (8002f50 <SystemInit+0x68>)
 8002f02:	f043 0301 	orr.w	r3, r3, #1
 8002f06:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002f08:	4b11      	ldr	r3, [pc, #68]	; (8002f50 <SystemInit+0x68>)
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= (uint32_t)0xEAF6FFFF;
 8002f0e:	4b10      	ldr	r3, [pc, #64]	; (8002f50 <SystemInit+0x68>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4a0f      	ldr	r2, [pc, #60]	; (8002f50 <SystemInit+0x68>)
 8002f14:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8002f18:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8002f1c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000;
 8002f1e:	4b0c      	ldr	r3, [pc, #48]	; (8002f50 <SystemInit+0x68>)
 8002f20:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002f24:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002f26:	4b0a      	ldr	r3, [pc, #40]	; (8002f50 <SystemInit+0x68>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4a09      	ldr	r2, [pc, #36]	; (8002f50 <SystemInit+0x68>)
 8002f2c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f30:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002f32:	4b07      	ldr	r3, [pc, #28]	; (8002f50 <SystemInit+0x68>)
 8002f34:	2200      	movs	r2, #0
 8002f36:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002f38:	4b04      	ldr	r3, [pc, #16]	; (8002f4c <SystemInit+0x64>)
 8002f3a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002f3e:	609a      	str	r2, [r3, #8]
#endif
}
 8002f40:	bf00      	nop
 8002f42:	46bd      	mov	sp, r7
 8002f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f48:	4770      	bx	lr
 8002f4a:	bf00      	nop
 8002f4c:	e000ed00 	.word	0xe000ed00
 8002f50:	40021000 	.word	0x40021000

08002f54 <WIFI_Init>:
  * @brief  Initialize the WIFI core
  * @param  None
  * @retval Operation status
  */
WIFI_Status_t WIFI_Init(void)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b084      	sub	sp, #16
 8002f58:	af02      	add	r7, sp, #8
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	71fb      	strb	r3, [r7, #7]

  if(ES_WIFI_RegisterBusIO(&EsWifiObj,
 8002f5e:	4b0d      	ldr	r3, [pc, #52]	; (8002f94 <WIFI_Init+0x40>)
 8002f60:	9301      	str	r3, [sp, #4]
 8002f62:	4b0d      	ldr	r3, [pc, #52]	; (8002f98 <WIFI_Init+0x44>)
 8002f64:	9300      	str	r3, [sp, #0]
 8002f66:	4b0d      	ldr	r3, [pc, #52]	; (8002f9c <WIFI_Init+0x48>)
 8002f68:	4a0d      	ldr	r2, [pc, #52]	; (8002fa0 <WIFI_Init+0x4c>)
 8002f6a:	490e      	ldr	r1, [pc, #56]	; (8002fa4 <WIFI_Init+0x50>)
 8002f6c:	480e      	ldr	r0, [pc, #56]	; (8002fa8 <WIFI_Init+0x54>)
 8002f6e:	f7fe f803 	bl	8000f78 <ES_WIFI_RegisterBusIO>
 8002f72:	4603      	mov	r3, r0
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d107      	bne.n	8002f88 <WIFI_Init+0x34>
                           SPI_WIFI_DeInit,
                           SPI_WIFI_Delay,
                           SPI_WIFI_SendData,
                           SPI_WIFI_ReceiveData) == ES_WIFI_STATUS_OK)
  {
    if(ES_WIFI_Init(&EsWifiObj) == ES_WIFI_STATUS_OK)
 8002f78:	480b      	ldr	r0, [pc, #44]	; (8002fa8 <WIFI_Init+0x54>)
 8002f7a:	f7fd ffc9 	bl	8000f10 <ES_WIFI_Init>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d101      	bne.n	8002f88 <WIFI_Init+0x34>
    {
      ret = WIFI_STATUS_OK;
 8002f84:	2300      	movs	r3, #0
 8002f86:	71fb      	strb	r3, [r7, #7]
    }
  }
  return ret;
 8002f88:	79fb      	ldrb	r3, [r7, #7]
}
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	3708      	adds	r7, #8
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}
 8002f92:	bf00      	nop
 8002f94:	08001c75 	.word	0x08001c75
 8002f98:	08001d69 	.word	0x08001d69
 8002f9c:	08001e45 	.word	0x08001e45
 8002fa0:	08001b5d 	.word	0x08001b5d
 8002fa4:	080019c1 	.word	0x080019c1
 8002fa8:	20001ee0 	.word	0x20001ee0

08002fac <WIFI_Connect>:
  * @param  Password : Password string
  * @param  ecn : Encryption type
  * @retval Operation status
  */
WIFI_Status_t WIFI_Connect(const char* SSID, const char* Password, WIFI_Ecn_t ecn)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b086      	sub	sp, #24
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	60f8      	str	r0, [r7, #12]
 8002fb4:	60b9      	str	r1, [r7, #8]
 8002fb6:	4613      	mov	r3, r2
 8002fb8:	71fb      	strb	r3, [r7, #7]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	75fb      	strb	r3, [r7, #23]

  if(ES_WIFI_Connect(&EsWifiObj, SSID, Password, (ES_WIFI_SecurityType_t) ecn) == ES_WIFI_STATUS_OK)
 8002fbe:	79fb      	ldrb	r3, [r7, #7]
 8002fc0:	68ba      	ldr	r2, [r7, #8]
 8002fc2:	68f9      	ldr	r1, [r7, #12]
 8002fc4:	4809      	ldr	r0, [pc, #36]	; (8002fec <WIFI_Connect+0x40>)
 8002fc6:	f7fe f80b 	bl	8000fe0 <ES_WIFI_Connect>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d107      	bne.n	8002fe0 <WIFI_Connect+0x34>
  {
    if(ES_WIFI_GetNetworkSettings(&EsWifiObj) == ES_WIFI_STATUS_OK)
 8002fd0:	4806      	ldr	r0, [pc, #24]	; (8002fec <WIFI_Connect+0x40>)
 8002fd2:	f7fe f8ad 	bl	8001130 <ES_WIFI_GetNetworkSettings>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d101      	bne.n	8002fe0 <WIFI_Connect+0x34>
    {
       ret = WIFI_STATUS_OK;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	75fb      	strb	r3, [r7, #23]
    }
  }
  return ret;
 8002fe0:	7dfb      	ldrb	r3, [r7, #23]
}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	3718      	adds	r7, #24
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	bf00      	nop
 8002fec:	20001ee0 	.word	0x20001ee0

08002ff0 <WIFI_GetMAC_Address>:
/**
  * @brief  This function retrieves the WiFi interface's MAC address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetMAC_Address(uint8_t *mac, uint8_t MacLength)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b084      	sub	sp, #16
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
 8002ff8:	460b      	mov	r3, r1
 8002ffa:	70fb      	strb	r3, [r7, #3]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	73fb      	strb	r3, [r7, #15]

  if ((mac != NULL) && (0 < MacLength))
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d00d      	beq.n	8003022 <WIFI_GetMAC_Address+0x32>
 8003006:	78fb      	ldrb	r3, [r7, #3]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d00a      	beq.n	8003022 <WIFI_GetMAC_Address+0x32>
  {
    if(ES_WIFI_GetMACAddress(&EsWifiObj, mac, MacLength) == ES_WIFI_STATUS_OK)
 800300c:	78fb      	ldrb	r3, [r7, #3]
 800300e:	461a      	mov	r2, r3
 8003010:	6879      	ldr	r1, [r7, #4]
 8003012:	4806      	ldr	r0, [pc, #24]	; (800302c <WIFI_GetMAC_Address+0x3c>)
 8003014:	f7fe f8b6 	bl	8001184 <ES_WIFI_GetMACAddress>
 8003018:	4603      	mov	r3, r0
 800301a:	2b00      	cmp	r3, #0
 800301c:	d101      	bne.n	8003022 <WIFI_GetMAC_Address+0x32>
    {
      ret = WIFI_STATUS_OK;
 800301e:	2300      	movs	r3, #0
 8003020:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 8003022:	7bfb      	ldrb	r3, [r7, #15]
}
 8003024:	4618      	mov	r0, r3
 8003026:	3710      	adds	r7, #16
 8003028:	46bd      	mov	sp, r7
 800302a:	bd80      	pop	{r7, pc}
 800302c:	20001ee0 	.word	0x20001ee0

08003030 <WIFI_GetIP_Address>:
/**
  * @brief  This function retrieves the WiFi interface's IP address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetIP_Address(uint8_t *ipaddr, uint8_t IpAddrLength)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b084      	sub	sp, #16
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
 8003038:	460b      	mov	r3, r1
 800303a:	70fb      	strb	r3, [r7, #3]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	73fb      	strb	r3, [r7, #15]

  if ((ipaddr != NULL) && (4 <= IpAddrLength))
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d010      	beq.n	8003068 <WIFI_GetIP_Address+0x38>
 8003046:	78fb      	ldrb	r3, [r7, #3]
 8003048:	2b03      	cmp	r3, #3
 800304a:	d90d      	bls.n	8003068 <WIFI_GetIP_Address+0x38>
  {
    if (ES_WIFI_IsConnected(&EsWifiObj) == 1)
 800304c:	4809      	ldr	r0, [pc, #36]	; (8003074 <WIFI_GetIP_Address+0x44>)
 800304e:	f7fe f83f 	bl	80010d0 <ES_WIFI_IsConnected>
 8003052:	4603      	mov	r3, r0
 8003054:	2b01      	cmp	r3, #1
 8003056:	d107      	bne.n	8003068 <WIFI_GetIP_Address+0x38>
 8003058:	4b06      	ldr	r3, [pc, #24]	; (8003074 <WIFI_GetIP_Address+0x44>)
 800305a:	f8d3 30d5 	ldr.w	r3, [r3, #213]	; 0xd5
 800305e:	461a      	mov	r2, r3
    {
      memcpy(ipaddr, EsWifiObj.NetSettings.IP_Addr, 4);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	601a      	str	r2, [r3, #0]
      ret = WIFI_STATUS_OK;
 8003064:	2300      	movs	r3, #0
 8003066:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 8003068:	7bfb      	ldrb	r3, [r7, #15]
}
 800306a:	4618      	mov	r0, r3
 800306c:	3710      	adds	r7, #16
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}
 8003072:	bf00      	nop
 8003074:	20001ee0 	.word	0x20001ee0

08003078 <WIFI_StartServer>:
  * @param  port : Remote port
  * @retval Operation status
  */
WIFI_Status_t WIFI_StartServer(uint32_t socket, WIFI_Protocol_t protocol, uint16_t backlog ,const char *name,
                               uint16_t port)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b08a      	sub	sp, #40	; 0x28
 800307c:	af00      	add	r7, sp, #0
 800307e:	60f8      	str	r0, [r7, #12]
 8003080:	607b      	str	r3, [r7, #4]
 8003082:	460b      	mov	r3, r1
 8003084:	72fb      	strb	r3, [r7, #11]
 8003086:	4613      	mov	r3, r2
 8003088:	813b      	strh	r3, [r7, #8]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  ES_WIFI_Conn_t conn;

  conn.Number = (uint8_t)socket;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	b2db      	uxtb	r3, r3
 8003094:	74bb      	strb	r3, [r7, #18]
  conn.LocalPort = port;
 8003096:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8003098:	82fb      	strh	r3, [r7, #22]
  conn.Type = (protocol == WIFI_TCP_PROTOCOL)? ES_WIFI_TCP_CONNECTION : ES_WIFI_UDP_CONNECTION;
 800309a:	7afb      	ldrb	r3, [r7, #11]
 800309c:	2b00      	cmp	r3, #0
 800309e:	bf14      	ite	ne
 80030a0:	2301      	movne	r3, #1
 80030a2:	2300      	moveq	r3, #0
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	743b      	strb	r3, [r7, #16]
  conn.Backlog = backlog;
 80030a8:	893b      	ldrh	r3, [r7, #8]
 80030aa:	b2db      	uxtb	r3, r3
 80030ac:	f887 3020 	strb.w	r3, [r7, #32]

  if(ES_WIFI_StartServerSingleConn(&EsWifiObj, &conn)== ES_WIFI_STATUS_OK)
 80030b0:	f107 0310 	add.w	r3, r7, #16
 80030b4:	4619      	mov	r1, r3
 80030b6:	4807      	ldr	r0, [pc, #28]	; (80030d4 <WIFI_StartServer+0x5c>)
 80030b8:	f7fe f89a 	bl	80011f0 <ES_WIFI_StartServerSingleConn>
 80030bc:	4603      	mov	r3, r0
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d102      	bne.n	80030c8 <WIFI_StartServer+0x50>
  {
    ret = WIFI_STATUS_OK;
 80030c2:	2300      	movs	r3, #0
 80030c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  return ret;
 80030c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80030cc:	4618      	mov	r0, r3
 80030ce:	3728      	adds	r7, #40	; 0x28
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bd80      	pop	{r7, pc}
 80030d4:	20001ee0 	.word	0x20001ee0

080030d8 <WIFI_WaitServerConnection>:
  * @param  socket : socket
  * @retval Operation status
  */
WIFI_Status_t WIFI_WaitServerConnection(uint32_t socket,uint32_t Timeout,
                                        uint8_t *RemoteIp, uint8_t RemoteIpAddrLength, uint16_t *RemotePort)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b08a      	sub	sp, #40	; 0x28
 80030dc:	af00      	add	r7, sp, #0
 80030de:	60f8      	str	r0, [r7, #12]
 80030e0:	60b9      	str	r1, [r7, #8]
 80030e2:	607a      	str	r2, [r7, #4]
 80030e4:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Conn_t conn;
  ES_WIFI_Status_t ret;

  conn.Number = (uint8_t)socket;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	b2db      	uxtb	r3, r3
 80030ea:	74bb      	strb	r3, [r7, #18]

  ret = ES_WIFI_WaitServerConnection(&EsWifiObj,Timeout,&conn);
 80030ec:	f107 0310 	add.w	r3, r7, #16
 80030f0:	461a      	mov	r2, r3
 80030f2:	68b9      	ldr	r1, [r7, #8]
 80030f4:	481b      	ldr	r0, [pc, #108]	; (8003164 <WIFI_WaitServerConnection+0x8c>)
 80030f6:	f7fe f927 	bl	8001348 <ES_WIFI_WaitServerConnection>
 80030fa:	4603      	mov	r3, r0
 80030fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  if (ES_WIFI_STATUS_OK == ret)
 8003100:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003104:	2b00      	cmp	r3, #0
 8003106:	d110      	bne.n	800312a <WIFI_WaitServerConnection+0x52>
  {
    if (RemotePort)
 8003108:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800310a:	2b00      	cmp	r3, #0
 800310c:	d002      	beq.n	8003114 <WIFI_WaitServerConnection+0x3c>
    {
      *RemotePort = conn.RemotePort;
 800310e:	8aba      	ldrh	r2, [r7, #20]
 8003110:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003112:	801a      	strh	r2, [r3, #0]
    }
    if ((RemoteIp != NULL) && (4 <= RemoteIpAddrLength))
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d005      	beq.n	8003126 <WIFI_WaitServerConnection+0x4e>
 800311a:	78fb      	ldrb	r3, [r7, #3]
 800311c:	2b03      	cmp	r3, #3
 800311e:	d902      	bls.n	8003126 <WIFI_WaitServerConnection+0x4e>
 8003120:	69ba      	ldr	r2, [r7, #24]
    {
      memcpy(RemoteIp, conn.RemoteIP, 4);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	601a      	str	r2, [r3, #0]
    }
    return  WIFI_STATUS_OK;
 8003126:	2300      	movs	r3, #0
 8003128:	e017      	b.n	800315a <WIFI_WaitServerConnection+0x82>
  }

  if (ES_WIFI_STATUS_TIMEOUT == ret)
 800312a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800312e:	2b03      	cmp	r3, #3
 8003130:	d112      	bne.n	8003158 <WIFI_WaitServerConnection+0x80>
  {
    if (RemotePort)
 8003132:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003134:	2b00      	cmp	r3, #0
 8003136:	d002      	beq.n	800313e <WIFI_WaitServerConnection+0x66>
    {
      *RemotePort = 0;
 8003138:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800313a:	2200      	movs	r2, #0
 800313c:	801a      	strh	r2, [r3, #0]
    }
    if ((RemoteIp != NULL) && (4 <= RemoteIpAddrLength))
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d007      	beq.n	8003154 <WIFI_WaitServerConnection+0x7c>
 8003144:	78fb      	ldrb	r3, [r7, #3]
 8003146:	2b03      	cmp	r3, #3
 8003148:	d904      	bls.n	8003154 <WIFI_WaitServerConnection+0x7c>
    {
      memset(RemoteIp, 0, 4);
 800314a:	2204      	movs	r2, #4
 800314c:	2100      	movs	r1, #0
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	f006 fcb8 	bl	8009ac4 <memset>
    }
    return  WIFI_STATUS_TIMEOUT;
 8003154:	2305      	movs	r3, #5
 8003156:	e000      	b.n	800315a <WIFI_WaitServerConnection+0x82>
  }

  return WIFI_STATUS_ERROR;
 8003158:	2301      	movs	r3, #1
}
 800315a:	4618      	mov	r0, r3
 800315c:	3728      	adds	r7, #40	; 0x28
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}
 8003162:	bf00      	nop
 8003164:	20001ee0 	.word	0x20001ee0

08003168 <WIFI_CloseServerConnection>:
  * @brief  Close current connection from a client  to the server
  * @param  socket : socket
  * @retval Operation status
  */
WIFI_Status_t WIFI_CloseServerConnection(uint32_t socket)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b084      	sub	sp, #16
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8003170:	2301      	movs	r3, #1
 8003172:	73fb      	strb	r3, [r7, #15]

  if (ES_WIFI_STATUS_OK == ES_WIFI_CloseServerConnection(&EsWifiObj, (uint8_t)socket))
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	b2db      	uxtb	r3, r3
 8003178:	4619      	mov	r1, r3
 800317a:	4806      	ldr	r0, [pc, #24]	; (8003194 <WIFI_CloseServerConnection+0x2c>)
 800317c:	f7fe f9d6 	bl	800152c <ES_WIFI_CloseServerConnection>
 8003180:	4603      	mov	r3, r0
 8003182:	2b00      	cmp	r3, #0
 8003184:	d101      	bne.n	800318a <WIFI_CloseServerConnection+0x22>
  {
    ret = WIFI_STATUS_OK;
 8003186:	2300      	movs	r3, #0
 8003188:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 800318a:	7bfb      	ldrb	r3, [r7, #15]
}
 800318c:	4618      	mov	r0, r3
 800318e:	3710      	adds	r7, #16
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}
 8003194:	20001ee0 	.word	0x20001ee0

08003198 <WIFI_StopServer>:
  * @brief  Stop a server
  * @param  socket : socket
  * @retval Operation status
  */
WIFI_Status_t WIFI_StopServer(uint32_t socket)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b084      	sub	sp, #16
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 80031a0:	2301      	movs	r3, #1
 80031a2:	73fb      	strb	r3, [r7, #15]

  if(ES_WIFI_StopServerSingleConn(&EsWifiObj, (uint8_t)socket)== ES_WIFI_STATUS_OK)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	b2db      	uxtb	r3, r3
 80031a8:	4619      	mov	r1, r3
 80031aa:	4806      	ldr	r0, [pc, #24]	; (80031c4 <WIFI_StopServer+0x2c>)
 80031ac:	f7fe f9fa 	bl	80015a4 <ES_WIFI_StopServerSingleConn>
 80031b0:	4603      	mov	r3, r0
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d101      	bne.n	80031ba <WIFI_StopServer+0x22>
  {
    ret = WIFI_STATUS_OK;
 80031b6:	2300      	movs	r3, #0
 80031b8:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 80031ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80031bc:	4618      	mov	r0, r3
 80031be:	3710      	adds	r7, #16
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd80      	pop	{r7, pc}
 80031c4:	20001ee0 	.word	0x20001ee0

080031c8 <WIFI_SendData>:
  * @param  Timeout : Socket write timeout (ms)
  * @retval Operation status
  */
WIFI_Status_t WIFI_SendData(uint32_t socket, const uint8_t *pdata, uint16_t Reqlen, uint16_t *SentDatalen,
                            uint32_t Timeout)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b088      	sub	sp, #32
 80031cc:	af02      	add	r7, sp, #8
 80031ce:	60f8      	str	r0, [r7, #12]
 80031d0:	60b9      	str	r1, [r7, #8]
 80031d2:	603b      	str	r3, [r7, #0]
 80031d4:	4613      	mov	r3, r2
 80031d6:	80fb      	strh	r3, [r7, #6]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 80031d8:	2301      	movs	r3, #1
 80031da:	75fb      	strb	r3, [r7, #23]

    if (ES_WIFI_SendData(&EsWifiObj, (uint8_t)socket, pdata, Reqlen, SentDatalen, Timeout) == ES_WIFI_STATUS_OK)
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	b2d9      	uxtb	r1, r3
 80031e0:	88fa      	ldrh	r2, [r7, #6]
 80031e2:	6a3b      	ldr	r3, [r7, #32]
 80031e4:	9301      	str	r3, [sp, #4]
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	9300      	str	r3, [sp, #0]
 80031ea:	4613      	mov	r3, r2
 80031ec:	68ba      	ldr	r2, [r7, #8]
 80031ee:	4806      	ldr	r0, [pc, #24]	; (8003208 <WIFI_SendData+0x40>)
 80031f0:	f7fe fa18 	bl	8001624 <ES_WIFI_SendData>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d101      	bne.n	80031fe <WIFI_SendData+0x36>
    {
      ret = WIFI_STATUS_OK;
 80031fa:	2300      	movs	r3, #0
 80031fc:	75fb      	strb	r3, [r7, #23]
    }

  return ret;
 80031fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8003200:	4618      	mov	r0, r3
 8003202:	3718      	adds	r7, #24
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}
 8003208:	20001ee0 	.word	0x20001ee0

0800320c <WIFI_ReceiveData>:
  * @param  Timeout : Socket read timeout (ms)
  * @retval Operation status
  */
WIFI_Status_t WIFI_ReceiveData(uint32_t socket, uint8_t *pdata, uint16_t Reqlen, uint16_t *RcvDatalen,
                               uint32_t Timeout)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b088      	sub	sp, #32
 8003210:	af02      	add	r7, sp, #8
 8003212:	60f8      	str	r0, [r7, #12]
 8003214:	60b9      	str	r1, [r7, #8]
 8003216:	603b      	str	r3, [r7, #0]
 8003218:	4613      	mov	r3, r2
 800321a:	80fb      	strh	r3, [r7, #6]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 800321c:	2301      	movs	r3, #1
 800321e:	75fb      	strb	r3, [r7, #23]

  if(ES_WIFI_ReceiveData(&EsWifiObj, socket, pdata, Reqlen, RcvDatalen, Timeout) == ES_WIFI_STATUS_OK)
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	b2d9      	uxtb	r1, r3
 8003224:	88fa      	ldrh	r2, [r7, #6]
 8003226:	6a3b      	ldr	r3, [r7, #32]
 8003228:	9301      	str	r3, [sp, #4]
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	9300      	str	r3, [sp, #0]
 800322e:	4613      	mov	r3, r2
 8003230:	68ba      	ldr	r2, [r7, #8]
 8003232:	4806      	ldr	r0, [pc, #24]	; (800324c <WIFI_ReceiveData+0x40>)
 8003234:	f7fe fa7c 	bl	8001730 <ES_WIFI_ReceiveData>
 8003238:	4603      	mov	r3, r0
 800323a:	2b00      	cmp	r3, #0
 800323c:	d101      	bne.n	8003242 <WIFI_ReceiveData+0x36>
  {
    ret = WIFI_STATUS_OK;
 800323e:	2300      	movs	r3, #0
 8003240:	75fb      	strb	r3, [r7, #23]
  }
  return ret;
 8003242:	7dfb      	ldrb	r3, [r7, #23]
}
 8003244:	4618      	mov	r0, r3
 8003246:	3718      	adds	r7, #24
 8003248:	46bd      	mov	sp, r7
 800324a:	bd80      	pop	{r7, pc}
 800324c:	20001ee0 	.word	0x20001ee0

08003250 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003250:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003288 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003254:	f7ff fe48 	bl	8002ee8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003258:	480c      	ldr	r0, [pc, #48]	; (800328c <LoopForever+0x6>)
  ldr r1, =_edata
 800325a:	490d      	ldr	r1, [pc, #52]	; (8003290 <LoopForever+0xa>)
  ldr r2, =_sidata
 800325c:	4a0d      	ldr	r2, [pc, #52]	; (8003294 <LoopForever+0xe>)
  movs r3, #0
 800325e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003260:	e002      	b.n	8003268 <LoopCopyDataInit>

08003262 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003262:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003264:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003266:	3304      	adds	r3, #4

08003268 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003268:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800326a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800326c:	d3f9      	bcc.n	8003262 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800326e:	4a0a      	ldr	r2, [pc, #40]	; (8003298 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003270:	4c0a      	ldr	r4, [pc, #40]	; (800329c <LoopForever+0x16>)
  movs r3, #0
 8003272:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003274:	e001      	b.n	800327a <LoopFillZerobss>

08003276 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003276:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003278:	3204      	adds	r2, #4

0800327a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800327a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800327c:	d3fb      	bcc.n	8003276 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800327e:	f006 fd2b 	bl	8009cd8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003282:	f7fe ff17 	bl	80020b4 <main>

08003286 <LoopForever>:

LoopForever:
    b LoopForever
 8003286:	e7fe      	b.n	8003286 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003288:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 800328c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003290:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8003294:	0800bf38 	.word	0x0800bf38
  ldr r2, =_sbss
 8003298:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 800329c:	20003e0c 	.word	0x20003e0c

080032a0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80032a0:	e7fe      	b.n	80032a0 <ADC1_IRQHandler>

080032a2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80032a2:	b580      	push	{r7, lr}
 80032a4:	b082      	sub	sp, #8
 80032a6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80032a8:	2300      	movs	r3, #0
 80032aa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80032ac:	2003      	movs	r0, #3
 80032ae:	f000 f967 	bl	8003580 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80032b2:	200f      	movs	r0, #15
 80032b4:	f000 f814 	bl	80032e0 <HAL_InitTick>
 80032b8:	4603      	mov	r3, r0
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d002      	beq.n	80032c4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	71fb      	strb	r3, [r7, #7]
 80032c2:	e001      	b.n	80032c8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80032c4:	f000 f805 	bl	80032d2 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80032c8:	79fb      	ldrb	r3, [r7, #7]
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	3708      	adds	r7, #8
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}

080032d2 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 80032d2:	b480      	push	{r7}
 80032d4:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 80032d6:	bf00      	nop
 80032d8:	46bd      	mov	sp, r7
 80032da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032de:	4770      	bx	lr

080032e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b084      	sub	sp, #16
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80032e8:	2300      	movs	r3, #0
 80032ea:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80032ec:	4b17      	ldr	r3, [pc, #92]	; (800334c <HAL_InitTick+0x6c>)
 80032ee:	781b      	ldrb	r3, [r3, #0]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d023      	beq.n	800333c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80032f4:	4b16      	ldr	r3, [pc, #88]	; (8003350 <HAL_InitTick+0x70>)
 80032f6:	681a      	ldr	r2, [r3, #0]
 80032f8:	4b14      	ldr	r3, [pc, #80]	; (800334c <HAL_InitTick+0x6c>)
 80032fa:	781b      	ldrb	r3, [r3, #0]
 80032fc:	4619      	mov	r1, r3
 80032fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003302:	fbb3 f3f1 	udiv	r3, r3, r1
 8003306:	fbb2 f3f3 	udiv	r3, r2, r3
 800330a:	4618      	mov	r0, r3
 800330c:	f000 f96d 	bl	80035ea <HAL_SYSTICK_Config>
 8003310:	4603      	mov	r3, r0
 8003312:	2b00      	cmp	r3, #0
 8003314:	d10f      	bne.n	8003336 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2b0f      	cmp	r3, #15
 800331a:	d809      	bhi.n	8003330 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800331c:	2200      	movs	r2, #0
 800331e:	6879      	ldr	r1, [r7, #4]
 8003320:	f04f 30ff 	mov.w	r0, #4294967295
 8003324:	f000 f937 	bl	8003596 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003328:	4a0a      	ldr	r2, [pc, #40]	; (8003354 <HAL_InitTick+0x74>)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6013      	str	r3, [r2, #0]
 800332e:	e007      	b.n	8003340 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003330:	2301      	movs	r3, #1
 8003332:	73fb      	strb	r3, [r7, #15]
 8003334:	e004      	b.n	8003340 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	73fb      	strb	r3, [r7, #15]
 800333a:	e001      	b.n	8003340 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800333c:	2301      	movs	r3, #1
 800333e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003340:	7bfb      	ldrb	r3, [r7, #15]
}
 8003342:	4618      	mov	r0, r3
 8003344:	3710      	adds	r7, #16
 8003346:	46bd      	mov	sp, r7
 8003348:	bd80      	pop	{r7, pc}
 800334a:	bf00      	nop
 800334c:	2000002c 	.word	0x2000002c
 8003350:	20000024 	.word	0x20000024
 8003354:	20000028 	.word	0x20000028

08003358 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003358:	b480      	push	{r7}
 800335a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800335c:	4b06      	ldr	r3, [pc, #24]	; (8003378 <HAL_IncTick+0x20>)
 800335e:	781b      	ldrb	r3, [r3, #0]
 8003360:	461a      	mov	r2, r3
 8003362:	4b06      	ldr	r3, [pc, #24]	; (800337c <HAL_IncTick+0x24>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4413      	add	r3, r2
 8003368:	4a04      	ldr	r2, [pc, #16]	; (800337c <HAL_IncTick+0x24>)
 800336a:	6013      	str	r3, [r2, #0]
}
 800336c:	bf00      	nop
 800336e:	46bd      	mov	sp, r7
 8003370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003374:	4770      	bx	lr
 8003376:	bf00      	nop
 8003378:	2000002c 	.word	0x2000002c
 800337c:	200027e0 	.word	0x200027e0

08003380 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003380:	b480      	push	{r7}
 8003382:	af00      	add	r7, sp, #0
  return uwTick;
 8003384:	4b03      	ldr	r3, [pc, #12]	; (8003394 <HAL_GetTick+0x14>)
 8003386:	681b      	ldr	r3, [r3, #0]
}
 8003388:	4618      	mov	r0, r3
 800338a:	46bd      	mov	sp, r7
 800338c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003390:	4770      	bx	lr
 8003392:	bf00      	nop
 8003394:	200027e0 	.word	0x200027e0

08003398 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b084      	sub	sp, #16
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80033a0:	f7ff ffee 	bl	8003380 <HAL_GetTick>
 80033a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033b0:	d005      	beq.n	80033be <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80033b2:	4b0a      	ldr	r3, [pc, #40]	; (80033dc <HAL_Delay+0x44>)
 80033b4:	781b      	ldrb	r3, [r3, #0]
 80033b6:	461a      	mov	r2, r3
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	4413      	add	r3, r2
 80033bc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80033be:	bf00      	nop
 80033c0:	f7ff ffde 	bl	8003380 <HAL_GetTick>
 80033c4:	4602      	mov	r2, r0
 80033c6:	68bb      	ldr	r3, [r7, #8]
 80033c8:	1ad3      	subs	r3, r2, r3
 80033ca:	68fa      	ldr	r2, [r7, #12]
 80033cc:	429a      	cmp	r2, r3
 80033ce:	d8f7      	bhi.n	80033c0 <HAL_Delay+0x28>
  {
  }
}
 80033d0:	bf00      	nop
 80033d2:	bf00      	nop
 80033d4:	3710      	adds	r7, #16
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bd80      	pop	{r7, pc}
 80033da:	bf00      	nop
 80033dc:	2000002c 	.word	0x2000002c

080033e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033e0:	b480      	push	{r7}
 80033e2:	b085      	sub	sp, #20
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	f003 0307 	and.w	r3, r3, #7
 80033ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033f0:	4b0c      	ldr	r3, [pc, #48]	; (8003424 <__NVIC_SetPriorityGrouping+0x44>)
 80033f2:	68db      	ldr	r3, [r3, #12]
 80033f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033f6:	68ba      	ldr	r2, [r7, #8]
 80033f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80033fc:	4013      	ands	r3, r2
 80033fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003408:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800340c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003410:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003412:	4a04      	ldr	r2, [pc, #16]	; (8003424 <__NVIC_SetPriorityGrouping+0x44>)
 8003414:	68bb      	ldr	r3, [r7, #8]
 8003416:	60d3      	str	r3, [r2, #12]
}
 8003418:	bf00      	nop
 800341a:	3714      	adds	r7, #20
 800341c:	46bd      	mov	sp, r7
 800341e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003422:	4770      	bx	lr
 8003424:	e000ed00 	.word	0xe000ed00

08003428 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003428:	b480      	push	{r7}
 800342a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800342c:	4b04      	ldr	r3, [pc, #16]	; (8003440 <__NVIC_GetPriorityGrouping+0x18>)
 800342e:	68db      	ldr	r3, [r3, #12]
 8003430:	0a1b      	lsrs	r3, r3, #8
 8003432:	f003 0307 	and.w	r3, r3, #7
}
 8003436:	4618      	mov	r0, r3
 8003438:	46bd      	mov	sp, r7
 800343a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343e:	4770      	bx	lr
 8003440:	e000ed00 	.word	0xe000ed00

08003444 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003444:	b480      	push	{r7}
 8003446:	b083      	sub	sp, #12
 8003448:	af00      	add	r7, sp, #0
 800344a:	4603      	mov	r3, r0
 800344c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800344e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003452:	2b00      	cmp	r3, #0
 8003454:	db0b      	blt.n	800346e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003456:	79fb      	ldrb	r3, [r7, #7]
 8003458:	f003 021f 	and.w	r2, r3, #31
 800345c:	4907      	ldr	r1, [pc, #28]	; (800347c <__NVIC_EnableIRQ+0x38>)
 800345e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003462:	095b      	lsrs	r3, r3, #5
 8003464:	2001      	movs	r0, #1
 8003466:	fa00 f202 	lsl.w	r2, r0, r2
 800346a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800346e:	bf00      	nop
 8003470:	370c      	adds	r7, #12
 8003472:	46bd      	mov	sp, r7
 8003474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003478:	4770      	bx	lr
 800347a:	bf00      	nop
 800347c:	e000e100 	.word	0xe000e100

08003480 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003480:	b480      	push	{r7}
 8003482:	b083      	sub	sp, #12
 8003484:	af00      	add	r7, sp, #0
 8003486:	4603      	mov	r3, r0
 8003488:	6039      	str	r1, [r7, #0]
 800348a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800348c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003490:	2b00      	cmp	r3, #0
 8003492:	db0a      	blt.n	80034aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	b2da      	uxtb	r2, r3
 8003498:	490c      	ldr	r1, [pc, #48]	; (80034cc <__NVIC_SetPriority+0x4c>)
 800349a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800349e:	0112      	lsls	r2, r2, #4
 80034a0:	b2d2      	uxtb	r2, r2
 80034a2:	440b      	add	r3, r1
 80034a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80034a8:	e00a      	b.n	80034c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	b2da      	uxtb	r2, r3
 80034ae:	4908      	ldr	r1, [pc, #32]	; (80034d0 <__NVIC_SetPriority+0x50>)
 80034b0:	79fb      	ldrb	r3, [r7, #7]
 80034b2:	f003 030f 	and.w	r3, r3, #15
 80034b6:	3b04      	subs	r3, #4
 80034b8:	0112      	lsls	r2, r2, #4
 80034ba:	b2d2      	uxtb	r2, r2
 80034bc:	440b      	add	r3, r1
 80034be:	761a      	strb	r2, [r3, #24]
}
 80034c0:	bf00      	nop
 80034c2:	370c      	adds	r7, #12
 80034c4:	46bd      	mov	sp, r7
 80034c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ca:	4770      	bx	lr
 80034cc:	e000e100 	.word	0xe000e100
 80034d0:	e000ed00 	.word	0xe000ed00

080034d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b089      	sub	sp, #36	; 0x24
 80034d8:	af00      	add	r7, sp, #0
 80034da:	60f8      	str	r0, [r7, #12]
 80034dc:	60b9      	str	r1, [r7, #8]
 80034de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	f003 0307 	and.w	r3, r3, #7
 80034e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034e8:	69fb      	ldr	r3, [r7, #28]
 80034ea:	f1c3 0307 	rsb	r3, r3, #7
 80034ee:	2b04      	cmp	r3, #4
 80034f0:	bf28      	it	cs
 80034f2:	2304      	movcs	r3, #4
 80034f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034f6:	69fb      	ldr	r3, [r7, #28]
 80034f8:	3304      	adds	r3, #4
 80034fa:	2b06      	cmp	r3, #6
 80034fc:	d902      	bls.n	8003504 <NVIC_EncodePriority+0x30>
 80034fe:	69fb      	ldr	r3, [r7, #28]
 8003500:	3b03      	subs	r3, #3
 8003502:	e000      	b.n	8003506 <NVIC_EncodePriority+0x32>
 8003504:	2300      	movs	r3, #0
 8003506:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003508:	f04f 32ff 	mov.w	r2, #4294967295
 800350c:	69bb      	ldr	r3, [r7, #24]
 800350e:	fa02 f303 	lsl.w	r3, r2, r3
 8003512:	43da      	mvns	r2, r3
 8003514:	68bb      	ldr	r3, [r7, #8]
 8003516:	401a      	ands	r2, r3
 8003518:	697b      	ldr	r3, [r7, #20]
 800351a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800351c:	f04f 31ff 	mov.w	r1, #4294967295
 8003520:	697b      	ldr	r3, [r7, #20]
 8003522:	fa01 f303 	lsl.w	r3, r1, r3
 8003526:	43d9      	mvns	r1, r3
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800352c:	4313      	orrs	r3, r2
         );
}
 800352e:	4618      	mov	r0, r3
 8003530:	3724      	adds	r7, #36	; 0x24
 8003532:	46bd      	mov	sp, r7
 8003534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003538:	4770      	bx	lr
	...

0800353c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b082      	sub	sp, #8
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	3b01      	subs	r3, #1
 8003548:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800354c:	d301      	bcc.n	8003552 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800354e:	2301      	movs	r3, #1
 8003550:	e00f      	b.n	8003572 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003552:	4a0a      	ldr	r2, [pc, #40]	; (800357c <SysTick_Config+0x40>)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	3b01      	subs	r3, #1
 8003558:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800355a:	210f      	movs	r1, #15
 800355c:	f04f 30ff 	mov.w	r0, #4294967295
 8003560:	f7ff ff8e 	bl	8003480 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003564:	4b05      	ldr	r3, [pc, #20]	; (800357c <SysTick_Config+0x40>)
 8003566:	2200      	movs	r2, #0
 8003568:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800356a:	4b04      	ldr	r3, [pc, #16]	; (800357c <SysTick_Config+0x40>)
 800356c:	2207      	movs	r2, #7
 800356e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003570:	2300      	movs	r3, #0
}
 8003572:	4618      	mov	r0, r3
 8003574:	3708      	adds	r7, #8
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}
 800357a:	bf00      	nop
 800357c:	e000e010 	.word	0xe000e010

08003580 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b082      	sub	sp, #8
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003588:	6878      	ldr	r0, [r7, #4]
 800358a:	f7ff ff29 	bl	80033e0 <__NVIC_SetPriorityGrouping>
}
 800358e:	bf00      	nop
 8003590:	3708      	adds	r7, #8
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}

08003596 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003596:	b580      	push	{r7, lr}
 8003598:	b086      	sub	sp, #24
 800359a:	af00      	add	r7, sp, #0
 800359c:	4603      	mov	r3, r0
 800359e:	60b9      	str	r1, [r7, #8]
 80035a0:	607a      	str	r2, [r7, #4]
 80035a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80035a4:	2300      	movs	r3, #0
 80035a6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80035a8:	f7ff ff3e 	bl	8003428 <__NVIC_GetPriorityGrouping>
 80035ac:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80035ae:	687a      	ldr	r2, [r7, #4]
 80035b0:	68b9      	ldr	r1, [r7, #8]
 80035b2:	6978      	ldr	r0, [r7, #20]
 80035b4:	f7ff ff8e 	bl	80034d4 <NVIC_EncodePriority>
 80035b8:	4602      	mov	r2, r0
 80035ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035be:	4611      	mov	r1, r2
 80035c0:	4618      	mov	r0, r3
 80035c2:	f7ff ff5d 	bl	8003480 <__NVIC_SetPriority>
}
 80035c6:	bf00      	nop
 80035c8:	3718      	adds	r7, #24
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}

080035ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035ce:	b580      	push	{r7, lr}
 80035d0:	b082      	sub	sp, #8
 80035d2:	af00      	add	r7, sp, #0
 80035d4:	4603      	mov	r3, r0
 80035d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80035d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035dc:	4618      	mov	r0, r3
 80035de:	f7ff ff31 	bl	8003444 <__NVIC_EnableIRQ>
}
 80035e2:	bf00      	nop
 80035e4:	3708      	adds	r7, #8
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bd80      	pop	{r7, pc}

080035ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80035ea:	b580      	push	{r7, lr}
 80035ec:	b082      	sub	sp, #8
 80035ee:	af00      	add	r7, sp, #0
 80035f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80035f2:	6878      	ldr	r0, [r7, #4]
 80035f4:	f7ff ffa2 	bl	800353c <SysTick_Config>
 80035f8:	4603      	mov	r3, r0
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	3708      	adds	r7, #8
 80035fe:	46bd      	mov	sp, r7
 8003600:	bd80      	pop	{r7, pc}

08003602 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003602:	b580      	push	{r7, lr}
 8003604:	b084      	sub	sp, #16
 8003606:	af00      	add	r7, sp, #0
 8003608:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800360a:	2300      	movs	r3, #0
 800360c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003614:	b2db      	uxtb	r3, r3
 8003616:	2b02      	cmp	r3, #2
 8003618:	d005      	beq.n	8003626 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2204      	movs	r2, #4
 800361e:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	73fb      	strb	r3, [r7, #15]
 8003624:	e047      	b.n	80036b6 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	681a      	ldr	r2, [r3, #0]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f022 020e 	bic.w	r2, r2, #14
 8003634:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	681a      	ldr	r2, [r3, #0]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f022 0201 	bic.w	r2, r2, #1
 8003644:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800364a:	681a      	ldr	r2, [r3, #0]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003650:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003654:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800365a:	f003 021c 	and.w	r2, r3, #28
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003662:	2101      	movs	r1, #1
 8003664:	fa01 f202 	lsl.w	r2, r1, r2
 8003668:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800366e:	687a      	ldr	r2, [r7, #4]
 8003670:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003672:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003678:	2b00      	cmp	r3, #0
 800367a:	d00c      	beq.n	8003696 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003680:	681a      	ldr	r2, [r3, #0]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003686:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800368a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003690:	687a      	ldr	r2, [r7, #4]
 8003692:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003694:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2201      	movs	r2, #1
 800369a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2200      	movs	r2, #0
 80036a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d003      	beq.n	80036b6 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036b2:	6878      	ldr	r0, [r7, #4]
 80036b4:	4798      	blx	r3
    }
  }
  return status;
 80036b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	3710      	adds	r7, #16
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}

080036c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b087      	sub	sp, #28
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
 80036c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80036ca:	2300      	movs	r3, #0
 80036cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036ce:	e166      	b.n	800399e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	681a      	ldr	r2, [r3, #0]
 80036d4:	2101      	movs	r1, #1
 80036d6:	697b      	ldr	r3, [r7, #20]
 80036d8:	fa01 f303 	lsl.w	r3, r1, r3
 80036dc:	4013      	ands	r3, r2
 80036de:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	f000 8158 	beq.w	8003998 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	f003 0303 	and.w	r3, r3, #3
 80036f0:	2b01      	cmp	r3, #1
 80036f2:	d005      	beq.n	8003700 <HAL_GPIO_Init+0x40>
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	f003 0303 	and.w	r3, r3, #3
 80036fc:	2b02      	cmp	r3, #2
 80036fe:	d130      	bne.n	8003762 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	689b      	ldr	r3, [r3, #8]
 8003704:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	005b      	lsls	r3, r3, #1
 800370a:	2203      	movs	r2, #3
 800370c:	fa02 f303 	lsl.w	r3, r2, r3
 8003710:	43db      	mvns	r3, r3
 8003712:	693a      	ldr	r2, [r7, #16]
 8003714:	4013      	ands	r3, r2
 8003716:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	68da      	ldr	r2, [r3, #12]
 800371c:	697b      	ldr	r3, [r7, #20]
 800371e:	005b      	lsls	r3, r3, #1
 8003720:	fa02 f303 	lsl.w	r3, r2, r3
 8003724:	693a      	ldr	r2, [r7, #16]
 8003726:	4313      	orrs	r3, r2
 8003728:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	693a      	ldr	r2, [r7, #16]
 800372e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003736:	2201      	movs	r2, #1
 8003738:	697b      	ldr	r3, [r7, #20]
 800373a:	fa02 f303 	lsl.w	r3, r2, r3
 800373e:	43db      	mvns	r3, r3
 8003740:	693a      	ldr	r2, [r7, #16]
 8003742:	4013      	ands	r3, r2
 8003744:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	091b      	lsrs	r3, r3, #4
 800374c:	f003 0201 	and.w	r2, r3, #1
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	fa02 f303 	lsl.w	r3, r2, r3
 8003756:	693a      	ldr	r2, [r7, #16]
 8003758:	4313      	orrs	r3, r2
 800375a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	693a      	ldr	r2, [r7, #16]
 8003760:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	f003 0303 	and.w	r3, r3, #3
 800376a:	2b03      	cmp	r3, #3
 800376c:	d017      	beq.n	800379e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	68db      	ldr	r3, [r3, #12]
 8003772:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	005b      	lsls	r3, r3, #1
 8003778:	2203      	movs	r2, #3
 800377a:	fa02 f303 	lsl.w	r3, r2, r3
 800377e:	43db      	mvns	r3, r3
 8003780:	693a      	ldr	r2, [r7, #16]
 8003782:	4013      	ands	r3, r2
 8003784:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	689a      	ldr	r2, [r3, #8]
 800378a:	697b      	ldr	r3, [r7, #20]
 800378c:	005b      	lsls	r3, r3, #1
 800378e:	fa02 f303 	lsl.w	r3, r2, r3
 8003792:	693a      	ldr	r2, [r7, #16]
 8003794:	4313      	orrs	r3, r2
 8003796:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	693a      	ldr	r2, [r7, #16]
 800379c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	f003 0303 	and.w	r3, r3, #3
 80037a6:	2b02      	cmp	r3, #2
 80037a8:	d123      	bne.n	80037f2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	08da      	lsrs	r2, r3, #3
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	3208      	adds	r2, #8
 80037b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037b6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	f003 0307 	and.w	r3, r3, #7
 80037be:	009b      	lsls	r3, r3, #2
 80037c0:	220f      	movs	r2, #15
 80037c2:	fa02 f303 	lsl.w	r3, r2, r3
 80037c6:	43db      	mvns	r3, r3
 80037c8:	693a      	ldr	r2, [r7, #16]
 80037ca:	4013      	ands	r3, r2
 80037cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	691a      	ldr	r2, [r3, #16]
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	f003 0307 	and.w	r3, r3, #7
 80037d8:	009b      	lsls	r3, r3, #2
 80037da:	fa02 f303 	lsl.w	r3, r2, r3
 80037de:	693a      	ldr	r2, [r7, #16]
 80037e0:	4313      	orrs	r3, r2
 80037e2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80037e4:	697b      	ldr	r3, [r7, #20]
 80037e6:	08da      	lsrs	r2, r3, #3
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	3208      	adds	r2, #8
 80037ec:	6939      	ldr	r1, [r7, #16]
 80037ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80037f8:	697b      	ldr	r3, [r7, #20]
 80037fa:	005b      	lsls	r3, r3, #1
 80037fc:	2203      	movs	r2, #3
 80037fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003802:	43db      	mvns	r3, r3
 8003804:	693a      	ldr	r2, [r7, #16]
 8003806:	4013      	ands	r3, r2
 8003808:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	f003 0203 	and.w	r2, r3, #3
 8003812:	697b      	ldr	r3, [r7, #20]
 8003814:	005b      	lsls	r3, r3, #1
 8003816:	fa02 f303 	lsl.w	r3, r2, r3
 800381a:	693a      	ldr	r2, [r7, #16]
 800381c:	4313      	orrs	r3, r2
 800381e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	693a      	ldr	r2, [r7, #16]
 8003824:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800382e:	2b00      	cmp	r3, #0
 8003830:	f000 80b2 	beq.w	8003998 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003834:	4b61      	ldr	r3, [pc, #388]	; (80039bc <HAL_GPIO_Init+0x2fc>)
 8003836:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003838:	4a60      	ldr	r2, [pc, #384]	; (80039bc <HAL_GPIO_Init+0x2fc>)
 800383a:	f043 0301 	orr.w	r3, r3, #1
 800383e:	6613      	str	r3, [r2, #96]	; 0x60
 8003840:	4b5e      	ldr	r3, [pc, #376]	; (80039bc <HAL_GPIO_Init+0x2fc>)
 8003842:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003844:	f003 0301 	and.w	r3, r3, #1
 8003848:	60bb      	str	r3, [r7, #8]
 800384a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800384c:	4a5c      	ldr	r2, [pc, #368]	; (80039c0 <HAL_GPIO_Init+0x300>)
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	089b      	lsrs	r3, r3, #2
 8003852:	3302      	adds	r3, #2
 8003854:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003858:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800385a:	697b      	ldr	r3, [r7, #20]
 800385c:	f003 0303 	and.w	r3, r3, #3
 8003860:	009b      	lsls	r3, r3, #2
 8003862:	220f      	movs	r2, #15
 8003864:	fa02 f303 	lsl.w	r3, r2, r3
 8003868:	43db      	mvns	r3, r3
 800386a:	693a      	ldr	r2, [r7, #16]
 800386c:	4013      	ands	r3, r2
 800386e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003876:	d02b      	beq.n	80038d0 <HAL_GPIO_Init+0x210>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	4a52      	ldr	r2, [pc, #328]	; (80039c4 <HAL_GPIO_Init+0x304>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d025      	beq.n	80038cc <HAL_GPIO_Init+0x20c>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	4a51      	ldr	r2, [pc, #324]	; (80039c8 <HAL_GPIO_Init+0x308>)
 8003884:	4293      	cmp	r3, r2
 8003886:	d01f      	beq.n	80038c8 <HAL_GPIO_Init+0x208>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	4a50      	ldr	r2, [pc, #320]	; (80039cc <HAL_GPIO_Init+0x30c>)
 800388c:	4293      	cmp	r3, r2
 800388e:	d019      	beq.n	80038c4 <HAL_GPIO_Init+0x204>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	4a4f      	ldr	r2, [pc, #316]	; (80039d0 <HAL_GPIO_Init+0x310>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d013      	beq.n	80038c0 <HAL_GPIO_Init+0x200>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	4a4e      	ldr	r2, [pc, #312]	; (80039d4 <HAL_GPIO_Init+0x314>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d00d      	beq.n	80038bc <HAL_GPIO_Init+0x1fc>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	4a4d      	ldr	r2, [pc, #308]	; (80039d8 <HAL_GPIO_Init+0x318>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d007      	beq.n	80038b8 <HAL_GPIO_Init+0x1f8>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	4a4c      	ldr	r2, [pc, #304]	; (80039dc <HAL_GPIO_Init+0x31c>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d101      	bne.n	80038b4 <HAL_GPIO_Init+0x1f4>
 80038b0:	2307      	movs	r3, #7
 80038b2:	e00e      	b.n	80038d2 <HAL_GPIO_Init+0x212>
 80038b4:	2308      	movs	r3, #8
 80038b6:	e00c      	b.n	80038d2 <HAL_GPIO_Init+0x212>
 80038b8:	2306      	movs	r3, #6
 80038ba:	e00a      	b.n	80038d2 <HAL_GPIO_Init+0x212>
 80038bc:	2305      	movs	r3, #5
 80038be:	e008      	b.n	80038d2 <HAL_GPIO_Init+0x212>
 80038c0:	2304      	movs	r3, #4
 80038c2:	e006      	b.n	80038d2 <HAL_GPIO_Init+0x212>
 80038c4:	2303      	movs	r3, #3
 80038c6:	e004      	b.n	80038d2 <HAL_GPIO_Init+0x212>
 80038c8:	2302      	movs	r3, #2
 80038ca:	e002      	b.n	80038d2 <HAL_GPIO_Init+0x212>
 80038cc:	2301      	movs	r3, #1
 80038ce:	e000      	b.n	80038d2 <HAL_GPIO_Init+0x212>
 80038d0:	2300      	movs	r3, #0
 80038d2:	697a      	ldr	r2, [r7, #20]
 80038d4:	f002 0203 	and.w	r2, r2, #3
 80038d8:	0092      	lsls	r2, r2, #2
 80038da:	4093      	lsls	r3, r2
 80038dc:	693a      	ldr	r2, [r7, #16]
 80038de:	4313      	orrs	r3, r2
 80038e0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80038e2:	4937      	ldr	r1, [pc, #220]	; (80039c0 <HAL_GPIO_Init+0x300>)
 80038e4:	697b      	ldr	r3, [r7, #20]
 80038e6:	089b      	lsrs	r3, r3, #2
 80038e8:	3302      	adds	r3, #2
 80038ea:	693a      	ldr	r2, [r7, #16]
 80038ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80038f0:	4b3b      	ldr	r3, [pc, #236]	; (80039e0 <HAL_GPIO_Init+0x320>)
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	43db      	mvns	r3, r3
 80038fa:	693a      	ldr	r2, [r7, #16]
 80038fc:	4013      	ands	r3, r2
 80038fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003908:	2b00      	cmp	r3, #0
 800390a:	d003      	beq.n	8003914 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 800390c:	693a      	ldr	r2, [r7, #16]
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	4313      	orrs	r3, r2
 8003912:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003914:	4a32      	ldr	r2, [pc, #200]	; (80039e0 <HAL_GPIO_Init+0x320>)
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800391a:	4b31      	ldr	r3, [pc, #196]	; (80039e0 <HAL_GPIO_Init+0x320>)
 800391c:	68db      	ldr	r3, [r3, #12]
 800391e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	43db      	mvns	r3, r3
 8003924:	693a      	ldr	r2, [r7, #16]
 8003926:	4013      	ands	r3, r2
 8003928:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003932:	2b00      	cmp	r3, #0
 8003934:	d003      	beq.n	800393e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003936:	693a      	ldr	r2, [r7, #16]
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	4313      	orrs	r3, r2
 800393c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800393e:	4a28      	ldr	r2, [pc, #160]	; (80039e0 <HAL_GPIO_Init+0x320>)
 8003940:	693b      	ldr	r3, [r7, #16]
 8003942:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003944:	4b26      	ldr	r3, [pc, #152]	; (80039e0 <HAL_GPIO_Init+0x320>)
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	43db      	mvns	r3, r3
 800394e:	693a      	ldr	r2, [r7, #16]
 8003950:	4013      	ands	r3, r2
 8003952:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800395c:	2b00      	cmp	r3, #0
 800395e:	d003      	beq.n	8003968 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8003960:	693a      	ldr	r2, [r7, #16]
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	4313      	orrs	r3, r2
 8003966:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003968:	4a1d      	ldr	r2, [pc, #116]	; (80039e0 <HAL_GPIO_Init+0x320>)
 800396a:	693b      	ldr	r3, [r7, #16]
 800396c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800396e:	4b1c      	ldr	r3, [pc, #112]	; (80039e0 <HAL_GPIO_Init+0x320>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	43db      	mvns	r3, r3
 8003978:	693a      	ldr	r2, [r7, #16]
 800397a:	4013      	ands	r3, r2
 800397c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003986:	2b00      	cmp	r3, #0
 8003988:	d003      	beq.n	8003992 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800398a:	693a      	ldr	r2, [r7, #16]
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	4313      	orrs	r3, r2
 8003990:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003992:	4a13      	ldr	r2, [pc, #76]	; (80039e0 <HAL_GPIO_Init+0x320>)
 8003994:	693b      	ldr	r3, [r7, #16]
 8003996:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003998:	697b      	ldr	r3, [r7, #20]
 800399a:	3301      	adds	r3, #1
 800399c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	681a      	ldr	r2, [r3, #0]
 80039a2:	697b      	ldr	r3, [r7, #20]
 80039a4:	fa22 f303 	lsr.w	r3, r2, r3
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	f47f ae91 	bne.w	80036d0 <HAL_GPIO_Init+0x10>
  }
}
 80039ae:	bf00      	nop
 80039b0:	bf00      	nop
 80039b2:	371c      	adds	r7, #28
 80039b4:	46bd      	mov	sp, r7
 80039b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ba:	4770      	bx	lr
 80039bc:	40021000 	.word	0x40021000
 80039c0:	40010000 	.word	0x40010000
 80039c4:	48000400 	.word	0x48000400
 80039c8:	48000800 	.word	0x48000800
 80039cc:	48000c00 	.word	0x48000c00
 80039d0:	48001000 	.word	0x48001000
 80039d4:	48001400 	.word	0x48001400
 80039d8:	48001800 	.word	0x48001800
 80039dc:	48001c00 	.word	0x48001c00
 80039e0:	40010400 	.word	0x40010400

080039e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b085      	sub	sp, #20
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
 80039ec:	460b      	mov	r3, r1
 80039ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	691a      	ldr	r2, [r3, #16]
 80039f4:	887b      	ldrh	r3, [r7, #2]
 80039f6:	4013      	ands	r3, r2
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d002      	beq.n	8003a02 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80039fc:	2301      	movs	r3, #1
 80039fe:	73fb      	strb	r3, [r7, #15]
 8003a00:	e001      	b.n	8003a06 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003a02:	2300      	movs	r3, #0
 8003a04:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003a06:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a08:	4618      	mov	r0, r3
 8003a0a:	3714      	adds	r7, #20
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a12:	4770      	bx	lr

08003a14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a14:	b480      	push	{r7}
 8003a16:	b083      	sub	sp, #12
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
 8003a1c:	460b      	mov	r3, r1
 8003a1e:	807b      	strh	r3, [r7, #2]
 8003a20:	4613      	mov	r3, r2
 8003a22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a24:	787b      	ldrb	r3, [r7, #1]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d003      	beq.n	8003a32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003a2a:	887a      	ldrh	r2, [r7, #2]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003a30:	e002      	b.n	8003a38 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003a32:	887a      	ldrh	r2, [r7, #2]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003a38:	bf00      	nop
 8003a3a:	370c      	adds	r7, #12
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a42:	4770      	bx	lr

08003a44 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b082      	sub	sp, #8
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003a4e:	4b08      	ldr	r3, [pc, #32]	; (8003a70 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a50:	695a      	ldr	r2, [r3, #20]
 8003a52:	88fb      	ldrh	r3, [r7, #6]
 8003a54:	4013      	ands	r3, r2
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d006      	beq.n	8003a68 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003a5a:	4a05      	ldr	r2, [pc, #20]	; (8003a70 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a5c:	88fb      	ldrh	r3, [r7, #6]
 8003a5e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003a60:	88fb      	ldrh	r3, [r7, #6]
 8003a62:	4618      	mov	r0, r3
 8003a64:	f7fe fe7c 	bl	8002760 <HAL_GPIO_EXTI_Callback>
  }
}
 8003a68:	bf00      	nop
 8003a6a:	3708      	adds	r7, #8
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bd80      	pop	{r7, pc}
 8003a70:	40010400 	.word	0x40010400

08003a74 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b082      	sub	sp, #8
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d101      	bne.n	8003a86 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003a82:	2301      	movs	r3, #1
 8003a84:	e08d      	b.n	8003ba2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d106      	bne.n	8003aa0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2200      	movs	r2, #0
 8003a96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003a9a:	6878      	ldr	r0, [r7, #4]
 8003a9c:	f000 f8b4 	bl	8003c08 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2224      	movs	r2, #36	; 0x24
 8003aa4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681a      	ldr	r2, [r3, #0]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f022 0201 	bic.w	r2, r2, #1
 8003ab6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	685a      	ldr	r2, [r3, #4]
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003ac4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	689a      	ldr	r2, [r3, #8]
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003ad4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	68db      	ldr	r3, [r3, #12]
 8003ada:	2b01      	cmp	r3, #1
 8003adc:	d107      	bne.n	8003aee <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	689a      	ldr	r2, [r3, #8]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003aea:	609a      	str	r2, [r3, #8]
 8003aec:	e006      	b.n	8003afc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	689a      	ldr	r2, [r3, #8]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003afa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	68db      	ldr	r3, [r3, #12]
 8003b00:	2b02      	cmp	r3, #2
 8003b02:	d108      	bne.n	8003b16 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	685a      	ldr	r2, [r3, #4]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b12:	605a      	str	r2, [r3, #4]
 8003b14:	e007      	b.n	8003b26 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	685a      	ldr	r2, [r3, #4]
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b24:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	687a      	ldr	r2, [r7, #4]
 8003b2e:	6812      	ldr	r2, [r2, #0]
 8003b30:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003b34:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b38:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	68da      	ldr	r2, [r3, #12]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003b48:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	691a      	ldr	r2, [r3, #16]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	695b      	ldr	r3, [r3, #20]
 8003b52:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	699b      	ldr	r3, [r3, #24]
 8003b5a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	430a      	orrs	r2, r1
 8003b62:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	69d9      	ldr	r1, [r3, #28]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6a1a      	ldr	r2, [r3, #32]
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	430a      	orrs	r2, r1
 8003b72:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f042 0201 	orr.w	r2, r2, #1
 8003b82:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2200      	movs	r2, #0
 8003b88:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2220      	movs	r2, #32
 8003b8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2200      	movs	r2, #0
 8003b96:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003ba0:	2300      	movs	r3, #0
}
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	3708      	adds	r7, #8
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bd80      	pop	{r7, pc}

08003baa <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003baa:	b580      	push	{r7, lr}
 8003bac:	b082      	sub	sp, #8
 8003bae:	af00      	add	r7, sp, #0
 8003bb0:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d101      	bne.n	8003bbc <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003bb8:	2301      	movs	r3, #1
 8003bba:	e021      	b.n	8003c00 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2224      	movs	r2, #36	; 0x24
 8003bc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	681a      	ldr	r2, [r3, #0]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f022 0201 	bic.w	r2, r2, #1
 8003bd2:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8003bd4:	6878      	ldr	r0, [r7, #4]
 8003bd6:	f000 f821 	bl	8003c1c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2200      	movs	r2, #0
 8003be4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2200      	movs	r2, #0
 8003bec:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003bfe:	2300      	movs	r3, #0
}
 8003c00:	4618      	mov	r0, r3
 8003c02:	3708      	adds	r7, #8
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bd80      	pop	{r7, pc}

08003c08 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8003c08:	b480      	push	{r7}
 8003c0a:	b083      	sub	sp, #12
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8003c10:	bf00      	nop
 8003c12:	370c      	adds	r7, #12
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr

08003c1c <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b083      	sub	sp, #12
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8003c24:	bf00      	nop
 8003c26:	370c      	adds	r7, #12
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2e:	4770      	bx	lr

08003c30 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b088      	sub	sp, #32
 8003c34:	af02      	add	r7, sp, #8
 8003c36:	60f8      	str	r0, [r7, #12]
 8003c38:	4608      	mov	r0, r1
 8003c3a:	4611      	mov	r1, r2
 8003c3c:	461a      	mov	r2, r3
 8003c3e:	4603      	mov	r3, r0
 8003c40:	817b      	strh	r3, [r7, #10]
 8003c42:	460b      	mov	r3, r1
 8003c44:	813b      	strh	r3, [r7, #8]
 8003c46:	4613      	mov	r3, r2
 8003c48:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c50:	b2db      	uxtb	r3, r3
 8003c52:	2b20      	cmp	r3, #32
 8003c54:	f040 80f9 	bne.w	8003e4a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c58:	6a3b      	ldr	r3, [r7, #32]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d002      	beq.n	8003c64 <HAL_I2C_Mem_Write+0x34>
 8003c5e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d105      	bne.n	8003c70 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c6a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	e0ed      	b.n	8003e4c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003c76:	2b01      	cmp	r3, #1
 8003c78:	d101      	bne.n	8003c7e <HAL_I2C_Mem_Write+0x4e>
 8003c7a:	2302      	movs	r3, #2
 8003c7c:	e0e6      	b.n	8003e4c <HAL_I2C_Mem_Write+0x21c>
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2201      	movs	r2, #1
 8003c82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003c86:	f7ff fb7b 	bl	8003380 <HAL_GetTick>
 8003c8a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003c8c:	697b      	ldr	r3, [r7, #20]
 8003c8e:	9300      	str	r3, [sp, #0]
 8003c90:	2319      	movs	r3, #25
 8003c92:	2201      	movs	r2, #1
 8003c94:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003c98:	68f8      	ldr	r0, [r7, #12]
 8003c9a:	f000 fac3 	bl	8004224 <I2C_WaitOnFlagUntilTimeout>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d001      	beq.n	8003ca8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	e0d1      	b.n	8003e4c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2221      	movs	r2, #33	; 0x21
 8003cac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2240      	movs	r2, #64	; 0x40
 8003cb4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	6a3a      	ldr	r2, [r7, #32]
 8003cc2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003cc8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	2200      	movs	r2, #0
 8003cce:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003cd0:	88f8      	ldrh	r0, [r7, #6]
 8003cd2:	893a      	ldrh	r2, [r7, #8]
 8003cd4:	8979      	ldrh	r1, [r7, #10]
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	9301      	str	r3, [sp, #4]
 8003cda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cdc:	9300      	str	r3, [sp, #0]
 8003cde:	4603      	mov	r3, r0
 8003ce0:	68f8      	ldr	r0, [r7, #12]
 8003ce2:	f000 f9d3 	bl	800408c <I2C_RequestMemoryWrite>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d005      	beq.n	8003cf8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	e0a9      	b.n	8003e4c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cfc:	b29b      	uxth	r3, r3
 8003cfe:	2bff      	cmp	r3, #255	; 0xff
 8003d00:	d90e      	bls.n	8003d20 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	22ff      	movs	r2, #255	; 0xff
 8003d06:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d0c:	b2da      	uxtb	r2, r3
 8003d0e:	8979      	ldrh	r1, [r7, #10]
 8003d10:	2300      	movs	r3, #0
 8003d12:	9300      	str	r3, [sp, #0]
 8003d14:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003d18:	68f8      	ldr	r0, [r7, #12]
 8003d1a:	f000 fc3d 	bl	8004598 <I2C_TransferConfig>
 8003d1e:	e00f      	b.n	8003d40 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d24:	b29a      	uxth	r2, r3
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d2e:	b2da      	uxtb	r2, r3
 8003d30:	8979      	ldrh	r1, [r7, #10]
 8003d32:	2300      	movs	r3, #0
 8003d34:	9300      	str	r3, [sp, #0]
 8003d36:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003d3a:	68f8      	ldr	r0, [r7, #12]
 8003d3c:	f000 fc2c 	bl	8004598 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d40:	697a      	ldr	r2, [r7, #20]
 8003d42:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003d44:	68f8      	ldr	r0, [r7, #12]
 8003d46:	f000 fabc 	bl	80042c2 <I2C_WaitOnTXISFlagUntilTimeout>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d001      	beq.n	8003d54 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003d50:	2301      	movs	r3, #1
 8003d52:	e07b      	b.n	8003e4c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d58:	781a      	ldrb	r2, [r3, #0]
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d64:	1c5a      	adds	r2, r3, #1
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d6e:	b29b      	uxth	r3, r3
 8003d70:	3b01      	subs	r3, #1
 8003d72:	b29a      	uxth	r2, r3
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d7c:	3b01      	subs	r3, #1
 8003d7e:	b29a      	uxth	r2, r3
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d88:	b29b      	uxth	r3, r3
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d034      	beq.n	8003df8 <HAL_I2C_Mem_Write+0x1c8>
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d130      	bne.n	8003df8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003d96:	697b      	ldr	r3, [r7, #20]
 8003d98:	9300      	str	r3, [sp, #0]
 8003d9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	2180      	movs	r1, #128	; 0x80
 8003da0:	68f8      	ldr	r0, [r7, #12]
 8003da2:	f000 fa3f 	bl	8004224 <I2C_WaitOnFlagUntilTimeout>
 8003da6:	4603      	mov	r3, r0
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d001      	beq.n	8003db0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003dac:	2301      	movs	r3, #1
 8003dae:	e04d      	b.n	8003e4c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003db4:	b29b      	uxth	r3, r3
 8003db6:	2bff      	cmp	r3, #255	; 0xff
 8003db8:	d90e      	bls.n	8003dd8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	22ff      	movs	r2, #255	; 0xff
 8003dbe:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dc4:	b2da      	uxtb	r2, r3
 8003dc6:	8979      	ldrh	r1, [r7, #10]
 8003dc8:	2300      	movs	r3, #0
 8003dca:	9300      	str	r3, [sp, #0]
 8003dcc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003dd0:	68f8      	ldr	r0, [r7, #12]
 8003dd2:	f000 fbe1 	bl	8004598 <I2C_TransferConfig>
 8003dd6:	e00f      	b.n	8003df8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ddc:	b29a      	uxth	r2, r3
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003de6:	b2da      	uxtb	r2, r3
 8003de8:	8979      	ldrh	r1, [r7, #10]
 8003dea:	2300      	movs	r3, #0
 8003dec:	9300      	str	r3, [sp, #0]
 8003dee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003df2:	68f8      	ldr	r0, [r7, #12]
 8003df4:	f000 fbd0 	bl	8004598 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dfc:	b29b      	uxth	r3, r3
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d19e      	bne.n	8003d40 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e02:	697a      	ldr	r2, [r7, #20]
 8003e04:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003e06:	68f8      	ldr	r0, [r7, #12]
 8003e08:	f000 faa2 	bl	8004350 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d001      	beq.n	8003e16 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	e01a      	b.n	8003e4c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	2220      	movs	r2, #32
 8003e1c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	6859      	ldr	r1, [r3, #4]
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681a      	ldr	r2, [r3, #0]
 8003e28:	4b0a      	ldr	r3, [pc, #40]	; (8003e54 <HAL_I2C_Mem_Write+0x224>)
 8003e2a:	400b      	ands	r3, r1
 8003e2c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	2220      	movs	r2, #32
 8003e32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	2200      	movs	r2, #0
 8003e42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003e46:	2300      	movs	r3, #0
 8003e48:	e000      	b.n	8003e4c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003e4a:	2302      	movs	r3, #2
  }
}
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	3718      	adds	r7, #24
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}
 8003e54:	fe00e800 	.word	0xfe00e800

08003e58 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b088      	sub	sp, #32
 8003e5c:	af02      	add	r7, sp, #8
 8003e5e:	60f8      	str	r0, [r7, #12]
 8003e60:	4608      	mov	r0, r1
 8003e62:	4611      	mov	r1, r2
 8003e64:	461a      	mov	r2, r3
 8003e66:	4603      	mov	r3, r0
 8003e68:	817b      	strh	r3, [r7, #10]
 8003e6a:	460b      	mov	r3, r1
 8003e6c:	813b      	strh	r3, [r7, #8]
 8003e6e:	4613      	mov	r3, r2
 8003e70:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e78:	b2db      	uxtb	r3, r3
 8003e7a:	2b20      	cmp	r3, #32
 8003e7c:	f040 80fd 	bne.w	800407a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e80:	6a3b      	ldr	r3, [r7, #32]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d002      	beq.n	8003e8c <HAL_I2C_Mem_Read+0x34>
 8003e86:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d105      	bne.n	8003e98 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003e92:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003e94:	2301      	movs	r3, #1
 8003e96:	e0f1      	b.n	800407c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003e9e:	2b01      	cmp	r3, #1
 8003ea0:	d101      	bne.n	8003ea6 <HAL_I2C_Mem_Read+0x4e>
 8003ea2:	2302      	movs	r3, #2
 8003ea4:	e0ea      	b.n	800407c <HAL_I2C_Mem_Read+0x224>
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2201      	movs	r2, #1
 8003eaa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003eae:	f7ff fa67 	bl	8003380 <HAL_GetTick>
 8003eb2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	9300      	str	r3, [sp, #0]
 8003eb8:	2319      	movs	r3, #25
 8003eba:	2201      	movs	r2, #1
 8003ebc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003ec0:	68f8      	ldr	r0, [r7, #12]
 8003ec2:	f000 f9af 	bl	8004224 <I2C_WaitOnFlagUntilTimeout>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d001      	beq.n	8003ed0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	e0d5      	b.n	800407c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	2222      	movs	r2, #34	; 0x22
 8003ed4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	2240      	movs	r2, #64	; 0x40
 8003edc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	6a3a      	ldr	r2, [r7, #32]
 8003eea:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003ef0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003ef8:	88f8      	ldrh	r0, [r7, #6]
 8003efa:	893a      	ldrh	r2, [r7, #8]
 8003efc:	8979      	ldrh	r1, [r7, #10]
 8003efe:	697b      	ldr	r3, [r7, #20]
 8003f00:	9301      	str	r3, [sp, #4]
 8003f02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f04:	9300      	str	r3, [sp, #0]
 8003f06:	4603      	mov	r3, r0
 8003f08:	68f8      	ldr	r0, [r7, #12]
 8003f0a:	f000 f913 	bl	8004134 <I2C_RequestMemoryRead>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d005      	beq.n	8003f20 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	2200      	movs	r2, #0
 8003f18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	e0ad      	b.n	800407c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f24:	b29b      	uxth	r3, r3
 8003f26:	2bff      	cmp	r3, #255	; 0xff
 8003f28:	d90e      	bls.n	8003f48 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	22ff      	movs	r2, #255	; 0xff
 8003f2e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f34:	b2da      	uxtb	r2, r3
 8003f36:	8979      	ldrh	r1, [r7, #10]
 8003f38:	4b52      	ldr	r3, [pc, #328]	; (8004084 <HAL_I2C_Mem_Read+0x22c>)
 8003f3a:	9300      	str	r3, [sp, #0]
 8003f3c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003f40:	68f8      	ldr	r0, [r7, #12]
 8003f42:	f000 fb29 	bl	8004598 <I2C_TransferConfig>
 8003f46:	e00f      	b.n	8003f68 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f4c:	b29a      	uxth	r2, r3
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f56:	b2da      	uxtb	r2, r3
 8003f58:	8979      	ldrh	r1, [r7, #10]
 8003f5a:	4b4a      	ldr	r3, [pc, #296]	; (8004084 <HAL_I2C_Mem_Read+0x22c>)
 8003f5c:	9300      	str	r3, [sp, #0]
 8003f5e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003f62:	68f8      	ldr	r0, [r7, #12]
 8003f64:	f000 fb18 	bl	8004598 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003f68:	697b      	ldr	r3, [r7, #20]
 8003f6a:	9300      	str	r3, [sp, #0]
 8003f6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f6e:	2200      	movs	r2, #0
 8003f70:	2104      	movs	r1, #4
 8003f72:	68f8      	ldr	r0, [r7, #12]
 8003f74:	f000 f956 	bl	8004224 <I2C_WaitOnFlagUntilTimeout>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d001      	beq.n	8003f82 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e07c      	b.n	800407c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f8c:	b2d2      	uxtb	r2, r2
 8003f8e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f94:	1c5a      	adds	r2, r3, #1
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f9e:	3b01      	subs	r3, #1
 8003fa0:	b29a      	uxth	r2, r3
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003faa:	b29b      	uxth	r3, r3
 8003fac:	3b01      	subs	r3, #1
 8003fae:	b29a      	uxth	r2, r3
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fb8:	b29b      	uxth	r3, r3
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d034      	beq.n	8004028 <HAL_I2C_Mem_Read+0x1d0>
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d130      	bne.n	8004028 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	9300      	str	r3, [sp, #0]
 8003fca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fcc:	2200      	movs	r2, #0
 8003fce:	2180      	movs	r1, #128	; 0x80
 8003fd0:	68f8      	ldr	r0, [r7, #12]
 8003fd2:	f000 f927 	bl	8004224 <I2C_WaitOnFlagUntilTimeout>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d001      	beq.n	8003fe0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	e04d      	b.n	800407c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fe4:	b29b      	uxth	r3, r3
 8003fe6:	2bff      	cmp	r3, #255	; 0xff
 8003fe8:	d90e      	bls.n	8004008 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	22ff      	movs	r2, #255	; 0xff
 8003fee:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ff4:	b2da      	uxtb	r2, r3
 8003ff6:	8979      	ldrh	r1, [r7, #10]
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	9300      	str	r3, [sp, #0]
 8003ffc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004000:	68f8      	ldr	r0, [r7, #12]
 8004002:	f000 fac9 	bl	8004598 <I2C_TransferConfig>
 8004006:	e00f      	b.n	8004028 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800400c:	b29a      	uxth	r2, r3
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004016:	b2da      	uxtb	r2, r3
 8004018:	8979      	ldrh	r1, [r7, #10]
 800401a:	2300      	movs	r3, #0
 800401c:	9300      	str	r3, [sp, #0]
 800401e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004022:	68f8      	ldr	r0, [r7, #12]
 8004024:	f000 fab8 	bl	8004598 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800402c:	b29b      	uxth	r3, r3
 800402e:	2b00      	cmp	r3, #0
 8004030:	d19a      	bne.n	8003f68 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004032:	697a      	ldr	r2, [r7, #20]
 8004034:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004036:	68f8      	ldr	r0, [r7, #12]
 8004038:	f000 f98a 	bl	8004350 <I2C_WaitOnSTOPFlagUntilTimeout>
 800403c:	4603      	mov	r3, r0
 800403e:	2b00      	cmp	r3, #0
 8004040:	d001      	beq.n	8004046 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004042:	2301      	movs	r3, #1
 8004044:	e01a      	b.n	800407c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	2220      	movs	r2, #32
 800404c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	6859      	ldr	r1, [r3, #4]
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	4b0b      	ldr	r3, [pc, #44]	; (8004088 <HAL_I2C_Mem_Read+0x230>)
 800405a:	400b      	ands	r3, r1
 800405c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	2220      	movs	r2, #32
 8004062:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	2200      	movs	r2, #0
 800406a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	2200      	movs	r2, #0
 8004072:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004076:	2300      	movs	r3, #0
 8004078:	e000      	b.n	800407c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800407a:	2302      	movs	r3, #2
  }
}
 800407c:	4618      	mov	r0, r3
 800407e:	3718      	adds	r7, #24
 8004080:	46bd      	mov	sp, r7
 8004082:	bd80      	pop	{r7, pc}
 8004084:	80002400 	.word	0x80002400
 8004088:	fe00e800 	.word	0xfe00e800

0800408c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b086      	sub	sp, #24
 8004090:	af02      	add	r7, sp, #8
 8004092:	60f8      	str	r0, [r7, #12]
 8004094:	4608      	mov	r0, r1
 8004096:	4611      	mov	r1, r2
 8004098:	461a      	mov	r2, r3
 800409a:	4603      	mov	r3, r0
 800409c:	817b      	strh	r3, [r7, #10]
 800409e:	460b      	mov	r3, r1
 80040a0:	813b      	strh	r3, [r7, #8]
 80040a2:	4613      	mov	r3, r2
 80040a4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80040a6:	88fb      	ldrh	r3, [r7, #6]
 80040a8:	b2da      	uxtb	r2, r3
 80040aa:	8979      	ldrh	r1, [r7, #10]
 80040ac:	4b20      	ldr	r3, [pc, #128]	; (8004130 <I2C_RequestMemoryWrite+0xa4>)
 80040ae:	9300      	str	r3, [sp, #0]
 80040b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80040b4:	68f8      	ldr	r0, [r7, #12]
 80040b6:	f000 fa6f 	bl	8004598 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040ba:	69fa      	ldr	r2, [r7, #28]
 80040bc:	69b9      	ldr	r1, [r7, #24]
 80040be:	68f8      	ldr	r0, [r7, #12]
 80040c0:	f000 f8ff 	bl	80042c2 <I2C_WaitOnTXISFlagUntilTimeout>
 80040c4:	4603      	mov	r3, r0
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d001      	beq.n	80040ce <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80040ca:	2301      	movs	r3, #1
 80040cc:	e02c      	b.n	8004128 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80040ce:	88fb      	ldrh	r3, [r7, #6]
 80040d0:	2b01      	cmp	r3, #1
 80040d2:	d105      	bne.n	80040e0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80040d4:	893b      	ldrh	r3, [r7, #8]
 80040d6:	b2da      	uxtb	r2, r3
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	629a      	str	r2, [r3, #40]	; 0x28
 80040de:	e015      	b.n	800410c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80040e0:	893b      	ldrh	r3, [r7, #8]
 80040e2:	0a1b      	lsrs	r3, r3, #8
 80040e4:	b29b      	uxth	r3, r3
 80040e6:	b2da      	uxtb	r2, r3
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040ee:	69fa      	ldr	r2, [r7, #28]
 80040f0:	69b9      	ldr	r1, [r7, #24]
 80040f2:	68f8      	ldr	r0, [r7, #12]
 80040f4:	f000 f8e5 	bl	80042c2 <I2C_WaitOnTXISFlagUntilTimeout>
 80040f8:	4603      	mov	r3, r0
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d001      	beq.n	8004102 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80040fe:	2301      	movs	r3, #1
 8004100:	e012      	b.n	8004128 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004102:	893b      	ldrh	r3, [r7, #8]
 8004104:	b2da      	uxtb	r2, r3
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800410c:	69fb      	ldr	r3, [r7, #28]
 800410e:	9300      	str	r3, [sp, #0]
 8004110:	69bb      	ldr	r3, [r7, #24]
 8004112:	2200      	movs	r2, #0
 8004114:	2180      	movs	r1, #128	; 0x80
 8004116:	68f8      	ldr	r0, [r7, #12]
 8004118:	f000 f884 	bl	8004224 <I2C_WaitOnFlagUntilTimeout>
 800411c:	4603      	mov	r3, r0
 800411e:	2b00      	cmp	r3, #0
 8004120:	d001      	beq.n	8004126 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	e000      	b.n	8004128 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004126:	2300      	movs	r3, #0
}
 8004128:	4618      	mov	r0, r3
 800412a:	3710      	adds	r7, #16
 800412c:	46bd      	mov	sp, r7
 800412e:	bd80      	pop	{r7, pc}
 8004130:	80002000 	.word	0x80002000

08004134 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b086      	sub	sp, #24
 8004138:	af02      	add	r7, sp, #8
 800413a:	60f8      	str	r0, [r7, #12]
 800413c:	4608      	mov	r0, r1
 800413e:	4611      	mov	r1, r2
 8004140:	461a      	mov	r2, r3
 8004142:	4603      	mov	r3, r0
 8004144:	817b      	strh	r3, [r7, #10]
 8004146:	460b      	mov	r3, r1
 8004148:	813b      	strh	r3, [r7, #8]
 800414a:	4613      	mov	r3, r2
 800414c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800414e:	88fb      	ldrh	r3, [r7, #6]
 8004150:	b2da      	uxtb	r2, r3
 8004152:	8979      	ldrh	r1, [r7, #10]
 8004154:	4b20      	ldr	r3, [pc, #128]	; (80041d8 <I2C_RequestMemoryRead+0xa4>)
 8004156:	9300      	str	r3, [sp, #0]
 8004158:	2300      	movs	r3, #0
 800415a:	68f8      	ldr	r0, [r7, #12]
 800415c:	f000 fa1c 	bl	8004598 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004160:	69fa      	ldr	r2, [r7, #28]
 8004162:	69b9      	ldr	r1, [r7, #24]
 8004164:	68f8      	ldr	r0, [r7, #12]
 8004166:	f000 f8ac 	bl	80042c2 <I2C_WaitOnTXISFlagUntilTimeout>
 800416a:	4603      	mov	r3, r0
 800416c:	2b00      	cmp	r3, #0
 800416e:	d001      	beq.n	8004174 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004170:	2301      	movs	r3, #1
 8004172:	e02c      	b.n	80041ce <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004174:	88fb      	ldrh	r3, [r7, #6]
 8004176:	2b01      	cmp	r3, #1
 8004178:	d105      	bne.n	8004186 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800417a:	893b      	ldrh	r3, [r7, #8]
 800417c:	b2da      	uxtb	r2, r3
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	629a      	str	r2, [r3, #40]	; 0x28
 8004184:	e015      	b.n	80041b2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004186:	893b      	ldrh	r3, [r7, #8]
 8004188:	0a1b      	lsrs	r3, r3, #8
 800418a:	b29b      	uxth	r3, r3
 800418c:	b2da      	uxtb	r2, r3
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004194:	69fa      	ldr	r2, [r7, #28]
 8004196:	69b9      	ldr	r1, [r7, #24]
 8004198:	68f8      	ldr	r0, [r7, #12]
 800419a:	f000 f892 	bl	80042c2 <I2C_WaitOnTXISFlagUntilTimeout>
 800419e:	4603      	mov	r3, r0
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d001      	beq.n	80041a8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80041a4:	2301      	movs	r3, #1
 80041a6:	e012      	b.n	80041ce <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80041a8:	893b      	ldrh	r3, [r7, #8]
 80041aa:	b2da      	uxtb	r2, r3
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80041b2:	69fb      	ldr	r3, [r7, #28]
 80041b4:	9300      	str	r3, [sp, #0]
 80041b6:	69bb      	ldr	r3, [r7, #24]
 80041b8:	2200      	movs	r2, #0
 80041ba:	2140      	movs	r1, #64	; 0x40
 80041bc:	68f8      	ldr	r0, [r7, #12]
 80041be:	f000 f831 	bl	8004224 <I2C_WaitOnFlagUntilTimeout>
 80041c2:	4603      	mov	r3, r0
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d001      	beq.n	80041cc <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80041c8:	2301      	movs	r3, #1
 80041ca:	e000      	b.n	80041ce <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80041cc:	2300      	movs	r3, #0
}
 80041ce:	4618      	mov	r0, r3
 80041d0:	3710      	adds	r7, #16
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd80      	pop	{r7, pc}
 80041d6:	bf00      	nop
 80041d8:	80002000 	.word	0x80002000

080041dc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80041dc:	b480      	push	{r7}
 80041de:	b083      	sub	sp, #12
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	699b      	ldr	r3, [r3, #24]
 80041ea:	f003 0302 	and.w	r3, r3, #2
 80041ee:	2b02      	cmp	r3, #2
 80041f0:	d103      	bne.n	80041fa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	2200      	movs	r2, #0
 80041f8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	699b      	ldr	r3, [r3, #24]
 8004200:	f003 0301 	and.w	r3, r3, #1
 8004204:	2b01      	cmp	r3, #1
 8004206:	d007      	beq.n	8004218 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	699a      	ldr	r2, [r3, #24]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f042 0201 	orr.w	r2, r2, #1
 8004216:	619a      	str	r2, [r3, #24]
  }
}
 8004218:	bf00      	nop
 800421a:	370c      	adds	r7, #12
 800421c:	46bd      	mov	sp, r7
 800421e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004222:	4770      	bx	lr

08004224 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b084      	sub	sp, #16
 8004228:	af00      	add	r7, sp, #0
 800422a:	60f8      	str	r0, [r7, #12]
 800422c:	60b9      	str	r1, [r7, #8]
 800422e:	603b      	str	r3, [r7, #0]
 8004230:	4613      	mov	r3, r2
 8004232:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004234:	e031      	b.n	800429a <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	f1b3 3fff 	cmp.w	r3, #4294967295
 800423c:	d02d      	beq.n	800429a <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800423e:	f7ff f89f 	bl	8003380 <HAL_GetTick>
 8004242:	4602      	mov	r2, r0
 8004244:	69bb      	ldr	r3, [r7, #24]
 8004246:	1ad3      	subs	r3, r2, r3
 8004248:	683a      	ldr	r2, [r7, #0]
 800424a:	429a      	cmp	r2, r3
 800424c:	d302      	bcc.n	8004254 <I2C_WaitOnFlagUntilTimeout+0x30>
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d122      	bne.n	800429a <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	699a      	ldr	r2, [r3, #24]
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	4013      	ands	r3, r2
 800425e:	68ba      	ldr	r2, [r7, #8]
 8004260:	429a      	cmp	r2, r3
 8004262:	bf0c      	ite	eq
 8004264:	2301      	moveq	r3, #1
 8004266:	2300      	movne	r3, #0
 8004268:	b2db      	uxtb	r3, r3
 800426a:	461a      	mov	r2, r3
 800426c:	79fb      	ldrb	r3, [r7, #7]
 800426e:	429a      	cmp	r2, r3
 8004270:	d113      	bne.n	800429a <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004276:	f043 0220 	orr.w	r2, r3, #32
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	2220      	movs	r2, #32
 8004282:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	2200      	movs	r2, #0
 800428a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2200      	movs	r2, #0
 8004292:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	e00f      	b.n	80042ba <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	699a      	ldr	r2, [r3, #24]
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	4013      	ands	r3, r2
 80042a4:	68ba      	ldr	r2, [r7, #8]
 80042a6:	429a      	cmp	r2, r3
 80042a8:	bf0c      	ite	eq
 80042aa:	2301      	moveq	r3, #1
 80042ac:	2300      	movne	r3, #0
 80042ae:	b2db      	uxtb	r3, r3
 80042b0:	461a      	mov	r2, r3
 80042b2:	79fb      	ldrb	r3, [r7, #7]
 80042b4:	429a      	cmp	r2, r3
 80042b6:	d0be      	beq.n	8004236 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80042b8:	2300      	movs	r3, #0
}
 80042ba:	4618      	mov	r0, r3
 80042bc:	3710      	adds	r7, #16
 80042be:	46bd      	mov	sp, r7
 80042c0:	bd80      	pop	{r7, pc}

080042c2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80042c2:	b580      	push	{r7, lr}
 80042c4:	b084      	sub	sp, #16
 80042c6:	af00      	add	r7, sp, #0
 80042c8:	60f8      	str	r0, [r7, #12]
 80042ca:	60b9      	str	r1, [r7, #8]
 80042cc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80042ce:	e033      	b.n	8004338 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80042d0:	687a      	ldr	r2, [r7, #4]
 80042d2:	68b9      	ldr	r1, [r7, #8]
 80042d4:	68f8      	ldr	r0, [r7, #12]
 80042d6:	f000 f87f 	bl	80043d8 <I2C_IsErrorOccurred>
 80042da:	4603      	mov	r3, r0
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d001      	beq.n	80042e4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80042e0:	2301      	movs	r3, #1
 80042e2:	e031      	b.n	8004348 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042e4:	68bb      	ldr	r3, [r7, #8]
 80042e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042ea:	d025      	beq.n	8004338 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042ec:	f7ff f848 	bl	8003380 <HAL_GetTick>
 80042f0:	4602      	mov	r2, r0
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	1ad3      	subs	r3, r2, r3
 80042f6:	68ba      	ldr	r2, [r7, #8]
 80042f8:	429a      	cmp	r2, r3
 80042fa:	d302      	bcc.n	8004302 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d11a      	bne.n	8004338 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	699b      	ldr	r3, [r3, #24]
 8004308:	f003 0302 	and.w	r3, r3, #2
 800430c:	2b02      	cmp	r3, #2
 800430e:	d013      	beq.n	8004338 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004314:	f043 0220 	orr.w	r2, r3, #32
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2220      	movs	r2, #32
 8004320:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	2200      	movs	r2, #0
 8004328:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2200      	movs	r2, #0
 8004330:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004334:	2301      	movs	r3, #1
 8004336:	e007      	b.n	8004348 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	699b      	ldr	r3, [r3, #24]
 800433e:	f003 0302 	and.w	r3, r3, #2
 8004342:	2b02      	cmp	r3, #2
 8004344:	d1c4      	bne.n	80042d0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004346:	2300      	movs	r3, #0
}
 8004348:	4618      	mov	r0, r3
 800434a:	3710      	adds	r7, #16
 800434c:	46bd      	mov	sp, r7
 800434e:	bd80      	pop	{r7, pc}

08004350 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b084      	sub	sp, #16
 8004354:	af00      	add	r7, sp, #0
 8004356:	60f8      	str	r0, [r7, #12]
 8004358:	60b9      	str	r1, [r7, #8]
 800435a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800435c:	e02f      	b.n	80043be <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800435e:	687a      	ldr	r2, [r7, #4]
 8004360:	68b9      	ldr	r1, [r7, #8]
 8004362:	68f8      	ldr	r0, [r7, #12]
 8004364:	f000 f838 	bl	80043d8 <I2C_IsErrorOccurred>
 8004368:	4603      	mov	r3, r0
 800436a:	2b00      	cmp	r3, #0
 800436c:	d001      	beq.n	8004372 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800436e:	2301      	movs	r3, #1
 8004370:	e02d      	b.n	80043ce <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004372:	f7ff f805 	bl	8003380 <HAL_GetTick>
 8004376:	4602      	mov	r2, r0
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	1ad3      	subs	r3, r2, r3
 800437c:	68ba      	ldr	r2, [r7, #8]
 800437e:	429a      	cmp	r2, r3
 8004380:	d302      	bcc.n	8004388 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d11a      	bne.n	80043be <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	699b      	ldr	r3, [r3, #24]
 800438e:	f003 0320 	and.w	r3, r3, #32
 8004392:	2b20      	cmp	r3, #32
 8004394:	d013      	beq.n	80043be <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800439a:	f043 0220 	orr.w	r2, r3, #32
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	2220      	movs	r2, #32
 80043a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2200      	movs	r2, #0
 80043ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	2200      	movs	r2, #0
 80043b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e007      	b.n	80043ce <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	699b      	ldr	r3, [r3, #24]
 80043c4:	f003 0320 	and.w	r3, r3, #32
 80043c8:	2b20      	cmp	r3, #32
 80043ca:	d1c8      	bne.n	800435e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80043cc:	2300      	movs	r3, #0
}
 80043ce:	4618      	mov	r0, r3
 80043d0:	3710      	adds	r7, #16
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bd80      	pop	{r7, pc}
	...

080043d8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b08a      	sub	sp, #40	; 0x28
 80043dc:	af00      	add	r7, sp, #0
 80043de:	60f8      	str	r0, [r7, #12]
 80043e0:	60b9      	str	r1, [r7, #8]
 80043e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80043e4:	2300      	movs	r3, #0
 80043e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	699b      	ldr	r3, [r3, #24]
 80043f0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80043f2:	2300      	movs	r3, #0
 80043f4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80043fa:	69bb      	ldr	r3, [r7, #24]
 80043fc:	f003 0310 	and.w	r3, r3, #16
 8004400:	2b00      	cmp	r3, #0
 8004402:	d068      	beq.n	80044d6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	2210      	movs	r2, #16
 800440a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800440c:	e049      	b.n	80044a2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800440e:	68bb      	ldr	r3, [r7, #8]
 8004410:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004414:	d045      	beq.n	80044a2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004416:	f7fe ffb3 	bl	8003380 <HAL_GetTick>
 800441a:	4602      	mov	r2, r0
 800441c:	69fb      	ldr	r3, [r7, #28]
 800441e:	1ad3      	subs	r3, r2, r3
 8004420:	68ba      	ldr	r2, [r7, #8]
 8004422:	429a      	cmp	r2, r3
 8004424:	d302      	bcc.n	800442c <I2C_IsErrorOccurred+0x54>
 8004426:	68bb      	ldr	r3, [r7, #8]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d13a      	bne.n	80044a2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	685b      	ldr	r3, [r3, #4]
 8004432:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004436:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800443e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	699b      	ldr	r3, [r3, #24]
 8004446:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800444a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800444e:	d121      	bne.n	8004494 <I2C_IsErrorOccurred+0xbc>
 8004450:	697b      	ldr	r3, [r7, #20]
 8004452:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004456:	d01d      	beq.n	8004494 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004458:	7cfb      	ldrb	r3, [r7, #19]
 800445a:	2b20      	cmp	r3, #32
 800445c:	d01a      	beq.n	8004494 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	685a      	ldr	r2, [r3, #4]
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800446c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800446e:	f7fe ff87 	bl	8003380 <HAL_GetTick>
 8004472:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004474:	e00e      	b.n	8004494 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004476:	f7fe ff83 	bl	8003380 <HAL_GetTick>
 800447a:	4602      	mov	r2, r0
 800447c:	69fb      	ldr	r3, [r7, #28]
 800447e:	1ad3      	subs	r3, r2, r3
 8004480:	2b19      	cmp	r3, #25
 8004482:	d907      	bls.n	8004494 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004484:	6a3b      	ldr	r3, [r7, #32]
 8004486:	f043 0320 	orr.w	r3, r3, #32
 800448a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8004492:	e006      	b.n	80044a2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	699b      	ldr	r3, [r3, #24]
 800449a:	f003 0320 	and.w	r3, r3, #32
 800449e:	2b20      	cmp	r3, #32
 80044a0:	d1e9      	bne.n	8004476 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	699b      	ldr	r3, [r3, #24]
 80044a8:	f003 0320 	and.w	r3, r3, #32
 80044ac:	2b20      	cmp	r3, #32
 80044ae:	d003      	beq.n	80044b8 <I2C_IsErrorOccurred+0xe0>
 80044b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d0aa      	beq.n	800440e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80044b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d103      	bne.n	80044c8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	2220      	movs	r2, #32
 80044c6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80044c8:	6a3b      	ldr	r3, [r7, #32]
 80044ca:	f043 0304 	orr.w	r3, r3, #4
 80044ce:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80044d0:	2301      	movs	r3, #1
 80044d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	699b      	ldr	r3, [r3, #24]
 80044dc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80044de:	69bb      	ldr	r3, [r7, #24]
 80044e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d00b      	beq.n	8004500 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80044e8:	6a3b      	ldr	r3, [r7, #32]
 80044ea:	f043 0301 	orr.w	r3, r3, #1
 80044ee:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80044f8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80044fa:	2301      	movs	r3, #1
 80044fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004500:	69bb      	ldr	r3, [r7, #24]
 8004502:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004506:	2b00      	cmp	r3, #0
 8004508:	d00b      	beq.n	8004522 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800450a:	6a3b      	ldr	r3, [r7, #32]
 800450c:	f043 0308 	orr.w	r3, r3, #8
 8004510:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800451a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800451c:	2301      	movs	r3, #1
 800451e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004522:	69bb      	ldr	r3, [r7, #24]
 8004524:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004528:	2b00      	cmp	r3, #0
 800452a:	d00b      	beq.n	8004544 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800452c:	6a3b      	ldr	r3, [r7, #32]
 800452e:	f043 0302 	orr.w	r3, r3, #2
 8004532:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f44f 7200 	mov.w	r2, #512	; 0x200
 800453c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8004544:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004548:	2b00      	cmp	r3, #0
 800454a:	d01c      	beq.n	8004586 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800454c:	68f8      	ldr	r0, [r7, #12]
 800454e:	f7ff fe45 	bl	80041dc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	6859      	ldr	r1, [r3, #4]
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681a      	ldr	r2, [r3, #0]
 800455c:	4b0d      	ldr	r3, [pc, #52]	; (8004594 <I2C_IsErrorOccurred+0x1bc>)
 800455e:	400b      	ands	r3, r1
 8004560:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004566:	6a3b      	ldr	r3, [r7, #32]
 8004568:	431a      	orrs	r2, r3
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	2220      	movs	r2, #32
 8004572:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	2200      	movs	r2, #0
 800457a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	2200      	movs	r2, #0
 8004582:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8004586:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800458a:	4618      	mov	r0, r3
 800458c:	3728      	adds	r7, #40	; 0x28
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}
 8004592:	bf00      	nop
 8004594:	fe00e800 	.word	0xfe00e800

08004598 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004598:	b480      	push	{r7}
 800459a:	b087      	sub	sp, #28
 800459c:	af00      	add	r7, sp, #0
 800459e:	60f8      	str	r0, [r7, #12]
 80045a0:	607b      	str	r3, [r7, #4]
 80045a2:	460b      	mov	r3, r1
 80045a4:	817b      	strh	r3, [r7, #10]
 80045a6:	4613      	mov	r3, r2
 80045a8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80045aa:	897b      	ldrh	r3, [r7, #10]
 80045ac:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80045b0:	7a7b      	ldrb	r3, [r7, #9]
 80045b2:	041b      	lsls	r3, r3, #16
 80045b4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80045b8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80045be:	6a3b      	ldr	r3, [r7, #32]
 80045c0:	4313      	orrs	r3, r2
 80045c2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80045c6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	685a      	ldr	r2, [r3, #4]
 80045ce:	6a3b      	ldr	r3, [r7, #32]
 80045d0:	0d5b      	lsrs	r3, r3, #21
 80045d2:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80045d6:	4b08      	ldr	r3, [pc, #32]	; (80045f8 <I2C_TransferConfig+0x60>)
 80045d8:	430b      	orrs	r3, r1
 80045da:	43db      	mvns	r3, r3
 80045dc:	ea02 0103 	and.w	r1, r2, r3
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	697a      	ldr	r2, [r7, #20]
 80045e6:	430a      	orrs	r2, r1
 80045e8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80045ea:	bf00      	nop
 80045ec:	371c      	adds	r7, #28
 80045ee:	46bd      	mov	sp, r7
 80045f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f4:	4770      	bx	lr
 80045f6:	bf00      	nop
 80045f8:	03ff63ff 	.word	0x03ff63ff

080045fc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b083      	sub	sp, #12
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
 8004604:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800460c:	b2db      	uxtb	r3, r3
 800460e:	2b20      	cmp	r3, #32
 8004610:	d138      	bne.n	8004684 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004618:	2b01      	cmp	r3, #1
 800461a:	d101      	bne.n	8004620 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800461c:	2302      	movs	r3, #2
 800461e:	e032      	b.n	8004686 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2201      	movs	r2, #1
 8004624:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2224      	movs	r2, #36	; 0x24
 800462c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	681a      	ldr	r2, [r3, #0]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f022 0201 	bic.w	r2, r2, #1
 800463e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	681a      	ldr	r2, [r3, #0]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800464e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	6819      	ldr	r1, [r3, #0]
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	683a      	ldr	r2, [r7, #0]
 800465c:	430a      	orrs	r2, r1
 800465e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	681a      	ldr	r2, [r3, #0]
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f042 0201 	orr.w	r2, r2, #1
 800466e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2220      	movs	r2, #32
 8004674:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2200      	movs	r2, #0
 800467c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004680:	2300      	movs	r3, #0
 8004682:	e000      	b.n	8004686 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004684:	2302      	movs	r3, #2
  }
}
 8004686:	4618      	mov	r0, r3
 8004688:	370c      	adds	r7, #12
 800468a:	46bd      	mov	sp, r7
 800468c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004690:	4770      	bx	lr
	...

08004694 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004694:	b480      	push	{r7}
 8004696:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004698:	4b0d      	ldr	r3, [pc, #52]	; (80046d0 <HAL_PWREx_GetVoltageRange+0x3c>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80046a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80046a4:	d102      	bne.n	80046ac <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80046a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80046aa:	e00b      	b.n	80046c4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80046ac:	4b08      	ldr	r3, [pc, #32]	; (80046d0 <HAL_PWREx_GetVoltageRange+0x3c>)
 80046ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80046b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80046ba:	d102      	bne.n	80046c2 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80046bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80046c0:	e000      	b.n	80046c4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80046c2:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80046c4:	4618      	mov	r0, r3
 80046c6:	46bd      	mov	sp, r7
 80046c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046cc:	4770      	bx	lr
 80046ce:	bf00      	nop
 80046d0:	40007000 	.word	0x40007000

080046d4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b088      	sub	sp, #32
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d102      	bne.n	80046e8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80046e2:	2301      	movs	r3, #1
 80046e4:	f000 bc08 	b.w	8004ef8 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80046e8:	4b96      	ldr	r3, [pc, #600]	; (8004944 <HAL_RCC_OscConfig+0x270>)
 80046ea:	689b      	ldr	r3, [r3, #8]
 80046ec:	f003 030c 	and.w	r3, r3, #12
 80046f0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80046f2:	4b94      	ldr	r3, [pc, #592]	; (8004944 <HAL_RCC_OscConfig+0x270>)
 80046f4:	68db      	ldr	r3, [r3, #12]
 80046f6:	f003 0303 	and.w	r3, r3, #3
 80046fa:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f003 0310 	and.w	r3, r3, #16
 8004704:	2b00      	cmp	r3, #0
 8004706:	f000 80e4 	beq.w	80048d2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800470a:	69bb      	ldr	r3, [r7, #24]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d007      	beq.n	8004720 <HAL_RCC_OscConfig+0x4c>
 8004710:	69bb      	ldr	r3, [r7, #24]
 8004712:	2b0c      	cmp	r3, #12
 8004714:	f040 808b 	bne.w	800482e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004718:	697b      	ldr	r3, [r7, #20]
 800471a:	2b01      	cmp	r3, #1
 800471c:	f040 8087 	bne.w	800482e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004720:	4b88      	ldr	r3, [pc, #544]	; (8004944 <HAL_RCC_OscConfig+0x270>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f003 0302 	and.w	r3, r3, #2
 8004728:	2b00      	cmp	r3, #0
 800472a:	d005      	beq.n	8004738 <HAL_RCC_OscConfig+0x64>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	699b      	ldr	r3, [r3, #24]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d101      	bne.n	8004738 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004734:	2301      	movs	r3, #1
 8004736:	e3df      	b.n	8004ef8 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6a1a      	ldr	r2, [r3, #32]
 800473c:	4b81      	ldr	r3, [pc, #516]	; (8004944 <HAL_RCC_OscConfig+0x270>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f003 0308 	and.w	r3, r3, #8
 8004744:	2b00      	cmp	r3, #0
 8004746:	d004      	beq.n	8004752 <HAL_RCC_OscConfig+0x7e>
 8004748:	4b7e      	ldr	r3, [pc, #504]	; (8004944 <HAL_RCC_OscConfig+0x270>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004750:	e005      	b.n	800475e <HAL_RCC_OscConfig+0x8a>
 8004752:	4b7c      	ldr	r3, [pc, #496]	; (8004944 <HAL_RCC_OscConfig+0x270>)
 8004754:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004758:	091b      	lsrs	r3, r3, #4
 800475a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800475e:	4293      	cmp	r3, r2
 8004760:	d223      	bcs.n	80047aa <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6a1b      	ldr	r3, [r3, #32]
 8004766:	4618      	mov	r0, r3
 8004768:	f000 fdcc 	bl	8005304 <RCC_SetFlashLatencyFromMSIRange>
 800476c:	4603      	mov	r3, r0
 800476e:	2b00      	cmp	r3, #0
 8004770:	d001      	beq.n	8004776 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	e3c0      	b.n	8004ef8 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004776:	4b73      	ldr	r3, [pc, #460]	; (8004944 <HAL_RCC_OscConfig+0x270>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a72      	ldr	r2, [pc, #456]	; (8004944 <HAL_RCC_OscConfig+0x270>)
 800477c:	f043 0308 	orr.w	r3, r3, #8
 8004780:	6013      	str	r3, [r2, #0]
 8004782:	4b70      	ldr	r3, [pc, #448]	; (8004944 <HAL_RCC_OscConfig+0x270>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6a1b      	ldr	r3, [r3, #32]
 800478e:	496d      	ldr	r1, [pc, #436]	; (8004944 <HAL_RCC_OscConfig+0x270>)
 8004790:	4313      	orrs	r3, r2
 8004792:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004794:	4b6b      	ldr	r3, [pc, #428]	; (8004944 <HAL_RCC_OscConfig+0x270>)
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	69db      	ldr	r3, [r3, #28]
 80047a0:	021b      	lsls	r3, r3, #8
 80047a2:	4968      	ldr	r1, [pc, #416]	; (8004944 <HAL_RCC_OscConfig+0x270>)
 80047a4:	4313      	orrs	r3, r2
 80047a6:	604b      	str	r3, [r1, #4]
 80047a8:	e025      	b.n	80047f6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80047aa:	4b66      	ldr	r3, [pc, #408]	; (8004944 <HAL_RCC_OscConfig+0x270>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4a65      	ldr	r2, [pc, #404]	; (8004944 <HAL_RCC_OscConfig+0x270>)
 80047b0:	f043 0308 	orr.w	r3, r3, #8
 80047b4:	6013      	str	r3, [r2, #0]
 80047b6:	4b63      	ldr	r3, [pc, #396]	; (8004944 <HAL_RCC_OscConfig+0x270>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6a1b      	ldr	r3, [r3, #32]
 80047c2:	4960      	ldr	r1, [pc, #384]	; (8004944 <HAL_RCC_OscConfig+0x270>)
 80047c4:	4313      	orrs	r3, r2
 80047c6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80047c8:	4b5e      	ldr	r3, [pc, #376]	; (8004944 <HAL_RCC_OscConfig+0x270>)
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	69db      	ldr	r3, [r3, #28]
 80047d4:	021b      	lsls	r3, r3, #8
 80047d6:	495b      	ldr	r1, [pc, #364]	; (8004944 <HAL_RCC_OscConfig+0x270>)
 80047d8:	4313      	orrs	r3, r2
 80047da:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80047dc:	69bb      	ldr	r3, [r7, #24]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d109      	bne.n	80047f6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6a1b      	ldr	r3, [r3, #32]
 80047e6:	4618      	mov	r0, r3
 80047e8:	f000 fd8c 	bl	8005304 <RCC_SetFlashLatencyFromMSIRange>
 80047ec:	4603      	mov	r3, r0
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d001      	beq.n	80047f6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80047f2:	2301      	movs	r3, #1
 80047f4:	e380      	b.n	8004ef8 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80047f6:	f000 fcc1 	bl	800517c <HAL_RCC_GetSysClockFreq>
 80047fa:	4602      	mov	r2, r0
 80047fc:	4b51      	ldr	r3, [pc, #324]	; (8004944 <HAL_RCC_OscConfig+0x270>)
 80047fe:	689b      	ldr	r3, [r3, #8]
 8004800:	091b      	lsrs	r3, r3, #4
 8004802:	f003 030f 	and.w	r3, r3, #15
 8004806:	4950      	ldr	r1, [pc, #320]	; (8004948 <HAL_RCC_OscConfig+0x274>)
 8004808:	5ccb      	ldrb	r3, [r1, r3]
 800480a:	f003 031f 	and.w	r3, r3, #31
 800480e:	fa22 f303 	lsr.w	r3, r2, r3
 8004812:	4a4e      	ldr	r2, [pc, #312]	; (800494c <HAL_RCC_OscConfig+0x278>)
 8004814:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004816:	4b4e      	ldr	r3, [pc, #312]	; (8004950 <HAL_RCC_OscConfig+0x27c>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4618      	mov	r0, r3
 800481c:	f7fe fd60 	bl	80032e0 <HAL_InitTick>
 8004820:	4603      	mov	r3, r0
 8004822:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004824:	7bfb      	ldrb	r3, [r7, #15]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d052      	beq.n	80048d0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800482a:	7bfb      	ldrb	r3, [r7, #15]
 800482c:	e364      	b.n	8004ef8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	699b      	ldr	r3, [r3, #24]
 8004832:	2b00      	cmp	r3, #0
 8004834:	d032      	beq.n	800489c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004836:	4b43      	ldr	r3, [pc, #268]	; (8004944 <HAL_RCC_OscConfig+0x270>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	4a42      	ldr	r2, [pc, #264]	; (8004944 <HAL_RCC_OscConfig+0x270>)
 800483c:	f043 0301 	orr.w	r3, r3, #1
 8004840:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004842:	f7fe fd9d 	bl	8003380 <HAL_GetTick>
 8004846:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004848:	e008      	b.n	800485c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800484a:	f7fe fd99 	bl	8003380 <HAL_GetTick>
 800484e:	4602      	mov	r2, r0
 8004850:	693b      	ldr	r3, [r7, #16]
 8004852:	1ad3      	subs	r3, r2, r3
 8004854:	2b02      	cmp	r3, #2
 8004856:	d901      	bls.n	800485c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004858:	2303      	movs	r3, #3
 800485a:	e34d      	b.n	8004ef8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800485c:	4b39      	ldr	r3, [pc, #228]	; (8004944 <HAL_RCC_OscConfig+0x270>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f003 0302 	and.w	r3, r3, #2
 8004864:	2b00      	cmp	r3, #0
 8004866:	d0f0      	beq.n	800484a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004868:	4b36      	ldr	r3, [pc, #216]	; (8004944 <HAL_RCC_OscConfig+0x270>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	4a35      	ldr	r2, [pc, #212]	; (8004944 <HAL_RCC_OscConfig+0x270>)
 800486e:	f043 0308 	orr.w	r3, r3, #8
 8004872:	6013      	str	r3, [r2, #0]
 8004874:	4b33      	ldr	r3, [pc, #204]	; (8004944 <HAL_RCC_OscConfig+0x270>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6a1b      	ldr	r3, [r3, #32]
 8004880:	4930      	ldr	r1, [pc, #192]	; (8004944 <HAL_RCC_OscConfig+0x270>)
 8004882:	4313      	orrs	r3, r2
 8004884:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004886:	4b2f      	ldr	r3, [pc, #188]	; (8004944 <HAL_RCC_OscConfig+0x270>)
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	69db      	ldr	r3, [r3, #28]
 8004892:	021b      	lsls	r3, r3, #8
 8004894:	492b      	ldr	r1, [pc, #172]	; (8004944 <HAL_RCC_OscConfig+0x270>)
 8004896:	4313      	orrs	r3, r2
 8004898:	604b      	str	r3, [r1, #4]
 800489a:	e01a      	b.n	80048d2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800489c:	4b29      	ldr	r3, [pc, #164]	; (8004944 <HAL_RCC_OscConfig+0x270>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a28      	ldr	r2, [pc, #160]	; (8004944 <HAL_RCC_OscConfig+0x270>)
 80048a2:	f023 0301 	bic.w	r3, r3, #1
 80048a6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80048a8:	f7fe fd6a 	bl	8003380 <HAL_GetTick>
 80048ac:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80048ae:	e008      	b.n	80048c2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80048b0:	f7fe fd66 	bl	8003380 <HAL_GetTick>
 80048b4:	4602      	mov	r2, r0
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	1ad3      	subs	r3, r2, r3
 80048ba:	2b02      	cmp	r3, #2
 80048bc:	d901      	bls.n	80048c2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80048be:	2303      	movs	r3, #3
 80048c0:	e31a      	b.n	8004ef8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80048c2:	4b20      	ldr	r3, [pc, #128]	; (8004944 <HAL_RCC_OscConfig+0x270>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f003 0302 	and.w	r3, r3, #2
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d1f0      	bne.n	80048b0 <HAL_RCC_OscConfig+0x1dc>
 80048ce:	e000      	b.n	80048d2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80048d0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f003 0301 	and.w	r3, r3, #1
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d073      	beq.n	80049c6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80048de:	69bb      	ldr	r3, [r7, #24]
 80048e0:	2b08      	cmp	r3, #8
 80048e2:	d005      	beq.n	80048f0 <HAL_RCC_OscConfig+0x21c>
 80048e4:	69bb      	ldr	r3, [r7, #24]
 80048e6:	2b0c      	cmp	r3, #12
 80048e8:	d10e      	bne.n	8004908 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80048ea:	697b      	ldr	r3, [r7, #20]
 80048ec:	2b03      	cmp	r3, #3
 80048ee:	d10b      	bne.n	8004908 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048f0:	4b14      	ldr	r3, [pc, #80]	; (8004944 <HAL_RCC_OscConfig+0x270>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d063      	beq.n	80049c4 <HAL_RCC_OscConfig+0x2f0>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	685b      	ldr	r3, [r3, #4]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d15f      	bne.n	80049c4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004904:	2301      	movs	r3, #1
 8004906:	e2f7      	b.n	8004ef8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004910:	d106      	bne.n	8004920 <HAL_RCC_OscConfig+0x24c>
 8004912:	4b0c      	ldr	r3, [pc, #48]	; (8004944 <HAL_RCC_OscConfig+0x270>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a0b      	ldr	r2, [pc, #44]	; (8004944 <HAL_RCC_OscConfig+0x270>)
 8004918:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800491c:	6013      	str	r3, [r2, #0]
 800491e:	e025      	b.n	800496c <HAL_RCC_OscConfig+0x298>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004928:	d114      	bne.n	8004954 <HAL_RCC_OscConfig+0x280>
 800492a:	4b06      	ldr	r3, [pc, #24]	; (8004944 <HAL_RCC_OscConfig+0x270>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	4a05      	ldr	r2, [pc, #20]	; (8004944 <HAL_RCC_OscConfig+0x270>)
 8004930:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004934:	6013      	str	r3, [r2, #0]
 8004936:	4b03      	ldr	r3, [pc, #12]	; (8004944 <HAL_RCC_OscConfig+0x270>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4a02      	ldr	r2, [pc, #8]	; (8004944 <HAL_RCC_OscConfig+0x270>)
 800493c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004940:	6013      	str	r3, [r2, #0]
 8004942:	e013      	b.n	800496c <HAL_RCC_OscConfig+0x298>
 8004944:	40021000 	.word	0x40021000
 8004948:	0800bde8 	.word	0x0800bde8
 800494c:	20000024 	.word	0x20000024
 8004950:	20000028 	.word	0x20000028
 8004954:	4ba0      	ldr	r3, [pc, #640]	; (8004bd8 <HAL_RCC_OscConfig+0x504>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a9f      	ldr	r2, [pc, #636]	; (8004bd8 <HAL_RCC_OscConfig+0x504>)
 800495a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800495e:	6013      	str	r3, [r2, #0]
 8004960:	4b9d      	ldr	r3, [pc, #628]	; (8004bd8 <HAL_RCC_OscConfig+0x504>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	4a9c      	ldr	r2, [pc, #624]	; (8004bd8 <HAL_RCC_OscConfig+0x504>)
 8004966:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800496a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	685b      	ldr	r3, [r3, #4]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d013      	beq.n	800499c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004974:	f7fe fd04 	bl	8003380 <HAL_GetTick>
 8004978:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800497a:	e008      	b.n	800498e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800497c:	f7fe fd00 	bl	8003380 <HAL_GetTick>
 8004980:	4602      	mov	r2, r0
 8004982:	693b      	ldr	r3, [r7, #16]
 8004984:	1ad3      	subs	r3, r2, r3
 8004986:	2b64      	cmp	r3, #100	; 0x64
 8004988:	d901      	bls.n	800498e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800498a:	2303      	movs	r3, #3
 800498c:	e2b4      	b.n	8004ef8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800498e:	4b92      	ldr	r3, [pc, #584]	; (8004bd8 <HAL_RCC_OscConfig+0x504>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004996:	2b00      	cmp	r3, #0
 8004998:	d0f0      	beq.n	800497c <HAL_RCC_OscConfig+0x2a8>
 800499a:	e014      	b.n	80049c6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800499c:	f7fe fcf0 	bl	8003380 <HAL_GetTick>
 80049a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80049a2:	e008      	b.n	80049b6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049a4:	f7fe fcec 	bl	8003380 <HAL_GetTick>
 80049a8:	4602      	mov	r2, r0
 80049aa:	693b      	ldr	r3, [r7, #16]
 80049ac:	1ad3      	subs	r3, r2, r3
 80049ae:	2b64      	cmp	r3, #100	; 0x64
 80049b0:	d901      	bls.n	80049b6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80049b2:	2303      	movs	r3, #3
 80049b4:	e2a0      	b.n	8004ef8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80049b6:	4b88      	ldr	r3, [pc, #544]	; (8004bd8 <HAL_RCC_OscConfig+0x504>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d1f0      	bne.n	80049a4 <HAL_RCC_OscConfig+0x2d0>
 80049c2:	e000      	b.n	80049c6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f003 0302 	and.w	r3, r3, #2
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d060      	beq.n	8004a94 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80049d2:	69bb      	ldr	r3, [r7, #24]
 80049d4:	2b04      	cmp	r3, #4
 80049d6:	d005      	beq.n	80049e4 <HAL_RCC_OscConfig+0x310>
 80049d8:	69bb      	ldr	r3, [r7, #24]
 80049da:	2b0c      	cmp	r3, #12
 80049dc:	d119      	bne.n	8004a12 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80049de:	697b      	ldr	r3, [r7, #20]
 80049e0:	2b02      	cmp	r3, #2
 80049e2:	d116      	bne.n	8004a12 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80049e4:	4b7c      	ldr	r3, [pc, #496]	; (8004bd8 <HAL_RCC_OscConfig+0x504>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d005      	beq.n	80049fc <HAL_RCC_OscConfig+0x328>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	68db      	ldr	r3, [r3, #12]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d101      	bne.n	80049fc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80049f8:	2301      	movs	r3, #1
 80049fa:	e27d      	b.n	8004ef8 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049fc:	4b76      	ldr	r3, [pc, #472]	; (8004bd8 <HAL_RCC_OscConfig+0x504>)
 80049fe:	685b      	ldr	r3, [r3, #4]
 8004a00:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	691b      	ldr	r3, [r3, #16]
 8004a08:	061b      	lsls	r3, r3, #24
 8004a0a:	4973      	ldr	r1, [pc, #460]	; (8004bd8 <HAL_RCC_OscConfig+0x504>)
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004a10:	e040      	b.n	8004a94 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	68db      	ldr	r3, [r3, #12]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d023      	beq.n	8004a62 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a1a:	4b6f      	ldr	r3, [pc, #444]	; (8004bd8 <HAL_RCC_OscConfig+0x504>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4a6e      	ldr	r2, [pc, #440]	; (8004bd8 <HAL_RCC_OscConfig+0x504>)
 8004a20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a24:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a26:	f7fe fcab 	bl	8003380 <HAL_GetTick>
 8004a2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a2c:	e008      	b.n	8004a40 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a2e:	f7fe fca7 	bl	8003380 <HAL_GetTick>
 8004a32:	4602      	mov	r2, r0
 8004a34:	693b      	ldr	r3, [r7, #16]
 8004a36:	1ad3      	subs	r3, r2, r3
 8004a38:	2b02      	cmp	r3, #2
 8004a3a:	d901      	bls.n	8004a40 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004a3c:	2303      	movs	r3, #3
 8004a3e:	e25b      	b.n	8004ef8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a40:	4b65      	ldr	r3, [pc, #404]	; (8004bd8 <HAL_RCC_OscConfig+0x504>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d0f0      	beq.n	8004a2e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a4c:	4b62      	ldr	r3, [pc, #392]	; (8004bd8 <HAL_RCC_OscConfig+0x504>)
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	691b      	ldr	r3, [r3, #16]
 8004a58:	061b      	lsls	r3, r3, #24
 8004a5a:	495f      	ldr	r1, [pc, #380]	; (8004bd8 <HAL_RCC_OscConfig+0x504>)
 8004a5c:	4313      	orrs	r3, r2
 8004a5e:	604b      	str	r3, [r1, #4]
 8004a60:	e018      	b.n	8004a94 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a62:	4b5d      	ldr	r3, [pc, #372]	; (8004bd8 <HAL_RCC_OscConfig+0x504>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4a5c      	ldr	r2, [pc, #368]	; (8004bd8 <HAL_RCC_OscConfig+0x504>)
 8004a68:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004a6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a6e:	f7fe fc87 	bl	8003380 <HAL_GetTick>
 8004a72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004a74:	e008      	b.n	8004a88 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a76:	f7fe fc83 	bl	8003380 <HAL_GetTick>
 8004a7a:	4602      	mov	r2, r0
 8004a7c:	693b      	ldr	r3, [r7, #16]
 8004a7e:	1ad3      	subs	r3, r2, r3
 8004a80:	2b02      	cmp	r3, #2
 8004a82:	d901      	bls.n	8004a88 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004a84:	2303      	movs	r3, #3
 8004a86:	e237      	b.n	8004ef8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004a88:	4b53      	ldr	r3, [pc, #332]	; (8004bd8 <HAL_RCC_OscConfig+0x504>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d1f0      	bne.n	8004a76 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f003 0308 	and.w	r3, r3, #8
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d03c      	beq.n	8004b1a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	695b      	ldr	r3, [r3, #20]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d01c      	beq.n	8004ae2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004aa8:	4b4b      	ldr	r3, [pc, #300]	; (8004bd8 <HAL_RCC_OscConfig+0x504>)
 8004aaa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004aae:	4a4a      	ldr	r2, [pc, #296]	; (8004bd8 <HAL_RCC_OscConfig+0x504>)
 8004ab0:	f043 0301 	orr.w	r3, r3, #1
 8004ab4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ab8:	f7fe fc62 	bl	8003380 <HAL_GetTick>
 8004abc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004abe:	e008      	b.n	8004ad2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ac0:	f7fe fc5e 	bl	8003380 <HAL_GetTick>
 8004ac4:	4602      	mov	r2, r0
 8004ac6:	693b      	ldr	r3, [r7, #16]
 8004ac8:	1ad3      	subs	r3, r2, r3
 8004aca:	2b02      	cmp	r3, #2
 8004acc:	d901      	bls.n	8004ad2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004ace:	2303      	movs	r3, #3
 8004ad0:	e212      	b.n	8004ef8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004ad2:	4b41      	ldr	r3, [pc, #260]	; (8004bd8 <HAL_RCC_OscConfig+0x504>)
 8004ad4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004ad8:	f003 0302 	and.w	r3, r3, #2
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d0ef      	beq.n	8004ac0 <HAL_RCC_OscConfig+0x3ec>
 8004ae0:	e01b      	b.n	8004b1a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ae2:	4b3d      	ldr	r3, [pc, #244]	; (8004bd8 <HAL_RCC_OscConfig+0x504>)
 8004ae4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004ae8:	4a3b      	ldr	r2, [pc, #236]	; (8004bd8 <HAL_RCC_OscConfig+0x504>)
 8004aea:	f023 0301 	bic.w	r3, r3, #1
 8004aee:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004af2:	f7fe fc45 	bl	8003380 <HAL_GetTick>
 8004af6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004af8:	e008      	b.n	8004b0c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004afa:	f7fe fc41 	bl	8003380 <HAL_GetTick>
 8004afe:	4602      	mov	r2, r0
 8004b00:	693b      	ldr	r3, [r7, #16]
 8004b02:	1ad3      	subs	r3, r2, r3
 8004b04:	2b02      	cmp	r3, #2
 8004b06:	d901      	bls.n	8004b0c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004b08:	2303      	movs	r3, #3
 8004b0a:	e1f5      	b.n	8004ef8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004b0c:	4b32      	ldr	r3, [pc, #200]	; (8004bd8 <HAL_RCC_OscConfig+0x504>)
 8004b0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004b12:	f003 0302 	and.w	r3, r3, #2
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d1ef      	bne.n	8004afa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f003 0304 	and.w	r3, r3, #4
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	f000 80a6 	beq.w	8004c74 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b28:	2300      	movs	r3, #0
 8004b2a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004b2c:	4b2a      	ldr	r3, [pc, #168]	; (8004bd8 <HAL_RCC_OscConfig+0x504>)
 8004b2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d10d      	bne.n	8004b54 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b38:	4b27      	ldr	r3, [pc, #156]	; (8004bd8 <HAL_RCC_OscConfig+0x504>)
 8004b3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b3c:	4a26      	ldr	r2, [pc, #152]	; (8004bd8 <HAL_RCC_OscConfig+0x504>)
 8004b3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b42:	6593      	str	r3, [r2, #88]	; 0x58
 8004b44:	4b24      	ldr	r3, [pc, #144]	; (8004bd8 <HAL_RCC_OscConfig+0x504>)
 8004b46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b4c:	60bb      	str	r3, [r7, #8]
 8004b4e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b50:	2301      	movs	r3, #1
 8004b52:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b54:	4b21      	ldr	r3, [pc, #132]	; (8004bdc <HAL_RCC_OscConfig+0x508>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d118      	bne.n	8004b92 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004b60:	4b1e      	ldr	r3, [pc, #120]	; (8004bdc <HAL_RCC_OscConfig+0x508>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4a1d      	ldr	r2, [pc, #116]	; (8004bdc <HAL_RCC_OscConfig+0x508>)
 8004b66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b6a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b6c:	f7fe fc08 	bl	8003380 <HAL_GetTick>
 8004b70:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b72:	e008      	b.n	8004b86 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b74:	f7fe fc04 	bl	8003380 <HAL_GetTick>
 8004b78:	4602      	mov	r2, r0
 8004b7a:	693b      	ldr	r3, [r7, #16]
 8004b7c:	1ad3      	subs	r3, r2, r3
 8004b7e:	2b02      	cmp	r3, #2
 8004b80:	d901      	bls.n	8004b86 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004b82:	2303      	movs	r3, #3
 8004b84:	e1b8      	b.n	8004ef8 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b86:	4b15      	ldr	r3, [pc, #84]	; (8004bdc <HAL_RCC_OscConfig+0x508>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d0f0      	beq.n	8004b74 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	689b      	ldr	r3, [r3, #8]
 8004b96:	2b01      	cmp	r3, #1
 8004b98:	d108      	bne.n	8004bac <HAL_RCC_OscConfig+0x4d8>
 8004b9a:	4b0f      	ldr	r3, [pc, #60]	; (8004bd8 <HAL_RCC_OscConfig+0x504>)
 8004b9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ba0:	4a0d      	ldr	r2, [pc, #52]	; (8004bd8 <HAL_RCC_OscConfig+0x504>)
 8004ba2:	f043 0301 	orr.w	r3, r3, #1
 8004ba6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004baa:	e029      	b.n	8004c00 <HAL_RCC_OscConfig+0x52c>
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	689b      	ldr	r3, [r3, #8]
 8004bb0:	2b05      	cmp	r3, #5
 8004bb2:	d115      	bne.n	8004be0 <HAL_RCC_OscConfig+0x50c>
 8004bb4:	4b08      	ldr	r3, [pc, #32]	; (8004bd8 <HAL_RCC_OscConfig+0x504>)
 8004bb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bba:	4a07      	ldr	r2, [pc, #28]	; (8004bd8 <HAL_RCC_OscConfig+0x504>)
 8004bbc:	f043 0304 	orr.w	r3, r3, #4
 8004bc0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004bc4:	4b04      	ldr	r3, [pc, #16]	; (8004bd8 <HAL_RCC_OscConfig+0x504>)
 8004bc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bca:	4a03      	ldr	r2, [pc, #12]	; (8004bd8 <HAL_RCC_OscConfig+0x504>)
 8004bcc:	f043 0301 	orr.w	r3, r3, #1
 8004bd0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004bd4:	e014      	b.n	8004c00 <HAL_RCC_OscConfig+0x52c>
 8004bd6:	bf00      	nop
 8004bd8:	40021000 	.word	0x40021000
 8004bdc:	40007000 	.word	0x40007000
 8004be0:	4b9d      	ldr	r3, [pc, #628]	; (8004e58 <HAL_RCC_OscConfig+0x784>)
 8004be2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004be6:	4a9c      	ldr	r2, [pc, #624]	; (8004e58 <HAL_RCC_OscConfig+0x784>)
 8004be8:	f023 0301 	bic.w	r3, r3, #1
 8004bec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004bf0:	4b99      	ldr	r3, [pc, #612]	; (8004e58 <HAL_RCC_OscConfig+0x784>)
 8004bf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bf6:	4a98      	ldr	r2, [pc, #608]	; (8004e58 <HAL_RCC_OscConfig+0x784>)
 8004bf8:	f023 0304 	bic.w	r3, r3, #4
 8004bfc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	689b      	ldr	r3, [r3, #8]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d016      	beq.n	8004c36 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c08:	f7fe fbba 	bl	8003380 <HAL_GetTick>
 8004c0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c0e:	e00a      	b.n	8004c26 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c10:	f7fe fbb6 	bl	8003380 <HAL_GetTick>
 8004c14:	4602      	mov	r2, r0
 8004c16:	693b      	ldr	r3, [r7, #16]
 8004c18:	1ad3      	subs	r3, r2, r3
 8004c1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d901      	bls.n	8004c26 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004c22:	2303      	movs	r3, #3
 8004c24:	e168      	b.n	8004ef8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c26:	4b8c      	ldr	r3, [pc, #560]	; (8004e58 <HAL_RCC_OscConfig+0x784>)
 8004c28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c2c:	f003 0302 	and.w	r3, r3, #2
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d0ed      	beq.n	8004c10 <HAL_RCC_OscConfig+0x53c>
 8004c34:	e015      	b.n	8004c62 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c36:	f7fe fba3 	bl	8003380 <HAL_GetTick>
 8004c3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004c3c:	e00a      	b.n	8004c54 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c3e:	f7fe fb9f 	bl	8003380 <HAL_GetTick>
 8004c42:	4602      	mov	r2, r0
 8004c44:	693b      	ldr	r3, [r7, #16]
 8004c46:	1ad3      	subs	r3, r2, r3
 8004c48:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c4c:	4293      	cmp	r3, r2
 8004c4e:	d901      	bls.n	8004c54 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004c50:	2303      	movs	r3, #3
 8004c52:	e151      	b.n	8004ef8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004c54:	4b80      	ldr	r3, [pc, #512]	; (8004e58 <HAL_RCC_OscConfig+0x784>)
 8004c56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c5a:	f003 0302 	and.w	r3, r3, #2
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d1ed      	bne.n	8004c3e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004c62:	7ffb      	ldrb	r3, [r7, #31]
 8004c64:	2b01      	cmp	r3, #1
 8004c66:	d105      	bne.n	8004c74 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c68:	4b7b      	ldr	r3, [pc, #492]	; (8004e58 <HAL_RCC_OscConfig+0x784>)
 8004c6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c6c:	4a7a      	ldr	r2, [pc, #488]	; (8004e58 <HAL_RCC_OscConfig+0x784>)
 8004c6e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c72:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f003 0320 	and.w	r3, r3, #32
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d03c      	beq.n	8004cfa <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d01c      	beq.n	8004cc2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004c88:	4b73      	ldr	r3, [pc, #460]	; (8004e58 <HAL_RCC_OscConfig+0x784>)
 8004c8a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004c8e:	4a72      	ldr	r2, [pc, #456]	; (8004e58 <HAL_RCC_OscConfig+0x784>)
 8004c90:	f043 0301 	orr.w	r3, r3, #1
 8004c94:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c98:	f7fe fb72 	bl	8003380 <HAL_GetTick>
 8004c9c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004c9e:	e008      	b.n	8004cb2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004ca0:	f7fe fb6e 	bl	8003380 <HAL_GetTick>
 8004ca4:	4602      	mov	r2, r0
 8004ca6:	693b      	ldr	r3, [r7, #16]
 8004ca8:	1ad3      	subs	r3, r2, r3
 8004caa:	2b02      	cmp	r3, #2
 8004cac:	d901      	bls.n	8004cb2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004cae:	2303      	movs	r3, #3
 8004cb0:	e122      	b.n	8004ef8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004cb2:	4b69      	ldr	r3, [pc, #420]	; (8004e58 <HAL_RCC_OscConfig+0x784>)
 8004cb4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004cb8:	f003 0302 	and.w	r3, r3, #2
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d0ef      	beq.n	8004ca0 <HAL_RCC_OscConfig+0x5cc>
 8004cc0:	e01b      	b.n	8004cfa <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004cc2:	4b65      	ldr	r3, [pc, #404]	; (8004e58 <HAL_RCC_OscConfig+0x784>)
 8004cc4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004cc8:	4a63      	ldr	r2, [pc, #396]	; (8004e58 <HAL_RCC_OscConfig+0x784>)
 8004cca:	f023 0301 	bic.w	r3, r3, #1
 8004cce:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cd2:	f7fe fb55 	bl	8003380 <HAL_GetTick>
 8004cd6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004cd8:	e008      	b.n	8004cec <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004cda:	f7fe fb51 	bl	8003380 <HAL_GetTick>
 8004cde:	4602      	mov	r2, r0
 8004ce0:	693b      	ldr	r3, [r7, #16]
 8004ce2:	1ad3      	subs	r3, r2, r3
 8004ce4:	2b02      	cmp	r3, #2
 8004ce6:	d901      	bls.n	8004cec <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004ce8:	2303      	movs	r3, #3
 8004cea:	e105      	b.n	8004ef8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004cec:	4b5a      	ldr	r3, [pc, #360]	; (8004e58 <HAL_RCC_OscConfig+0x784>)
 8004cee:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004cf2:	f003 0302 	and.w	r3, r3, #2
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d1ef      	bne.n	8004cda <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	f000 80f9 	beq.w	8004ef6 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d08:	2b02      	cmp	r3, #2
 8004d0a:	f040 80cf 	bne.w	8004eac <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004d0e:	4b52      	ldr	r3, [pc, #328]	; (8004e58 <HAL_RCC_OscConfig+0x784>)
 8004d10:	68db      	ldr	r3, [r3, #12]
 8004d12:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	f003 0203 	and.w	r2, r3, #3
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d1e:	429a      	cmp	r2, r3
 8004d20:	d12c      	bne.n	8004d7c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004d22:	697b      	ldr	r3, [r7, #20]
 8004d24:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d2c:	3b01      	subs	r3, #1
 8004d2e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d30:	429a      	cmp	r2, r3
 8004d32:	d123      	bne.n	8004d7c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d34:	697b      	ldr	r3, [r7, #20]
 8004d36:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d3e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004d40:	429a      	cmp	r2, r3
 8004d42:	d11b      	bne.n	8004d7c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004d44:	697b      	ldr	r3, [r7, #20]
 8004d46:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d4e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d50:	429a      	cmp	r2, r3
 8004d52:	d113      	bne.n	8004d7c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d54:	697b      	ldr	r3, [r7, #20]
 8004d56:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d5e:	085b      	lsrs	r3, r3, #1
 8004d60:	3b01      	subs	r3, #1
 8004d62:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004d64:	429a      	cmp	r2, r3
 8004d66:	d109      	bne.n	8004d7c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d72:	085b      	lsrs	r3, r3, #1
 8004d74:	3b01      	subs	r3, #1
 8004d76:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d78:	429a      	cmp	r2, r3
 8004d7a:	d071      	beq.n	8004e60 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004d7c:	69bb      	ldr	r3, [r7, #24]
 8004d7e:	2b0c      	cmp	r3, #12
 8004d80:	d068      	beq.n	8004e54 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004d82:	4b35      	ldr	r3, [pc, #212]	; (8004e58 <HAL_RCC_OscConfig+0x784>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d105      	bne.n	8004d9a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004d8e:	4b32      	ldr	r3, [pc, #200]	; (8004e58 <HAL_RCC_OscConfig+0x784>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d001      	beq.n	8004d9e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	e0ac      	b.n	8004ef8 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004d9e:	4b2e      	ldr	r3, [pc, #184]	; (8004e58 <HAL_RCC_OscConfig+0x784>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4a2d      	ldr	r2, [pc, #180]	; (8004e58 <HAL_RCC_OscConfig+0x784>)
 8004da4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004da8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004daa:	f7fe fae9 	bl	8003380 <HAL_GetTick>
 8004dae:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004db0:	e008      	b.n	8004dc4 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004db2:	f7fe fae5 	bl	8003380 <HAL_GetTick>
 8004db6:	4602      	mov	r2, r0
 8004db8:	693b      	ldr	r3, [r7, #16]
 8004dba:	1ad3      	subs	r3, r2, r3
 8004dbc:	2b02      	cmp	r3, #2
 8004dbe:	d901      	bls.n	8004dc4 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8004dc0:	2303      	movs	r3, #3
 8004dc2:	e099      	b.n	8004ef8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004dc4:	4b24      	ldr	r3, [pc, #144]	; (8004e58 <HAL_RCC_OscConfig+0x784>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d1f0      	bne.n	8004db2 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004dd0:	4b21      	ldr	r3, [pc, #132]	; (8004e58 <HAL_RCC_OscConfig+0x784>)
 8004dd2:	68da      	ldr	r2, [r3, #12]
 8004dd4:	4b21      	ldr	r3, [pc, #132]	; (8004e5c <HAL_RCC_OscConfig+0x788>)
 8004dd6:	4013      	ands	r3, r2
 8004dd8:	687a      	ldr	r2, [r7, #4]
 8004dda:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004ddc:	687a      	ldr	r2, [r7, #4]
 8004dde:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004de0:	3a01      	subs	r2, #1
 8004de2:	0112      	lsls	r2, r2, #4
 8004de4:	4311      	orrs	r1, r2
 8004de6:	687a      	ldr	r2, [r7, #4]
 8004de8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004dea:	0212      	lsls	r2, r2, #8
 8004dec:	4311      	orrs	r1, r2
 8004dee:	687a      	ldr	r2, [r7, #4]
 8004df0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004df2:	0852      	lsrs	r2, r2, #1
 8004df4:	3a01      	subs	r2, #1
 8004df6:	0552      	lsls	r2, r2, #21
 8004df8:	4311      	orrs	r1, r2
 8004dfa:	687a      	ldr	r2, [r7, #4]
 8004dfc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004dfe:	0852      	lsrs	r2, r2, #1
 8004e00:	3a01      	subs	r2, #1
 8004e02:	0652      	lsls	r2, r2, #25
 8004e04:	4311      	orrs	r1, r2
 8004e06:	687a      	ldr	r2, [r7, #4]
 8004e08:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004e0a:	06d2      	lsls	r2, r2, #27
 8004e0c:	430a      	orrs	r2, r1
 8004e0e:	4912      	ldr	r1, [pc, #72]	; (8004e58 <HAL_RCC_OscConfig+0x784>)
 8004e10:	4313      	orrs	r3, r2
 8004e12:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004e14:	4b10      	ldr	r3, [pc, #64]	; (8004e58 <HAL_RCC_OscConfig+0x784>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4a0f      	ldr	r2, [pc, #60]	; (8004e58 <HAL_RCC_OscConfig+0x784>)
 8004e1a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004e1e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004e20:	4b0d      	ldr	r3, [pc, #52]	; (8004e58 <HAL_RCC_OscConfig+0x784>)
 8004e22:	68db      	ldr	r3, [r3, #12]
 8004e24:	4a0c      	ldr	r2, [pc, #48]	; (8004e58 <HAL_RCC_OscConfig+0x784>)
 8004e26:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004e2a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004e2c:	f7fe faa8 	bl	8003380 <HAL_GetTick>
 8004e30:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e32:	e008      	b.n	8004e46 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e34:	f7fe faa4 	bl	8003380 <HAL_GetTick>
 8004e38:	4602      	mov	r2, r0
 8004e3a:	693b      	ldr	r3, [r7, #16]
 8004e3c:	1ad3      	subs	r3, r2, r3
 8004e3e:	2b02      	cmp	r3, #2
 8004e40:	d901      	bls.n	8004e46 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8004e42:	2303      	movs	r3, #3
 8004e44:	e058      	b.n	8004ef8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e46:	4b04      	ldr	r3, [pc, #16]	; (8004e58 <HAL_RCC_OscConfig+0x784>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d0f0      	beq.n	8004e34 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004e52:	e050      	b.n	8004ef6 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004e54:	2301      	movs	r3, #1
 8004e56:	e04f      	b.n	8004ef8 <HAL_RCC_OscConfig+0x824>
 8004e58:	40021000 	.word	0x40021000
 8004e5c:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e60:	4b27      	ldr	r3, [pc, #156]	; (8004f00 <HAL_RCC_OscConfig+0x82c>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d144      	bne.n	8004ef6 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004e6c:	4b24      	ldr	r3, [pc, #144]	; (8004f00 <HAL_RCC_OscConfig+0x82c>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a23      	ldr	r2, [pc, #140]	; (8004f00 <HAL_RCC_OscConfig+0x82c>)
 8004e72:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004e76:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004e78:	4b21      	ldr	r3, [pc, #132]	; (8004f00 <HAL_RCC_OscConfig+0x82c>)
 8004e7a:	68db      	ldr	r3, [r3, #12]
 8004e7c:	4a20      	ldr	r2, [pc, #128]	; (8004f00 <HAL_RCC_OscConfig+0x82c>)
 8004e7e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004e82:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004e84:	f7fe fa7c 	bl	8003380 <HAL_GetTick>
 8004e88:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e8a:	e008      	b.n	8004e9e <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e8c:	f7fe fa78 	bl	8003380 <HAL_GetTick>
 8004e90:	4602      	mov	r2, r0
 8004e92:	693b      	ldr	r3, [r7, #16]
 8004e94:	1ad3      	subs	r3, r2, r3
 8004e96:	2b02      	cmp	r3, #2
 8004e98:	d901      	bls.n	8004e9e <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8004e9a:	2303      	movs	r3, #3
 8004e9c:	e02c      	b.n	8004ef8 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e9e:	4b18      	ldr	r3, [pc, #96]	; (8004f00 <HAL_RCC_OscConfig+0x82c>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d0f0      	beq.n	8004e8c <HAL_RCC_OscConfig+0x7b8>
 8004eaa:	e024      	b.n	8004ef6 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004eac:	69bb      	ldr	r3, [r7, #24]
 8004eae:	2b0c      	cmp	r3, #12
 8004eb0:	d01f      	beq.n	8004ef2 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004eb2:	4b13      	ldr	r3, [pc, #76]	; (8004f00 <HAL_RCC_OscConfig+0x82c>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a12      	ldr	r2, [pc, #72]	; (8004f00 <HAL_RCC_OscConfig+0x82c>)
 8004eb8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004ebc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ebe:	f7fe fa5f 	bl	8003380 <HAL_GetTick>
 8004ec2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ec4:	e008      	b.n	8004ed8 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ec6:	f7fe fa5b 	bl	8003380 <HAL_GetTick>
 8004eca:	4602      	mov	r2, r0
 8004ecc:	693b      	ldr	r3, [r7, #16]
 8004ece:	1ad3      	subs	r3, r2, r3
 8004ed0:	2b02      	cmp	r3, #2
 8004ed2:	d901      	bls.n	8004ed8 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8004ed4:	2303      	movs	r3, #3
 8004ed6:	e00f      	b.n	8004ef8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ed8:	4b09      	ldr	r3, [pc, #36]	; (8004f00 <HAL_RCC_OscConfig+0x82c>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d1f0      	bne.n	8004ec6 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004ee4:	4b06      	ldr	r3, [pc, #24]	; (8004f00 <HAL_RCC_OscConfig+0x82c>)
 8004ee6:	68da      	ldr	r2, [r3, #12]
 8004ee8:	4905      	ldr	r1, [pc, #20]	; (8004f00 <HAL_RCC_OscConfig+0x82c>)
 8004eea:	4b06      	ldr	r3, [pc, #24]	; (8004f04 <HAL_RCC_OscConfig+0x830>)
 8004eec:	4013      	ands	r3, r2
 8004eee:	60cb      	str	r3, [r1, #12]
 8004ef0:	e001      	b.n	8004ef6 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	e000      	b.n	8004ef8 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8004ef6:	2300      	movs	r3, #0
}
 8004ef8:	4618      	mov	r0, r3
 8004efa:	3720      	adds	r7, #32
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bd80      	pop	{r7, pc}
 8004f00:	40021000 	.word	0x40021000
 8004f04:	feeefffc 	.word	0xfeeefffc

08004f08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b086      	sub	sp, #24
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
 8004f10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004f12:	2300      	movs	r3, #0
 8004f14:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d101      	bne.n	8004f20 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	e11d      	b.n	800515c <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004f20:	4b90      	ldr	r3, [pc, #576]	; (8005164 <HAL_RCC_ClockConfig+0x25c>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f003 030f 	and.w	r3, r3, #15
 8004f28:	683a      	ldr	r2, [r7, #0]
 8004f2a:	429a      	cmp	r2, r3
 8004f2c:	d910      	bls.n	8004f50 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f2e:	4b8d      	ldr	r3, [pc, #564]	; (8005164 <HAL_RCC_ClockConfig+0x25c>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f023 020f 	bic.w	r2, r3, #15
 8004f36:	498b      	ldr	r1, [pc, #556]	; (8005164 <HAL_RCC_ClockConfig+0x25c>)
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f3e:	4b89      	ldr	r3, [pc, #548]	; (8005164 <HAL_RCC_ClockConfig+0x25c>)
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f003 030f 	and.w	r3, r3, #15
 8004f46:	683a      	ldr	r2, [r7, #0]
 8004f48:	429a      	cmp	r2, r3
 8004f4a:	d001      	beq.n	8004f50 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	e105      	b.n	800515c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f003 0302 	and.w	r3, r3, #2
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d010      	beq.n	8004f7e <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	689a      	ldr	r2, [r3, #8]
 8004f60:	4b81      	ldr	r3, [pc, #516]	; (8005168 <HAL_RCC_ClockConfig+0x260>)
 8004f62:	689b      	ldr	r3, [r3, #8]
 8004f64:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004f68:	429a      	cmp	r2, r3
 8004f6a:	d908      	bls.n	8004f7e <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f6c:	4b7e      	ldr	r3, [pc, #504]	; (8005168 <HAL_RCC_ClockConfig+0x260>)
 8004f6e:	689b      	ldr	r3, [r3, #8]
 8004f70:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	689b      	ldr	r3, [r3, #8]
 8004f78:	497b      	ldr	r1, [pc, #492]	; (8005168 <HAL_RCC_ClockConfig+0x260>)
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f003 0301 	and.w	r3, r3, #1
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d079      	beq.n	800507e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	2b03      	cmp	r3, #3
 8004f90:	d11e      	bne.n	8004fd0 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f92:	4b75      	ldr	r3, [pc, #468]	; (8005168 <HAL_RCC_ClockConfig+0x260>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d101      	bne.n	8004fa2 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	e0dc      	b.n	800515c <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8004fa2:	f000 fa09 	bl	80053b8 <RCC_GetSysClockFreqFromPLLSource>
 8004fa6:	4603      	mov	r3, r0
 8004fa8:	4a70      	ldr	r2, [pc, #448]	; (800516c <HAL_RCC_ClockConfig+0x264>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d946      	bls.n	800503c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004fae:	4b6e      	ldr	r3, [pc, #440]	; (8005168 <HAL_RCC_ClockConfig+0x260>)
 8004fb0:	689b      	ldr	r3, [r3, #8]
 8004fb2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d140      	bne.n	800503c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004fba:	4b6b      	ldr	r3, [pc, #428]	; (8005168 <HAL_RCC_ClockConfig+0x260>)
 8004fbc:	689b      	ldr	r3, [r3, #8]
 8004fbe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004fc2:	4a69      	ldr	r2, [pc, #420]	; (8005168 <HAL_RCC_ClockConfig+0x260>)
 8004fc4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004fc8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004fca:	2380      	movs	r3, #128	; 0x80
 8004fcc:	617b      	str	r3, [r7, #20]
 8004fce:	e035      	b.n	800503c <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	685b      	ldr	r3, [r3, #4]
 8004fd4:	2b02      	cmp	r3, #2
 8004fd6:	d107      	bne.n	8004fe8 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004fd8:	4b63      	ldr	r3, [pc, #396]	; (8005168 <HAL_RCC_ClockConfig+0x260>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d115      	bne.n	8005010 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	e0b9      	b.n	800515c <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d107      	bne.n	8005000 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004ff0:	4b5d      	ldr	r3, [pc, #372]	; (8005168 <HAL_RCC_ClockConfig+0x260>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f003 0302 	and.w	r3, r3, #2
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d109      	bne.n	8005010 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004ffc:	2301      	movs	r3, #1
 8004ffe:	e0ad      	b.n	800515c <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005000:	4b59      	ldr	r3, [pc, #356]	; (8005168 <HAL_RCC_ClockConfig+0x260>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005008:	2b00      	cmp	r3, #0
 800500a:	d101      	bne.n	8005010 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800500c:	2301      	movs	r3, #1
 800500e:	e0a5      	b.n	800515c <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8005010:	f000 f8b4 	bl	800517c <HAL_RCC_GetSysClockFreq>
 8005014:	4603      	mov	r3, r0
 8005016:	4a55      	ldr	r2, [pc, #340]	; (800516c <HAL_RCC_ClockConfig+0x264>)
 8005018:	4293      	cmp	r3, r2
 800501a:	d90f      	bls.n	800503c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800501c:	4b52      	ldr	r3, [pc, #328]	; (8005168 <HAL_RCC_ClockConfig+0x260>)
 800501e:	689b      	ldr	r3, [r3, #8]
 8005020:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005024:	2b00      	cmp	r3, #0
 8005026:	d109      	bne.n	800503c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005028:	4b4f      	ldr	r3, [pc, #316]	; (8005168 <HAL_RCC_ClockConfig+0x260>)
 800502a:	689b      	ldr	r3, [r3, #8]
 800502c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005030:	4a4d      	ldr	r2, [pc, #308]	; (8005168 <HAL_RCC_ClockConfig+0x260>)
 8005032:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005036:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005038:	2380      	movs	r3, #128	; 0x80
 800503a:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800503c:	4b4a      	ldr	r3, [pc, #296]	; (8005168 <HAL_RCC_ClockConfig+0x260>)
 800503e:	689b      	ldr	r3, [r3, #8]
 8005040:	f023 0203 	bic.w	r2, r3, #3
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	685b      	ldr	r3, [r3, #4]
 8005048:	4947      	ldr	r1, [pc, #284]	; (8005168 <HAL_RCC_ClockConfig+0x260>)
 800504a:	4313      	orrs	r3, r2
 800504c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800504e:	f7fe f997 	bl	8003380 <HAL_GetTick>
 8005052:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005054:	e00a      	b.n	800506c <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005056:	f7fe f993 	bl	8003380 <HAL_GetTick>
 800505a:	4602      	mov	r2, r0
 800505c:	693b      	ldr	r3, [r7, #16]
 800505e:	1ad3      	subs	r3, r2, r3
 8005060:	f241 3288 	movw	r2, #5000	; 0x1388
 8005064:	4293      	cmp	r3, r2
 8005066:	d901      	bls.n	800506c <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8005068:	2303      	movs	r3, #3
 800506a:	e077      	b.n	800515c <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800506c:	4b3e      	ldr	r3, [pc, #248]	; (8005168 <HAL_RCC_ClockConfig+0x260>)
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	f003 020c 	and.w	r2, r3, #12
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	685b      	ldr	r3, [r3, #4]
 8005078:	009b      	lsls	r3, r3, #2
 800507a:	429a      	cmp	r2, r3
 800507c:	d1eb      	bne.n	8005056 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800507e:	697b      	ldr	r3, [r7, #20]
 8005080:	2b80      	cmp	r3, #128	; 0x80
 8005082:	d105      	bne.n	8005090 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005084:	4b38      	ldr	r3, [pc, #224]	; (8005168 <HAL_RCC_ClockConfig+0x260>)
 8005086:	689b      	ldr	r3, [r3, #8]
 8005088:	4a37      	ldr	r2, [pc, #220]	; (8005168 <HAL_RCC_ClockConfig+0x260>)
 800508a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800508e:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f003 0302 	and.w	r3, r3, #2
 8005098:	2b00      	cmp	r3, #0
 800509a:	d010      	beq.n	80050be <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	689a      	ldr	r2, [r3, #8]
 80050a0:	4b31      	ldr	r3, [pc, #196]	; (8005168 <HAL_RCC_ClockConfig+0x260>)
 80050a2:	689b      	ldr	r3, [r3, #8]
 80050a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80050a8:	429a      	cmp	r2, r3
 80050aa:	d208      	bcs.n	80050be <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80050ac:	4b2e      	ldr	r3, [pc, #184]	; (8005168 <HAL_RCC_ClockConfig+0x260>)
 80050ae:	689b      	ldr	r3, [r3, #8]
 80050b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	689b      	ldr	r3, [r3, #8]
 80050b8:	492b      	ldr	r1, [pc, #172]	; (8005168 <HAL_RCC_ClockConfig+0x260>)
 80050ba:	4313      	orrs	r3, r2
 80050bc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80050be:	4b29      	ldr	r3, [pc, #164]	; (8005164 <HAL_RCC_ClockConfig+0x25c>)
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f003 030f 	and.w	r3, r3, #15
 80050c6:	683a      	ldr	r2, [r7, #0]
 80050c8:	429a      	cmp	r2, r3
 80050ca:	d210      	bcs.n	80050ee <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050cc:	4b25      	ldr	r3, [pc, #148]	; (8005164 <HAL_RCC_ClockConfig+0x25c>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f023 020f 	bic.w	r2, r3, #15
 80050d4:	4923      	ldr	r1, [pc, #140]	; (8005164 <HAL_RCC_ClockConfig+0x25c>)
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	4313      	orrs	r3, r2
 80050da:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80050dc:	4b21      	ldr	r3, [pc, #132]	; (8005164 <HAL_RCC_ClockConfig+0x25c>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f003 030f 	and.w	r3, r3, #15
 80050e4:	683a      	ldr	r2, [r7, #0]
 80050e6:	429a      	cmp	r2, r3
 80050e8:	d001      	beq.n	80050ee <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80050ea:	2301      	movs	r3, #1
 80050ec:	e036      	b.n	800515c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f003 0304 	and.w	r3, r3, #4
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d008      	beq.n	800510c <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80050fa:	4b1b      	ldr	r3, [pc, #108]	; (8005168 <HAL_RCC_ClockConfig+0x260>)
 80050fc:	689b      	ldr	r3, [r3, #8]
 80050fe:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	68db      	ldr	r3, [r3, #12]
 8005106:	4918      	ldr	r1, [pc, #96]	; (8005168 <HAL_RCC_ClockConfig+0x260>)
 8005108:	4313      	orrs	r3, r2
 800510a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f003 0308 	and.w	r3, r3, #8
 8005114:	2b00      	cmp	r3, #0
 8005116:	d009      	beq.n	800512c <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005118:	4b13      	ldr	r3, [pc, #76]	; (8005168 <HAL_RCC_ClockConfig+0x260>)
 800511a:	689b      	ldr	r3, [r3, #8]
 800511c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	691b      	ldr	r3, [r3, #16]
 8005124:	00db      	lsls	r3, r3, #3
 8005126:	4910      	ldr	r1, [pc, #64]	; (8005168 <HAL_RCC_ClockConfig+0x260>)
 8005128:	4313      	orrs	r3, r2
 800512a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800512c:	f000 f826 	bl	800517c <HAL_RCC_GetSysClockFreq>
 8005130:	4602      	mov	r2, r0
 8005132:	4b0d      	ldr	r3, [pc, #52]	; (8005168 <HAL_RCC_ClockConfig+0x260>)
 8005134:	689b      	ldr	r3, [r3, #8]
 8005136:	091b      	lsrs	r3, r3, #4
 8005138:	f003 030f 	and.w	r3, r3, #15
 800513c:	490c      	ldr	r1, [pc, #48]	; (8005170 <HAL_RCC_ClockConfig+0x268>)
 800513e:	5ccb      	ldrb	r3, [r1, r3]
 8005140:	f003 031f 	and.w	r3, r3, #31
 8005144:	fa22 f303 	lsr.w	r3, r2, r3
 8005148:	4a0a      	ldr	r2, [pc, #40]	; (8005174 <HAL_RCC_ClockConfig+0x26c>)
 800514a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800514c:	4b0a      	ldr	r3, [pc, #40]	; (8005178 <HAL_RCC_ClockConfig+0x270>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4618      	mov	r0, r3
 8005152:	f7fe f8c5 	bl	80032e0 <HAL_InitTick>
 8005156:	4603      	mov	r3, r0
 8005158:	73fb      	strb	r3, [r7, #15]

  return status;
 800515a:	7bfb      	ldrb	r3, [r7, #15]
}
 800515c:	4618      	mov	r0, r3
 800515e:	3718      	adds	r7, #24
 8005160:	46bd      	mov	sp, r7
 8005162:	bd80      	pop	{r7, pc}
 8005164:	40022000 	.word	0x40022000
 8005168:	40021000 	.word	0x40021000
 800516c:	04c4b400 	.word	0x04c4b400
 8005170:	0800bde8 	.word	0x0800bde8
 8005174:	20000024 	.word	0x20000024
 8005178:	20000028 	.word	0x20000028

0800517c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800517c:	b480      	push	{r7}
 800517e:	b089      	sub	sp, #36	; 0x24
 8005180:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005182:	2300      	movs	r3, #0
 8005184:	61fb      	str	r3, [r7, #28]
 8005186:	2300      	movs	r3, #0
 8005188:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800518a:	4b3e      	ldr	r3, [pc, #248]	; (8005284 <HAL_RCC_GetSysClockFreq+0x108>)
 800518c:	689b      	ldr	r3, [r3, #8]
 800518e:	f003 030c 	and.w	r3, r3, #12
 8005192:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005194:	4b3b      	ldr	r3, [pc, #236]	; (8005284 <HAL_RCC_GetSysClockFreq+0x108>)
 8005196:	68db      	ldr	r3, [r3, #12]
 8005198:	f003 0303 	and.w	r3, r3, #3
 800519c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800519e:	693b      	ldr	r3, [r7, #16]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d005      	beq.n	80051b0 <HAL_RCC_GetSysClockFreq+0x34>
 80051a4:	693b      	ldr	r3, [r7, #16]
 80051a6:	2b0c      	cmp	r3, #12
 80051a8:	d121      	bne.n	80051ee <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	2b01      	cmp	r3, #1
 80051ae:	d11e      	bne.n	80051ee <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80051b0:	4b34      	ldr	r3, [pc, #208]	; (8005284 <HAL_RCC_GetSysClockFreq+0x108>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f003 0308 	and.w	r3, r3, #8
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d107      	bne.n	80051cc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80051bc:	4b31      	ldr	r3, [pc, #196]	; (8005284 <HAL_RCC_GetSysClockFreq+0x108>)
 80051be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80051c2:	0a1b      	lsrs	r3, r3, #8
 80051c4:	f003 030f 	and.w	r3, r3, #15
 80051c8:	61fb      	str	r3, [r7, #28]
 80051ca:	e005      	b.n	80051d8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80051cc:	4b2d      	ldr	r3, [pc, #180]	; (8005284 <HAL_RCC_GetSysClockFreq+0x108>)
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	091b      	lsrs	r3, r3, #4
 80051d2:	f003 030f 	and.w	r3, r3, #15
 80051d6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80051d8:	4a2b      	ldr	r2, [pc, #172]	; (8005288 <HAL_RCC_GetSysClockFreq+0x10c>)
 80051da:	69fb      	ldr	r3, [r7, #28]
 80051dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051e0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80051e2:	693b      	ldr	r3, [r7, #16]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d10d      	bne.n	8005204 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80051e8:	69fb      	ldr	r3, [r7, #28]
 80051ea:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80051ec:	e00a      	b.n	8005204 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80051ee:	693b      	ldr	r3, [r7, #16]
 80051f0:	2b04      	cmp	r3, #4
 80051f2:	d102      	bne.n	80051fa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80051f4:	4b25      	ldr	r3, [pc, #148]	; (800528c <HAL_RCC_GetSysClockFreq+0x110>)
 80051f6:	61bb      	str	r3, [r7, #24]
 80051f8:	e004      	b.n	8005204 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80051fa:	693b      	ldr	r3, [r7, #16]
 80051fc:	2b08      	cmp	r3, #8
 80051fe:	d101      	bne.n	8005204 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005200:	4b23      	ldr	r3, [pc, #140]	; (8005290 <HAL_RCC_GetSysClockFreq+0x114>)
 8005202:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005204:	693b      	ldr	r3, [r7, #16]
 8005206:	2b0c      	cmp	r3, #12
 8005208:	d134      	bne.n	8005274 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800520a:	4b1e      	ldr	r3, [pc, #120]	; (8005284 <HAL_RCC_GetSysClockFreq+0x108>)
 800520c:	68db      	ldr	r3, [r3, #12]
 800520e:	f003 0303 	and.w	r3, r3, #3
 8005212:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	2b02      	cmp	r3, #2
 8005218:	d003      	beq.n	8005222 <HAL_RCC_GetSysClockFreq+0xa6>
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	2b03      	cmp	r3, #3
 800521e:	d003      	beq.n	8005228 <HAL_RCC_GetSysClockFreq+0xac>
 8005220:	e005      	b.n	800522e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005222:	4b1a      	ldr	r3, [pc, #104]	; (800528c <HAL_RCC_GetSysClockFreq+0x110>)
 8005224:	617b      	str	r3, [r7, #20]
      break;
 8005226:	e005      	b.n	8005234 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005228:	4b19      	ldr	r3, [pc, #100]	; (8005290 <HAL_RCC_GetSysClockFreq+0x114>)
 800522a:	617b      	str	r3, [r7, #20]
      break;
 800522c:	e002      	b.n	8005234 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800522e:	69fb      	ldr	r3, [r7, #28]
 8005230:	617b      	str	r3, [r7, #20]
      break;
 8005232:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005234:	4b13      	ldr	r3, [pc, #76]	; (8005284 <HAL_RCC_GetSysClockFreq+0x108>)
 8005236:	68db      	ldr	r3, [r3, #12]
 8005238:	091b      	lsrs	r3, r3, #4
 800523a:	f003 030f 	and.w	r3, r3, #15
 800523e:	3301      	adds	r3, #1
 8005240:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005242:	4b10      	ldr	r3, [pc, #64]	; (8005284 <HAL_RCC_GetSysClockFreq+0x108>)
 8005244:	68db      	ldr	r3, [r3, #12]
 8005246:	0a1b      	lsrs	r3, r3, #8
 8005248:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800524c:	697a      	ldr	r2, [r7, #20]
 800524e:	fb03 f202 	mul.w	r2, r3, r2
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	fbb2 f3f3 	udiv	r3, r2, r3
 8005258:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800525a:	4b0a      	ldr	r3, [pc, #40]	; (8005284 <HAL_RCC_GetSysClockFreq+0x108>)
 800525c:	68db      	ldr	r3, [r3, #12]
 800525e:	0e5b      	lsrs	r3, r3, #25
 8005260:	f003 0303 	and.w	r3, r3, #3
 8005264:	3301      	adds	r3, #1
 8005266:	005b      	lsls	r3, r3, #1
 8005268:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800526a:	697a      	ldr	r2, [r7, #20]
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005272:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005274:	69bb      	ldr	r3, [r7, #24]
}
 8005276:	4618      	mov	r0, r3
 8005278:	3724      	adds	r7, #36	; 0x24
 800527a:	46bd      	mov	sp, r7
 800527c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005280:	4770      	bx	lr
 8005282:	bf00      	nop
 8005284:	40021000 	.word	0x40021000
 8005288:	0800be00 	.word	0x0800be00
 800528c:	00f42400 	.word	0x00f42400
 8005290:	007a1200 	.word	0x007a1200

08005294 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005294:	b480      	push	{r7}
 8005296:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005298:	4b03      	ldr	r3, [pc, #12]	; (80052a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800529a:	681b      	ldr	r3, [r3, #0]
}
 800529c:	4618      	mov	r0, r3
 800529e:	46bd      	mov	sp, r7
 80052a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a4:	4770      	bx	lr
 80052a6:	bf00      	nop
 80052a8:	20000024 	.word	0x20000024

080052ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80052b0:	f7ff fff0 	bl	8005294 <HAL_RCC_GetHCLKFreq>
 80052b4:	4602      	mov	r2, r0
 80052b6:	4b06      	ldr	r3, [pc, #24]	; (80052d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80052b8:	689b      	ldr	r3, [r3, #8]
 80052ba:	0a1b      	lsrs	r3, r3, #8
 80052bc:	f003 0307 	and.w	r3, r3, #7
 80052c0:	4904      	ldr	r1, [pc, #16]	; (80052d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80052c2:	5ccb      	ldrb	r3, [r1, r3]
 80052c4:	f003 031f 	and.w	r3, r3, #31
 80052c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80052cc:	4618      	mov	r0, r3
 80052ce:	bd80      	pop	{r7, pc}
 80052d0:	40021000 	.word	0x40021000
 80052d4:	0800bdf8 	.word	0x0800bdf8

080052d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80052dc:	f7ff ffda 	bl	8005294 <HAL_RCC_GetHCLKFreq>
 80052e0:	4602      	mov	r2, r0
 80052e2:	4b06      	ldr	r3, [pc, #24]	; (80052fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80052e4:	689b      	ldr	r3, [r3, #8]
 80052e6:	0adb      	lsrs	r3, r3, #11
 80052e8:	f003 0307 	and.w	r3, r3, #7
 80052ec:	4904      	ldr	r1, [pc, #16]	; (8005300 <HAL_RCC_GetPCLK2Freq+0x28>)
 80052ee:	5ccb      	ldrb	r3, [r1, r3]
 80052f0:	f003 031f 	and.w	r3, r3, #31
 80052f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80052f8:	4618      	mov	r0, r3
 80052fa:	bd80      	pop	{r7, pc}
 80052fc:	40021000 	.word	0x40021000
 8005300:	0800bdf8 	.word	0x0800bdf8

08005304 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b086      	sub	sp, #24
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800530c:	2300      	movs	r3, #0
 800530e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005310:	4b27      	ldr	r3, [pc, #156]	; (80053b0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005312:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005314:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005318:	2b00      	cmp	r3, #0
 800531a:	d003      	beq.n	8005324 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800531c:	f7ff f9ba 	bl	8004694 <HAL_PWREx_GetVoltageRange>
 8005320:	6178      	str	r0, [r7, #20]
 8005322:	e014      	b.n	800534e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005324:	4b22      	ldr	r3, [pc, #136]	; (80053b0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005326:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005328:	4a21      	ldr	r2, [pc, #132]	; (80053b0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800532a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800532e:	6593      	str	r3, [r2, #88]	; 0x58
 8005330:	4b1f      	ldr	r3, [pc, #124]	; (80053b0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005332:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005334:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005338:	60fb      	str	r3, [r7, #12]
 800533a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800533c:	f7ff f9aa 	bl	8004694 <HAL_PWREx_GetVoltageRange>
 8005340:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005342:	4b1b      	ldr	r3, [pc, #108]	; (80053b0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005344:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005346:	4a1a      	ldr	r2, [pc, #104]	; (80053b0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005348:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800534c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800534e:	697b      	ldr	r3, [r7, #20]
 8005350:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005354:	d10b      	bne.n	800536e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2b80      	cmp	r3, #128	; 0x80
 800535a:	d913      	bls.n	8005384 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2ba0      	cmp	r3, #160	; 0xa0
 8005360:	d902      	bls.n	8005368 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005362:	2302      	movs	r3, #2
 8005364:	613b      	str	r3, [r7, #16]
 8005366:	e00d      	b.n	8005384 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005368:	2301      	movs	r3, #1
 800536a:	613b      	str	r3, [r7, #16]
 800536c:	e00a      	b.n	8005384 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2b7f      	cmp	r3, #127	; 0x7f
 8005372:	d902      	bls.n	800537a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8005374:	2302      	movs	r3, #2
 8005376:	613b      	str	r3, [r7, #16]
 8005378:	e004      	b.n	8005384 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2b70      	cmp	r3, #112	; 0x70
 800537e:	d101      	bne.n	8005384 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005380:	2301      	movs	r3, #1
 8005382:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005384:	4b0b      	ldr	r3, [pc, #44]	; (80053b4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f023 020f 	bic.w	r2, r3, #15
 800538c:	4909      	ldr	r1, [pc, #36]	; (80053b4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800538e:	693b      	ldr	r3, [r7, #16]
 8005390:	4313      	orrs	r3, r2
 8005392:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005394:	4b07      	ldr	r3, [pc, #28]	; (80053b4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f003 030f 	and.w	r3, r3, #15
 800539c:	693a      	ldr	r2, [r7, #16]
 800539e:	429a      	cmp	r2, r3
 80053a0:	d001      	beq.n	80053a6 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80053a2:	2301      	movs	r3, #1
 80053a4:	e000      	b.n	80053a8 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80053a6:	2300      	movs	r3, #0
}
 80053a8:	4618      	mov	r0, r3
 80053aa:	3718      	adds	r7, #24
 80053ac:	46bd      	mov	sp, r7
 80053ae:	bd80      	pop	{r7, pc}
 80053b0:	40021000 	.word	0x40021000
 80053b4:	40022000 	.word	0x40022000

080053b8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80053b8:	b480      	push	{r7}
 80053ba:	b087      	sub	sp, #28
 80053bc:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80053be:	4b2d      	ldr	r3, [pc, #180]	; (8005474 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80053c0:	68db      	ldr	r3, [r3, #12]
 80053c2:	f003 0303 	and.w	r3, r3, #3
 80053c6:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2b03      	cmp	r3, #3
 80053cc:	d00b      	beq.n	80053e6 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	2b03      	cmp	r3, #3
 80053d2:	d825      	bhi.n	8005420 <RCC_GetSysClockFreqFromPLLSource+0x68>
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	2b01      	cmp	r3, #1
 80053d8:	d008      	beq.n	80053ec <RCC_GetSysClockFreqFromPLLSource+0x34>
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	2b02      	cmp	r3, #2
 80053de:	d11f      	bne.n	8005420 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80053e0:	4b25      	ldr	r3, [pc, #148]	; (8005478 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80053e2:	613b      	str	r3, [r7, #16]
    break;
 80053e4:	e01f      	b.n	8005426 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80053e6:	4b25      	ldr	r3, [pc, #148]	; (800547c <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80053e8:	613b      	str	r3, [r7, #16]
    break;
 80053ea:	e01c      	b.n	8005426 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80053ec:	4b21      	ldr	r3, [pc, #132]	; (8005474 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f003 0308 	and.w	r3, r3, #8
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d107      	bne.n	8005408 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80053f8:	4b1e      	ldr	r3, [pc, #120]	; (8005474 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80053fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80053fe:	0a1b      	lsrs	r3, r3, #8
 8005400:	f003 030f 	and.w	r3, r3, #15
 8005404:	617b      	str	r3, [r7, #20]
 8005406:	e005      	b.n	8005414 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005408:	4b1a      	ldr	r3, [pc, #104]	; (8005474 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	091b      	lsrs	r3, r3, #4
 800540e:	f003 030f 	and.w	r3, r3, #15
 8005412:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8005414:	4a1a      	ldr	r2, [pc, #104]	; (8005480 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8005416:	697b      	ldr	r3, [r7, #20]
 8005418:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800541c:	613b      	str	r3, [r7, #16]
    break;
 800541e:	e002      	b.n	8005426 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8005420:	2300      	movs	r3, #0
 8005422:	613b      	str	r3, [r7, #16]
    break;
 8005424:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005426:	4b13      	ldr	r3, [pc, #76]	; (8005474 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005428:	68db      	ldr	r3, [r3, #12]
 800542a:	091b      	lsrs	r3, r3, #4
 800542c:	f003 030f 	and.w	r3, r3, #15
 8005430:	3301      	adds	r3, #1
 8005432:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005434:	4b0f      	ldr	r3, [pc, #60]	; (8005474 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005436:	68db      	ldr	r3, [r3, #12]
 8005438:	0a1b      	lsrs	r3, r3, #8
 800543a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800543e:	693a      	ldr	r2, [r7, #16]
 8005440:	fb03 f202 	mul.w	r2, r3, r2
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	fbb2 f3f3 	udiv	r3, r2, r3
 800544a:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800544c:	4b09      	ldr	r3, [pc, #36]	; (8005474 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800544e:	68db      	ldr	r3, [r3, #12]
 8005450:	0e5b      	lsrs	r3, r3, #25
 8005452:	f003 0303 	and.w	r3, r3, #3
 8005456:	3301      	adds	r3, #1
 8005458:	005b      	lsls	r3, r3, #1
 800545a:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 800545c:	693a      	ldr	r2, [r7, #16]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	fbb2 f3f3 	udiv	r3, r2, r3
 8005464:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8005466:	683b      	ldr	r3, [r7, #0]
}
 8005468:	4618      	mov	r0, r3
 800546a:	371c      	adds	r7, #28
 800546c:	46bd      	mov	sp, r7
 800546e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005472:	4770      	bx	lr
 8005474:	40021000 	.word	0x40021000
 8005478:	00f42400 	.word	0x00f42400
 800547c:	007a1200 	.word	0x007a1200
 8005480:	0800be00 	.word	0x0800be00

08005484 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b084      	sub	sp, #16
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d101      	bne.n	8005496 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	e0be      	b.n	8005614 <HAL_SPI_Init+0x190>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800549a:	2b00      	cmp	r3, #0
 800549c:	d108      	bne.n	80054b0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80054a6:	d009      	beq.n	80054bc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2200      	movs	r2, #0
 80054ac:	61da      	str	r2, [r3, #28]
 80054ae:	e005      	b.n	80054bc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2200      	movs	r2, #0
 80054b4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2200      	movs	r2, #0
 80054ba:	615a      	str	r2, [r3, #20]
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80054c2:	b2db      	uxtb	r3, r3
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d106      	bne.n	80054d6 <HAL_SPI_Init+0x52>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2200      	movs	r2, #0
 80054cc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80054d0:	6878      	ldr	r0, [r7, #4]
 80054d2:	f000 f8cb 	bl	800566c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2202      	movs	r2, #2
 80054da:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	681a      	ldr	r2, [r3, #0]
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80054ec:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	68db      	ldr	r3, [r3, #12]
 80054f2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80054f6:	d902      	bls.n	80054fe <HAL_SPI_Init+0x7a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80054f8:	2300      	movs	r3, #0
 80054fa:	60fb      	str	r3, [r7, #12]
 80054fc:	e002      	b.n	8005504 <HAL_SPI_Init+0x80>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80054fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005502:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	68db      	ldr	r3, [r3, #12]
 8005508:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800550c:	d007      	beq.n	800551e <HAL_SPI_Init+0x9a>
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	68db      	ldr	r3, [r3, #12]
 8005512:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005516:	d002      	beq.n	800551e <HAL_SPI_Init+0x9a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2200      	movs	r2, #0
 800551c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	685b      	ldr	r3, [r3, #4]
 8005522:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	689b      	ldr	r3, [r3, #8]
 800552a:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800552e:	431a      	orrs	r2, r3
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	691b      	ldr	r3, [r3, #16]
 8005534:	f003 0302 	and.w	r3, r3, #2
 8005538:	431a      	orrs	r2, r3
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	695b      	ldr	r3, [r3, #20]
 800553e:	f003 0301 	and.w	r3, r3, #1
 8005542:	431a      	orrs	r2, r3
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	699b      	ldr	r3, [r3, #24]
 8005548:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800554c:	431a      	orrs	r2, r3
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	69db      	ldr	r3, [r3, #28]
 8005552:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005556:	431a      	orrs	r2, r3
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6a1b      	ldr	r3, [r3, #32]
 800555c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005560:	ea42 0103 	orr.w	r1, r2, r3
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005568:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	430a      	orrs	r2, r1
 8005572:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));
#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCL Configuration -------------------*/
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005578:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800557c:	d11b      	bne.n	80055b6 <HAL_SPI_Init+0x132>
  {
    /* Align the CRC Length on the data size */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005582:	2b00      	cmp	r3, #0
 8005584:	d10b      	bne.n	800559e <HAL_SPI_Init+0x11a>
    {
      /* CRC Length aligned on the data size : value set by default */
      if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	68db      	ldr	r3, [r3, #12]
 800558a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800558e:	d903      	bls.n	8005598 <HAL_SPI_Init+0x114>
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2202      	movs	r2, #2
 8005594:	631a      	str	r2, [r3, #48]	; 0x30
 8005596:	e002      	b.n	800559e <HAL_SPI_Init+0x11a>
      }
      else
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2201      	movs	r2, #1
 800559c:	631a      	str	r2, [r3, #48]	; 0x30
      }
    }

    /* Configure : CRC Length */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055a2:	2b02      	cmp	r3, #2
 80055a4:	d107      	bne.n	80055b6 <HAL_SPI_Init+0x132>
    {
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCL);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	681a      	ldr	r2, [r3, #0]
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80055b4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	699b      	ldr	r3, [r3, #24]
 80055ba:	0c1b      	lsrs	r3, r3, #16
 80055bc:	f003 0204 	and.w	r2, r3, #4
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055c4:	f003 0310 	and.w	r3, r3, #16
 80055c8:	431a      	orrs	r2, r3
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055ce:	f003 0308 	and.w	r3, r3, #8
 80055d2:	431a      	orrs	r2, r3
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	68db      	ldr	r3, [r3, #12]
 80055d8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80055dc:	ea42 0103 	orr.w	r1, r2, r3
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	430a      	orrs	r2, r1
 80055ec:	605a      	str	r2, [r3, #4]
                                  (frxth & SPI_CR2_FRXTH)));

#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80055f6:	d105      	bne.n	8005604 <HAL_SPI_Init+0x180>
  {
    WRITE_REG(hspi->Instance->CRCPR, (hspi->Init.CRCPolynomial & SPI_CRCPR_CRCPOLY_Msk));
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	b292      	uxth	r2, r2
 8005602:	611a      	str	r2, [r3, #16]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2200      	movs	r2, #0
 8005608:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2201      	movs	r2, #1
 800560e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005612:	2300      	movs	r3, #0
}
 8005614:	4618      	mov	r0, r3
 8005616:	3710      	adds	r7, #16
 8005618:	46bd      	mov	sp, r7
 800561a:	bd80      	pop	{r7, pc}

0800561c <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b082      	sub	sp, #8
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d101      	bne.n	800562e <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800562a:	2301      	movs	r3, #1
 800562c:	e01a      	b.n	8005664 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2202      	movs	r2, #2
 8005632:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	681a      	ldr	r2, [r3, #0]
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005644:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8005646:	6878      	ldr	r0, [r7, #4]
 8005648:	f000 f81a 	bl	8005680 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2200      	movs	r2, #0
 8005650:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2200      	movs	r2, #0
 8005656:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2200      	movs	r2, #0
 800565e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  return HAL_OK;
 8005662:	2300      	movs	r3, #0
}
 8005664:	4618      	mov	r0, r3
 8005666:	3708      	adds	r7, #8
 8005668:	46bd      	mov	sp, r7
 800566a:	bd80      	pop	{r7, pc}

0800566c <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 800566c:	b480      	push	{r7}
 800566e:	b083      	sub	sp, #12
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8005674:	bf00      	nop
 8005676:	370c      	adds	r7, #12
 8005678:	46bd      	mov	sp, r7
 800567a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567e:	4770      	bx	lr

08005680 <HAL_SPI_MspDeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)
{
 8005680:	b480      	push	{r7}
 8005682:	b083      	sub	sp, #12
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspDeInit should be implemented in the user file
   */
}
 8005688:	bf00      	nop
 800568a:	370c      	adds	r7, #12
 800568c:	46bd      	mov	sp, r7
 800568e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005692:	4770      	bx	lr

08005694 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b08c      	sub	sp, #48	; 0x30
 8005698:	af02      	add	r7, sp, #8
 800569a:	60f8      	str	r0, [r7, #12]
 800569c:	60b9      	str	r1, [r7, #8]
 800569e:	603b      	str	r3, [r7, #0]
 80056a0:	4613      	mov	r3, r2
 80056a2:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
 80056a4:	2300      	movs	r3, #0
 80056a6:	61bb      	str	r3, [r7, #24]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80056a8:	2300      	movs	r3, #0
 80056aa:	75fb      	strb	r3, [r7, #23]
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80056ac:	2300      	movs	r3, #0
 80056ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  if (hspi->State != HAL_SPI_STATE_READY)
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80056b8:	b2db      	uxtb	r3, r3
 80056ba:	2b01      	cmp	r3, #1
 80056bc:	d003      	beq.n	80056c6 <HAL_SPI_Receive+0x32>
  {
    errorcode = HAL_BUSY;
 80056be:	2302      	movs	r3, #2
 80056c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    goto error;
 80056c4:	e1cc      	b.n	8005a60 <HAL_SPI_Receive+0x3cc>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80056ce:	d112      	bne.n	80056f6 <HAL_SPI_Receive+0x62>
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	689b      	ldr	r3, [r3, #8]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d10e      	bne.n	80056f6 <HAL_SPI_Receive+0x62>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	2204      	movs	r2, #4
 80056dc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80056e0:	88fa      	ldrh	r2, [r7, #6]
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	9300      	str	r3, [sp, #0]
 80056e6:	4613      	mov	r3, r2
 80056e8:	68ba      	ldr	r2, [r7, #8]
 80056ea:	68b9      	ldr	r1, [r7, #8]
 80056ec:	68f8      	ldr	r0, [r7, #12]
 80056ee:	f000 f9c1 	bl	8005a74 <HAL_SPI_TransmitReceive>
 80056f2:	4603      	mov	r3, r0
 80056f4:	e1ba      	b.n	8005a6c <HAL_SPI_Receive+0x3d8>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80056fc:	2b01      	cmp	r3, #1
 80056fe:	d101      	bne.n	8005704 <HAL_SPI_Receive+0x70>
 8005700:	2302      	movs	r3, #2
 8005702:	e1b3      	b.n	8005a6c <HAL_SPI_Receive+0x3d8>
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	2201      	movs	r2, #1
 8005708:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800570c:	f7fd fe38 	bl	8003380 <HAL_GetTick>
 8005710:	6238      	str	r0, [r7, #32]

  if ((pData == NULL) || (Size == 0U))
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	2b00      	cmp	r3, #0
 8005716:	d002      	beq.n	800571e <HAL_SPI_Receive+0x8a>
 8005718:	88fb      	ldrh	r3, [r7, #6]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d103      	bne.n	8005726 <HAL_SPI_Receive+0x92>
  {
    errorcode = HAL_ERROR;
 800571e:	2301      	movs	r3, #1
 8005720:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    goto error;
 8005724:	e19c      	b.n	8005a60 <HAL_SPI_Receive+0x3cc>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	2204      	movs	r2, #4
 800572a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	2200      	movs	r2, #0
 8005732:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	68ba      	ldr	r2, [r7, #8]
 8005738:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	88fa      	ldrh	r2, [r7, #6]
 800573e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	88fa      	ldrh	r2, [r7, #6]
 8005746:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	2200      	movs	r2, #0
 800574e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	2200      	movs	r2, #0
 8005754:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	2200      	movs	r2, #0
 800575a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	2200      	movs	r2, #0
 8005760:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	2200      	movs	r2, #0
 8005766:	651a      	str	r2, [r3, #80]	; 0x50

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800576c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005770:	d118      	bne.n	80057a4 <HAL_SPI_Receive+0x110>
  {
    SPI_RESET_CRC(hspi);
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	681a      	ldr	r2, [r3, #0]
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005780:	601a      	str	r2, [r3, #0]
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	681a      	ldr	r2, [r3, #0]
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005790:	601a      	str	r2, [r3, #0]
    /* this is done to handle the CRCNEXT before the latest data */
    hspi->RxXferCount--;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005798:	b29b      	uxth	r3, r3
 800579a:	3b01      	subs	r3, #1
 800579c:	b29a      	uxth	r2, r3
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	68db      	ldr	r3, [r3, #12]
 80057a8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80057ac:	d908      	bls.n	80057c0 <HAL_SPI_Receive+0x12c>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	685a      	ldr	r2, [r3, #4]
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80057bc:	605a      	str	r2, [r3, #4]
 80057be:	e007      	b.n	80057d0 <HAL_SPI_Receive+0x13c>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	685a      	ldr	r2, [r3, #4]
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80057ce:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	689b      	ldr	r3, [r3, #8]
 80057d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80057d8:	d10f      	bne.n	80057fa <HAL_SPI_Receive+0x166>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	681a      	ldr	r2, [r3, #0]
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80057e8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	681a      	ldr	r2, [r3, #0]
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80057f8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005804:	2b40      	cmp	r3, #64	; 0x40
 8005806:	d007      	beq.n	8005818 <HAL_SPI_Receive+0x184>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	681a      	ldr	r2, [r3, #0]
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005816:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	68db      	ldr	r3, [r3, #12]
 800581c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005820:	d871      	bhi.n	8005906 <HAL_SPI_Receive+0x272>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005822:	e035      	b.n	8005890 <HAL_SPI_Receive+0x1fc>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	689b      	ldr	r3, [r3, #8]
 800582a:	f003 0301 	and.w	r3, r3, #1
 800582e:	2b01      	cmp	r3, #1
 8005830:	d117      	bne.n	8005862 <HAL_SPI_Receive+0x1ce>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f103 020c 	add.w	r2, r3, #12
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800583e:	7812      	ldrb	r2, [r2, #0]
 8005840:	b2d2      	uxtb	r2, r2
 8005842:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005848:	1c5a      	adds	r2, r3, #1
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005854:	b29b      	uxth	r3, r3
 8005856:	3b01      	subs	r3, #1
 8005858:	b29a      	uxth	r2, r3
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005860:	e016      	b.n	8005890 <HAL_SPI_Receive+0x1fc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005862:	f7fd fd8d 	bl	8003380 <HAL_GetTick>
 8005866:	4602      	mov	r2, r0
 8005868:	6a3b      	ldr	r3, [r7, #32]
 800586a:	1ad3      	subs	r3, r2, r3
 800586c:	683a      	ldr	r2, [r7, #0]
 800586e:	429a      	cmp	r2, r3
 8005870:	d803      	bhi.n	800587a <HAL_SPI_Receive+0x1e6>
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005878:	d102      	bne.n	8005880 <HAL_SPI_Receive+0x1ec>
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d107      	bne.n	8005890 <HAL_SPI_Receive+0x1fc>
        {
          errorcode = HAL_TIMEOUT;
 8005880:	2303      	movs	r3, #3
 8005882:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          hspi->State = HAL_SPI_STATE_READY;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	2201      	movs	r2, #1
 800588a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 800588e:	e0e7      	b.n	8005a60 <HAL_SPI_Receive+0x3cc>
    while (hspi->RxXferCount > 0U)
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005896:	b29b      	uxth	r3, r3
 8005898:	2b00      	cmp	r3, #0
 800589a:	d1c3      	bne.n	8005824 <HAL_SPI_Receive+0x190>
 800589c:	e039      	b.n	8005912 <HAL_SPI_Receive+0x27e>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	689b      	ldr	r3, [r3, #8]
 80058a4:	f003 0301 	and.w	r3, r3, #1
 80058a8:	2b01      	cmp	r3, #1
 80058aa:	d115      	bne.n	80058d8 <HAL_SPI_Receive+0x244>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	68da      	ldr	r2, [r3, #12]
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058b6:	b292      	uxth	r2, r2
 80058b8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058be:	1c9a      	adds	r2, r3, #2
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80058ca:	b29b      	uxth	r3, r3
 80058cc:	3b01      	subs	r3, #1
 80058ce:	b29a      	uxth	r2, r3
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80058d6:	e016      	b.n	8005906 <HAL_SPI_Receive+0x272>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80058d8:	f7fd fd52 	bl	8003380 <HAL_GetTick>
 80058dc:	4602      	mov	r2, r0
 80058de:	6a3b      	ldr	r3, [r7, #32]
 80058e0:	1ad3      	subs	r3, r2, r3
 80058e2:	683a      	ldr	r2, [r7, #0]
 80058e4:	429a      	cmp	r2, r3
 80058e6:	d803      	bhi.n	80058f0 <HAL_SPI_Receive+0x25c>
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058ee:	d102      	bne.n	80058f6 <HAL_SPI_Receive+0x262>
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d107      	bne.n	8005906 <HAL_SPI_Receive+0x272>
        {
          errorcode = HAL_TIMEOUT;
 80058f6:	2303      	movs	r3, #3
 80058f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          hspi->State = HAL_SPI_STATE_READY;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	2201      	movs	r2, #1
 8005900:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8005904:	e0ac      	b.n	8005a60 <HAL_SPI_Receive+0x3cc>
    while (hspi->RxXferCount > 0U)
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800590c:	b29b      	uxth	r3, r3
 800590e:	2b00      	cmp	r3, #0
 8005910:	d1c5      	bne.n	800589e <HAL_SPI_Receive+0x20a>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Handle the CRC Transmission */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005916:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800591a:	d178      	bne.n	8005a0e <HAL_SPI_Receive+0x37a>
  {
    /* freeze the CRC before the latest data */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	681a      	ldr	r2, [r3, #0]
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800592a:	601a      	str	r2, [r3, #0]

    /* Read the latest data */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 800592c:	6a3b      	ldr	r3, [r7, #32]
 800592e:	9300      	str	r3, [sp, #0]
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	2201      	movs	r2, #1
 8005934:	2101      	movs	r1, #1
 8005936:	68f8      	ldr	r0, [r7, #12]
 8005938:	f001 fa00 	bl	8006d3c <SPI_WaitFlagStateUntilTimeout>
 800593c:	4603      	mov	r3, r0
 800593e:	2b00      	cmp	r3, #0
 8005940:	d003      	beq.n	800594a <HAL_SPI_Receive+0x2b6>
    {
      /* the latest data has not been received */
      errorcode = HAL_TIMEOUT;
 8005942:	2303      	movs	r3, #3
 8005944:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      goto error;
 8005948:	e08a      	b.n	8005a60 <HAL_SPI_Receive+0x3cc>
    }

    /* Receive last data in 16 Bit mode */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	68db      	ldr	r3, [r3, #12]
 800594e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005952:	d907      	bls.n	8005964 <HAL_SPI_Receive+0x2d0>
    {
      *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	68da      	ldr	r2, [r3, #12]
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800595e:	b292      	uxth	r2, r2
 8005960:	801a      	strh	r2, [r3, #0]
 8005962:	e008      	b.n	8005976 <HAL_SPI_Receive+0x2e2>
    }
    /* Receive last data in 8 Bit mode */
    else
    {
      (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f103 020c 	add.w	r2, r3, #12
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005970:	7812      	ldrb	r2, [r2, #0]
 8005972:	b2d2      	uxtb	r2, r2
 8005974:	701a      	strb	r2, [r3, #0]
    }

    /* Wait the CRC data */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8005976:	6a3b      	ldr	r3, [r7, #32]
 8005978:	9300      	str	r3, [sp, #0]
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	2201      	movs	r2, #1
 800597e:	2101      	movs	r1, #1
 8005980:	68f8      	ldr	r0, [r7, #12]
 8005982:	f001 f9db 	bl	8006d3c <SPI_WaitFlagStateUntilTimeout>
 8005986:	4603      	mov	r3, r0
 8005988:	2b00      	cmp	r3, #0
 800598a:	d009      	beq.n	80059a0 <HAL_SPI_Receive+0x30c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005990:	f043 0202 	orr.w	r2, r3, #2
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	661a      	str	r2, [r3, #96]	; 0x60
      errorcode = HAL_TIMEOUT;
 8005998:	2303      	movs	r3, #3
 800599a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      goto error;
 800599e:	e05f      	b.n	8005a60 <HAL_SPI_Receive+0x3cc>
    }

    /* Read CRC to Flush DR and RXNE flag */
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	68db      	ldr	r3, [r3, #12]
 80059a4:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80059a8:	d105      	bne.n	80059b6 <HAL_SPI_Receive+0x322>
    {
      /* Read 16bit CRC */
      tmpreg = READ_REG(hspi->Instance->DR);
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	68db      	ldr	r3, [r3, #12]
 80059b0:	61bb      	str	r3, [r7, #24]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 80059b2:	69bb      	ldr	r3, [r7, #24]
 80059b4:	e02b      	b.n	8005a0e <HAL_SPI_Receive+0x37a>
    }
    else
    {
      /* Initialize the 8bit temporary pointer */
      ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	330c      	adds	r3, #12
 80059bc:	61fb      	str	r3, [r7, #28]
      /* Read 8bit CRC */
      tmpreg8 = *ptmpreg8;
 80059be:	69fb      	ldr	r3, [r7, #28]
 80059c0:	781b      	ldrb	r3, [r3, #0]
 80059c2:	b2db      	uxtb	r3, r3
 80059c4:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80059c6:	7dfb      	ldrb	r3, [r7, #23]

      if ((hspi->Init.DataSize == SPI_DATASIZE_8BIT) && (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT))
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	68db      	ldr	r3, [r3, #12]
 80059cc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80059d0:	d11d      	bne.n	8005a0e <HAL_SPI_Receive+0x37a>
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059d6:	2b02      	cmp	r3, #2
 80059d8:	d119      	bne.n	8005a0e <HAL_SPI_Receive+0x37a>
      {
        if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 80059da:	6a3b      	ldr	r3, [r7, #32]
 80059dc:	9300      	str	r3, [sp, #0]
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	2201      	movs	r2, #1
 80059e2:	2101      	movs	r1, #1
 80059e4:	68f8      	ldr	r0, [r7, #12]
 80059e6:	f001 f9a9 	bl	8006d3c <SPI_WaitFlagStateUntilTimeout>
 80059ea:	4603      	mov	r3, r0
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d009      	beq.n	8005a04 <HAL_SPI_Receive+0x370>
        {
          /* Error on the CRC reception */
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80059f4:	f043 0202 	orr.w	r2, r3, #2
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	661a      	str	r2, [r3, #96]	; 0x60
          errorcode = HAL_TIMEOUT;
 80059fc:	2303      	movs	r3, #3
 80059fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 8005a02:	e02d      	b.n	8005a60 <HAL_SPI_Receive+0x3cc>
        }
        /* Read 8bit CRC again in case of 16bit CRC in 8bit Data mode */
        tmpreg8 = *ptmpreg8;
 8005a04:	69fb      	ldr	r3, [r7, #28]
 8005a06:	781b      	ldrb	r3, [r3, #0]
 8005a08:	b2db      	uxtb	r3, r3
 8005a0a:	75fb      	strb	r3, [r7, #23]
        /* To avoid GCC warning */
        UNUSED(tmpreg8);
 8005a0c:	7dfb      	ldrb	r3, [r7, #23]
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005a0e:	6a3a      	ldr	r2, [r7, #32]
 8005a10:	6839      	ldr	r1, [r7, #0]
 8005a12:	68f8      	ldr	r0, [r7, #12]
 8005a14:	f001 fab0 	bl	8006f78 <SPI_EndRxTransaction>
 8005a18:	4603      	mov	r3, r0
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d002      	beq.n	8005a24 <HAL_SPI_Receive+0x390>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	2220      	movs	r2, #32
 8005a22:	661a      	str	r2, [r3, #96]	; 0x60
  }

#if (USE_SPI_CRC != 0U)
  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	689b      	ldr	r3, [r3, #8]
 8005a2a:	f003 0310 	and.w	r3, r3, #16
 8005a2e:	2b10      	cmp	r3, #16
 8005a30:	d10a      	bne.n	8005a48 <HAL_SPI_Receive+0x3b4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a36:	f043 0202 	orr.w	r2, r3, #2
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	661a      	str	r2, [r3, #96]	; 0x60
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8005a46:	609a      	str	r2, [r3, #8]
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d003      	beq.n	8005a58 <HAL_SPI_Receive+0x3c4>
  {
    errorcode = HAL_ERROR;
 8005a50:	2301      	movs	r3, #1
 8005a52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8005a56:	e003      	b.n	8005a60 <HAL_SPI_Receive+0x3cc>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	2201      	movs	r2, #1
 8005a5c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2200      	movs	r2, #0
 8005a64:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005a68:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	3728      	adds	r7, #40	; 0x28
 8005a70:	46bd      	mov	sp, r7
 8005a72:	bd80      	pop	{r7, pc}

08005a74 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b092      	sub	sp, #72	; 0x48
 8005a78:	af02      	add	r7, sp, #8
 8005a7a:	60f8      	str	r0, [r7, #12]
 8005a7c:	60b9      	str	r1, [r7, #8]
 8005a7e:	607a      	str	r2, [r7, #4]
 8005a80:	807b      	strh	r3, [r7, #2]
  uint16_t             initial_RxXferCount;
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
 8005a82:	2300      	movs	r3, #0
 8005a84:	61bb      	str	r3, [r7, #24]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005a86:	2300      	movs	r3, #0
 8005a88:	75fb      	strb	r3, [r7, #23]
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005a8a:	2301      	movs	r3, #1
 8005a8c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005a8e:	2300      	movs	r3, #0
 8005a90:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005a9a:	2b01      	cmp	r3, #1
 8005a9c:	d101      	bne.n	8005aa2 <HAL_SPI_TransmitReceive+0x2e>
 8005a9e:	2302      	movs	r3, #2
 8005aa0:	e322      	b.n	80060e8 <HAL_SPI_TransmitReceive+0x674>
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2201      	movs	r2, #1
 8005aa6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005aaa:	f7fd fc69 	bl	8003380 <HAL_GetTick>
 8005aae:	6378      	str	r0, [r7, #52]	; 0x34

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005ab6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  tmp_mode            = hspi->Init.Mode;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	685b      	ldr	r3, [r3, #4]
 8005abe:	62fb      	str	r3, [r7, #44]	; 0x2c
  initial_TxXferCount = Size;
 8005ac0:	887b      	ldrh	r3, [r7, #2]
 8005ac2:	857b      	strh	r3, [r7, #42]	; 0x2a
  initial_RxXferCount = Size;
 8005ac4:	887b      	ldrh	r3, [r7, #2]
 8005ac6:	853b      	strh	r3, [r7, #40]	; 0x28
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	627b      	str	r3, [r7, #36]	; 0x24
  spi_cr2             = READ_REG(hspi->Instance->CR2);
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	623b      	str	r3, [r7, #32]
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005ad8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005adc:	2b01      	cmp	r3, #1
 8005ade:	d00f      	beq.n	8005b00 <HAL_SPI_TransmitReceive+0x8c>
 8005ae0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ae2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005ae6:	d107      	bne.n	8005af8 <HAL_SPI_TransmitReceive+0x84>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	689b      	ldr	r3, [r3, #8]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d103      	bne.n	8005af8 <HAL_SPI_TransmitReceive+0x84>
 8005af0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005af4:	2b04      	cmp	r3, #4
 8005af6:	d003      	beq.n	8005b00 <HAL_SPI_TransmitReceive+0x8c>
  {
    errorcode = HAL_BUSY;
 8005af8:	2302      	movs	r3, #2
 8005afa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    goto error;
 8005afe:	e2ed      	b.n	80060dc <HAL_SPI_TransmitReceive+0x668>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d005      	beq.n	8005b12 <HAL_SPI_TransmitReceive+0x9e>
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d002      	beq.n	8005b12 <HAL_SPI_TransmitReceive+0x9e>
 8005b0c:	887b      	ldrh	r3, [r7, #2]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d103      	bne.n	8005b1a <HAL_SPI_TransmitReceive+0xa6>
  {
    errorcode = HAL_ERROR;
 8005b12:	2301      	movs	r3, #1
 8005b14:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    goto error;
 8005b18:	e2e0      	b.n	80060dc <HAL_SPI_TransmitReceive+0x668>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005b20:	b2db      	uxtb	r3, r3
 8005b22:	2b04      	cmp	r3, #4
 8005b24:	d003      	beq.n	8005b2e <HAL_SPI_TransmitReceive+0xba>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	2205      	movs	r2, #5
 8005b2a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	2200      	movs	r2, #0
 8005b32:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	687a      	ldr	r2, [r7, #4]
 8005b38:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	887a      	ldrh	r2, [r7, #2]
 8005b3e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	887a      	ldrh	r2, [r7, #2]
 8005b46:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	68ba      	ldr	r2, [r7, #8]
 8005b4e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	887a      	ldrh	r2, [r7, #2]
 8005b54:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	887a      	ldrh	r2, [r7, #2]
 8005b5a:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	2200      	movs	r2, #0
 8005b66:	651a      	str	r2, [r3, #80]	; 0x50

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b6c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b70:	d10f      	bne.n	8005b92 <HAL_SPI_TransmitReceive+0x11e>
  {
    SPI_RESET_CRC(hspi);
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	681a      	ldr	r2, [r3, #0]
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005b80:	601a      	str	r2, [r3, #0]
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	681a      	ldr	r2, [r3, #0]
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005b90:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	68db      	ldr	r3, [r3, #12]
 8005b96:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005b9a:	d802      	bhi.n	8005ba2 <HAL_SPI_TransmitReceive+0x12e>
 8005b9c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005b9e:	2b01      	cmp	r3, #1
 8005ba0:	d908      	bls.n	8005bb4 <HAL_SPI_TransmitReceive+0x140>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	685a      	ldr	r2, [r3, #4]
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005bb0:	605a      	str	r2, [r3, #4]
 8005bb2:	e007      	b.n	8005bc4 <HAL_SPI_TransmitReceive+0x150>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	685a      	ldr	r2, [r3, #4]
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005bc2:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bce:	2b40      	cmp	r3, #64	; 0x40
 8005bd0:	d007      	beq.n	8005be2 <HAL_SPI_TransmitReceive+0x16e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	681a      	ldr	r2, [r3, #0]
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005be0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	68db      	ldr	r3, [r3, #12]
 8005be6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005bea:	f240 80ce 	bls.w	8005d8a <HAL_SPI_TransmitReceive+0x316>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	685b      	ldr	r3, [r3, #4]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d003      	beq.n	8005bfe <HAL_SPI_TransmitReceive+0x18a>
 8005bf6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8005bf8:	2b01      	cmp	r3, #1
 8005bfa:	f040 80b8 	bne.w	8005d6e <HAL_SPI_TransmitReceive+0x2fa>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c02:	881a      	ldrh	r2, [r3, #0]
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c0e:	1c9a      	adds	r2, r3, #2
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c18:	b29b      	uxth	r3, r3
 8005c1a:	3b01      	subs	r3, #1
 8005c1c:	b29a      	uxth	r2, r3
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	87da      	strh	r2, [r3, #62]	; 0x3e

#if (USE_SPI_CRC != 0U)
      /* Enable CRC Transmission */
      if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c26:	b29b      	uxth	r3, r3
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	f040 80a0 	bne.w	8005d6e <HAL_SPI_TransmitReceive+0x2fa>
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c36:	f040 809a 	bne.w	8005d6e <HAL_SPI_TransmitReceive+0x2fa>
      {
        /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
        if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8005c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c3c:	f003 0304 	and.w	r3, r3, #4
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d10c      	bne.n	8005c5e <HAL_SPI_TransmitReceive+0x1ea>
 8005c44:	6a3b      	ldr	r3, [r7, #32]
 8005c46:	f003 0308 	and.w	r3, r3, #8
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d007      	beq.n	8005c5e <HAL_SPI_TransmitReceive+0x1ea>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	681a      	ldr	r2, [r3, #0]
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c5c:	601a      	str	r2, [r3, #0]
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	681a      	ldr	r2, [r3, #0]
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005c6c:	601a      	str	r2, [r3, #0]
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c6e:	e07e      	b.n	8005d6e <HAL_SPI_TransmitReceive+0x2fa>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	689b      	ldr	r3, [r3, #8]
 8005c76:	f003 0302 	and.w	r3, r3, #2
 8005c7a:	2b02      	cmp	r3, #2
 8005c7c:	d13f      	bne.n	8005cfe <HAL_SPI_TransmitReceive+0x28a>
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c82:	b29b      	uxth	r3, r3
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d03a      	beq.n	8005cfe <HAL_SPI_TransmitReceive+0x28a>
 8005c88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c8a:	2b01      	cmp	r3, #1
 8005c8c:	d137      	bne.n	8005cfe <HAL_SPI_TransmitReceive+0x28a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c92:	881a      	ldrh	r2, [r3, #0]
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c9e:	1c9a      	adds	r2, r3, #2
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ca8:	b29b      	uxth	r3, r3
 8005caa:	3b01      	subs	r3, #1
 8005cac:	b29a      	uxth	r2, r3
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	63fb      	str	r3, [r7, #60]	; 0x3c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cba:	b29b      	uxth	r3, r3
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d11e      	bne.n	8005cfe <HAL_SPI_TransmitReceive+0x28a>
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cc4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005cc8:	d119      	bne.n	8005cfe <HAL_SPI_TransmitReceive+0x28a>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8005cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ccc:	f003 0304 	and.w	r3, r3, #4
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d10c      	bne.n	8005cee <HAL_SPI_TransmitReceive+0x27a>
 8005cd4:	6a3b      	ldr	r3, [r7, #32]
 8005cd6:	f003 0308 	and.w	r3, r3, #8
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d007      	beq.n	8005cee <HAL_SPI_TransmitReceive+0x27a>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	681a      	ldr	r2, [r3, #0]
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005cec:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	681a      	ldr	r2, [r3, #0]
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005cfc:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	689b      	ldr	r3, [r3, #8]
 8005d04:	f003 0301 	and.w	r3, r3, #1
 8005d08:	2b01      	cmp	r3, #1
 8005d0a:	d11c      	bne.n	8005d46 <HAL_SPI_TransmitReceive+0x2d2>
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005d12:	b29b      	uxth	r3, r3
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d016      	beq.n	8005d46 <HAL_SPI_TransmitReceive+0x2d2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	68da      	ldr	r2, [r3, #12]
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d22:	b292      	uxth	r2, r2
 8005d24:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d2a:	1c9a      	adds	r2, r3, #2
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005d36:	b29b      	uxth	r3, r3
 8005d38:	3b01      	subs	r3, #1
 8005d3a:	b29a      	uxth	r2, r3
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005d42:	2301      	movs	r3, #1
 8005d44:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005d46:	f7fd fb1b 	bl	8003380 <HAL_GetTick>
 8005d4a:	4602      	mov	r2, r0
 8005d4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d4e:	1ad3      	subs	r3, r2, r3
 8005d50:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005d52:	429a      	cmp	r2, r3
 8005d54:	d80b      	bhi.n	8005d6e <HAL_SPI_TransmitReceive+0x2fa>
 8005d56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d5c:	d007      	beq.n	8005d6e <HAL_SPI_TransmitReceive+0x2fa>
      {
        errorcode = HAL_TIMEOUT;
 8005d5e:	2303      	movs	r3, #3
 8005d60:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        hspi->State = HAL_SPI_STATE_READY;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	2201      	movs	r2, #1
 8005d68:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8005d6c:	e1b6      	b.n	80060dc <HAL_SPI_TransmitReceive+0x668>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d72:	b29b      	uxth	r3, r3
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	f47f af7b 	bne.w	8005c70 <HAL_SPI_TransmitReceive+0x1fc>
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005d80:	b29b      	uxth	r3, r3
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	f47f af74 	bne.w	8005c70 <HAL_SPI_TransmitReceive+0x1fc>
 8005d88:	e12d      	b.n	8005fe6 <HAL_SPI_TransmitReceive+0x572>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	685b      	ldr	r3, [r3, #4]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d003      	beq.n	8005d9a <HAL_SPI_TransmitReceive+0x326>
 8005d92:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8005d94:	2b01      	cmp	r3, #1
 8005d96:	f040 8119 	bne.w	8005fcc <HAL_SPI_TransmitReceive+0x558>
    {
      if (hspi->TxXferCount > 1U)
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d9e:	b29b      	uxth	r3, r3
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	d912      	bls.n	8005dca <HAL_SPI_TransmitReceive+0x356>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005da8:	881a      	ldrh	r2, [r3, #0]
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005db4:	1c9a      	adds	r2, r3, #2
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005dbe:	b29b      	uxth	r3, r3
 8005dc0:	3b02      	subs	r3, #2
 8005dc2:	b29a      	uxth	r2, r3
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005dc8:	e100      	b.n	8005fcc <HAL_SPI_TransmitReceive+0x558>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	330c      	adds	r3, #12
 8005dd4:	7812      	ldrb	r2, [r2, #0]
 8005dd6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ddc:	1c5a      	adds	r2, r3, #1
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005de6:	b29b      	uxth	r3, r3
 8005de8:	3b01      	subs	r3, #1
 8005dea:	b29a      	uxth	r2, r3
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	87da      	strh	r2, [r3, #62]	; 0x3e

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005df4:	b29b      	uxth	r3, r3
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	f040 80e8 	bne.w	8005fcc <HAL_SPI_TransmitReceive+0x558>
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e00:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e04:	f040 80e2 	bne.w	8005fcc <HAL_SPI_TransmitReceive+0x558>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8005e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e0a:	f003 0304 	and.w	r3, r3, #4
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d10c      	bne.n	8005e2c <HAL_SPI_TransmitReceive+0x3b8>
 8005e12:	6a3b      	ldr	r3, [r7, #32]
 8005e14:	f003 0308 	and.w	r3, r3, #8
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d007      	beq.n	8005e2c <HAL_SPI_TransmitReceive+0x3b8>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	681a      	ldr	r2, [r3, #0]
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e2a:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	681a      	ldr	r2, [r3, #0]
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005e3a:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e3c:	e0c6      	b.n	8005fcc <HAL_SPI_TransmitReceive+0x558>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	689b      	ldr	r3, [r3, #8]
 8005e44:	f003 0302 	and.w	r3, r3, #2
 8005e48:	2b02      	cmp	r3, #2
 8005e4a:	d158      	bne.n	8005efe <HAL_SPI_TransmitReceive+0x48a>
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e50:	b29b      	uxth	r3, r3
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d053      	beq.n	8005efe <HAL_SPI_TransmitReceive+0x48a>
 8005e56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e58:	2b01      	cmp	r3, #1
 8005e5a:	d150      	bne.n	8005efe <HAL_SPI_TransmitReceive+0x48a>
      {
        if (hspi->TxXferCount > 1U)
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e60:	b29b      	uxth	r3, r3
 8005e62:	2b01      	cmp	r3, #1
 8005e64:	d912      	bls.n	8005e8c <HAL_SPI_TransmitReceive+0x418>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e6a:	881a      	ldrh	r2, [r3, #0]
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e76:	1c9a      	adds	r2, r3, #2
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e80:	b29b      	uxth	r3, r3
 8005e82:	3b02      	subs	r3, #2
 8005e84:	b29a      	uxth	r2, r3
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005e8a:	e012      	b.n	8005eb2 <HAL_SPI_TransmitReceive+0x43e>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	330c      	adds	r3, #12
 8005e96:	7812      	ldrb	r2, [r2, #0]
 8005e98:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e9e:	1c5a      	adds	r2, r3, #1
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ea8:	b29b      	uxth	r3, r3
 8005eaa:	3b01      	subs	r3, #1
 8005eac:	b29a      	uxth	r2, r3
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	63fb      	str	r3, [r7, #60]	; 0x3c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005eba:	b29b      	uxth	r3, r3
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d11e      	bne.n	8005efe <HAL_SPI_TransmitReceive+0x48a>
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ec4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ec8:	d119      	bne.n	8005efe <HAL_SPI_TransmitReceive+0x48a>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8005eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ecc:	f003 0304 	and.w	r3, r3, #4
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d10c      	bne.n	8005eee <HAL_SPI_TransmitReceive+0x47a>
 8005ed4:	6a3b      	ldr	r3, [r7, #32]
 8005ed6:	f003 0308 	and.w	r3, r3, #8
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d007      	beq.n	8005eee <HAL_SPI_TransmitReceive+0x47a>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	681a      	ldr	r2, [r3, #0]
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005eec:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	681a      	ldr	r2, [r3, #0]
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005efc:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	689b      	ldr	r3, [r3, #8]
 8005f04:	f003 0301 	and.w	r3, r3, #1
 8005f08:	2b01      	cmp	r3, #1
 8005f0a:	d148      	bne.n	8005f9e <HAL_SPI_TransmitReceive+0x52a>
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005f12:	b29b      	uxth	r3, r3
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d042      	beq.n	8005f9e <HAL_SPI_TransmitReceive+0x52a>
      {
        if (hspi->RxXferCount > 1U)
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005f1e:	b29b      	uxth	r3, r3
 8005f20:	2b01      	cmp	r3, #1
 8005f22:	d923      	bls.n	8005f6c <HAL_SPI_TransmitReceive+0x4f8>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	68da      	ldr	r2, [r3, #12]
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f2e:	b292      	uxth	r2, r2
 8005f30:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f36:	1c9a      	adds	r2, r3, #2
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005f42:	b29b      	uxth	r3, r3
 8005f44:	3b02      	subs	r3, #2
 8005f46:	b29a      	uxth	r2, r3
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005f54:	b29b      	uxth	r3, r3
 8005f56:	2b01      	cmp	r3, #1
 8005f58:	d81f      	bhi.n	8005f9a <HAL_SPI_TransmitReceive+0x526>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	685a      	ldr	r2, [r3, #4]
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005f68:	605a      	str	r2, [r3, #4]
 8005f6a:	e016      	b.n	8005f9a <HAL_SPI_TransmitReceive+0x526>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f103 020c 	add.w	r2, r3, #12
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f78:	7812      	ldrb	r2, [r2, #0]
 8005f7a:	b2d2      	uxtb	r2, r2
 8005f7c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f82:	1c5a      	adds	r2, r3, #1
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005f8e:	b29b      	uxth	r3, r3
 8005f90:	3b01      	subs	r3, #1
 8005f92:	b29a      	uxth	r2, r3
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005f9e:	f7fd f9ef 	bl	8003380 <HAL_GetTick>
 8005fa2:	4602      	mov	r2, r0
 8005fa4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005fa6:	1ad3      	subs	r3, r2, r3
 8005fa8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005faa:	429a      	cmp	r2, r3
 8005fac:	d803      	bhi.n	8005fb6 <HAL_SPI_TransmitReceive+0x542>
 8005fae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005fb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fb4:	d102      	bne.n	8005fbc <HAL_SPI_TransmitReceive+0x548>
 8005fb6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d107      	bne.n	8005fcc <HAL_SPI_TransmitReceive+0x558>
      {
        errorcode = HAL_TIMEOUT;
 8005fbc:	2303      	movs	r3, #3
 8005fbe:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        hspi->State = HAL_SPI_STATE_READY;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	2201      	movs	r2, #1
 8005fc6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8005fca:	e087      	b.n	80060dc <HAL_SPI_TransmitReceive+0x668>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005fd0:	b29b      	uxth	r3, r3
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	f47f af33 	bne.w	8005e3e <HAL_SPI_TransmitReceive+0x3ca>
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005fde:	b29b      	uxth	r3, r3
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	f47f af2c 	bne.w	8005e3e <HAL_SPI_TransmitReceive+0x3ca>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005fee:	d146      	bne.n	800607e <HAL_SPI_TransmitReceive+0x60a>
  {
    /* Wait until TXE flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8005ff0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ff2:	9300      	str	r3, [sp, #0]
 8005ff4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ff6:	2201      	movs	r2, #1
 8005ff8:	2101      	movs	r1, #1
 8005ffa:	68f8      	ldr	r0, [r7, #12]
 8005ffc:	f000 fe9e 	bl	8006d3c <SPI_WaitFlagStateUntilTimeout>
 8006000:	4603      	mov	r3, r0
 8006002:	2b00      	cmp	r3, #0
 8006004:	d009      	beq.n	800601a <HAL_SPI_TransmitReceive+0x5a6>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800600a:	f043 0202 	orr.w	r2, r3, #2
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	661a      	str	r2, [r3, #96]	; 0x60
      errorcode = HAL_TIMEOUT;
 8006012:	2303      	movs	r3, #3
 8006014:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
      goto error;
 8006018:	e060      	b.n	80060dc <HAL_SPI_TransmitReceive+0x668>
    }
    /* Read CRC */
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	68db      	ldr	r3, [r3, #12]
 800601e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8006022:	d105      	bne.n	8006030 <HAL_SPI_TransmitReceive+0x5bc>
    {
      /* Read 16bit CRC */
      tmpreg = READ_REG(hspi->Instance->DR);
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	68db      	ldr	r3, [r3, #12]
 800602a:	61bb      	str	r3, [r7, #24]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 800602c:	69bb      	ldr	r3, [r7, #24]
 800602e:	e026      	b.n	800607e <HAL_SPI_TransmitReceive+0x60a>
    }
    else
    {
      /* Initialize the 8bit temporary pointer */
      ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	330c      	adds	r3, #12
 8006036:	61fb      	str	r3, [r7, #28]
      /* Read 8bit CRC */
      tmpreg8 = *ptmpreg8;
 8006038:	69fb      	ldr	r3, [r7, #28]
 800603a:	781b      	ldrb	r3, [r3, #0]
 800603c:	b2db      	uxtb	r3, r3
 800603e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006040:	7dfb      	ldrb	r3, [r7, #23]

      if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006046:	2b02      	cmp	r3, #2
 8006048:	d119      	bne.n	800607e <HAL_SPI_TransmitReceive+0x60a>
      {
        if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 800604a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800604c:	9300      	str	r3, [sp, #0]
 800604e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006050:	2201      	movs	r2, #1
 8006052:	2101      	movs	r1, #1
 8006054:	68f8      	ldr	r0, [r7, #12]
 8006056:	f000 fe71 	bl	8006d3c <SPI_WaitFlagStateUntilTimeout>
 800605a:	4603      	mov	r3, r0
 800605c:	2b00      	cmp	r3, #0
 800605e:	d009      	beq.n	8006074 <HAL_SPI_TransmitReceive+0x600>
        {
          /* Error on the CRC reception */
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006064:	f043 0202 	orr.w	r2, r3, #2
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	661a      	str	r2, [r3, #96]	; 0x60
          errorcode = HAL_TIMEOUT;
 800606c:	2303      	movs	r3, #3
 800606e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
          goto error;
 8006072:	e033      	b.n	80060dc <HAL_SPI_TransmitReceive+0x668>
        }
        /* Read 8bit CRC again in case of 16bit CRC in 8bit Data mode */
        tmpreg8 = *ptmpreg8;
 8006074:	69fb      	ldr	r3, [r7, #28]
 8006076:	781b      	ldrb	r3, [r3, #0]
 8006078:	b2db      	uxtb	r3, r3
 800607a:	75fb      	strb	r3, [r7, #23]
        /* To avoid GCC warning */
        UNUSED(tmpreg8);
 800607c:	7dfb      	ldrb	r3, [r7, #23]
      }
    }
  }

  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	689b      	ldr	r3, [r3, #8]
 8006084:	f003 0310 	and.w	r3, r3, #16
 8006088:	2b10      	cmp	r3, #16
 800608a:	d10d      	bne.n	80060a8 <HAL_SPI_TransmitReceive+0x634>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006090:	f043 0202 	orr.w	r2, r3, #2
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	661a      	str	r2, [r3, #96]	; 0x60
    /* Clear CRC Flag */
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f64f 72ef 	movw	r2, #65519	; 0xffef
 80060a0:	609a      	str	r2, [r3, #8]

    errorcode = HAL_ERROR;
 80060a2:	2301      	movs	r3, #1
 80060a4:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80060a8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80060aa:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80060ac:	68f8      	ldr	r0, [r7, #12]
 80060ae:	f000 ffbb 	bl	8007028 <SPI_EndRxTxTransaction>
 80060b2:	4603      	mov	r3, r0
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d005      	beq.n	80060c4 <HAL_SPI_TransmitReceive+0x650>
  {
    errorcode = HAL_ERROR;
 80060b8:	2301      	movs	r3, #1
 80060ba:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	2220      	movs	r2, #32
 80060c2:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d003      	beq.n	80060d4 <HAL_SPI_TransmitReceive+0x660>
  {
    errorcode = HAL_ERROR;
 80060cc:	2301      	movs	r3, #1
 80060ce:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80060d2:	e003      	b.n	80060dc <HAL_SPI_TransmitReceive+0x668>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	2201      	movs	r2, #1
 80060d8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2200      	movs	r2, #0
 80060e0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80060e4:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
}
 80060e8:	4618      	mov	r0, r3
 80060ea:	3740      	adds	r7, #64	; 0x40
 80060ec:	46bd      	mov	sp, r7
 80060ee:	bd80      	pop	{r7, pc}

080060f0 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80060f0:	b480      	push	{r7}
 80060f2:	b087      	sub	sp, #28
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	60f8      	str	r0, [r7, #12]
 80060f8:	60b9      	str	r1, [r7, #8]
 80060fa:	4613      	mov	r3, r2
 80060fc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80060fe:	2300      	movs	r3, #0
 8006100:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));


  if ((pData == NULL) || (Size == 0U))
 8006102:	68bb      	ldr	r3, [r7, #8]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d002      	beq.n	800610e <HAL_SPI_Transmit_IT+0x1e>
 8006108:	88fb      	ldrh	r3, [r7, #6]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d102      	bne.n	8006114 <HAL_SPI_Transmit_IT+0x24>
  {
    errorcode = HAL_ERROR;
 800610e:	2301      	movs	r3, #1
 8006110:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006112:	e082      	b.n	800621a <HAL_SPI_Transmit_IT+0x12a>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800611a:	b2db      	uxtb	r3, r3
 800611c:	2b01      	cmp	r3, #1
 800611e:	d002      	beq.n	8006126 <HAL_SPI_Transmit_IT+0x36>
  {
    errorcode = HAL_BUSY;
 8006120:	2302      	movs	r3, #2
 8006122:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006124:	e079      	b.n	800621a <HAL_SPI_Transmit_IT+0x12a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800612c:	2b01      	cmp	r3, #1
 800612e:	d101      	bne.n	8006134 <HAL_SPI_Transmit_IT+0x44>
 8006130:	2302      	movs	r3, #2
 8006132:	e073      	b.n	800621c <HAL_SPI_Transmit_IT+0x12c>
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	2201      	movs	r2, #1
 8006138:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	2203      	movs	r2, #3
 8006140:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	2200      	movs	r2, #0
 8006148:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	68ba      	ldr	r2, [r7, #8]
 800614e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	88fa      	ldrh	r2, [r7, #6]
 8006154:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	88fa      	ldrh	r2, [r7, #6]
 800615a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	2200      	movs	r2, #0
 8006160:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	2200      	movs	r2, #0
 8006166:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	2200      	movs	r2, #0
 800616e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxISR       = NULL;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	2200      	movs	r2, #0
 8006176:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	68db      	ldr	r3, [r3, #12]
 800617c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006180:	d903      	bls.n	800618a <HAL_SPI_Transmit_IT+0x9a>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	4a28      	ldr	r2, [pc, #160]	; (8006228 <HAL_SPI_Transmit_IT+0x138>)
 8006186:	651a      	str	r2, [r3, #80]	; 0x50
 8006188:	e002      	b.n	8006190 <HAL_SPI_Transmit_IT+0xa0>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	4a27      	ldr	r2, [pc, #156]	; (800622c <HAL_SPI_Transmit_IT+0x13c>)
 800618e:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	689b      	ldr	r3, [r3, #8]
 8006194:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006198:	d10f      	bne.n	80061ba <HAL_SPI_Transmit_IT+0xca>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	681a      	ldr	r2, [r3, #0]
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80061a8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	681a      	ldr	r2, [r3, #0]
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80061b8:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80061c2:	d10f      	bne.n	80061e4 <HAL_SPI_Transmit_IT+0xf4>
  {
    SPI_RESET_CRC(hspi);
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	681a      	ldr	r2, [r3, #0]
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80061d2:	601a      	str	r2, [r3, #0]
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	681a      	ldr	r2, [r3, #0]
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80061e2:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061ee:	2b40      	cmp	r3, #64	; 0x40
 80061f0:	d007      	beq.n	8006202 <HAL_SPI_Transmit_IT+0x112>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	681a      	ldr	r2, [r3, #0]
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006200:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	2200      	movs	r2, #0
 8006206:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	685a      	ldr	r2, [r3, #4]
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 8006218:	605a      	str	r2, [r3, #4]

error :
  return errorcode;
 800621a:	7dfb      	ldrb	r3, [r7, #23]
}
 800621c:	4618      	mov	r0, r3
 800621e:	371c      	adds	r7, #28
 8006220:	46bd      	mov	sp, r7
 8006222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006226:	4770      	bx	lr
 8006228:	08006cdd 	.word	0x08006cdd
 800622c:	08006c7d 	.word	0x08006c7d

08006230 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b086      	sub	sp, #24
 8006234:	af00      	add	r7, sp, #0
 8006236:	60f8      	str	r0, [r7, #12]
 8006238:	60b9      	str	r1, [r7, #8]
 800623a:	4613      	mov	r3, r2
 800623c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800623e:	2300      	movs	r3, #0
 8006240:	75fb      	strb	r3, [r7, #23]


  if (hspi->State != HAL_SPI_STATE_READY)
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006248:	b2db      	uxtb	r3, r3
 800624a:	2b01      	cmp	r3, #1
 800624c:	d002      	beq.n	8006254 <HAL_SPI_Receive_IT+0x24>
  {
    errorcode = HAL_BUSY;
 800624e:	2302      	movs	r3, #2
 8006250:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006252:	e0ba      	b.n	80063ca <HAL_SPI_Receive_IT+0x19a>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	689b      	ldr	r3, [r3, #8]
 8006258:	2b00      	cmp	r3, #0
 800625a:	d110      	bne.n	800627e <HAL_SPI_Receive_IT+0x4e>
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	685b      	ldr	r3, [r3, #4]
 8006260:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006264:	d10b      	bne.n	800627e <HAL_SPI_Receive_IT+0x4e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	2204      	movs	r2, #4
 800626a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 800626e:	88fb      	ldrh	r3, [r7, #6]
 8006270:	68ba      	ldr	r2, [r7, #8]
 8006272:	68b9      	ldr	r1, [r7, #8]
 8006274:	68f8      	ldr	r0, [r7, #12]
 8006276:	f000 f8b1 	bl	80063dc <HAL_SPI_TransmitReceive_IT>
 800627a:	4603      	mov	r3, r0
 800627c:	e0a6      	b.n	80063cc <HAL_SPI_Receive_IT+0x19c>
  }


  if ((pData == NULL) || (Size == 0U))
 800627e:	68bb      	ldr	r3, [r7, #8]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d002      	beq.n	800628a <HAL_SPI_Receive_IT+0x5a>
 8006284:	88fb      	ldrh	r3, [r7, #6]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d102      	bne.n	8006290 <HAL_SPI_Receive_IT+0x60>
  {
    errorcode = HAL_ERROR;
 800628a:	2301      	movs	r3, #1
 800628c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800628e:	e09c      	b.n	80063ca <HAL_SPI_Receive_IT+0x19a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006296:	2b01      	cmp	r3, #1
 8006298:	d101      	bne.n	800629e <HAL_SPI_Receive_IT+0x6e>
 800629a:	2302      	movs	r3, #2
 800629c:	e096      	b.n	80063cc <HAL_SPI_Receive_IT+0x19c>
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	2201      	movs	r2, #1
 80062a2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	2204      	movs	r2, #4
 80062aa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	2200      	movs	r2, #0
 80062b2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	68ba      	ldr	r2, [r7, #8]
 80062b8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	88fa      	ldrh	r2, [r7, #6]
 80062be:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	88fa      	ldrh	r2, [r7, #6]
 80062c6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	2200      	movs	r2, #0
 80062ce:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	2200      	movs	r2, #0
 80062d4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	2200      	movs	r2, #0
 80062da:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	2200      	movs	r2, #0
 80062e0:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check the data size to adapt Rx threshold and the set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	68db      	ldr	r3, [r3, #12]
 80062e6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80062ea:	d90b      	bls.n	8006304 <HAL_SPI_Receive_IT+0xd4>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	685a      	ldr	r2, [r3, #4]
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80062fa:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_16BIT;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	4a35      	ldr	r2, [pc, #212]	; (80063d4 <HAL_SPI_Receive_IT+0x1a4>)
 8006300:	64da      	str	r2, [r3, #76]	; 0x4c
 8006302:	e00a      	b.n	800631a <HAL_SPI_Receive_IT+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	685a      	ldr	r2, [r3, #4]
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006312:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_8BIT;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	4a30      	ldr	r2, [pc, #192]	; (80063d8 <HAL_SPI_Receive_IT+0x1a8>)
 8006318:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	689b      	ldr	r3, [r3, #8]
 800631e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006322:	d10f      	bne.n	8006344 <HAL_SPI_Receive_IT+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	681a      	ldr	r2, [r3, #0]
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006332:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	681a      	ldr	r2, [r3, #0]
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006342:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006348:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800634c:	d11f      	bne.n	800638e <HAL_SPI_Receive_IT+0x15e>
  {
    hspi->CRCSize = 1U;
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	2201      	movs	r2, #1
 8006352:	649a      	str	r2, [r3, #72]	; 0x48
    if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT))
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	68db      	ldr	r3, [r3, #12]
 8006358:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800635c:	d806      	bhi.n	800636c <HAL_SPI_Receive_IT+0x13c>
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006362:	2b02      	cmp	r3, #2
 8006364:	d102      	bne.n	800636c <HAL_SPI_Receive_IT+0x13c>
    {
      hspi->CRCSize = 2U;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	2202      	movs	r2, #2
 800636a:	649a      	str	r2, [r3, #72]	; 0x48
    }
    SPI_RESET_CRC(hspi);
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	681a      	ldr	r2, [r3, #0]
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800637a:	601a      	str	r2, [r3, #0]
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	681a      	ldr	r2, [r3, #0]
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800638a:	601a      	str	r2, [r3, #0]
 800638c:	e002      	b.n	8006394 <HAL_SPI_Receive_IT+0x164>
  }
  else
  {
    hspi->CRCSize = 0U;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	2200      	movs	r2, #0
 8006392:	649a      	str	r2, [r3, #72]	; 0x48
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800639e:	2b40      	cmp	r3, #64	; 0x40
 80063a0:	d007      	beq.n	80063b2 <HAL_SPI_Receive_IT+0x182>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	681a      	ldr	r2, [r3, #0]
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80063b0:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	2200      	movs	r2, #0
 80063b6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  /* Enable RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	685a      	ldr	r2, [r3, #4]
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 80063c8:	605a      	str	r2, [r3, #4]

error :
  return errorcode;
 80063ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80063cc:	4618      	mov	r0, r3
 80063ce:	3718      	adds	r7, #24
 80063d0:	46bd      	mov	sp, r7
 80063d2:	bd80      	pop	{r7, pc}
 80063d4:	08006bf5 	.word	0x08006bf5
 80063d8:	08006b35 	.word	0x08006b35

080063dc <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 80063dc:	b480      	push	{r7}
 80063de:	b087      	sub	sp, #28
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	60f8      	str	r0, [r7, #12]
 80063e4:	60b9      	str	r1, [r7, #8]
 80063e6:	607a      	str	r2, [r7, #4]
 80063e8:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80063ea:	2300      	movs	r3, #0
 80063ec:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80063f4:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	685b      	ldr	r3, [r3, #4]
 80063fa:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80063fc:	7dbb      	ldrb	r3, [r7, #22]
 80063fe:	2b01      	cmp	r3, #1
 8006400:	d00d      	beq.n	800641e <HAL_SPI_TransmitReceive_IT+0x42>
 8006402:	693b      	ldr	r3, [r7, #16]
 8006404:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006408:	d106      	bne.n	8006418 <HAL_SPI_TransmitReceive_IT+0x3c>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	689b      	ldr	r3, [r3, #8]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d102      	bne.n	8006418 <HAL_SPI_TransmitReceive_IT+0x3c>
 8006412:	7dbb      	ldrb	r3, [r7, #22]
 8006414:	2b04      	cmp	r3, #4
 8006416:	d002      	beq.n	800641e <HAL_SPI_TransmitReceive_IT+0x42>
  {
    errorcode = HAL_BUSY;
 8006418:	2302      	movs	r3, #2
 800641a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800641c:	e0a5      	b.n	800656a <HAL_SPI_TransmitReceive_IT+0x18e>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d005      	beq.n	8006430 <HAL_SPI_TransmitReceive_IT+0x54>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2b00      	cmp	r3, #0
 8006428:	d002      	beq.n	8006430 <HAL_SPI_TransmitReceive_IT+0x54>
 800642a:	887b      	ldrh	r3, [r7, #2]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d102      	bne.n	8006436 <HAL_SPI_TransmitReceive_IT+0x5a>
  {
    errorcode = HAL_ERROR;
 8006430:	2301      	movs	r3, #1
 8006432:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006434:	e099      	b.n	800656a <HAL_SPI_TransmitReceive_IT+0x18e>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800643c:	2b01      	cmp	r3, #1
 800643e:	d101      	bne.n	8006444 <HAL_SPI_TransmitReceive_IT+0x68>
 8006440:	2302      	movs	r3, #2
 8006442:	e093      	b.n	800656c <HAL_SPI_TransmitReceive_IT+0x190>
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	2201      	movs	r2, #1
 8006448:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006452:	b2db      	uxtb	r3, r3
 8006454:	2b04      	cmp	r3, #4
 8006456:	d003      	beq.n	8006460 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	2205      	movs	r2, #5
 800645c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	2200      	movs	r2, #0
 8006464:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	68ba      	ldr	r2, [r7, #8]
 800646a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	887a      	ldrh	r2, [r7, #2]
 8006470:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	887a      	ldrh	r2, [r7, #2]
 8006476:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	687a      	ldr	r2, [r7, #4]
 800647c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	887a      	ldrh	r2, [r7, #2]
 8006482:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	887a      	ldrh	r2, [r7, #2]
 800648a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	68db      	ldr	r3, [r3, #12]
 8006492:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006496:	d906      	bls.n	80064a6 <HAL_SPI_TransmitReceive_IT+0xca>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	4a37      	ldr	r2, [pc, #220]	; (8006578 <HAL_SPI_TransmitReceive_IT+0x19c>)
 800649c:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	4a36      	ldr	r2, [pc, #216]	; (800657c <HAL_SPI_TransmitReceive_IT+0x1a0>)
 80064a2:	651a      	str	r2, [r3, #80]	; 0x50
 80064a4:	e005      	b.n	80064b2 <HAL_SPI_TransmitReceive_IT+0xd6>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	4a35      	ldr	r2, [pc, #212]	; (8006580 <HAL_SPI_TransmitReceive_IT+0x1a4>)
 80064aa:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	4a35      	ldr	r2, [pc, #212]	; (8006584 <HAL_SPI_TransmitReceive_IT+0x1a8>)
 80064b0:	651a      	str	r2, [r3, #80]	; 0x50
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80064ba:	d11f      	bne.n	80064fc <HAL_SPI_TransmitReceive_IT+0x120>
  {
    hspi->CRCSize = 1U;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	2201      	movs	r2, #1
 80064c0:	649a      	str	r2, [r3, #72]	; 0x48
    if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT))
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	68db      	ldr	r3, [r3, #12]
 80064c6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80064ca:	d806      	bhi.n	80064da <HAL_SPI_TransmitReceive_IT+0xfe>
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064d0:	2b02      	cmp	r3, #2
 80064d2:	d102      	bne.n	80064da <HAL_SPI_TransmitReceive_IT+0xfe>
    {
      hspi->CRCSize = 2U;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	2202      	movs	r2, #2
 80064d8:	649a      	str	r2, [r3, #72]	; 0x48
    }
    SPI_RESET_CRC(hspi);
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	681a      	ldr	r2, [r3, #0]
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80064e8:	601a      	str	r2, [r3, #0]
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	681a      	ldr	r2, [r3, #0]
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80064f8:	601a      	str	r2, [r3, #0]
 80064fa:	e002      	b.n	8006502 <HAL_SPI_TransmitReceive_IT+0x126>
  }
  else
  {
    hspi->CRCSize = 0U;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	2200      	movs	r2, #0
 8006500:	649a      	str	r2, [r3, #72]	; 0x48
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	68db      	ldr	r3, [r3, #12]
 8006506:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800650a:	d802      	bhi.n	8006512 <HAL_SPI_TransmitReceive_IT+0x136>
 800650c:	887b      	ldrh	r3, [r7, #2]
 800650e:	2b01      	cmp	r3, #1
 8006510:	d908      	bls.n	8006524 <HAL_SPI_TransmitReceive_IT+0x148>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	685a      	ldr	r2, [r3, #4]
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006520:	605a      	str	r2, [r3, #4]
 8006522:	e007      	b.n	8006534 <HAL_SPI_TransmitReceive_IT+0x158>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	685a      	ldr	r2, [r3, #4]
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006532:	605a      	str	r2, [r3, #4]
  }


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800653e:	2b40      	cmp	r3, #64	; 0x40
 8006540:	d007      	beq.n	8006552 <HAL_SPI_TransmitReceive_IT+0x176>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	681a      	ldr	r2, [r3, #0]
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006550:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	2200      	movs	r2, #0
 8006556:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	685a      	ldr	r2, [r3, #4]
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8006568:	605a      	str	r2, [r3, #4]

error :
  return errorcode;
 800656a:	7dfb      	ldrb	r3, [r7, #23]
}
 800656c:	4618      	mov	r0, r3
 800656e:	371c      	adds	r7, #28
 8006570:	46bd      	mov	sp, r7
 8006572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006576:	4770      	bx	lr
 8006578:	080069bd 	.word	0x080069bd
 800657c:	08006a6d 	.word	0x08006a6d
 8006580:	080067c5 	.word	0x080067c5
 8006584:	08006901 	.word	0x08006901

08006588 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006588:	b580      	push	{r7, lr}
 800658a:	b088      	sub	sp, #32
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	685b      	ldr	r3, [r3, #4]
 8006596:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	689b      	ldr	r3, [r3, #8]
 800659e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80065a0:	69bb      	ldr	r3, [r7, #24]
 80065a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d10e      	bne.n	80065c8 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80065aa:	69bb      	ldr	r3, [r7, #24]
 80065ac:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d009      	beq.n	80065c8 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80065b4:	69fb      	ldr	r3, [r7, #28]
 80065b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d004      	beq.n	80065c8 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80065c2:	6878      	ldr	r0, [r7, #4]
 80065c4:	4798      	blx	r3
    return;
 80065c6:	e0ce      	b.n	8006766 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80065c8:	69bb      	ldr	r3, [r7, #24]
 80065ca:	f003 0302 	and.w	r3, r3, #2
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d009      	beq.n	80065e6 <HAL_SPI_IRQHandler+0x5e>
 80065d2:	69fb      	ldr	r3, [r7, #28]
 80065d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d004      	beq.n	80065e6 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065e0:	6878      	ldr	r0, [r7, #4]
 80065e2:	4798      	blx	r3
    return;
 80065e4:	e0bf      	b.n	8006766 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80065e6:	69bb      	ldr	r3, [r7, #24]
 80065e8:	f003 0320 	and.w	r3, r3, #32
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d10a      	bne.n	8006606 <HAL_SPI_IRQHandler+0x7e>
 80065f0:	69bb      	ldr	r3, [r7, #24]
 80065f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d105      	bne.n	8006606 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80065fa:	69bb      	ldr	r3, [r7, #24]
 80065fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006600:	2b00      	cmp	r3, #0
 8006602:	f000 80b0 	beq.w	8006766 <HAL_SPI_IRQHandler+0x1de>
 8006606:	69fb      	ldr	r3, [r7, #28]
 8006608:	f003 0320 	and.w	r3, r3, #32
 800660c:	2b00      	cmp	r3, #0
 800660e:	f000 80aa 	beq.w	8006766 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006612:	69bb      	ldr	r3, [r7, #24]
 8006614:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006618:	2b00      	cmp	r3, #0
 800661a:	d023      	beq.n	8006664 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006622:	b2db      	uxtb	r3, r3
 8006624:	2b03      	cmp	r3, #3
 8006626:	d011      	beq.n	800664c <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800662c:	f043 0204 	orr.w	r2, r3, #4
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006634:	2300      	movs	r3, #0
 8006636:	617b      	str	r3, [r7, #20]
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	68db      	ldr	r3, [r3, #12]
 800663e:	617b      	str	r3, [r7, #20]
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	689b      	ldr	r3, [r3, #8]
 8006646:	617b      	str	r3, [r7, #20]
 8006648:	697b      	ldr	r3, [r7, #20]
 800664a:	e00b      	b.n	8006664 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800664c:	2300      	movs	r3, #0
 800664e:	613b      	str	r3, [r7, #16]
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	68db      	ldr	r3, [r3, #12]
 8006656:	613b      	str	r3, [r7, #16]
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	689b      	ldr	r3, [r3, #8]
 800665e:	613b      	str	r3, [r7, #16]
 8006660:	693b      	ldr	r3, [r7, #16]
        return;
 8006662:	e080      	b.n	8006766 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006664:	69bb      	ldr	r3, [r7, #24]
 8006666:	f003 0320 	and.w	r3, r3, #32
 800666a:	2b00      	cmp	r3, #0
 800666c:	d014      	beq.n	8006698 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006672:	f043 0201 	orr.w	r2, r3, #1
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800667a:	2300      	movs	r3, #0
 800667c:	60fb      	str	r3, [r7, #12]
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	689b      	ldr	r3, [r3, #8]
 8006684:	60fb      	str	r3, [r7, #12]
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	681a      	ldr	r2, [r3, #0]
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006694:	601a      	str	r2, [r3, #0]
 8006696:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006698:	69bb      	ldr	r3, [r7, #24]
 800669a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d00c      	beq.n	80066bc <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066a6:	f043 0208 	orr.w	r2, r3, #8
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80066ae:	2300      	movs	r3, #0
 80066b0:	60bb      	str	r3, [r7, #8]
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	689b      	ldr	r3, [r3, #8]
 80066b8:	60bb      	str	r3, [r7, #8]
 80066ba:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d04f      	beq.n	8006764 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	685a      	ldr	r2, [r3, #4]
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80066d2:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2201      	movs	r2, #1
 80066d8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80066dc:	69fb      	ldr	r3, [r7, #28]
 80066de:	f003 0302 	and.w	r3, r3, #2
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d104      	bne.n	80066f0 <HAL_SPI_IRQHandler+0x168>
 80066e6:	69fb      	ldr	r3, [r7, #28]
 80066e8:	f003 0301 	and.w	r3, r3, #1
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d034      	beq.n	800675a <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	685a      	ldr	r2, [r3, #4]
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f022 0203 	bic.w	r2, r2, #3
 80066fe:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006704:	2b00      	cmp	r3, #0
 8006706:	d011      	beq.n	800672c <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800670c:	4a17      	ldr	r2, [pc, #92]	; (800676c <HAL_SPI_IRQHandler+0x1e4>)
 800670e:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006714:	4618      	mov	r0, r3
 8006716:	f7fc ff74 	bl	8003602 <HAL_DMA_Abort_IT>
 800671a:	4603      	mov	r3, r0
 800671c:	2b00      	cmp	r3, #0
 800671e:	d005      	beq.n	800672c <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006724:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006730:	2b00      	cmp	r3, #0
 8006732:	d016      	beq.n	8006762 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006738:	4a0c      	ldr	r2, [pc, #48]	; (800676c <HAL_SPI_IRQHandler+0x1e4>)
 800673a:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006740:	4618      	mov	r0, r3
 8006742:	f7fc ff5e 	bl	8003602 <HAL_DMA_Abort_IT>
 8006746:	4603      	mov	r3, r0
 8006748:	2b00      	cmp	r3, #0
 800674a:	d00a      	beq.n	8006762 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006750:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8006758:	e003      	b.n	8006762 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800675a:	6878      	ldr	r0, [r7, #4]
 800675c:	f000 f812 	bl	8006784 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006760:	e000      	b.n	8006764 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8006762:	bf00      	nop
    return;
 8006764:	bf00      	nop
  }
}
 8006766:	3720      	adds	r7, #32
 8006768:	46bd      	mov	sp, r7
 800676a:	bd80      	pop	{r7, pc}
 800676c:	08006799 	.word	0x08006799

08006770 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006770:	b480      	push	{r7}
 8006772:	b083      	sub	sp, #12
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8006778:	bf00      	nop
 800677a:	370c      	adds	r7, #12
 800677c:	46bd      	mov	sp, r7
 800677e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006782:	4770      	bx	lr

08006784 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006784:	b480      	push	{r7}
 8006786:	b083      	sub	sp, #12
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800678c:	bf00      	nop
 800678e:	370c      	adds	r7, #12
 8006790:	46bd      	mov	sp, r7
 8006792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006796:	4770      	bx	lr

08006798 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b084      	sub	sp, #16
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067a4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	2200      	movs	r2, #0
 80067aa:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	2200      	movs	r2, #0
 80067b2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80067b4:	68f8      	ldr	r0, [r7, #12]
 80067b6:	f7ff ffe5 	bl	8006784 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80067ba:	bf00      	nop
 80067bc:	3710      	adds	r7, #16
 80067be:	46bd      	mov	sp, r7
 80067c0:	bd80      	pop	{r7, pc}
	...

080067c4 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b082      	sub	sp, #8
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80067d2:	b29b      	uxth	r3, r3
 80067d4:	2b01      	cmp	r3, #1
 80067d6:	d923      	bls.n	8006820 <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	68da      	ldr	r2, [r3, #12]
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067e2:	b292      	uxth	r2, r2
 80067e4:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067ea:	1c9a      	adds	r2, r3, #2
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount -= 2U;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80067f6:	b29b      	uxth	r3, r3
 80067f8:	3b02      	subs	r3, #2
 80067fa:	b29a      	uxth	r2, r3
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    if (hspi->RxXferCount == 1U)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006808:	b29b      	uxth	r3, r3
 800680a:	2b01      	cmp	r3, #1
 800680c:	d11f      	bne.n	800684e <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	685a      	ldr	r2, [r3, #4]
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800681c:	605a      	str	r2, [r3, #4]
 800681e:	e016      	b.n	800684e <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f103 020c 	add.w	r2, r3, #12
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800682c:	7812      	ldrb	r2, [r2, #0]
 800682e:	b2d2      	uxtb	r2, r2
 8006830:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006836:	1c5a      	adds	r2, r3, #1
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount--;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006842:	b29b      	uxth	r3, r3
 8006844:	3b01      	subs	r3, #1
 8006846:	b29a      	uxth	r2, r3
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006854:	b29b      	uxth	r3, r3
 8006856:	2b00      	cmp	r3, #0
 8006858:	d120      	bne.n	800689c <SPI_2linesRxISR_8BIT+0xd8>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800685e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006862:	d10b      	bne.n	800687c <SPI_2linesRxISR_8BIT+0xb8>
    {
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	685a      	ldr	r2, [r3, #4]
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006872:	605a      	str	r2, [r3, #4]
      hspi->RxISR =  SPI_2linesRxISR_8BITCRC;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	4a0b      	ldr	r2, [pc, #44]	; (80068a4 <SPI_2linesRxISR_8BIT+0xe0>)
 8006878:	64da      	str	r2, [r3, #76]	; 0x4c
      return;
 800687a:	e00f      	b.n	800689c <SPI_2linesRxISR_8BIT+0xd8>
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	685a      	ldr	r2, [r3, #4]
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800688a:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006890:	b29b      	uxth	r3, r3
 8006892:	2b00      	cmp	r3, #0
 8006894:	d102      	bne.n	800689c <SPI_2linesRxISR_8BIT+0xd8>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006896:	6878      	ldr	r0, [r7, #4]
 8006898:	f000 fc0c 	bl	80070b4 <SPI_CloseRxTx_ISR>
    }
  }
}
 800689c:	3708      	adds	r7, #8
 800689e:	46bd      	mov	sp, r7
 80068a0:	bd80      	pop	{r7, pc}
 80068a2:	bf00      	nop
 80068a4:	080068a9 	.word	0x080068a9

080068a8 <SPI_2linesRxISR_8BITCRC>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BITCRC(struct __SPI_HandleTypeDef *hspi)
{
 80068a8:	b580      	push	{r7, lr}
 80068aa:	b084      	sub	sp, #16
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80068b0:	2300      	movs	r3, #0
 80068b2:	72fb      	strb	r3, [r7, #11]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	330c      	adds	r3, #12
 80068ba:	60fb      	str	r3, [r7, #12]
  /* Read 8bit CRC to flush Data Register */
  tmpreg8 = *ptmpreg8;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	781b      	ldrb	r3, [r3, #0]
 80068c0:	b2db      	uxtb	r3, r3
 80068c2:	72fb      	strb	r3, [r7, #11]
  /* To avoid GCC warning */
  UNUSED(tmpreg8);
 80068c4:	7afb      	ldrb	r3, [r7, #11]

  hspi->CRCSize--;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80068ca:	1e5a      	subs	r2, r3, #1
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	649a      	str	r2, [r3, #72]	; 0x48

  /* Check end of the reception */
  if (hspi->CRCSize == 0U)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d10f      	bne.n	80068f8 <SPI_2linesRxISR_8BITCRC+0x50>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	685a      	ldr	r2, [r3, #4]
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80068e6:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068ec:	b29b      	uxth	r3, r3
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d102      	bne.n	80068f8 <SPI_2linesRxISR_8BITCRC+0x50>
    {
      SPI_CloseRxTx_ISR(hspi);
 80068f2:	6878      	ldr	r0, [r7, #4]
 80068f4:	f000 fbde 	bl	80070b4 <SPI_CloseRxTx_ISR>
    }
  }
}
 80068f8:	bf00      	nop
 80068fa:	3710      	adds	r7, #16
 80068fc:	46bd      	mov	sp, r7
 80068fe:	bd80      	pop	{r7, pc}

08006900 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b082      	sub	sp, #8
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800690c:	b29b      	uxth	r3, r3
 800690e:	2b01      	cmp	r3, #1
 8006910:	d912      	bls.n	8006938 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006916:	881a      	ldrh	r2, [r3, #0]
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006922:	1c9a      	adds	r2, r3, #2
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount -= 2U;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800692c:	b29b      	uxth	r3, r3
 800692e:	3b02      	subs	r3, #2
 8006930:	b29a      	uxth	r2, r3
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006936:	e012      	b.n	800695e <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	330c      	adds	r3, #12
 8006942:	7812      	ldrb	r2, [r2, #0]
 8006944:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800694a:	1c5a      	adds	r2, r3, #1
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount--;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006954:	b29b      	uxth	r3, r3
 8006956:	3b01      	subs	r3, #1
 8006958:	b29a      	uxth	r2, r3
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	87da      	strh	r2, [r3, #62]	; 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006962:	b29b      	uxth	r3, r3
 8006964:	2b00      	cmp	r3, #0
 8006966:	d126      	bne.n	80069b6 <SPI_2linesTxISR_8BIT+0xb6>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800696c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006970:	d110      	bne.n	8006994 <SPI_2linesTxISR_8BIT+0x94>
    {
      /* Set CRC Next Bit to send CRC */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	681a      	ldr	r2, [r3, #0]
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006980:	601a      	str	r2, [r3, #0]
      /* Disable TXE interrupt */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	685a      	ldr	r2, [r3, #4]
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006990:	605a      	str	r2, [r3, #4]
      return;
 8006992:	e010      	b.n	80069b6 <SPI_2linesTxISR_8BIT+0xb6>
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	685a      	ldr	r2, [r3, #4]
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80069a2:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80069aa:	b29b      	uxth	r3, r3
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d102      	bne.n	80069b6 <SPI_2linesTxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 80069b0:	6878      	ldr	r0, [r7, #4]
 80069b2:	f000 fb7f 	bl	80070b4 <SPI_CloseRxTx_ISR>
    }
  }
}
 80069b6:	3708      	adds	r7, #8
 80069b8:	46bd      	mov	sp, r7
 80069ba:	bd80      	pop	{r7, pc}

080069bc <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80069bc:	b580      	push	{r7, lr}
 80069be:	b082      	sub	sp, #8
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	68da      	ldr	r2, [r3, #12]
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069ce:	b292      	uxth	r2, r2
 80069d0:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069d6:	1c9a      	adds	r2, r3, #2
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80069e2:	b29b      	uxth	r3, r3
 80069e4:	3b01      	subs	r3, #1
 80069e6:	b29a      	uxth	r2, r3
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  if (hspi->RxXferCount == 0U)
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80069f4:	b29b      	uxth	r3, r3
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d118      	bne.n	8006a2c <SPI_2linesRxISR_16BIT+0x70>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006a02:	d103      	bne.n	8006a0c <SPI_2linesRxISR_16BIT+0x50>
    {
      hspi->RxISR =  SPI_2linesRxISR_16BITCRC;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	4a0b      	ldr	r2, [pc, #44]	; (8006a34 <SPI_2linesRxISR_16BIT+0x78>)
 8006a08:	64da      	str	r2, [r3, #76]	; 0x4c
      return;
 8006a0a:	e00f      	b.n	8006a2c <SPI_2linesRxISR_16BIT+0x70>
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	685a      	ldr	r2, [r3, #4]
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006a1a:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a20:	b29b      	uxth	r3, r3
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d102      	bne.n	8006a2c <SPI_2linesRxISR_16BIT+0x70>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006a26:	6878      	ldr	r0, [r7, #4]
 8006a28:	f000 fb44 	bl	80070b4 <SPI_CloseRxTx_ISR>
    }
  }
}
 8006a2c:	3708      	adds	r7, #8
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	bd80      	pop	{r7, pc}
 8006a32:	bf00      	nop
 8006a34:	08006a39 	.word	0x08006a39

08006a38 <SPI_2linesRxISR_16BITCRC>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BITCRC(struct __SPI_HandleTypeDef *hspi)
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b084      	sub	sp, #16
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0U;
 8006a40:	2300      	movs	r3, #0
 8006a42:	60fb      	str	r3, [r7, #12]

  /* Read 16bit CRC to flush Data Register */
  tmpreg = READ_REG(hspi->Instance->DR);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	68db      	ldr	r3, [r3, #12]
 8006a4a:	60fb      	str	r3, [r7, #12]
  /* To avoid GCC warning */
  UNUSED(tmpreg);
 8006a4c:	68fb      	ldr	r3, [r7, #12]

  /* Disable RXNE interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	685a      	ldr	r2, [r3, #4]
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006a5c:	605a      	str	r2, [r3, #4]

  SPI_CloseRxTx_ISR(hspi);
 8006a5e:	6878      	ldr	r0, [r7, #4]
 8006a60:	f000 fb28 	bl	80070b4 <SPI_CloseRxTx_ISR>
}
 8006a64:	bf00      	nop
 8006a66:	3710      	adds	r7, #16
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	bd80      	pop	{r7, pc}

08006a6c <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b082      	sub	sp, #8
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a78:	881a      	ldrh	r2, [r3, #0]
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a84:	1c9a      	adds	r2, r3, #2
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a8e:	b29b      	uxth	r3, r3
 8006a90:	3b01      	subs	r3, #1
 8006a92:	b29a      	uxth	r2, r3
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a9c:	b29b      	uxth	r3, r3
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d126      	bne.n	8006af0 <SPI_2linesTxISR_16BIT+0x84>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006aa6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006aaa:	d110      	bne.n	8006ace <SPI_2linesTxISR_16BIT+0x62>
    {
      /* Set CRC Next Bit to send CRC */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	681a      	ldr	r2, [r3, #0]
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006aba:	601a      	str	r2, [r3, #0]
      /* Disable TXE interrupt */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	685a      	ldr	r2, [r3, #4]
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006aca:	605a      	str	r2, [r3, #4]
      return;
 8006acc:	e010      	b.n	8006af0 <SPI_2linesTxISR_16BIT+0x84>
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	685a      	ldr	r2, [r3, #4]
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006adc:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006ae4:	b29b      	uxth	r3, r3
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d102      	bne.n	8006af0 <SPI_2linesTxISR_16BIT+0x84>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006aea:	6878      	ldr	r0, [r7, #4]
 8006aec:	f000 fae2 	bl	80070b4 <SPI_CloseRxTx_ISR>
    }
  }
}
 8006af0:	3708      	adds	r7, #8
 8006af2:	46bd      	mov	sp, r7
 8006af4:	bd80      	pop	{r7, pc}

08006af6 <SPI_RxISR_8BITCRC>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BITCRC(struct __SPI_HandleTypeDef *hspi)
{
 8006af6:	b580      	push	{r7, lr}
 8006af8:	b084      	sub	sp, #16
 8006afa:	af00      	add	r7, sp, #0
 8006afc:	6078      	str	r0, [r7, #4]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006afe:	2300      	movs	r3, #0
 8006b00:	72fb      	strb	r3, [r7, #11]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	330c      	adds	r3, #12
 8006b08:	60fb      	str	r3, [r7, #12]
  /* Read 8bit CRC to flush Data Register */
  tmpreg8 = *ptmpreg8;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	781b      	ldrb	r3, [r3, #0]
 8006b0e:	b2db      	uxtb	r3, r3
 8006b10:	72fb      	strb	r3, [r7, #11]
  /* To avoid GCC warning */
  UNUSED(tmpreg8);
 8006b12:	7afb      	ldrb	r3, [r7, #11]

  hspi->CRCSize--;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b18:	1e5a      	subs	r2, r3, #1
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	649a      	str	r2, [r3, #72]	; 0x48

  if (hspi->CRCSize == 0U)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d102      	bne.n	8006b2c <SPI_RxISR_8BITCRC+0x36>
  {
    SPI_CloseRx_ISR(hspi);
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f000 fb20 	bl	800716c <SPI_CloseRx_ISR>
  }
}
 8006b2c:	bf00      	nop
 8006b2e:	3710      	adds	r7, #16
 8006b30:	46bd      	mov	sp, r7
 8006b32:	bd80      	pop	{r7, pc}

08006b34 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b082      	sub	sp, #8
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	f103 020c 	add.w	r2, r3, #12
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b48:	7812      	ldrb	r2, [r2, #0]
 8006b4a:	b2d2      	uxtb	r2, r2
 8006b4c:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b52:	1c5a      	adds	r2, r3, #1
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006b5e:	b29b      	uxth	r3, r3
 8006b60:	3b01      	subs	r3, #1
 8006b62:	b29a      	uxth	r2, r3
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if ((hspi->RxXferCount == 1U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006b70:	b29b      	uxth	r3, r3
 8006b72:	2b01      	cmp	r3, #1
 8006b74:	d10c      	bne.n	8006b90 <SPI_RxISR_8BIT+0x5c>
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b7a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b7e:	d107      	bne.n	8006b90 <SPI_RxISR_8BIT+0x5c>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	681a      	ldr	r2, [r3, #0]
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006b8e:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006b96:	b29b      	uxth	r3, r3
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d10b      	bne.n	8006bb4 <SPI_RxISR_8BIT+0x80>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ba0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ba4:	d103      	bne.n	8006bae <SPI_RxISR_8BIT+0x7a>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	4a04      	ldr	r2, [pc, #16]	; (8006bbc <SPI_RxISR_8BIT+0x88>)
 8006baa:	64da      	str	r2, [r3, #76]	; 0x4c
      return;
 8006bac:	e002      	b.n	8006bb4 <SPI_RxISR_8BIT+0x80>
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8006bae:	6878      	ldr	r0, [r7, #4]
 8006bb0:	f000 fadc 	bl	800716c <SPI_CloseRx_ISR>
  }
}
 8006bb4:	3708      	adds	r7, #8
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	bd80      	pop	{r7, pc}
 8006bba:	bf00      	nop
 8006bbc:	08006af7 	.word	0x08006af7

08006bc0 <SPI_RxISR_16BITCRC>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BITCRC(struct __SPI_HandleTypeDef *hspi)
{
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b084      	sub	sp, #16
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0U;
 8006bc8:	2300      	movs	r3, #0
 8006bca:	60fb      	str	r3, [r7, #12]

  /* Read 16bit CRC to flush Data Register */
  tmpreg = READ_REG(hspi->Instance->DR);
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	68db      	ldr	r3, [r3, #12]
 8006bd2:	60fb      	str	r3, [r7, #12]
  /* To avoid GCC warning */
  UNUSED(tmpreg);
 8006bd4:	68fb      	ldr	r3, [r7, #12]

  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	685a      	ldr	r2, [r3, #4]
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006be4:	605a      	str	r2, [r3, #4]

  SPI_CloseRx_ISR(hspi);
 8006be6:	6878      	ldr	r0, [r7, #4]
 8006be8:	f000 fac0 	bl	800716c <SPI_CloseRx_ISR>
}
 8006bec:	bf00      	nop
 8006bee:	3710      	adds	r7, #16
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	bd80      	pop	{r7, pc}

08006bf4 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b082      	sub	sp, #8
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	68da      	ldr	r2, [r3, #12]
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c06:	b292      	uxth	r2, r2
 8006c08:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c0e:	1c9a      	adds	r2, r3, #2
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006c1a:	b29b      	uxth	r3, r3
 8006c1c:	3b01      	subs	r3, #1
 8006c1e:	b29a      	uxth	r2, r3
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if ((hspi->RxXferCount == 1U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006c2c:	b29b      	uxth	r3, r3
 8006c2e:	2b01      	cmp	r3, #1
 8006c30:	d10c      	bne.n	8006c4c <SPI_RxISR_16BIT+0x58>
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c36:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c3a:	d107      	bne.n	8006c4c <SPI_RxISR_16BIT+0x58>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	681a      	ldr	r2, [r3, #0]
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006c4a:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006c52:	b29b      	uxth	r3, r3
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d10b      	bne.n	8006c70 <SPI_RxISR_16BIT+0x7c>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c5c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c60:	d103      	bne.n	8006c6a <SPI_RxISR_16BIT+0x76>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	4a04      	ldr	r2, [pc, #16]	; (8006c78 <SPI_RxISR_16BIT+0x84>)
 8006c66:	64da      	str	r2, [r3, #76]	; 0x4c
      return;
 8006c68:	e002      	b.n	8006c70 <SPI_RxISR_16BIT+0x7c>
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8006c6a:	6878      	ldr	r0, [r7, #4]
 8006c6c:	f000 fa7e 	bl	800716c <SPI_CloseRx_ISR>
  }
}
 8006c70:	3708      	adds	r7, #8
 8006c72:	46bd      	mov	sp, r7
 8006c74:	bd80      	pop	{r7, pc}
 8006c76:	bf00      	nop
 8006c78:	08006bc1 	.word	0x08006bc1

08006c7c <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b082      	sub	sp, #8
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	330c      	adds	r3, #12
 8006c8e:	7812      	ldrb	r2, [r2, #0]
 8006c90:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c96:	1c5a      	adds	r2, r3, #1
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ca0:	b29b      	uxth	r3, r3
 8006ca2:	3b01      	subs	r3, #1
 8006ca4:	b29a      	uxth	r2, r3
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->TxXferCount == 0U)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006cae:	b29b      	uxth	r3, r3
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d10f      	bne.n	8006cd4 <SPI_TxISR_8BIT+0x58>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cb8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006cbc:	d107      	bne.n	8006cce <SPI_TxISR_8BIT+0x52>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	681a      	ldr	r2, [r3, #0]
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006ccc:	601a      	str	r2, [r3, #0]
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8006cce:	6878      	ldr	r0, [r7, #4]
 8006cd0:	f000 fa92 	bl	80071f8 <SPI_CloseTx_ISR>
  }
}
 8006cd4:	bf00      	nop
 8006cd6:	3708      	adds	r7, #8
 8006cd8:	46bd      	mov	sp, r7
 8006cda:	bd80      	pop	{r7, pc}

08006cdc <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	b082      	sub	sp, #8
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ce8:	881a      	ldrh	r2, [r3, #0]
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cf4:	1c9a      	adds	r2, r3, #2
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006cfe:	b29b      	uxth	r3, r3
 8006d00:	3b01      	subs	r3, #1
 8006d02:	b29a      	uxth	r2, r3
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->TxXferCount == 0U)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006d0c:	b29b      	uxth	r3, r3
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d10f      	bne.n	8006d32 <SPI_TxISR_16BIT+0x56>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d16:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d1a:	d107      	bne.n	8006d2c <SPI_TxISR_16BIT+0x50>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	681a      	ldr	r2, [r3, #0]
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006d2a:	601a      	str	r2, [r3, #0]
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8006d2c:	6878      	ldr	r0, [r7, #4]
 8006d2e:	f000 fa63 	bl	80071f8 <SPI_CloseTx_ISR>
  }
}
 8006d32:	bf00      	nop
 8006d34:	3708      	adds	r7, #8
 8006d36:	46bd      	mov	sp, r7
 8006d38:	bd80      	pop	{r7, pc}
	...

08006d3c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b088      	sub	sp, #32
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	60f8      	str	r0, [r7, #12]
 8006d44:	60b9      	str	r1, [r7, #8]
 8006d46:	603b      	str	r3, [r7, #0]
 8006d48:	4613      	mov	r3, r2
 8006d4a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006d4c:	f7fc fb18 	bl	8003380 <HAL_GetTick>
 8006d50:	4602      	mov	r2, r0
 8006d52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d54:	1a9b      	subs	r3, r3, r2
 8006d56:	683a      	ldr	r2, [r7, #0]
 8006d58:	4413      	add	r3, r2
 8006d5a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006d5c:	f7fc fb10 	bl	8003380 <HAL_GetTick>
 8006d60:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006d62:	4b39      	ldr	r3, [pc, #228]	; (8006e48 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	015b      	lsls	r3, r3, #5
 8006d68:	0d1b      	lsrs	r3, r3, #20
 8006d6a:	69fa      	ldr	r2, [r7, #28]
 8006d6c:	fb02 f303 	mul.w	r3, r2, r3
 8006d70:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006d72:	e054      	b.n	8006e1e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d7a:	d050      	beq.n	8006e1e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006d7c:	f7fc fb00 	bl	8003380 <HAL_GetTick>
 8006d80:	4602      	mov	r2, r0
 8006d82:	69bb      	ldr	r3, [r7, #24]
 8006d84:	1ad3      	subs	r3, r2, r3
 8006d86:	69fa      	ldr	r2, [r7, #28]
 8006d88:	429a      	cmp	r2, r3
 8006d8a:	d902      	bls.n	8006d92 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006d8c:	69fb      	ldr	r3, [r7, #28]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d13d      	bne.n	8006e0e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	685a      	ldr	r2, [r3, #4]
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006da0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	685b      	ldr	r3, [r3, #4]
 8006da6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006daa:	d111      	bne.n	8006dd0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	689b      	ldr	r3, [r3, #8]
 8006db0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006db4:	d004      	beq.n	8006dc0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	689b      	ldr	r3, [r3, #8]
 8006dba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006dbe:	d107      	bne.n	8006dd0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	681a      	ldr	r2, [r3, #0]
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006dce:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dd4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006dd8:	d10f      	bne.n	8006dfa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	681a      	ldr	r2, [r3, #0]
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006de8:	601a      	str	r2, [r3, #0]
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	681a      	ldr	r2, [r3, #0]
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006df8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	2201      	movs	r2, #1
 8006dfe:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	2200      	movs	r2, #0
 8006e06:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006e0a:	2303      	movs	r3, #3
 8006e0c:	e017      	b.n	8006e3e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006e0e:	697b      	ldr	r3, [r7, #20]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d101      	bne.n	8006e18 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006e14:	2300      	movs	r3, #0
 8006e16:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006e18:	697b      	ldr	r3, [r7, #20]
 8006e1a:	3b01      	subs	r3, #1
 8006e1c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	689a      	ldr	r2, [r3, #8]
 8006e24:	68bb      	ldr	r3, [r7, #8]
 8006e26:	4013      	ands	r3, r2
 8006e28:	68ba      	ldr	r2, [r7, #8]
 8006e2a:	429a      	cmp	r2, r3
 8006e2c:	bf0c      	ite	eq
 8006e2e:	2301      	moveq	r3, #1
 8006e30:	2300      	movne	r3, #0
 8006e32:	b2db      	uxtb	r3, r3
 8006e34:	461a      	mov	r2, r3
 8006e36:	79fb      	ldrb	r3, [r7, #7]
 8006e38:	429a      	cmp	r2, r3
 8006e3a:	d19b      	bne.n	8006d74 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006e3c:	2300      	movs	r3, #0
}
 8006e3e:	4618      	mov	r0, r3
 8006e40:	3720      	adds	r7, #32
 8006e42:	46bd      	mov	sp, r7
 8006e44:	bd80      	pop	{r7, pc}
 8006e46:	bf00      	nop
 8006e48:	20000024 	.word	0x20000024

08006e4c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b08a      	sub	sp, #40	; 0x28
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	60f8      	str	r0, [r7, #12]
 8006e54:	60b9      	str	r1, [r7, #8]
 8006e56:	607a      	str	r2, [r7, #4]
 8006e58:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006e5e:	f7fc fa8f 	bl	8003380 <HAL_GetTick>
 8006e62:	4602      	mov	r2, r0
 8006e64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e66:	1a9b      	subs	r3, r3, r2
 8006e68:	683a      	ldr	r2, [r7, #0]
 8006e6a:	4413      	add	r3, r2
 8006e6c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8006e6e:	f7fc fa87 	bl	8003380 <HAL_GetTick>
 8006e72:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	330c      	adds	r3, #12
 8006e7a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006e7c:	4b3d      	ldr	r3, [pc, #244]	; (8006f74 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006e7e:	681a      	ldr	r2, [r3, #0]
 8006e80:	4613      	mov	r3, r2
 8006e82:	009b      	lsls	r3, r3, #2
 8006e84:	4413      	add	r3, r2
 8006e86:	00da      	lsls	r2, r3, #3
 8006e88:	1ad3      	subs	r3, r2, r3
 8006e8a:	0d1b      	lsrs	r3, r3, #20
 8006e8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e8e:	fb02 f303 	mul.w	r3, r2, r3
 8006e92:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006e94:	e060      	b.n	8006f58 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006e96:	68bb      	ldr	r3, [r7, #8]
 8006e98:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006e9c:	d107      	bne.n	8006eae <SPI_WaitFifoStateUntilTimeout+0x62>
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d104      	bne.n	8006eae <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006ea4:	69fb      	ldr	r3, [r7, #28]
 8006ea6:	781b      	ldrb	r3, [r3, #0]
 8006ea8:	b2db      	uxtb	r3, r3
 8006eaa:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006eac:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006eb4:	d050      	beq.n	8006f58 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006eb6:	f7fc fa63 	bl	8003380 <HAL_GetTick>
 8006eba:	4602      	mov	r2, r0
 8006ebc:	6a3b      	ldr	r3, [r7, #32]
 8006ebe:	1ad3      	subs	r3, r2, r3
 8006ec0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ec2:	429a      	cmp	r2, r3
 8006ec4:	d902      	bls.n	8006ecc <SPI_WaitFifoStateUntilTimeout+0x80>
 8006ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d13d      	bne.n	8006f48 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	685a      	ldr	r2, [r3, #4]
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006eda:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	685b      	ldr	r3, [r3, #4]
 8006ee0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006ee4:	d111      	bne.n	8006f0a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	689b      	ldr	r3, [r3, #8]
 8006eea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006eee:	d004      	beq.n	8006efa <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	689b      	ldr	r3, [r3, #8]
 8006ef4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ef8:	d107      	bne.n	8006f0a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	681a      	ldr	r2, [r3, #0]
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006f08:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f12:	d10f      	bne.n	8006f34 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	681a      	ldr	r2, [r3, #0]
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006f22:	601a      	str	r2, [r3, #0]
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	681a      	ldr	r2, [r3, #0]
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006f32:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	2201      	movs	r2, #1
 8006f38:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	2200      	movs	r2, #0
 8006f40:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006f44:	2303      	movs	r3, #3
 8006f46:	e010      	b.n	8006f6a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006f48:	69bb      	ldr	r3, [r7, #24]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d101      	bne.n	8006f52 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006f4e:	2300      	movs	r3, #0
 8006f50:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8006f52:	69bb      	ldr	r3, [r7, #24]
 8006f54:	3b01      	subs	r3, #1
 8006f56:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	689a      	ldr	r2, [r3, #8]
 8006f5e:	68bb      	ldr	r3, [r7, #8]
 8006f60:	4013      	ands	r3, r2
 8006f62:	687a      	ldr	r2, [r7, #4]
 8006f64:	429a      	cmp	r2, r3
 8006f66:	d196      	bne.n	8006e96 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006f68:	2300      	movs	r3, #0
}
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	3728      	adds	r7, #40	; 0x28
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	bd80      	pop	{r7, pc}
 8006f72:	bf00      	nop
 8006f74:	20000024 	.word	0x20000024

08006f78 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b086      	sub	sp, #24
 8006f7c:	af02      	add	r7, sp, #8
 8006f7e:	60f8      	str	r0, [r7, #12]
 8006f80:	60b9      	str	r1, [r7, #8]
 8006f82:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	685b      	ldr	r3, [r3, #4]
 8006f88:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006f8c:	d111      	bne.n	8006fb2 <SPI_EndRxTransaction+0x3a>
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	689b      	ldr	r3, [r3, #8]
 8006f92:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006f96:	d004      	beq.n	8006fa2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	689b      	ldr	r3, [r3, #8]
 8006f9c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006fa0:	d107      	bne.n	8006fb2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	681a      	ldr	r2, [r3, #0]
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006fb0:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	9300      	str	r3, [sp, #0]
 8006fb6:	68bb      	ldr	r3, [r7, #8]
 8006fb8:	2200      	movs	r2, #0
 8006fba:	2180      	movs	r1, #128	; 0x80
 8006fbc:	68f8      	ldr	r0, [r7, #12]
 8006fbe:	f7ff febd 	bl	8006d3c <SPI_WaitFlagStateUntilTimeout>
 8006fc2:	4603      	mov	r3, r0
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d007      	beq.n	8006fd8 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006fcc:	f043 0220 	orr.w	r2, r3, #32
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006fd4:	2303      	movs	r3, #3
 8006fd6:	e023      	b.n	8007020 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	685b      	ldr	r3, [r3, #4]
 8006fdc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006fe0:	d11d      	bne.n	800701e <SPI_EndRxTransaction+0xa6>
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	689b      	ldr	r3, [r3, #8]
 8006fe6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006fea:	d004      	beq.n	8006ff6 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	689b      	ldr	r3, [r3, #8]
 8006ff0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ff4:	d113      	bne.n	800701e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	9300      	str	r3, [sp, #0]
 8006ffa:	68bb      	ldr	r3, [r7, #8]
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8007002:	68f8      	ldr	r0, [r7, #12]
 8007004:	f7ff ff22 	bl	8006e4c <SPI_WaitFifoStateUntilTimeout>
 8007008:	4603      	mov	r3, r0
 800700a:	2b00      	cmp	r3, #0
 800700c:	d007      	beq.n	800701e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007012:	f043 0220 	orr.w	r2, r3, #32
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800701a:	2303      	movs	r3, #3
 800701c:	e000      	b.n	8007020 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800701e:	2300      	movs	r3, #0
}
 8007020:	4618      	mov	r0, r3
 8007022:	3710      	adds	r7, #16
 8007024:	46bd      	mov	sp, r7
 8007026:	bd80      	pop	{r7, pc}

08007028 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b086      	sub	sp, #24
 800702c:	af02      	add	r7, sp, #8
 800702e:	60f8      	str	r0, [r7, #12]
 8007030:	60b9      	str	r1, [r7, #8]
 8007032:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	9300      	str	r3, [sp, #0]
 8007038:	68bb      	ldr	r3, [r7, #8]
 800703a:	2200      	movs	r2, #0
 800703c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8007040:	68f8      	ldr	r0, [r7, #12]
 8007042:	f7ff ff03 	bl	8006e4c <SPI_WaitFifoStateUntilTimeout>
 8007046:	4603      	mov	r3, r0
 8007048:	2b00      	cmp	r3, #0
 800704a:	d007      	beq.n	800705c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007050:	f043 0220 	orr.w	r2, r3, #32
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007058:	2303      	movs	r3, #3
 800705a:	e027      	b.n	80070ac <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	9300      	str	r3, [sp, #0]
 8007060:	68bb      	ldr	r3, [r7, #8]
 8007062:	2200      	movs	r2, #0
 8007064:	2180      	movs	r1, #128	; 0x80
 8007066:	68f8      	ldr	r0, [r7, #12]
 8007068:	f7ff fe68 	bl	8006d3c <SPI_WaitFlagStateUntilTimeout>
 800706c:	4603      	mov	r3, r0
 800706e:	2b00      	cmp	r3, #0
 8007070:	d007      	beq.n	8007082 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007076:	f043 0220 	orr.w	r2, r3, #32
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800707e:	2303      	movs	r3, #3
 8007080:	e014      	b.n	80070ac <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	9300      	str	r3, [sp, #0]
 8007086:	68bb      	ldr	r3, [r7, #8]
 8007088:	2200      	movs	r2, #0
 800708a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800708e:	68f8      	ldr	r0, [r7, #12]
 8007090:	f7ff fedc 	bl	8006e4c <SPI_WaitFifoStateUntilTimeout>
 8007094:	4603      	mov	r3, r0
 8007096:	2b00      	cmp	r3, #0
 8007098:	d007      	beq.n	80070aa <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800709e:	f043 0220 	orr.w	r2, r3, #32
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80070a6:	2303      	movs	r3, #3
 80070a8:	e000      	b.n	80070ac <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80070aa:	2300      	movs	r3, #0
}
 80070ac:	4618      	mov	r0, r3
 80070ae:	3710      	adds	r7, #16
 80070b0:	46bd      	mov	sp, r7
 80070b2:	bd80      	pop	{r7, pc}

080070b4 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b084      	sub	sp, #16
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80070bc:	f7fc f960 	bl	8003380 <HAL_GetTick>
 80070c0:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	685a      	ldr	r2, [r3, #4]
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f022 0220 	bic.w	r2, r2, #32
 80070d0:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80070d2:	68fa      	ldr	r2, [r7, #12]
 80070d4:	2164      	movs	r1, #100	; 0x64
 80070d6:	6878      	ldr	r0, [r7, #4]
 80070d8:	f7ff ffa6 	bl	8007028 <SPI_EndRxTxTransaction>
 80070dc:	4603      	mov	r3, r0
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d005      	beq.n	80070ee <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80070e6:	f043 0220 	orr.w	r2, r3, #32
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	661a      	str	r2, [r3, #96]	; 0x60
  }

#if (USE_SPI_CRC != 0U)
  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	689b      	ldr	r3, [r3, #8]
 80070f4:	f003 0310 	and.w	r3, r3, #16
 80070f8:	2b10      	cmp	r3, #16
 80070fa:	d112      	bne.n	8007122 <SPI_CloseRxTx_ISR+0x6e>
  {
    hspi->State = HAL_SPI_STATE_READY;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	2201      	movs	r2, #1
 8007100:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007108:	f043 0202 	orr.w	r2, r3, #2
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	661a      	str	r2, [r3, #96]	; 0x60
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8007118:	609a      	str	r2, [r3, #8]
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800711a:	6878      	ldr	r0, [r7, #4]
 800711c:	f7ff fb32 	bl	8006784 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8007120:	e020      	b.n	8007164 <SPI_CloseRxTx_ISR+0xb0>
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007126:	2b00      	cmp	r3, #0
 8007128:	d115      	bne.n	8007156 <SPI_CloseRxTx_ISR+0xa2>
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007130:	b2db      	uxtb	r3, r3
 8007132:	2b04      	cmp	r3, #4
 8007134:	d107      	bne.n	8007146 <SPI_CloseRxTx_ISR+0x92>
        hspi->State = HAL_SPI_STATE_READY;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2201      	movs	r2, #1
 800713a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        HAL_SPI_RxCpltCallback(hspi);
 800713e:	6878      	ldr	r0, [r7, #4]
 8007140:	f7fa fede 	bl	8001f00 <HAL_SPI_RxCpltCallback>
}
 8007144:	e00e      	b.n	8007164 <SPI_CloseRxTx_ISR+0xb0>
        hspi->State = HAL_SPI_STATE_READY;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2201      	movs	r2, #1
 800714a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 800714e:	6878      	ldr	r0, [r7, #4]
 8007150:	f7ff fb0e 	bl	8006770 <HAL_SPI_TxRxCpltCallback>
}
 8007154:	e006      	b.n	8007164 <SPI_CloseRxTx_ISR+0xb0>
      hspi->State = HAL_SPI_STATE_READY;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	2201      	movs	r2, #1
 800715a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      HAL_SPI_ErrorCallback(hspi);
 800715e:	6878      	ldr	r0, [r7, #4]
 8007160:	f7ff fb10 	bl	8006784 <HAL_SPI_ErrorCallback>
}
 8007164:	bf00      	nop
 8007166:	3710      	adds	r7, #16
 8007168:	46bd      	mov	sp, r7
 800716a:	bd80      	pop	{r7, pc}

0800716c <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b082      	sub	sp, #8
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	685a      	ldr	r2, [r3, #4]
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007182:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8007184:	f7fc f8fc 	bl	8003380 <HAL_GetTick>
 8007188:	4603      	mov	r3, r0
 800718a:	461a      	mov	r2, r3
 800718c:	2164      	movs	r1, #100	; 0x64
 800718e:	6878      	ldr	r0, [r7, #4]
 8007190:	f7ff fef2 	bl	8006f78 <SPI_EndRxTransaction>
 8007194:	4603      	mov	r3, r0
 8007196:	2b00      	cmp	r3, #0
 8007198:	d005      	beq.n	80071a6 <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800719e:	f043 0220 	orr.w	r2, r3, #32
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	661a      	str	r2, [r3, #96]	; 0x60
  }
  hspi->State = HAL_SPI_STATE_READY;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2201      	movs	r2, #1
 80071aa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

#if (USE_SPI_CRC != 0U)
  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	689b      	ldr	r3, [r3, #8]
 80071b4:	f003 0310 	and.w	r3, r3, #16
 80071b8:	2b10      	cmp	r3, #16
 80071ba:	d10e      	bne.n	80071da <SPI_CloseRx_ISR+0x6e>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80071c0:	f043 0202 	orr.w	r2, r3, #2
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	661a      	str	r2, [r3, #96]	; 0x60
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f64f 72ef 	movw	r2, #65519	; 0xffef
 80071d0:	609a      	str	r2, [r3, #8]
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 80071d2:	6878      	ldr	r0, [r7, #4]
 80071d4:	f7ff fad6 	bl	8006784 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 80071d8:	e00a      	b.n	80071f0 <SPI_CloseRx_ISR+0x84>
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d103      	bne.n	80071ea <SPI_CloseRx_ISR+0x7e>
      HAL_SPI_RxCpltCallback(hspi);
 80071e2:	6878      	ldr	r0, [r7, #4]
 80071e4:	f7fa fe8c 	bl	8001f00 <HAL_SPI_RxCpltCallback>
}
 80071e8:	e002      	b.n	80071f0 <SPI_CloseRx_ISR+0x84>
      HAL_SPI_ErrorCallback(hspi);
 80071ea:	6878      	ldr	r0, [r7, #4]
 80071ec:	f7ff faca 	bl	8006784 <HAL_SPI_ErrorCallback>
}
 80071f0:	bf00      	nop
 80071f2:	3708      	adds	r7, #8
 80071f4:	46bd      	mov	sp, r7
 80071f6:	bd80      	pop	{r7, pc}

080071f8 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b084      	sub	sp, #16
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007200:	f7fc f8be 	bl	8003380 <HAL_GetTick>
 8007204:	60f8      	str	r0, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	685a      	ldr	r2, [r3, #4]
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007214:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007216:	68fa      	ldr	r2, [r7, #12]
 8007218:	2164      	movs	r1, #100	; 0x64
 800721a:	6878      	ldr	r0, [r7, #4]
 800721c:	f7ff ff04 	bl	8007028 <SPI_EndRxTxTransaction>
 8007220:	4603      	mov	r3, r0
 8007222:	2b00      	cmp	r3, #0
 8007224:	d005      	beq.n	8007232 <SPI_CloseTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800722a:	f043 0220 	orr.w	r2, r3, #32
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	689b      	ldr	r3, [r3, #8]
 8007236:	2b00      	cmp	r3, #0
 8007238:	d10a      	bne.n	8007250 <SPI_CloseTx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800723a:	2300      	movs	r3, #0
 800723c:	60bb      	str	r3, [r7, #8]
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	68db      	ldr	r3, [r3, #12]
 8007244:	60bb      	str	r3, [r7, #8]
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	689b      	ldr	r3, [r3, #8]
 800724c:	60bb      	str	r3, [r7, #8]
 800724e:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2201      	movs	r2, #1
 8007254:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800725c:	2b00      	cmp	r3, #0
 800725e:	d003      	beq.n	8007268 <SPI_CloseTx_ISR+0x70>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8007260:	6878      	ldr	r0, [r7, #4]
 8007262:	f7ff fa8f 	bl	8006784 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8007266:	e002      	b.n	800726e <SPI_CloseTx_ISR+0x76>
    HAL_SPI_TxCpltCallback(hspi);
 8007268:	6878      	ldr	r0, [r7, #4]
 800726a:	f7fa fe5d 	bl	8001f28 <HAL_SPI_TxCpltCallback>
}
 800726e:	bf00      	nop
 8007270:	3710      	adds	r7, #16
 8007272:	46bd      	mov	sp, r7
 8007274:	bd80      	pop	{r7, pc}

08007276 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007276:	b580      	push	{r7, lr}
 8007278:	b082      	sub	sp, #8
 800727a:	af00      	add	r7, sp, #0
 800727c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	2b00      	cmp	r3, #0
 8007282:	d101      	bne.n	8007288 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007284:	2301      	movs	r3, #1
 8007286:	e042      	b.n	800730e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800728e:	2b00      	cmp	r3, #0
 8007290:	d106      	bne.n	80072a0 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2200      	movs	r2, #0
 8007296:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800729a:	6878      	ldr	r0, [r7, #4]
 800729c:	f000 f83b 	bl	8007316 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	2224      	movs	r2, #36	; 0x24
 80072a4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	681a      	ldr	r2, [r3, #0]
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	f022 0201 	bic.w	r2, r2, #1
 80072b6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d002      	beq.n	80072c6 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80072c0:	6878      	ldr	r0, [r7, #4]
 80072c2:	f000 fc87 	bl	8007bd4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80072c6:	6878      	ldr	r0, [r7, #4]
 80072c8:	f000 f988 	bl	80075dc <UART_SetConfig>
 80072cc:	4603      	mov	r3, r0
 80072ce:	2b01      	cmp	r3, #1
 80072d0:	d101      	bne.n	80072d6 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80072d2:	2301      	movs	r3, #1
 80072d4:	e01b      	b.n	800730e <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	685a      	ldr	r2, [r3, #4]
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80072e4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	689a      	ldr	r2, [r3, #8]
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80072f4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	681a      	ldr	r2, [r3, #0]
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f042 0201 	orr.w	r2, r2, #1
 8007304:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007306:	6878      	ldr	r0, [r7, #4]
 8007308:	f000 fd06 	bl	8007d18 <UART_CheckIdleState>
 800730c:	4603      	mov	r3, r0
}
 800730e:	4618      	mov	r0, r3
 8007310:	3708      	adds	r7, #8
 8007312:	46bd      	mov	sp, r7
 8007314:	bd80      	pop	{r7, pc}

08007316 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8007316:	b480      	push	{r7}
 8007318:	b083      	sub	sp, #12
 800731a:	af00      	add	r7, sp, #0
 800731c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 800731e:	bf00      	nop
 8007320:	370c      	adds	r7, #12
 8007322:	46bd      	mov	sp, r7
 8007324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007328:	4770      	bx	lr

0800732a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800732a:	b580      	push	{r7, lr}
 800732c:	b08a      	sub	sp, #40	; 0x28
 800732e:	af02      	add	r7, sp, #8
 8007330:	60f8      	str	r0, [r7, #12]
 8007332:	60b9      	str	r1, [r7, #8]
 8007334:	603b      	str	r3, [r7, #0]
 8007336:	4613      	mov	r3, r2
 8007338:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007340:	2b20      	cmp	r3, #32
 8007342:	d17c      	bne.n	800743e <HAL_UART_Transmit+0x114>
  {
    if ((pData == NULL) || (Size == 0U))
 8007344:	68bb      	ldr	r3, [r7, #8]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d002      	beq.n	8007350 <HAL_UART_Transmit+0x26>
 800734a:	88fb      	ldrh	r3, [r7, #6]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d101      	bne.n	8007354 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007350:	2301      	movs	r3, #1
 8007352:	e075      	b.n	8007440 <HAL_UART_Transmit+0x116>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	2200      	movs	r2, #0
 8007358:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	2221      	movs	r2, #33	; 0x21
 8007360:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007364:	f7fc f80c 	bl	8003380 <HAL_GetTick>
 8007368:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	88fa      	ldrh	r2, [r7, #6]
 800736e:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	88fa      	ldrh	r2, [r7, #6]
 8007376:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	689b      	ldr	r3, [r3, #8]
 800737e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007382:	d108      	bne.n	8007396 <HAL_UART_Transmit+0x6c>
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	691b      	ldr	r3, [r3, #16]
 8007388:	2b00      	cmp	r3, #0
 800738a:	d104      	bne.n	8007396 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800738c:	2300      	movs	r3, #0
 800738e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007390:	68bb      	ldr	r3, [r7, #8]
 8007392:	61bb      	str	r3, [r7, #24]
 8007394:	e003      	b.n	800739e <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007396:	68bb      	ldr	r3, [r7, #8]
 8007398:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800739a:	2300      	movs	r3, #0
 800739c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800739e:	e031      	b.n	8007404 <HAL_UART_Transmit+0xda>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80073a0:	683b      	ldr	r3, [r7, #0]
 80073a2:	9300      	str	r3, [sp, #0]
 80073a4:	697b      	ldr	r3, [r7, #20]
 80073a6:	2200      	movs	r2, #0
 80073a8:	2180      	movs	r1, #128	; 0x80
 80073aa:	68f8      	ldr	r0, [r7, #12]
 80073ac:	f000 fd5e 	bl	8007e6c <UART_WaitOnFlagUntilTimeout>
 80073b0:	4603      	mov	r3, r0
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d005      	beq.n	80073c2 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	2220      	movs	r2, #32
 80073ba:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 80073be:	2303      	movs	r3, #3
 80073c0:	e03e      	b.n	8007440 <HAL_UART_Transmit+0x116>
      }
      if (pdata8bits == NULL)
 80073c2:	69fb      	ldr	r3, [r7, #28]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d10b      	bne.n	80073e0 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80073c8:	69bb      	ldr	r3, [r7, #24]
 80073ca:	881a      	ldrh	r2, [r3, #0]
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80073d4:	b292      	uxth	r2, r2
 80073d6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80073d8:	69bb      	ldr	r3, [r7, #24]
 80073da:	3302      	adds	r3, #2
 80073dc:	61bb      	str	r3, [r7, #24]
 80073de:	e008      	b.n	80073f2 <HAL_UART_Transmit+0xc8>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80073e0:	69fb      	ldr	r3, [r7, #28]
 80073e2:	781a      	ldrb	r2, [r3, #0]
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	b292      	uxth	r2, r2
 80073ea:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80073ec:	69fb      	ldr	r3, [r7, #28]
 80073ee:	3301      	adds	r3, #1
 80073f0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80073f8:	b29b      	uxth	r3, r3
 80073fa:	3b01      	subs	r3, #1
 80073fc:	b29a      	uxth	r2, r3
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800740a:	b29b      	uxth	r3, r3
 800740c:	2b00      	cmp	r3, #0
 800740e:	d1c7      	bne.n	80073a0 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	9300      	str	r3, [sp, #0]
 8007414:	697b      	ldr	r3, [r7, #20]
 8007416:	2200      	movs	r2, #0
 8007418:	2140      	movs	r1, #64	; 0x40
 800741a:	68f8      	ldr	r0, [r7, #12]
 800741c:	f000 fd26 	bl	8007e6c <UART_WaitOnFlagUntilTimeout>
 8007420:	4603      	mov	r3, r0
 8007422:	2b00      	cmp	r3, #0
 8007424:	d005      	beq.n	8007432 <HAL_UART_Transmit+0x108>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	2220      	movs	r2, #32
 800742a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 800742e:	2303      	movs	r3, #3
 8007430:	e006      	b.n	8007440 <HAL_UART_Transmit+0x116>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	2220      	movs	r2, #32
 8007436:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 800743a:	2300      	movs	r3, #0
 800743c:	e000      	b.n	8007440 <HAL_UART_Transmit+0x116>
  }
  else
  {
    return HAL_BUSY;
 800743e:	2302      	movs	r3, #2
  }
}
 8007440:	4618      	mov	r0, r3
 8007442:	3720      	adds	r7, #32
 8007444:	46bd      	mov	sp, r7
 8007446:	bd80      	pop	{r7, pc}

08007448 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b08a      	sub	sp, #40	; 0x28
 800744c:	af02      	add	r7, sp, #8
 800744e:	60f8      	str	r0, [r7, #12]
 8007450:	60b9      	str	r1, [r7, #8]
 8007452:	603b      	str	r3, [r7, #0]
 8007454:	4613      	mov	r3, r2
 8007456:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800745e:	2b20      	cmp	r3, #32
 8007460:	f040 80b6 	bne.w	80075d0 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8007464:	68bb      	ldr	r3, [r7, #8]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d002      	beq.n	8007470 <HAL_UART_Receive+0x28>
 800746a:	88fb      	ldrh	r3, [r7, #6]
 800746c:	2b00      	cmp	r3, #0
 800746e:	d101      	bne.n	8007474 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8007470:	2301      	movs	r3, #1
 8007472:	e0ae      	b.n	80075d2 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	2200      	movs	r2, #0
 8007478:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	2222      	movs	r2, #34	; 0x22
 8007480:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	2200      	movs	r2, #0
 8007488:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800748a:	f7fb ff79 	bl	8003380 <HAL_GetTick>
 800748e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	88fa      	ldrh	r2, [r7, #6]
 8007494:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	88fa      	ldrh	r2, [r7, #6]
 800749c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	689b      	ldr	r3, [r3, #8]
 80074a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80074a8:	d10e      	bne.n	80074c8 <HAL_UART_Receive+0x80>
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	691b      	ldr	r3, [r3, #16]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d105      	bne.n	80074be <HAL_UART_Receive+0x76>
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	f240 12ff 	movw	r2, #511	; 0x1ff
 80074b8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80074bc:	e02d      	b.n	800751a <HAL_UART_Receive+0xd2>
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	22ff      	movs	r2, #255	; 0xff
 80074c2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80074c6:	e028      	b.n	800751a <HAL_UART_Receive+0xd2>
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	689b      	ldr	r3, [r3, #8]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d10d      	bne.n	80074ec <HAL_UART_Receive+0xa4>
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	691b      	ldr	r3, [r3, #16]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d104      	bne.n	80074e2 <HAL_UART_Receive+0x9a>
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	22ff      	movs	r2, #255	; 0xff
 80074dc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80074e0:	e01b      	b.n	800751a <HAL_UART_Receive+0xd2>
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	227f      	movs	r2, #127	; 0x7f
 80074e6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80074ea:	e016      	b.n	800751a <HAL_UART_Receive+0xd2>
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	689b      	ldr	r3, [r3, #8]
 80074f0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80074f4:	d10d      	bne.n	8007512 <HAL_UART_Receive+0xca>
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	691b      	ldr	r3, [r3, #16]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d104      	bne.n	8007508 <HAL_UART_Receive+0xc0>
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	227f      	movs	r2, #127	; 0x7f
 8007502:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007506:	e008      	b.n	800751a <HAL_UART_Receive+0xd2>
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	223f      	movs	r2, #63	; 0x3f
 800750c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007510:	e003      	b.n	800751a <HAL_UART_Receive+0xd2>
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	2200      	movs	r2, #0
 8007516:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8007520:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	689b      	ldr	r3, [r3, #8]
 8007526:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800752a:	d108      	bne.n	800753e <HAL_UART_Receive+0xf6>
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	691b      	ldr	r3, [r3, #16]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d104      	bne.n	800753e <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8007534:	2300      	movs	r3, #0
 8007536:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007538:	68bb      	ldr	r3, [r7, #8]
 800753a:	61bb      	str	r3, [r7, #24]
 800753c:	e003      	b.n	8007546 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800753e:	68bb      	ldr	r3, [r7, #8]
 8007540:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007542:	2300      	movs	r3, #0
 8007544:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8007546:	e037      	b.n	80075b8 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	9300      	str	r3, [sp, #0]
 800754c:	697b      	ldr	r3, [r7, #20]
 800754e:	2200      	movs	r2, #0
 8007550:	2120      	movs	r1, #32
 8007552:	68f8      	ldr	r0, [r7, #12]
 8007554:	f000 fc8a 	bl	8007e6c <UART_WaitOnFlagUntilTimeout>
 8007558:	4603      	mov	r3, r0
 800755a:	2b00      	cmp	r3, #0
 800755c:	d005      	beq.n	800756a <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	2220      	movs	r2, #32
 8007562:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        return HAL_TIMEOUT;
 8007566:	2303      	movs	r3, #3
 8007568:	e033      	b.n	80075d2 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 800756a:	69fb      	ldr	r3, [r7, #28]
 800756c:	2b00      	cmp	r3, #0
 800756e:	d10c      	bne.n	800758a <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007576:	b29a      	uxth	r2, r3
 8007578:	8a7b      	ldrh	r3, [r7, #18]
 800757a:	4013      	ands	r3, r2
 800757c:	b29a      	uxth	r2, r3
 800757e:	69bb      	ldr	r3, [r7, #24]
 8007580:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007582:	69bb      	ldr	r3, [r7, #24]
 8007584:	3302      	adds	r3, #2
 8007586:	61bb      	str	r3, [r7, #24]
 8007588:	e00d      	b.n	80075a6 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007590:	b29b      	uxth	r3, r3
 8007592:	b2da      	uxtb	r2, r3
 8007594:	8a7b      	ldrh	r3, [r7, #18]
 8007596:	b2db      	uxtb	r3, r3
 8007598:	4013      	ands	r3, r2
 800759a:	b2da      	uxtb	r2, r3
 800759c:	69fb      	ldr	r3, [r7, #28]
 800759e:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80075a0:	69fb      	ldr	r3, [r7, #28]
 80075a2:	3301      	adds	r3, #1
 80075a4:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80075ac:	b29b      	uxth	r3, r3
 80075ae:	3b01      	subs	r3, #1
 80075b0:	b29a      	uxth	r2, r3
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80075be:	b29b      	uxth	r3, r3
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d1c1      	bne.n	8007548 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	2220      	movs	r2, #32
 80075c8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    return HAL_OK;
 80075cc:	2300      	movs	r3, #0
 80075ce:	e000      	b.n	80075d2 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 80075d0:	2302      	movs	r3, #2
  }
}
 80075d2:	4618      	mov	r0, r3
 80075d4:	3720      	adds	r7, #32
 80075d6:	46bd      	mov	sp, r7
 80075d8:	bd80      	pop	{r7, pc}
	...

080075dc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80075dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80075e0:	b08c      	sub	sp, #48	; 0x30
 80075e2:	af00      	add	r7, sp, #0
 80075e4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80075e6:	2300      	movs	r3, #0
 80075e8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80075ec:	697b      	ldr	r3, [r7, #20]
 80075ee:	689a      	ldr	r2, [r3, #8]
 80075f0:	697b      	ldr	r3, [r7, #20]
 80075f2:	691b      	ldr	r3, [r3, #16]
 80075f4:	431a      	orrs	r2, r3
 80075f6:	697b      	ldr	r3, [r7, #20]
 80075f8:	695b      	ldr	r3, [r3, #20]
 80075fa:	431a      	orrs	r2, r3
 80075fc:	697b      	ldr	r3, [r7, #20]
 80075fe:	69db      	ldr	r3, [r3, #28]
 8007600:	4313      	orrs	r3, r2
 8007602:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007604:	697b      	ldr	r3, [r7, #20]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	681a      	ldr	r2, [r3, #0]
 800760a:	4baa      	ldr	r3, [pc, #680]	; (80078b4 <UART_SetConfig+0x2d8>)
 800760c:	4013      	ands	r3, r2
 800760e:	697a      	ldr	r2, [r7, #20]
 8007610:	6812      	ldr	r2, [r2, #0]
 8007612:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007614:	430b      	orrs	r3, r1
 8007616:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007618:	697b      	ldr	r3, [r7, #20]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	685b      	ldr	r3, [r3, #4]
 800761e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007622:	697b      	ldr	r3, [r7, #20]
 8007624:	68da      	ldr	r2, [r3, #12]
 8007626:	697b      	ldr	r3, [r7, #20]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	430a      	orrs	r2, r1
 800762c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800762e:	697b      	ldr	r3, [r7, #20]
 8007630:	699b      	ldr	r3, [r3, #24]
 8007632:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007634:	697b      	ldr	r3, [r7, #20]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	4a9f      	ldr	r2, [pc, #636]	; (80078b8 <UART_SetConfig+0x2dc>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d004      	beq.n	8007648 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	6a1b      	ldr	r3, [r3, #32]
 8007642:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007644:	4313      	orrs	r3, r2
 8007646:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007648:	697b      	ldr	r3, [r7, #20]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	689b      	ldr	r3, [r3, #8]
 800764e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8007652:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8007656:	697a      	ldr	r2, [r7, #20]
 8007658:	6812      	ldr	r2, [r2, #0]
 800765a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800765c:	430b      	orrs	r3, r1
 800765e:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007660:	697b      	ldr	r3, [r7, #20]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007666:	f023 010f 	bic.w	r1, r3, #15
 800766a:	697b      	ldr	r3, [r7, #20]
 800766c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800766e:	697b      	ldr	r3, [r7, #20]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	430a      	orrs	r2, r1
 8007674:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007676:	697b      	ldr	r3, [r7, #20]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	4a90      	ldr	r2, [pc, #576]	; (80078bc <UART_SetConfig+0x2e0>)
 800767c:	4293      	cmp	r3, r2
 800767e:	d125      	bne.n	80076cc <UART_SetConfig+0xf0>
 8007680:	4b8f      	ldr	r3, [pc, #572]	; (80078c0 <UART_SetConfig+0x2e4>)
 8007682:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007686:	f003 0303 	and.w	r3, r3, #3
 800768a:	2b03      	cmp	r3, #3
 800768c:	d81a      	bhi.n	80076c4 <UART_SetConfig+0xe8>
 800768e:	a201      	add	r2, pc, #4	; (adr r2, 8007694 <UART_SetConfig+0xb8>)
 8007690:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007694:	080076a5 	.word	0x080076a5
 8007698:	080076b5 	.word	0x080076b5
 800769c:	080076ad 	.word	0x080076ad
 80076a0:	080076bd 	.word	0x080076bd
 80076a4:	2301      	movs	r3, #1
 80076a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80076aa:	e116      	b.n	80078da <UART_SetConfig+0x2fe>
 80076ac:	2302      	movs	r3, #2
 80076ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80076b2:	e112      	b.n	80078da <UART_SetConfig+0x2fe>
 80076b4:	2304      	movs	r3, #4
 80076b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80076ba:	e10e      	b.n	80078da <UART_SetConfig+0x2fe>
 80076bc:	2308      	movs	r3, #8
 80076be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80076c2:	e10a      	b.n	80078da <UART_SetConfig+0x2fe>
 80076c4:	2310      	movs	r3, #16
 80076c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80076ca:	e106      	b.n	80078da <UART_SetConfig+0x2fe>
 80076cc:	697b      	ldr	r3, [r7, #20]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	4a7c      	ldr	r2, [pc, #496]	; (80078c4 <UART_SetConfig+0x2e8>)
 80076d2:	4293      	cmp	r3, r2
 80076d4:	d138      	bne.n	8007748 <UART_SetConfig+0x16c>
 80076d6:	4b7a      	ldr	r3, [pc, #488]	; (80078c0 <UART_SetConfig+0x2e4>)
 80076d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076dc:	f003 030c 	and.w	r3, r3, #12
 80076e0:	2b0c      	cmp	r3, #12
 80076e2:	d82d      	bhi.n	8007740 <UART_SetConfig+0x164>
 80076e4:	a201      	add	r2, pc, #4	; (adr r2, 80076ec <UART_SetConfig+0x110>)
 80076e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076ea:	bf00      	nop
 80076ec:	08007721 	.word	0x08007721
 80076f0:	08007741 	.word	0x08007741
 80076f4:	08007741 	.word	0x08007741
 80076f8:	08007741 	.word	0x08007741
 80076fc:	08007731 	.word	0x08007731
 8007700:	08007741 	.word	0x08007741
 8007704:	08007741 	.word	0x08007741
 8007708:	08007741 	.word	0x08007741
 800770c:	08007729 	.word	0x08007729
 8007710:	08007741 	.word	0x08007741
 8007714:	08007741 	.word	0x08007741
 8007718:	08007741 	.word	0x08007741
 800771c:	08007739 	.word	0x08007739
 8007720:	2300      	movs	r3, #0
 8007722:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007726:	e0d8      	b.n	80078da <UART_SetConfig+0x2fe>
 8007728:	2302      	movs	r3, #2
 800772a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800772e:	e0d4      	b.n	80078da <UART_SetConfig+0x2fe>
 8007730:	2304      	movs	r3, #4
 8007732:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007736:	e0d0      	b.n	80078da <UART_SetConfig+0x2fe>
 8007738:	2308      	movs	r3, #8
 800773a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800773e:	e0cc      	b.n	80078da <UART_SetConfig+0x2fe>
 8007740:	2310      	movs	r3, #16
 8007742:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007746:	e0c8      	b.n	80078da <UART_SetConfig+0x2fe>
 8007748:	697b      	ldr	r3, [r7, #20]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	4a5e      	ldr	r2, [pc, #376]	; (80078c8 <UART_SetConfig+0x2ec>)
 800774e:	4293      	cmp	r3, r2
 8007750:	d125      	bne.n	800779e <UART_SetConfig+0x1c2>
 8007752:	4b5b      	ldr	r3, [pc, #364]	; (80078c0 <UART_SetConfig+0x2e4>)
 8007754:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007758:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800775c:	2b30      	cmp	r3, #48	; 0x30
 800775e:	d016      	beq.n	800778e <UART_SetConfig+0x1b2>
 8007760:	2b30      	cmp	r3, #48	; 0x30
 8007762:	d818      	bhi.n	8007796 <UART_SetConfig+0x1ba>
 8007764:	2b20      	cmp	r3, #32
 8007766:	d00a      	beq.n	800777e <UART_SetConfig+0x1a2>
 8007768:	2b20      	cmp	r3, #32
 800776a:	d814      	bhi.n	8007796 <UART_SetConfig+0x1ba>
 800776c:	2b00      	cmp	r3, #0
 800776e:	d002      	beq.n	8007776 <UART_SetConfig+0x19a>
 8007770:	2b10      	cmp	r3, #16
 8007772:	d008      	beq.n	8007786 <UART_SetConfig+0x1aa>
 8007774:	e00f      	b.n	8007796 <UART_SetConfig+0x1ba>
 8007776:	2300      	movs	r3, #0
 8007778:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800777c:	e0ad      	b.n	80078da <UART_SetConfig+0x2fe>
 800777e:	2302      	movs	r3, #2
 8007780:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007784:	e0a9      	b.n	80078da <UART_SetConfig+0x2fe>
 8007786:	2304      	movs	r3, #4
 8007788:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800778c:	e0a5      	b.n	80078da <UART_SetConfig+0x2fe>
 800778e:	2308      	movs	r3, #8
 8007790:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007794:	e0a1      	b.n	80078da <UART_SetConfig+0x2fe>
 8007796:	2310      	movs	r3, #16
 8007798:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800779c:	e09d      	b.n	80078da <UART_SetConfig+0x2fe>
 800779e:	697b      	ldr	r3, [r7, #20]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	4a4a      	ldr	r2, [pc, #296]	; (80078cc <UART_SetConfig+0x2f0>)
 80077a4:	4293      	cmp	r3, r2
 80077a6:	d125      	bne.n	80077f4 <UART_SetConfig+0x218>
 80077a8:	4b45      	ldr	r3, [pc, #276]	; (80078c0 <UART_SetConfig+0x2e4>)
 80077aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077ae:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80077b2:	2bc0      	cmp	r3, #192	; 0xc0
 80077b4:	d016      	beq.n	80077e4 <UART_SetConfig+0x208>
 80077b6:	2bc0      	cmp	r3, #192	; 0xc0
 80077b8:	d818      	bhi.n	80077ec <UART_SetConfig+0x210>
 80077ba:	2b80      	cmp	r3, #128	; 0x80
 80077bc:	d00a      	beq.n	80077d4 <UART_SetConfig+0x1f8>
 80077be:	2b80      	cmp	r3, #128	; 0x80
 80077c0:	d814      	bhi.n	80077ec <UART_SetConfig+0x210>
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d002      	beq.n	80077cc <UART_SetConfig+0x1f0>
 80077c6:	2b40      	cmp	r3, #64	; 0x40
 80077c8:	d008      	beq.n	80077dc <UART_SetConfig+0x200>
 80077ca:	e00f      	b.n	80077ec <UART_SetConfig+0x210>
 80077cc:	2300      	movs	r3, #0
 80077ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80077d2:	e082      	b.n	80078da <UART_SetConfig+0x2fe>
 80077d4:	2302      	movs	r3, #2
 80077d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80077da:	e07e      	b.n	80078da <UART_SetConfig+0x2fe>
 80077dc:	2304      	movs	r3, #4
 80077de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80077e2:	e07a      	b.n	80078da <UART_SetConfig+0x2fe>
 80077e4:	2308      	movs	r3, #8
 80077e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80077ea:	e076      	b.n	80078da <UART_SetConfig+0x2fe>
 80077ec:	2310      	movs	r3, #16
 80077ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80077f2:	e072      	b.n	80078da <UART_SetConfig+0x2fe>
 80077f4:	697b      	ldr	r3, [r7, #20]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	4a35      	ldr	r2, [pc, #212]	; (80078d0 <UART_SetConfig+0x2f4>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d12a      	bne.n	8007854 <UART_SetConfig+0x278>
 80077fe:	4b30      	ldr	r3, [pc, #192]	; (80078c0 <UART_SetConfig+0x2e4>)
 8007800:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007804:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007808:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800780c:	d01a      	beq.n	8007844 <UART_SetConfig+0x268>
 800780e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007812:	d81b      	bhi.n	800784c <UART_SetConfig+0x270>
 8007814:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007818:	d00c      	beq.n	8007834 <UART_SetConfig+0x258>
 800781a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800781e:	d815      	bhi.n	800784c <UART_SetConfig+0x270>
 8007820:	2b00      	cmp	r3, #0
 8007822:	d003      	beq.n	800782c <UART_SetConfig+0x250>
 8007824:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007828:	d008      	beq.n	800783c <UART_SetConfig+0x260>
 800782a:	e00f      	b.n	800784c <UART_SetConfig+0x270>
 800782c:	2300      	movs	r3, #0
 800782e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007832:	e052      	b.n	80078da <UART_SetConfig+0x2fe>
 8007834:	2302      	movs	r3, #2
 8007836:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800783a:	e04e      	b.n	80078da <UART_SetConfig+0x2fe>
 800783c:	2304      	movs	r3, #4
 800783e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007842:	e04a      	b.n	80078da <UART_SetConfig+0x2fe>
 8007844:	2308      	movs	r3, #8
 8007846:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800784a:	e046      	b.n	80078da <UART_SetConfig+0x2fe>
 800784c:	2310      	movs	r3, #16
 800784e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007852:	e042      	b.n	80078da <UART_SetConfig+0x2fe>
 8007854:	697b      	ldr	r3, [r7, #20]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	4a17      	ldr	r2, [pc, #92]	; (80078b8 <UART_SetConfig+0x2dc>)
 800785a:	4293      	cmp	r3, r2
 800785c:	d13a      	bne.n	80078d4 <UART_SetConfig+0x2f8>
 800785e:	4b18      	ldr	r3, [pc, #96]	; (80078c0 <UART_SetConfig+0x2e4>)
 8007860:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007864:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007868:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800786c:	d01a      	beq.n	80078a4 <UART_SetConfig+0x2c8>
 800786e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007872:	d81b      	bhi.n	80078ac <UART_SetConfig+0x2d0>
 8007874:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007878:	d00c      	beq.n	8007894 <UART_SetConfig+0x2b8>
 800787a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800787e:	d815      	bhi.n	80078ac <UART_SetConfig+0x2d0>
 8007880:	2b00      	cmp	r3, #0
 8007882:	d003      	beq.n	800788c <UART_SetConfig+0x2b0>
 8007884:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007888:	d008      	beq.n	800789c <UART_SetConfig+0x2c0>
 800788a:	e00f      	b.n	80078ac <UART_SetConfig+0x2d0>
 800788c:	2300      	movs	r3, #0
 800788e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007892:	e022      	b.n	80078da <UART_SetConfig+0x2fe>
 8007894:	2302      	movs	r3, #2
 8007896:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800789a:	e01e      	b.n	80078da <UART_SetConfig+0x2fe>
 800789c:	2304      	movs	r3, #4
 800789e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80078a2:	e01a      	b.n	80078da <UART_SetConfig+0x2fe>
 80078a4:	2308      	movs	r3, #8
 80078a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80078aa:	e016      	b.n	80078da <UART_SetConfig+0x2fe>
 80078ac:	2310      	movs	r3, #16
 80078ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80078b2:	e012      	b.n	80078da <UART_SetConfig+0x2fe>
 80078b4:	cfff69f3 	.word	0xcfff69f3
 80078b8:	40008000 	.word	0x40008000
 80078bc:	40013800 	.word	0x40013800
 80078c0:	40021000 	.word	0x40021000
 80078c4:	40004400 	.word	0x40004400
 80078c8:	40004800 	.word	0x40004800
 80078cc:	40004c00 	.word	0x40004c00
 80078d0:	40005000 	.word	0x40005000
 80078d4:	2310      	movs	r3, #16
 80078d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80078da:	697b      	ldr	r3, [r7, #20]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	4aae      	ldr	r2, [pc, #696]	; (8007b98 <UART_SetConfig+0x5bc>)
 80078e0:	4293      	cmp	r3, r2
 80078e2:	f040 8097 	bne.w	8007a14 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80078e6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80078ea:	2b08      	cmp	r3, #8
 80078ec:	d823      	bhi.n	8007936 <UART_SetConfig+0x35a>
 80078ee:	a201      	add	r2, pc, #4	; (adr r2, 80078f4 <UART_SetConfig+0x318>)
 80078f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078f4:	08007919 	.word	0x08007919
 80078f8:	08007937 	.word	0x08007937
 80078fc:	08007921 	.word	0x08007921
 8007900:	08007937 	.word	0x08007937
 8007904:	08007927 	.word	0x08007927
 8007908:	08007937 	.word	0x08007937
 800790c:	08007937 	.word	0x08007937
 8007910:	08007937 	.word	0x08007937
 8007914:	0800792f 	.word	0x0800792f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007918:	f7fd fcc8 	bl	80052ac <HAL_RCC_GetPCLK1Freq>
 800791c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800791e:	e010      	b.n	8007942 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007920:	4b9e      	ldr	r3, [pc, #632]	; (8007b9c <UART_SetConfig+0x5c0>)
 8007922:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007924:	e00d      	b.n	8007942 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007926:	f7fd fc29 	bl	800517c <HAL_RCC_GetSysClockFreq>
 800792a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800792c:	e009      	b.n	8007942 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800792e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007932:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007934:	e005      	b.n	8007942 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007936:	2300      	movs	r3, #0
 8007938:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800793a:	2301      	movs	r3, #1
 800793c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007940:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007944:	2b00      	cmp	r3, #0
 8007946:	f000 8130 	beq.w	8007baa <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800794a:	697b      	ldr	r3, [r7, #20]
 800794c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800794e:	4a94      	ldr	r2, [pc, #592]	; (8007ba0 <UART_SetConfig+0x5c4>)
 8007950:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007954:	461a      	mov	r2, r3
 8007956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007958:	fbb3 f3f2 	udiv	r3, r3, r2
 800795c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800795e:	697b      	ldr	r3, [r7, #20]
 8007960:	685a      	ldr	r2, [r3, #4]
 8007962:	4613      	mov	r3, r2
 8007964:	005b      	lsls	r3, r3, #1
 8007966:	4413      	add	r3, r2
 8007968:	69ba      	ldr	r2, [r7, #24]
 800796a:	429a      	cmp	r2, r3
 800796c:	d305      	bcc.n	800797a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800796e:	697b      	ldr	r3, [r7, #20]
 8007970:	685b      	ldr	r3, [r3, #4]
 8007972:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007974:	69ba      	ldr	r2, [r7, #24]
 8007976:	429a      	cmp	r2, r3
 8007978:	d903      	bls.n	8007982 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800797a:	2301      	movs	r3, #1
 800797c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8007980:	e113      	b.n	8007baa <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007984:	2200      	movs	r2, #0
 8007986:	60bb      	str	r3, [r7, #8]
 8007988:	60fa      	str	r2, [r7, #12]
 800798a:	697b      	ldr	r3, [r7, #20]
 800798c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800798e:	4a84      	ldr	r2, [pc, #528]	; (8007ba0 <UART_SetConfig+0x5c4>)
 8007990:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007994:	b29b      	uxth	r3, r3
 8007996:	2200      	movs	r2, #0
 8007998:	603b      	str	r3, [r7, #0]
 800799a:	607a      	str	r2, [r7, #4]
 800799c:	e9d7 2300 	ldrd	r2, r3, [r7]
 80079a0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80079a4:	f7f8 fc84 	bl	80002b0 <__aeabi_uldivmod>
 80079a8:	4602      	mov	r2, r0
 80079aa:	460b      	mov	r3, r1
 80079ac:	4610      	mov	r0, r2
 80079ae:	4619      	mov	r1, r3
 80079b0:	f04f 0200 	mov.w	r2, #0
 80079b4:	f04f 0300 	mov.w	r3, #0
 80079b8:	020b      	lsls	r3, r1, #8
 80079ba:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80079be:	0202      	lsls	r2, r0, #8
 80079c0:	6979      	ldr	r1, [r7, #20]
 80079c2:	6849      	ldr	r1, [r1, #4]
 80079c4:	0849      	lsrs	r1, r1, #1
 80079c6:	2000      	movs	r0, #0
 80079c8:	460c      	mov	r4, r1
 80079ca:	4605      	mov	r5, r0
 80079cc:	eb12 0804 	adds.w	r8, r2, r4
 80079d0:	eb43 0905 	adc.w	r9, r3, r5
 80079d4:	697b      	ldr	r3, [r7, #20]
 80079d6:	685b      	ldr	r3, [r3, #4]
 80079d8:	2200      	movs	r2, #0
 80079da:	469a      	mov	sl, r3
 80079dc:	4693      	mov	fp, r2
 80079de:	4652      	mov	r2, sl
 80079e0:	465b      	mov	r3, fp
 80079e2:	4640      	mov	r0, r8
 80079e4:	4649      	mov	r1, r9
 80079e6:	f7f8 fc63 	bl	80002b0 <__aeabi_uldivmod>
 80079ea:	4602      	mov	r2, r0
 80079ec:	460b      	mov	r3, r1
 80079ee:	4613      	mov	r3, r2
 80079f0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80079f2:	6a3b      	ldr	r3, [r7, #32]
 80079f4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80079f8:	d308      	bcc.n	8007a0c <UART_SetConfig+0x430>
 80079fa:	6a3b      	ldr	r3, [r7, #32]
 80079fc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007a00:	d204      	bcs.n	8007a0c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8007a02:	697b      	ldr	r3, [r7, #20]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	6a3a      	ldr	r2, [r7, #32]
 8007a08:	60da      	str	r2, [r3, #12]
 8007a0a:	e0ce      	b.n	8007baa <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007a0c:	2301      	movs	r3, #1
 8007a0e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8007a12:	e0ca      	b.n	8007baa <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007a14:	697b      	ldr	r3, [r7, #20]
 8007a16:	69db      	ldr	r3, [r3, #28]
 8007a18:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007a1c:	d166      	bne.n	8007aec <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007a1e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007a22:	2b08      	cmp	r3, #8
 8007a24:	d827      	bhi.n	8007a76 <UART_SetConfig+0x49a>
 8007a26:	a201      	add	r2, pc, #4	; (adr r2, 8007a2c <UART_SetConfig+0x450>)
 8007a28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a2c:	08007a51 	.word	0x08007a51
 8007a30:	08007a59 	.word	0x08007a59
 8007a34:	08007a61 	.word	0x08007a61
 8007a38:	08007a77 	.word	0x08007a77
 8007a3c:	08007a67 	.word	0x08007a67
 8007a40:	08007a77 	.word	0x08007a77
 8007a44:	08007a77 	.word	0x08007a77
 8007a48:	08007a77 	.word	0x08007a77
 8007a4c:	08007a6f 	.word	0x08007a6f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007a50:	f7fd fc2c 	bl	80052ac <HAL_RCC_GetPCLK1Freq>
 8007a54:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007a56:	e014      	b.n	8007a82 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007a58:	f7fd fc3e 	bl	80052d8 <HAL_RCC_GetPCLK2Freq>
 8007a5c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007a5e:	e010      	b.n	8007a82 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007a60:	4b4e      	ldr	r3, [pc, #312]	; (8007b9c <UART_SetConfig+0x5c0>)
 8007a62:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007a64:	e00d      	b.n	8007a82 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a66:	f7fd fb89 	bl	800517c <HAL_RCC_GetSysClockFreq>
 8007a6a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007a6c:	e009      	b.n	8007a82 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a6e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007a72:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007a74:	e005      	b.n	8007a82 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8007a76:	2300      	movs	r3, #0
 8007a78:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8007a7a:	2301      	movs	r3, #1
 8007a7c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007a80:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	f000 8090 	beq.w	8007baa <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007a8a:	697b      	ldr	r3, [r7, #20]
 8007a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a8e:	4a44      	ldr	r2, [pc, #272]	; (8007ba0 <UART_SetConfig+0x5c4>)
 8007a90:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007a94:	461a      	mov	r2, r3
 8007a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a98:	fbb3 f3f2 	udiv	r3, r3, r2
 8007a9c:	005a      	lsls	r2, r3, #1
 8007a9e:	697b      	ldr	r3, [r7, #20]
 8007aa0:	685b      	ldr	r3, [r3, #4]
 8007aa2:	085b      	lsrs	r3, r3, #1
 8007aa4:	441a      	add	r2, r3
 8007aa6:	697b      	ldr	r3, [r7, #20]
 8007aa8:	685b      	ldr	r3, [r3, #4]
 8007aaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8007aae:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007ab0:	6a3b      	ldr	r3, [r7, #32]
 8007ab2:	2b0f      	cmp	r3, #15
 8007ab4:	d916      	bls.n	8007ae4 <UART_SetConfig+0x508>
 8007ab6:	6a3b      	ldr	r3, [r7, #32]
 8007ab8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007abc:	d212      	bcs.n	8007ae4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007abe:	6a3b      	ldr	r3, [r7, #32]
 8007ac0:	b29b      	uxth	r3, r3
 8007ac2:	f023 030f 	bic.w	r3, r3, #15
 8007ac6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007ac8:	6a3b      	ldr	r3, [r7, #32]
 8007aca:	085b      	lsrs	r3, r3, #1
 8007acc:	b29b      	uxth	r3, r3
 8007ace:	f003 0307 	and.w	r3, r3, #7
 8007ad2:	b29a      	uxth	r2, r3
 8007ad4:	8bfb      	ldrh	r3, [r7, #30]
 8007ad6:	4313      	orrs	r3, r2
 8007ad8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007ada:	697b      	ldr	r3, [r7, #20]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	8bfa      	ldrh	r2, [r7, #30]
 8007ae0:	60da      	str	r2, [r3, #12]
 8007ae2:	e062      	b.n	8007baa <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007ae4:	2301      	movs	r3, #1
 8007ae6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8007aea:	e05e      	b.n	8007baa <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007aec:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007af0:	2b08      	cmp	r3, #8
 8007af2:	d828      	bhi.n	8007b46 <UART_SetConfig+0x56a>
 8007af4:	a201      	add	r2, pc, #4	; (adr r2, 8007afc <UART_SetConfig+0x520>)
 8007af6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007afa:	bf00      	nop
 8007afc:	08007b21 	.word	0x08007b21
 8007b00:	08007b29 	.word	0x08007b29
 8007b04:	08007b31 	.word	0x08007b31
 8007b08:	08007b47 	.word	0x08007b47
 8007b0c:	08007b37 	.word	0x08007b37
 8007b10:	08007b47 	.word	0x08007b47
 8007b14:	08007b47 	.word	0x08007b47
 8007b18:	08007b47 	.word	0x08007b47
 8007b1c:	08007b3f 	.word	0x08007b3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b20:	f7fd fbc4 	bl	80052ac <HAL_RCC_GetPCLK1Freq>
 8007b24:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007b26:	e014      	b.n	8007b52 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007b28:	f7fd fbd6 	bl	80052d8 <HAL_RCC_GetPCLK2Freq>
 8007b2c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007b2e:	e010      	b.n	8007b52 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007b30:	4b1a      	ldr	r3, [pc, #104]	; (8007b9c <UART_SetConfig+0x5c0>)
 8007b32:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007b34:	e00d      	b.n	8007b52 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007b36:	f7fd fb21 	bl	800517c <HAL_RCC_GetSysClockFreq>
 8007b3a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007b3c:	e009      	b.n	8007b52 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007b3e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007b42:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007b44:	e005      	b.n	8007b52 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007b46:	2300      	movs	r3, #0
 8007b48:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8007b4a:	2301      	movs	r3, #1
 8007b4c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007b50:	bf00      	nop
    }

    if (pclk != 0U)
 8007b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d028      	beq.n	8007baa <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007b58:	697b      	ldr	r3, [r7, #20]
 8007b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b5c:	4a10      	ldr	r2, [pc, #64]	; (8007ba0 <UART_SetConfig+0x5c4>)
 8007b5e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007b62:	461a      	mov	r2, r3
 8007b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b66:	fbb3 f2f2 	udiv	r2, r3, r2
 8007b6a:	697b      	ldr	r3, [r7, #20]
 8007b6c:	685b      	ldr	r3, [r3, #4]
 8007b6e:	085b      	lsrs	r3, r3, #1
 8007b70:	441a      	add	r2, r3
 8007b72:	697b      	ldr	r3, [r7, #20]
 8007b74:	685b      	ldr	r3, [r3, #4]
 8007b76:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b7a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b7c:	6a3b      	ldr	r3, [r7, #32]
 8007b7e:	2b0f      	cmp	r3, #15
 8007b80:	d910      	bls.n	8007ba4 <UART_SetConfig+0x5c8>
 8007b82:	6a3b      	ldr	r3, [r7, #32]
 8007b84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007b88:	d20c      	bcs.n	8007ba4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007b8a:	6a3b      	ldr	r3, [r7, #32]
 8007b8c:	b29a      	uxth	r2, r3
 8007b8e:	697b      	ldr	r3, [r7, #20]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	60da      	str	r2, [r3, #12]
 8007b94:	e009      	b.n	8007baa <UART_SetConfig+0x5ce>
 8007b96:	bf00      	nop
 8007b98:	40008000 	.word	0x40008000
 8007b9c:	00f42400 	.word	0x00f42400
 8007ba0:	0800be30 	.word	0x0800be30
      }
      else
      {
        ret = HAL_ERROR;
 8007ba4:	2301      	movs	r3, #1
 8007ba6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007baa:	697b      	ldr	r3, [r7, #20]
 8007bac:	2201      	movs	r2, #1
 8007bae:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8007bb2:	697b      	ldr	r3, [r7, #20]
 8007bb4:	2201      	movs	r2, #1
 8007bb6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007bba:	697b      	ldr	r3, [r7, #20]
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8007bc0:	697b      	ldr	r3, [r7, #20]
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8007bc6:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8007bca:	4618      	mov	r0, r3
 8007bcc:	3730      	adds	r7, #48	; 0x30
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007bd4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007bd4:	b480      	push	{r7}
 8007bd6:	b083      	sub	sp, #12
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007be0:	f003 0308 	and.w	r3, r3, #8
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d00a      	beq.n	8007bfe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	685b      	ldr	r3, [r3, #4]
 8007bee:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	430a      	orrs	r2, r1
 8007bfc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c02:	f003 0301 	and.w	r3, r3, #1
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d00a      	beq.n	8007c20 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	685b      	ldr	r3, [r3, #4]
 8007c10:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	430a      	orrs	r2, r1
 8007c1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c24:	f003 0302 	and.w	r3, r3, #2
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d00a      	beq.n	8007c42 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	685b      	ldr	r3, [r3, #4]
 8007c32:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	430a      	orrs	r2, r1
 8007c40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c46:	f003 0304 	and.w	r3, r3, #4
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d00a      	beq.n	8007c64 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	685b      	ldr	r3, [r3, #4]
 8007c54:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	430a      	orrs	r2, r1
 8007c62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c68:	f003 0310 	and.w	r3, r3, #16
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d00a      	beq.n	8007c86 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	689b      	ldr	r3, [r3, #8]
 8007c76:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	430a      	orrs	r2, r1
 8007c84:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c8a:	f003 0320 	and.w	r3, r3, #32
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d00a      	beq.n	8007ca8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	689b      	ldr	r3, [r3, #8]
 8007c98:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	430a      	orrs	r2, r1
 8007ca6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d01a      	beq.n	8007cea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	685b      	ldr	r3, [r3, #4]
 8007cba:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	430a      	orrs	r2, r1
 8007cc8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007cd2:	d10a      	bne.n	8007cea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	685b      	ldr	r3, [r3, #4]
 8007cda:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	430a      	orrs	r2, r1
 8007ce8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d00a      	beq.n	8007d0c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	685b      	ldr	r3, [r3, #4]
 8007cfc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	430a      	orrs	r2, r1
 8007d0a:	605a      	str	r2, [r3, #4]
  }
}
 8007d0c:	bf00      	nop
 8007d0e:	370c      	adds	r7, #12
 8007d10:	46bd      	mov	sp, r7
 8007d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d16:	4770      	bx	lr

08007d18 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007d18:	b580      	push	{r7, lr}
 8007d1a:	b098      	sub	sp, #96	; 0x60
 8007d1c:	af02      	add	r7, sp, #8
 8007d1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2200      	movs	r2, #0
 8007d24:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007d28:	f7fb fb2a 	bl	8003380 <HAL_GetTick>
 8007d2c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	f003 0308 	and.w	r3, r3, #8
 8007d38:	2b08      	cmp	r3, #8
 8007d3a:	d12f      	bne.n	8007d9c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007d3c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007d40:	9300      	str	r3, [sp, #0]
 8007d42:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007d44:	2200      	movs	r2, #0
 8007d46:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007d4a:	6878      	ldr	r0, [r7, #4]
 8007d4c:	f000 f88e 	bl	8007e6c <UART_WaitOnFlagUntilTimeout>
 8007d50:	4603      	mov	r3, r0
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d022      	beq.n	8007d9c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d5e:	e853 3f00 	ldrex	r3, [r3]
 8007d62:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007d64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d66:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007d6a:	653b      	str	r3, [r7, #80]	; 0x50
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	461a      	mov	r2, r3
 8007d72:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007d74:	647b      	str	r3, [r7, #68]	; 0x44
 8007d76:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d78:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007d7a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007d7c:	e841 2300 	strex	r3, r2, [r1]
 8007d80:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007d82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d1e6      	bne.n	8007d56 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2220      	movs	r2, #32
 8007d8c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2200      	movs	r2, #0
 8007d94:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007d98:	2303      	movs	r3, #3
 8007d9a:	e063      	b.n	8007e64 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f003 0304 	and.w	r3, r3, #4
 8007da6:	2b04      	cmp	r3, #4
 8007da8:	d149      	bne.n	8007e3e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007daa:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007dae:	9300      	str	r3, [sp, #0]
 8007db0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007db2:	2200      	movs	r2, #0
 8007db4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007db8:	6878      	ldr	r0, [r7, #4]
 8007dba:	f000 f857 	bl	8007e6c <UART_WaitOnFlagUntilTimeout>
 8007dbe:	4603      	mov	r3, r0
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d03c      	beq.n	8007e3e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dcc:	e853 3f00 	ldrex	r3, [r3]
 8007dd0:	623b      	str	r3, [r7, #32]
   return(result);
 8007dd2:	6a3b      	ldr	r3, [r7, #32]
 8007dd4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007dd8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	461a      	mov	r2, r3
 8007de0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007de2:	633b      	str	r3, [r7, #48]	; 0x30
 8007de4:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007de6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007de8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007dea:	e841 2300 	strex	r3, r2, [r1]
 8007dee:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007df0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d1e6      	bne.n	8007dc4 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	3308      	adds	r3, #8
 8007dfc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dfe:	693b      	ldr	r3, [r7, #16]
 8007e00:	e853 3f00 	ldrex	r3, [r3]
 8007e04:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	f023 0301 	bic.w	r3, r3, #1
 8007e0c:	64bb      	str	r3, [r7, #72]	; 0x48
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	3308      	adds	r3, #8
 8007e14:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007e16:	61fa      	str	r2, [r7, #28]
 8007e18:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e1a:	69b9      	ldr	r1, [r7, #24]
 8007e1c:	69fa      	ldr	r2, [r7, #28]
 8007e1e:	e841 2300 	strex	r3, r2, [r1]
 8007e22:	617b      	str	r3, [r7, #20]
   return(result);
 8007e24:	697b      	ldr	r3, [r7, #20]
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d1e5      	bne.n	8007df6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	2220      	movs	r2, #32
 8007e2e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	2200      	movs	r2, #0
 8007e36:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e3a:	2303      	movs	r3, #3
 8007e3c:	e012      	b.n	8007e64 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	2220      	movs	r2, #32
 8007e42:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	2220      	movs	r2, #32
 8007e4a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	2200      	movs	r2, #0
 8007e52:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2200      	movs	r2, #0
 8007e58:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8007e62:	2300      	movs	r3, #0
}
 8007e64:	4618      	mov	r0, r3
 8007e66:	3758      	adds	r7, #88	; 0x58
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	bd80      	pop	{r7, pc}

08007e6c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b084      	sub	sp, #16
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	60f8      	str	r0, [r7, #12]
 8007e74:	60b9      	str	r1, [r7, #8]
 8007e76:	603b      	str	r3, [r7, #0]
 8007e78:	4613      	mov	r3, r2
 8007e7a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e7c:	e049      	b.n	8007f12 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e7e:	69bb      	ldr	r3, [r7, #24]
 8007e80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e84:	d045      	beq.n	8007f12 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e86:	f7fb fa7b 	bl	8003380 <HAL_GetTick>
 8007e8a:	4602      	mov	r2, r0
 8007e8c:	683b      	ldr	r3, [r7, #0]
 8007e8e:	1ad3      	subs	r3, r2, r3
 8007e90:	69ba      	ldr	r2, [r7, #24]
 8007e92:	429a      	cmp	r2, r3
 8007e94:	d302      	bcc.n	8007e9c <UART_WaitOnFlagUntilTimeout+0x30>
 8007e96:	69bb      	ldr	r3, [r7, #24]
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d101      	bne.n	8007ea0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007e9c:	2303      	movs	r3, #3
 8007e9e:	e048      	b.n	8007f32 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	f003 0304 	and.w	r3, r3, #4
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d031      	beq.n	8007f12 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	69db      	ldr	r3, [r3, #28]
 8007eb4:	f003 0308 	and.w	r3, r3, #8
 8007eb8:	2b08      	cmp	r3, #8
 8007eba:	d110      	bne.n	8007ede <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	2208      	movs	r2, #8
 8007ec2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007ec4:	68f8      	ldr	r0, [r7, #12]
 8007ec6:	f000 f838 	bl	8007f3a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	2208      	movs	r2, #8
 8007ece:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8007eda:	2301      	movs	r3, #1
 8007edc:	e029      	b.n	8007f32 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	69db      	ldr	r3, [r3, #28]
 8007ee4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007ee8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007eec:	d111      	bne.n	8007f12 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007ef6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007ef8:	68f8      	ldr	r0, [r7, #12]
 8007efa:	f000 f81e 	bl	8007f3a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	2220      	movs	r2, #32
 8007f02:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	2200      	movs	r2, #0
 8007f0a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8007f0e:	2303      	movs	r3, #3
 8007f10:	e00f      	b.n	8007f32 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	69da      	ldr	r2, [r3, #28]
 8007f18:	68bb      	ldr	r3, [r7, #8]
 8007f1a:	4013      	ands	r3, r2
 8007f1c:	68ba      	ldr	r2, [r7, #8]
 8007f1e:	429a      	cmp	r2, r3
 8007f20:	bf0c      	ite	eq
 8007f22:	2301      	moveq	r3, #1
 8007f24:	2300      	movne	r3, #0
 8007f26:	b2db      	uxtb	r3, r3
 8007f28:	461a      	mov	r2, r3
 8007f2a:	79fb      	ldrb	r3, [r7, #7]
 8007f2c:	429a      	cmp	r2, r3
 8007f2e:	d0a6      	beq.n	8007e7e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007f30:	2300      	movs	r3, #0
}
 8007f32:	4618      	mov	r0, r3
 8007f34:	3710      	adds	r7, #16
 8007f36:	46bd      	mov	sp, r7
 8007f38:	bd80      	pop	{r7, pc}

08007f3a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007f3a:	b480      	push	{r7}
 8007f3c:	b095      	sub	sp, #84	; 0x54
 8007f3e:	af00      	add	r7, sp, #0
 8007f40:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f4a:	e853 3f00 	ldrex	r3, [r3]
 8007f4e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007f50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f52:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007f56:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	461a      	mov	r2, r3
 8007f5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007f60:	643b      	str	r3, [r7, #64]	; 0x40
 8007f62:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f64:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007f66:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007f68:	e841 2300 	strex	r3, r2, [r1]
 8007f6c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007f6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d1e6      	bne.n	8007f42 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	3308      	adds	r3, #8
 8007f7a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f7c:	6a3b      	ldr	r3, [r7, #32]
 8007f7e:	e853 3f00 	ldrex	r3, [r3]
 8007f82:	61fb      	str	r3, [r7, #28]
   return(result);
 8007f84:	69fb      	ldr	r3, [r7, #28]
 8007f86:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007f8a:	f023 0301 	bic.w	r3, r3, #1
 8007f8e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	3308      	adds	r3, #8
 8007f96:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007f98:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007f9a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f9c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007f9e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007fa0:	e841 2300 	strex	r3, r2, [r1]
 8007fa4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d1e3      	bne.n	8007f74 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007fb0:	2b01      	cmp	r3, #1
 8007fb2:	d118      	bne.n	8007fe6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	e853 3f00 	ldrex	r3, [r3]
 8007fc0:	60bb      	str	r3, [r7, #8]
   return(result);
 8007fc2:	68bb      	ldr	r3, [r7, #8]
 8007fc4:	f023 0310 	bic.w	r3, r3, #16
 8007fc8:	647b      	str	r3, [r7, #68]	; 0x44
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	461a      	mov	r2, r3
 8007fd0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007fd2:	61bb      	str	r3, [r7, #24]
 8007fd4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fd6:	6979      	ldr	r1, [r7, #20]
 8007fd8:	69ba      	ldr	r2, [r7, #24]
 8007fda:	e841 2300 	strex	r3, r2, [r1]
 8007fde:	613b      	str	r3, [r7, #16]
   return(result);
 8007fe0:	693b      	ldr	r3, [r7, #16]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d1e6      	bne.n	8007fb4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	2220      	movs	r2, #32
 8007fea:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	675a      	str	r2, [r3, #116]	; 0x74
}
 8007ffa:	bf00      	nop
 8007ffc:	3754      	adds	r7, #84	; 0x54
 8007ffe:	46bd      	mov	sp, r7
 8008000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008004:	4770      	bx	lr

08008006 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8008006:	b480      	push	{r7}
 8008008:	b085      	sub	sp, #20
 800800a:	af00      	add	r7, sp, #0
 800800c:	4603      	mov	r3, r0
 800800e:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8008010:	2300      	movs	r3, #0
 8008012:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8008014:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008018:	2b84      	cmp	r3, #132	; 0x84
 800801a:	d005      	beq.n	8008028 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800801c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	4413      	add	r3, r2
 8008024:	3303      	adds	r3, #3
 8008026:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8008028:	68fb      	ldr	r3, [r7, #12]
}
 800802a:	4618      	mov	r0, r3
 800802c:	3714      	adds	r7, #20
 800802e:	46bd      	mov	sp, r7
 8008030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008034:	4770      	bx	lr

08008036 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8008036:	b580      	push	{r7, lr}
 8008038:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800803a:	f000 fadf 	bl	80085fc <vTaskStartScheduler>
  
  return osOK;
 800803e:	2300      	movs	r3, #0
}
 8008040:	4618      	mov	r0, r3
 8008042:	bd80      	pop	{r7, pc}

08008044 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8008044:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008046:	b089      	sub	sp, #36	; 0x24
 8008048:	af04      	add	r7, sp, #16
 800804a:	6078      	str	r0, [r7, #4]
 800804c:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	695b      	ldr	r3, [r3, #20]
 8008052:	2b00      	cmp	r3, #0
 8008054:	d020      	beq.n	8008098 <osThreadCreate+0x54>
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	699b      	ldr	r3, [r3, #24]
 800805a:	2b00      	cmp	r3, #0
 800805c:	d01c      	beq.n	8008098 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	685c      	ldr	r4, [r3, #4]
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	691e      	ldr	r6, [r3, #16]
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008070:	4618      	mov	r0, r3
 8008072:	f7ff ffc8 	bl	8008006 <makeFreeRtosPriority>
 8008076:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	695b      	ldr	r3, [r3, #20]
 800807c:	687a      	ldr	r2, [r7, #4]
 800807e:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008080:	9202      	str	r2, [sp, #8]
 8008082:	9301      	str	r3, [sp, #4]
 8008084:	9100      	str	r1, [sp, #0]
 8008086:	683b      	ldr	r3, [r7, #0]
 8008088:	4632      	mov	r2, r6
 800808a:	4629      	mov	r1, r5
 800808c:	4620      	mov	r0, r4
 800808e:	f000 f8ed 	bl	800826c <xTaskCreateStatic>
 8008092:	4603      	mov	r3, r0
 8008094:	60fb      	str	r3, [r7, #12]
 8008096:	e01c      	b.n	80080d2 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	685c      	ldr	r4, [r3, #4]
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80080a4:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80080ac:	4618      	mov	r0, r3
 80080ae:	f7ff ffaa 	bl	8008006 <makeFreeRtosPriority>
 80080b2:	4602      	mov	r2, r0
 80080b4:	f107 030c 	add.w	r3, r7, #12
 80080b8:	9301      	str	r3, [sp, #4]
 80080ba:	9200      	str	r2, [sp, #0]
 80080bc:	683b      	ldr	r3, [r7, #0]
 80080be:	4632      	mov	r2, r6
 80080c0:	4629      	mov	r1, r5
 80080c2:	4620      	mov	r0, r4
 80080c4:	f000 f92f 	bl	8008326 <xTaskCreate>
 80080c8:	4603      	mov	r3, r0
 80080ca:	2b01      	cmp	r3, #1
 80080cc:	d001      	beq.n	80080d2 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80080ce:	2300      	movs	r3, #0
 80080d0:	e000      	b.n	80080d4 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80080d2:	68fb      	ldr	r3, [r7, #12]
}
 80080d4:	4618      	mov	r0, r3
 80080d6:	3714      	adds	r7, #20
 80080d8:	46bd      	mov	sp, r7
 80080da:	bdf0      	pop	{r4, r5, r6, r7, pc}

080080dc <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80080dc:	b580      	push	{r7, lr}
 80080de:	b084      	sub	sp, #16
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d001      	beq.n	80080f2 <osDelay+0x16>
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	e000      	b.n	80080f4 <osDelay+0x18>
 80080f2:	2301      	movs	r3, #1
 80080f4:	4618      	mov	r0, r3
 80080f6:	f000 fa4d 	bl	8008594 <vTaskDelay>
  
  return osOK;
 80080fa:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80080fc:	4618      	mov	r0, r3
 80080fe:	3710      	adds	r7, #16
 8008100:	46bd      	mov	sp, r7
 8008102:	bd80      	pop	{r7, pc}

08008104 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008104:	b480      	push	{r7}
 8008106:	b083      	sub	sp, #12
 8008108:	af00      	add	r7, sp, #0
 800810a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	f103 0208 	add.w	r2, r3, #8
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	f04f 32ff 	mov.w	r2, #4294967295
 800811c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	f103 0208 	add.w	r2, r3, #8
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	f103 0208 	add.w	r2, r3, #8
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	2200      	movs	r2, #0
 8008136:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008138:	bf00      	nop
 800813a:	370c      	adds	r7, #12
 800813c:	46bd      	mov	sp, r7
 800813e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008142:	4770      	bx	lr

08008144 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008144:	b480      	push	{r7}
 8008146:	b083      	sub	sp, #12
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	2200      	movs	r2, #0
 8008150:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008152:	bf00      	nop
 8008154:	370c      	adds	r7, #12
 8008156:	46bd      	mov	sp, r7
 8008158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815c:	4770      	bx	lr

0800815e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800815e:	b480      	push	{r7}
 8008160:	b085      	sub	sp, #20
 8008162:	af00      	add	r7, sp, #0
 8008164:	6078      	str	r0, [r7, #4]
 8008166:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	685b      	ldr	r3, [r3, #4]
 800816c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800816e:	683b      	ldr	r3, [r7, #0]
 8008170:	68fa      	ldr	r2, [r7, #12]
 8008172:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	689a      	ldr	r2, [r3, #8]
 8008178:	683b      	ldr	r3, [r7, #0]
 800817a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	689b      	ldr	r3, [r3, #8]
 8008180:	683a      	ldr	r2, [r7, #0]
 8008182:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	683a      	ldr	r2, [r7, #0]
 8008188:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800818a:	683b      	ldr	r3, [r7, #0]
 800818c:	687a      	ldr	r2, [r7, #4]
 800818e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	1c5a      	adds	r2, r3, #1
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	601a      	str	r2, [r3, #0]
}
 800819a:	bf00      	nop
 800819c:	3714      	adds	r7, #20
 800819e:	46bd      	mov	sp, r7
 80081a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a4:	4770      	bx	lr

080081a6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80081a6:	b480      	push	{r7}
 80081a8:	b085      	sub	sp, #20
 80081aa:	af00      	add	r7, sp, #0
 80081ac:	6078      	str	r0, [r7, #4]
 80081ae:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80081b0:	683b      	ldr	r3, [r7, #0]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80081b6:	68bb      	ldr	r3, [r7, #8]
 80081b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081bc:	d103      	bne.n	80081c6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	691b      	ldr	r3, [r3, #16]
 80081c2:	60fb      	str	r3, [r7, #12]
 80081c4:	e00c      	b.n	80081e0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	3308      	adds	r3, #8
 80081ca:	60fb      	str	r3, [r7, #12]
 80081cc:	e002      	b.n	80081d4 <vListInsert+0x2e>
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	685b      	ldr	r3, [r3, #4]
 80081d2:	60fb      	str	r3, [r7, #12]
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	685b      	ldr	r3, [r3, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	68ba      	ldr	r2, [r7, #8]
 80081dc:	429a      	cmp	r2, r3
 80081de:	d2f6      	bcs.n	80081ce <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	685a      	ldr	r2, [r3, #4]
 80081e4:	683b      	ldr	r3, [r7, #0]
 80081e6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80081e8:	683b      	ldr	r3, [r7, #0]
 80081ea:	685b      	ldr	r3, [r3, #4]
 80081ec:	683a      	ldr	r2, [r7, #0]
 80081ee:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80081f0:	683b      	ldr	r3, [r7, #0]
 80081f2:	68fa      	ldr	r2, [r7, #12]
 80081f4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	683a      	ldr	r2, [r7, #0]
 80081fa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80081fc:	683b      	ldr	r3, [r7, #0]
 80081fe:	687a      	ldr	r2, [r7, #4]
 8008200:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	1c5a      	adds	r2, r3, #1
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	601a      	str	r2, [r3, #0]
}
 800820c:	bf00      	nop
 800820e:	3714      	adds	r7, #20
 8008210:	46bd      	mov	sp, r7
 8008212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008216:	4770      	bx	lr

08008218 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008218:	b480      	push	{r7}
 800821a:	b085      	sub	sp, #20
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	691b      	ldr	r3, [r3, #16]
 8008224:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	685b      	ldr	r3, [r3, #4]
 800822a:	687a      	ldr	r2, [r7, #4]
 800822c:	6892      	ldr	r2, [r2, #8]
 800822e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	689b      	ldr	r3, [r3, #8]
 8008234:	687a      	ldr	r2, [r7, #4]
 8008236:	6852      	ldr	r2, [r2, #4]
 8008238:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	685b      	ldr	r3, [r3, #4]
 800823e:	687a      	ldr	r2, [r7, #4]
 8008240:	429a      	cmp	r2, r3
 8008242:	d103      	bne.n	800824c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	689a      	ldr	r2, [r3, #8]
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2200      	movs	r2, #0
 8008250:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	1e5a      	subs	r2, r3, #1
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	681b      	ldr	r3, [r3, #0]
}
 8008260:	4618      	mov	r0, r3
 8008262:	3714      	adds	r7, #20
 8008264:	46bd      	mov	sp, r7
 8008266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826a:	4770      	bx	lr

0800826c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800826c:	b580      	push	{r7, lr}
 800826e:	b08e      	sub	sp, #56	; 0x38
 8008270:	af04      	add	r7, sp, #16
 8008272:	60f8      	str	r0, [r7, #12]
 8008274:	60b9      	str	r1, [r7, #8]
 8008276:	607a      	str	r2, [r7, #4]
 8008278:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800827a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800827c:	2b00      	cmp	r3, #0
 800827e:	d10a      	bne.n	8008296 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008280:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008284:	f383 8811 	msr	BASEPRI, r3
 8008288:	f3bf 8f6f 	isb	sy
 800828c:	f3bf 8f4f 	dsb	sy
 8008290:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008292:	bf00      	nop
 8008294:	e7fe      	b.n	8008294 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008296:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008298:	2b00      	cmp	r3, #0
 800829a:	d10a      	bne.n	80082b2 <xTaskCreateStatic+0x46>
	__asm volatile
 800829c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082a0:	f383 8811 	msr	BASEPRI, r3
 80082a4:	f3bf 8f6f 	isb	sy
 80082a8:	f3bf 8f4f 	dsb	sy
 80082ac:	61fb      	str	r3, [r7, #28]
}
 80082ae:	bf00      	nop
 80082b0:	e7fe      	b.n	80082b0 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80082b2:	2354      	movs	r3, #84	; 0x54
 80082b4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80082b6:	693b      	ldr	r3, [r7, #16]
 80082b8:	2b54      	cmp	r3, #84	; 0x54
 80082ba:	d00a      	beq.n	80082d2 <xTaskCreateStatic+0x66>
	__asm volatile
 80082bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082c0:	f383 8811 	msr	BASEPRI, r3
 80082c4:	f3bf 8f6f 	isb	sy
 80082c8:	f3bf 8f4f 	dsb	sy
 80082cc:	61bb      	str	r3, [r7, #24]
}
 80082ce:	bf00      	nop
 80082d0:	e7fe      	b.n	80082d0 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80082d2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80082d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d01e      	beq.n	8008318 <xTaskCreateStatic+0xac>
 80082da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d01b      	beq.n	8008318 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80082e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082e2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80082e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082e6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80082e8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80082ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082ec:	2202      	movs	r2, #2
 80082ee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80082f2:	2300      	movs	r3, #0
 80082f4:	9303      	str	r3, [sp, #12]
 80082f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082f8:	9302      	str	r3, [sp, #8]
 80082fa:	f107 0314 	add.w	r3, r7, #20
 80082fe:	9301      	str	r3, [sp, #4]
 8008300:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008302:	9300      	str	r3, [sp, #0]
 8008304:	683b      	ldr	r3, [r7, #0]
 8008306:	687a      	ldr	r2, [r7, #4]
 8008308:	68b9      	ldr	r1, [r7, #8]
 800830a:	68f8      	ldr	r0, [r7, #12]
 800830c:	f000 f850 	bl	80083b0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008310:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008312:	f000 f8d5 	bl	80084c0 <prvAddNewTaskToReadyList>
 8008316:	e001      	b.n	800831c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8008318:	2300      	movs	r3, #0
 800831a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800831c:	697b      	ldr	r3, [r7, #20]
	}
 800831e:	4618      	mov	r0, r3
 8008320:	3728      	adds	r7, #40	; 0x28
 8008322:	46bd      	mov	sp, r7
 8008324:	bd80      	pop	{r7, pc}

08008326 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008326:	b580      	push	{r7, lr}
 8008328:	b08c      	sub	sp, #48	; 0x30
 800832a:	af04      	add	r7, sp, #16
 800832c:	60f8      	str	r0, [r7, #12]
 800832e:	60b9      	str	r1, [r7, #8]
 8008330:	603b      	str	r3, [r7, #0]
 8008332:	4613      	mov	r3, r2
 8008334:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008336:	88fb      	ldrh	r3, [r7, #6]
 8008338:	009b      	lsls	r3, r3, #2
 800833a:	4618      	mov	r0, r3
 800833c:	f000 fee4 	bl	8009108 <pvPortMalloc>
 8008340:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008342:	697b      	ldr	r3, [r7, #20]
 8008344:	2b00      	cmp	r3, #0
 8008346:	d00e      	beq.n	8008366 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008348:	2054      	movs	r0, #84	; 0x54
 800834a:	f000 fedd 	bl	8009108 <pvPortMalloc>
 800834e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008350:	69fb      	ldr	r3, [r7, #28]
 8008352:	2b00      	cmp	r3, #0
 8008354:	d003      	beq.n	800835e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008356:	69fb      	ldr	r3, [r7, #28]
 8008358:	697a      	ldr	r2, [r7, #20]
 800835a:	631a      	str	r2, [r3, #48]	; 0x30
 800835c:	e005      	b.n	800836a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800835e:	6978      	ldr	r0, [r7, #20]
 8008360:	f000 ff9e 	bl	80092a0 <vPortFree>
 8008364:	e001      	b.n	800836a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008366:	2300      	movs	r3, #0
 8008368:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800836a:	69fb      	ldr	r3, [r7, #28]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d017      	beq.n	80083a0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008370:	69fb      	ldr	r3, [r7, #28]
 8008372:	2200      	movs	r2, #0
 8008374:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008378:	88fa      	ldrh	r2, [r7, #6]
 800837a:	2300      	movs	r3, #0
 800837c:	9303      	str	r3, [sp, #12]
 800837e:	69fb      	ldr	r3, [r7, #28]
 8008380:	9302      	str	r3, [sp, #8]
 8008382:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008384:	9301      	str	r3, [sp, #4]
 8008386:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008388:	9300      	str	r3, [sp, #0]
 800838a:	683b      	ldr	r3, [r7, #0]
 800838c:	68b9      	ldr	r1, [r7, #8]
 800838e:	68f8      	ldr	r0, [r7, #12]
 8008390:	f000 f80e 	bl	80083b0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008394:	69f8      	ldr	r0, [r7, #28]
 8008396:	f000 f893 	bl	80084c0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800839a:	2301      	movs	r3, #1
 800839c:	61bb      	str	r3, [r7, #24]
 800839e:	e002      	b.n	80083a6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80083a0:	f04f 33ff 	mov.w	r3, #4294967295
 80083a4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80083a6:	69bb      	ldr	r3, [r7, #24]
	}
 80083a8:	4618      	mov	r0, r3
 80083aa:	3720      	adds	r7, #32
 80083ac:	46bd      	mov	sp, r7
 80083ae:	bd80      	pop	{r7, pc}

080083b0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b088      	sub	sp, #32
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	60f8      	str	r0, [r7, #12]
 80083b8:	60b9      	str	r1, [r7, #8]
 80083ba:	607a      	str	r2, [r7, #4]
 80083bc:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80083be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80083c8:	3b01      	subs	r3, #1
 80083ca:	009b      	lsls	r3, r3, #2
 80083cc:	4413      	add	r3, r2
 80083ce:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80083d0:	69bb      	ldr	r3, [r7, #24]
 80083d2:	f023 0307 	bic.w	r3, r3, #7
 80083d6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80083d8:	69bb      	ldr	r3, [r7, #24]
 80083da:	f003 0307 	and.w	r3, r3, #7
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d00a      	beq.n	80083f8 <prvInitialiseNewTask+0x48>
	__asm volatile
 80083e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083e6:	f383 8811 	msr	BASEPRI, r3
 80083ea:	f3bf 8f6f 	isb	sy
 80083ee:	f3bf 8f4f 	dsb	sy
 80083f2:	617b      	str	r3, [r7, #20]
}
 80083f4:	bf00      	nop
 80083f6:	e7fe      	b.n	80083f6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80083f8:	68bb      	ldr	r3, [r7, #8]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d01f      	beq.n	800843e <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80083fe:	2300      	movs	r3, #0
 8008400:	61fb      	str	r3, [r7, #28]
 8008402:	e012      	b.n	800842a <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008404:	68ba      	ldr	r2, [r7, #8]
 8008406:	69fb      	ldr	r3, [r7, #28]
 8008408:	4413      	add	r3, r2
 800840a:	7819      	ldrb	r1, [r3, #0]
 800840c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800840e:	69fb      	ldr	r3, [r7, #28]
 8008410:	4413      	add	r3, r2
 8008412:	3334      	adds	r3, #52	; 0x34
 8008414:	460a      	mov	r2, r1
 8008416:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008418:	68ba      	ldr	r2, [r7, #8]
 800841a:	69fb      	ldr	r3, [r7, #28]
 800841c:	4413      	add	r3, r2
 800841e:	781b      	ldrb	r3, [r3, #0]
 8008420:	2b00      	cmp	r3, #0
 8008422:	d006      	beq.n	8008432 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008424:	69fb      	ldr	r3, [r7, #28]
 8008426:	3301      	adds	r3, #1
 8008428:	61fb      	str	r3, [r7, #28]
 800842a:	69fb      	ldr	r3, [r7, #28]
 800842c:	2b0f      	cmp	r3, #15
 800842e:	d9e9      	bls.n	8008404 <prvInitialiseNewTask+0x54>
 8008430:	e000      	b.n	8008434 <prvInitialiseNewTask+0x84>
			{
				break;
 8008432:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008434:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008436:	2200      	movs	r2, #0
 8008438:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800843c:	e003      	b.n	8008446 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800843e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008440:	2200      	movs	r2, #0
 8008442:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008446:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008448:	2b06      	cmp	r3, #6
 800844a:	d901      	bls.n	8008450 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800844c:	2306      	movs	r3, #6
 800844e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008450:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008452:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008454:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008456:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008458:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800845a:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800845c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800845e:	2200      	movs	r2, #0
 8008460:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008462:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008464:	3304      	adds	r3, #4
 8008466:	4618      	mov	r0, r3
 8008468:	f7ff fe6c 	bl	8008144 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800846c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800846e:	3318      	adds	r3, #24
 8008470:	4618      	mov	r0, r3
 8008472:	f7ff fe67 	bl	8008144 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008476:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008478:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800847a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800847c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800847e:	f1c3 0207 	rsb	r2, r3, #7
 8008482:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008484:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008486:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008488:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800848a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800848c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800848e:	2200      	movs	r2, #0
 8008490:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008492:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008494:	2200      	movs	r2, #0
 8008496:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800849a:	683a      	ldr	r2, [r7, #0]
 800849c:	68f9      	ldr	r1, [r7, #12]
 800849e:	69b8      	ldr	r0, [r7, #24]
 80084a0:	f000 fc24 	bl	8008cec <pxPortInitialiseStack>
 80084a4:	4602      	mov	r2, r0
 80084a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084a8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80084aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d002      	beq.n	80084b6 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80084b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80084b4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80084b6:	bf00      	nop
 80084b8:	3720      	adds	r7, #32
 80084ba:	46bd      	mov	sp, r7
 80084bc:	bd80      	pop	{r7, pc}
	...

080084c0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80084c0:	b580      	push	{r7, lr}
 80084c2:	b082      	sub	sp, #8
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80084c8:	f000 fd3c 	bl	8008f44 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80084cc:	4b2a      	ldr	r3, [pc, #168]	; (8008578 <prvAddNewTaskToReadyList+0xb8>)
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	3301      	adds	r3, #1
 80084d2:	4a29      	ldr	r2, [pc, #164]	; (8008578 <prvAddNewTaskToReadyList+0xb8>)
 80084d4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80084d6:	4b29      	ldr	r3, [pc, #164]	; (800857c <prvAddNewTaskToReadyList+0xbc>)
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d109      	bne.n	80084f2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80084de:	4a27      	ldr	r2, [pc, #156]	; (800857c <prvAddNewTaskToReadyList+0xbc>)
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80084e4:	4b24      	ldr	r3, [pc, #144]	; (8008578 <prvAddNewTaskToReadyList+0xb8>)
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	2b01      	cmp	r3, #1
 80084ea:	d110      	bne.n	800850e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80084ec:	f000 fabc 	bl	8008a68 <prvInitialiseTaskLists>
 80084f0:	e00d      	b.n	800850e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80084f2:	4b23      	ldr	r3, [pc, #140]	; (8008580 <prvAddNewTaskToReadyList+0xc0>)
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d109      	bne.n	800850e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80084fa:	4b20      	ldr	r3, [pc, #128]	; (800857c <prvAddNewTaskToReadyList+0xbc>)
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008504:	429a      	cmp	r2, r3
 8008506:	d802      	bhi.n	800850e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008508:	4a1c      	ldr	r2, [pc, #112]	; (800857c <prvAddNewTaskToReadyList+0xbc>)
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800850e:	4b1d      	ldr	r3, [pc, #116]	; (8008584 <prvAddNewTaskToReadyList+0xc4>)
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	3301      	adds	r3, #1
 8008514:	4a1b      	ldr	r2, [pc, #108]	; (8008584 <prvAddNewTaskToReadyList+0xc4>)
 8008516:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800851c:	2201      	movs	r2, #1
 800851e:	409a      	lsls	r2, r3
 8008520:	4b19      	ldr	r3, [pc, #100]	; (8008588 <prvAddNewTaskToReadyList+0xc8>)
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	4313      	orrs	r3, r2
 8008526:	4a18      	ldr	r2, [pc, #96]	; (8008588 <prvAddNewTaskToReadyList+0xc8>)
 8008528:	6013      	str	r3, [r2, #0]
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800852e:	4613      	mov	r3, r2
 8008530:	009b      	lsls	r3, r3, #2
 8008532:	4413      	add	r3, r2
 8008534:	009b      	lsls	r3, r3, #2
 8008536:	4a15      	ldr	r2, [pc, #84]	; (800858c <prvAddNewTaskToReadyList+0xcc>)
 8008538:	441a      	add	r2, r3
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	3304      	adds	r3, #4
 800853e:	4619      	mov	r1, r3
 8008540:	4610      	mov	r0, r2
 8008542:	f7ff fe0c 	bl	800815e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008546:	f000 fd2d 	bl	8008fa4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800854a:	4b0d      	ldr	r3, [pc, #52]	; (8008580 <prvAddNewTaskToReadyList+0xc0>)
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	2b00      	cmp	r3, #0
 8008550:	d00e      	beq.n	8008570 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008552:	4b0a      	ldr	r3, [pc, #40]	; (800857c <prvAddNewTaskToReadyList+0xbc>)
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800855c:	429a      	cmp	r2, r3
 800855e:	d207      	bcs.n	8008570 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008560:	4b0b      	ldr	r3, [pc, #44]	; (8008590 <prvAddNewTaskToReadyList+0xd0>)
 8008562:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008566:	601a      	str	r2, [r3, #0]
 8008568:	f3bf 8f4f 	dsb	sy
 800856c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008570:	bf00      	nop
 8008572:	3708      	adds	r7, #8
 8008574:	46bd      	mov	sp, r7
 8008576:	bd80      	pop	{r7, pc}
 8008578:	200028e4 	.word	0x200028e4
 800857c:	200027e4 	.word	0x200027e4
 8008580:	200028f0 	.word	0x200028f0
 8008584:	20002900 	.word	0x20002900
 8008588:	200028ec 	.word	0x200028ec
 800858c:	200027e8 	.word	0x200027e8
 8008590:	e000ed04 	.word	0xe000ed04

08008594 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008594:	b580      	push	{r7, lr}
 8008596:	b084      	sub	sp, #16
 8008598:	af00      	add	r7, sp, #0
 800859a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800859c:	2300      	movs	r3, #0
 800859e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d017      	beq.n	80085d6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80085a6:	4b13      	ldr	r3, [pc, #76]	; (80085f4 <vTaskDelay+0x60>)
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d00a      	beq.n	80085c4 <vTaskDelay+0x30>
	__asm volatile
 80085ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085b2:	f383 8811 	msr	BASEPRI, r3
 80085b6:	f3bf 8f6f 	isb	sy
 80085ba:	f3bf 8f4f 	dsb	sy
 80085be:	60bb      	str	r3, [r7, #8]
}
 80085c0:	bf00      	nop
 80085c2:	e7fe      	b.n	80085c2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80085c4:	f000 f87a 	bl	80086bc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80085c8:	2100      	movs	r1, #0
 80085ca:	6878      	ldr	r0, [r7, #4]
 80085cc:	f000 fb28 	bl	8008c20 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80085d0:	f000 f882 	bl	80086d8 <xTaskResumeAll>
 80085d4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d107      	bne.n	80085ec <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80085dc:	4b06      	ldr	r3, [pc, #24]	; (80085f8 <vTaskDelay+0x64>)
 80085de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80085e2:	601a      	str	r2, [r3, #0]
 80085e4:	f3bf 8f4f 	dsb	sy
 80085e8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80085ec:	bf00      	nop
 80085ee:	3710      	adds	r7, #16
 80085f0:	46bd      	mov	sp, r7
 80085f2:	bd80      	pop	{r7, pc}
 80085f4:	2000290c 	.word	0x2000290c
 80085f8:	e000ed04 	.word	0xe000ed04

080085fc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80085fc:	b580      	push	{r7, lr}
 80085fe:	b08a      	sub	sp, #40	; 0x28
 8008600:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008602:	2300      	movs	r3, #0
 8008604:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008606:	2300      	movs	r3, #0
 8008608:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800860a:	463a      	mov	r2, r7
 800860c:	1d39      	adds	r1, r7, #4
 800860e:	f107 0308 	add.w	r3, r7, #8
 8008612:	4618      	mov	r0, r3
 8008614:	f7f9 fcac 	bl	8001f70 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008618:	6839      	ldr	r1, [r7, #0]
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	68ba      	ldr	r2, [r7, #8]
 800861e:	9202      	str	r2, [sp, #8]
 8008620:	9301      	str	r3, [sp, #4]
 8008622:	2300      	movs	r3, #0
 8008624:	9300      	str	r3, [sp, #0]
 8008626:	2300      	movs	r3, #0
 8008628:	460a      	mov	r2, r1
 800862a:	491e      	ldr	r1, [pc, #120]	; (80086a4 <vTaskStartScheduler+0xa8>)
 800862c:	481e      	ldr	r0, [pc, #120]	; (80086a8 <vTaskStartScheduler+0xac>)
 800862e:	f7ff fe1d 	bl	800826c <xTaskCreateStatic>
 8008632:	4603      	mov	r3, r0
 8008634:	4a1d      	ldr	r2, [pc, #116]	; (80086ac <vTaskStartScheduler+0xb0>)
 8008636:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008638:	4b1c      	ldr	r3, [pc, #112]	; (80086ac <vTaskStartScheduler+0xb0>)
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	2b00      	cmp	r3, #0
 800863e:	d002      	beq.n	8008646 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008640:	2301      	movs	r3, #1
 8008642:	617b      	str	r3, [r7, #20]
 8008644:	e001      	b.n	800864a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008646:	2300      	movs	r3, #0
 8008648:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800864a:	697b      	ldr	r3, [r7, #20]
 800864c:	2b01      	cmp	r3, #1
 800864e:	d116      	bne.n	800867e <vTaskStartScheduler+0x82>
	__asm volatile
 8008650:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008654:	f383 8811 	msr	BASEPRI, r3
 8008658:	f3bf 8f6f 	isb	sy
 800865c:	f3bf 8f4f 	dsb	sy
 8008660:	613b      	str	r3, [r7, #16]
}
 8008662:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008664:	4b12      	ldr	r3, [pc, #72]	; (80086b0 <vTaskStartScheduler+0xb4>)
 8008666:	f04f 32ff 	mov.w	r2, #4294967295
 800866a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800866c:	4b11      	ldr	r3, [pc, #68]	; (80086b4 <vTaskStartScheduler+0xb8>)
 800866e:	2201      	movs	r2, #1
 8008670:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008672:	4b11      	ldr	r3, [pc, #68]	; (80086b8 <vTaskStartScheduler+0xbc>)
 8008674:	2200      	movs	r2, #0
 8008676:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008678:	f000 fbc2 	bl	8008e00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800867c:	e00e      	b.n	800869c <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800867e:	697b      	ldr	r3, [r7, #20]
 8008680:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008684:	d10a      	bne.n	800869c <vTaskStartScheduler+0xa0>
	__asm volatile
 8008686:	f04f 0350 	mov.w	r3, #80	; 0x50
 800868a:	f383 8811 	msr	BASEPRI, r3
 800868e:	f3bf 8f6f 	isb	sy
 8008692:	f3bf 8f4f 	dsb	sy
 8008696:	60fb      	str	r3, [r7, #12]
}
 8008698:	bf00      	nop
 800869a:	e7fe      	b.n	800869a <vTaskStartScheduler+0x9e>
}
 800869c:	bf00      	nop
 800869e:	3718      	adds	r7, #24
 80086a0:	46bd      	mov	sp, r7
 80086a2:	bd80      	pop	{r7, pc}
 80086a4:	0800b1d4 	.word	0x0800b1d4
 80086a8:	08008a39 	.word	0x08008a39
 80086ac:	20002908 	.word	0x20002908
 80086b0:	20002904 	.word	0x20002904
 80086b4:	200028f0 	.word	0x200028f0
 80086b8:	200028e8 	.word	0x200028e8

080086bc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80086bc:	b480      	push	{r7}
 80086be:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80086c0:	4b04      	ldr	r3, [pc, #16]	; (80086d4 <vTaskSuspendAll+0x18>)
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	3301      	adds	r3, #1
 80086c6:	4a03      	ldr	r2, [pc, #12]	; (80086d4 <vTaskSuspendAll+0x18>)
 80086c8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80086ca:	bf00      	nop
 80086cc:	46bd      	mov	sp, r7
 80086ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d2:	4770      	bx	lr
 80086d4:	2000290c 	.word	0x2000290c

080086d8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80086d8:	b580      	push	{r7, lr}
 80086da:	b084      	sub	sp, #16
 80086dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80086de:	2300      	movs	r3, #0
 80086e0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80086e2:	2300      	movs	r3, #0
 80086e4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80086e6:	4b41      	ldr	r3, [pc, #260]	; (80087ec <xTaskResumeAll+0x114>)
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d10a      	bne.n	8008704 <xTaskResumeAll+0x2c>
	__asm volatile
 80086ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086f2:	f383 8811 	msr	BASEPRI, r3
 80086f6:	f3bf 8f6f 	isb	sy
 80086fa:	f3bf 8f4f 	dsb	sy
 80086fe:	603b      	str	r3, [r7, #0]
}
 8008700:	bf00      	nop
 8008702:	e7fe      	b.n	8008702 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008704:	f000 fc1e 	bl	8008f44 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008708:	4b38      	ldr	r3, [pc, #224]	; (80087ec <xTaskResumeAll+0x114>)
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	3b01      	subs	r3, #1
 800870e:	4a37      	ldr	r2, [pc, #220]	; (80087ec <xTaskResumeAll+0x114>)
 8008710:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008712:	4b36      	ldr	r3, [pc, #216]	; (80087ec <xTaskResumeAll+0x114>)
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	2b00      	cmp	r3, #0
 8008718:	d161      	bne.n	80087de <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800871a:	4b35      	ldr	r3, [pc, #212]	; (80087f0 <xTaskResumeAll+0x118>)
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	2b00      	cmp	r3, #0
 8008720:	d05d      	beq.n	80087de <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008722:	e02e      	b.n	8008782 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008724:	4b33      	ldr	r3, [pc, #204]	; (80087f4 <xTaskResumeAll+0x11c>)
 8008726:	68db      	ldr	r3, [r3, #12]
 8008728:	68db      	ldr	r3, [r3, #12]
 800872a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	3318      	adds	r3, #24
 8008730:	4618      	mov	r0, r3
 8008732:	f7ff fd71 	bl	8008218 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	3304      	adds	r3, #4
 800873a:	4618      	mov	r0, r3
 800873c:	f7ff fd6c 	bl	8008218 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008744:	2201      	movs	r2, #1
 8008746:	409a      	lsls	r2, r3
 8008748:	4b2b      	ldr	r3, [pc, #172]	; (80087f8 <xTaskResumeAll+0x120>)
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	4313      	orrs	r3, r2
 800874e:	4a2a      	ldr	r2, [pc, #168]	; (80087f8 <xTaskResumeAll+0x120>)
 8008750:	6013      	str	r3, [r2, #0]
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008756:	4613      	mov	r3, r2
 8008758:	009b      	lsls	r3, r3, #2
 800875a:	4413      	add	r3, r2
 800875c:	009b      	lsls	r3, r3, #2
 800875e:	4a27      	ldr	r2, [pc, #156]	; (80087fc <xTaskResumeAll+0x124>)
 8008760:	441a      	add	r2, r3
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	3304      	adds	r3, #4
 8008766:	4619      	mov	r1, r3
 8008768:	4610      	mov	r0, r2
 800876a:	f7ff fcf8 	bl	800815e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008772:	4b23      	ldr	r3, [pc, #140]	; (8008800 <xTaskResumeAll+0x128>)
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008778:	429a      	cmp	r2, r3
 800877a:	d302      	bcc.n	8008782 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800877c:	4b21      	ldr	r3, [pc, #132]	; (8008804 <xTaskResumeAll+0x12c>)
 800877e:	2201      	movs	r2, #1
 8008780:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008782:	4b1c      	ldr	r3, [pc, #112]	; (80087f4 <xTaskResumeAll+0x11c>)
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	2b00      	cmp	r3, #0
 8008788:	d1cc      	bne.n	8008724 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	2b00      	cmp	r3, #0
 800878e:	d001      	beq.n	8008794 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008790:	f000 fa08 	bl	8008ba4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008794:	4b1c      	ldr	r3, [pc, #112]	; (8008808 <xTaskResumeAll+0x130>)
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	2b00      	cmp	r3, #0
 800879e:	d010      	beq.n	80087c2 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80087a0:	f000 f836 	bl	8008810 <xTaskIncrementTick>
 80087a4:	4603      	mov	r3, r0
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d002      	beq.n	80087b0 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80087aa:	4b16      	ldr	r3, [pc, #88]	; (8008804 <xTaskResumeAll+0x12c>)
 80087ac:	2201      	movs	r2, #1
 80087ae:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	3b01      	subs	r3, #1
 80087b4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d1f1      	bne.n	80087a0 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 80087bc:	4b12      	ldr	r3, [pc, #72]	; (8008808 <xTaskResumeAll+0x130>)
 80087be:	2200      	movs	r2, #0
 80087c0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80087c2:	4b10      	ldr	r3, [pc, #64]	; (8008804 <xTaskResumeAll+0x12c>)
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d009      	beq.n	80087de <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80087ca:	2301      	movs	r3, #1
 80087cc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80087ce:	4b0f      	ldr	r3, [pc, #60]	; (800880c <xTaskResumeAll+0x134>)
 80087d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80087d4:	601a      	str	r2, [r3, #0]
 80087d6:	f3bf 8f4f 	dsb	sy
 80087da:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80087de:	f000 fbe1 	bl	8008fa4 <vPortExitCritical>

	return xAlreadyYielded;
 80087e2:	68bb      	ldr	r3, [r7, #8]
}
 80087e4:	4618      	mov	r0, r3
 80087e6:	3710      	adds	r7, #16
 80087e8:	46bd      	mov	sp, r7
 80087ea:	bd80      	pop	{r7, pc}
 80087ec:	2000290c 	.word	0x2000290c
 80087f0:	200028e4 	.word	0x200028e4
 80087f4:	200028a4 	.word	0x200028a4
 80087f8:	200028ec 	.word	0x200028ec
 80087fc:	200027e8 	.word	0x200027e8
 8008800:	200027e4 	.word	0x200027e4
 8008804:	200028f8 	.word	0x200028f8
 8008808:	200028f4 	.word	0x200028f4
 800880c:	e000ed04 	.word	0xe000ed04

08008810 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008810:	b580      	push	{r7, lr}
 8008812:	b086      	sub	sp, #24
 8008814:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008816:	2300      	movs	r3, #0
 8008818:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800881a:	4b4e      	ldr	r3, [pc, #312]	; (8008954 <xTaskIncrementTick+0x144>)
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	2b00      	cmp	r3, #0
 8008820:	f040 808e 	bne.w	8008940 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008824:	4b4c      	ldr	r3, [pc, #304]	; (8008958 <xTaskIncrementTick+0x148>)
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	3301      	adds	r3, #1
 800882a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800882c:	4a4a      	ldr	r2, [pc, #296]	; (8008958 <xTaskIncrementTick+0x148>)
 800882e:	693b      	ldr	r3, [r7, #16]
 8008830:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008832:	693b      	ldr	r3, [r7, #16]
 8008834:	2b00      	cmp	r3, #0
 8008836:	d120      	bne.n	800887a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8008838:	4b48      	ldr	r3, [pc, #288]	; (800895c <xTaskIncrementTick+0x14c>)
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d00a      	beq.n	8008858 <xTaskIncrementTick+0x48>
	__asm volatile
 8008842:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008846:	f383 8811 	msr	BASEPRI, r3
 800884a:	f3bf 8f6f 	isb	sy
 800884e:	f3bf 8f4f 	dsb	sy
 8008852:	603b      	str	r3, [r7, #0]
}
 8008854:	bf00      	nop
 8008856:	e7fe      	b.n	8008856 <xTaskIncrementTick+0x46>
 8008858:	4b40      	ldr	r3, [pc, #256]	; (800895c <xTaskIncrementTick+0x14c>)
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	60fb      	str	r3, [r7, #12]
 800885e:	4b40      	ldr	r3, [pc, #256]	; (8008960 <xTaskIncrementTick+0x150>)
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	4a3e      	ldr	r2, [pc, #248]	; (800895c <xTaskIncrementTick+0x14c>)
 8008864:	6013      	str	r3, [r2, #0]
 8008866:	4a3e      	ldr	r2, [pc, #248]	; (8008960 <xTaskIncrementTick+0x150>)
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	6013      	str	r3, [r2, #0]
 800886c:	4b3d      	ldr	r3, [pc, #244]	; (8008964 <xTaskIncrementTick+0x154>)
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	3301      	adds	r3, #1
 8008872:	4a3c      	ldr	r2, [pc, #240]	; (8008964 <xTaskIncrementTick+0x154>)
 8008874:	6013      	str	r3, [r2, #0]
 8008876:	f000 f995 	bl	8008ba4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800887a:	4b3b      	ldr	r3, [pc, #236]	; (8008968 <xTaskIncrementTick+0x158>)
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	693a      	ldr	r2, [r7, #16]
 8008880:	429a      	cmp	r2, r3
 8008882:	d348      	bcc.n	8008916 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008884:	4b35      	ldr	r3, [pc, #212]	; (800895c <xTaskIncrementTick+0x14c>)
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	2b00      	cmp	r3, #0
 800888c:	d104      	bne.n	8008898 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800888e:	4b36      	ldr	r3, [pc, #216]	; (8008968 <xTaskIncrementTick+0x158>)
 8008890:	f04f 32ff 	mov.w	r2, #4294967295
 8008894:	601a      	str	r2, [r3, #0]
					break;
 8008896:	e03e      	b.n	8008916 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008898:	4b30      	ldr	r3, [pc, #192]	; (800895c <xTaskIncrementTick+0x14c>)
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	68db      	ldr	r3, [r3, #12]
 800889e:	68db      	ldr	r3, [r3, #12]
 80088a0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80088a2:	68bb      	ldr	r3, [r7, #8]
 80088a4:	685b      	ldr	r3, [r3, #4]
 80088a6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80088a8:	693a      	ldr	r2, [r7, #16]
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	429a      	cmp	r2, r3
 80088ae:	d203      	bcs.n	80088b8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80088b0:	4a2d      	ldr	r2, [pc, #180]	; (8008968 <xTaskIncrementTick+0x158>)
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80088b6:	e02e      	b.n	8008916 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80088b8:	68bb      	ldr	r3, [r7, #8]
 80088ba:	3304      	adds	r3, #4
 80088bc:	4618      	mov	r0, r3
 80088be:	f7ff fcab 	bl	8008218 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80088c2:	68bb      	ldr	r3, [r7, #8]
 80088c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d004      	beq.n	80088d4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80088ca:	68bb      	ldr	r3, [r7, #8]
 80088cc:	3318      	adds	r3, #24
 80088ce:	4618      	mov	r0, r3
 80088d0:	f7ff fca2 	bl	8008218 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80088d4:	68bb      	ldr	r3, [r7, #8]
 80088d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088d8:	2201      	movs	r2, #1
 80088da:	409a      	lsls	r2, r3
 80088dc:	4b23      	ldr	r3, [pc, #140]	; (800896c <xTaskIncrementTick+0x15c>)
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	4313      	orrs	r3, r2
 80088e2:	4a22      	ldr	r2, [pc, #136]	; (800896c <xTaskIncrementTick+0x15c>)
 80088e4:	6013      	str	r3, [r2, #0]
 80088e6:	68bb      	ldr	r3, [r7, #8]
 80088e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088ea:	4613      	mov	r3, r2
 80088ec:	009b      	lsls	r3, r3, #2
 80088ee:	4413      	add	r3, r2
 80088f0:	009b      	lsls	r3, r3, #2
 80088f2:	4a1f      	ldr	r2, [pc, #124]	; (8008970 <xTaskIncrementTick+0x160>)
 80088f4:	441a      	add	r2, r3
 80088f6:	68bb      	ldr	r3, [r7, #8]
 80088f8:	3304      	adds	r3, #4
 80088fa:	4619      	mov	r1, r3
 80088fc:	4610      	mov	r0, r2
 80088fe:	f7ff fc2e 	bl	800815e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008902:	68bb      	ldr	r3, [r7, #8]
 8008904:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008906:	4b1b      	ldr	r3, [pc, #108]	; (8008974 <xTaskIncrementTick+0x164>)
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800890c:	429a      	cmp	r2, r3
 800890e:	d3b9      	bcc.n	8008884 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8008910:	2301      	movs	r3, #1
 8008912:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008914:	e7b6      	b.n	8008884 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008916:	4b17      	ldr	r3, [pc, #92]	; (8008974 <xTaskIncrementTick+0x164>)
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800891c:	4914      	ldr	r1, [pc, #80]	; (8008970 <xTaskIncrementTick+0x160>)
 800891e:	4613      	mov	r3, r2
 8008920:	009b      	lsls	r3, r3, #2
 8008922:	4413      	add	r3, r2
 8008924:	009b      	lsls	r3, r3, #2
 8008926:	440b      	add	r3, r1
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	2b01      	cmp	r3, #1
 800892c:	d901      	bls.n	8008932 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800892e:	2301      	movs	r3, #1
 8008930:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008932:	4b11      	ldr	r3, [pc, #68]	; (8008978 <xTaskIncrementTick+0x168>)
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	2b00      	cmp	r3, #0
 8008938:	d007      	beq.n	800894a <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800893a:	2301      	movs	r3, #1
 800893c:	617b      	str	r3, [r7, #20]
 800893e:	e004      	b.n	800894a <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008940:	4b0e      	ldr	r3, [pc, #56]	; (800897c <xTaskIncrementTick+0x16c>)
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	3301      	adds	r3, #1
 8008946:	4a0d      	ldr	r2, [pc, #52]	; (800897c <xTaskIncrementTick+0x16c>)
 8008948:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800894a:	697b      	ldr	r3, [r7, #20]
}
 800894c:	4618      	mov	r0, r3
 800894e:	3718      	adds	r7, #24
 8008950:	46bd      	mov	sp, r7
 8008952:	bd80      	pop	{r7, pc}
 8008954:	2000290c 	.word	0x2000290c
 8008958:	200028e8 	.word	0x200028e8
 800895c:	2000289c 	.word	0x2000289c
 8008960:	200028a0 	.word	0x200028a0
 8008964:	200028fc 	.word	0x200028fc
 8008968:	20002904 	.word	0x20002904
 800896c:	200028ec 	.word	0x200028ec
 8008970:	200027e8 	.word	0x200027e8
 8008974:	200027e4 	.word	0x200027e4
 8008978:	200028f8 	.word	0x200028f8
 800897c:	200028f4 	.word	0x200028f4

08008980 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008980:	b480      	push	{r7}
 8008982:	b087      	sub	sp, #28
 8008984:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008986:	4b27      	ldr	r3, [pc, #156]	; (8008a24 <vTaskSwitchContext+0xa4>)
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d003      	beq.n	8008996 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800898e:	4b26      	ldr	r3, [pc, #152]	; (8008a28 <vTaskSwitchContext+0xa8>)
 8008990:	2201      	movs	r2, #1
 8008992:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008994:	e03f      	b.n	8008a16 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8008996:	4b24      	ldr	r3, [pc, #144]	; (8008a28 <vTaskSwitchContext+0xa8>)
 8008998:	2200      	movs	r2, #0
 800899a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800899c:	4b23      	ldr	r3, [pc, #140]	; (8008a2c <vTaskSwitchContext+0xac>)
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	fab3 f383 	clz	r3, r3
 80089a8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80089aa:	7afb      	ldrb	r3, [r7, #11]
 80089ac:	f1c3 031f 	rsb	r3, r3, #31
 80089b0:	617b      	str	r3, [r7, #20]
 80089b2:	491f      	ldr	r1, [pc, #124]	; (8008a30 <vTaskSwitchContext+0xb0>)
 80089b4:	697a      	ldr	r2, [r7, #20]
 80089b6:	4613      	mov	r3, r2
 80089b8:	009b      	lsls	r3, r3, #2
 80089ba:	4413      	add	r3, r2
 80089bc:	009b      	lsls	r3, r3, #2
 80089be:	440b      	add	r3, r1
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d10a      	bne.n	80089dc <vTaskSwitchContext+0x5c>
	__asm volatile
 80089c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089ca:	f383 8811 	msr	BASEPRI, r3
 80089ce:	f3bf 8f6f 	isb	sy
 80089d2:	f3bf 8f4f 	dsb	sy
 80089d6:	607b      	str	r3, [r7, #4]
}
 80089d8:	bf00      	nop
 80089da:	e7fe      	b.n	80089da <vTaskSwitchContext+0x5a>
 80089dc:	697a      	ldr	r2, [r7, #20]
 80089de:	4613      	mov	r3, r2
 80089e0:	009b      	lsls	r3, r3, #2
 80089e2:	4413      	add	r3, r2
 80089e4:	009b      	lsls	r3, r3, #2
 80089e6:	4a12      	ldr	r2, [pc, #72]	; (8008a30 <vTaskSwitchContext+0xb0>)
 80089e8:	4413      	add	r3, r2
 80089ea:	613b      	str	r3, [r7, #16]
 80089ec:	693b      	ldr	r3, [r7, #16]
 80089ee:	685b      	ldr	r3, [r3, #4]
 80089f0:	685a      	ldr	r2, [r3, #4]
 80089f2:	693b      	ldr	r3, [r7, #16]
 80089f4:	605a      	str	r2, [r3, #4]
 80089f6:	693b      	ldr	r3, [r7, #16]
 80089f8:	685a      	ldr	r2, [r3, #4]
 80089fa:	693b      	ldr	r3, [r7, #16]
 80089fc:	3308      	adds	r3, #8
 80089fe:	429a      	cmp	r2, r3
 8008a00:	d104      	bne.n	8008a0c <vTaskSwitchContext+0x8c>
 8008a02:	693b      	ldr	r3, [r7, #16]
 8008a04:	685b      	ldr	r3, [r3, #4]
 8008a06:	685a      	ldr	r2, [r3, #4]
 8008a08:	693b      	ldr	r3, [r7, #16]
 8008a0a:	605a      	str	r2, [r3, #4]
 8008a0c:	693b      	ldr	r3, [r7, #16]
 8008a0e:	685b      	ldr	r3, [r3, #4]
 8008a10:	68db      	ldr	r3, [r3, #12]
 8008a12:	4a08      	ldr	r2, [pc, #32]	; (8008a34 <vTaskSwitchContext+0xb4>)
 8008a14:	6013      	str	r3, [r2, #0]
}
 8008a16:	bf00      	nop
 8008a18:	371c      	adds	r7, #28
 8008a1a:	46bd      	mov	sp, r7
 8008a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a20:	4770      	bx	lr
 8008a22:	bf00      	nop
 8008a24:	2000290c 	.word	0x2000290c
 8008a28:	200028f8 	.word	0x200028f8
 8008a2c:	200028ec 	.word	0x200028ec
 8008a30:	200027e8 	.word	0x200027e8
 8008a34:	200027e4 	.word	0x200027e4

08008a38 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008a38:	b580      	push	{r7, lr}
 8008a3a:	b082      	sub	sp, #8
 8008a3c:	af00      	add	r7, sp, #0
 8008a3e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008a40:	f000 f852 	bl	8008ae8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008a44:	4b06      	ldr	r3, [pc, #24]	; (8008a60 <prvIdleTask+0x28>)
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	2b01      	cmp	r3, #1
 8008a4a:	d9f9      	bls.n	8008a40 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008a4c:	4b05      	ldr	r3, [pc, #20]	; (8008a64 <prvIdleTask+0x2c>)
 8008a4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a52:	601a      	str	r2, [r3, #0]
 8008a54:	f3bf 8f4f 	dsb	sy
 8008a58:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008a5c:	e7f0      	b.n	8008a40 <prvIdleTask+0x8>
 8008a5e:	bf00      	nop
 8008a60:	200027e8 	.word	0x200027e8
 8008a64:	e000ed04 	.word	0xe000ed04

08008a68 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008a68:	b580      	push	{r7, lr}
 8008a6a:	b082      	sub	sp, #8
 8008a6c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008a6e:	2300      	movs	r3, #0
 8008a70:	607b      	str	r3, [r7, #4]
 8008a72:	e00c      	b.n	8008a8e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008a74:	687a      	ldr	r2, [r7, #4]
 8008a76:	4613      	mov	r3, r2
 8008a78:	009b      	lsls	r3, r3, #2
 8008a7a:	4413      	add	r3, r2
 8008a7c:	009b      	lsls	r3, r3, #2
 8008a7e:	4a12      	ldr	r2, [pc, #72]	; (8008ac8 <prvInitialiseTaskLists+0x60>)
 8008a80:	4413      	add	r3, r2
 8008a82:	4618      	mov	r0, r3
 8008a84:	f7ff fb3e 	bl	8008104 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	3301      	adds	r3, #1
 8008a8c:	607b      	str	r3, [r7, #4]
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	2b06      	cmp	r3, #6
 8008a92:	d9ef      	bls.n	8008a74 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008a94:	480d      	ldr	r0, [pc, #52]	; (8008acc <prvInitialiseTaskLists+0x64>)
 8008a96:	f7ff fb35 	bl	8008104 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008a9a:	480d      	ldr	r0, [pc, #52]	; (8008ad0 <prvInitialiseTaskLists+0x68>)
 8008a9c:	f7ff fb32 	bl	8008104 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008aa0:	480c      	ldr	r0, [pc, #48]	; (8008ad4 <prvInitialiseTaskLists+0x6c>)
 8008aa2:	f7ff fb2f 	bl	8008104 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008aa6:	480c      	ldr	r0, [pc, #48]	; (8008ad8 <prvInitialiseTaskLists+0x70>)
 8008aa8:	f7ff fb2c 	bl	8008104 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008aac:	480b      	ldr	r0, [pc, #44]	; (8008adc <prvInitialiseTaskLists+0x74>)
 8008aae:	f7ff fb29 	bl	8008104 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008ab2:	4b0b      	ldr	r3, [pc, #44]	; (8008ae0 <prvInitialiseTaskLists+0x78>)
 8008ab4:	4a05      	ldr	r2, [pc, #20]	; (8008acc <prvInitialiseTaskLists+0x64>)
 8008ab6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008ab8:	4b0a      	ldr	r3, [pc, #40]	; (8008ae4 <prvInitialiseTaskLists+0x7c>)
 8008aba:	4a05      	ldr	r2, [pc, #20]	; (8008ad0 <prvInitialiseTaskLists+0x68>)
 8008abc:	601a      	str	r2, [r3, #0]
}
 8008abe:	bf00      	nop
 8008ac0:	3708      	adds	r7, #8
 8008ac2:	46bd      	mov	sp, r7
 8008ac4:	bd80      	pop	{r7, pc}
 8008ac6:	bf00      	nop
 8008ac8:	200027e8 	.word	0x200027e8
 8008acc:	20002874 	.word	0x20002874
 8008ad0:	20002888 	.word	0x20002888
 8008ad4:	200028a4 	.word	0x200028a4
 8008ad8:	200028b8 	.word	0x200028b8
 8008adc:	200028d0 	.word	0x200028d0
 8008ae0:	2000289c 	.word	0x2000289c
 8008ae4:	200028a0 	.word	0x200028a0

08008ae8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008ae8:	b580      	push	{r7, lr}
 8008aea:	b082      	sub	sp, #8
 8008aec:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008aee:	e019      	b.n	8008b24 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008af0:	f000 fa28 	bl	8008f44 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008af4:	4b10      	ldr	r3, [pc, #64]	; (8008b38 <prvCheckTasksWaitingTermination+0x50>)
 8008af6:	68db      	ldr	r3, [r3, #12]
 8008af8:	68db      	ldr	r3, [r3, #12]
 8008afa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	3304      	adds	r3, #4
 8008b00:	4618      	mov	r0, r3
 8008b02:	f7ff fb89 	bl	8008218 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008b06:	4b0d      	ldr	r3, [pc, #52]	; (8008b3c <prvCheckTasksWaitingTermination+0x54>)
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	3b01      	subs	r3, #1
 8008b0c:	4a0b      	ldr	r2, [pc, #44]	; (8008b3c <prvCheckTasksWaitingTermination+0x54>)
 8008b0e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008b10:	4b0b      	ldr	r3, [pc, #44]	; (8008b40 <prvCheckTasksWaitingTermination+0x58>)
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	3b01      	subs	r3, #1
 8008b16:	4a0a      	ldr	r2, [pc, #40]	; (8008b40 <prvCheckTasksWaitingTermination+0x58>)
 8008b18:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008b1a:	f000 fa43 	bl	8008fa4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008b1e:	6878      	ldr	r0, [r7, #4]
 8008b20:	f000 f810 	bl	8008b44 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008b24:	4b06      	ldr	r3, [pc, #24]	; (8008b40 <prvCheckTasksWaitingTermination+0x58>)
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d1e1      	bne.n	8008af0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008b2c:	bf00      	nop
 8008b2e:	bf00      	nop
 8008b30:	3708      	adds	r7, #8
 8008b32:	46bd      	mov	sp, r7
 8008b34:	bd80      	pop	{r7, pc}
 8008b36:	bf00      	nop
 8008b38:	200028b8 	.word	0x200028b8
 8008b3c:	200028e4 	.word	0x200028e4
 8008b40:	200028cc 	.word	0x200028cc

08008b44 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008b44:	b580      	push	{r7, lr}
 8008b46:	b084      	sub	sp, #16
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d108      	bne.n	8008b68 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	f000 fba0 	bl	80092a0 <vPortFree>
				vPortFree( pxTCB );
 8008b60:	6878      	ldr	r0, [r7, #4]
 8008b62:	f000 fb9d 	bl	80092a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008b66:	e018      	b.n	8008b9a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008b6e:	2b01      	cmp	r3, #1
 8008b70:	d103      	bne.n	8008b7a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8008b72:	6878      	ldr	r0, [r7, #4]
 8008b74:	f000 fb94 	bl	80092a0 <vPortFree>
	}
 8008b78:	e00f      	b.n	8008b9a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008b80:	2b02      	cmp	r3, #2
 8008b82:	d00a      	beq.n	8008b9a <prvDeleteTCB+0x56>
	__asm volatile
 8008b84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b88:	f383 8811 	msr	BASEPRI, r3
 8008b8c:	f3bf 8f6f 	isb	sy
 8008b90:	f3bf 8f4f 	dsb	sy
 8008b94:	60fb      	str	r3, [r7, #12]
}
 8008b96:	bf00      	nop
 8008b98:	e7fe      	b.n	8008b98 <prvDeleteTCB+0x54>
	}
 8008b9a:	bf00      	nop
 8008b9c:	3710      	adds	r7, #16
 8008b9e:	46bd      	mov	sp, r7
 8008ba0:	bd80      	pop	{r7, pc}
	...

08008ba4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008ba4:	b480      	push	{r7}
 8008ba6:	b083      	sub	sp, #12
 8008ba8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008baa:	4b0c      	ldr	r3, [pc, #48]	; (8008bdc <prvResetNextTaskUnblockTime+0x38>)
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d104      	bne.n	8008bbe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008bb4:	4b0a      	ldr	r3, [pc, #40]	; (8008be0 <prvResetNextTaskUnblockTime+0x3c>)
 8008bb6:	f04f 32ff 	mov.w	r2, #4294967295
 8008bba:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008bbc:	e008      	b.n	8008bd0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008bbe:	4b07      	ldr	r3, [pc, #28]	; (8008bdc <prvResetNextTaskUnblockTime+0x38>)
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	68db      	ldr	r3, [r3, #12]
 8008bc4:	68db      	ldr	r3, [r3, #12]
 8008bc6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	685b      	ldr	r3, [r3, #4]
 8008bcc:	4a04      	ldr	r2, [pc, #16]	; (8008be0 <prvResetNextTaskUnblockTime+0x3c>)
 8008bce:	6013      	str	r3, [r2, #0]
}
 8008bd0:	bf00      	nop
 8008bd2:	370c      	adds	r7, #12
 8008bd4:	46bd      	mov	sp, r7
 8008bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bda:	4770      	bx	lr
 8008bdc:	2000289c 	.word	0x2000289c
 8008be0:	20002904 	.word	0x20002904

08008be4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008be4:	b480      	push	{r7}
 8008be6:	b083      	sub	sp, #12
 8008be8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008bea:	4b0b      	ldr	r3, [pc, #44]	; (8008c18 <xTaskGetSchedulerState+0x34>)
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d102      	bne.n	8008bf8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008bf2:	2301      	movs	r3, #1
 8008bf4:	607b      	str	r3, [r7, #4]
 8008bf6:	e008      	b.n	8008c0a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008bf8:	4b08      	ldr	r3, [pc, #32]	; (8008c1c <xTaskGetSchedulerState+0x38>)
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d102      	bne.n	8008c06 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008c00:	2302      	movs	r3, #2
 8008c02:	607b      	str	r3, [r7, #4]
 8008c04:	e001      	b.n	8008c0a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008c06:	2300      	movs	r3, #0
 8008c08:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008c0a:	687b      	ldr	r3, [r7, #4]
	}
 8008c0c:	4618      	mov	r0, r3
 8008c0e:	370c      	adds	r7, #12
 8008c10:	46bd      	mov	sp, r7
 8008c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c16:	4770      	bx	lr
 8008c18:	200028f0 	.word	0x200028f0
 8008c1c:	2000290c 	.word	0x2000290c

08008c20 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008c20:	b580      	push	{r7, lr}
 8008c22:	b084      	sub	sp, #16
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
 8008c28:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008c2a:	4b29      	ldr	r3, [pc, #164]	; (8008cd0 <prvAddCurrentTaskToDelayedList+0xb0>)
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008c30:	4b28      	ldr	r3, [pc, #160]	; (8008cd4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	3304      	adds	r3, #4
 8008c36:	4618      	mov	r0, r3
 8008c38:	f7ff faee 	bl	8008218 <uxListRemove>
 8008c3c:	4603      	mov	r3, r0
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d10b      	bne.n	8008c5a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8008c42:	4b24      	ldr	r3, [pc, #144]	; (8008cd4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c48:	2201      	movs	r2, #1
 8008c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8008c4e:	43da      	mvns	r2, r3
 8008c50:	4b21      	ldr	r3, [pc, #132]	; (8008cd8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	4013      	ands	r3, r2
 8008c56:	4a20      	ldr	r2, [pc, #128]	; (8008cd8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008c58:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c60:	d10a      	bne.n	8008c78 <prvAddCurrentTaskToDelayedList+0x58>
 8008c62:	683b      	ldr	r3, [r7, #0]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d007      	beq.n	8008c78 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008c68:	4b1a      	ldr	r3, [pc, #104]	; (8008cd4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	3304      	adds	r3, #4
 8008c6e:	4619      	mov	r1, r3
 8008c70:	481a      	ldr	r0, [pc, #104]	; (8008cdc <prvAddCurrentTaskToDelayedList+0xbc>)
 8008c72:	f7ff fa74 	bl	800815e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008c76:	e026      	b.n	8008cc6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008c78:	68fa      	ldr	r2, [r7, #12]
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	4413      	add	r3, r2
 8008c7e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008c80:	4b14      	ldr	r3, [pc, #80]	; (8008cd4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	68ba      	ldr	r2, [r7, #8]
 8008c86:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008c88:	68ba      	ldr	r2, [r7, #8]
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	429a      	cmp	r2, r3
 8008c8e:	d209      	bcs.n	8008ca4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008c90:	4b13      	ldr	r3, [pc, #76]	; (8008ce0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8008c92:	681a      	ldr	r2, [r3, #0]
 8008c94:	4b0f      	ldr	r3, [pc, #60]	; (8008cd4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	3304      	adds	r3, #4
 8008c9a:	4619      	mov	r1, r3
 8008c9c:	4610      	mov	r0, r2
 8008c9e:	f7ff fa82 	bl	80081a6 <vListInsert>
}
 8008ca2:	e010      	b.n	8008cc6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008ca4:	4b0f      	ldr	r3, [pc, #60]	; (8008ce4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8008ca6:	681a      	ldr	r2, [r3, #0]
 8008ca8:	4b0a      	ldr	r3, [pc, #40]	; (8008cd4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	3304      	adds	r3, #4
 8008cae:	4619      	mov	r1, r3
 8008cb0:	4610      	mov	r0, r2
 8008cb2:	f7ff fa78 	bl	80081a6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008cb6:	4b0c      	ldr	r3, [pc, #48]	; (8008ce8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	68ba      	ldr	r2, [r7, #8]
 8008cbc:	429a      	cmp	r2, r3
 8008cbe:	d202      	bcs.n	8008cc6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008cc0:	4a09      	ldr	r2, [pc, #36]	; (8008ce8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008cc2:	68bb      	ldr	r3, [r7, #8]
 8008cc4:	6013      	str	r3, [r2, #0]
}
 8008cc6:	bf00      	nop
 8008cc8:	3710      	adds	r7, #16
 8008cca:	46bd      	mov	sp, r7
 8008ccc:	bd80      	pop	{r7, pc}
 8008cce:	bf00      	nop
 8008cd0:	200028e8 	.word	0x200028e8
 8008cd4:	200027e4 	.word	0x200027e4
 8008cd8:	200028ec 	.word	0x200028ec
 8008cdc:	200028d0 	.word	0x200028d0
 8008ce0:	200028a0 	.word	0x200028a0
 8008ce4:	2000289c 	.word	0x2000289c
 8008ce8:	20002904 	.word	0x20002904

08008cec <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008cec:	b480      	push	{r7}
 8008cee:	b085      	sub	sp, #20
 8008cf0:	af00      	add	r7, sp, #0
 8008cf2:	60f8      	str	r0, [r7, #12]
 8008cf4:	60b9      	str	r1, [r7, #8]
 8008cf6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	3b04      	subs	r3, #4
 8008cfc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008d04:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	3b04      	subs	r3, #4
 8008d0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	f023 0201 	bic.w	r2, r3, #1
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	3b04      	subs	r3, #4
 8008d1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008d1c:	4a0c      	ldr	r2, [pc, #48]	; (8008d50 <pxPortInitialiseStack+0x64>)
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	3b14      	subs	r3, #20
 8008d26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008d28:	687a      	ldr	r2, [r7, #4]
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	3b04      	subs	r3, #4
 8008d32:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	f06f 0202 	mvn.w	r2, #2
 8008d3a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	3b20      	subs	r3, #32
 8008d40:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008d42:	68fb      	ldr	r3, [r7, #12]
}
 8008d44:	4618      	mov	r0, r3
 8008d46:	3714      	adds	r7, #20
 8008d48:	46bd      	mov	sp, r7
 8008d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d4e:	4770      	bx	lr
 8008d50:	08008d55 	.word	0x08008d55

08008d54 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008d54:	b480      	push	{r7}
 8008d56:	b085      	sub	sp, #20
 8008d58:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008d5e:	4b12      	ldr	r3, [pc, #72]	; (8008da8 <prvTaskExitError+0x54>)
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d66:	d00a      	beq.n	8008d7e <prvTaskExitError+0x2a>
	__asm volatile
 8008d68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d6c:	f383 8811 	msr	BASEPRI, r3
 8008d70:	f3bf 8f6f 	isb	sy
 8008d74:	f3bf 8f4f 	dsb	sy
 8008d78:	60fb      	str	r3, [r7, #12]
}
 8008d7a:	bf00      	nop
 8008d7c:	e7fe      	b.n	8008d7c <prvTaskExitError+0x28>
	__asm volatile
 8008d7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d82:	f383 8811 	msr	BASEPRI, r3
 8008d86:	f3bf 8f6f 	isb	sy
 8008d8a:	f3bf 8f4f 	dsb	sy
 8008d8e:	60bb      	str	r3, [r7, #8]
}
 8008d90:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008d92:	bf00      	nop
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d0fc      	beq.n	8008d94 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008d9a:	bf00      	nop
 8008d9c:	bf00      	nop
 8008d9e:	3714      	adds	r7, #20
 8008da0:	46bd      	mov	sp, r7
 8008da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da6:	4770      	bx	lr
 8008da8:	20000030 	.word	0x20000030
 8008dac:	00000000 	.word	0x00000000

08008db0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008db0:	4b07      	ldr	r3, [pc, #28]	; (8008dd0 <pxCurrentTCBConst2>)
 8008db2:	6819      	ldr	r1, [r3, #0]
 8008db4:	6808      	ldr	r0, [r1, #0]
 8008db6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dba:	f380 8809 	msr	PSP, r0
 8008dbe:	f3bf 8f6f 	isb	sy
 8008dc2:	f04f 0000 	mov.w	r0, #0
 8008dc6:	f380 8811 	msr	BASEPRI, r0
 8008dca:	4770      	bx	lr
 8008dcc:	f3af 8000 	nop.w

08008dd0 <pxCurrentTCBConst2>:
 8008dd0:	200027e4 	.word	0x200027e4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008dd4:	bf00      	nop
 8008dd6:	bf00      	nop

08008dd8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008dd8:	4808      	ldr	r0, [pc, #32]	; (8008dfc <prvPortStartFirstTask+0x24>)
 8008dda:	6800      	ldr	r0, [r0, #0]
 8008ddc:	6800      	ldr	r0, [r0, #0]
 8008dde:	f380 8808 	msr	MSP, r0
 8008de2:	f04f 0000 	mov.w	r0, #0
 8008de6:	f380 8814 	msr	CONTROL, r0
 8008dea:	b662      	cpsie	i
 8008dec:	b661      	cpsie	f
 8008dee:	f3bf 8f4f 	dsb	sy
 8008df2:	f3bf 8f6f 	isb	sy
 8008df6:	df00      	svc	0
 8008df8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008dfa:	bf00      	nop
 8008dfc:	e000ed08 	.word	0xe000ed08

08008e00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008e00:	b580      	push	{r7, lr}
 8008e02:	b086      	sub	sp, #24
 8008e04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008e06:	4b46      	ldr	r3, [pc, #280]	; (8008f20 <xPortStartScheduler+0x120>)
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	4a46      	ldr	r2, [pc, #280]	; (8008f24 <xPortStartScheduler+0x124>)
 8008e0c:	4293      	cmp	r3, r2
 8008e0e:	d10a      	bne.n	8008e26 <xPortStartScheduler+0x26>
	__asm volatile
 8008e10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e14:	f383 8811 	msr	BASEPRI, r3
 8008e18:	f3bf 8f6f 	isb	sy
 8008e1c:	f3bf 8f4f 	dsb	sy
 8008e20:	613b      	str	r3, [r7, #16]
}
 8008e22:	bf00      	nop
 8008e24:	e7fe      	b.n	8008e24 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008e26:	4b3e      	ldr	r3, [pc, #248]	; (8008f20 <xPortStartScheduler+0x120>)
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	4a3f      	ldr	r2, [pc, #252]	; (8008f28 <xPortStartScheduler+0x128>)
 8008e2c:	4293      	cmp	r3, r2
 8008e2e:	d10a      	bne.n	8008e46 <xPortStartScheduler+0x46>
	__asm volatile
 8008e30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e34:	f383 8811 	msr	BASEPRI, r3
 8008e38:	f3bf 8f6f 	isb	sy
 8008e3c:	f3bf 8f4f 	dsb	sy
 8008e40:	60fb      	str	r3, [r7, #12]
}
 8008e42:	bf00      	nop
 8008e44:	e7fe      	b.n	8008e44 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008e46:	4b39      	ldr	r3, [pc, #228]	; (8008f2c <xPortStartScheduler+0x12c>)
 8008e48:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008e4a:	697b      	ldr	r3, [r7, #20]
 8008e4c:	781b      	ldrb	r3, [r3, #0]
 8008e4e:	b2db      	uxtb	r3, r3
 8008e50:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008e52:	697b      	ldr	r3, [r7, #20]
 8008e54:	22ff      	movs	r2, #255	; 0xff
 8008e56:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008e58:	697b      	ldr	r3, [r7, #20]
 8008e5a:	781b      	ldrb	r3, [r3, #0]
 8008e5c:	b2db      	uxtb	r3, r3
 8008e5e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008e60:	78fb      	ldrb	r3, [r7, #3]
 8008e62:	b2db      	uxtb	r3, r3
 8008e64:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008e68:	b2da      	uxtb	r2, r3
 8008e6a:	4b31      	ldr	r3, [pc, #196]	; (8008f30 <xPortStartScheduler+0x130>)
 8008e6c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008e6e:	4b31      	ldr	r3, [pc, #196]	; (8008f34 <xPortStartScheduler+0x134>)
 8008e70:	2207      	movs	r2, #7
 8008e72:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008e74:	e009      	b.n	8008e8a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008e76:	4b2f      	ldr	r3, [pc, #188]	; (8008f34 <xPortStartScheduler+0x134>)
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	3b01      	subs	r3, #1
 8008e7c:	4a2d      	ldr	r2, [pc, #180]	; (8008f34 <xPortStartScheduler+0x134>)
 8008e7e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008e80:	78fb      	ldrb	r3, [r7, #3]
 8008e82:	b2db      	uxtb	r3, r3
 8008e84:	005b      	lsls	r3, r3, #1
 8008e86:	b2db      	uxtb	r3, r3
 8008e88:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008e8a:	78fb      	ldrb	r3, [r7, #3]
 8008e8c:	b2db      	uxtb	r3, r3
 8008e8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e92:	2b80      	cmp	r3, #128	; 0x80
 8008e94:	d0ef      	beq.n	8008e76 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008e96:	4b27      	ldr	r3, [pc, #156]	; (8008f34 <xPortStartScheduler+0x134>)
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	f1c3 0307 	rsb	r3, r3, #7
 8008e9e:	2b04      	cmp	r3, #4
 8008ea0:	d00a      	beq.n	8008eb8 <xPortStartScheduler+0xb8>
	__asm volatile
 8008ea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ea6:	f383 8811 	msr	BASEPRI, r3
 8008eaa:	f3bf 8f6f 	isb	sy
 8008eae:	f3bf 8f4f 	dsb	sy
 8008eb2:	60bb      	str	r3, [r7, #8]
}
 8008eb4:	bf00      	nop
 8008eb6:	e7fe      	b.n	8008eb6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008eb8:	4b1e      	ldr	r3, [pc, #120]	; (8008f34 <xPortStartScheduler+0x134>)
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	021b      	lsls	r3, r3, #8
 8008ebe:	4a1d      	ldr	r2, [pc, #116]	; (8008f34 <xPortStartScheduler+0x134>)
 8008ec0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008ec2:	4b1c      	ldr	r3, [pc, #112]	; (8008f34 <xPortStartScheduler+0x134>)
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008eca:	4a1a      	ldr	r2, [pc, #104]	; (8008f34 <xPortStartScheduler+0x134>)
 8008ecc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	b2da      	uxtb	r2, r3
 8008ed2:	697b      	ldr	r3, [r7, #20]
 8008ed4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008ed6:	4b18      	ldr	r3, [pc, #96]	; (8008f38 <xPortStartScheduler+0x138>)
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	4a17      	ldr	r2, [pc, #92]	; (8008f38 <xPortStartScheduler+0x138>)
 8008edc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008ee0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008ee2:	4b15      	ldr	r3, [pc, #84]	; (8008f38 <xPortStartScheduler+0x138>)
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	4a14      	ldr	r2, [pc, #80]	; (8008f38 <xPortStartScheduler+0x138>)
 8008ee8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008eec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008eee:	f000 f8dd 	bl	80090ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008ef2:	4b12      	ldr	r3, [pc, #72]	; (8008f3c <xPortStartScheduler+0x13c>)
 8008ef4:	2200      	movs	r2, #0
 8008ef6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008ef8:	f000 f8fc 	bl	80090f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008efc:	4b10      	ldr	r3, [pc, #64]	; (8008f40 <xPortStartScheduler+0x140>)
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	4a0f      	ldr	r2, [pc, #60]	; (8008f40 <xPortStartScheduler+0x140>)
 8008f02:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008f06:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008f08:	f7ff ff66 	bl	8008dd8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008f0c:	f7ff fd38 	bl	8008980 <vTaskSwitchContext>
	prvTaskExitError();
 8008f10:	f7ff ff20 	bl	8008d54 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008f14:	2300      	movs	r3, #0
}
 8008f16:	4618      	mov	r0, r3
 8008f18:	3718      	adds	r7, #24
 8008f1a:	46bd      	mov	sp, r7
 8008f1c:	bd80      	pop	{r7, pc}
 8008f1e:	bf00      	nop
 8008f20:	e000ed00 	.word	0xe000ed00
 8008f24:	410fc271 	.word	0x410fc271
 8008f28:	410fc270 	.word	0x410fc270
 8008f2c:	e000e400 	.word	0xe000e400
 8008f30:	20002910 	.word	0x20002910
 8008f34:	20002914 	.word	0x20002914
 8008f38:	e000ed20 	.word	0xe000ed20
 8008f3c:	20000030 	.word	0x20000030
 8008f40:	e000ef34 	.word	0xe000ef34

08008f44 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008f44:	b480      	push	{r7}
 8008f46:	b083      	sub	sp, #12
 8008f48:	af00      	add	r7, sp, #0
	__asm volatile
 8008f4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f4e:	f383 8811 	msr	BASEPRI, r3
 8008f52:	f3bf 8f6f 	isb	sy
 8008f56:	f3bf 8f4f 	dsb	sy
 8008f5a:	607b      	str	r3, [r7, #4]
}
 8008f5c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008f5e:	4b0f      	ldr	r3, [pc, #60]	; (8008f9c <vPortEnterCritical+0x58>)
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	3301      	adds	r3, #1
 8008f64:	4a0d      	ldr	r2, [pc, #52]	; (8008f9c <vPortEnterCritical+0x58>)
 8008f66:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008f68:	4b0c      	ldr	r3, [pc, #48]	; (8008f9c <vPortEnterCritical+0x58>)
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	2b01      	cmp	r3, #1
 8008f6e:	d10f      	bne.n	8008f90 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008f70:	4b0b      	ldr	r3, [pc, #44]	; (8008fa0 <vPortEnterCritical+0x5c>)
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	b2db      	uxtb	r3, r3
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d00a      	beq.n	8008f90 <vPortEnterCritical+0x4c>
	__asm volatile
 8008f7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f7e:	f383 8811 	msr	BASEPRI, r3
 8008f82:	f3bf 8f6f 	isb	sy
 8008f86:	f3bf 8f4f 	dsb	sy
 8008f8a:	603b      	str	r3, [r7, #0]
}
 8008f8c:	bf00      	nop
 8008f8e:	e7fe      	b.n	8008f8e <vPortEnterCritical+0x4a>
	}
}
 8008f90:	bf00      	nop
 8008f92:	370c      	adds	r7, #12
 8008f94:	46bd      	mov	sp, r7
 8008f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9a:	4770      	bx	lr
 8008f9c:	20000030 	.word	0x20000030
 8008fa0:	e000ed04 	.word	0xe000ed04

08008fa4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008fa4:	b480      	push	{r7}
 8008fa6:	b083      	sub	sp, #12
 8008fa8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008faa:	4b12      	ldr	r3, [pc, #72]	; (8008ff4 <vPortExitCritical+0x50>)
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d10a      	bne.n	8008fc8 <vPortExitCritical+0x24>
	__asm volatile
 8008fb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fb6:	f383 8811 	msr	BASEPRI, r3
 8008fba:	f3bf 8f6f 	isb	sy
 8008fbe:	f3bf 8f4f 	dsb	sy
 8008fc2:	607b      	str	r3, [r7, #4]
}
 8008fc4:	bf00      	nop
 8008fc6:	e7fe      	b.n	8008fc6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008fc8:	4b0a      	ldr	r3, [pc, #40]	; (8008ff4 <vPortExitCritical+0x50>)
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	3b01      	subs	r3, #1
 8008fce:	4a09      	ldr	r2, [pc, #36]	; (8008ff4 <vPortExitCritical+0x50>)
 8008fd0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008fd2:	4b08      	ldr	r3, [pc, #32]	; (8008ff4 <vPortExitCritical+0x50>)
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d105      	bne.n	8008fe6 <vPortExitCritical+0x42>
 8008fda:	2300      	movs	r3, #0
 8008fdc:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008fde:	683b      	ldr	r3, [r7, #0]
 8008fe0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008fe4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008fe6:	bf00      	nop
 8008fe8:	370c      	adds	r7, #12
 8008fea:	46bd      	mov	sp, r7
 8008fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff0:	4770      	bx	lr
 8008ff2:	bf00      	nop
 8008ff4:	20000030 	.word	0x20000030
	...

08009000 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009000:	f3ef 8009 	mrs	r0, PSP
 8009004:	f3bf 8f6f 	isb	sy
 8009008:	4b15      	ldr	r3, [pc, #84]	; (8009060 <pxCurrentTCBConst>)
 800900a:	681a      	ldr	r2, [r3, #0]
 800900c:	f01e 0f10 	tst.w	lr, #16
 8009010:	bf08      	it	eq
 8009012:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009016:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800901a:	6010      	str	r0, [r2, #0]
 800901c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009020:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009024:	f380 8811 	msr	BASEPRI, r0
 8009028:	f3bf 8f4f 	dsb	sy
 800902c:	f3bf 8f6f 	isb	sy
 8009030:	f7ff fca6 	bl	8008980 <vTaskSwitchContext>
 8009034:	f04f 0000 	mov.w	r0, #0
 8009038:	f380 8811 	msr	BASEPRI, r0
 800903c:	bc09      	pop	{r0, r3}
 800903e:	6819      	ldr	r1, [r3, #0]
 8009040:	6808      	ldr	r0, [r1, #0]
 8009042:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009046:	f01e 0f10 	tst.w	lr, #16
 800904a:	bf08      	it	eq
 800904c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009050:	f380 8809 	msr	PSP, r0
 8009054:	f3bf 8f6f 	isb	sy
 8009058:	4770      	bx	lr
 800905a:	bf00      	nop
 800905c:	f3af 8000 	nop.w

08009060 <pxCurrentTCBConst>:
 8009060:	200027e4 	.word	0x200027e4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009064:	bf00      	nop
 8009066:	bf00      	nop

08009068 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009068:	b580      	push	{r7, lr}
 800906a:	b082      	sub	sp, #8
 800906c:	af00      	add	r7, sp, #0
	__asm volatile
 800906e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009072:	f383 8811 	msr	BASEPRI, r3
 8009076:	f3bf 8f6f 	isb	sy
 800907a:	f3bf 8f4f 	dsb	sy
 800907e:	607b      	str	r3, [r7, #4]
}
 8009080:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009082:	f7ff fbc5 	bl	8008810 <xTaskIncrementTick>
 8009086:	4603      	mov	r3, r0
 8009088:	2b00      	cmp	r3, #0
 800908a:	d003      	beq.n	8009094 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800908c:	4b06      	ldr	r3, [pc, #24]	; (80090a8 <xPortSysTickHandler+0x40>)
 800908e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009092:	601a      	str	r2, [r3, #0]
 8009094:	2300      	movs	r3, #0
 8009096:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009098:	683b      	ldr	r3, [r7, #0]
 800909a:	f383 8811 	msr	BASEPRI, r3
}
 800909e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80090a0:	bf00      	nop
 80090a2:	3708      	adds	r7, #8
 80090a4:	46bd      	mov	sp, r7
 80090a6:	bd80      	pop	{r7, pc}
 80090a8:	e000ed04 	.word	0xe000ed04

080090ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80090ac:	b480      	push	{r7}
 80090ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80090b0:	4b0b      	ldr	r3, [pc, #44]	; (80090e0 <vPortSetupTimerInterrupt+0x34>)
 80090b2:	2200      	movs	r2, #0
 80090b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80090b6:	4b0b      	ldr	r3, [pc, #44]	; (80090e4 <vPortSetupTimerInterrupt+0x38>)
 80090b8:	2200      	movs	r2, #0
 80090ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80090bc:	4b0a      	ldr	r3, [pc, #40]	; (80090e8 <vPortSetupTimerInterrupt+0x3c>)
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	4a0a      	ldr	r2, [pc, #40]	; (80090ec <vPortSetupTimerInterrupt+0x40>)
 80090c2:	fba2 2303 	umull	r2, r3, r2, r3
 80090c6:	099b      	lsrs	r3, r3, #6
 80090c8:	4a09      	ldr	r2, [pc, #36]	; (80090f0 <vPortSetupTimerInterrupt+0x44>)
 80090ca:	3b01      	subs	r3, #1
 80090cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80090ce:	4b04      	ldr	r3, [pc, #16]	; (80090e0 <vPortSetupTimerInterrupt+0x34>)
 80090d0:	2207      	movs	r2, #7
 80090d2:	601a      	str	r2, [r3, #0]
}
 80090d4:	bf00      	nop
 80090d6:	46bd      	mov	sp, r7
 80090d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090dc:	4770      	bx	lr
 80090de:	bf00      	nop
 80090e0:	e000e010 	.word	0xe000e010
 80090e4:	e000e018 	.word	0xe000e018
 80090e8:	20000024 	.word	0x20000024
 80090ec:	10624dd3 	.word	0x10624dd3
 80090f0:	e000e014 	.word	0xe000e014

080090f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80090f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009104 <vPortEnableVFP+0x10>
 80090f8:	6801      	ldr	r1, [r0, #0]
 80090fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80090fe:	6001      	str	r1, [r0, #0]
 8009100:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009102:	bf00      	nop
 8009104:	e000ed88 	.word	0xe000ed88

08009108 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009108:	b580      	push	{r7, lr}
 800910a:	b08a      	sub	sp, #40	; 0x28
 800910c:	af00      	add	r7, sp, #0
 800910e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009110:	2300      	movs	r3, #0
 8009112:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009114:	f7ff fad2 	bl	80086bc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009118:	4b5b      	ldr	r3, [pc, #364]	; (8009288 <pvPortMalloc+0x180>)
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	2b00      	cmp	r3, #0
 800911e:	d101      	bne.n	8009124 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009120:	f000 f920 	bl	8009364 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009124:	4b59      	ldr	r3, [pc, #356]	; (800928c <pvPortMalloc+0x184>)
 8009126:	681a      	ldr	r2, [r3, #0]
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	4013      	ands	r3, r2
 800912c:	2b00      	cmp	r3, #0
 800912e:	f040 8093 	bne.w	8009258 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	2b00      	cmp	r3, #0
 8009136:	d01d      	beq.n	8009174 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8009138:	2208      	movs	r2, #8
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	4413      	add	r3, r2
 800913e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	f003 0307 	and.w	r3, r3, #7
 8009146:	2b00      	cmp	r3, #0
 8009148:	d014      	beq.n	8009174 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	f023 0307 	bic.w	r3, r3, #7
 8009150:	3308      	adds	r3, #8
 8009152:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	f003 0307 	and.w	r3, r3, #7
 800915a:	2b00      	cmp	r3, #0
 800915c:	d00a      	beq.n	8009174 <pvPortMalloc+0x6c>
	__asm volatile
 800915e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009162:	f383 8811 	msr	BASEPRI, r3
 8009166:	f3bf 8f6f 	isb	sy
 800916a:	f3bf 8f4f 	dsb	sy
 800916e:	617b      	str	r3, [r7, #20]
}
 8009170:	bf00      	nop
 8009172:	e7fe      	b.n	8009172 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	2b00      	cmp	r3, #0
 8009178:	d06e      	beq.n	8009258 <pvPortMalloc+0x150>
 800917a:	4b45      	ldr	r3, [pc, #276]	; (8009290 <pvPortMalloc+0x188>)
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	687a      	ldr	r2, [r7, #4]
 8009180:	429a      	cmp	r2, r3
 8009182:	d869      	bhi.n	8009258 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009184:	4b43      	ldr	r3, [pc, #268]	; (8009294 <pvPortMalloc+0x18c>)
 8009186:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009188:	4b42      	ldr	r3, [pc, #264]	; (8009294 <pvPortMalloc+0x18c>)
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800918e:	e004      	b.n	800919a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8009190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009192:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800919a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800919c:	685b      	ldr	r3, [r3, #4]
 800919e:	687a      	ldr	r2, [r7, #4]
 80091a0:	429a      	cmp	r2, r3
 80091a2:	d903      	bls.n	80091ac <pvPortMalloc+0xa4>
 80091a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d1f1      	bne.n	8009190 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80091ac:	4b36      	ldr	r3, [pc, #216]	; (8009288 <pvPortMalloc+0x180>)
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80091b2:	429a      	cmp	r2, r3
 80091b4:	d050      	beq.n	8009258 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80091b6:	6a3b      	ldr	r3, [r7, #32]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	2208      	movs	r2, #8
 80091bc:	4413      	add	r3, r2
 80091be:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80091c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091c2:	681a      	ldr	r2, [r3, #0]
 80091c4:	6a3b      	ldr	r3, [r7, #32]
 80091c6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80091c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091ca:	685a      	ldr	r2, [r3, #4]
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	1ad2      	subs	r2, r2, r3
 80091d0:	2308      	movs	r3, #8
 80091d2:	005b      	lsls	r3, r3, #1
 80091d4:	429a      	cmp	r2, r3
 80091d6:	d91f      	bls.n	8009218 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80091d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	4413      	add	r3, r2
 80091de:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80091e0:	69bb      	ldr	r3, [r7, #24]
 80091e2:	f003 0307 	and.w	r3, r3, #7
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d00a      	beq.n	8009200 <pvPortMalloc+0xf8>
	__asm volatile
 80091ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091ee:	f383 8811 	msr	BASEPRI, r3
 80091f2:	f3bf 8f6f 	isb	sy
 80091f6:	f3bf 8f4f 	dsb	sy
 80091fa:	613b      	str	r3, [r7, #16]
}
 80091fc:	bf00      	nop
 80091fe:	e7fe      	b.n	80091fe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009202:	685a      	ldr	r2, [r3, #4]
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	1ad2      	subs	r2, r2, r3
 8009208:	69bb      	ldr	r3, [r7, #24]
 800920a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800920c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800920e:	687a      	ldr	r2, [r7, #4]
 8009210:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009212:	69b8      	ldr	r0, [r7, #24]
 8009214:	f000 f908 	bl	8009428 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009218:	4b1d      	ldr	r3, [pc, #116]	; (8009290 <pvPortMalloc+0x188>)
 800921a:	681a      	ldr	r2, [r3, #0]
 800921c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800921e:	685b      	ldr	r3, [r3, #4]
 8009220:	1ad3      	subs	r3, r2, r3
 8009222:	4a1b      	ldr	r2, [pc, #108]	; (8009290 <pvPortMalloc+0x188>)
 8009224:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009226:	4b1a      	ldr	r3, [pc, #104]	; (8009290 <pvPortMalloc+0x188>)
 8009228:	681a      	ldr	r2, [r3, #0]
 800922a:	4b1b      	ldr	r3, [pc, #108]	; (8009298 <pvPortMalloc+0x190>)
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	429a      	cmp	r2, r3
 8009230:	d203      	bcs.n	800923a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009232:	4b17      	ldr	r3, [pc, #92]	; (8009290 <pvPortMalloc+0x188>)
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	4a18      	ldr	r2, [pc, #96]	; (8009298 <pvPortMalloc+0x190>)
 8009238:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800923a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800923c:	685a      	ldr	r2, [r3, #4]
 800923e:	4b13      	ldr	r3, [pc, #76]	; (800928c <pvPortMalloc+0x184>)
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	431a      	orrs	r2, r3
 8009244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009246:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800924a:	2200      	movs	r2, #0
 800924c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800924e:	4b13      	ldr	r3, [pc, #76]	; (800929c <pvPortMalloc+0x194>)
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	3301      	adds	r3, #1
 8009254:	4a11      	ldr	r2, [pc, #68]	; (800929c <pvPortMalloc+0x194>)
 8009256:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009258:	f7ff fa3e 	bl	80086d8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800925c:	69fb      	ldr	r3, [r7, #28]
 800925e:	f003 0307 	and.w	r3, r3, #7
 8009262:	2b00      	cmp	r3, #0
 8009264:	d00a      	beq.n	800927c <pvPortMalloc+0x174>
	__asm volatile
 8009266:	f04f 0350 	mov.w	r3, #80	; 0x50
 800926a:	f383 8811 	msr	BASEPRI, r3
 800926e:	f3bf 8f6f 	isb	sy
 8009272:	f3bf 8f4f 	dsb	sy
 8009276:	60fb      	str	r3, [r7, #12]
}
 8009278:	bf00      	nop
 800927a:	e7fe      	b.n	800927a <pvPortMalloc+0x172>
	return pvReturn;
 800927c:	69fb      	ldr	r3, [r7, #28]
}
 800927e:	4618      	mov	r0, r3
 8009280:	3728      	adds	r7, #40	; 0x28
 8009282:	46bd      	mov	sp, r7
 8009284:	bd80      	pop	{r7, pc}
 8009286:	bf00      	nop
 8009288:	20003ca8 	.word	0x20003ca8
 800928c:	20003cbc 	.word	0x20003cbc
 8009290:	20003cac 	.word	0x20003cac
 8009294:	20003ca0 	.word	0x20003ca0
 8009298:	20003cb0 	.word	0x20003cb0
 800929c:	20003cb4 	.word	0x20003cb4

080092a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80092a0:	b580      	push	{r7, lr}
 80092a2:	b086      	sub	sp, #24
 80092a4:	af00      	add	r7, sp, #0
 80092a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d04d      	beq.n	800934e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80092b2:	2308      	movs	r3, #8
 80092b4:	425b      	negs	r3, r3
 80092b6:	697a      	ldr	r2, [r7, #20]
 80092b8:	4413      	add	r3, r2
 80092ba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80092bc:	697b      	ldr	r3, [r7, #20]
 80092be:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80092c0:	693b      	ldr	r3, [r7, #16]
 80092c2:	685a      	ldr	r2, [r3, #4]
 80092c4:	4b24      	ldr	r3, [pc, #144]	; (8009358 <vPortFree+0xb8>)
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	4013      	ands	r3, r2
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d10a      	bne.n	80092e4 <vPortFree+0x44>
	__asm volatile
 80092ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092d2:	f383 8811 	msr	BASEPRI, r3
 80092d6:	f3bf 8f6f 	isb	sy
 80092da:	f3bf 8f4f 	dsb	sy
 80092de:	60fb      	str	r3, [r7, #12]
}
 80092e0:	bf00      	nop
 80092e2:	e7fe      	b.n	80092e2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80092e4:	693b      	ldr	r3, [r7, #16]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d00a      	beq.n	8009302 <vPortFree+0x62>
	__asm volatile
 80092ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092f0:	f383 8811 	msr	BASEPRI, r3
 80092f4:	f3bf 8f6f 	isb	sy
 80092f8:	f3bf 8f4f 	dsb	sy
 80092fc:	60bb      	str	r3, [r7, #8]
}
 80092fe:	bf00      	nop
 8009300:	e7fe      	b.n	8009300 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009302:	693b      	ldr	r3, [r7, #16]
 8009304:	685a      	ldr	r2, [r3, #4]
 8009306:	4b14      	ldr	r3, [pc, #80]	; (8009358 <vPortFree+0xb8>)
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	4013      	ands	r3, r2
 800930c:	2b00      	cmp	r3, #0
 800930e:	d01e      	beq.n	800934e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009310:	693b      	ldr	r3, [r7, #16]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	2b00      	cmp	r3, #0
 8009316:	d11a      	bne.n	800934e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009318:	693b      	ldr	r3, [r7, #16]
 800931a:	685a      	ldr	r2, [r3, #4]
 800931c:	4b0e      	ldr	r3, [pc, #56]	; (8009358 <vPortFree+0xb8>)
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	43db      	mvns	r3, r3
 8009322:	401a      	ands	r2, r3
 8009324:	693b      	ldr	r3, [r7, #16]
 8009326:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009328:	f7ff f9c8 	bl	80086bc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800932c:	693b      	ldr	r3, [r7, #16]
 800932e:	685a      	ldr	r2, [r3, #4]
 8009330:	4b0a      	ldr	r3, [pc, #40]	; (800935c <vPortFree+0xbc>)
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	4413      	add	r3, r2
 8009336:	4a09      	ldr	r2, [pc, #36]	; (800935c <vPortFree+0xbc>)
 8009338:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800933a:	6938      	ldr	r0, [r7, #16]
 800933c:	f000 f874 	bl	8009428 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009340:	4b07      	ldr	r3, [pc, #28]	; (8009360 <vPortFree+0xc0>)
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	3301      	adds	r3, #1
 8009346:	4a06      	ldr	r2, [pc, #24]	; (8009360 <vPortFree+0xc0>)
 8009348:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800934a:	f7ff f9c5 	bl	80086d8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800934e:	bf00      	nop
 8009350:	3718      	adds	r7, #24
 8009352:	46bd      	mov	sp, r7
 8009354:	bd80      	pop	{r7, pc}
 8009356:	bf00      	nop
 8009358:	20003cbc 	.word	0x20003cbc
 800935c:	20003cac 	.word	0x20003cac
 8009360:	20003cb8 	.word	0x20003cb8

08009364 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009364:	b480      	push	{r7}
 8009366:	b085      	sub	sp, #20
 8009368:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800936a:	f241 3388 	movw	r3, #5000	; 0x1388
 800936e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009370:	4b27      	ldr	r3, [pc, #156]	; (8009410 <prvHeapInit+0xac>)
 8009372:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	f003 0307 	and.w	r3, r3, #7
 800937a:	2b00      	cmp	r3, #0
 800937c:	d00c      	beq.n	8009398 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	3307      	adds	r3, #7
 8009382:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	f023 0307 	bic.w	r3, r3, #7
 800938a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800938c:	68ba      	ldr	r2, [r7, #8]
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	1ad3      	subs	r3, r2, r3
 8009392:	4a1f      	ldr	r2, [pc, #124]	; (8009410 <prvHeapInit+0xac>)
 8009394:	4413      	add	r3, r2
 8009396:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800939c:	4a1d      	ldr	r2, [pc, #116]	; (8009414 <prvHeapInit+0xb0>)
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80093a2:	4b1c      	ldr	r3, [pc, #112]	; (8009414 <prvHeapInit+0xb0>)
 80093a4:	2200      	movs	r2, #0
 80093a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	68ba      	ldr	r2, [r7, #8]
 80093ac:	4413      	add	r3, r2
 80093ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80093b0:	2208      	movs	r2, #8
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	1a9b      	subs	r3, r3, r2
 80093b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	f023 0307 	bic.w	r3, r3, #7
 80093be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	4a15      	ldr	r2, [pc, #84]	; (8009418 <prvHeapInit+0xb4>)
 80093c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80093c6:	4b14      	ldr	r3, [pc, #80]	; (8009418 <prvHeapInit+0xb4>)
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	2200      	movs	r2, #0
 80093cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80093ce:	4b12      	ldr	r3, [pc, #72]	; (8009418 <prvHeapInit+0xb4>)
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	2200      	movs	r2, #0
 80093d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80093da:	683b      	ldr	r3, [r7, #0]
 80093dc:	68fa      	ldr	r2, [r7, #12]
 80093de:	1ad2      	subs	r2, r2, r3
 80093e0:	683b      	ldr	r3, [r7, #0]
 80093e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80093e4:	4b0c      	ldr	r3, [pc, #48]	; (8009418 <prvHeapInit+0xb4>)
 80093e6:	681a      	ldr	r2, [r3, #0]
 80093e8:	683b      	ldr	r3, [r7, #0]
 80093ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80093ec:	683b      	ldr	r3, [r7, #0]
 80093ee:	685b      	ldr	r3, [r3, #4]
 80093f0:	4a0a      	ldr	r2, [pc, #40]	; (800941c <prvHeapInit+0xb8>)
 80093f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80093f4:	683b      	ldr	r3, [r7, #0]
 80093f6:	685b      	ldr	r3, [r3, #4]
 80093f8:	4a09      	ldr	r2, [pc, #36]	; (8009420 <prvHeapInit+0xbc>)
 80093fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80093fc:	4b09      	ldr	r3, [pc, #36]	; (8009424 <prvHeapInit+0xc0>)
 80093fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009402:	601a      	str	r2, [r3, #0]
}
 8009404:	bf00      	nop
 8009406:	3714      	adds	r7, #20
 8009408:	46bd      	mov	sp, r7
 800940a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940e:	4770      	bx	lr
 8009410:	20002918 	.word	0x20002918
 8009414:	20003ca0 	.word	0x20003ca0
 8009418:	20003ca8 	.word	0x20003ca8
 800941c:	20003cb0 	.word	0x20003cb0
 8009420:	20003cac 	.word	0x20003cac
 8009424:	20003cbc 	.word	0x20003cbc

08009428 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009428:	b480      	push	{r7}
 800942a:	b085      	sub	sp, #20
 800942c:	af00      	add	r7, sp, #0
 800942e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009430:	4b28      	ldr	r3, [pc, #160]	; (80094d4 <prvInsertBlockIntoFreeList+0xac>)
 8009432:	60fb      	str	r3, [r7, #12]
 8009434:	e002      	b.n	800943c <prvInsertBlockIntoFreeList+0x14>
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	60fb      	str	r3, [r7, #12]
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	687a      	ldr	r2, [r7, #4]
 8009442:	429a      	cmp	r2, r3
 8009444:	d8f7      	bhi.n	8009436 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	685b      	ldr	r3, [r3, #4]
 800944e:	68ba      	ldr	r2, [r7, #8]
 8009450:	4413      	add	r3, r2
 8009452:	687a      	ldr	r2, [r7, #4]
 8009454:	429a      	cmp	r2, r3
 8009456:	d108      	bne.n	800946a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	685a      	ldr	r2, [r3, #4]
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	685b      	ldr	r3, [r3, #4]
 8009460:	441a      	add	r2, r3
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	685b      	ldr	r3, [r3, #4]
 8009472:	68ba      	ldr	r2, [r7, #8]
 8009474:	441a      	add	r2, r3
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	429a      	cmp	r2, r3
 800947c:	d118      	bne.n	80094b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	681a      	ldr	r2, [r3, #0]
 8009482:	4b15      	ldr	r3, [pc, #84]	; (80094d8 <prvInsertBlockIntoFreeList+0xb0>)
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	429a      	cmp	r2, r3
 8009488:	d00d      	beq.n	80094a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	685a      	ldr	r2, [r3, #4]
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	685b      	ldr	r3, [r3, #4]
 8009494:	441a      	add	r2, r3
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	681a      	ldr	r2, [r3, #0]
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	601a      	str	r2, [r3, #0]
 80094a4:	e008      	b.n	80094b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80094a6:	4b0c      	ldr	r3, [pc, #48]	; (80094d8 <prvInsertBlockIntoFreeList+0xb0>)
 80094a8:	681a      	ldr	r2, [r3, #0]
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	601a      	str	r2, [r3, #0]
 80094ae:	e003      	b.n	80094b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	681a      	ldr	r2, [r3, #0]
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80094b8:	68fa      	ldr	r2, [r7, #12]
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	429a      	cmp	r2, r3
 80094be:	d002      	beq.n	80094c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	687a      	ldr	r2, [r7, #4]
 80094c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80094c6:	bf00      	nop
 80094c8:	3714      	adds	r7, #20
 80094ca:	46bd      	mov	sp, r7
 80094cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d0:	4770      	bx	lr
 80094d2:	bf00      	nop
 80094d4:	20003ca0 	.word	0x20003ca0
 80094d8:	20003ca8 	.word	0x20003ca8

080094dc <malloc>:
 80094dc:	4b02      	ldr	r3, [pc, #8]	; (80094e8 <malloc+0xc>)
 80094de:	4601      	mov	r1, r0
 80094e0:	6818      	ldr	r0, [r3, #0]
 80094e2:	f000 b823 	b.w	800952c <_malloc_r>
 80094e6:	bf00      	nop
 80094e8:	2000008c 	.word	0x2000008c

080094ec <sbrk_aligned>:
 80094ec:	b570      	push	{r4, r5, r6, lr}
 80094ee:	4e0e      	ldr	r6, [pc, #56]	; (8009528 <sbrk_aligned+0x3c>)
 80094f0:	460c      	mov	r4, r1
 80094f2:	6831      	ldr	r1, [r6, #0]
 80094f4:	4605      	mov	r5, r0
 80094f6:	b911      	cbnz	r1, 80094fe <sbrk_aligned+0x12>
 80094f8:	f000 fbc6 	bl	8009c88 <_sbrk_r>
 80094fc:	6030      	str	r0, [r6, #0]
 80094fe:	4621      	mov	r1, r4
 8009500:	4628      	mov	r0, r5
 8009502:	f000 fbc1 	bl	8009c88 <_sbrk_r>
 8009506:	1c43      	adds	r3, r0, #1
 8009508:	d00a      	beq.n	8009520 <sbrk_aligned+0x34>
 800950a:	1cc4      	adds	r4, r0, #3
 800950c:	f024 0403 	bic.w	r4, r4, #3
 8009510:	42a0      	cmp	r0, r4
 8009512:	d007      	beq.n	8009524 <sbrk_aligned+0x38>
 8009514:	1a21      	subs	r1, r4, r0
 8009516:	4628      	mov	r0, r5
 8009518:	f000 fbb6 	bl	8009c88 <_sbrk_r>
 800951c:	3001      	adds	r0, #1
 800951e:	d101      	bne.n	8009524 <sbrk_aligned+0x38>
 8009520:	f04f 34ff 	mov.w	r4, #4294967295
 8009524:	4620      	mov	r0, r4
 8009526:	bd70      	pop	{r4, r5, r6, pc}
 8009528:	20003cc4 	.word	0x20003cc4

0800952c <_malloc_r>:
 800952c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009530:	1ccd      	adds	r5, r1, #3
 8009532:	f025 0503 	bic.w	r5, r5, #3
 8009536:	3508      	adds	r5, #8
 8009538:	2d0c      	cmp	r5, #12
 800953a:	bf38      	it	cc
 800953c:	250c      	movcc	r5, #12
 800953e:	2d00      	cmp	r5, #0
 8009540:	4607      	mov	r7, r0
 8009542:	db01      	blt.n	8009548 <_malloc_r+0x1c>
 8009544:	42a9      	cmp	r1, r5
 8009546:	d905      	bls.n	8009554 <_malloc_r+0x28>
 8009548:	230c      	movs	r3, #12
 800954a:	603b      	str	r3, [r7, #0]
 800954c:	2600      	movs	r6, #0
 800954e:	4630      	mov	r0, r6
 8009550:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009554:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009628 <_malloc_r+0xfc>
 8009558:	f000 f868 	bl	800962c <__malloc_lock>
 800955c:	f8d8 3000 	ldr.w	r3, [r8]
 8009560:	461c      	mov	r4, r3
 8009562:	bb5c      	cbnz	r4, 80095bc <_malloc_r+0x90>
 8009564:	4629      	mov	r1, r5
 8009566:	4638      	mov	r0, r7
 8009568:	f7ff ffc0 	bl	80094ec <sbrk_aligned>
 800956c:	1c43      	adds	r3, r0, #1
 800956e:	4604      	mov	r4, r0
 8009570:	d155      	bne.n	800961e <_malloc_r+0xf2>
 8009572:	f8d8 4000 	ldr.w	r4, [r8]
 8009576:	4626      	mov	r6, r4
 8009578:	2e00      	cmp	r6, #0
 800957a:	d145      	bne.n	8009608 <_malloc_r+0xdc>
 800957c:	2c00      	cmp	r4, #0
 800957e:	d048      	beq.n	8009612 <_malloc_r+0xe6>
 8009580:	6823      	ldr	r3, [r4, #0]
 8009582:	4631      	mov	r1, r6
 8009584:	4638      	mov	r0, r7
 8009586:	eb04 0903 	add.w	r9, r4, r3
 800958a:	f000 fb7d 	bl	8009c88 <_sbrk_r>
 800958e:	4581      	cmp	r9, r0
 8009590:	d13f      	bne.n	8009612 <_malloc_r+0xe6>
 8009592:	6821      	ldr	r1, [r4, #0]
 8009594:	1a6d      	subs	r5, r5, r1
 8009596:	4629      	mov	r1, r5
 8009598:	4638      	mov	r0, r7
 800959a:	f7ff ffa7 	bl	80094ec <sbrk_aligned>
 800959e:	3001      	adds	r0, #1
 80095a0:	d037      	beq.n	8009612 <_malloc_r+0xe6>
 80095a2:	6823      	ldr	r3, [r4, #0]
 80095a4:	442b      	add	r3, r5
 80095a6:	6023      	str	r3, [r4, #0]
 80095a8:	f8d8 3000 	ldr.w	r3, [r8]
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d038      	beq.n	8009622 <_malloc_r+0xf6>
 80095b0:	685a      	ldr	r2, [r3, #4]
 80095b2:	42a2      	cmp	r2, r4
 80095b4:	d12b      	bne.n	800960e <_malloc_r+0xe2>
 80095b6:	2200      	movs	r2, #0
 80095b8:	605a      	str	r2, [r3, #4]
 80095ba:	e00f      	b.n	80095dc <_malloc_r+0xb0>
 80095bc:	6822      	ldr	r2, [r4, #0]
 80095be:	1b52      	subs	r2, r2, r5
 80095c0:	d41f      	bmi.n	8009602 <_malloc_r+0xd6>
 80095c2:	2a0b      	cmp	r2, #11
 80095c4:	d917      	bls.n	80095f6 <_malloc_r+0xca>
 80095c6:	1961      	adds	r1, r4, r5
 80095c8:	42a3      	cmp	r3, r4
 80095ca:	6025      	str	r5, [r4, #0]
 80095cc:	bf18      	it	ne
 80095ce:	6059      	strne	r1, [r3, #4]
 80095d0:	6863      	ldr	r3, [r4, #4]
 80095d2:	bf08      	it	eq
 80095d4:	f8c8 1000 	streq.w	r1, [r8]
 80095d8:	5162      	str	r2, [r4, r5]
 80095da:	604b      	str	r3, [r1, #4]
 80095dc:	4638      	mov	r0, r7
 80095de:	f104 060b 	add.w	r6, r4, #11
 80095e2:	f000 f829 	bl	8009638 <__malloc_unlock>
 80095e6:	f026 0607 	bic.w	r6, r6, #7
 80095ea:	1d23      	adds	r3, r4, #4
 80095ec:	1af2      	subs	r2, r6, r3
 80095ee:	d0ae      	beq.n	800954e <_malloc_r+0x22>
 80095f0:	1b9b      	subs	r3, r3, r6
 80095f2:	50a3      	str	r3, [r4, r2]
 80095f4:	e7ab      	b.n	800954e <_malloc_r+0x22>
 80095f6:	42a3      	cmp	r3, r4
 80095f8:	6862      	ldr	r2, [r4, #4]
 80095fa:	d1dd      	bne.n	80095b8 <_malloc_r+0x8c>
 80095fc:	f8c8 2000 	str.w	r2, [r8]
 8009600:	e7ec      	b.n	80095dc <_malloc_r+0xb0>
 8009602:	4623      	mov	r3, r4
 8009604:	6864      	ldr	r4, [r4, #4]
 8009606:	e7ac      	b.n	8009562 <_malloc_r+0x36>
 8009608:	4634      	mov	r4, r6
 800960a:	6876      	ldr	r6, [r6, #4]
 800960c:	e7b4      	b.n	8009578 <_malloc_r+0x4c>
 800960e:	4613      	mov	r3, r2
 8009610:	e7cc      	b.n	80095ac <_malloc_r+0x80>
 8009612:	230c      	movs	r3, #12
 8009614:	603b      	str	r3, [r7, #0]
 8009616:	4638      	mov	r0, r7
 8009618:	f000 f80e 	bl	8009638 <__malloc_unlock>
 800961c:	e797      	b.n	800954e <_malloc_r+0x22>
 800961e:	6025      	str	r5, [r4, #0]
 8009620:	e7dc      	b.n	80095dc <_malloc_r+0xb0>
 8009622:	605b      	str	r3, [r3, #4]
 8009624:	deff      	udf	#255	; 0xff
 8009626:	bf00      	nop
 8009628:	20003cc0 	.word	0x20003cc0

0800962c <__malloc_lock>:
 800962c:	4801      	ldr	r0, [pc, #4]	; (8009634 <__malloc_lock+0x8>)
 800962e:	f000 bb78 	b.w	8009d22 <__retarget_lock_acquire_recursive>
 8009632:	bf00      	nop
 8009634:	20003e08 	.word	0x20003e08

08009638 <__malloc_unlock>:
 8009638:	4801      	ldr	r0, [pc, #4]	; (8009640 <__malloc_unlock+0x8>)
 800963a:	f000 bb73 	b.w	8009d24 <__retarget_lock_release_recursive>
 800963e:	bf00      	nop
 8009640:	20003e08 	.word	0x20003e08

08009644 <std>:
 8009644:	2300      	movs	r3, #0
 8009646:	b510      	push	{r4, lr}
 8009648:	4604      	mov	r4, r0
 800964a:	e9c0 3300 	strd	r3, r3, [r0]
 800964e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009652:	6083      	str	r3, [r0, #8]
 8009654:	8181      	strh	r1, [r0, #12]
 8009656:	6643      	str	r3, [r0, #100]	; 0x64
 8009658:	81c2      	strh	r2, [r0, #14]
 800965a:	6183      	str	r3, [r0, #24]
 800965c:	4619      	mov	r1, r3
 800965e:	2208      	movs	r2, #8
 8009660:	305c      	adds	r0, #92	; 0x5c
 8009662:	f000 fa2f 	bl	8009ac4 <memset>
 8009666:	4b0d      	ldr	r3, [pc, #52]	; (800969c <std+0x58>)
 8009668:	6263      	str	r3, [r4, #36]	; 0x24
 800966a:	4b0d      	ldr	r3, [pc, #52]	; (80096a0 <std+0x5c>)
 800966c:	62a3      	str	r3, [r4, #40]	; 0x28
 800966e:	4b0d      	ldr	r3, [pc, #52]	; (80096a4 <std+0x60>)
 8009670:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009672:	4b0d      	ldr	r3, [pc, #52]	; (80096a8 <std+0x64>)
 8009674:	6323      	str	r3, [r4, #48]	; 0x30
 8009676:	4b0d      	ldr	r3, [pc, #52]	; (80096ac <std+0x68>)
 8009678:	6224      	str	r4, [r4, #32]
 800967a:	429c      	cmp	r4, r3
 800967c:	d006      	beq.n	800968c <std+0x48>
 800967e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8009682:	4294      	cmp	r4, r2
 8009684:	d002      	beq.n	800968c <std+0x48>
 8009686:	33d0      	adds	r3, #208	; 0xd0
 8009688:	429c      	cmp	r4, r3
 800968a:	d105      	bne.n	8009698 <std+0x54>
 800968c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009690:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009694:	f000 bb44 	b.w	8009d20 <__retarget_lock_init_recursive>
 8009698:	bd10      	pop	{r4, pc}
 800969a:	bf00      	nop
 800969c:	080098f5 	.word	0x080098f5
 80096a0:	08009917 	.word	0x08009917
 80096a4:	0800994f 	.word	0x0800994f
 80096a8:	08009973 	.word	0x08009973
 80096ac:	20003cc8 	.word	0x20003cc8

080096b0 <stdio_exit_handler>:
 80096b0:	4a02      	ldr	r2, [pc, #8]	; (80096bc <stdio_exit_handler+0xc>)
 80096b2:	4903      	ldr	r1, [pc, #12]	; (80096c0 <stdio_exit_handler+0x10>)
 80096b4:	4803      	ldr	r0, [pc, #12]	; (80096c4 <stdio_exit_handler+0x14>)
 80096b6:	f000 b869 	b.w	800978c <_fwalk_sglue>
 80096ba:	bf00      	nop
 80096bc:	20000034 	.word	0x20000034
 80096c0:	0800a77d 	.word	0x0800a77d
 80096c4:	20000040 	.word	0x20000040

080096c8 <cleanup_stdio>:
 80096c8:	6841      	ldr	r1, [r0, #4]
 80096ca:	4b0c      	ldr	r3, [pc, #48]	; (80096fc <cleanup_stdio+0x34>)
 80096cc:	4299      	cmp	r1, r3
 80096ce:	b510      	push	{r4, lr}
 80096d0:	4604      	mov	r4, r0
 80096d2:	d001      	beq.n	80096d8 <cleanup_stdio+0x10>
 80096d4:	f001 f852 	bl	800a77c <_fflush_r>
 80096d8:	68a1      	ldr	r1, [r4, #8]
 80096da:	4b09      	ldr	r3, [pc, #36]	; (8009700 <cleanup_stdio+0x38>)
 80096dc:	4299      	cmp	r1, r3
 80096de:	d002      	beq.n	80096e6 <cleanup_stdio+0x1e>
 80096e0:	4620      	mov	r0, r4
 80096e2:	f001 f84b 	bl	800a77c <_fflush_r>
 80096e6:	68e1      	ldr	r1, [r4, #12]
 80096e8:	4b06      	ldr	r3, [pc, #24]	; (8009704 <cleanup_stdio+0x3c>)
 80096ea:	4299      	cmp	r1, r3
 80096ec:	d004      	beq.n	80096f8 <cleanup_stdio+0x30>
 80096ee:	4620      	mov	r0, r4
 80096f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80096f4:	f001 b842 	b.w	800a77c <_fflush_r>
 80096f8:	bd10      	pop	{r4, pc}
 80096fa:	bf00      	nop
 80096fc:	20003cc8 	.word	0x20003cc8
 8009700:	20003d30 	.word	0x20003d30
 8009704:	20003d98 	.word	0x20003d98

08009708 <global_stdio_init.part.0>:
 8009708:	b510      	push	{r4, lr}
 800970a:	4b0b      	ldr	r3, [pc, #44]	; (8009738 <global_stdio_init.part.0+0x30>)
 800970c:	4c0b      	ldr	r4, [pc, #44]	; (800973c <global_stdio_init.part.0+0x34>)
 800970e:	4a0c      	ldr	r2, [pc, #48]	; (8009740 <global_stdio_init.part.0+0x38>)
 8009710:	601a      	str	r2, [r3, #0]
 8009712:	4620      	mov	r0, r4
 8009714:	2200      	movs	r2, #0
 8009716:	2104      	movs	r1, #4
 8009718:	f7ff ff94 	bl	8009644 <std>
 800971c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8009720:	2201      	movs	r2, #1
 8009722:	2109      	movs	r1, #9
 8009724:	f7ff ff8e 	bl	8009644 <std>
 8009728:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800972c:	2202      	movs	r2, #2
 800972e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009732:	2112      	movs	r1, #18
 8009734:	f7ff bf86 	b.w	8009644 <std>
 8009738:	20003e00 	.word	0x20003e00
 800973c:	20003cc8 	.word	0x20003cc8
 8009740:	080096b1 	.word	0x080096b1

08009744 <__sfp_lock_acquire>:
 8009744:	4801      	ldr	r0, [pc, #4]	; (800974c <__sfp_lock_acquire+0x8>)
 8009746:	f000 baec 	b.w	8009d22 <__retarget_lock_acquire_recursive>
 800974a:	bf00      	nop
 800974c:	20003e09 	.word	0x20003e09

08009750 <__sfp_lock_release>:
 8009750:	4801      	ldr	r0, [pc, #4]	; (8009758 <__sfp_lock_release+0x8>)
 8009752:	f000 bae7 	b.w	8009d24 <__retarget_lock_release_recursive>
 8009756:	bf00      	nop
 8009758:	20003e09 	.word	0x20003e09

0800975c <__sinit>:
 800975c:	b510      	push	{r4, lr}
 800975e:	4604      	mov	r4, r0
 8009760:	f7ff fff0 	bl	8009744 <__sfp_lock_acquire>
 8009764:	6a23      	ldr	r3, [r4, #32]
 8009766:	b11b      	cbz	r3, 8009770 <__sinit+0x14>
 8009768:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800976c:	f7ff bff0 	b.w	8009750 <__sfp_lock_release>
 8009770:	4b04      	ldr	r3, [pc, #16]	; (8009784 <__sinit+0x28>)
 8009772:	6223      	str	r3, [r4, #32]
 8009774:	4b04      	ldr	r3, [pc, #16]	; (8009788 <__sinit+0x2c>)
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	2b00      	cmp	r3, #0
 800977a:	d1f5      	bne.n	8009768 <__sinit+0xc>
 800977c:	f7ff ffc4 	bl	8009708 <global_stdio_init.part.0>
 8009780:	e7f2      	b.n	8009768 <__sinit+0xc>
 8009782:	bf00      	nop
 8009784:	080096c9 	.word	0x080096c9
 8009788:	20003e00 	.word	0x20003e00

0800978c <_fwalk_sglue>:
 800978c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009790:	4607      	mov	r7, r0
 8009792:	4688      	mov	r8, r1
 8009794:	4614      	mov	r4, r2
 8009796:	2600      	movs	r6, #0
 8009798:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800979c:	f1b9 0901 	subs.w	r9, r9, #1
 80097a0:	d505      	bpl.n	80097ae <_fwalk_sglue+0x22>
 80097a2:	6824      	ldr	r4, [r4, #0]
 80097a4:	2c00      	cmp	r4, #0
 80097a6:	d1f7      	bne.n	8009798 <_fwalk_sglue+0xc>
 80097a8:	4630      	mov	r0, r6
 80097aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80097ae:	89ab      	ldrh	r3, [r5, #12]
 80097b0:	2b01      	cmp	r3, #1
 80097b2:	d907      	bls.n	80097c4 <_fwalk_sglue+0x38>
 80097b4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80097b8:	3301      	adds	r3, #1
 80097ba:	d003      	beq.n	80097c4 <_fwalk_sglue+0x38>
 80097bc:	4629      	mov	r1, r5
 80097be:	4638      	mov	r0, r7
 80097c0:	47c0      	blx	r8
 80097c2:	4306      	orrs	r6, r0
 80097c4:	3568      	adds	r5, #104	; 0x68
 80097c6:	e7e9      	b.n	800979c <_fwalk_sglue+0x10>

080097c8 <iprintf>:
 80097c8:	b40f      	push	{r0, r1, r2, r3}
 80097ca:	b507      	push	{r0, r1, r2, lr}
 80097cc:	4906      	ldr	r1, [pc, #24]	; (80097e8 <iprintf+0x20>)
 80097ce:	ab04      	add	r3, sp, #16
 80097d0:	6808      	ldr	r0, [r1, #0]
 80097d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80097d6:	6881      	ldr	r1, [r0, #8]
 80097d8:	9301      	str	r3, [sp, #4]
 80097da:	f000 fc9f 	bl	800a11c <_vfiprintf_r>
 80097de:	b003      	add	sp, #12
 80097e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80097e4:	b004      	add	sp, #16
 80097e6:	4770      	bx	lr
 80097e8:	2000008c 	.word	0x2000008c

080097ec <putchar>:
 80097ec:	4b02      	ldr	r3, [pc, #8]	; (80097f8 <putchar+0xc>)
 80097ee:	4601      	mov	r1, r0
 80097f0:	6818      	ldr	r0, [r3, #0]
 80097f2:	6882      	ldr	r2, [r0, #8]
 80097f4:	f001 b85e 	b.w	800a8b4 <_putc_r>
 80097f8:	2000008c 	.word	0x2000008c

080097fc <_puts_r>:
 80097fc:	6a03      	ldr	r3, [r0, #32]
 80097fe:	b570      	push	{r4, r5, r6, lr}
 8009800:	6884      	ldr	r4, [r0, #8]
 8009802:	4605      	mov	r5, r0
 8009804:	460e      	mov	r6, r1
 8009806:	b90b      	cbnz	r3, 800980c <_puts_r+0x10>
 8009808:	f7ff ffa8 	bl	800975c <__sinit>
 800980c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800980e:	07db      	lsls	r3, r3, #31
 8009810:	d405      	bmi.n	800981e <_puts_r+0x22>
 8009812:	89a3      	ldrh	r3, [r4, #12]
 8009814:	0598      	lsls	r0, r3, #22
 8009816:	d402      	bmi.n	800981e <_puts_r+0x22>
 8009818:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800981a:	f000 fa82 	bl	8009d22 <__retarget_lock_acquire_recursive>
 800981e:	89a3      	ldrh	r3, [r4, #12]
 8009820:	0719      	lsls	r1, r3, #28
 8009822:	d513      	bpl.n	800984c <_puts_r+0x50>
 8009824:	6923      	ldr	r3, [r4, #16]
 8009826:	b18b      	cbz	r3, 800984c <_puts_r+0x50>
 8009828:	3e01      	subs	r6, #1
 800982a:	68a3      	ldr	r3, [r4, #8]
 800982c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009830:	3b01      	subs	r3, #1
 8009832:	60a3      	str	r3, [r4, #8]
 8009834:	b9e9      	cbnz	r1, 8009872 <_puts_r+0x76>
 8009836:	2b00      	cmp	r3, #0
 8009838:	da2e      	bge.n	8009898 <_puts_r+0x9c>
 800983a:	4622      	mov	r2, r4
 800983c:	210a      	movs	r1, #10
 800983e:	4628      	mov	r0, r5
 8009840:	f000 f89b 	bl	800997a <__swbuf_r>
 8009844:	3001      	adds	r0, #1
 8009846:	d007      	beq.n	8009858 <_puts_r+0x5c>
 8009848:	250a      	movs	r5, #10
 800984a:	e007      	b.n	800985c <_puts_r+0x60>
 800984c:	4621      	mov	r1, r4
 800984e:	4628      	mov	r0, r5
 8009850:	f000 f8d0 	bl	80099f4 <__swsetup_r>
 8009854:	2800      	cmp	r0, #0
 8009856:	d0e7      	beq.n	8009828 <_puts_r+0x2c>
 8009858:	f04f 35ff 	mov.w	r5, #4294967295
 800985c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800985e:	07da      	lsls	r2, r3, #31
 8009860:	d405      	bmi.n	800986e <_puts_r+0x72>
 8009862:	89a3      	ldrh	r3, [r4, #12]
 8009864:	059b      	lsls	r3, r3, #22
 8009866:	d402      	bmi.n	800986e <_puts_r+0x72>
 8009868:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800986a:	f000 fa5b 	bl	8009d24 <__retarget_lock_release_recursive>
 800986e:	4628      	mov	r0, r5
 8009870:	bd70      	pop	{r4, r5, r6, pc}
 8009872:	2b00      	cmp	r3, #0
 8009874:	da04      	bge.n	8009880 <_puts_r+0x84>
 8009876:	69a2      	ldr	r2, [r4, #24]
 8009878:	429a      	cmp	r2, r3
 800987a:	dc06      	bgt.n	800988a <_puts_r+0x8e>
 800987c:	290a      	cmp	r1, #10
 800987e:	d004      	beq.n	800988a <_puts_r+0x8e>
 8009880:	6823      	ldr	r3, [r4, #0]
 8009882:	1c5a      	adds	r2, r3, #1
 8009884:	6022      	str	r2, [r4, #0]
 8009886:	7019      	strb	r1, [r3, #0]
 8009888:	e7cf      	b.n	800982a <_puts_r+0x2e>
 800988a:	4622      	mov	r2, r4
 800988c:	4628      	mov	r0, r5
 800988e:	f000 f874 	bl	800997a <__swbuf_r>
 8009892:	3001      	adds	r0, #1
 8009894:	d1c9      	bne.n	800982a <_puts_r+0x2e>
 8009896:	e7df      	b.n	8009858 <_puts_r+0x5c>
 8009898:	6823      	ldr	r3, [r4, #0]
 800989a:	250a      	movs	r5, #10
 800989c:	1c5a      	adds	r2, r3, #1
 800989e:	6022      	str	r2, [r4, #0]
 80098a0:	701d      	strb	r5, [r3, #0]
 80098a2:	e7db      	b.n	800985c <_puts_r+0x60>

080098a4 <puts>:
 80098a4:	4b02      	ldr	r3, [pc, #8]	; (80098b0 <puts+0xc>)
 80098a6:	4601      	mov	r1, r0
 80098a8:	6818      	ldr	r0, [r3, #0]
 80098aa:	f7ff bfa7 	b.w	80097fc <_puts_r>
 80098ae:	bf00      	nop
 80098b0:	2000008c 	.word	0x2000008c

080098b4 <siprintf>:
 80098b4:	b40e      	push	{r1, r2, r3}
 80098b6:	b500      	push	{lr}
 80098b8:	b09c      	sub	sp, #112	; 0x70
 80098ba:	ab1d      	add	r3, sp, #116	; 0x74
 80098bc:	9002      	str	r0, [sp, #8]
 80098be:	9006      	str	r0, [sp, #24]
 80098c0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80098c4:	4809      	ldr	r0, [pc, #36]	; (80098ec <siprintf+0x38>)
 80098c6:	9107      	str	r1, [sp, #28]
 80098c8:	9104      	str	r1, [sp, #16]
 80098ca:	4909      	ldr	r1, [pc, #36]	; (80098f0 <siprintf+0x3c>)
 80098cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80098d0:	9105      	str	r1, [sp, #20]
 80098d2:	6800      	ldr	r0, [r0, #0]
 80098d4:	9301      	str	r3, [sp, #4]
 80098d6:	a902      	add	r1, sp, #8
 80098d8:	f000 faf8 	bl	8009ecc <_svfiprintf_r>
 80098dc:	9b02      	ldr	r3, [sp, #8]
 80098de:	2200      	movs	r2, #0
 80098e0:	701a      	strb	r2, [r3, #0]
 80098e2:	b01c      	add	sp, #112	; 0x70
 80098e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80098e8:	b003      	add	sp, #12
 80098ea:	4770      	bx	lr
 80098ec:	2000008c 	.word	0x2000008c
 80098f0:	ffff0208 	.word	0xffff0208

080098f4 <__sread>:
 80098f4:	b510      	push	{r4, lr}
 80098f6:	460c      	mov	r4, r1
 80098f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098fc:	f000 f9b2 	bl	8009c64 <_read_r>
 8009900:	2800      	cmp	r0, #0
 8009902:	bfab      	itete	ge
 8009904:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009906:	89a3      	ldrhlt	r3, [r4, #12]
 8009908:	181b      	addge	r3, r3, r0
 800990a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800990e:	bfac      	ite	ge
 8009910:	6563      	strge	r3, [r4, #84]	; 0x54
 8009912:	81a3      	strhlt	r3, [r4, #12]
 8009914:	bd10      	pop	{r4, pc}

08009916 <__swrite>:
 8009916:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800991a:	461f      	mov	r7, r3
 800991c:	898b      	ldrh	r3, [r1, #12]
 800991e:	05db      	lsls	r3, r3, #23
 8009920:	4605      	mov	r5, r0
 8009922:	460c      	mov	r4, r1
 8009924:	4616      	mov	r6, r2
 8009926:	d505      	bpl.n	8009934 <__swrite+0x1e>
 8009928:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800992c:	2302      	movs	r3, #2
 800992e:	2200      	movs	r2, #0
 8009930:	f000 f986 	bl	8009c40 <_lseek_r>
 8009934:	89a3      	ldrh	r3, [r4, #12]
 8009936:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800993a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800993e:	81a3      	strh	r3, [r4, #12]
 8009940:	4632      	mov	r2, r6
 8009942:	463b      	mov	r3, r7
 8009944:	4628      	mov	r0, r5
 8009946:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800994a:	f000 b9ad 	b.w	8009ca8 <_write_r>

0800994e <__sseek>:
 800994e:	b510      	push	{r4, lr}
 8009950:	460c      	mov	r4, r1
 8009952:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009956:	f000 f973 	bl	8009c40 <_lseek_r>
 800995a:	1c43      	adds	r3, r0, #1
 800995c:	89a3      	ldrh	r3, [r4, #12]
 800995e:	bf15      	itete	ne
 8009960:	6560      	strne	r0, [r4, #84]	; 0x54
 8009962:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009966:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800996a:	81a3      	strheq	r3, [r4, #12]
 800996c:	bf18      	it	ne
 800996e:	81a3      	strhne	r3, [r4, #12]
 8009970:	bd10      	pop	{r4, pc}

08009972 <__sclose>:
 8009972:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009976:	f000 b953 	b.w	8009c20 <_close_r>

0800997a <__swbuf_r>:
 800997a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800997c:	460e      	mov	r6, r1
 800997e:	4614      	mov	r4, r2
 8009980:	4605      	mov	r5, r0
 8009982:	b118      	cbz	r0, 800998c <__swbuf_r+0x12>
 8009984:	6a03      	ldr	r3, [r0, #32]
 8009986:	b90b      	cbnz	r3, 800998c <__swbuf_r+0x12>
 8009988:	f7ff fee8 	bl	800975c <__sinit>
 800998c:	69a3      	ldr	r3, [r4, #24]
 800998e:	60a3      	str	r3, [r4, #8]
 8009990:	89a3      	ldrh	r3, [r4, #12]
 8009992:	071a      	lsls	r2, r3, #28
 8009994:	d525      	bpl.n	80099e2 <__swbuf_r+0x68>
 8009996:	6923      	ldr	r3, [r4, #16]
 8009998:	b31b      	cbz	r3, 80099e2 <__swbuf_r+0x68>
 800999a:	6823      	ldr	r3, [r4, #0]
 800999c:	6922      	ldr	r2, [r4, #16]
 800999e:	1a98      	subs	r0, r3, r2
 80099a0:	6963      	ldr	r3, [r4, #20]
 80099a2:	b2f6      	uxtb	r6, r6
 80099a4:	4283      	cmp	r3, r0
 80099a6:	4637      	mov	r7, r6
 80099a8:	dc04      	bgt.n	80099b4 <__swbuf_r+0x3a>
 80099aa:	4621      	mov	r1, r4
 80099ac:	4628      	mov	r0, r5
 80099ae:	f000 fee5 	bl	800a77c <_fflush_r>
 80099b2:	b9e0      	cbnz	r0, 80099ee <__swbuf_r+0x74>
 80099b4:	68a3      	ldr	r3, [r4, #8]
 80099b6:	3b01      	subs	r3, #1
 80099b8:	60a3      	str	r3, [r4, #8]
 80099ba:	6823      	ldr	r3, [r4, #0]
 80099bc:	1c5a      	adds	r2, r3, #1
 80099be:	6022      	str	r2, [r4, #0]
 80099c0:	701e      	strb	r6, [r3, #0]
 80099c2:	6962      	ldr	r2, [r4, #20]
 80099c4:	1c43      	adds	r3, r0, #1
 80099c6:	429a      	cmp	r2, r3
 80099c8:	d004      	beq.n	80099d4 <__swbuf_r+0x5a>
 80099ca:	89a3      	ldrh	r3, [r4, #12]
 80099cc:	07db      	lsls	r3, r3, #31
 80099ce:	d506      	bpl.n	80099de <__swbuf_r+0x64>
 80099d0:	2e0a      	cmp	r6, #10
 80099d2:	d104      	bne.n	80099de <__swbuf_r+0x64>
 80099d4:	4621      	mov	r1, r4
 80099d6:	4628      	mov	r0, r5
 80099d8:	f000 fed0 	bl	800a77c <_fflush_r>
 80099dc:	b938      	cbnz	r0, 80099ee <__swbuf_r+0x74>
 80099de:	4638      	mov	r0, r7
 80099e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80099e2:	4621      	mov	r1, r4
 80099e4:	4628      	mov	r0, r5
 80099e6:	f000 f805 	bl	80099f4 <__swsetup_r>
 80099ea:	2800      	cmp	r0, #0
 80099ec:	d0d5      	beq.n	800999a <__swbuf_r+0x20>
 80099ee:	f04f 37ff 	mov.w	r7, #4294967295
 80099f2:	e7f4      	b.n	80099de <__swbuf_r+0x64>

080099f4 <__swsetup_r>:
 80099f4:	b538      	push	{r3, r4, r5, lr}
 80099f6:	4b2a      	ldr	r3, [pc, #168]	; (8009aa0 <__swsetup_r+0xac>)
 80099f8:	4605      	mov	r5, r0
 80099fa:	6818      	ldr	r0, [r3, #0]
 80099fc:	460c      	mov	r4, r1
 80099fe:	b118      	cbz	r0, 8009a08 <__swsetup_r+0x14>
 8009a00:	6a03      	ldr	r3, [r0, #32]
 8009a02:	b90b      	cbnz	r3, 8009a08 <__swsetup_r+0x14>
 8009a04:	f7ff feaa 	bl	800975c <__sinit>
 8009a08:	89a3      	ldrh	r3, [r4, #12]
 8009a0a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009a0e:	0718      	lsls	r0, r3, #28
 8009a10:	d422      	bmi.n	8009a58 <__swsetup_r+0x64>
 8009a12:	06d9      	lsls	r1, r3, #27
 8009a14:	d407      	bmi.n	8009a26 <__swsetup_r+0x32>
 8009a16:	2309      	movs	r3, #9
 8009a18:	602b      	str	r3, [r5, #0]
 8009a1a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009a1e:	81a3      	strh	r3, [r4, #12]
 8009a20:	f04f 30ff 	mov.w	r0, #4294967295
 8009a24:	e034      	b.n	8009a90 <__swsetup_r+0x9c>
 8009a26:	0758      	lsls	r0, r3, #29
 8009a28:	d512      	bpl.n	8009a50 <__swsetup_r+0x5c>
 8009a2a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009a2c:	b141      	cbz	r1, 8009a40 <__swsetup_r+0x4c>
 8009a2e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009a32:	4299      	cmp	r1, r3
 8009a34:	d002      	beq.n	8009a3c <__swsetup_r+0x48>
 8009a36:	4628      	mov	r0, r5
 8009a38:	f000 f9a2 	bl	8009d80 <_free_r>
 8009a3c:	2300      	movs	r3, #0
 8009a3e:	6363      	str	r3, [r4, #52]	; 0x34
 8009a40:	89a3      	ldrh	r3, [r4, #12]
 8009a42:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009a46:	81a3      	strh	r3, [r4, #12]
 8009a48:	2300      	movs	r3, #0
 8009a4a:	6063      	str	r3, [r4, #4]
 8009a4c:	6923      	ldr	r3, [r4, #16]
 8009a4e:	6023      	str	r3, [r4, #0]
 8009a50:	89a3      	ldrh	r3, [r4, #12]
 8009a52:	f043 0308 	orr.w	r3, r3, #8
 8009a56:	81a3      	strh	r3, [r4, #12]
 8009a58:	6923      	ldr	r3, [r4, #16]
 8009a5a:	b94b      	cbnz	r3, 8009a70 <__swsetup_r+0x7c>
 8009a5c:	89a3      	ldrh	r3, [r4, #12]
 8009a5e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009a62:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009a66:	d003      	beq.n	8009a70 <__swsetup_r+0x7c>
 8009a68:	4621      	mov	r1, r4
 8009a6a:	4628      	mov	r0, r5
 8009a6c:	f000 fee6 	bl	800a83c <__smakebuf_r>
 8009a70:	89a0      	ldrh	r0, [r4, #12]
 8009a72:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009a76:	f010 0301 	ands.w	r3, r0, #1
 8009a7a:	d00a      	beq.n	8009a92 <__swsetup_r+0x9e>
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	60a3      	str	r3, [r4, #8]
 8009a80:	6963      	ldr	r3, [r4, #20]
 8009a82:	425b      	negs	r3, r3
 8009a84:	61a3      	str	r3, [r4, #24]
 8009a86:	6923      	ldr	r3, [r4, #16]
 8009a88:	b943      	cbnz	r3, 8009a9c <__swsetup_r+0xa8>
 8009a8a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009a8e:	d1c4      	bne.n	8009a1a <__swsetup_r+0x26>
 8009a90:	bd38      	pop	{r3, r4, r5, pc}
 8009a92:	0781      	lsls	r1, r0, #30
 8009a94:	bf58      	it	pl
 8009a96:	6963      	ldrpl	r3, [r4, #20]
 8009a98:	60a3      	str	r3, [r4, #8]
 8009a9a:	e7f4      	b.n	8009a86 <__swsetup_r+0x92>
 8009a9c:	2000      	movs	r0, #0
 8009a9e:	e7f7      	b.n	8009a90 <__swsetup_r+0x9c>
 8009aa0:	2000008c 	.word	0x2000008c

08009aa4 <memcmp>:
 8009aa4:	b510      	push	{r4, lr}
 8009aa6:	3901      	subs	r1, #1
 8009aa8:	4402      	add	r2, r0
 8009aaa:	4290      	cmp	r0, r2
 8009aac:	d101      	bne.n	8009ab2 <memcmp+0xe>
 8009aae:	2000      	movs	r0, #0
 8009ab0:	e005      	b.n	8009abe <memcmp+0x1a>
 8009ab2:	7803      	ldrb	r3, [r0, #0]
 8009ab4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009ab8:	42a3      	cmp	r3, r4
 8009aba:	d001      	beq.n	8009ac0 <memcmp+0x1c>
 8009abc:	1b18      	subs	r0, r3, r4
 8009abe:	bd10      	pop	{r4, pc}
 8009ac0:	3001      	adds	r0, #1
 8009ac2:	e7f2      	b.n	8009aaa <memcmp+0x6>

08009ac4 <memset>:
 8009ac4:	4402      	add	r2, r0
 8009ac6:	4603      	mov	r3, r0
 8009ac8:	4293      	cmp	r3, r2
 8009aca:	d100      	bne.n	8009ace <memset+0xa>
 8009acc:	4770      	bx	lr
 8009ace:	f803 1b01 	strb.w	r1, [r3], #1
 8009ad2:	e7f9      	b.n	8009ac8 <memset+0x4>

08009ad4 <strcat>:
 8009ad4:	b510      	push	{r4, lr}
 8009ad6:	4602      	mov	r2, r0
 8009ad8:	7814      	ldrb	r4, [r2, #0]
 8009ada:	4613      	mov	r3, r2
 8009adc:	3201      	adds	r2, #1
 8009ade:	2c00      	cmp	r4, #0
 8009ae0:	d1fa      	bne.n	8009ad8 <strcat+0x4>
 8009ae2:	3b01      	subs	r3, #1
 8009ae4:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009ae8:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009aec:	2a00      	cmp	r2, #0
 8009aee:	d1f9      	bne.n	8009ae4 <strcat+0x10>
 8009af0:	bd10      	pop	{r4, pc}

08009af2 <strncmp>:
 8009af2:	b510      	push	{r4, lr}
 8009af4:	b16a      	cbz	r2, 8009b12 <strncmp+0x20>
 8009af6:	3901      	subs	r1, #1
 8009af8:	1884      	adds	r4, r0, r2
 8009afa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009afe:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009b02:	429a      	cmp	r2, r3
 8009b04:	d103      	bne.n	8009b0e <strncmp+0x1c>
 8009b06:	42a0      	cmp	r0, r4
 8009b08:	d001      	beq.n	8009b0e <strncmp+0x1c>
 8009b0a:	2a00      	cmp	r2, #0
 8009b0c:	d1f5      	bne.n	8009afa <strncmp+0x8>
 8009b0e:	1ad0      	subs	r0, r2, r3
 8009b10:	bd10      	pop	{r4, pc}
 8009b12:	4610      	mov	r0, r2
 8009b14:	e7fc      	b.n	8009b10 <strncmp+0x1e>

08009b16 <strncpy>:
 8009b16:	b510      	push	{r4, lr}
 8009b18:	3901      	subs	r1, #1
 8009b1a:	4603      	mov	r3, r0
 8009b1c:	b132      	cbz	r2, 8009b2c <strncpy+0x16>
 8009b1e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009b22:	f803 4b01 	strb.w	r4, [r3], #1
 8009b26:	3a01      	subs	r2, #1
 8009b28:	2c00      	cmp	r4, #0
 8009b2a:	d1f7      	bne.n	8009b1c <strncpy+0x6>
 8009b2c:	441a      	add	r2, r3
 8009b2e:	2100      	movs	r1, #0
 8009b30:	4293      	cmp	r3, r2
 8009b32:	d100      	bne.n	8009b36 <strncpy+0x20>
 8009b34:	bd10      	pop	{r4, pc}
 8009b36:	f803 1b01 	strb.w	r1, [r3], #1
 8009b3a:	e7f9      	b.n	8009b30 <strncpy+0x1a>

08009b3c <strtok>:
 8009b3c:	4b16      	ldr	r3, [pc, #88]	; (8009b98 <strtok+0x5c>)
 8009b3e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009b40:	681e      	ldr	r6, [r3, #0]
 8009b42:	6c74      	ldr	r4, [r6, #68]	; 0x44
 8009b44:	4605      	mov	r5, r0
 8009b46:	b9fc      	cbnz	r4, 8009b88 <strtok+0x4c>
 8009b48:	2050      	movs	r0, #80	; 0x50
 8009b4a:	9101      	str	r1, [sp, #4]
 8009b4c:	f7ff fcc6 	bl	80094dc <malloc>
 8009b50:	9901      	ldr	r1, [sp, #4]
 8009b52:	6470      	str	r0, [r6, #68]	; 0x44
 8009b54:	4602      	mov	r2, r0
 8009b56:	b920      	cbnz	r0, 8009b62 <strtok+0x26>
 8009b58:	4b10      	ldr	r3, [pc, #64]	; (8009b9c <strtok+0x60>)
 8009b5a:	4811      	ldr	r0, [pc, #68]	; (8009ba0 <strtok+0x64>)
 8009b5c:	215b      	movs	r1, #91	; 0x5b
 8009b5e:	f000 f8f1 	bl	8009d44 <__assert_func>
 8009b62:	e9c0 4400 	strd	r4, r4, [r0]
 8009b66:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8009b6a:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8009b6e:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8009b72:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8009b76:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8009b7a:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8009b7e:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8009b82:	6184      	str	r4, [r0, #24]
 8009b84:	7704      	strb	r4, [r0, #28]
 8009b86:	6244      	str	r4, [r0, #36]	; 0x24
 8009b88:	6c72      	ldr	r2, [r6, #68]	; 0x44
 8009b8a:	2301      	movs	r3, #1
 8009b8c:	4628      	mov	r0, r5
 8009b8e:	b002      	add	sp, #8
 8009b90:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009b94:	f000 b806 	b.w	8009ba4 <__strtok_r>
 8009b98:	2000008c 	.word	0x2000008c
 8009b9c:	0800be48 	.word	0x0800be48
 8009ba0:	0800be5f 	.word	0x0800be5f

08009ba4 <__strtok_r>:
 8009ba4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009ba6:	b908      	cbnz	r0, 8009bac <__strtok_r+0x8>
 8009ba8:	6810      	ldr	r0, [r2, #0]
 8009baa:	b188      	cbz	r0, 8009bd0 <__strtok_r+0x2c>
 8009bac:	4604      	mov	r4, r0
 8009bae:	4620      	mov	r0, r4
 8009bb0:	f814 5b01 	ldrb.w	r5, [r4], #1
 8009bb4:	460f      	mov	r7, r1
 8009bb6:	f817 6b01 	ldrb.w	r6, [r7], #1
 8009bba:	b91e      	cbnz	r6, 8009bc4 <__strtok_r+0x20>
 8009bbc:	b965      	cbnz	r5, 8009bd8 <__strtok_r+0x34>
 8009bbe:	6015      	str	r5, [r2, #0]
 8009bc0:	4628      	mov	r0, r5
 8009bc2:	e005      	b.n	8009bd0 <__strtok_r+0x2c>
 8009bc4:	42b5      	cmp	r5, r6
 8009bc6:	d1f6      	bne.n	8009bb6 <__strtok_r+0x12>
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d1f0      	bne.n	8009bae <__strtok_r+0xa>
 8009bcc:	6014      	str	r4, [r2, #0]
 8009bce:	7003      	strb	r3, [r0, #0]
 8009bd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009bd2:	461c      	mov	r4, r3
 8009bd4:	e00c      	b.n	8009bf0 <__strtok_r+0x4c>
 8009bd6:	b915      	cbnz	r5, 8009bde <__strtok_r+0x3a>
 8009bd8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009bdc:	460e      	mov	r6, r1
 8009bde:	f816 5b01 	ldrb.w	r5, [r6], #1
 8009be2:	42ab      	cmp	r3, r5
 8009be4:	d1f7      	bne.n	8009bd6 <__strtok_r+0x32>
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d0f3      	beq.n	8009bd2 <__strtok_r+0x2e>
 8009bea:	2300      	movs	r3, #0
 8009bec:	f804 3c01 	strb.w	r3, [r4, #-1]
 8009bf0:	6014      	str	r4, [r2, #0]
 8009bf2:	e7ed      	b.n	8009bd0 <__strtok_r+0x2c>

08009bf4 <strstr>:
 8009bf4:	780a      	ldrb	r2, [r1, #0]
 8009bf6:	b570      	push	{r4, r5, r6, lr}
 8009bf8:	b96a      	cbnz	r2, 8009c16 <strstr+0x22>
 8009bfa:	bd70      	pop	{r4, r5, r6, pc}
 8009bfc:	429a      	cmp	r2, r3
 8009bfe:	d109      	bne.n	8009c14 <strstr+0x20>
 8009c00:	460c      	mov	r4, r1
 8009c02:	4605      	mov	r5, r0
 8009c04:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d0f6      	beq.n	8009bfa <strstr+0x6>
 8009c0c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8009c10:	429e      	cmp	r6, r3
 8009c12:	d0f7      	beq.n	8009c04 <strstr+0x10>
 8009c14:	3001      	adds	r0, #1
 8009c16:	7803      	ldrb	r3, [r0, #0]
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d1ef      	bne.n	8009bfc <strstr+0x8>
 8009c1c:	4618      	mov	r0, r3
 8009c1e:	e7ec      	b.n	8009bfa <strstr+0x6>

08009c20 <_close_r>:
 8009c20:	b538      	push	{r3, r4, r5, lr}
 8009c22:	4d06      	ldr	r5, [pc, #24]	; (8009c3c <_close_r+0x1c>)
 8009c24:	2300      	movs	r3, #0
 8009c26:	4604      	mov	r4, r0
 8009c28:	4608      	mov	r0, r1
 8009c2a:	602b      	str	r3, [r5, #0]
 8009c2c:	f7f9 f8f1 	bl	8002e12 <_close>
 8009c30:	1c43      	adds	r3, r0, #1
 8009c32:	d102      	bne.n	8009c3a <_close_r+0x1a>
 8009c34:	682b      	ldr	r3, [r5, #0]
 8009c36:	b103      	cbz	r3, 8009c3a <_close_r+0x1a>
 8009c38:	6023      	str	r3, [r4, #0]
 8009c3a:	bd38      	pop	{r3, r4, r5, pc}
 8009c3c:	20003e04 	.word	0x20003e04

08009c40 <_lseek_r>:
 8009c40:	b538      	push	{r3, r4, r5, lr}
 8009c42:	4d07      	ldr	r5, [pc, #28]	; (8009c60 <_lseek_r+0x20>)
 8009c44:	4604      	mov	r4, r0
 8009c46:	4608      	mov	r0, r1
 8009c48:	4611      	mov	r1, r2
 8009c4a:	2200      	movs	r2, #0
 8009c4c:	602a      	str	r2, [r5, #0]
 8009c4e:	461a      	mov	r2, r3
 8009c50:	f7f9 f906 	bl	8002e60 <_lseek>
 8009c54:	1c43      	adds	r3, r0, #1
 8009c56:	d102      	bne.n	8009c5e <_lseek_r+0x1e>
 8009c58:	682b      	ldr	r3, [r5, #0]
 8009c5a:	b103      	cbz	r3, 8009c5e <_lseek_r+0x1e>
 8009c5c:	6023      	str	r3, [r4, #0]
 8009c5e:	bd38      	pop	{r3, r4, r5, pc}
 8009c60:	20003e04 	.word	0x20003e04

08009c64 <_read_r>:
 8009c64:	b538      	push	{r3, r4, r5, lr}
 8009c66:	4d07      	ldr	r5, [pc, #28]	; (8009c84 <_read_r+0x20>)
 8009c68:	4604      	mov	r4, r0
 8009c6a:	4608      	mov	r0, r1
 8009c6c:	4611      	mov	r1, r2
 8009c6e:	2200      	movs	r2, #0
 8009c70:	602a      	str	r2, [r5, #0]
 8009c72:	461a      	mov	r2, r3
 8009c74:	f7f9 f894 	bl	8002da0 <_read>
 8009c78:	1c43      	adds	r3, r0, #1
 8009c7a:	d102      	bne.n	8009c82 <_read_r+0x1e>
 8009c7c:	682b      	ldr	r3, [r5, #0]
 8009c7e:	b103      	cbz	r3, 8009c82 <_read_r+0x1e>
 8009c80:	6023      	str	r3, [r4, #0]
 8009c82:	bd38      	pop	{r3, r4, r5, pc}
 8009c84:	20003e04 	.word	0x20003e04

08009c88 <_sbrk_r>:
 8009c88:	b538      	push	{r3, r4, r5, lr}
 8009c8a:	4d06      	ldr	r5, [pc, #24]	; (8009ca4 <_sbrk_r+0x1c>)
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	4604      	mov	r4, r0
 8009c90:	4608      	mov	r0, r1
 8009c92:	602b      	str	r3, [r5, #0]
 8009c94:	f7f9 f8f2 	bl	8002e7c <_sbrk>
 8009c98:	1c43      	adds	r3, r0, #1
 8009c9a:	d102      	bne.n	8009ca2 <_sbrk_r+0x1a>
 8009c9c:	682b      	ldr	r3, [r5, #0]
 8009c9e:	b103      	cbz	r3, 8009ca2 <_sbrk_r+0x1a>
 8009ca0:	6023      	str	r3, [r4, #0]
 8009ca2:	bd38      	pop	{r3, r4, r5, pc}
 8009ca4:	20003e04 	.word	0x20003e04

08009ca8 <_write_r>:
 8009ca8:	b538      	push	{r3, r4, r5, lr}
 8009caa:	4d07      	ldr	r5, [pc, #28]	; (8009cc8 <_write_r+0x20>)
 8009cac:	4604      	mov	r4, r0
 8009cae:	4608      	mov	r0, r1
 8009cb0:	4611      	mov	r1, r2
 8009cb2:	2200      	movs	r2, #0
 8009cb4:	602a      	str	r2, [r5, #0]
 8009cb6:	461a      	mov	r2, r3
 8009cb8:	f7f9 f88f 	bl	8002dda <_write>
 8009cbc:	1c43      	adds	r3, r0, #1
 8009cbe:	d102      	bne.n	8009cc6 <_write_r+0x1e>
 8009cc0:	682b      	ldr	r3, [r5, #0]
 8009cc2:	b103      	cbz	r3, 8009cc6 <_write_r+0x1e>
 8009cc4:	6023      	str	r3, [r4, #0]
 8009cc6:	bd38      	pop	{r3, r4, r5, pc}
 8009cc8:	20003e04 	.word	0x20003e04

08009ccc <__errno>:
 8009ccc:	4b01      	ldr	r3, [pc, #4]	; (8009cd4 <__errno+0x8>)
 8009cce:	6818      	ldr	r0, [r3, #0]
 8009cd0:	4770      	bx	lr
 8009cd2:	bf00      	nop
 8009cd4:	2000008c 	.word	0x2000008c

08009cd8 <__libc_init_array>:
 8009cd8:	b570      	push	{r4, r5, r6, lr}
 8009cda:	4d0d      	ldr	r5, [pc, #52]	; (8009d10 <__libc_init_array+0x38>)
 8009cdc:	4c0d      	ldr	r4, [pc, #52]	; (8009d14 <__libc_init_array+0x3c>)
 8009cde:	1b64      	subs	r4, r4, r5
 8009ce0:	10a4      	asrs	r4, r4, #2
 8009ce2:	2600      	movs	r6, #0
 8009ce4:	42a6      	cmp	r6, r4
 8009ce6:	d109      	bne.n	8009cfc <__libc_init_array+0x24>
 8009ce8:	4d0b      	ldr	r5, [pc, #44]	; (8009d18 <__libc_init_array+0x40>)
 8009cea:	4c0c      	ldr	r4, [pc, #48]	; (8009d1c <__libc_init_array+0x44>)
 8009cec:	f000 fed4 	bl	800aa98 <_init>
 8009cf0:	1b64      	subs	r4, r4, r5
 8009cf2:	10a4      	asrs	r4, r4, #2
 8009cf4:	2600      	movs	r6, #0
 8009cf6:	42a6      	cmp	r6, r4
 8009cf8:	d105      	bne.n	8009d06 <__libc_init_array+0x2e>
 8009cfa:	bd70      	pop	{r4, r5, r6, pc}
 8009cfc:	f855 3b04 	ldr.w	r3, [r5], #4
 8009d00:	4798      	blx	r3
 8009d02:	3601      	adds	r6, #1
 8009d04:	e7ee      	b.n	8009ce4 <__libc_init_array+0xc>
 8009d06:	f855 3b04 	ldr.w	r3, [r5], #4
 8009d0a:	4798      	blx	r3
 8009d0c:	3601      	adds	r6, #1
 8009d0e:	e7f2      	b.n	8009cf6 <__libc_init_array+0x1e>
 8009d10:	0800bf30 	.word	0x0800bf30
 8009d14:	0800bf30 	.word	0x0800bf30
 8009d18:	0800bf30 	.word	0x0800bf30
 8009d1c:	0800bf34 	.word	0x0800bf34

08009d20 <__retarget_lock_init_recursive>:
 8009d20:	4770      	bx	lr

08009d22 <__retarget_lock_acquire_recursive>:
 8009d22:	4770      	bx	lr

08009d24 <__retarget_lock_release_recursive>:
 8009d24:	4770      	bx	lr

08009d26 <memcpy>:
 8009d26:	440a      	add	r2, r1
 8009d28:	4291      	cmp	r1, r2
 8009d2a:	f100 33ff 	add.w	r3, r0, #4294967295
 8009d2e:	d100      	bne.n	8009d32 <memcpy+0xc>
 8009d30:	4770      	bx	lr
 8009d32:	b510      	push	{r4, lr}
 8009d34:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009d38:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009d3c:	4291      	cmp	r1, r2
 8009d3e:	d1f9      	bne.n	8009d34 <memcpy+0xe>
 8009d40:	bd10      	pop	{r4, pc}
	...

08009d44 <__assert_func>:
 8009d44:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009d46:	4614      	mov	r4, r2
 8009d48:	461a      	mov	r2, r3
 8009d4a:	4b09      	ldr	r3, [pc, #36]	; (8009d70 <__assert_func+0x2c>)
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	4605      	mov	r5, r0
 8009d50:	68d8      	ldr	r0, [r3, #12]
 8009d52:	b14c      	cbz	r4, 8009d68 <__assert_func+0x24>
 8009d54:	4b07      	ldr	r3, [pc, #28]	; (8009d74 <__assert_func+0x30>)
 8009d56:	9100      	str	r1, [sp, #0]
 8009d58:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009d5c:	4906      	ldr	r1, [pc, #24]	; (8009d78 <__assert_func+0x34>)
 8009d5e:	462b      	mov	r3, r5
 8009d60:	f000 fd34 	bl	800a7cc <fiprintf>
 8009d64:	f000 fe16 	bl	800a994 <abort>
 8009d68:	4b04      	ldr	r3, [pc, #16]	; (8009d7c <__assert_func+0x38>)
 8009d6a:	461c      	mov	r4, r3
 8009d6c:	e7f3      	b.n	8009d56 <__assert_func+0x12>
 8009d6e:	bf00      	nop
 8009d70:	2000008c 	.word	0x2000008c
 8009d74:	0800beb9 	.word	0x0800beb9
 8009d78:	0800bec6 	.word	0x0800bec6
 8009d7c:	0800bef4 	.word	0x0800bef4

08009d80 <_free_r>:
 8009d80:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009d82:	2900      	cmp	r1, #0
 8009d84:	d044      	beq.n	8009e10 <_free_r+0x90>
 8009d86:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009d8a:	9001      	str	r0, [sp, #4]
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	f1a1 0404 	sub.w	r4, r1, #4
 8009d92:	bfb8      	it	lt
 8009d94:	18e4      	addlt	r4, r4, r3
 8009d96:	f7ff fc49 	bl	800962c <__malloc_lock>
 8009d9a:	4a1e      	ldr	r2, [pc, #120]	; (8009e14 <_free_r+0x94>)
 8009d9c:	9801      	ldr	r0, [sp, #4]
 8009d9e:	6813      	ldr	r3, [r2, #0]
 8009da0:	b933      	cbnz	r3, 8009db0 <_free_r+0x30>
 8009da2:	6063      	str	r3, [r4, #4]
 8009da4:	6014      	str	r4, [r2, #0]
 8009da6:	b003      	add	sp, #12
 8009da8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009dac:	f7ff bc44 	b.w	8009638 <__malloc_unlock>
 8009db0:	42a3      	cmp	r3, r4
 8009db2:	d908      	bls.n	8009dc6 <_free_r+0x46>
 8009db4:	6825      	ldr	r5, [r4, #0]
 8009db6:	1961      	adds	r1, r4, r5
 8009db8:	428b      	cmp	r3, r1
 8009dba:	bf01      	itttt	eq
 8009dbc:	6819      	ldreq	r1, [r3, #0]
 8009dbe:	685b      	ldreq	r3, [r3, #4]
 8009dc0:	1949      	addeq	r1, r1, r5
 8009dc2:	6021      	streq	r1, [r4, #0]
 8009dc4:	e7ed      	b.n	8009da2 <_free_r+0x22>
 8009dc6:	461a      	mov	r2, r3
 8009dc8:	685b      	ldr	r3, [r3, #4]
 8009dca:	b10b      	cbz	r3, 8009dd0 <_free_r+0x50>
 8009dcc:	42a3      	cmp	r3, r4
 8009dce:	d9fa      	bls.n	8009dc6 <_free_r+0x46>
 8009dd0:	6811      	ldr	r1, [r2, #0]
 8009dd2:	1855      	adds	r5, r2, r1
 8009dd4:	42a5      	cmp	r5, r4
 8009dd6:	d10b      	bne.n	8009df0 <_free_r+0x70>
 8009dd8:	6824      	ldr	r4, [r4, #0]
 8009dda:	4421      	add	r1, r4
 8009ddc:	1854      	adds	r4, r2, r1
 8009dde:	42a3      	cmp	r3, r4
 8009de0:	6011      	str	r1, [r2, #0]
 8009de2:	d1e0      	bne.n	8009da6 <_free_r+0x26>
 8009de4:	681c      	ldr	r4, [r3, #0]
 8009de6:	685b      	ldr	r3, [r3, #4]
 8009de8:	6053      	str	r3, [r2, #4]
 8009dea:	440c      	add	r4, r1
 8009dec:	6014      	str	r4, [r2, #0]
 8009dee:	e7da      	b.n	8009da6 <_free_r+0x26>
 8009df0:	d902      	bls.n	8009df8 <_free_r+0x78>
 8009df2:	230c      	movs	r3, #12
 8009df4:	6003      	str	r3, [r0, #0]
 8009df6:	e7d6      	b.n	8009da6 <_free_r+0x26>
 8009df8:	6825      	ldr	r5, [r4, #0]
 8009dfa:	1961      	adds	r1, r4, r5
 8009dfc:	428b      	cmp	r3, r1
 8009dfe:	bf04      	itt	eq
 8009e00:	6819      	ldreq	r1, [r3, #0]
 8009e02:	685b      	ldreq	r3, [r3, #4]
 8009e04:	6063      	str	r3, [r4, #4]
 8009e06:	bf04      	itt	eq
 8009e08:	1949      	addeq	r1, r1, r5
 8009e0a:	6021      	streq	r1, [r4, #0]
 8009e0c:	6054      	str	r4, [r2, #4]
 8009e0e:	e7ca      	b.n	8009da6 <_free_r+0x26>
 8009e10:	b003      	add	sp, #12
 8009e12:	bd30      	pop	{r4, r5, pc}
 8009e14:	20003cc0 	.word	0x20003cc0

08009e18 <__ssputs_r>:
 8009e18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e1c:	688e      	ldr	r6, [r1, #8]
 8009e1e:	461f      	mov	r7, r3
 8009e20:	42be      	cmp	r6, r7
 8009e22:	680b      	ldr	r3, [r1, #0]
 8009e24:	4682      	mov	sl, r0
 8009e26:	460c      	mov	r4, r1
 8009e28:	4690      	mov	r8, r2
 8009e2a:	d82c      	bhi.n	8009e86 <__ssputs_r+0x6e>
 8009e2c:	898a      	ldrh	r2, [r1, #12]
 8009e2e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009e32:	d026      	beq.n	8009e82 <__ssputs_r+0x6a>
 8009e34:	6965      	ldr	r5, [r4, #20]
 8009e36:	6909      	ldr	r1, [r1, #16]
 8009e38:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009e3c:	eba3 0901 	sub.w	r9, r3, r1
 8009e40:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009e44:	1c7b      	adds	r3, r7, #1
 8009e46:	444b      	add	r3, r9
 8009e48:	106d      	asrs	r5, r5, #1
 8009e4a:	429d      	cmp	r5, r3
 8009e4c:	bf38      	it	cc
 8009e4e:	461d      	movcc	r5, r3
 8009e50:	0553      	lsls	r3, r2, #21
 8009e52:	d527      	bpl.n	8009ea4 <__ssputs_r+0x8c>
 8009e54:	4629      	mov	r1, r5
 8009e56:	f7ff fb69 	bl	800952c <_malloc_r>
 8009e5a:	4606      	mov	r6, r0
 8009e5c:	b360      	cbz	r0, 8009eb8 <__ssputs_r+0xa0>
 8009e5e:	6921      	ldr	r1, [r4, #16]
 8009e60:	464a      	mov	r2, r9
 8009e62:	f7ff ff60 	bl	8009d26 <memcpy>
 8009e66:	89a3      	ldrh	r3, [r4, #12]
 8009e68:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009e6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009e70:	81a3      	strh	r3, [r4, #12]
 8009e72:	6126      	str	r6, [r4, #16]
 8009e74:	6165      	str	r5, [r4, #20]
 8009e76:	444e      	add	r6, r9
 8009e78:	eba5 0509 	sub.w	r5, r5, r9
 8009e7c:	6026      	str	r6, [r4, #0]
 8009e7e:	60a5      	str	r5, [r4, #8]
 8009e80:	463e      	mov	r6, r7
 8009e82:	42be      	cmp	r6, r7
 8009e84:	d900      	bls.n	8009e88 <__ssputs_r+0x70>
 8009e86:	463e      	mov	r6, r7
 8009e88:	6820      	ldr	r0, [r4, #0]
 8009e8a:	4632      	mov	r2, r6
 8009e8c:	4641      	mov	r1, r8
 8009e8e:	f000 fd45 	bl	800a91c <memmove>
 8009e92:	68a3      	ldr	r3, [r4, #8]
 8009e94:	1b9b      	subs	r3, r3, r6
 8009e96:	60a3      	str	r3, [r4, #8]
 8009e98:	6823      	ldr	r3, [r4, #0]
 8009e9a:	4433      	add	r3, r6
 8009e9c:	6023      	str	r3, [r4, #0]
 8009e9e:	2000      	movs	r0, #0
 8009ea0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ea4:	462a      	mov	r2, r5
 8009ea6:	f000 fd7c 	bl	800a9a2 <_realloc_r>
 8009eaa:	4606      	mov	r6, r0
 8009eac:	2800      	cmp	r0, #0
 8009eae:	d1e0      	bne.n	8009e72 <__ssputs_r+0x5a>
 8009eb0:	6921      	ldr	r1, [r4, #16]
 8009eb2:	4650      	mov	r0, sl
 8009eb4:	f7ff ff64 	bl	8009d80 <_free_r>
 8009eb8:	230c      	movs	r3, #12
 8009eba:	f8ca 3000 	str.w	r3, [sl]
 8009ebe:	89a3      	ldrh	r3, [r4, #12]
 8009ec0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009ec4:	81a3      	strh	r3, [r4, #12]
 8009ec6:	f04f 30ff 	mov.w	r0, #4294967295
 8009eca:	e7e9      	b.n	8009ea0 <__ssputs_r+0x88>

08009ecc <_svfiprintf_r>:
 8009ecc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ed0:	4698      	mov	r8, r3
 8009ed2:	898b      	ldrh	r3, [r1, #12]
 8009ed4:	061b      	lsls	r3, r3, #24
 8009ed6:	b09d      	sub	sp, #116	; 0x74
 8009ed8:	4607      	mov	r7, r0
 8009eda:	460d      	mov	r5, r1
 8009edc:	4614      	mov	r4, r2
 8009ede:	d50e      	bpl.n	8009efe <_svfiprintf_r+0x32>
 8009ee0:	690b      	ldr	r3, [r1, #16]
 8009ee2:	b963      	cbnz	r3, 8009efe <_svfiprintf_r+0x32>
 8009ee4:	2140      	movs	r1, #64	; 0x40
 8009ee6:	f7ff fb21 	bl	800952c <_malloc_r>
 8009eea:	6028      	str	r0, [r5, #0]
 8009eec:	6128      	str	r0, [r5, #16]
 8009eee:	b920      	cbnz	r0, 8009efa <_svfiprintf_r+0x2e>
 8009ef0:	230c      	movs	r3, #12
 8009ef2:	603b      	str	r3, [r7, #0]
 8009ef4:	f04f 30ff 	mov.w	r0, #4294967295
 8009ef8:	e0d0      	b.n	800a09c <_svfiprintf_r+0x1d0>
 8009efa:	2340      	movs	r3, #64	; 0x40
 8009efc:	616b      	str	r3, [r5, #20]
 8009efe:	2300      	movs	r3, #0
 8009f00:	9309      	str	r3, [sp, #36]	; 0x24
 8009f02:	2320      	movs	r3, #32
 8009f04:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009f08:	f8cd 800c 	str.w	r8, [sp, #12]
 8009f0c:	2330      	movs	r3, #48	; 0x30
 8009f0e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a0b4 <_svfiprintf_r+0x1e8>
 8009f12:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009f16:	f04f 0901 	mov.w	r9, #1
 8009f1a:	4623      	mov	r3, r4
 8009f1c:	469a      	mov	sl, r3
 8009f1e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009f22:	b10a      	cbz	r2, 8009f28 <_svfiprintf_r+0x5c>
 8009f24:	2a25      	cmp	r2, #37	; 0x25
 8009f26:	d1f9      	bne.n	8009f1c <_svfiprintf_r+0x50>
 8009f28:	ebba 0b04 	subs.w	fp, sl, r4
 8009f2c:	d00b      	beq.n	8009f46 <_svfiprintf_r+0x7a>
 8009f2e:	465b      	mov	r3, fp
 8009f30:	4622      	mov	r2, r4
 8009f32:	4629      	mov	r1, r5
 8009f34:	4638      	mov	r0, r7
 8009f36:	f7ff ff6f 	bl	8009e18 <__ssputs_r>
 8009f3a:	3001      	adds	r0, #1
 8009f3c:	f000 80a9 	beq.w	800a092 <_svfiprintf_r+0x1c6>
 8009f40:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009f42:	445a      	add	r2, fp
 8009f44:	9209      	str	r2, [sp, #36]	; 0x24
 8009f46:	f89a 3000 	ldrb.w	r3, [sl]
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	f000 80a1 	beq.w	800a092 <_svfiprintf_r+0x1c6>
 8009f50:	2300      	movs	r3, #0
 8009f52:	f04f 32ff 	mov.w	r2, #4294967295
 8009f56:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009f5a:	f10a 0a01 	add.w	sl, sl, #1
 8009f5e:	9304      	str	r3, [sp, #16]
 8009f60:	9307      	str	r3, [sp, #28]
 8009f62:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009f66:	931a      	str	r3, [sp, #104]	; 0x68
 8009f68:	4654      	mov	r4, sl
 8009f6a:	2205      	movs	r2, #5
 8009f6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f70:	4850      	ldr	r0, [pc, #320]	; (800a0b4 <_svfiprintf_r+0x1e8>)
 8009f72:	f7f6 f94d 	bl	8000210 <memchr>
 8009f76:	9a04      	ldr	r2, [sp, #16]
 8009f78:	b9d8      	cbnz	r0, 8009fb2 <_svfiprintf_r+0xe6>
 8009f7a:	06d0      	lsls	r0, r2, #27
 8009f7c:	bf44      	itt	mi
 8009f7e:	2320      	movmi	r3, #32
 8009f80:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009f84:	0711      	lsls	r1, r2, #28
 8009f86:	bf44      	itt	mi
 8009f88:	232b      	movmi	r3, #43	; 0x2b
 8009f8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009f8e:	f89a 3000 	ldrb.w	r3, [sl]
 8009f92:	2b2a      	cmp	r3, #42	; 0x2a
 8009f94:	d015      	beq.n	8009fc2 <_svfiprintf_r+0xf6>
 8009f96:	9a07      	ldr	r2, [sp, #28]
 8009f98:	4654      	mov	r4, sl
 8009f9a:	2000      	movs	r0, #0
 8009f9c:	f04f 0c0a 	mov.w	ip, #10
 8009fa0:	4621      	mov	r1, r4
 8009fa2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009fa6:	3b30      	subs	r3, #48	; 0x30
 8009fa8:	2b09      	cmp	r3, #9
 8009faa:	d94d      	bls.n	800a048 <_svfiprintf_r+0x17c>
 8009fac:	b1b0      	cbz	r0, 8009fdc <_svfiprintf_r+0x110>
 8009fae:	9207      	str	r2, [sp, #28]
 8009fb0:	e014      	b.n	8009fdc <_svfiprintf_r+0x110>
 8009fb2:	eba0 0308 	sub.w	r3, r0, r8
 8009fb6:	fa09 f303 	lsl.w	r3, r9, r3
 8009fba:	4313      	orrs	r3, r2
 8009fbc:	9304      	str	r3, [sp, #16]
 8009fbe:	46a2      	mov	sl, r4
 8009fc0:	e7d2      	b.n	8009f68 <_svfiprintf_r+0x9c>
 8009fc2:	9b03      	ldr	r3, [sp, #12]
 8009fc4:	1d19      	adds	r1, r3, #4
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	9103      	str	r1, [sp, #12]
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	bfbb      	ittet	lt
 8009fce:	425b      	neglt	r3, r3
 8009fd0:	f042 0202 	orrlt.w	r2, r2, #2
 8009fd4:	9307      	strge	r3, [sp, #28]
 8009fd6:	9307      	strlt	r3, [sp, #28]
 8009fd8:	bfb8      	it	lt
 8009fda:	9204      	strlt	r2, [sp, #16]
 8009fdc:	7823      	ldrb	r3, [r4, #0]
 8009fde:	2b2e      	cmp	r3, #46	; 0x2e
 8009fe0:	d10c      	bne.n	8009ffc <_svfiprintf_r+0x130>
 8009fe2:	7863      	ldrb	r3, [r4, #1]
 8009fe4:	2b2a      	cmp	r3, #42	; 0x2a
 8009fe6:	d134      	bne.n	800a052 <_svfiprintf_r+0x186>
 8009fe8:	9b03      	ldr	r3, [sp, #12]
 8009fea:	1d1a      	adds	r2, r3, #4
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	9203      	str	r2, [sp, #12]
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	bfb8      	it	lt
 8009ff4:	f04f 33ff 	movlt.w	r3, #4294967295
 8009ff8:	3402      	adds	r4, #2
 8009ffa:	9305      	str	r3, [sp, #20]
 8009ffc:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800a0c4 <_svfiprintf_r+0x1f8>
 800a000:	7821      	ldrb	r1, [r4, #0]
 800a002:	2203      	movs	r2, #3
 800a004:	4650      	mov	r0, sl
 800a006:	f7f6 f903 	bl	8000210 <memchr>
 800a00a:	b138      	cbz	r0, 800a01c <_svfiprintf_r+0x150>
 800a00c:	9b04      	ldr	r3, [sp, #16]
 800a00e:	eba0 000a 	sub.w	r0, r0, sl
 800a012:	2240      	movs	r2, #64	; 0x40
 800a014:	4082      	lsls	r2, r0
 800a016:	4313      	orrs	r3, r2
 800a018:	3401      	adds	r4, #1
 800a01a:	9304      	str	r3, [sp, #16]
 800a01c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a020:	4825      	ldr	r0, [pc, #148]	; (800a0b8 <_svfiprintf_r+0x1ec>)
 800a022:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a026:	2206      	movs	r2, #6
 800a028:	f7f6 f8f2 	bl	8000210 <memchr>
 800a02c:	2800      	cmp	r0, #0
 800a02e:	d038      	beq.n	800a0a2 <_svfiprintf_r+0x1d6>
 800a030:	4b22      	ldr	r3, [pc, #136]	; (800a0bc <_svfiprintf_r+0x1f0>)
 800a032:	bb1b      	cbnz	r3, 800a07c <_svfiprintf_r+0x1b0>
 800a034:	9b03      	ldr	r3, [sp, #12]
 800a036:	3307      	adds	r3, #7
 800a038:	f023 0307 	bic.w	r3, r3, #7
 800a03c:	3308      	adds	r3, #8
 800a03e:	9303      	str	r3, [sp, #12]
 800a040:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a042:	4433      	add	r3, r6
 800a044:	9309      	str	r3, [sp, #36]	; 0x24
 800a046:	e768      	b.n	8009f1a <_svfiprintf_r+0x4e>
 800a048:	fb0c 3202 	mla	r2, ip, r2, r3
 800a04c:	460c      	mov	r4, r1
 800a04e:	2001      	movs	r0, #1
 800a050:	e7a6      	b.n	8009fa0 <_svfiprintf_r+0xd4>
 800a052:	2300      	movs	r3, #0
 800a054:	3401      	adds	r4, #1
 800a056:	9305      	str	r3, [sp, #20]
 800a058:	4619      	mov	r1, r3
 800a05a:	f04f 0c0a 	mov.w	ip, #10
 800a05e:	4620      	mov	r0, r4
 800a060:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a064:	3a30      	subs	r2, #48	; 0x30
 800a066:	2a09      	cmp	r2, #9
 800a068:	d903      	bls.n	800a072 <_svfiprintf_r+0x1a6>
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d0c6      	beq.n	8009ffc <_svfiprintf_r+0x130>
 800a06e:	9105      	str	r1, [sp, #20]
 800a070:	e7c4      	b.n	8009ffc <_svfiprintf_r+0x130>
 800a072:	fb0c 2101 	mla	r1, ip, r1, r2
 800a076:	4604      	mov	r4, r0
 800a078:	2301      	movs	r3, #1
 800a07a:	e7f0      	b.n	800a05e <_svfiprintf_r+0x192>
 800a07c:	ab03      	add	r3, sp, #12
 800a07e:	9300      	str	r3, [sp, #0]
 800a080:	462a      	mov	r2, r5
 800a082:	4b0f      	ldr	r3, [pc, #60]	; (800a0c0 <_svfiprintf_r+0x1f4>)
 800a084:	a904      	add	r1, sp, #16
 800a086:	4638      	mov	r0, r7
 800a088:	f3af 8000 	nop.w
 800a08c:	1c42      	adds	r2, r0, #1
 800a08e:	4606      	mov	r6, r0
 800a090:	d1d6      	bne.n	800a040 <_svfiprintf_r+0x174>
 800a092:	89ab      	ldrh	r3, [r5, #12]
 800a094:	065b      	lsls	r3, r3, #25
 800a096:	f53f af2d 	bmi.w	8009ef4 <_svfiprintf_r+0x28>
 800a09a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a09c:	b01d      	add	sp, #116	; 0x74
 800a09e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0a2:	ab03      	add	r3, sp, #12
 800a0a4:	9300      	str	r3, [sp, #0]
 800a0a6:	462a      	mov	r2, r5
 800a0a8:	4b05      	ldr	r3, [pc, #20]	; (800a0c0 <_svfiprintf_r+0x1f4>)
 800a0aa:	a904      	add	r1, sp, #16
 800a0ac:	4638      	mov	r0, r7
 800a0ae:	f000 f9bd 	bl	800a42c <_printf_i>
 800a0b2:	e7eb      	b.n	800a08c <_svfiprintf_r+0x1c0>
 800a0b4:	0800bef5 	.word	0x0800bef5
 800a0b8:	0800beff 	.word	0x0800beff
 800a0bc:	00000000 	.word	0x00000000
 800a0c0:	08009e19 	.word	0x08009e19
 800a0c4:	0800befb 	.word	0x0800befb

0800a0c8 <__sfputc_r>:
 800a0c8:	6893      	ldr	r3, [r2, #8]
 800a0ca:	3b01      	subs	r3, #1
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	b410      	push	{r4}
 800a0d0:	6093      	str	r3, [r2, #8]
 800a0d2:	da08      	bge.n	800a0e6 <__sfputc_r+0x1e>
 800a0d4:	6994      	ldr	r4, [r2, #24]
 800a0d6:	42a3      	cmp	r3, r4
 800a0d8:	db01      	blt.n	800a0de <__sfputc_r+0x16>
 800a0da:	290a      	cmp	r1, #10
 800a0dc:	d103      	bne.n	800a0e6 <__sfputc_r+0x1e>
 800a0de:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a0e2:	f7ff bc4a 	b.w	800997a <__swbuf_r>
 800a0e6:	6813      	ldr	r3, [r2, #0]
 800a0e8:	1c58      	adds	r0, r3, #1
 800a0ea:	6010      	str	r0, [r2, #0]
 800a0ec:	7019      	strb	r1, [r3, #0]
 800a0ee:	4608      	mov	r0, r1
 800a0f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a0f4:	4770      	bx	lr

0800a0f6 <__sfputs_r>:
 800a0f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0f8:	4606      	mov	r6, r0
 800a0fa:	460f      	mov	r7, r1
 800a0fc:	4614      	mov	r4, r2
 800a0fe:	18d5      	adds	r5, r2, r3
 800a100:	42ac      	cmp	r4, r5
 800a102:	d101      	bne.n	800a108 <__sfputs_r+0x12>
 800a104:	2000      	movs	r0, #0
 800a106:	e007      	b.n	800a118 <__sfputs_r+0x22>
 800a108:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a10c:	463a      	mov	r2, r7
 800a10e:	4630      	mov	r0, r6
 800a110:	f7ff ffda 	bl	800a0c8 <__sfputc_r>
 800a114:	1c43      	adds	r3, r0, #1
 800a116:	d1f3      	bne.n	800a100 <__sfputs_r+0xa>
 800a118:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a11c <_vfiprintf_r>:
 800a11c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a120:	460d      	mov	r5, r1
 800a122:	b09d      	sub	sp, #116	; 0x74
 800a124:	4614      	mov	r4, r2
 800a126:	4698      	mov	r8, r3
 800a128:	4606      	mov	r6, r0
 800a12a:	b118      	cbz	r0, 800a134 <_vfiprintf_r+0x18>
 800a12c:	6a03      	ldr	r3, [r0, #32]
 800a12e:	b90b      	cbnz	r3, 800a134 <_vfiprintf_r+0x18>
 800a130:	f7ff fb14 	bl	800975c <__sinit>
 800a134:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a136:	07d9      	lsls	r1, r3, #31
 800a138:	d405      	bmi.n	800a146 <_vfiprintf_r+0x2a>
 800a13a:	89ab      	ldrh	r3, [r5, #12]
 800a13c:	059a      	lsls	r2, r3, #22
 800a13e:	d402      	bmi.n	800a146 <_vfiprintf_r+0x2a>
 800a140:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a142:	f7ff fdee 	bl	8009d22 <__retarget_lock_acquire_recursive>
 800a146:	89ab      	ldrh	r3, [r5, #12]
 800a148:	071b      	lsls	r3, r3, #28
 800a14a:	d501      	bpl.n	800a150 <_vfiprintf_r+0x34>
 800a14c:	692b      	ldr	r3, [r5, #16]
 800a14e:	b99b      	cbnz	r3, 800a178 <_vfiprintf_r+0x5c>
 800a150:	4629      	mov	r1, r5
 800a152:	4630      	mov	r0, r6
 800a154:	f7ff fc4e 	bl	80099f4 <__swsetup_r>
 800a158:	b170      	cbz	r0, 800a178 <_vfiprintf_r+0x5c>
 800a15a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a15c:	07dc      	lsls	r4, r3, #31
 800a15e:	d504      	bpl.n	800a16a <_vfiprintf_r+0x4e>
 800a160:	f04f 30ff 	mov.w	r0, #4294967295
 800a164:	b01d      	add	sp, #116	; 0x74
 800a166:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a16a:	89ab      	ldrh	r3, [r5, #12]
 800a16c:	0598      	lsls	r0, r3, #22
 800a16e:	d4f7      	bmi.n	800a160 <_vfiprintf_r+0x44>
 800a170:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a172:	f7ff fdd7 	bl	8009d24 <__retarget_lock_release_recursive>
 800a176:	e7f3      	b.n	800a160 <_vfiprintf_r+0x44>
 800a178:	2300      	movs	r3, #0
 800a17a:	9309      	str	r3, [sp, #36]	; 0x24
 800a17c:	2320      	movs	r3, #32
 800a17e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a182:	f8cd 800c 	str.w	r8, [sp, #12]
 800a186:	2330      	movs	r3, #48	; 0x30
 800a188:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800a33c <_vfiprintf_r+0x220>
 800a18c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a190:	f04f 0901 	mov.w	r9, #1
 800a194:	4623      	mov	r3, r4
 800a196:	469a      	mov	sl, r3
 800a198:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a19c:	b10a      	cbz	r2, 800a1a2 <_vfiprintf_r+0x86>
 800a19e:	2a25      	cmp	r2, #37	; 0x25
 800a1a0:	d1f9      	bne.n	800a196 <_vfiprintf_r+0x7a>
 800a1a2:	ebba 0b04 	subs.w	fp, sl, r4
 800a1a6:	d00b      	beq.n	800a1c0 <_vfiprintf_r+0xa4>
 800a1a8:	465b      	mov	r3, fp
 800a1aa:	4622      	mov	r2, r4
 800a1ac:	4629      	mov	r1, r5
 800a1ae:	4630      	mov	r0, r6
 800a1b0:	f7ff ffa1 	bl	800a0f6 <__sfputs_r>
 800a1b4:	3001      	adds	r0, #1
 800a1b6:	f000 80a9 	beq.w	800a30c <_vfiprintf_r+0x1f0>
 800a1ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a1bc:	445a      	add	r2, fp
 800a1be:	9209      	str	r2, [sp, #36]	; 0x24
 800a1c0:	f89a 3000 	ldrb.w	r3, [sl]
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	f000 80a1 	beq.w	800a30c <_vfiprintf_r+0x1f0>
 800a1ca:	2300      	movs	r3, #0
 800a1cc:	f04f 32ff 	mov.w	r2, #4294967295
 800a1d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a1d4:	f10a 0a01 	add.w	sl, sl, #1
 800a1d8:	9304      	str	r3, [sp, #16]
 800a1da:	9307      	str	r3, [sp, #28]
 800a1dc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a1e0:	931a      	str	r3, [sp, #104]	; 0x68
 800a1e2:	4654      	mov	r4, sl
 800a1e4:	2205      	movs	r2, #5
 800a1e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1ea:	4854      	ldr	r0, [pc, #336]	; (800a33c <_vfiprintf_r+0x220>)
 800a1ec:	f7f6 f810 	bl	8000210 <memchr>
 800a1f0:	9a04      	ldr	r2, [sp, #16]
 800a1f2:	b9d8      	cbnz	r0, 800a22c <_vfiprintf_r+0x110>
 800a1f4:	06d1      	lsls	r1, r2, #27
 800a1f6:	bf44      	itt	mi
 800a1f8:	2320      	movmi	r3, #32
 800a1fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a1fe:	0713      	lsls	r3, r2, #28
 800a200:	bf44      	itt	mi
 800a202:	232b      	movmi	r3, #43	; 0x2b
 800a204:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a208:	f89a 3000 	ldrb.w	r3, [sl]
 800a20c:	2b2a      	cmp	r3, #42	; 0x2a
 800a20e:	d015      	beq.n	800a23c <_vfiprintf_r+0x120>
 800a210:	9a07      	ldr	r2, [sp, #28]
 800a212:	4654      	mov	r4, sl
 800a214:	2000      	movs	r0, #0
 800a216:	f04f 0c0a 	mov.w	ip, #10
 800a21a:	4621      	mov	r1, r4
 800a21c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a220:	3b30      	subs	r3, #48	; 0x30
 800a222:	2b09      	cmp	r3, #9
 800a224:	d94d      	bls.n	800a2c2 <_vfiprintf_r+0x1a6>
 800a226:	b1b0      	cbz	r0, 800a256 <_vfiprintf_r+0x13a>
 800a228:	9207      	str	r2, [sp, #28]
 800a22a:	e014      	b.n	800a256 <_vfiprintf_r+0x13a>
 800a22c:	eba0 0308 	sub.w	r3, r0, r8
 800a230:	fa09 f303 	lsl.w	r3, r9, r3
 800a234:	4313      	orrs	r3, r2
 800a236:	9304      	str	r3, [sp, #16]
 800a238:	46a2      	mov	sl, r4
 800a23a:	e7d2      	b.n	800a1e2 <_vfiprintf_r+0xc6>
 800a23c:	9b03      	ldr	r3, [sp, #12]
 800a23e:	1d19      	adds	r1, r3, #4
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	9103      	str	r1, [sp, #12]
 800a244:	2b00      	cmp	r3, #0
 800a246:	bfbb      	ittet	lt
 800a248:	425b      	neglt	r3, r3
 800a24a:	f042 0202 	orrlt.w	r2, r2, #2
 800a24e:	9307      	strge	r3, [sp, #28]
 800a250:	9307      	strlt	r3, [sp, #28]
 800a252:	bfb8      	it	lt
 800a254:	9204      	strlt	r2, [sp, #16]
 800a256:	7823      	ldrb	r3, [r4, #0]
 800a258:	2b2e      	cmp	r3, #46	; 0x2e
 800a25a:	d10c      	bne.n	800a276 <_vfiprintf_r+0x15a>
 800a25c:	7863      	ldrb	r3, [r4, #1]
 800a25e:	2b2a      	cmp	r3, #42	; 0x2a
 800a260:	d134      	bne.n	800a2cc <_vfiprintf_r+0x1b0>
 800a262:	9b03      	ldr	r3, [sp, #12]
 800a264:	1d1a      	adds	r2, r3, #4
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	9203      	str	r2, [sp, #12]
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	bfb8      	it	lt
 800a26e:	f04f 33ff 	movlt.w	r3, #4294967295
 800a272:	3402      	adds	r4, #2
 800a274:	9305      	str	r3, [sp, #20]
 800a276:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800a34c <_vfiprintf_r+0x230>
 800a27a:	7821      	ldrb	r1, [r4, #0]
 800a27c:	2203      	movs	r2, #3
 800a27e:	4650      	mov	r0, sl
 800a280:	f7f5 ffc6 	bl	8000210 <memchr>
 800a284:	b138      	cbz	r0, 800a296 <_vfiprintf_r+0x17a>
 800a286:	9b04      	ldr	r3, [sp, #16]
 800a288:	eba0 000a 	sub.w	r0, r0, sl
 800a28c:	2240      	movs	r2, #64	; 0x40
 800a28e:	4082      	lsls	r2, r0
 800a290:	4313      	orrs	r3, r2
 800a292:	3401      	adds	r4, #1
 800a294:	9304      	str	r3, [sp, #16]
 800a296:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a29a:	4829      	ldr	r0, [pc, #164]	; (800a340 <_vfiprintf_r+0x224>)
 800a29c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a2a0:	2206      	movs	r2, #6
 800a2a2:	f7f5 ffb5 	bl	8000210 <memchr>
 800a2a6:	2800      	cmp	r0, #0
 800a2a8:	d03f      	beq.n	800a32a <_vfiprintf_r+0x20e>
 800a2aa:	4b26      	ldr	r3, [pc, #152]	; (800a344 <_vfiprintf_r+0x228>)
 800a2ac:	bb1b      	cbnz	r3, 800a2f6 <_vfiprintf_r+0x1da>
 800a2ae:	9b03      	ldr	r3, [sp, #12]
 800a2b0:	3307      	adds	r3, #7
 800a2b2:	f023 0307 	bic.w	r3, r3, #7
 800a2b6:	3308      	adds	r3, #8
 800a2b8:	9303      	str	r3, [sp, #12]
 800a2ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a2bc:	443b      	add	r3, r7
 800a2be:	9309      	str	r3, [sp, #36]	; 0x24
 800a2c0:	e768      	b.n	800a194 <_vfiprintf_r+0x78>
 800a2c2:	fb0c 3202 	mla	r2, ip, r2, r3
 800a2c6:	460c      	mov	r4, r1
 800a2c8:	2001      	movs	r0, #1
 800a2ca:	e7a6      	b.n	800a21a <_vfiprintf_r+0xfe>
 800a2cc:	2300      	movs	r3, #0
 800a2ce:	3401      	adds	r4, #1
 800a2d0:	9305      	str	r3, [sp, #20]
 800a2d2:	4619      	mov	r1, r3
 800a2d4:	f04f 0c0a 	mov.w	ip, #10
 800a2d8:	4620      	mov	r0, r4
 800a2da:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a2de:	3a30      	subs	r2, #48	; 0x30
 800a2e0:	2a09      	cmp	r2, #9
 800a2e2:	d903      	bls.n	800a2ec <_vfiprintf_r+0x1d0>
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d0c6      	beq.n	800a276 <_vfiprintf_r+0x15a>
 800a2e8:	9105      	str	r1, [sp, #20]
 800a2ea:	e7c4      	b.n	800a276 <_vfiprintf_r+0x15a>
 800a2ec:	fb0c 2101 	mla	r1, ip, r1, r2
 800a2f0:	4604      	mov	r4, r0
 800a2f2:	2301      	movs	r3, #1
 800a2f4:	e7f0      	b.n	800a2d8 <_vfiprintf_r+0x1bc>
 800a2f6:	ab03      	add	r3, sp, #12
 800a2f8:	9300      	str	r3, [sp, #0]
 800a2fa:	462a      	mov	r2, r5
 800a2fc:	4b12      	ldr	r3, [pc, #72]	; (800a348 <_vfiprintf_r+0x22c>)
 800a2fe:	a904      	add	r1, sp, #16
 800a300:	4630      	mov	r0, r6
 800a302:	f3af 8000 	nop.w
 800a306:	4607      	mov	r7, r0
 800a308:	1c78      	adds	r0, r7, #1
 800a30a:	d1d6      	bne.n	800a2ba <_vfiprintf_r+0x19e>
 800a30c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a30e:	07d9      	lsls	r1, r3, #31
 800a310:	d405      	bmi.n	800a31e <_vfiprintf_r+0x202>
 800a312:	89ab      	ldrh	r3, [r5, #12]
 800a314:	059a      	lsls	r2, r3, #22
 800a316:	d402      	bmi.n	800a31e <_vfiprintf_r+0x202>
 800a318:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a31a:	f7ff fd03 	bl	8009d24 <__retarget_lock_release_recursive>
 800a31e:	89ab      	ldrh	r3, [r5, #12]
 800a320:	065b      	lsls	r3, r3, #25
 800a322:	f53f af1d 	bmi.w	800a160 <_vfiprintf_r+0x44>
 800a326:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a328:	e71c      	b.n	800a164 <_vfiprintf_r+0x48>
 800a32a:	ab03      	add	r3, sp, #12
 800a32c:	9300      	str	r3, [sp, #0]
 800a32e:	462a      	mov	r2, r5
 800a330:	4b05      	ldr	r3, [pc, #20]	; (800a348 <_vfiprintf_r+0x22c>)
 800a332:	a904      	add	r1, sp, #16
 800a334:	4630      	mov	r0, r6
 800a336:	f000 f879 	bl	800a42c <_printf_i>
 800a33a:	e7e4      	b.n	800a306 <_vfiprintf_r+0x1ea>
 800a33c:	0800bef5 	.word	0x0800bef5
 800a340:	0800beff 	.word	0x0800beff
 800a344:	00000000 	.word	0x00000000
 800a348:	0800a0f7 	.word	0x0800a0f7
 800a34c:	0800befb 	.word	0x0800befb

0800a350 <_printf_common>:
 800a350:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a354:	4616      	mov	r6, r2
 800a356:	4699      	mov	r9, r3
 800a358:	688a      	ldr	r2, [r1, #8]
 800a35a:	690b      	ldr	r3, [r1, #16]
 800a35c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a360:	4293      	cmp	r3, r2
 800a362:	bfb8      	it	lt
 800a364:	4613      	movlt	r3, r2
 800a366:	6033      	str	r3, [r6, #0]
 800a368:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a36c:	4607      	mov	r7, r0
 800a36e:	460c      	mov	r4, r1
 800a370:	b10a      	cbz	r2, 800a376 <_printf_common+0x26>
 800a372:	3301      	adds	r3, #1
 800a374:	6033      	str	r3, [r6, #0]
 800a376:	6823      	ldr	r3, [r4, #0]
 800a378:	0699      	lsls	r1, r3, #26
 800a37a:	bf42      	ittt	mi
 800a37c:	6833      	ldrmi	r3, [r6, #0]
 800a37e:	3302      	addmi	r3, #2
 800a380:	6033      	strmi	r3, [r6, #0]
 800a382:	6825      	ldr	r5, [r4, #0]
 800a384:	f015 0506 	ands.w	r5, r5, #6
 800a388:	d106      	bne.n	800a398 <_printf_common+0x48>
 800a38a:	f104 0a19 	add.w	sl, r4, #25
 800a38e:	68e3      	ldr	r3, [r4, #12]
 800a390:	6832      	ldr	r2, [r6, #0]
 800a392:	1a9b      	subs	r3, r3, r2
 800a394:	42ab      	cmp	r3, r5
 800a396:	dc26      	bgt.n	800a3e6 <_printf_common+0x96>
 800a398:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a39c:	1e13      	subs	r3, r2, #0
 800a39e:	6822      	ldr	r2, [r4, #0]
 800a3a0:	bf18      	it	ne
 800a3a2:	2301      	movne	r3, #1
 800a3a4:	0692      	lsls	r2, r2, #26
 800a3a6:	d42b      	bmi.n	800a400 <_printf_common+0xb0>
 800a3a8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a3ac:	4649      	mov	r1, r9
 800a3ae:	4638      	mov	r0, r7
 800a3b0:	47c0      	blx	r8
 800a3b2:	3001      	adds	r0, #1
 800a3b4:	d01e      	beq.n	800a3f4 <_printf_common+0xa4>
 800a3b6:	6823      	ldr	r3, [r4, #0]
 800a3b8:	6922      	ldr	r2, [r4, #16]
 800a3ba:	f003 0306 	and.w	r3, r3, #6
 800a3be:	2b04      	cmp	r3, #4
 800a3c0:	bf02      	ittt	eq
 800a3c2:	68e5      	ldreq	r5, [r4, #12]
 800a3c4:	6833      	ldreq	r3, [r6, #0]
 800a3c6:	1aed      	subeq	r5, r5, r3
 800a3c8:	68a3      	ldr	r3, [r4, #8]
 800a3ca:	bf0c      	ite	eq
 800a3cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a3d0:	2500      	movne	r5, #0
 800a3d2:	4293      	cmp	r3, r2
 800a3d4:	bfc4      	itt	gt
 800a3d6:	1a9b      	subgt	r3, r3, r2
 800a3d8:	18ed      	addgt	r5, r5, r3
 800a3da:	2600      	movs	r6, #0
 800a3dc:	341a      	adds	r4, #26
 800a3de:	42b5      	cmp	r5, r6
 800a3e0:	d11a      	bne.n	800a418 <_printf_common+0xc8>
 800a3e2:	2000      	movs	r0, #0
 800a3e4:	e008      	b.n	800a3f8 <_printf_common+0xa8>
 800a3e6:	2301      	movs	r3, #1
 800a3e8:	4652      	mov	r2, sl
 800a3ea:	4649      	mov	r1, r9
 800a3ec:	4638      	mov	r0, r7
 800a3ee:	47c0      	blx	r8
 800a3f0:	3001      	adds	r0, #1
 800a3f2:	d103      	bne.n	800a3fc <_printf_common+0xac>
 800a3f4:	f04f 30ff 	mov.w	r0, #4294967295
 800a3f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3fc:	3501      	adds	r5, #1
 800a3fe:	e7c6      	b.n	800a38e <_printf_common+0x3e>
 800a400:	18e1      	adds	r1, r4, r3
 800a402:	1c5a      	adds	r2, r3, #1
 800a404:	2030      	movs	r0, #48	; 0x30
 800a406:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a40a:	4422      	add	r2, r4
 800a40c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a410:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a414:	3302      	adds	r3, #2
 800a416:	e7c7      	b.n	800a3a8 <_printf_common+0x58>
 800a418:	2301      	movs	r3, #1
 800a41a:	4622      	mov	r2, r4
 800a41c:	4649      	mov	r1, r9
 800a41e:	4638      	mov	r0, r7
 800a420:	47c0      	blx	r8
 800a422:	3001      	adds	r0, #1
 800a424:	d0e6      	beq.n	800a3f4 <_printf_common+0xa4>
 800a426:	3601      	adds	r6, #1
 800a428:	e7d9      	b.n	800a3de <_printf_common+0x8e>
	...

0800a42c <_printf_i>:
 800a42c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a430:	7e0f      	ldrb	r7, [r1, #24]
 800a432:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a434:	2f78      	cmp	r7, #120	; 0x78
 800a436:	4691      	mov	r9, r2
 800a438:	4680      	mov	r8, r0
 800a43a:	460c      	mov	r4, r1
 800a43c:	469a      	mov	sl, r3
 800a43e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a442:	d807      	bhi.n	800a454 <_printf_i+0x28>
 800a444:	2f62      	cmp	r7, #98	; 0x62
 800a446:	d80a      	bhi.n	800a45e <_printf_i+0x32>
 800a448:	2f00      	cmp	r7, #0
 800a44a:	f000 80d4 	beq.w	800a5f6 <_printf_i+0x1ca>
 800a44e:	2f58      	cmp	r7, #88	; 0x58
 800a450:	f000 80c0 	beq.w	800a5d4 <_printf_i+0x1a8>
 800a454:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a458:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a45c:	e03a      	b.n	800a4d4 <_printf_i+0xa8>
 800a45e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a462:	2b15      	cmp	r3, #21
 800a464:	d8f6      	bhi.n	800a454 <_printf_i+0x28>
 800a466:	a101      	add	r1, pc, #4	; (adr r1, 800a46c <_printf_i+0x40>)
 800a468:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a46c:	0800a4c5 	.word	0x0800a4c5
 800a470:	0800a4d9 	.word	0x0800a4d9
 800a474:	0800a455 	.word	0x0800a455
 800a478:	0800a455 	.word	0x0800a455
 800a47c:	0800a455 	.word	0x0800a455
 800a480:	0800a455 	.word	0x0800a455
 800a484:	0800a4d9 	.word	0x0800a4d9
 800a488:	0800a455 	.word	0x0800a455
 800a48c:	0800a455 	.word	0x0800a455
 800a490:	0800a455 	.word	0x0800a455
 800a494:	0800a455 	.word	0x0800a455
 800a498:	0800a5dd 	.word	0x0800a5dd
 800a49c:	0800a505 	.word	0x0800a505
 800a4a0:	0800a597 	.word	0x0800a597
 800a4a4:	0800a455 	.word	0x0800a455
 800a4a8:	0800a455 	.word	0x0800a455
 800a4ac:	0800a5ff 	.word	0x0800a5ff
 800a4b0:	0800a455 	.word	0x0800a455
 800a4b4:	0800a505 	.word	0x0800a505
 800a4b8:	0800a455 	.word	0x0800a455
 800a4bc:	0800a455 	.word	0x0800a455
 800a4c0:	0800a59f 	.word	0x0800a59f
 800a4c4:	682b      	ldr	r3, [r5, #0]
 800a4c6:	1d1a      	adds	r2, r3, #4
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	602a      	str	r2, [r5, #0]
 800a4cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a4d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a4d4:	2301      	movs	r3, #1
 800a4d6:	e09f      	b.n	800a618 <_printf_i+0x1ec>
 800a4d8:	6820      	ldr	r0, [r4, #0]
 800a4da:	682b      	ldr	r3, [r5, #0]
 800a4dc:	0607      	lsls	r7, r0, #24
 800a4de:	f103 0104 	add.w	r1, r3, #4
 800a4e2:	6029      	str	r1, [r5, #0]
 800a4e4:	d501      	bpl.n	800a4ea <_printf_i+0xbe>
 800a4e6:	681e      	ldr	r6, [r3, #0]
 800a4e8:	e003      	b.n	800a4f2 <_printf_i+0xc6>
 800a4ea:	0646      	lsls	r6, r0, #25
 800a4ec:	d5fb      	bpl.n	800a4e6 <_printf_i+0xba>
 800a4ee:	f9b3 6000 	ldrsh.w	r6, [r3]
 800a4f2:	2e00      	cmp	r6, #0
 800a4f4:	da03      	bge.n	800a4fe <_printf_i+0xd2>
 800a4f6:	232d      	movs	r3, #45	; 0x2d
 800a4f8:	4276      	negs	r6, r6
 800a4fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a4fe:	485a      	ldr	r0, [pc, #360]	; (800a668 <_printf_i+0x23c>)
 800a500:	230a      	movs	r3, #10
 800a502:	e012      	b.n	800a52a <_printf_i+0xfe>
 800a504:	682b      	ldr	r3, [r5, #0]
 800a506:	6820      	ldr	r0, [r4, #0]
 800a508:	1d19      	adds	r1, r3, #4
 800a50a:	6029      	str	r1, [r5, #0]
 800a50c:	0605      	lsls	r5, r0, #24
 800a50e:	d501      	bpl.n	800a514 <_printf_i+0xe8>
 800a510:	681e      	ldr	r6, [r3, #0]
 800a512:	e002      	b.n	800a51a <_printf_i+0xee>
 800a514:	0641      	lsls	r1, r0, #25
 800a516:	d5fb      	bpl.n	800a510 <_printf_i+0xe4>
 800a518:	881e      	ldrh	r6, [r3, #0]
 800a51a:	4853      	ldr	r0, [pc, #332]	; (800a668 <_printf_i+0x23c>)
 800a51c:	2f6f      	cmp	r7, #111	; 0x6f
 800a51e:	bf0c      	ite	eq
 800a520:	2308      	moveq	r3, #8
 800a522:	230a      	movne	r3, #10
 800a524:	2100      	movs	r1, #0
 800a526:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a52a:	6865      	ldr	r5, [r4, #4]
 800a52c:	60a5      	str	r5, [r4, #8]
 800a52e:	2d00      	cmp	r5, #0
 800a530:	bfa2      	ittt	ge
 800a532:	6821      	ldrge	r1, [r4, #0]
 800a534:	f021 0104 	bicge.w	r1, r1, #4
 800a538:	6021      	strge	r1, [r4, #0]
 800a53a:	b90e      	cbnz	r6, 800a540 <_printf_i+0x114>
 800a53c:	2d00      	cmp	r5, #0
 800a53e:	d04b      	beq.n	800a5d8 <_printf_i+0x1ac>
 800a540:	4615      	mov	r5, r2
 800a542:	fbb6 f1f3 	udiv	r1, r6, r3
 800a546:	fb03 6711 	mls	r7, r3, r1, r6
 800a54a:	5dc7      	ldrb	r7, [r0, r7]
 800a54c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a550:	4637      	mov	r7, r6
 800a552:	42bb      	cmp	r3, r7
 800a554:	460e      	mov	r6, r1
 800a556:	d9f4      	bls.n	800a542 <_printf_i+0x116>
 800a558:	2b08      	cmp	r3, #8
 800a55a:	d10b      	bne.n	800a574 <_printf_i+0x148>
 800a55c:	6823      	ldr	r3, [r4, #0]
 800a55e:	07de      	lsls	r6, r3, #31
 800a560:	d508      	bpl.n	800a574 <_printf_i+0x148>
 800a562:	6923      	ldr	r3, [r4, #16]
 800a564:	6861      	ldr	r1, [r4, #4]
 800a566:	4299      	cmp	r1, r3
 800a568:	bfde      	ittt	le
 800a56a:	2330      	movle	r3, #48	; 0x30
 800a56c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a570:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a574:	1b52      	subs	r2, r2, r5
 800a576:	6122      	str	r2, [r4, #16]
 800a578:	f8cd a000 	str.w	sl, [sp]
 800a57c:	464b      	mov	r3, r9
 800a57e:	aa03      	add	r2, sp, #12
 800a580:	4621      	mov	r1, r4
 800a582:	4640      	mov	r0, r8
 800a584:	f7ff fee4 	bl	800a350 <_printf_common>
 800a588:	3001      	adds	r0, #1
 800a58a:	d14a      	bne.n	800a622 <_printf_i+0x1f6>
 800a58c:	f04f 30ff 	mov.w	r0, #4294967295
 800a590:	b004      	add	sp, #16
 800a592:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a596:	6823      	ldr	r3, [r4, #0]
 800a598:	f043 0320 	orr.w	r3, r3, #32
 800a59c:	6023      	str	r3, [r4, #0]
 800a59e:	4833      	ldr	r0, [pc, #204]	; (800a66c <_printf_i+0x240>)
 800a5a0:	2778      	movs	r7, #120	; 0x78
 800a5a2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a5a6:	6823      	ldr	r3, [r4, #0]
 800a5a8:	6829      	ldr	r1, [r5, #0]
 800a5aa:	061f      	lsls	r7, r3, #24
 800a5ac:	f851 6b04 	ldr.w	r6, [r1], #4
 800a5b0:	d402      	bmi.n	800a5b8 <_printf_i+0x18c>
 800a5b2:	065f      	lsls	r7, r3, #25
 800a5b4:	bf48      	it	mi
 800a5b6:	b2b6      	uxthmi	r6, r6
 800a5b8:	07df      	lsls	r7, r3, #31
 800a5ba:	bf48      	it	mi
 800a5bc:	f043 0320 	orrmi.w	r3, r3, #32
 800a5c0:	6029      	str	r1, [r5, #0]
 800a5c2:	bf48      	it	mi
 800a5c4:	6023      	strmi	r3, [r4, #0]
 800a5c6:	b91e      	cbnz	r6, 800a5d0 <_printf_i+0x1a4>
 800a5c8:	6823      	ldr	r3, [r4, #0]
 800a5ca:	f023 0320 	bic.w	r3, r3, #32
 800a5ce:	6023      	str	r3, [r4, #0]
 800a5d0:	2310      	movs	r3, #16
 800a5d2:	e7a7      	b.n	800a524 <_printf_i+0xf8>
 800a5d4:	4824      	ldr	r0, [pc, #144]	; (800a668 <_printf_i+0x23c>)
 800a5d6:	e7e4      	b.n	800a5a2 <_printf_i+0x176>
 800a5d8:	4615      	mov	r5, r2
 800a5da:	e7bd      	b.n	800a558 <_printf_i+0x12c>
 800a5dc:	682b      	ldr	r3, [r5, #0]
 800a5de:	6826      	ldr	r6, [r4, #0]
 800a5e0:	6961      	ldr	r1, [r4, #20]
 800a5e2:	1d18      	adds	r0, r3, #4
 800a5e4:	6028      	str	r0, [r5, #0]
 800a5e6:	0635      	lsls	r5, r6, #24
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	d501      	bpl.n	800a5f0 <_printf_i+0x1c4>
 800a5ec:	6019      	str	r1, [r3, #0]
 800a5ee:	e002      	b.n	800a5f6 <_printf_i+0x1ca>
 800a5f0:	0670      	lsls	r0, r6, #25
 800a5f2:	d5fb      	bpl.n	800a5ec <_printf_i+0x1c0>
 800a5f4:	8019      	strh	r1, [r3, #0]
 800a5f6:	2300      	movs	r3, #0
 800a5f8:	6123      	str	r3, [r4, #16]
 800a5fa:	4615      	mov	r5, r2
 800a5fc:	e7bc      	b.n	800a578 <_printf_i+0x14c>
 800a5fe:	682b      	ldr	r3, [r5, #0]
 800a600:	1d1a      	adds	r2, r3, #4
 800a602:	602a      	str	r2, [r5, #0]
 800a604:	681d      	ldr	r5, [r3, #0]
 800a606:	6862      	ldr	r2, [r4, #4]
 800a608:	2100      	movs	r1, #0
 800a60a:	4628      	mov	r0, r5
 800a60c:	f7f5 fe00 	bl	8000210 <memchr>
 800a610:	b108      	cbz	r0, 800a616 <_printf_i+0x1ea>
 800a612:	1b40      	subs	r0, r0, r5
 800a614:	6060      	str	r0, [r4, #4]
 800a616:	6863      	ldr	r3, [r4, #4]
 800a618:	6123      	str	r3, [r4, #16]
 800a61a:	2300      	movs	r3, #0
 800a61c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a620:	e7aa      	b.n	800a578 <_printf_i+0x14c>
 800a622:	6923      	ldr	r3, [r4, #16]
 800a624:	462a      	mov	r2, r5
 800a626:	4649      	mov	r1, r9
 800a628:	4640      	mov	r0, r8
 800a62a:	47d0      	blx	sl
 800a62c:	3001      	adds	r0, #1
 800a62e:	d0ad      	beq.n	800a58c <_printf_i+0x160>
 800a630:	6823      	ldr	r3, [r4, #0]
 800a632:	079b      	lsls	r3, r3, #30
 800a634:	d413      	bmi.n	800a65e <_printf_i+0x232>
 800a636:	68e0      	ldr	r0, [r4, #12]
 800a638:	9b03      	ldr	r3, [sp, #12]
 800a63a:	4298      	cmp	r0, r3
 800a63c:	bfb8      	it	lt
 800a63e:	4618      	movlt	r0, r3
 800a640:	e7a6      	b.n	800a590 <_printf_i+0x164>
 800a642:	2301      	movs	r3, #1
 800a644:	4632      	mov	r2, r6
 800a646:	4649      	mov	r1, r9
 800a648:	4640      	mov	r0, r8
 800a64a:	47d0      	blx	sl
 800a64c:	3001      	adds	r0, #1
 800a64e:	d09d      	beq.n	800a58c <_printf_i+0x160>
 800a650:	3501      	adds	r5, #1
 800a652:	68e3      	ldr	r3, [r4, #12]
 800a654:	9903      	ldr	r1, [sp, #12]
 800a656:	1a5b      	subs	r3, r3, r1
 800a658:	42ab      	cmp	r3, r5
 800a65a:	dcf2      	bgt.n	800a642 <_printf_i+0x216>
 800a65c:	e7eb      	b.n	800a636 <_printf_i+0x20a>
 800a65e:	2500      	movs	r5, #0
 800a660:	f104 0619 	add.w	r6, r4, #25
 800a664:	e7f5      	b.n	800a652 <_printf_i+0x226>
 800a666:	bf00      	nop
 800a668:	0800bf06 	.word	0x0800bf06
 800a66c:	0800bf17 	.word	0x0800bf17

0800a670 <__sflush_r>:
 800a670:	898a      	ldrh	r2, [r1, #12]
 800a672:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a676:	4605      	mov	r5, r0
 800a678:	0710      	lsls	r0, r2, #28
 800a67a:	460c      	mov	r4, r1
 800a67c:	d458      	bmi.n	800a730 <__sflush_r+0xc0>
 800a67e:	684b      	ldr	r3, [r1, #4]
 800a680:	2b00      	cmp	r3, #0
 800a682:	dc05      	bgt.n	800a690 <__sflush_r+0x20>
 800a684:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a686:	2b00      	cmp	r3, #0
 800a688:	dc02      	bgt.n	800a690 <__sflush_r+0x20>
 800a68a:	2000      	movs	r0, #0
 800a68c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a690:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a692:	2e00      	cmp	r6, #0
 800a694:	d0f9      	beq.n	800a68a <__sflush_r+0x1a>
 800a696:	2300      	movs	r3, #0
 800a698:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a69c:	682f      	ldr	r7, [r5, #0]
 800a69e:	6a21      	ldr	r1, [r4, #32]
 800a6a0:	602b      	str	r3, [r5, #0]
 800a6a2:	d032      	beq.n	800a70a <__sflush_r+0x9a>
 800a6a4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a6a6:	89a3      	ldrh	r3, [r4, #12]
 800a6a8:	075a      	lsls	r2, r3, #29
 800a6aa:	d505      	bpl.n	800a6b8 <__sflush_r+0x48>
 800a6ac:	6863      	ldr	r3, [r4, #4]
 800a6ae:	1ac0      	subs	r0, r0, r3
 800a6b0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a6b2:	b10b      	cbz	r3, 800a6b8 <__sflush_r+0x48>
 800a6b4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a6b6:	1ac0      	subs	r0, r0, r3
 800a6b8:	2300      	movs	r3, #0
 800a6ba:	4602      	mov	r2, r0
 800a6bc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a6be:	6a21      	ldr	r1, [r4, #32]
 800a6c0:	4628      	mov	r0, r5
 800a6c2:	47b0      	blx	r6
 800a6c4:	1c43      	adds	r3, r0, #1
 800a6c6:	89a3      	ldrh	r3, [r4, #12]
 800a6c8:	d106      	bne.n	800a6d8 <__sflush_r+0x68>
 800a6ca:	6829      	ldr	r1, [r5, #0]
 800a6cc:	291d      	cmp	r1, #29
 800a6ce:	d82b      	bhi.n	800a728 <__sflush_r+0xb8>
 800a6d0:	4a29      	ldr	r2, [pc, #164]	; (800a778 <__sflush_r+0x108>)
 800a6d2:	410a      	asrs	r2, r1
 800a6d4:	07d6      	lsls	r6, r2, #31
 800a6d6:	d427      	bmi.n	800a728 <__sflush_r+0xb8>
 800a6d8:	2200      	movs	r2, #0
 800a6da:	6062      	str	r2, [r4, #4]
 800a6dc:	04d9      	lsls	r1, r3, #19
 800a6de:	6922      	ldr	r2, [r4, #16]
 800a6e0:	6022      	str	r2, [r4, #0]
 800a6e2:	d504      	bpl.n	800a6ee <__sflush_r+0x7e>
 800a6e4:	1c42      	adds	r2, r0, #1
 800a6e6:	d101      	bne.n	800a6ec <__sflush_r+0x7c>
 800a6e8:	682b      	ldr	r3, [r5, #0]
 800a6ea:	b903      	cbnz	r3, 800a6ee <__sflush_r+0x7e>
 800a6ec:	6560      	str	r0, [r4, #84]	; 0x54
 800a6ee:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a6f0:	602f      	str	r7, [r5, #0]
 800a6f2:	2900      	cmp	r1, #0
 800a6f4:	d0c9      	beq.n	800a68a <__sflush_r+0x1a>
 800a6f6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a6fa:	4299      	cmp	r1, r3
 800a6fc:	d002      	beq.n	800a704 <__sflush_r+0x94>
 800a6fe:	4628      	mov	r0, r5
 800a700:	f7ff fb3e 	bl	8009d80 <_free_r>
 800a704:	2000      	movs	r0, #0
 800a706:	6360      	str	r0, [r4, #52]	; 0x34
 800a708:	e7c0      	b.n	800a68c <__sflush_r+0x1c>
 800a70a:	2301      	movs	r3, #1
 800a70c:	4628      	mov	r0, r5
 800a70e:	47b0      	blx	r6
 800a710:	1c41      	adds	r1, r0, #1
 800a712:	d1c8      	bne.n	800a6a6 <__sflush_r+0x36>
 800a714:	682b      	ldr	r3, [r5, #0]
 800a716:	2b00      	cmp	r3, #0
 800a718:	d0c5      	beq.n	800a6a6 <__sflush_r+0x36>
 800a71a:	2b1d      	cmp	r3, #29
 800a71c:	d001      	beq.n	800a722 <__sflush_r+0xb2>
 800a71e:	2b16      	cmp	r3, #22
 800a720:	d101      	bne.n	800a726 <__sflush_r+0xb6>
 800a722:	602f      	str	r7, [r5, #0]
 800a724:	e7b1      	b.n	800a68a <__sflush_r+0x1a>
 800a726:	89a3      	ldrh	r3, [r4, #12]
 800a728:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a72c:	81a3      	strh	r3, [r4, #12]
 800a72e:	e7ad      	b.n	800a68c <__sflush_r+0x1c>
 800a730:	690f      	ldr	r7, [r1, #16]
 800a732:	2f00      	cmp	r7, #0
 800a734:	d0a9      	beq.n	800a68a <__sflush_r+0x1a>
 800a736:	0793      	lsls	r3, r2, #30
 800a738:	680e      	ldr	r6, [r1, #0]
 800a73a:	bf08      	it	eq
 800a73c:	694b      	ldreq	r3, [r1, #20]
 800a73e:	600f      	str	r7, [r1, #0]
 800a740:	bf18      	it	ne
 800a742:	2300      	movne	r3, #0
 800a744:	eba6 0807 	sub.w	r8, r6, r7
 800a748:	608b      	str	r3, [r1, #8]
 800a74a:	f1b8 0f00 	cmp.w	r8, #0
 800a74e:	dd9c      	ble.n	800a68a <__sflush_r+0x1a>
 800a750:	6a21      	ldr	r1, [r4, #32]
 800a752:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a754:	4643      	mov	r3, r8
 800a756:	463a      	mov	r2, r7
 800a758:	4628      	mov	r0, r5
 800a75a:	47b0      	blx	r6
 800a75c:	2800      	cmp	r0, #0
 800a75e:	dc06      	bgt.n	800a76e <__sflush_r+0xfe>
 800a760:	89a3      	ldrh	r3, [r4, #12]
 800a762:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a766:	81a3      	strh	r3, [r4, #12]
 800a768:	f04f 30ff 	mov.w	r0, #4294967295
 800a76c:	e78e      	b.n	800a68c <__sflush_r+0x1c>
 800a76e:	4407      	add	r7, r0
 800a770:	eba8 0800 	sub.w	r8, r8, r0
 800a774:	e7e9      	b.n	800a74a <__sflush_r+0xda>
 800a776:	bf00      	nop
 800a778:	dfbffffe 	.word	0xdfbffffe

0800a77c <_fflush_r>:
 800a77c:	b538      	push	{r3, r4, r5, lr}
 800a77e:	690b      	ldr	r3, [r1, #16]
 800a780:	4605      	mov	r5, r0
 800a782:	460c      	mov	r4, r1
 800a784:	b913      	cbnz	r3, 800a78c <_fflush_r+0x10>
 800a786:	2500      	movs	r5, #0
 800a788:	4628      	mov	r0, r5
 800a78a:	bd38      	pop	{r3, r4, r5, pc}
 800a78c:	b118      	cbz	r0, 800a796 <_fflush_r+0x1a>
 800a78e:	6a03      	ldr	r3, [r0, #32]
 800a790:	b90b      	cbnz	r3, 800a796 <_fflush_r+0x1a>
 800a792:	f7fe ffe3 	bl	800975c <__sinit>
 800a796:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d0f3      	beq.n	800a786 <_fflush_r+0xa>
 800a79e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a7a0:	07d0      	lsls	r0, r2, #31
 800a7a2:	d404      	bmi.n	800a7ae <_fflush_r+0x32>
 800a7a4:	0599      	lsls	r1, r3, #22
 800a7a6:	d402      	bmi.n	800a7ae <_fflush_r+0x32>
 800a7a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a7aa:	f7ff faba 	bl	8009d22 <__retarget_lock_acquire_recursive>
 800a7ae:	4628      	mov	r0, r5
 800a7b0:	4621      	mov	r1, r4
 800a7b2:	f7ff ff5d 	bl	800a670 <__sflush_r>
 800a7b6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a7b8:	07da      	lsls	r2, r3, #31
 800a7ba:	4605      	mov	r5, r0
 800a7bc:	d4e4      	bmi.n	800a788 <_fflush_r+0xc>
 800a7be:	89a3      	ldrh	r3, [r4, #12]
 800a7c0:	059b      	lsls	r3, r3, #22
 800a7c2:	d4e1      	bmi.n	800a788 <_fflush_r+0xc>
 800a7c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a7c6:	f7ff faad 	bl	8009d24 <__retarget_lock_release_recursive>
 800a7ca:	e7dd      	b.n	800a788 <_fflush_r+0xc>

0800a7cc <fiprintf>:
 800a7cc:	b40e      	push	{r1, r2, r3}
 800a7ce:	b503      	push	{r0, r1, lr}
 800a7d0:	4601      	mov	r1, r0
 800a7d2:	ab03      	add	r3, sp, #12
 800a7d4:	4805      	ldr	r0, [pc, #20]	; (800a7ec <fiprintf+0x20>)
 800a7d6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7da:	6800      	ldr	r0, [r0, #0]
 800a7dc:	9301      	str	r3, [sp, #4]
 800a7de:	f7ff fc9d 	bl	800a11c <_vfiprintf_r>
 800a7e2:	b002      	add	sp, #8
 800a7e4:	f85d eb04 	ldr.w	lr, [sp], #4
 800a7e8:	b003      	add	sp, #12
 800a7ea:	4770      	bx	lr
 800a7ec:	2000008c 	.word	0x2000008c

0800a7f0 <__swhatbuf_r>:
 800a7f0:	b570      	push	{r4, r5, r6, lr}
 800a7f2:	460c      	mov	r4, r1
 800a7f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7f8:	2900      	cmp	r1, #0
 800a7fa:	b096      	sub	sp, #88	; 0x58
 800a7fc:	4615      	mov	r5, r2
 800a7fe:	461e      	mov	r6, r3
 800a800:	da0d      	bge.n	800a81e <__swhatbuf_r+0x2e>
 800a802:	89a3      	ldrh	r3, [r4, #12]
 800a804:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a808:	f04f 0100 	mov.w	r1, #0
 800a80c:	bf0c      	ite	eq
 800a80e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800a812:	2340      	movne	r3, #64	; 0x40
 800a814:	2000      	movs	r0, #0
 800a816:	6031      	str	r1, [r6, #0]
 800a818:	602b      	str	r3, [r5, #0]
 800a81a:	b016      	add	sp, #88	; 0x58
 800a81c:	bd70      	pop	{r4, r5, r6, pc}
 800a81e:	466a      	mov	r2, sp
 800a820:	f000 f896 	bl	800a950 <_fstat_r>
 800a824:	2800      	cmp	r0, #0
 800a826:	dbec      	blt.n	800a802 <__swhatbuf_r+0x12>
 800a828:	9901      	ldr	r1, [sp, #4]
 800a82a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800a82e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800a832:	4259      	negs	r1, r3
 800a834:	4159      	adcs	r1, r3
 800a836:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a83a:	e7eb      	b.n	800a814 <__swhatbuf_r+0x24>

0800a83c <__smakebuf_r>:
 800a83c:	898b      	ldrh	r3, [r1, #12]
 800a83e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a840:	079d      	lsls	r5, r3, #30
 800a842:	4606      	mov	r6, r0
 800a844:	460c      	mov	r4, r1
 800a846:	d507      	bpl.n	800a858 <__smakebuf_r+0x1c>
 800a848:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a84c:	6023      	str	r3, [r4, #0]
 800a84e:	6123      	str	r3, [r4, #16]
 800a850:	2301      	movs	r3, #1
 800a852:	6163      	str	r3, [r4, #20]
 800a854:	b002      	add	sp, #8
 800a856:	bd70      	pop	{r4, r5, r6, pc}
 800a858:	ab01      	add	r3, sp, #4
 800a85a:	466a      	mov	r2, sp
 800a85c:	f7ff ffc8 	bl	800a7f0 <__swhatbuf_r>
 800a860:	9900      	ldr	r1, [sp, #0]
 800a862:	4605      	mov	r5, r0
 800a864:	4630      	mov	r0, r6
 800a866:	f7fe fe61 	bl	800952c <_malloc_r>
 800a86a:	b948      	cbnz	r0, 800a880 <__smakebuf_r+0x44>
 800a86c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a870:	059a      	lsls	r2, r3, #22
 800a872:	d4ef      	bmi.n	800a854 <__smakebuf_r+0x18>
 800a874:	f023 0303 	bic.w	r3, r3, #3
 800a878:	f043 0302 	orr.w	r3, r3, #2
 800a87c:	81a3      	strh	r3, [r4, #12]
 800a87e:	e7e3      	b.n	800a848 <__smakebuf_r+0xc>
 800a880:	89a3      	ldrh	r3, [r4, #12]
 800a882:	6020      	str	r0, [r4, #0]
 800a884:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a888:	81a3      	strh	r3, [r4, #12]
 800a88a:	9b00      	ldr	r3, [sp, #0]
 800a88c:	6163      	str	r3, [r4, #20]
 800a88e:	9b01      	ldr	r3, [sp, #4]
 800a890:	6120      	str	r0, [r4, #16]
 800a892:	b15b      	cbz	r3, 800a8ac <__smakebuf_r+0x70>
 800a894:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a898:	4630      	mov	r0, r6
 800a89a:	f000 f86b 	bl	800a974 <_isatty_r>
 800a89e:	b128      	cbz	r0, 800a8ac <__smakebuf_r+0x70>
 800a8a0:	89a3      	ldrh	r3, [r4, #12]
 800a8a2:	f023 0303 	bic.w	r3, r3, #3
 800a8a6:	f043 0301 	orr.w	r3, r3, #1
 800a8aa:	81a3      	strh	r3, [r4, #12]
 800a8ac:	89a3      	ldrh	r3, [r4, #12]
 800a8ae:	431d      	orrs	r5, r3
 800a8b0:	81a5      	strh	r5, [r4, #12]
 800a8b2:	e7cf      	b.n	800a854 <__smakebuf_r+0x18>

0800a8b4 <_putc_r>:
 800a8b4:	b570      	push	{r4, r5, r6, lr}
 800a8b6:	460d      	mov	r5, r1
 800a8b8:	4614      	mov	r4, r2
 800a8ba:	4606      	mov	r6, r0
 800a8bc:	b118      	cbz	r0, 800a8c6 <_putc_r+0x12>
 800a8be:	6a03      	ldr	r3, [r0, #32]
 800a8c0:	b90b      	cbnz	r3, 800a8c6 <_putc_r+0x12>
 800a8c2:	f7fe ff4b 	bl	800975c <__sinit>
 800a8c6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a8c8:	07d8      	lsls	r0, r3, #31
 800a8ca:	d405      	bmi.n	800a8d8 <_putc_r+0x24>
 800a8cc:	89a3      	ldrh	r3, [r4, #12]
 800a8ce:	0599      	lsls	r1, r3, #22
 800a8d0:	d402      	bmi.n	800a8d8 <_putc_r+0x24>
 800a8d2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a8d4:	f7ff fa25 	bl	8009d22 <__retarget_lock_acquire_recursive>
 800a8d8:	68a3      	ldr	r3, [r4, #8]
 800a8da:	3b01      	subs	r3, #1
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	60a3      	str	r3, [r4, #8]
 800a8e0:	da05      	bge.n	800a8ee <_putc_r+0x3a>
 800a8e2:	69a2      	ldr	r2, [r4, #24]
 800a8e4:	4293      	cmp	r3, r2
 800a8e6:	db12      	blt.n	800a90e <_putc_r+0x5a>
 800a8e8:	b2eb      	uxtb	r3, r5
 800a8ea:	2b0a      	cmp	r3, #10
 800a8ec:	d00f      	beq.n	800a90e <_putc_r+0x5a>
 800a8ee:	6823      	ldr	r3, [r4, #0]
 800a8f0:	1c5a      	adds	r2, r3, #1
 800a8f2:	6022      	str	r2, [r4, #0]
 800a8f4:	701d      	strb	r5, [r3, #0]
 800a8f6:	b2ed      	uxtb	r5, r5
 800a8f8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a8fa:	07da      	lsls	r2, r3, #31
 800a8fc:	d405      	bmi.n	800a90a <_putc_r+0x56>
 800a8fe:	89a3      	ldrh	r3, [r4, #12]
 800a900:	059b      	lsls	r3, r3, #22
 800a902:	d402      	bmi.n	800a90a <_putc_r+0x56>
 800a904:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a906:	f7ff fa0d 	bl	8009d24 <__retarget_lock_release_recursive>
 800a90a:	4628      	mov	r0, r5
 800a90c:	bd70      	pop	{r4, r5, r6, pc}
 800a90e:	4629      	mov	r1, r5
 800a910:	4622      	mov	r2, r4
 800a912:	4630      	mov	r0, r6
 800a914:	f7ff f831 	bl	800997a <__swbuf_r>
 800a918:	4605      	mov	r5, r0
 800a91a:	e7ed      	b.n	800a8f8 <_putc_r+0x44>

0800a91c <memmove>:
 800a91c:	4288      	cmp	r0, r1
 800a91e:	b510      	push	{r4, lr}
 800a920:	eb01 0402 	add.w	r4, r1, r2
 800a924:	d902      	bls.n	800a92c <memmove+0x10>
 800a926:	4284      	cmp	r4, r0
 800a928:	4623      	mov	r3, r4
 800a92a:	d807      	bhi.n	800a93c <memmove+0x20>
 800a92c:	1e43      	subs	r3, r0, #1
 800a92e:	42a1      	cmp	r1, r4
 800a930:	d008      	beq.n	800a944 <memmove+0x28>
 800a932:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a936:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a93a:	e7f8      	b.n	800a92e <memmove+0x12>
 800a93c:	4402      	add	r2, r0
 800a93e:	4601      	mov	r1, r0
 800a940:	428a      	cmp	r2, r1
 800a942:	d100      	bne.n	800a946 <memmove+0x2a>
 800a944:	bd10      	pop	{r4, pc}
 800a946:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a94a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a94e:	e7f7      	b.n	800a940 <memmove+0x24>

0800a950 <_fstat_r>:
 800a950:	b538      	push	{r3, r4, r5, lr}
 800a952:	4d07      	ldr	r5, [pc, #28]	; (800a970 <_fstat_r+0x20>)
 800a954:	2300      	movs	r3, #0
 800a956:	4604      	mov	r4, r0
 800a958:	4608      	mov	r0, r1
 800a95a:	4611      	mov	r1, r2
 800a95c:	602b      	str	r3, [r5, #0]
 800a95e:	f7f8 fa64 	bl	8002e2a <_fstat>
 800a962:	1c43      	adds	r3, r0, #1
 800a964:	d102      	bne.n	800a96c <_fstat_r+0x1c>
 800a966:	682b      	ldr	r3, [r5, #0]
 800a968:	b103      	cbz	r3, 800a96c <_fstat_r+0x1c>
 800a96a:	6023      	str	r3, [r4, #0]
 800a96c:	bd38      	pop	{r3, r4, r5, pc}
 800a96e:	bf00      	nop
 800a970:	20003e04 	.word	0x20003e04

0800a974 <_isatty_r>:
 800a974:	b538      	push	{r3, r4, r5, lr}
 800a976:	4d06      	ldr	r5, [pc, #24]	; (800a990 <_isatty_r+0x1c>)
 800a978:	2300      	movs	r3, #0
 800a97a:	4604      	mov	r4, r0
 800a97c:	4608      	mov	r0, r1
 800a97e:	602b      	str	r3, [r5, #0]
 800a980:	f7f8 fa63 	bl	8002e4a <_isatty>
 800a984:	1c43      	adds	r3, r0, #1
 800a986:	d102      	bne.n	800a98e <_isatty_r+0x1a>
 800a988:	682b      	ldr	r3, [r5, #0]
 800a98a:	b103      	cbz	r3, 800a98e <_isatty_r+0x1a>
 800a98c:	6023      	str	r3, [r4, #0]
 800a98e:	bd38      	pop	{r3, r4, r5, pc}
 800a990:	20003e04 	.word	0x20003e04

0800a994 <abort>:
 800a994:	b508      	push	{r3, lr}
 800a996:	2006      	movs	r0, #6
 800a998:	f000 f85a 	bl	800aa50 <raise>
 800a99c:	2001      	movs	r0, #1
 800a99e:	f7f8 f9f5 	bl	8002d8c <_exit>

0800a9a2 <_realloc_r>:
 800a9a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a9a6:	4680      	mov	r8, r0
 800a9a8:	4614      	mov	r4, r2
 800a9aa:	460e      	mov	r6, r1
 800a9ac:	b921      	cbnz	r1, 800a9b8 <_realloc_r+0x16>
 800a9ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a9b2:	4611      	mov	r1, r2
 800a9b4:	f7fe bdba 	b.w	800952c <_malloc_r>
 800a9b8:	b92a      	cbnz	r2, 800a9c6 <_realloc_r+0x24>
 800a9ba:	f7ff f9e1 	bl	8009d80 <_free_r>
 800a9be:	4625      	mov	r5, r4
 800a9c0:	4628      	mov	r0, r5
 800a9c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a9c6:	f000 f85f 	bl	800aa88 <_malloc_usable_size_r>
 800a9ca:	4284      	cmp	r4, r0
 800a9cc:	4607      	mov	r7, r0
 800a9ce:	d802      	bhi.n	800a9d6 <_realloc_r+0x34>
 800a9d0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a9d4:	d812      	bhi.n	800a9fc <_realloc_r+0x5a>
 800a9d6:	4621      	mov	r1, r4
 800a9d8:	4640      	mov	r0, r8
 800a9da:	f7fe fda7 	bl	800952c <_malloc_r>
 800a9de:	4605      	mov	r5, r0
 800a9e0:	2800      	cmp	r0, #0
 800a9e2:	d0ed      	beq.n	800a9c0 <_realloc_r+0x1e>
 800a9e4:	42bc      	cmp	r4, r7
 800a9e6:	4622      	mov	r2, r4
 800a9e8:	4631      	mov	r1, r6
 800a9ea:	bf28      	it	cs
 800a9ec:	463a      	movcs	r2, r7
 800a9ee:	f7ff f99a 	bl	8009d26 <memcpy>
 800a9f2:	4631      	mov	r1, r6
 800a9f4:	4640      	mov	r0, r8
 800a9f6:	f7ff f9c3 	bl	8009d80 <_free_r>
 800a9fa:	e7e1      	b.n	800a9c0 <_realloc_r+0x1e>
 800a9fc:	4635      	mov	r5, r6
 800a9fe:	e7df      	b.n	800a9c0 <_realloc_r+0x1e>

0800aa00 <_raise_r>:
 800aa00:	291f      	cmp	r1, #31
 800aa02:	b538      	push	{r3, r4, r5, lr}
 800aa04:	4604      	mov	r4, r0
 800aa06:	460d      	mov	r5, r1
 800aa08:	d904      	bls.n	800aa14 <_raise_r+0x14>
 800aa0a:	2316      	movs	r3, #22
 800aa0c:	6003      	str	r3, [r0, #0]
 800aa0e:	f04f 30ff 	mov.w	r0, #4294967295
 800aa12:	bd38      	pop	{r3, r4, r5, pc}
 800aa14:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800aa16:	b112      	cbz	r2, 800aa1e <_raise_r+0x1e>
 800aa18:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800aa1c:	b94b      	cbnz	r3, 800aa32 <_raise_r+0x32>
 800aa1e:	4620      	mov	r0, r4
 800aa20:	f000 f830 	bl	800aa84 <_getpid_r>
 800aa24:	462a      	mov	r2, r5
 800aa26:	4601      	mov	r1, r0
 800aa28:	4620      	mov	r0, r4
 800aa2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aa2e:	f000 b817 	b.w	800aa60 <_kill_r>
 800aa32:	2b01      	cmp	r3, #1
 800aa34:	d00a      	beq.n	800aa4c <_raise_r+0x4c>
 800aa36:	1c59      	adds	r1, r3, #1
 800aa38:	d103      	bne.n	800aa42 <_raise_r+0x42>
 800aa3a:	2316      	movs	r3, #22
 800aa3c:	6003      	str	r3, [r0, #0]
 800aa3e:	2001      	movs	r0, #1
 800aa40:	e7e7      	b.n	800aa12 <_raise_r+0x12>
 800aa42:	2400      	movs	r4, #0
 800aa44:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800aa48:	4628      	mov	r0, r5
 800aa4a:	4798      	blx	r3
 800aa4c:	2000      	movs	r0, #0
 800aa4e:	e7e0      	b.n	800aa12 <_raise_r+0x12>

0800aa50 <raise>:
 800aa50:	4b02      	ldr	r3, [pc, #8]	; (800aa5c <raise+0xc>)
 800aa52:	4601      	mov	r1, r0
 800aa54:	6818      	ldr	r0, [r3, #0]
 800aa56:	f7ff bfd3 	b.w	800aa00 <_raise_r>
 800aa5a:	bf00      	nop
 800aa5c:	2000008c 	.word	0x2000008c

0800aa60 <_kill_r>:
 800aa60:	b538      	push	{r3, r4, r5, lr}
 800aa62:	4d07      	ldr	r5, [pc, #28]	; (800aa80 <_kill_r+0x20>)
 800aa64:	2300      	movs	r3, #0
 800aa66:	4604      	mov	r4, r0
 800aa68:	4608      	mov	r0, r1
 800aa6a:	4611      	mov	r1, r2
 800aa6c:	602b      	str	r3, [r5, #0]
 800aa6e:	f7f8 f97d 	bl	8002d6c <_kill>
 800aa72:	1c43      	adds	r3, r0, #1
 800aa74:	d102      	bne.n	800aa7c <_kill_r+0x1c>
 800aa76:	682b      	ldr	r3, [r5, #0]
 800aa78:	b103      	cbz	r3, 800aa7c <_kill_r+0x1c>
 800aa7a:	6023      	str	r3, [r4, #0]
 800aa7c:	bd38      	pop	{r3, r4, r5, pc}
 800aa7e:	bf00      	nop
 800aa80:	20003e04 	.word	0x20003e04

0800aa84 <_getpid_r>:
 800aa84:	f7f8 b96a 	b.w	8002d5c <_getpid>

0800aa88 <_malloc_usable_size_r>:
 800aa88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aa8c:	1f18      	subs	r0, r3, #4
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	bfbc      	itt	lt
 800aa92:	580b      	ldrlt	r3, [r1, r0]
 800aa94:	18c0      	addlt	r0, r0, r3
 800aa96:	4770      	bx	lr

0800aa98 <_init>:
 800aa98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa9a:	bf00      	nop
 800aa9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa9e:	bc08      	pop	{r3}
 800aaa0:	469e      	mov	lr, r3
 800aaa2:	4770      	bx	lr

0800aaa4 <_fini>:
 800aaa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aaa6:	bf00      	nop
 800aaa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aaaa:	bc08      	pop	{r3}
 800aaac:	469e      	mov	lr, r3
 800aaae:	4770      	bx	lr
