Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Thu Feb 27 21:05:07 2020
| Host         : Qlala-Blade running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_IP_wrapper_control_sets_placed.rpt
| Design       : design_IP_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   477 |
|    Minimum number of control sets                        |   477 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1552 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   477 |
| >= 0 to < 4        |    40 |
| >= 4 to < 6        |    88 |
| >= 6 to < 8        |    26 |
| >= 8 to < 10       |    52 |
| >= 10 to < 12      |    39 |
| >= 12 to < 14      |    25 |
| >= 14 to < 16      |     7 |
| >= 16              |   200 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1557 |          483 |
| No           | No                    | Yes                    |             462 |          143 |
| No           | Yes                   | No                     |             712 |          272 |
| Yes          | No                    | No                     |            6176 |         1792 |
| Yes          | No                    | Yes                    |             360 |           85 |
| Yes          | Yes                   | No                     |            1949 |          518 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                                                                                                                                  Enable Signal                                                                                                                                 |                                                                                                                                 Set/Reset Signal                                                                                                                                 | Slice Load Count | Bel Load Count |
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                             | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                         |                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                         |                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                  |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                  |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wrreq24_out                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                  |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                  |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                  |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp/q[1]_i_1_n_8                                                                                                                                                                         | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                            |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                  |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                            |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                            |                2 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                2 |              3 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                            |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                            |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                            |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                            |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                          | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                 |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                3 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                               |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                3 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                3 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__1_n_0                                                                                                                     | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                   | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                   | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                 | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__2_n_0                                                                                                                     | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                 | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                              | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                    | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                 |                3 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                             |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__0_n_8                                                                                                                                                                   | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                            |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[0][0]                                                                                                                          | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WVALID_Dummy_reg[0]                                                                                                                                     | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                            |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_8                                                                                                                                                                        | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                            |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                                                  |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/fifo_rctl/full_n_tmp_reg_1                                                                                                                                                                       | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                            |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_2[0]                                                                                                                                                | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                  |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/full_n_tmp_reg_1                                                                                                                                                                      | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                            |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__1_n_8                                                                                                                                                                    | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                            |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/icmp_ln49_18_reg_5656_reg[0][0]                                                                                                                                              | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[194][0]                                                                                                                                                          |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_2[0]                                                                                                                                                         | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[66][0]                                                                                                                                                           |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_3[0]                                                                                                                                                         | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[74][0]                                                                                                                                                           |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_13[0]                                                                                                                                                        | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[170][0]                                                                                                                                                          |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_17[0]                                                                                                                                                        | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[234][0]                                                                                                                                                          |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/empty_10_reg_13190                                                                                                                                                                                                                          | design_IP_i/multiply_block_32_0/U0/empty_10_reg_1319                                                                                                                                                                                                                             |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                     | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                           | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                         | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                     | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                                                                         |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                          |                                                                                                                                                                                                                                                                                  |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                   | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                     | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                     | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_8[0]                                                                                                                                                         | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[122][0]                                                                                                                                                          |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                   | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                             | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                      |                                                                                                                                                                                                                                                                                  |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                           | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/empty_6_reg_12960                                                                                                                                                                                                                           | design_IP_i/multiply_block_32_0/U0/empty_6_reg_1296                                                                                                                                                                                                                              |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                             | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/icmp_ln49_17_reg_5636_reg[0][0]                                                                                                                                              | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[186][0]                                                                                                                                                          |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_22[0]                                                                                                                                                        | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[290][0]                                                                                                                                                          |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/E[0]                                                                                                                                                                         | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[298][0]                                                                                                                                                          |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_16[0]                                                                                                                                                        | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[226][0]                                                                                                                                                          |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_10[0]                                                                                                                                                        | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[146][0]                                                                                                                                                          |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/icmp_ln49_10_reg_5496_reg[0][0]                                                                                                                                              | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[130][0]                                                                                                                                                          |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                      | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_11[0]                                                                                                                                                        | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[154][0]                                                                                                                                                          |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state69                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/icmp_ln49_20_reg_5696_reg[0][0]                                                                                                                                              | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[210][0]                                                                                                                                                          |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_14[0]                                                                                                                                                        | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[178][0]                                                                                                                                                          |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/icmp_ln49_29_reg_5876_reg[0][0]                                                                                                                                              | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[274]_0[0]                                                                                                                                                        |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                      | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/empty_14_reg_13420                                                                                                                                                                                                                          | design_IP_i/multiply_block_32_0/U0/empty_14_reg_1342                                                                                                                                                                                                                             |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_19[0]                                                                                                                                                        | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[258][0]                                                                                                                                                          |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/icmp_ln49_25_reg_5796_reg[0][0]                                                                                                                                              | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/icmp_ln49_24_reg_5776_reg[0][0]                                                                                                                                                |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_18[0]                                                                                                                                                        | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[242][0]                                                                                                                                                          |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/icmp_ln49_19_reg_5676_reg[0][0]                                                                                                                                              | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[202][0]                                                                                                                                                          |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_7[0]                                                                                                                                                         | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[114][0]                                                                                                                                                          |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/icmp_ln49_6_reg_5416_reg[0][0]                                                                                                                                               | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[98][0]                                                                                                                                                           |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                       | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                                                                           |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_6[0]                                                                                                                                                         | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[106][0]                                                                                                                                                          |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_5[0]                                                                                                                                                         | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[90][0]                                                                                                                                                           |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_21[0]                                                                                                                                                        | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[274][0]                                                                                                                                                          |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_12[0]                                                                                                                                                        | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[162][0]                                                                                                                                                          |                3 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_20[0]                                                                                                                                                        | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[266][0]                                                                                                                                                          |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_1[0]                                                                                                                                                         | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[58][0]                                                                                                                                                           |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                     |                                                                                                                                                                                                                                                                                  |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_9[0]                                                                                                                                                         | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[138][0]                                                                                                                                                          |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 |                                                                                                                                                                                                                                                                                  |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_15[0]                                                                                                                                                        | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[218][0]                                                                                                                                                          |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_4[0]                                                                                                                                                         | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[82][0]                                                                                                                                                           |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_tmp_i_1__1_n_8                                                                                                                                                | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                            |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                       | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                           |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[45][0]                                                                                                                                                                | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[42][0]                                                                                                                                                                     |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state2                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                            | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state24                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                                        | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/and_ln31_1_reg_47850                                                                                                                                                                                                                        | design_IP_i/multiply_block_32_0/U0/select_ln31_reg_4764[5]_i_1_n_8                                                                                                                                                                                                               |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/select_ln32_5_reg_50630                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                5 |              6 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                               | design_IP_i/rst_clk_wiz_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                          |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_NS_fsm1175_out                                                                                                                                                                                                                           | design_IP_i/multiply_block_32_0/U0/ap_NS_fsm1179_out                                                                                                                                                                                                                             |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_NS_fsm1172_out                                                                                                                                                                                                                           | design_IP_i/multiply_block_32_0/U0/ap_NS_fsm1176_out                                                                                                                                                                                                                             |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_CONTROL_BUS_s_axi_U/waddr                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state13                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                 | design_IP_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wrreq24_out                                                                                                                                                           | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_3[0]                                                                                                                                                  |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                  | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                           |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_NS_fsm1178_out                                                                                                                                                                                                                           | design_IP_i/multiply_block_32_0/U0/multiply_block_32_CONTROL_BUS_s_axi_U/SR[0]                                                                                                                                                                                                   |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                 | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/fifo_rctl/full_n_tmp_reg_6[0]                                                                                                                                                                    | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                                    |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/and_ln31_1_reg_47850                                                                                                                                                                                                                        | design_IP_i/multiply_block_32_0/U0/select_ln31_20_reg_4818                                                                                                                                                                                                                       |                3 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/multiply_block_32_0/U0/multiply_block_32_fmul_32ns_32ns_32_4_max_dsp_1_U3/multiply_block_32_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/p_1_in12_out                                                                                   |                2 |              7 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                     | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              7 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/multiply_block_32_0/U0/multiply_block_32_fmul_32ns_32ns_32_4_max_dsp_1_U4/multiply_block_32_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/p_1_in12_out                                                                                   |                2 |              7 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                  | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/add_ln32_1_reg_49500                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                2 |              7 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                     | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/select_ln32_5_reg_50630                                                                                                                                                                                                                     | design_IP_i/multiply_block_32_0/U0/select_ln32_5_reg_5063[7]_i_1_n_8                                                                                                                                                                                                             |                6 |              7 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/select_ln32_21_reg_5100[6]_i_2_n_8                                                                                                                                                                                                          | design_IP_i/multiply_block_32_0/U0/select_ln32_21_reg_5100[6]_i_1_n_8                                                                                                                                                                                                            |                2 |              7 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                        | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                                            |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                 | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                        | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                      |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.WVALID_Dummy_reg_1[0]                                                                                                                                                            | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                            |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WVALID_Dummy_reg[0]                                                                                                                                     | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                           |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                                  |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                         | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                               | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                4 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                     | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/fifo_rdata/full_n_i_1__0_n_8                                                                                                                                                                     | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                            |                5 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                4 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/reg_18501                                                                                                                                                                                                                                   | design_IP_i/multiply_block_32_0/U0/select_ln31_44_reg_5165                                                                                                                                                                                                                       |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                                                                               | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                                                                                                           |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rdata/full_n_i_1__1_n_8                                                                                                                                                                    | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                            |                4 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/add_ln31_1_reg_49550                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_0                                                                                                                                                   | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                            |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                     | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                                                                                | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                            |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_6[0]                                                                                                                                                | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_1[0]                                                                                                                                                  |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/empty_n                                                                                                                                                                             | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                            |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                         | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                       |                5 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                       |                5 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                       |                5 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                4 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                       |                4 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/and_ln31_1_reg_47850                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                4 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                       |                4 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                       |                5 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                4 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                  |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                4 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                   |                4 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                  |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                  |                3 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                6 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                  |                3 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                5 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                   |                3 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                  |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                                                                  |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                  |                3 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/add_ln30_reg_47270                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                3 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                  |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                   |                3 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                  |                3 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                  |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                4 |             13 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                4 |             13 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                                                  |                3 |             14 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                                  |                2 |             14 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                2 |             14 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                2 |             14 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                2 |             14 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                2 |             14 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             15 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                    | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                2 |             16 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/select_ln31_21_reg_4842[5]_i_1_n_8                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                5 |             17 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                7 |             17 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                7 |             17 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/mC_addr_6_reg_50241                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                8 |             17 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                           |                                                                                                                                                                                                                                                                                  |                5 |             18 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                             |                                                                                                                                                                                                                                                                                  |                5 |             18 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                             |                                                                                                                                                                                                                                                                                  |                5 |             18 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_pp0_stage2                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                2 |             18 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/indvar_flatten229_reg_13531                                                                                                                                                                                                                 | design_IP_i/multiply_block_32_0/U0/ap_NS_fsm1173_out                                                                                                                                                                                                                             |                6 |             19 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                               | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             19 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                             | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             19 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                               | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             19 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg_0[0]                                                                                                                                                                | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                            |                3 |             20 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                  | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                            |                3 |             20 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                   | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                            |                5 |             20 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_6[0]                                                                                                                                                | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                            |                5 |             21 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                9 |             21 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                7 |             21 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/multiply_block_32_0/U0/multiply_block_32_fmul_32ns_32ns_32_4_max_dsp_1_U4/multiply_block_32_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]_0                                                                  |                7 |             22 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/multiply_block_32_0/U0/multiply_block_32_fmul_32ns_32ns_32_4_max_dsp_1_U3/multiply_block_32_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]_0                                                                  |                7 |             22 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                7 |             24 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                                  |                3 |             24 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                                                  |                8 |             28 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                                  |                7 |             28 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                                  |                9 |             28 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                                                  |                7 |             28 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                6 |             28 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                6 |             28 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                    |                                                                                                                                                                                                                                                                                  |                6 |             28 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                5 |             28 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               13 |             29 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                                                                               | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                            |                6 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_2[0]                                                                                                                                                | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                            |                9 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                6 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               11 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/multiply_block_32_0/U0/ap_NS_fsm1173_out                                                                                                                                                                                                                             |                9 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                  | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                            |                5 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                8 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                8 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/fifo_rctl/full_n_tmp_reg_6[0]                                                                                                                                                                    | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                            |                6 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                                                                                | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                            |                8 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               12 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                5 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                5 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/rs_rdata/state_reg[0]_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                9 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                9 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/rs_rdata/D[1]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                9 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               11 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[292][0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               17 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               20 |             32 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                7 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                7 |             32 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                9 |             32 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                9 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/add_ln40_reg_49220                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               15 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                  | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                            |                7 |             32 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                      |                                                                                                                                                                                                                                                                                  |                7 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_CONTROL_BUS_s_axi_U/ar_hs                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               10 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WVALID_Dummy_reg[0]                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_CONTROL_BUS_s_axi_U/p_0_in15_out                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                5 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_CONTROL_BUS_s_axi_U/p_0_in13_out                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_CONTROL_BUS_s_axi_U/p_0_in11_out                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[21]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               11 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                   | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                            |               10 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/fifo_rreq/empty_n_tmp_i_1_n_8                                                                                                                                                                    | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                            |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                5 |             32 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rdata/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                7 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rreq/empty_n_tmp_i_1__2_n_8                                                                                                                                                                | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                            |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg                                                                                                                                                     | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                            |                6 |             33 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                    | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                              | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rdata/pop                                                                                                                                                                                  | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                            |                5 |             33 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/fifo_rdata/pop                                                                                                                                                                                   | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                            |                5 |             33 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wrreq24_out                                                                                                                                                           | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                            |                5 |             34 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state189                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                9 |             35 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state237                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               10 |             35 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state197                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               10 |             35 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state253                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               11 |             35 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state213                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                9 |             35 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state205                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                9 |             35 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state141                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               10 |             35 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state245                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                9 |             35 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state277                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                9 |             35 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state173                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               10 |             35 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state221                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                9 |             35 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state285                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               10 |             35 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state181                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               11 |             35 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state157                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               10 |             35 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state261                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                9 |             35 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state269                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               11 |             35 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state317                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               10 |             35 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state93                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                9 |             35 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state133                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                9 |             35 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state85                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                9 |             35 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state301                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                9 |             35 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state101                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               10 |             35 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state165                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                9 |             35 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state309                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                9 |             35 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state77                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                9 |             35 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state117                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                9 |             35 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state293                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               10 |             35 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state149                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                9 |             35 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state109                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                9 |             35 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state125                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               10 |             35 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state229                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               11 |             35 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                                                  |                6 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                                  |                7 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                            |                                                                                                                                                                                                                                                                                  |               12 |             38 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               20 |             38 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_pp0_stage1                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                3 |             38 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                            |                                                                                                                                                                                                                                                                                  |               14 |             38 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                                                  |                9 |             38 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                 | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                            |                8 |             40 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/fifo_rdata/push                                                                                                                                                                                  | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                            |                8 |             41 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                            |                9 |             41 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rdata/push                                                                                                                                                                                 | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                            |                8 |             41 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               20 |             43 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                8 |             45 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                9 |             45 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state3                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               12 |             45 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               11 |             45 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               10 |             45 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state25                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               14 |             45 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state14                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               12 |             45 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                                  |               11 |             47 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                                                  |               13 |             47 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                                  |                7 |             56 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                                  |                7 |             56 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                                  |                7 |             56 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                                  |               14 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                                                  |               17 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                                  |               15 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                                                  |               13 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                                                  |               13 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                                                  |               13 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                                  |               11 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                                  |               16 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                         | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               12 |             58 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                         | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               16 |             58 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                              | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                            |               21 |             62 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                             | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                            |               15 |             62 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/indvar_flatten229_reg_13531                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               32 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/reg_18501                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |               33 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/tmp_1_2_2_reg_52700                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               23 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/reg_18821                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |               26 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/tmp_0_2_reg_52000                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               36 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/reg_18600                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |               26 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/tmp_2_3_reg_52400                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               17 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/reg_18020                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |               19 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/tmp_1_0_2_reg_52600                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               16 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/tmp_1_2_1_reg_52500                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               22 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/reg_18701                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |               37 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/reg_18940                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |               21 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/ps7_0_axi_periph_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                                  |                8 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_pp0_stage4                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               17 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_pp0_stage5                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               17 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/reg_18500                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |               23 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/reg_18820                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |               23 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/reg_18021                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |               30 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/reg_1876                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               13 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                         |                                                                                                                                                                                                                                                                                  |               18 |             67 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/rdreq33_out                                                                                                                                                           | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                            |               19 |             67 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                                  |               16 |             67 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                                       |                                                                                                                                                                                                                                                                                  |               18 |             67 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                                  |               15 |             67 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                                                  |               19 |             67 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                                       |                                                                                                                                                                                                                                                                                  |               20 |             67 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                         |                                                                                                                                                                                                                                                                                  |               17 |             67 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                                                  |               17 |             67 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               16 |             68 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               17 |             68 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                                                  |               17 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                                  |               19 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                                  |               17 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                                                  |               18 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                           | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               19 |             86 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                 | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               24 |             86 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                                  |               11 |             88 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                                  |               11 |             88 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                                  |               11 |             88 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                                  |               11 |             88 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/multiply_block_32_CONTROL_BUS_s_axi_U/ap_NS_fsm1180_out                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               22 |             90 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                                  |               12 |             96 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/mC_load_33_reg_5048[31]_i_1_n_8                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               29 |             96 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                                  |               12 |             96 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                                  |               13 |            104 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                                  |               13 |            104 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/tmp_0_3_reg_52200                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               49 |            128 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK | design_IP_i/multiply_block_32_0/U0/select_ln32_21_reg_5100[6]_i_2_n_8                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               44 |            131 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                            |              150 |            417 |
|  design_IP_i/clk_wiz_0/inst/AXI_CLK |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |              141 |            536 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |              344 |           1023 |
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


