// Seed: 1821097980
module module_0;
  wire id_2;
  wire id_3 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always id_2 <= #1 1 == id_3;
  module_0();
endmodule
module module_2 ();
  wire id_1;
  wire id_2, id_3;
  module_0();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire  id_5;
  wire  id_6;
  uwire id_7;
  assign id_7 = 1'b0;
  module_0();
  logic [7:0] id_8 = $display(id_2);
  wire id_9, id_10, id_11, id_12;
  if ((~id_8[1 : 1])) wire id_13;
  always_comb $display(id_11);
  wire id_14;
  assign id_13 = id_5;
endmodule
