

================================================================
== Vitis HLS Report for 'syr2k_Pipeline_VITIS_LOOP_13_2'
================================================================
* Date:           Sun Jun 23 03:32:49 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        syr2k
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.579 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |      205|     1197|  1.025 us|  5.985 us|  205|  1197|       no|
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_13_2  |      203|     1195|       204|         32|          1|  1 ~ 32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 204


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 204
* Pipeline : 1
  Pipeline-0 : II = 32, D = 204, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.69>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:13]   --->   Operation 207 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%jj = alloca i32 1" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:12]   --->   Operation 208 'alloca' 'jj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 210 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%bitcast_ln18_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bitcast_ln18_1"   --->   Operation 212 'read' 'bitcast_ln18_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%bitcast_ln18_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bitcast_ln18"   --->   Operation 213 'read' 'bitcast_ln18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%tmp = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %empty"   --->   Operation 214 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%indvars_iv17_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %indvars_iv17"   --->   Operation 215 'read' 'indvars_iv17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.46ns)   --->   "%store_ln12 = store i11 0, i11 %jj" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:12]   --->   Operation 216 'store' 'store_ln12' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 217 [1/1] (0.46ns)   --->   "%store_ln13 = store i6 0, i6 %j" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:13]   --->   Operation 217 'store' 'store_ln13' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop_2"   --->   Operation 218 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%j_1 = load i6 %j" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:13]   --->   Operation 219 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.84ns)   --->   "%icmp_ln13 = icmp_eq  i6 %j_1, i6 %indvars_iv17_read" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:13]   --->   Operation 220 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.84ns)   --->   "%add_ln13 = add i6 %j_1, i6 1" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:13]   --->   Operation 221 'add' 'add_ln13' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %loop_2.split, void %for.inc34.exitStub" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:13]   --->   Operation 222 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%jj_load = load i11 %jj" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:13]   --->   Operation 223 'load' 'jj_load' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i11 %jj_load" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:13]   --->   Operation 224 'zext' 'zext_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i11 %jj_load" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:13]   --->   Operation 225 'trunc' 'trunc_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i6 %j_1" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:13]   --->   Operation 226 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.93ns)   --->   "%add_ln14 = add i10 %zext_ln13_1, i10 %tmp" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:14]   --->   Operation 227 'add' 'add_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i10 %add_ln14" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:15]   --->   Operation 228 'zext' 'zext_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 0, i64 %zext_ln15" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:15]   --->   Operation 229 'getelementptr' 'C_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 230 [2/2] (1.29ns)   --->   "%C_load = load i10 %C_addr" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:15]   --->   Operation 230 'load' 'C_load' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln13" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 231 'getelementptr' 'A_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 232 [2/2] (1.29ns)   --->   "%A_load = load i10 %A_addr" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 232 'load' 'A_load' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %zext_ln13" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 233 'getelementptr' 'B_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 234 [2/2] (1.29ns)   --->   "%B_load = load i10 %B_addr" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 234 'load' 'B_load' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%or_ln18 = or i10 %trunc_ln13, i10 1" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 235 'or' 'or_ln18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i10 %or_ln18" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 236 'zext' 'zext_ln18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln18" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 237 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 238 [2/2] (1.29ns)   --->   "%A_load_1 = load i10 %A_addr_1" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 238 'load' 'A_load_1' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr i32 %B, i64 0, i64 %zext_ln18" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 239 'getelementptr' 'B_addr_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 240 [2/2] (1.29ns)   --->   "%B_load_2 = load i10 %B_addr_2" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 240 'load' 'B_load_2' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 241 [1/1] (0.96ns)   --->   "%add_ln20 = add i11 %jj_load, i11 32" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:20]   --->   Operation 241 'add' 'add_ln20' <Predicate = (!icmp_ln13)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.46ns)   --->   "%store_ln12 = store i11 %add_ln20, i11 %jj" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:12]   --->   Operation 242 'store' 'store_ln12' <Predicate = (!icmp_ln13)> <Delay = 0.46>
ST_1 : Operation 243 [1/1] (0.46ns)   --->   "%store_ln13 = store i6 %add_ln13, i6 %j" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:13]   --->   Operation 243 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 244 [1/2] (1.29ns)   --->   "%C_load = load i10 %C_addr" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:15]   --->   Operation 244 'load' 'C_load' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 245 [1/2] (1.29ns)   --->   "%A_load = load i10 %A_addr" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 245 'load' 'A_load' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 246 [1/2] (1.29ns)   --->   "%B_load = load i10 %B_addr" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 246 'load' 'B_load' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 247 [1/2] (1.29ns)   --->   "%A_load_1 = load i10 %A_addr_1" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 247 'load' 'A_load_1' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%or_ln18_1 = or i10 %tmp, i10 1" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 248 'or' 'or_ln18_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i10 %or_ln18_1" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 249 'zext' 'zext_ln18_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr i32 %B, i64 0, i64 %zext_ln18_1" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 250 'getelementptr' 'B_addr_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 251 [2/2] (1.29ns)   --->   "%B_load_1 = load i10 %B_addr_1" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 251 'load' 'B_load_1' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 252 [1/2] (1.29ns)   --->   "%B_load_2 = load i10 %B_addr_2" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 252 'load' 'B_load_2' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i32 %A, i64 0, i64 %zext_ln18_1" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 253 'getelementptr' 'A_addr_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 254 [2/2] (1.29ns)   --->   "%A_load_2 = load i10 %A_addr_2" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 254 'load' 'A_load_2' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%or_ln18_2 = or i10 %trunc_ln13, i10 2" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 255 'or' 'or_ln18_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i10 %or_ln18_2" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 256 'zext' 'zext_ln18_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i32 %A, i64 0, i64 %zext_ln18_2" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 257 'getelementptr' 'A_addr_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 258 [2/2] (1.29ns)   --->   "%A_load_3 = load i10 %A_addr_3" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 258 'load' 'A_load_3' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%B_addr_4 = getelementptr i32 %B, i64 0, i64 %zext_ln18_2" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 259 'getelementptr' 'B_addr_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 260 [2/2] (1.29ns)   --->   "%B_load_4 = load i10 %B_addr_4" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 260 'load' 'B_load_4' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 2.78>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%bitcast_ln15 = bitcast i32 %C_load" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:15]   --->   Operation 261 'bitcast' 'bitcast_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 262 [4/4] (2.78ns)   --->   "%sum = fmul i32 %bitcast_ln15, i32 1.96" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:15]   --->   Operation 262 'fmul' 'sum' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%bitcast_ln18_2 = bitcast i32 %A_load" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 263 'bitcast' 'bitcast_ln18_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 264 [4/4] (2.78ns)   --->   "%mul = fmul i32 %bitcast_ln18_2, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 264 'fmul' 'mul' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%bitcast_ln18_3 = bitcast i32 %B_load" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 265 'bitcast' 'bitcast_ln18_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 266 [4/4] (2.78ns)   --->   "%mul2 = fmul i32 %bitcast_ln18_3, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 266 'fmul' 'mul2' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%bitcast_ln18_4 = bitcast i32 %A_load_1" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 267 'bitcast' 'bitcast_ln18_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 268 [4/4] (2.78ns)   --->   "%mul12_1 = fmul i32 %bitcast_ln18_4, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 268 'fmul' 'mul12_1' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 269 [1/2] (1.29ns)   --->   "%B_load_1 = load i10 %B_addr_1" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 269 'load' 'B_load_1' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%bitcast_ln18_6 = bitcast i32 %B_load_2" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 270 'bitcast' 'bitcast_ln18_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 271 [4/4] (2.78ns)   --->   "%mul20_1 = fmul i32 %bitcast_ln18_6, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 271 'fmul' 'mul20_1' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 272 [1/2] (1.29ns)   --->   "%A_load_2 = load i10 %A_addr_2" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 272 'load' 'A_load_2' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 273 [1/2] (1.29ns)   --->   "%A_load_3 = load i10 %A_addr_3" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 273 'load' 'A_load_3' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%or_ln18_3 = or i10 %tmp, i10 2" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 274 'or' 'or_ln18_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i10 %or_ln18_3" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 275 'zext' 'zext_ln18_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%B_addr_3 = getelementptr i32 %B, i64 0, i64 %zext_ln18_3" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 276 'getelementptr' 'B_addr_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 277 [2/2] (1.29ns)   --->   "%B_load_3 = load i10 %B_addr_3" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 277 'load' 'B_load_3' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 278 [1/2] (1.29ns)   --->   "%B_load_4 = load i10 %B_addr_4" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 278 'load' 'B_load_4' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i32 %A, i64 0, i64 %zext_ln18_3" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 279 'getelementptr' 'A_addr_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 280 [2/2] (1.29ns)   --->   "%A_load_4 = load i10 %A_addr_4" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 280 'load' 'A_load_4' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%or_ln18_4 = or i10 %trunc_ln13, i10 3" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 281 'or' 'or_ln18_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i10 %or_ln18_4" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 282 'zext' 'zext_ln18_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr i32 %A, i64 0, i64 %zext_ln18_4" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 283 'getelementptr' 'A_addr_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 284 [2/2] (1.29ns)   --->   "%A_load_5 = load i10 %A_addr_5" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 284 'load' 'A_load_5' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%B_addr_6 = getelementptr i32 %B, i64 0, i64 %zext_ln18_4" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 285 'getelementptr' 'B_addr_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 286 [2/2] (1.29ns)   --->   "%B_load_6 = load i10 %B_addr_6" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 286 'load' 'B_load_6' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 2.78>
ST_4 : Operation 287 [3/4] (2.78ns)   --->   "%sum = fmul i32 %bitcast_ln15, i32 1.96" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:15]   --->   Operation 287 'fmul' 'sum' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 288 [3/4] (2.78ns)   --->   "%mul = fmul i32 %bitcast_ln18_2, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 288 'fmul' 'mul' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 289 [3/4] (2.78ns)   --->   "%mul2 = fmul i32 %bitcast_ln18_3, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 289 'fmul' 'mul2' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 290 [3/4] (2.78ns)   --->   "%mul12_1 = fmul i32 %bitcast_ln18_4, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 290 'fmul' 'mul12_1' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 291 [3/4] (2.78ns)   --->   "%mul20_1 = fmul i32 %bitcast_ln18_6, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 291 'fmul' 'mul20_1' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 292 [1/1] (0.00ns)   --->   "%bitcast_ln18_8 = bitcast i32 %A_load_3" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 292 'bitcast' 'bitcast_ln18_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 293 [4/4] (2.78ns)   --->   "%mul12_2 = fmul i32 %bitcast_ln18_8, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 293 'fmul' 'mul12_2' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 294 [1/2] (1.29ns)   --->   "%B_load_3 = load i10 %B_addr_3" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 294 'load' 'B_load_3' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 295 [1/1] (0.00ns)   --->   "%bitcast_ln18_10 = bitcast i32 %B_load_4" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 295 'bitcast' 'bitcast_ln18_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 296 [4/4] (2.78ns)   --->   "%mul20_2 = fmul i32 %bitcast_ln18_10, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 296 'fmul' 'mul20_2' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 297 [1/2] (1.29ns)   --->   "%A_load_4 = load i10 %A_addr_4" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 297 'load' 'A_load_4' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 298 [1/2] (1.29ns)   --->   "%A_load_5 = load i10 %A_addr_5" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 298 'load' 'A_load_5' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 299 [1/1] (0.00ns)   --->   "%or_ln18_5 = or i10 %tmp, i10 3" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 299 'or' 'or_ln18_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln18_5 = zext i10 %or_ln18_5" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 300 'zext' 'zext_ln18_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 301 [1/1] (0.00ns)   --->   "%B_addr_5 = getelementptr i32 %B, i64 0, i64 %zext_ln18_5" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 301 'getelementptr' 'B_addr_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 302 [2/2] (1.29ns)   --->   "%B_load_5 = load i10 %B_addr_5" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 302 'load' 'B_load_5' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 303 [1/2] (1.29ns)   --->   "%B_load_6 = load i10 %B_addr_6" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 303 'load' 'B_load_6' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 304 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr i32 %A, i64 0, i64 %zext_ln18_5" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 304 'getelementptr' 'A_addr_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 305 [2/2] (1.29ns)   --->   "%A_load_6 = load i10 %A_addr_6" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 305 'load' 'A_load_6' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 306 [1/1] (0.00ns)   --->   "%or_ln18_6 = or i10 %trunc_ln13, i10 4" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 306 'or' 'or_ln18_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln18_6 = zext i10 %or_ln18_6" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 307 'zext' 'zext_ln18_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 308 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr i32 %A, i64 0, i64 %zext_ln18_6" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 308 'getelementptr' 'A_addr_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 309 [2/2] (1.29ns)   --->   "%A_load_7 = load i10 %A_addr_7" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 309 'load' 'A_load_7' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 310 [1/1] (0.00ns)   --->   "%B_addr_8 = getelementptr i32 %B, i64 0, i64 %zext_ln18_6" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 310 'getelementptr' 'B_addr_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 311 [2/2] (1.29ns)   --->   "%B_load_8 = load i10 %B_addr_8" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 311 'load' 'B_load_8' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 2.78>
ST_5 : Operation 312 [2/4] (2.78ns)   --->   "%sum = fmul i32 %bitcast_ln15, i32 1.96" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:15]   --->   Operation 312 'fmul' 'sum' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 313 [2/4] (2.78ns)   --->   "%mul = fmul i32 %bitcast_ln18_2, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 313 'fmul' 'mul' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 314 [2/4] (2.78ns)   --->   "%mul2 = fmul i32 %bitcast_ln18_3, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 314 'fmul' 'mul2' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 315 [2/4] (2.78ns)   --->   "%mul12_1 = fmul i32 %bitcast_ln18_4, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 315 'fmul' 'mul12_1' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 316 [2/4] (2.78ns)   --->   "%mul20_1 = fmul i32 %bitcast_ln18_6, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 316 'fmul' 'mul20_1' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 317 [3/4] (2.78ns)   --->   "%mul12_2 = fmul i32 %bitcast_ln18_8, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 317 'fmul' 'mul12_2' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 318 [3/4] (2.78ns)   --->   "%mul20_2 = fmul i32 %bitcast_ln18_10, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 318 'fmul' 'mul20_2' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 319 [1/1] (0.00ns)   --->   "%bitcast_ln18_12 = bitcast i32 %A_load_5" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 319 'bitcast' 'bitcast_ln18_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 320 [4/4] (2.78ns)   --->   "%mul12_3 = fmul i32 %bitcast_ln18_12, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 320 'fmul' 'mul12_3' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 321 [1/2] (1.29ns)   --->   "%B_load_5 = load i10 %B_addr_5" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 321 'load' 'B_load_5' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 322 [1/1] (0.00ns)   --->   "%bitcast_ln18_14 = bitcast i32 %B_load_6" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 322 'bitcast' 'bitcast_ln18_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 323 [4/4] (2.78ns)   --->   "%mul20_3 = fmul i32 %bitcast_ln18_14, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 323 'fmul' 'mul20_3' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 324 [1/2] (1.29ns)   --->   "%A_load_6 = load i10 %A_addr_6" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 324 'load' 'A_load_6' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 325 [1/2] (1.29ns)   --->   "%A_load_7 = load i10 %A_addr_7" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 325 'load' 'A_load_7' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 326 [1/1] (0.00ns)   --->   "%or_ln18_7 = or i10 %tmp, i10 4" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 326 'or' 'or_ln18_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln18_7 = zext i10 %or_ln18_7" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 327 'zext' 'zext_ln18_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 328 [1/1] (0.00ns)   --->   "%B_addr_7 = getelementptr i32 %B, i64 0, i64 %zext_ln18_7" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 328 'getelementptr' 'B_addr_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 329 [2/2] (1.29ns)   --->   "%B_load_7 = load i10 %B_addr_7" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 329 'load' 'B_load_7' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 330 [1/2] (1.29ns)   --->   "%B_load_8 = load i10 %B_addr_8" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 330 'load' 'B_load_8' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 331 [1/1] (0.00ns)   --->   "%A_addr_8 = getelementptr i32 %A, i64 0, i64 %zext_ln18_7" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 331 'getelementptr' 'A_addr_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 332 [2/2] (1.29ns)   --->   "%A_load_8 = load i10 %A_addr_8" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 332 'load' 'A_load_8' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 333 [1/1] (0.00ns)   --->   "%or_ln18_8 = or i10 %trunc_ln13, i10 5" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 333 'or' 'or_ln18_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln18_8 = zext i10 %or_ln18_8" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 334 'zext' 'zext_ln18_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 335 [1/1] (0.00ns)   --->   "%A_addr_9 = getelementptr i32 %A, i64 0, i64 %zext_ln18_8" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 335 'getelementptr' 'A_addr_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 336 [2/2] (1.29ns)   --->   "%A_load_9 = load i10 %A_addr_9" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 336 'load' 'A_load_9' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 337 [1/1] (0.00ns)   --->   "%B_addr_10 = getelementptr i32 %B, i64 0, i64 %zext_ln18_8" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 337 'getelementptr' 'B_addr_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 338 [2/2] (1.29ns)   --->   "%B_load_10 = load i10 %B_addr_10" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 338 'load' 'B_load_10' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 2.78>
ST_6 : Operation 339 [1/4] (2.78ns)   --->   "%sum = fmul i32 %bitcast_ln15, i32 1.96" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:15]   --->   Operation 339 'fmul' 'sum' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 340 [1/4] (2.78ns)   --->   "%mul = fmul i32 %bitcast_ln18_2, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 340 'fmul' 'mul' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 341 [1/4] (2.78ns)   --->   "%mul2 = fmul i32 %bitcast_ln18_3, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 341 'fmul' 'mul2' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 342 [1/4] (2.78ns)   --->   "%mul12_1 = fmul i32 %bitcast_ln18_4, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 342 'fmul' 'mul12_1' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 343 [1/4] (2.78ns)   --->   "%mul20_1 = fmul i32 %bitcast_ln18_6, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 343 'fmul' 'mul20_1' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 344 [2/4] (2.78ns)   --->   "%mul12_2 = fmul i32 %bitcast_ln18_8, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 344 'fmul' 'mul12_2' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 345 [2/4] (2.78ns)   --->   "%mul20_2 = fmul i32 %bitcast_ln18_10, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 345 'fmul' 'mul20_2' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 346 [3/4] (2.78ns)   --->   "%mul12_3 = fmul i32 %bitcast_ln18_12, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 346 'fmul' 'mul12_3' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 347 [3/4] (2.78ns)   --->   "%mul20_3 = fmul i32 %bitcast_ln18_14, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 347 'fmul' 'mul20_3' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 348 [1/1] (0.00ns)   --->   "%bitcast_ln18_16 = bitcast i32 %A_load_7" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 348 'bitcast' 'bitcast_ln18_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 349 [4/4] (2.78ns)   --->   "%mul12_4 = fmul i32 %bitcast_ln18_16, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 349 'fmul' 'mul12_4' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 350 [1/2] (1.29ns)   --->   "%B_load_7 = load i10 %B_addr_7" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 350 'load' 'B_load_7' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 351 [1/1] (0.00ns)   --->   "%bitcast_ln18_18 = bitcast i32 %B_load_8" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 351 'bitcast' 'bitcast_ln18_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 352 [4/4] (2.78ns)   --->   "%mul20_4 = fmul i32 %bitcast_ln18_18, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 352 'fmul' 'mul20_4' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 353 [1/2] (1.29ns)   --->   "%A_load_8 = load i10 %A_addr_8" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 353 'load' 'A_load_8' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 354 [1/2] (1.29ns)   --->   "%A_load_9 = load i10 %A_addr_9" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 354 'load' 'A_load_9' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 355 [1/1] (0.00ns)   --->   "%or_ln18_9 = or i10 %tmp, i10 5" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 355 'or' 'or_ln18_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln18_9 = zext i10 %or_ln18_9" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 356 'zext' 'zext_ln18_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 357 [1/1] (0.00ns)   --->   "%B_addr_9 = getelementptr i32 %B, i64 0, i64 %zext_ln18_9" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 357 'getelementptr' 'B_addr_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 358 [2/2] (1.29ns)   --->   "%B_load_9 = load i10 %B_addr_9" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 358 'load' 'B_load_9' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 359 [1/2] (1.29ns)   --->   "%B_load_10 = load i10 %B_addr_10" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 359 'load' 'B_load_10' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 360 [1/1] (0.00ns)   --->   "%A_addr_10 = getelementptr i32 %A, i64 0, i64 %zext_ln18_9" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 360 'getelementptr' 'A_addr_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 361 [2/2] (1.29ns)   --->   "%A_load_10 = load i10 %A_addr_10" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 361 'load' 'A_load_10' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 362 [1/1] (0.00ns)   --->   "%or_ln18_10 = or i10 %trunc_ln13, i10 6" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 362 'or' 'or_ln18_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln18_10 = zext i10 %or_ln18_10" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 363 'zext' 'zext_ln18_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 364 [1/1] (0.00ns)   --->   "%A_addr_11 = getelementptr i32 %A, i64 0, i64 %zext_ln18_10" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 364 'getelementptr' 'A_addr_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 365 [2/2] (1.29ns)   --->   "%A_load_11 = load i10 %A_addr_11" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 365 'load' 'A_load_11' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 366 [1/1] (0.00ns)   --->   "%B_addr_12 = getelementptr i32 %B, i64 0, i64 %zext_ln18_10" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 366 'getelementptr' 'B_addr_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 367 [2/2] (1.29ns)   --->   "%B_load_12 = load i10 %B_addr_12" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 367 'load' 'B_load_12' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 2.78>
ST_7 : Operation 368 [4/4] (2.78ns)   --->   "%mul1 = fmul i32 %mul, i32 %bitcast_ln18_read" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 368 'fmul' 'mul1' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 369 [4/4] (2.78ns)   --->   "%mul3 = fmul i32 %mul2, i32 %bitcast_ln18_1_read" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 369 'fmul' 'mul3' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 370 [1/1] (0.00ns)   --->   "%bitcast_ln18_5 = bitcast i32 %B_load_1" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 370 'bitcast' 'bitcast_ln18_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 371 [4/4] (2.78ns)   --->   "%mul16_1 = fmul i32 %mul12_1, i32 %bitcast_ln18_5" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 371 'fmul' 'mul16_1' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 372 [1/1] (0.00ns)   --->   "%bitcast_ln18_7 = bitcast i32 %A_load_2" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 372 'bitcast' 'bitcast_ln18_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 373 [4/4] (2.78ns)   --->   "%mul24_1 = fmul i32 %mul20_1, i32 %bitcast_ln18_7" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 373 'fmul' 'mul24_1' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 374 [1/4] (2.78ns)   --->   "%mul12_2 = fmul i32 %bitcast_ln18_8, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 374 'fmul' 'mul12_2' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 375 [1/4] (2.78ns)   --->   "%mul20_2 = fmul i32 %bitcast_ln18_10, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 375 'fmul' 'mul20_2' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 376 [2/4] (2.78ns)   --->   "%mul12_3 = fmul i32 %bitcast_ln18_12, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 376 'fmul' 'mul12_3' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 377 [2/4] (2.78ns)   --->   "%mul20_3 = fmul i32 %bitcast_ln18_14, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 377 'fmul' 'mul20_3' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 378 [3/4] (2.78ns)   --->   "%mul12_4 = fmul i32 %bitcast_ln18_16, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 378 'fmul' 'mul12_4' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 379 [3/4] (2.78ns)   --->   "%mul20_4 = fmul i32 %bitcast_ln18_18, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 379 'fmul' 'mul20_4' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 380 [1/1] (0.00ns)   --->   "%bitcast_ln18_20 = bitcast i32 %A_load_9" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 380 'bitcast' 'bitcast_ln18_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 381 [4/4] (2.78ns)   --->   "%mul12_5 = fmul i32 %bitcast_ln18_20, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 381 'fmul' 'mul12_5' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 382 [1/2] (1.29ns)   --->   "%B_load_9 = load i10 %B_addr_9" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 382 'load' 'B_load_9' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 383 [1/2] (1.29ns)   --->   "%A_load_10 = load i10 %A_addr_10" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 383 'load' 'A_load_10' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 384 [1/2] (1.29ns)   --->   "%A_load_11 = load i10 %A_addr_11" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 384 'load' 'A_load_11' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 385 [1/1] (0.00ns)   --->   "%or_ln18_11 = or i10 %tmp, i10 6" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 385 'or' 'or_ln18_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln18_11 = zext i10 %or_ln18_11" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 386 'zext' 'zext_ln18_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 387 [1/1] (0.00ns)   --->   "%B_addr_11 = getelementptr i32 %B, i64 0, i64 %zext_ln18_11" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 387 'getelementptr' 'B_addr_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 388 [2/2] (1.29ns)   --->   "%B_load_11 = load i10 %B_addr_11" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 388 'load' 'B_load_11' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 389 [1/2] (1.29ns)   --->   "%B_load_12 = load i10 %B_addr_12" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 389 'load' 'B_load_12' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 390 [1/1] (0.00ns)   --->   "%A_addr_12 = getelementptr i32 %A, i64 0, i64 %zext_ln18_11" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 390 'getelementptr' 'A_addr_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 391 [2/2] (1.29ns)   --->   "%A_load_12 = load i10 %A_addr_12" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 391 'load' 'A_load_12' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 392 [1/1] (0.00ns)   --->   "%or_ln18_12 = or i10 %trunc_ln13, i10 7" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 392 'or' 'or_ln18_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln18_12 = zext i10 %or_ln18_12" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 393 'zext' 'zext_ln18_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 394 [1/1] (0.00ns)   --->   "%A_addr_13 = getelementptr i32 %A, i64 0, i64 %zext_ln18_12" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 394 'getelementptr' 'A_addr_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 395 [2/2] (1.29ns)   --->   "%A_load_13 = load i10 %A_addr_13" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 395 'load' 'A_load_13' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 396 [1/1] (0.00ns)   --->   "%B_addr_14 = getelementptr i32 %B, i64 0, i64 %zext_ln18_12" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 396 'getelementptr' 'B_addr_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 397 [2/2] (1.29ns)   --->   "%B_load_14 = load i10 %B_addr_14" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 397 'load' 'B_load_14' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 8 <SV = 7> <Delay = 2.78>
ST_8 : Operation 398 [3/4] (2.78ns)   --->   "%mul1 = fmul i32 %mul, i32 %bitcast_ln18_read" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 398 'fmul' 'mul1' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 399 [3/4] (2.78ns)   --->   "%mul3 = fmul i32 %mul2, i32 %bitcast_ln18_1_read" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 399 'fmul' 'mul3' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 400 [3/4] (2.78ns)   --->   "%mul16_1 = fmul i32 %mul12_1, i32 %bitcast_ln18_5" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 400 'fmul' 'mul16_1' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 401 [3/4] (2.78ns)   --->   "%mul24_1 = fmul i32 %mul20_1, i32 %bitcast_ln18_7" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 401 'fmul' 'mul24_1' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 402 [1/1] (0.00ns)   --->   "%bitcast_ln18_9 = bitcast i32 %B_load_3" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 402 'bitcast' 'bitcast_ln18_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 403 [4/4] (2.78ns)   --->   "%mul16_2 = fmul i32 %mul12_2, i32 %bitcast_ln18_9" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 403 'fmul' 'mul16_2' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 404 [1/1] (0.00ns)   --->   "%bitcast_ln18_11 = bitcast i32 %A_load_4" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 404 'bitcast' 'bitcast_ln18_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 405 [4/4] (2.78ns)   --->   "%mul24_2 = fmul i32 %mul20_2, i32 %bitcast_ln18_11" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 405 'fmul' 'mul24_2' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 406 [1/4] (2.78ns)   --->   "%mul12_3 = fmul i32 %bitcast_ln18_12, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 406 'fmul' 'mul12_3' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 407 [1/4] (2.78ns)   --->   "%mul20_3 = fmul i32 %bitcast_ln18_14, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 407 'fmul' 'mul20_3' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 408 [2/4] (2.78ns)   --->   "%mul12_4 = fmul i32 %bitcast_ln18_16, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 408 'fmul' 'mul12_4' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 409 [2/4] (2.78ns)   --->   "%mul20_4 = fmul i32 %bitcast_ln18_18, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 409 'fmul' 'mul20_4' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 410 [3/4] (2.78ns)   --->   "%mul12_5 = fmul i32 %bitcast_ln18_20, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 410 'fmul' 'mul12_5' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 411 [1/1] (0.00ns)   --->   "%bitcast_ln18_22 = bitcast i32 %B_load_10" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 411 'bitcast' 'bitcast_ln18_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 412 [4/4] (2.78ns)   --->   "%mul20_5 = fmul i32 %bitcast_ln18_22, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 412 'fmul' 'mul20_5' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 413 [1/1] (0.00ns)   --->   "%bitcast_ln18_24 = bitcast i32 %A_load_11" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 413 'bitcast' 'bitcast_ln18_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 414 [4/4] (2.78ns)   --->   "%mul12_6 = fmul i32 %bitcast_ln18_24, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 414 'fmul' 'mul12_6' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 415 [1/2] (1.29ns)   --->   "%B_load_11 = load i10 %B_addr_11" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 415 'load' 'B_load_11' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 416 [1/1] (0.00ns)   --->   "%bitcast_ln18_26 = bitcast i32 %B_load_12" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 416 'bitcast' 'bitcast_ln18_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 417 [4/4] (2.78ns)   --->   "%mul20_6 = fmul i32 %bitcast_ln18_26, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 417 'fmul' 'mul20_6' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 418 [1/2] (1.29ns)   --->   "%A_load_12 = load i10 %A_addr_12" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 418 'load' 'A_load_12' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 419 [1/2] (1.29ns)   --->   "%A_load_13 = load i10 %A_addr_13" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 419 'load' 'A_load_13' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 420 [1/1] (0.00ns)   --->   "%or_ln18_13 = or i10 %tmp, i10 7" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 420 'or' 'or_ln18_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln18_13 = zext i10 %or_ln18_13" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 421 'zext' 'zext_ln18_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 422 [1/1] (0.00ns)   --->   "%B_addr_13 = getelementptr i32 %B, i64 0, i64 %zext_ln18_13" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 422 'getelementptr' 'B_addr_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 423 [2/2] (1.29ns)   --->   "%B_load_13 = load i10 %B_addr_13" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 423 'load' 'B_load_13' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 424 [1/2] (1.29ns)   --->   "%B_load_14 = load i10 %B_addr_14" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 424 'load' 'B_load_14' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 425 [1/1] (0.00ns)   --->   "%A_addr_14 = getelementptr i32 %A, i64 0, i64 %zext_ln18_13" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 425 'getelementptr' 'A_addr_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 426 [2/2] (1.29ns)   --->   "%A_load_14 = load i10 %A_addr_14" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 426 'load' 'A_load_14' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 427 [1/1] (0.00ns)   --->   "%or_ln18_14 = or i10 %trunc_ln13, i10 8" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 427 'or' 'or_ln18_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln18_14 = zext i10 %or_ln18_14" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 428 'zext' 'zext_ln18_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 429 [1/1] (0.00ns)   --->   "%A_addr_15 = getelementptr i32 %A, i64 0, i64 %zext_ln18_14" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 429 'getelementptr' 'A_addr_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 430 [2/2] (1.29ns)   --->   "%A_load_15 = load i10 %A_addr_15" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 430 'load' 'A_load_15' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 431 [1/1] (0.00ns)   --->   "%B_addr_16 = getelementptr i32 %B, i64 0, i64 %zext_ln18_14" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 431 'getelementptr' 'B_addr_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 432 [2/2] (1.29ns)   --->   "%B_load_16 = load i10 %B_addr_16" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 432 'load' 'B_load_16' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 9 <SV = 8> <Delay = 2.78>
ST_9 : Operation 433 [2/4] (2.78ns)   --->   "%mul1 = fmul i32 %mul, i32 %bitcast_ln18_read" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 433 'fmul' 'mul1' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 434 [2/4] (2.78ns)   --->   "%mul3 = fmul i32 %mul2, i32 %bitcast_ln18_1_read" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 434 'fmul' 'mul3' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 435 [2/4] (2.78ns)   --->   "%mul16_1 = fmul i32 %mul12_1, i32 %bitcast_ln18_5" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 435 'fmul' 'mul16_1' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 436 [2/4] (2.78ns)   --->   "%mul24_1 = fmul i32 %mul20_1, i32 %bitcast_ln18_7" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 436 'fmul' 'mul24_1' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 437 [3/4] (2.78ns)   --->   "%mul16_2 = fmul i32 %mul12_2, i32 %bitcast_ln18_9" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 437 'fmul' 'mul16_2' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 438 [3/4] (2.78ns)   --->   "%mul24_2 = fmul i32 %mul20_2, i32 %bitcast_ln18_11" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 438 'fmul' 'mul24_2' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 439 [1/1] (0.00ns)   --->   "%bitcast_ln18_13 = bitcast i32 %B_load_5" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 439 'bitcast' 'bitcast_ln18_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 440 [4/4] (2.78ns)   --->   "%mul16_3 = fmul i32 %mul12_3, i32 %bitcast_ln18_13" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 440 'fmul' 'mul16_3' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 441 [1/1] (0.00ns)   --->   "%bitcast_ln18_15 = bitcast i32 %A_load_6" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 441 'bitcast' 'bitcast_ln18_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 442 [4/4] (2.78ns)   --->   "%mul24_3 = fmul i32 %mul20_3, i32 %bitcast_ln18_15" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 442 'fmul' 'mul24_3' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 443 [1/4] (2.78ns)   --->   "%mul12_4 = fmul i32 %bitcast_ln18_16, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 443 'fmul' 'mul12_4' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 444 [1/4] (2.78ns)   --->   "%mul20_4 = fmul i32 %bitcast_ln18_18, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 444 'fmul' 'mul20_4' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 445 [2/4] (2.78ns)   --->   "%mul12_5 = fmul i32 %bitcast_ln18_20, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 445 'fmul' 'mul12_5' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 446 [3/4] (2.78ns)   --->   "%mul20_5 = fmul i32 %bitcast_ln18_22, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 446 'fmul' 'mul20_5' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 447 [3/4] (2.78ns)   --->   "%mul12_6 = fmul i32 %bitcast_ln18_24, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 447 'fmul' 'mul12_6' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 448 [3/4] (2.78ns)   --->   "%mul20_6 = fmul i32 %bitcast_ln18_26, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 448 'fmul' 'mul20_6' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 449 [1/1] (0.00ns)   --->   "%bitcast_ln18_28 = bitcast i32 %A_load_13" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 449 'bitcast' 'bitcast_ln18_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 450 [4/4] (2.78ns)   --->   "%mul12_7 = fmul i32 %bitcast_ln18_28, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 450 'fmul' 'mul12_7' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 451 [1/2] (1.29ns)   --->   "%B_load_13 = load i10 %B_addr_13" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 451 'load' 'B_load_13' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 452 [1/1] (0.00ns)   --->   "%bitcast_ln18_30 = bitcast i32 %B_load_14" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 452 'bitcast' 'bitcast_ln18_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 453 [4/4] (2.78ns)   --->   "%mul20_7 = fmul i32 %bitcast_ln18_30, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 453 'fmul' 'mul20_7' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 454 [1/2] (1.29ns)   --->   "%A_load_14 = load i10 %A_addr_14" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 454 'load' 'A_load_14' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 455 [1/2] (1.29ns)   --->   "%A_load_15 = load i10 %A_addr_15" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 455 'load' 'A_load_15' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 456 [1/1] (0.00ns)   --->   "%or_ln18_15 = or i10 %tmp, i10 8" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 456 'or' 'or_ln18_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln18_15 = zext i10 %or_ln18_15" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 457 'zext' 'zext_ln18_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 458 [1/1] (0.00ns)   --->   "%B_addr_15 = getelementptr i32 %B, i64 0, i64 %zext_ln18_15" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 458 'getelementptr' 'B_addr_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 459 [2/2] (1.29ns)   --->   "%B_load_15 = load i10 %B_addr_15" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 459 'load' 'B_load_15' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 460 [1/2] (1.29ns)   --->   "%B_load_16 = load i10 %B_addr_16" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 460 'load' 'B_load_16' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 461 [1/1] (0.00ns)   --->   "%A_addr_16 = getelementptr i32 %A, i64 0, i64 %zext_ln18_15" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 461 'getelementptr' 'A_addr_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 462 [2/2] (1.29ns)   --->   "%A_load_16 = load i10 %A_addr_16" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 462 'load' 'A_load_16' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 463 [1/1] (0.00ns)   --->   "%or_ln18_16 = or i10 %trunc_ln13, i10 9" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 463 'or' 'or_ln18_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln18_16 = zext i10 %or_ln18_16" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 464 'zext' 'zext_ln18_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 465 [1/1] (0.00ns)   --->   "%A_addr_17 = getelementptr i32 %A, i64 0, i64 %zext_ln18_16" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 465 'getelementptr' 'A_addr_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 466 [2/2] (1.29ns)   --->   "%A_load_17 = load i10 %A_addr_17" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 466 'load' 'A_load_17' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 467 [1/1] (0.00ns)   --->   "%B_addr_18 = getelementptr i32 %B, i64 0, i64 %zext_ln18_16" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 467 'getelementptr' 'B_addr_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 468 [2/2] (1.29ns)   --->   "%B_load_18 = load i10 %B_addr_18" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 468 'load' 'B_load_18' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 10 <SV = 9> <Delay = 2.78>
ST_10 : Operation 469 [1/4] (2.78ns)   --->   "%mul1 = fmul i32 %mul, i32 %bitcast_ln18_read" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 469 'fmul' 'mul1' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 470 [1/4] (2.78ns)   --->   "%mul3 = fmul i32 %mul2, i32 %bitcast_ln18_1_read" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 470 'fmul' 'mul3' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 471 [1/4] (2.78ns)   --->   "%mul16_1 = fmul i32 %mul12_1, i32 %bitcast_ln18_5" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 471 'fmul' 'mul16_1' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 472 [1/4] (2.78ns)   --->   "%mul24_1 = fmul i32 %mul20_1, i32 %bitcast_ln18_7" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 472 'fmul' 'mul24_1' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 473 [2/4] (2.78ns)   --->   "%mul16_2 = fmul i32 %mul12_2, i32 %bitcast_ln18_9" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 473 'fmul' 'mul16_2' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 474 [2/4] (2.78ns)   --->   "%mul24_2 = fmul i32 %mul20_2, i32 %bitcast_ln18_11" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 474 'fmul' 'mul24_2' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 475 [3/4] (2.78ns)   --->   "%mul16_3 = fmul i32 %mul12_3, i32 %bitcast_ln18_13" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 475 'fmul' 'mul16_3' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 476 [3/4] (2.78ns)   --->   "%mul24_3 = fmul i32 %mul20_3, i32 %bitcast_ln18_15" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 476 'fmul' 'mul24_3' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 477 [1/1] (0.00ns)   --->   "%bitcast_ln18_17 = bitcast i32 %B_load_7" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 477 'bitcast' 'bitcast_ln18_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 478 [4/4] (2.78ns)   --->   "%mul16_4 = fmul i32 %mul12_4, i32 %bitcast_ln18_17" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 478 'fmul' 'mul16_4' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 479 [1/1] (0.00ns)   --->   "%bitcast_ln18_19 = bitcast i32 %A_load_8" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 479 'bitcast' 'bitcast_ln18_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 480 [4/4] (2.78ns)   --->   "%mul24_4 = fmul i32 %mul20_4, i32 %bitcast_ln18_19" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 480 'fmul' 'mul24_4' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 481 [1/4] (2.78ns)   --->   "%mul12_5 = fmul i32 %bitcast_ln18_20, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 481 'fmul' 'mul12_5' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 482 [2/4] (2.78ns)   --->   "%mul20_5 = fmul i32 %bitcast_ln18_22, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 482 'fmul' 'mul20_5' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 483 [2/4] (2.78ns)   --->   "%mul12_6 = fmul i32 %bitcast_ln18_24, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 483 'fmul' 'mul12_6' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 484 [2/4] (2.78ns)   --->   "%mul20_6 = fmul i32 %bitcast_ln18_26, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 484 'fmul' 'mul20_6' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 485 [3/4] (2.78ns)   --->   "%mul12_7 = fmul i32 %bitcast_ln18_28, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 485 'fmul' 'mul12_7' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 486 [3/4] (2.78ns)   --->   "%mul20_7 = fmul i32 %bitcast_ln18_30, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 486 'fmul' 'mul20_7' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 487 [1/1] (0.00ns)   --->   "%bitcast_ln18_32 = bitcast i32 %A_load_15" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 487 'bitcast' 'bitcast_ln18_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 488 [4/4] (2.78ns)   --->   "%mul12_8 = fmul i32 %bitcast_ln18_32, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 488 'fmul' 'mul12_8' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 489 [1/2] (1.29ns)   --->   "%B_load_15 = load i10 %B_addr_15" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 489 'load' 'B_load_15' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 490 [1/1] (0.00ns)   --->   "%bitcast_ln18_34 = bitcast i32 %B_load_16" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 490 'bitcast' 'bitcast_ln18_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 491 [4/4] (2.78ns)   --->   "%mul20_8 = fmul i32 %bitcast_ln18_34, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 491 'fmul' 'mul20_8' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 492 [1/2] (1.29ns)   --->   "%A_load_16 = load i10 %A_addr_16" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 492 'load' 'A_load_16' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 493 [1/2] (1.29ns)   --->   "%A_load_17 = load i10 %A_addr_17" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 493 'load' 'A_load_17' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 494 [1/1] (0.00ns)   --->   "%or_ln18_17 = or i10 %tmp, i10 9" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 494 'or' 'or_ln18_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln18_17 = zext i10 %or_ln18_17" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 495 'zext' 'zext_ln18_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 496 [1/1] (0.00ns)   --->   "%B_addr_17 = getelementptr i32 %B, i64 0, i64 %zext_ln18_17" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 496 'getelementptr' 'B_addr_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 497 [2/2] (1.29ns)   --->   "%B_load_17 = load i10 %B_addr_17" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 497 'load' 'B_load_17' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 498 [1/2] (1.29ns)   --->   "%B_load_18 = load i10 %B_addr_18" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 498 'load' 'B_load_18' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 499 [1/1] (0.00ns)   --->   "%A_addr_18 = getelementptr i32 %A, i64 0, i64 %zext_ln18_17" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 499 'getelementptr' 'A_addr_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 500 [2/2] (1.29ns)   --->   "%A_load_18 = load i10 %A_addr_18" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 500 'load' 'A_load_18' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 501 [1/1] (0.00ns)   --->   "%or_ln18_18 = or i10 %trunc_ln13, i10 10" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 501 'or' 'or_ln18_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln18_18 = zext i10 %or_ln18_18" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 502 'zext' 'zext_ln18_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 503 [1/1] (0.00ns)   --->   "%A_addr_19 = getelementptr i32 %A, i64 0, i64 %zext_ln18_18" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 503 'getelementptr' 'A_addr_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 504 [2/2] (1.29ns)   --->   "%A_load_19 = load i10 %A_addr_19" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 504 'load' 'A_load_19' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 505 [1/1] (0.00ns)   --->   "%B_addr_20 = getelementptr i32 %B, i64 0, i64 %zext_ln18_18" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 505 'getelementptr' 'B_addr_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 506 [2/2] (1.29ns)   --->   "%B_load_20 = load i10 %B_addr_20" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 506 'load' 'B_load_20' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 11 <SV = 10> <Delay = 3.57>
ST_11 : Operation 507 [5/5] (3.57ns)   --->   "%add = fadd i32 %mul1, i32 %mul3" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 507 'fadd' 'add' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 508 [5/5] (3.57ns)   --->   "%add25_1 = fadd i32 %mul16_1, i32 %mul24_1" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 508 'fadd' 'add25_1' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 509 [1/4] (2.78ns)   --->   "%mul16_2 = fmul i32 %mul12_2, i32 %bitcast_ln18_9" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 509 'fmul' 'mul16_2' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 510 [1/4] (2.78ns)   --->   "%mul24_2 = fmul i32 %mul20_2, i32 %bitcast_ln18_11" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 510 'fmul' 'mul24_2' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 511 [2/4] (2.78ns)   --->   "%mul16_3 = fmul i32 %mul12_3, i32 %bitcast_ln18_13" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 511 'fmul' 'mul16_3' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 512 [2/4] (2.78ns)   --->   "%mul24_3 = fmul i32 %mul20_3, i32 %bitcast_ln18_15" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 512 'fmul' 'mul24_3' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 513 [3/4] (2.78ns)   --->   "%mul16_4 = fmul i32 %mul12_4, i32 %bitcast_ln18_17" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 513 'fmul' 'mul16_4' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 514 [3/4] (2.78ns)   --->   "%mul24_4 = fmul i32 %mul20_4, i32 %bitcast_ln18_19" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 514 'fmul' 'mul24_4' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 515 [1/1] (0.00ns)   --->   "%bitcast_ln18_21 = bitcast i32 %B_load_9" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 515 'bitcast' 'bitcast_ln18_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 516 [4/4] (2.78ns)   --->   "%mul16_5 = fmul i32 %mul12_5, i32 %bitcast_ln18_21" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 516 'fmul' 'mul16_5' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 517 [1/4] (2.78ns)   --->   "%mul20_5 = fmul i32 %bitcast_ln18_22, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 517 'fmul' 'mul20_5' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 518 [1/4] (2.78ns)   --->   "%mul12_6 = fmul i32 %bitcast_ln18_24, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 518 'fmul' 'mul12_6' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 519 [1/4] (2.78ns)   --->   "%mul20_6 = fmul i32 %bitcast_ln18_26, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 519 'fmul' 'mul20_6' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 520 [2/4] (2.78ns)   --->   "%mul12_7 = fmul i32 %bitcast_ln18_28, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 520 'fmul' 'mul12_7' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 521 [2/4] (2.78ns)   --->   "%mul20_7 = fmul i32 %bitcast_ln18_30, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 521 'fmul' 'mul20_7' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 522 [3/4] (2.78ns)   --->   "%mul12_8 = fmul i32 %bitcast_ln18_32, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 522 'fmul' 'mul12_8' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 523 [3/4] (2.78ns)   --->   "%mul20_8 = fmul i32 %bitcast_ln18_34, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 523 'fmul' 'mul20_8' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 524 [1/1] (0.00ns)   --->   "%bitcast_ln18_36 = bitcast i32 %A_load_17" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 524 'bitcast' 'bitcast_ln18_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 525 [4/4] (2.78ns)   --->   "%mul12_9 = fmul i32 %bitcast_ln18_36, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 525 'fmul' 'mul12_9' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 526 [1/2] (1.29ns)   --->   "%B_load_17 = load i10 %B_addr_17" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 526 'load' 'B_load_17' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 527 [1/1] (0.00ns)   --->   "%bitcast_ln18_38 = bitcast i32 %B_load_18" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 527 'bitcast' 'bitcast_ln18_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 528 [4/4] (2.78ns)   --->   "%mul20_9 = fmul i32 %bitcast_ln18_38, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 528 'fmul' 'mul20_9' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 529 [1/2] (1.29ns)   --->   "%A_load_18 = load i10 %A_addr_18" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 529 'load' 'A_load_18' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 530 [1/2] (1.29ns)   --->   "%A_load_19 = load i10 %A_addr_19" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 530 'load' 'A_load_19' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 531 [1/1] (0.00ns)   --->   "%or_ln18_19 = or i10 %tmp, i10 10" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 531 'or' 'or_ln18_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln18_19 = zext i10 %or_ln18_19" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 532 'zext' 'zext_ln18_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 533 [1/1] (0.00ns)   --->   "%B_addr_19 = getelementptr i32 %B, i64 0, i64 %zext_ln18_19" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 533 'getelementptr' 'B_addr_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 534 [2/2] (1.29ns)   --->   "%B_load_19 = load i10 %B_addr_19" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 534 'load' 'B_load_19' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 535 [1/2] (1.29ns)   --->   "%B_load_20 = load i10 %B_addr_20" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 535 'load' 'B_load_20' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 536 [1/1] (0.00ns)   --->   "%A_addr_20 = getelementptr i32 %A, i64 0, i64 %zext_ln18_19" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 536 'getelementptr' 'A_addr_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 537 [2/2] (1.29ns)   --->   "%A_load_20 = load i10 %A_addr_20" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 537 'load' 'A_load_20' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 538 [1/1] (0.00ns)   --->   "%or_ln18_20 = or i10 %trunc_ln13, i10 11" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 538 'or' 'or_ln18_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln18_20 = zext i10 %or_ln18_20" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 539 'zext' 'zext_ln18_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 540 [1/1] (0.00ns)   --->   "%A_addr_21 = getelementptr i32 %A, i64 0, i64 %zext_ln18_20" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 540 'getelementptr' 'A_addr_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 541 [2/2] (1.29ns)   --->   "%A_load_21 = load i10 %A_addr_21" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 541 'load' 'A_load_21' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 542 [1/1] (0.00ns)   --->   "%B_addr_22 = getelementptr i32 %B, i64 0, i64 %zext_ln18_20" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 542 'getelementptr' 'B_addr_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 543 [2/2] (1.29ns)   --->   "%B_load_22 = load i10 %B_addr_22" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 543 'load' 'B_load_22' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 12 <SV = 11> <Delay = 3.57>
ST_12 : Operation 544 [4/5] (3.57ns)   --->   "%add = fadd i32 %mul1, i32 %mul3" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 544 'fadd' 'add' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 545 [4/5] (3.57ns)   --->   "%add25_1 = fadd i32 %mul16_1, i32 %mul24_1" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 545 'fadd' 'add25_1' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 546 [5/5] (3.57ns)   --->   "%add25_2 = fadd i32 %mul16_2, i32 %mul24_2" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 546 'fadd' 'add25_2' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 547 [1/4] (2.78ns)   --->   "%mul16_3 = fmul i32 %mul12_3, i32 %bitcast_ln18_13" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 547 'fmul' 'mul16_3' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 548 [1/4] (2.78ns)   --->   "%mul24_3 = fmul i32 %mul20_3, i32 %bitcast_ln18_15" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 548 'fmul' 'mul24_3' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 549 [2/4] (2.78ns)   --->   "%mul16_4 = fmul i32 %mul12_4, i32 %bitcast_ln18_17" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 549 'fmul' 'mul16_4' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 550 [2/4] (2.78ns)   --->   "%mul24_4 = fmul i32 %mul20_4, i32 %bitcast_ln18_19" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 550 'fmul' 'mul24_4' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 551 [3/4] (2.78ns)   --->   "%mul16_5 = fmul i32 %mul12_5, i32 %bitcast_ln18_21" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 551 'fmul' 'mul16_5' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 552 [1/1] (0.00ns)   --->   "%bitcast_ln18_23 = bitcast i32 %A_load_10" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 552 'bitcast' 'bitcast_ln18_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 553 [4/4] (2.78ns)   --->   "%mul24_5 = fmul i32 %mul20_5, i32 %bitcast_ln18_23" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 553 'fmul' 'mul24_5' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 554 [1/1] (0.00ns)   --->   "%bitcast_ln18_25 = bitcast i32 %B_load_11" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 554 'bitcast' 'bitcast_ln18_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 555 [4/4] (2.78ns)   --->   "%mul16_6 = fmul i32 %mul12_6, i32 %bitcast_ln18_25" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 555 'fmul' 'mul16_6' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 556 [1/1] (0.00ns)   --->   "%bitcast_ln18_27 = bitcast i32 %A_load_12" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 556 'bitcast' 'bitcast_ln18_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 557 [4/4] (2.78ns)   --->   "%mul24_6 = fmul i32 %mul20_6, i32 %bitcast_ln18_27" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 557 'fmul' 'mul24_6' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 558 [1/4] (2.78ns)   --->   "%mul12_7 = fmul i32 %bitcast_ln18_28, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 558 'fmul' 'mul12_7' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 559 [1/4] (2.78ns)   --->   "%mul20_7 = fmul i32 %bitcast_ln18_30, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 559 'fmul' 'mul20_7' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 560 [2/4] (2.78ns)   --->   "%mul12_8 = fmul i32 %bitcast_ln18_32, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 560 'fmul' 'mul12_8' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 561 [2/4] (2.78ns)   --->   "%mul20_8 = fmul i32 %bitcast_ln18_34, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 561 'fmul' 'mul20_8' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 562 [3/4] (2.78ns)   --->   "%mul12_9 = fmul i32 %bitcast_ln18_36, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 562 'fmul' 'mul12_9' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 563 [3/4] (2.78ns)   --->   "%mul20_9 = fmul i32 %bitcast_ln18_38, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 563 'fmul' 'mul20_9' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 564 [1/1] (0.00ns)   --->   "%bitcast_ln18_40 = bitcast i32 %A_load_19" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 564 'bitcast' 'bitcast_ln18_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 565 [4/4] (2.78ns)   --->   "%mul12_s = fmul i32 %bitcast_ln18_40, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 565 'fmul' 'mul12_s' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 566 [1/2] (1.29ns)   --->   "%B_load_19 = load i10 %B_addr_19" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 566 'load' 'B_load_19' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 567 [1/1] (0.00ns)   --->   "%bitcast_ln18_42 = bitcast i32 %B_load_20" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 567 'bitcast' 'bitcast_ln18_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 568 [4/4] (2.78ns)   --->   "%mul20_s = fmul i32 %bitcast_ln18_42, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 568 'fmul' 'mul20_s' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 569 [1/2] (1.29ns)   --->   "%A_load_20 = load i10 %A_addr_20" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 569 'load' 'A_load_20' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 570 [1/2] (1.29ns)   --->   "%A_load_21 = load i10 %A_addr_21" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 570 'load' 'A_load_21' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 571 [1/1] (0.00ns)   --->   "%or_ln18_21 = or i10 %tmp, i10 11" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 571 'or' 'or_ln18_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln18_21 = zext i10 %or_ln18_21" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 572 'zext' 'zext_ln18_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 573 [1/1] (0.00ns)   --->   "%B_addr_21 = getelementptr i32 %B, i64 0, i64 %zext_ln18_21" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 573 'getelementptr' 'B_addr_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 574 [2/2] (1.29ns)   --->   "%B_load_21 = load i10 %B_addr_21" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 574 'load' 'B_load_21' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 575 [1/2] (1.29ns)   --->   "%B_load_22 = load i10 %B_addr_22" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 575 'load' 'B_load_22' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 576 [1/1] (0.00ns)   --->   "%A_addr_22 = getelementptr i32 %A, i64 0, i64 %zext_ln18_21" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 576 'getelementptr' 'A_addr_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 577 [2/2] (1.29ns)   --->   "%A_load_22 = load i10 %A_addr_22" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 577 'load' 'A_load_22' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 578 [1/1] (0.00ns)   --->   "%or_ln18_22 = or i10 %trunc_ln13, i10 12" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 578 'or' 'or_ln18_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln18_22 = zext i10 %or_ln18_22" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 579 'zext' 'zext_ln18_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 580 [1/1] (0.00ns)   --->   "%A_addr_23 = getelementptr i32 %A, i64 0, i64 %zext_ln18_22" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 580 'getelementptr' 'A_addr_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 581 [2/2] (1.29ns)   --->   "%A_load_23 = load i10 %A_addr_23" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 581 'load' 'A_load_23' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 582 [1/1] (0.00ns)   --->   "%B_addr_24 = getelementptr i32 %B, i64 0, i64 %zext_ln18_22" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 582 'getelementptr' 'B_addr_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 583 [2/2] (1.29ns)   --->   "%B_load_24 = load i10 %B_addr_24" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 583 'load' 'B_load_24' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 13 <SV = 12> <Delay = 3.57>
ST_13 : Operation 584 [3/5] (3.57ns)   --->   "%add = fadd i32 %mul1, i32 %mul3" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 584 'fadd' 'add' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 585 [3/5] (3.57ns)   --->   "%add25_1 = fadd i32 %mul16_1, i32 %mul24_1" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 585 'fadd' 'add25_1' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 586 [4/5] (3.57ns)   --->   "%add25_2 = fadd i32 %mul16_2, i32 %mul24_2" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 586 'fadd' 'add25_2' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 587 [5/5] (3.57ns)   --->   "%add25_3 = fadd i32 %mul16_3, i32 %mul24_3" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 587 'fadd' 'add25_3' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 588 [1/4] (2.78ns)   --->   "%mul16_4 = fmul i32 %mul12_4, i32 %bitcast_ln18_17" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 588 'fmul' 'mul16_4' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 589 [1/4] (2.78ns)   --->   "%mul24_4 = fmul i32 %mul20_4, i32 %bitcast_ln18_19" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 589 'fmul' 'mul24_4' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 590 [2/4] (2.78ns)   --->   "%mul16_5 = fmul i32 %mul12_5, i32 %bitcast_ln18_21" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 590 'fmul' 'mul16_5' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 591 [3/4] (2.78ns)   --->   "%mul24_5 = fmul i32 %mul20_5, i32 %bitcast_ln18_23" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 591 'fmul' 'mul24_5' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 592 [3/4] (2.78ns)   --->   "%mul16_6 = fmul i32 %mul12_6, i32 %bitcast_ln18_25" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 592 'fmul' 'mul16_6' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 593 [3/4] (2.78ns)   --->   "%mul24_6 = fmul i32 %mul20_6, i32 %bitcast_ln18_27" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 593 'fmul' 'mul24_6' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 594 [1/1] (0.00ns)   --->   "%bitcast_ln18_29 = bitcast i32 %B_load_13" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 594 'bitcast' 'bitcast_ln18_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 595 [4/4] (2.78ns)   --->   "%mul16_7 = fmul i32 %mul12_7, i32 %bitcast_ln18_29" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 595 'fmul' 'mul16_7' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 596 [1/1] (0.00ns)   --->   "%bitcast_ln18_31 = bitcast i32 %A_load_14" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 596 'bitcast' 'bitcast_ln18_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 597 [4/4] (2.78ns)   --->   "%mul24_7 = fmul i32 %mul20_7, i32 %bitcast_ln18_31" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 597 'fmul' 'mul24_7' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 598 [1/4] (2.78ns)   --->   "%mul12_8 = fmul i32 %bitcast_ln18_32, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 598 'fmul' 'mul12_8' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 599 [1/4] (2.78ns)   --->   "%mul20_8 = fmul i32 %bitcast_ln18_34, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 599 'fmul' 'mul20_8' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 600 [2/4] (2.78ns)   --->   "%mul12_9 = fmul i32 %bitcast_ln18_36, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 600 'fmul' 'mul12_9' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 601 [2/4] (2.78ns)   --->   "%mul20_9 = fmul i32 %bitcast_ln18_38, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 601 'fmul' 'mul20_9' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 602 [3/4] (2.78ns)   --->   "%mul12_s = fmul i32 %bitcast_ln18_40, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 602 'fmul' 'mul12_s' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 603 [3/4] (2.78ns)   --->   "%mul20_s = fmul i32 %bitcast_ln18_42, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 603 'fmul' 'mul20_s' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 604 [1/1] (0.00ns)   --->   "%bitcast_ln18_44 = bitcast i32 %A_load_21" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 604 'bitcast' 'bitcast_ln18_44' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 605 [4/4] (2.78ns)   --->   "%mul12_10 = fmul i32 %bitcast_ln18_44, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 605 'fmul' 'mul12_10' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 606 [1/2] (1.29ns)   --->   "%B_load_21 = load i10 %B_addr_21" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 606 'load' 'B_load_21' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 607 [1/1] (0.00ns)   --->   "%bitcast_ln18_46 = bitcast i32 %B_load_22" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 607 'bitcast' 'bitcast_ln18_46' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 608 [4/4] (2.78ns)   --->   "%mul20_10 = fmul i32 %bitcast_ln18_46, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 608 'fmul' 'mul20_10' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 609 [1/2] (1.29ns)   --->   "%A_load_22 = load i10 %A_addr_22" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 609 'load' 'A_load_22' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 610 [1/2] (1.29ns)   --->   "%A_load_23 = load i10 %A_addr_23" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 610 'load' 'A_load_23' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 611 [1/1] (0.00ns)   --->   "%or_ln18_23 = or i10 %tmp, i10 12" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 611 'or' 'or_ln18_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln18_23 = zext i10 %or_ln18_23" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 612 'zext' 'zext_ln18_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 613 [1/1] (0.00ns)   --->   "%B_addr_23 = getelementptr i32 %B, i64 0, i64 %zext_ln18_23" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 613 'getelementptr' 'B_addr_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 614 [2/2] (1.29ns)   --->   "%B_load_23 = load i10 %B_addr_23" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 614 'load' 'B_load_23' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 615 [1/2] (1.29ns)   --->   "%B_load_24 = load i10 %B_addr_24" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 615 'load' 'B_load_24' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 616 [1/1] (0.00ns)   --->   "%A_addr_24 = getelementptr i32 %A, i64 0, i64 %zext_ln18_23" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 616 'getelementptr' 'A_addr_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 617 [2/2] (1.29ns)   --->   "%A_load_24 = load i10 %A_addr_24" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 617 'load' 'A_load_24' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 618 [1/1] (0.00ns)   --->   "%or_ln18_24 = or i10 %trunc_ln13, i10 13" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 618 'or' 'or_ln18_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln18_24 = zext i10 %or_ln18_24" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 619 'zext' 'zext_ln18_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 620 [1/1] (0.00ns)   --->   "%A_addr_25 = getelementptr i32 %A, i64 0, i64 %zext_ln18_24" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 620 'getelementptr' 'A_addr_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 621 [2/2] (1.29ns)   --->   "%A_load_25 = load i10 %A_addr_25" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 621 'load' 'A_load_25' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 622 [1/1] (0.00ns)   --->   "%B_addr_26 = getelementptr i32 %B, i64 0, i64 %zext_ln18_24" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 622 'getelementptr' 'B_addr_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 623 [2/2] (1.29ns)   --->   "%B_load_26 = load i10 %B_addr_26" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 623 'load' 'B_load_26' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 14 <SV = 13> <Delay = 3.57>
ST_14 : Operation 624 [2/5] (3.57ns)   --->   "%add = fadd i32 %mul1, i32 %mul3" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 624 'fadd' 'add' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 625 [2/5] (3.57ns)   --->   "%add25_1 = fadd i32 %mul16_1, i32 %mul24_1" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 625 'fadd' 'add25_1' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 626 [3/5] (3.57ns)   --->   "%add25_2 = fadd i32 %mul16_2, i32 %mul24_2" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 626 'fadd' 'add25_2' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 627 [4/5] (3.57ns)   --->   "%add25_3 = fadd i32 %mul16_3, i32 %mul24_3" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 627 'fadd' 'add25_3' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 628 [5/5] (3.57ns)   --->   "%add25_4 = fadd i32 %mul16_4, i32 %mul24_4" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 628 'fadd' 'add25_4' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 629 [1/4] (2.78ns)   --->   "%mul16_5 = fmul i32 %mul12_5, i32 %bitcast_ln18_21" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 629 'fmul' 'mul16_5' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 630 [2/4] (2.78ns)   --->   "%mul24_5 = fmul i32 %mul20_5, i32 %bitcast_ln18_23" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 630 'fmul' 'mul24_5' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 631 [2/4] (2.78ns)   --->   "%mul16_6 = fmul i32 %mul12_6, i32 %bitcast_ln18_25" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 631 'fmul' 'mul16_6' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 632 [2/4] (2.78ns)   --->   "%mul24_6 = fmul i32 %mul20_6, i32 %bitcast_ln18_27" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 632 'fmul' 'mul24_6' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 633 [3/4] (2.78ns)   --->   "%mul16_7 = fmul i32 %mul12_7, i32 %bitcast_ln18_29" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 633 'fmul' 'mul16_7' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 634 [3/4] (2.78ns)   --->   "%mul24_7 = fmul i32 %mul20_7, i32 %bitcast_ln18_31" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 634 'fmul' 'mul24_7' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 635 [1/1] (0.00ns)   --->   "%bitcast_ln18_33 = bitcast i32 %B_load_15" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 635 'bitcast' 'bitcast_ln18_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 636 [4/4] (2.78ns)   --->   "%mul16_8 = fmul i32 %mul12_8, i32 %bitcast_ln18_33" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 636 'fmul' 'mul16_8' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 637 [1/1] (0.00ns)   --->   "%bitcast_ln18_35 = bitcast i32 %A_load_16" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 637 'bitcast' 'bitcast_ln18_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 638 [4/4] (2.78ns)   --->   "%mul24_8 = fmul i32 %mul20_8, i32 %bitcast_ln18_35" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 638 'fmul' 'mul24_8' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 639 [1/4] (2.78ns)   --->   "%mul12_9 = fmul i32 %bitcast_ln18_36, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 639 'fmul' 'mul12_9' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 640 [1/4] (2.78ns)   --->   "%mul20_9 = fmul i32 %bitcast_ln18_38, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 640 'fmul' 'mul20_9' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 641 [2/4] (2.78ns)   --->   "%mul12_s = fmul i32 %bitcast_ln18_40, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 641 'fmul' 'mul12_s' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 642 [2/4] (2.78ns)   --->   "%mul20_s = fmul i32 %bitcast_ln18_42, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 642 'fmul' 'mul20_s' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 643 [3/4] (2.78ns)   --->   "%mul12_10 = fmul i32 %bitcast_ln18_44, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 643 'fmul' 'mul12_10' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 644 [3/4] (2.78ns)   --->   "%mul20_10 = fmul i32 %bitcast_ln18_46, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 644 'fmul' 'mul20_10' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 645 [1/1] (0.00ns)   --->   "%bitcast_ln18_48 = bitcast i32 %A_load_23" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 645 'bitcast' 'bitcast_ln18_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 646 [4/4] (2.78ns)   --->   "%mul12_11 = fmul i32 %bitcast_ln18_48, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 646 'fmul' 'mul12_11' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 647 [1/2] (1.29ns)   --->   "%B_load_23 = load i10 %B_addr_23" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 647 'load' 'B_load_23' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 648 [1/1] (0.00ns)   --->   "%bitcast_ln18_50 = bitcast i32 %B_load_24" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 648 'bitcast' 'bitcast_ln18_50' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 649 [4/4] (2.78ns)   --->   "%mul20_11 = fmul i32 %bitcast_ln18_50, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 649 'fmul' 'mul20_11' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 650 [1/2] (1.29ns)   --->   "%A_load_24 = load i10 %A_addr_24" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 650 'load' 'A_load_24' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 651 [1/2] (1.29ns)   --->   "%A_load_25 = load i10 %A_addr_25" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 651 'load' 'A_load_25' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 652 [1/1] (0.00ns)   --->   "%or_ln18_25 = or i10 %tmp, i10 13" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 652 'or' 'or_ln18_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 653 [1/1] (0.00ns)   --->   "%zext_ln18_25 = zext i10 %or_ln18_25" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 653 'zext' 'zext_ln18_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 654 [1/1] (0.00ns)   --->   "%B_addr_25 = getelementptr i32 %B, i64 0, i64 %zext_ln18_25" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 654 'getelementptr' 'B_addr_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 655 [2/2] (1.29ns)   --->   "%B_load_25 = load i10 %B_addr_25" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 655 'load' 'B_load_25' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 656 [1/2] (1.29ns)   --->   "%B_load_26 = load i10 %B_addr_26" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 656 'load' 'B_load_26' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 657 [1/1] (0.00ns)   --->   "%A_addr_26 = getelementptr i32 %A, i64 0, i64 %zext_ln18_25" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 657 'getelementptr' 'A_addr_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 658 [2/2] (1.29ns)   --->   "%A_load_26 = load i10 %A_addr_26" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 658 'load' 'A_load_26' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 659 [1/1] (0.00ns)   --->   "%or_ln18_26 = or i10 %trunc_ln13, i10 14" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 659 'or' 'or_ln18_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln18_26 = zext i10 %or_ln18_26" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 660 'zext' 'zext_ln18_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 661 [1/1] (0.00ns)   --->   "%A_addr_27 = getelementptr i32 %A, i64 0, i64 %zext_ln18_26" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 661 'getelementptr' 'A_addr_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 662 [2/2] (1.29ns)   --->   "%A_load_27 = load i10 %A_addr_27" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 662 'load' 'A_load_27' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 663 [1/1] (0.00ns)   --->   "%B_addr_28 = getelementptr i32 %B, i64 0, i64 %zext_ln18_26" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 663 'getelementptr' 'B_addr_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 664 [2/2] (1.29ns)   --->   "%B_load_28 = load i10 %B_addr_28" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 664 'load' 'B_load_28' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 15 <SV = 14> <Delay = 3.57>
ST_15 : Operation 665 [1/5] (3.57ns)   --->   "%add = fadd i32 %mul1, i32 %mul3" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 665 'fadd' 'add' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 666 [1/5] (3.57ns)   --->   "%add25_1 = fadd i32 %mul16_1, i32 %mul24_1" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 666 'fadd' 'add25_1' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 667 [2/5] (3.57ns)   --->   "%add25_2 = fadd i32 %mul16_2, i32 %mul24_2" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 667 'fadd' 'add25_2' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 668 [3/5] (3.57ns)   --->   "%add25_3 = fadd i32 %mul16_3, i32 %mul24_3" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 668 'fadd' 'add25_3' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 669 [4/5] (3.57ns)   --->   "%add25_4 = fadd i32 %mul16_4, i32 %mul24_4" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 669 'fadd' 'add25_4' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 670 [1/4] (2.78ns)   --->   "%mul24_5 = fmul i32 %mul20_5, i32 %bitcast_ln18_23" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 670 'fmul' 'mul24_5' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 671 [1/4] (2.78ns)   --->   "%mul16_6 = fmul i32 %mul12_6, i32 %bitcast_ln18_25" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 671 'fmul' 'mul16_6' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 672 [1/4] (2.78ns)   --->   "%mul24_6 = fmul i32 %mul20_6, i32 %bitcast_ln18_27" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 672 'fmul' 'mul24_6' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 673 [2/4] (2.78ns)   --->   "%mul16_7 = fmul i32 %mul12_7, i32 %bitcast_ln18_29" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 673 'fmul' 'mul16_7' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 674 [2/4] (2.78ns)   --->   "%mul24_7 = fmul i32 %mul20_7, i32 %bitcast_ln18_31" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 674 'fmul' 'mul24_7' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 675 [3/4] (2.78ns)   --->   "%mul16_8 = fmul i32 %mul12_8, i32 %bitcast_ln18_33" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 675 'fmul' 'mul16_8' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 676 [3/4] (2.78ns)   --->   "%mul24_8 = fmul i32 %mul20_8, i32 %bitcast_ln18_35" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 676 'fmul' 'mul24_8' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 677 [1/1] (0.00ns)   --->   "%bitcast_ln18_37 = bitcast i32 %B_load_17" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 677 'bitcast' 'bitcast_ln18_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 678 [4/4] (2.78ns)   --->   "%mul16_9 = fmul i32 %mul12_9, i32 %bitcast_ln18_37" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 678 'fmul' 'mul16_9' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 679 [1/1] (0.00ns)   --->   "%bitcast_ln18_39 = bitcast i32 %A_load_18" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 679 'bitcast' 'bitcast_ln18_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 680 [4/4] (2.78ns)   --->   "%mul24_9 = fmul i32 %mul20_9, i32 %bitcast_ln18_39" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 680 'fmul' 'mul24_9' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 681 [1/4] (2.78ns)   --->   "%mul12_s = fmul i32 %bitcast_ln18_40, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 681 'fmul' 'mul12_s' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 682 [1/4] (2.78ns)   --->   "%mul20_s = fmul i32 %bitcast_ln18_42, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 682 'fmul' 'mul20_s' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 683 [2/4] (2.78ns)   --->   "%mul12_10 = fmul i32 %bitcast_ln18_44, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 683 'fmul' 'mul12_10' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 684 [2/4] (2.78ns)   --->   "%mul20_10 = fmul i32 %bitcast_ln18_46, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 684 'fmul' 'mul20_10' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 685 [3/4] (2.78ns)   --->   "%mul12_11 = fmul i32 %bitcast_ln18_48, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 685 'fmul' 'mul12_11' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 686 [3/4] (2.78ns)   --->   "%mul20_11 = fmul i32 %bitcast_ln18_50, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 686 'fmul' 'mul20_11' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 687 [1/1] (0.00ns)   --->   "%bitcast_ln18_52 = bitcast i32 %A_load_25" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 687 'bitcast' 'bitcast_ln18_52' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 688 [4/4] (2.78ns)   --->   "%mul12_12 = fmul i32 %bitcast_ln18_52, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 688 'fmul' 'mul12_12' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 689 [1/2] (1.29ns)   --->   "%B_load_25 = load i10 %B_addr_25" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 689 'load' 'B_load_25' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 690 [1/1] (0.00ns)   --->   "%bitcast_ln18_54 = bitcast i32 %B_load_26" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 690 'bitcast' 'bitcast_ln18_54' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 691 [4/4] (2.78ns)   --->   "%mul20_12 = fmul i32 %bitcast_ln18_54, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 691 'fmul' 'mul20_12' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 692 [1/2] (1.29ns)   --->   "%A_load_26 = load i10 %A_addr_26" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 692 'load' 'A_load_26' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 693 [1/2] (1.29ns)   --->   "%A_load_27 = load i10 %A_addr_27" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 693 'load' 'A_load_27' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 694 [1/1] (0.00ns)   --->   "%or_ln18_27 = or i10 %tmp, i10 14" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 694 'or' 'or_ln18_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln18_27 = zext i10 %or_ln18_27" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 695 'zext' 'zext_ln18_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 696 [1/1] (0.00ns)   --->   "%B_addr_27 = getelementptr i32 %B, i64 0, i64 %zext_ln18_27" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 696 'getelementptr' 'B_addr_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 697 [2/2] (1.29ns)   --->   "%B_load_27 = load i10 %B_addr_27" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 697 'load' 'B_load_27' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 698 [1/2] (1.29ns)   --->   "%B_load_28 = load i10 %B_addr_28" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 698 'load' 'B_load_28' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 699 [1/1] (0.00ns)   --->   "%A_addr_28 = getelementptr i32 %A, i64 0, i64 %zext_ln18_27" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 699 'getelementptr' 'A_addr_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 700 [2/2] (1.29ns)   --->   "%A_load_28 = load i10 %A_addr_28" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 700 'load' 'A_load_28' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 701 [1/1] (0.00ns)   --->   "%or_ln18_28 = or i10 %trunc_ln13, i10 15" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 701 'or' 'or_ln18_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln18_28 = zext i10 %or_ln18_28" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 702 'zext' 'zext_ln18_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 703 [1/1] (0.00ns)   --->   "%A_addr_29 = getelementptr i32 %A, i64 0, i64 %zext_ln18_28" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 703 'getelementptr' 'A_addr_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 704 [2/2] (1.29ns)   --->   "%A_load_29 = load i10 %A_addr_29" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 704 'load' 'A_load_29' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 705 [1/1] (0.00ns)   --->   "%B_addr_30 = getelementptr i32 %B, i64 0, i64 %zext_ln18_28" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 705 'getelementptr' 'B_addr_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 706 [2/2] (1.29ns)   --->   "%B_load_30 = load i10 %B_addr_30" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 706 'load' 'B_load_30' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 16 <SV = 15> <Delay = 3.57>
ST_16 : Operation 707 [5/5] (3.57ns)   --->   "%sum_1 = fadd i32 %sum, i32 %add" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 707 'fadd' 'sum_1' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 708 [1/5] (3.57ns)   --->   "%add25_2 = fadd i32 %mul16_2, i32 %mul24_2" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 708 'fadd' 'add25_2' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 709 [2/5] (3.57ns)   --->   "%add25_3 = fadd i32 %mul16_3, i32 %mul24_3" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 709 'fadd' 'add25_3' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 710 [3/5] (3.57ns)   --->   "%add25_4 = fadd i32 %mul16_4, i32 %mul24_4" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 710 'fadd' 'add25_4' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 711 [5/5] (3.57ns)   --->   "%add25_5 = fadd i32 %mul16_5, i32 %mul24_5" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 711 'fadd' 'add25_5' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 712 [1/4] (2.78ns)   --->   "%mul16_7 = fmul i32 %mul12_7, i32 %bitcast_ln18_29" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 712 'fmul' 'mul16_7' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 713 [1/4] (2.78ns)   --->   "%mul24_7 = fmul i32 %mul20_7, i32 %bitcast_ln18_31" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 713 'fmul' 'mul24_7' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 714 [2/4] (2.78ns)   --->   "%mul16_8 = fmul i32 %mul12_8, i32 %bitcast_ln18_33" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 714 'fmul' 'mul16_8' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 715 [2/4] (2.78ns)   --->   "%mul24_8 = fmul i32 %mul20_8, i32 %bitcast_ln18_35" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 715 'fmul' 'mul24_8' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 716 [3/4] (2.78ns)   --->   "%mul16_9 = fmul i32 %mul12_9, i32 %bitcast_ln18_37" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 716 'fmul' 'mul16_9' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 717 [3/4] (2.78ns)   --->   "%mul24_9 = fmul i32 %mul20_9, i32 %bitcast_ln18_39" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 717 'fmul' 'mul24_9' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 718 [1/1] (0.00ns)   --->   "%bitcast_ln18_41 = bitcast i32 %B_load_19" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 718 'bitcast' 'bitcast_ln18_41' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 719 [4/4] (2.78ns)   --->   "%mul16_s = fmul i32 %mul12_s, i32 %bitcast_ln18_41" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 719 'fmul' 'mul16_s' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 720 [1/1] (0.00ns)   --->   "%bitcast_ln18_43 = bitcast i32 %A_load_20" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 720 'bitcast' 'bitcast_ln18_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 721 [4/4] (2.78ns)   --->   "%mul24_s = fmul i32 %mul20_s, i32 %bitcast_ln18_43" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 721 'fmul' 'mul24_s' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 722 [1/4] (2.78ns)   --->   "%mul12_10 = fmul i32 %bitcast_ln18_44, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 722 'fmul' 'mul12_10' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 723 [1/4] (2.78ns)   --->   "%mul20_10 = fmul i32 %bitcast_ln18_46, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 723 'fmul' 'mul20_10' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 724 [2/4] (2.78ns)   --->   "%mul12_11 = fmul i32 %bitcast_ln18_48, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 724 'fmul' 'mul12_11' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 725 [2/4] (2.78ns)   --->   "%mul20_11 = fmul i32 %bitcast_ln18_50, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 725 'fmul' 'mul20_11' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 726 [3/4] (2.78ns)   --->   "%mul12_12 = fmul i32 %bitcast_ln18_52, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 726 'fmul' 'mul12_12' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 727 [3/4] (2.78ns)   --->   "%mul20_12 = fmul i32 %bitcast_ln18_54, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 727 'fmul' 'mul20_12' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 728 [1/1] (0.00ns)   --->   "%bitcast_ln18_56 = bitcast i32 %A_load_27" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 728 'bitcast' 'bitcast_ln18_56' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 729 [4/4] (2.78ns)   --->   "%mul12_13 = fmul i32 %bitcast_ln18_56, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 729 'fmul' 'mul12_13' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 730 [1/2] (1.29ns)   --->   "%B_load_27 = load i10 %B_addr_27" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 730 'load' 'B_load_27' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 731 [1/1] (0.00ns)   --->   "%bitcast_ln18_58 = bitcast i32 %B_load_28" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 731 'bitcast' 'bitcast_ln18_58' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 732 [4/4] (2.78ns)   --->   "%mul20_13 = fmul i32 %bitcast_ln18_58, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 732 'fmul' 'mul20_13' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 733 [1/2] (1.29ns)   --->   "%A_load_28 = load i10 %A_addr_28" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 733 'load' 'A_load_28' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 734 [1/2] (1.29ns)   --->   "%A_load_29 = load i10 %A_addr_29" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 734 'load' 'A_load_29' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 735 [1/1] (0.00ns)   --->   "%or_ln18_29 = or i10 %tmp, i10 15" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 735 'or' 'or_ln18_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 736 [1/1] (0.00ns)   --->   "%zext_ln18_29 = zext i10 %or_ln18_29" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 736 'zext' 'zext_ln18_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 737 [1/1] (0.00ns)   --->   "%B_addr_29 = getelementptr i32 %B, i64 0, i64 %zext_ln18_29" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 737 'getelementptr' 'B_addr_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 738 [2/2] (1.29ns)   --->   "%B_load_29 = load i10 %B_addr_29" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 738 'load' 'B_load_29' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 739 [1/2] (1.29ns)   --->   "%B_load_30 = load i10 %B_addr_30" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 739 'load' 'B_load_30' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 740 [1/1] (0.00ns)   --->   "%A_addr_30 = getelementptr i32 %A, i64 0, i64 %zext_ln18_29" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 740 'getelementptr' 'A_addr_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 741 [2/2] (1.29ns)   --->   "%A_load_30 = load i10 %A_addr_30" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 741 'load' 'A_load_30' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 742 [1/1] (0.00ns)   --->   "%or_ln18_30 = or i10 %trunc_ln13, i10 16" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 742 'or' 'or_ln18_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln18_30 = zext i10 %or_ln18_30" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 743 'zext' 'zext_ln18_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 744 [1/1] (0.00ns)   --->   "%A_addr_31 = getelementptr i32 %A, i64 0, i64 %zext_ln18_30" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 744 'getelementptr' 'A_addr_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 745 [2/2] (1.29ns)   --->   "%A_load_31 = load i10 %A_addr_31" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 745 'load' 'A_load_31' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 746 [1/1] (0.00ns)   --->   "%B_addr_32 = getelementptr i32 %B, i64 0, i64 %zext_ln18_30" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 746 'getelementptr' 'B_addr_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 747 [2/2] (1.29ns)   --->   "%B_load_32 = load i10 %B_addr_32" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 747 'load' 'B_load_32' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 17 <SV = 16> <Delay = 3.57>
ST_17 : Operation 748 [4/5] (3.57ns)   --->   "%sum_1 = fadd i32 %sum, i32 %add" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 748 'fadd' 'sum_1' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 749 [1/5] (3.57ns)   --->   "%add25_3 = fadd i32 %mul16_3, i32 %mul24_3" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 749 'fadd' 'add25_3' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 750 [2/5] (3.57ns)   --->   "%add25_4 = fadd i32 %mul16_4, i32 %mul24_4" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 750 'fadd' 'add25_4' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 751 [4/5] (3.57ns)   --->   "%add25_5 = fadd i32 %mul16_5, i32 %mul24_5" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 751 'fadd' 'add25_5' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 752 [5/5] (3.57ns)   --->   "%add25_6 = fadd i32 %mul16_6, i32 %mul24_6" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 752 'fadd' 'add25_6' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 753 [5/5] (3.57ns)   --->   "%add25_7 = fadd i32 %mul16_7, i32 %mul24_7" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 753 'fadd' 'add25_7' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 754 [1/4] (2.78ns)   --->   "%mul16_8 = fmul i32 %mul12_8, i32 %bitcast_ln18_33" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 754 'fmul' 'mul16_8' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 755 [1/4] (2.78ns)   --->   "%mul24_8 = fmul i32 %mul20_8, i32 %bitcast_ln18_35" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 755 'fmul' 'mul24_8' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 756 [2/4] (2.78ns)   --->   "%mul16_9 = fmul i32 %mul12_9, i32 %bitcast_ln18_37" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 756 'fmul' 'mul16_9' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 757 [2/4] (2.78ns)   --->   "%mul24_9 = fmul i32 %mul20_9, i32 %bitcast_ln18_39" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 757 'fmul' 'mul24_9' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 758 [3/4] (2.78ns)   --->   "%mul16_s = fmul i32 %mul12_s, i32 %bitcast_ln18_41" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 758 'fmul' 'mul16_s' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 759 [3/4] (2.78ns)   --->   "%mul24_s = fmul i32 %mul20_s, i32 %bitcast_ln18_43" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 759 'fmul' 'mul24_s' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 760 [1/1] (0.00ns)   --->   "%bitcast_ln18_45 = bitcast i32 %B_load_21" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 760 'bitcast' 'bitcast_ln18_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 761 [4/4] (2.78ns)   --->   "%mul16_10 = fmul i32 %mul12_10, i32 %bitcast_ln18_45" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 761 'fmul' 'mul16_10' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 762 [1/1] (0.00ns)   --->   "%bitcast_ln18_47 = bitcast i32 %A_load_22" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 762 'bitcast' 'bitcast_ln18_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 763 [4/4] (2.78ns)   --->   "%mul24_10 = fmul i32 %mul20_10, i32 %bitcast_ln18_47" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 763 'fmul' 'mul24_10' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 764 [1/4] (2.78ns)   --->   "%mul12_11 = fmul i32 %bitcast_ln18_48, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 764 'fmul' 'mul12_11' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 765 [1/4] (2.78ns)   --->   "%mul20_11 = fmul i32 %bitcast_ln18_50, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 765 'fmul' 'mul20_11' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 766 [2/4] (2.78ns)   --->   "%mul12_12 = fmul i32 %bitcast_ln18_52, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 766 'fmul' 'mul12_12' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 767 [2/4] (2.78ns)   --->   "%mul20_12 = fmul i32 %bitcast_ln18_54, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 767 'fmul' 'mul20_12' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 768 [3/4] (2.78ns)   --->   "%mul12_13 = fmul i32 %bitcast_ln18_56, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 768 'fmul' 'mul12_13' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 769 [3/4] (2.78ns)   --->   "%mul20_13 = fmul i32 %bitcast_ln18_58, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 769 'fmul' 'mul20_13' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 770 [1/1] (0.00ns)   --->   "%bitcast_ln18_60 = bitcast i32 %A_load_29" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 770 'bitcast' 'bitcast_ln18_60' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 771 [4/4] (2.78ns)   --->   "%mul12_14 = fmul i32 %bitcast_ln18_60, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 771 'fmul' 'mul12_14' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 772 [1/2] (1.29ns)   --->   "%B_load_29 = load i10 %B_addr_29" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 772 'load' 'B_load_29' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 773 [1/1] (0.00ns)   --->   "%bitcast_ln18_62 = bitcast i32 %B_load_30" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 773 'bitcast' 'bitcast_ln18_62' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 774 [4/4] (2.78ns)   --->   "%mul20_14 = fmul i32 %bitcast_ln18_62, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 774 'fmul' 'mul20_14' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 775 [1/2] (1.29ns)   --->   "%A_load_30 = load i10 %A_addr_30" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 775 'load' 'A_load_30' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 776 [1/2] (1.29ns)   --->   "%A_load_31 = load i10 %A_addr_31" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 776 'load' 'A_load_31' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 777 [1/1] (0.00ns)   --->   "%or_ln18_31 = or i10 %tmp, i10 16" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 777 'or' 'or_ln18_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 778 [1/1] (0.00ns)   --->   "%zext_ln18_31 = zext i10 %or_ln18_31" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 778 'zext' 'zext_ln18_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 779 [1/1] (0.00ns)   --->   "%B_addr_31 = getelementptr i32 %B, i64 0, i64 %zext_ln18_31" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 779 'getelementptr' 'B_addr_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 780 [2/2] (1.29ns)   --->   "%B_load_31 = load i10 %B_addr_31" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 780 'load' 'B_load_31' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 781 [1/2] (1.29ns)   --->   "%B_load_32 = load i10 %B_addr_32" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 781 'load' 'B_load_32' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 782 [1/1] (0.00ns)   --->   "%A_addr_32 = getelementptr i32 %A, i64 0, i64 %zext_ln18_31" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 782 'getelementptr' 'A_addr_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 783 [2/2] (1.29ns)   --->   "%A_load_32 = load i10 %A_addr_32" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 783 'load' 'A_load_32' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 784 [1/1] (0.00ns)   --->   "%or_ln18_32 = or i10 %trunc_ln13, i10 17" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 784 'or' 'or_ln18_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 785 [1/1] (0.00ns)   --->   "%zext_ln18_32 = zext i10 %or_ln18_32" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 785 'zext' 'zext_ln18_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 786 [1/1] (0.00ns)   --->   "%A_addr_33 = getelementptr i32 %A, i64 0, i64 %zext_ln18_32" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 786 'getelementptr' 'A_addr_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 787 [2/2] (1.29ns)   --->   "%A_load_33 = load i10 %A_addr_33" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 787 'load' 'A_load_33' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 788 [1/1] (0.00ns)   --->   "%B_addr_34 = getelementptr i32 %B, i64 0, i64 %zext_ln18_32" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 788 'getelementptr' 'B_addr_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 789 [2/2] (1.29ns)   --->   "%B_load_34 = load i10 %B_addr_34" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 789 'load' 'B_load_34' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 18 <SV = 17> <Delay = 3.57>
ST_18 : Operation 790 [3/5] (3.57ns)   --->   "%sum_1 = fadd i32 %sum, i32 %add" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 790 'fadd' 'sum_1' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 791 [1/5] (3.57ns)   --->   "%add25_4 = fadd i32 %mul16_4, i32 %mul24_4" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 791 'fadd' 'add25_4' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 792 [3/5] (3.57ns)   --->   "%add25_5 = fadd i32 %mul16_5, i32 %mul24_5" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 792 'fadd' 'add25_5' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 793 [4/5] (3.57ns)   --->   "%add25_6 = fadd i32 %mul16_6, i32 %mul24_6" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 793 'fadd' 'add25_6' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 794 [4/5] (3.57ns)   --->   "%add25_7 = fadd i32 %mul16_7, i32 %mul24_7" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 794 'fadd' 'add25_7' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 795 [5/5] (3.57ns)   --->   "%add25_8 = fadd i32 %mul16_8, i32 %mul24_8" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 795 'fadd' 'add25_8' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 796 [1/4] (2.78ns)   --->   "%mul16_9 = fmul i32 %mul12_9, i32 %bitcast_ln18_37" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 796 'fmul' 'mul16_9' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 797 [1/4] (2.78ns)   --->   "%mul24_9 = fmul i32 %mul20_9, i32 %bitcast_ln18_39" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 797 'fmul' 'mul24_9' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 798 [2/4] (2.78ns)   --->   "%mul16_s = fmul i32 %mul12_s, i32 %bitcast_ln18_41" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 798 'fmul' 'mul16_s' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 799 [2/4] (2.78ns)   --->   "%mul24_s = fmul i32 %mul20_s, i32 %bitcast_ln18_43" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 799 'fmul' 'mul24_s' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 800 [3/4] (2.78ns)   --->   "%mul16_10 = fmul i32 %mul12_10, i32 %bitcast_ln18_45" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 800 'fmul' 'mul16_10' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 801 [3/4] (2.78ns)   --->   "%mul24_10 = fmul i32 %mul20_10, i32 %bitcast_ln18_47" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 801 'fmul' 'mul24_10' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 802 [1/1] (0.00ns)   --->   "%bitcast_ln18_49 = bitcast i32 %B_load_23" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 802 'bitcast' 'bitcast_ln18_49' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 803 [4/4] (2.78ns)   --->   "%mul16_11 = fmul i32 %mul12_11, i32 %bitcast_ln18_49" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 803 'fmul' 'mul16_11' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 804 [1/1] (0.00ns)   --->   "%bitcast_ln18_51 = bitcast i32 %A_load_24" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 804 'bitcast' 'bitcast_ln18_51' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 805 [4/4] (2.78ns)   --->   "%mul24_11 = fmul i32 %mul20_11, i32 %bitcast_ln18_51" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 805 'fmul' 'mul24_11' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 806 [1/4] (2.78ns)   --->   "%mul12_12 = fmul i32 %bitcast_ln18_52, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 806 'fmul' 'mul12_12' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 807 [1/4] (2.78ns)   --->   "%mul20_12 = fmul i32 %bitcast_ln18_54, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 807 'fmul' 'mul20_12' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 808 [2/4] (2.78ns)   --->   "%mul12_13 = fmul i32 %bitcast_ln18_56, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 808 'fmul' 'mul12_13' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 809 [2/4] (2.78ns)   --->   "%mul20_13 = fmul i32 %bitcast_ln18_58, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 809 'fmul' 'mul20_13' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 810 [3/4] (2.78ns)   --->   "%mul12_14 = fmul i32 %bitcast_ln18_60, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 810 'fmul' 'mul12_14' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 811 [3/4] (2.78ns)   --->   "%mul20_14 = fmul i32 %bitcast_ln18_62, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 811 'fmul' 'mul20_14' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 812 [1/1] (0.00ns)   --->   "%bitcast_ln18_64 = bitcast i32 %A_load_31" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 812 'bitcast' 'bitcast_ln18_64' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 813 [4/4] (2.78ns)   --->   "%mul12_15 = fmul i32 %bitcast_ln18_64, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 813 'fmul' 'mul12_15' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 814 [1/2] (1.29ns)   --->   "%B_load_31 = load i10 %B_addr_31" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 814 'load' 'B_load_31' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 815 [1/1] (0.00ns)   --->   "%bitcast_ln18_66 = bitcast i32 %B_load_32" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 815 'bitcast' 'bitcast_ln18_66' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 816 [4/4] (2.78ns)   --->   "%mul20_15 = fmul i32 %bitcast_ln18_66, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 816 'fmul' 'mul20_15' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 817 [1/2] (1.29ns)   --->   "%A_load_32 = load i10 %A_addr_32" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 817 'load' 'A_load_32' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 818 [1/2] (1.29ns)   --->   "%A_load_33 = load i10 %A_addr_33" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 818 'load' 'A_load_33' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 819 [1/1] (0.00ns)   --->   "%or_ln18_33 = or i10 %tmp, i10 17" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 819 'or' 'or_ln18_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 820 [1/1] (0.00ns)   --->   "%zext_ln18_33 = zext i10 %or_ln18_33" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 820 'zext' 'zext_ln18_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 821 [1/1] (0.00ns)   --->   "%B_addr_33 = getelementptr i32 %B, i64 0, i64 %zext_ln18_33" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 821 'getelementptr' 'B_addr_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 822 [2/2] (1.29ns)   --->   "%B_load_33 = load i10 %B_addr_33" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 822 'load' 'B_load_33' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 823 [1/2] (1.29ns)   --->   "%B_load_34 = load i10 %B_addr_34" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 823 'load' 'B_load_34' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 824 [1/1] (0.00ns)   --->   "%A_addr_34 = getelementptr i32 %A, i64 0, i64 %zext_ln18_33" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 824 'getelementptr' 'A_addr_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 825 [2/2] (1.29ns)   --->   "%A_load_34 = load i10 %A_addr_34" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 825 'load' 'A_load_34' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 826 [1/1] (0.00ns)   --->   "%or_ln18_34 = or i10 %trunc_ln13, i10 18" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 826 'or' 'or_ln18_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 827 [1/1] (0.00ns)   --->   "%zext_ln18_34 = zext i10 %or_ln18_34" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 827 'zext' 'zext_ln18_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 828 [1/1] (0.00ns)   --->   "%A_addr_35 = getelementptr i32 %A, i64 0, i64 %zext_ln18_34" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 828 'getelementptr' 'A_addr_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 829 [2/2] (1.29ns)   --->   "%A_load_35 = load i10 %A_addr_35" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 829 'load' 'A_load_35' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 830 [1/1] (0.00ns)   --->   "%B_addr_36 = getelementptr i32 %B, i64 0, i64 %zext_ln18_34" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 830 'getelementptr' 'B_addr_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 831 [2/2] (1.29ns)   --->   "%B_load_36 = load i10 %B_addr_36" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 831 'load' 'B_load_36' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 19 <SV = 18> <Delay = 3.57>
ST_19 : Operation 832 [2/5] (3.57ns)   --->   "%sum_1 = fadd i32 %sum, i32 %add" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 832 'fadd' 'sum_1' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 833 [2/5] (3.57ns)   --->   "%add25_5 = fadd i32 %mul16_5, i32 %mul24_5" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 833 'fadd' 'add25_5' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 834 [3/5] (3.57ns)   --->   "%add25_6 = fadd i32 %mul16_6, i32 %mul24_6" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 834 'fadd' 'add25_6' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 835 [3/5] (3.57ns)   --->   "%add25_7 = fadd i32 %mul16_7, i32 %mul24_7" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 835 'fadd' 'add25_7' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 836 [4/5] (3.57ns)   --->   "%add25_8 = fadd i32 %mul16_8, i32 %mul24_8" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 836 'fadd' 'add25_8' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 837 [5/5] (3.57ns)   --->   "%add25_9 = fadd i32 %mul16_9, i32 %mul24_9" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 837 'fadd' 'add25_9' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 838 [1/4] (2.78ns)   --->   "%mul16_s = fmul i32 %mul12_s, i32 %bitcast_ln18_41" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 838 'fmul' 'mul16_s' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 839 [1/4] (2.78ns)   --->   "%mul24_s = fmul i32 %mul20_s, i32 %bitcast_ln18_43" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 839 'fmul' 'mul24_s' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 840 [2/4] (2.78ns)   --->   "%mul16_10 = fmul i32 %mul12_10, i32 %bitcast_ln18_45" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 840 'fmul' 'mul16_10' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 841 [2/4] (2.78ns)   --->   "%mul24_10 = fmul i32 %mul20_10, i32 %bitcast_ln18_47" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 841 'fmul' 'mul24_10' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 842 [3/4] (2.78ns)   --->   "%mul16_11 = fmul i32 %mul12_11, i32 %bitcast_ln18_49" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 842 'fmul' 'mul16_11' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 843 [3/4] (2.78ns)   --->   "%mul24_11 = fmul i32 %mul20_11, i32 %bitcast_ln18_51" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 843 'fmul' 'mul24_11' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 844 [1/1] (0.00ns)   --->   "%bitcast_ln18_53 = bitcast i32 %B_load_25" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 844 'bitcast' 'bitcast_ln18_53' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 845 [4/4] (2.78ns)   --->   "%mul16_12 = fmul i32 %mul12_12, i32 %bitcast_ln18_53" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 845 'fmul' 'mul16_12' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 846 [1/1] (0.00ns)   --->   "%bitcast_ln18_55 = bitcast i32 %A_load_26" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 846 'bitcast' 'bitcast_ln18_55' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 847 [4/4] (2.78ns)   --->   "%mul24_12 = fmul i32 %mul20_12, i32 %bitcast_ln18_55" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 847 'fmul' 'mul24_12' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 848 [1/4] (2.78ns)   --->   "%mul12_13 = fmul i32 %bitcast_ln18_56, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 848 'fmul' 'mul12_13' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 849 [1/4] (2.78ns)   --->   "%mul20_13 = fmul i32 %bitcast_ln18_58, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 849 'fmul' 'mul20_13' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 850 [2/4] (2.78ns)   --->   "%mul12_14 = fmul i32 %bitcast_ln18_60, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 850 'fmul' 'mul12_14' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 851 [2/4] (2.78ns)   --->   "%mul20_14 = fmul i32 %bitcast_ln18_62, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 851 'fmul' 'mul20_14' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 852 [3/4] (2.78ns)   --->   "%mul12_15 = fmul i32 %bitcast_ln18_64, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 852 'fmul' 'mul12_15' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 853 [3/4] (2.78ns)   --->   "%mul20_15 = fmul i32 %bitcast_ln18_66, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 853 'fmul' 'mul20_15' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 854 [1/1] (0.00ns)   --->   "%bitcast_ln18_68 = bitcast i32 %A_load_33" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 854 'bitcast' 'bitcast_ln18_68' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 855 [4/4] (2.78ns)   --->   "%mul12_16 = fmul i32 %bitcast_ln18_68, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 855 'fmul' 'mul12_16' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 856 [1/2] (1.29ns)   --->   "%B_load_33 = load i10 %B_addr_33" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 856 'load' 'B_load_33' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 857 [1/1] (0.00ns)   --->   "%bitcast_ln18_70 = bitcast i32 %B_load_34" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 857 'bitcast' 'bitcast_ln18_70' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 858 [4/4] (2.78ns)   --->   "%mul20_16 = fmul i32 %bitcast_ln18_70, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 858 'fmul' 'mul20_16' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 859 [1/2] (1.29ns)   --->   "%A_load_34 = load i10 %A_addr_34" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 859 'load' 'A_load_34' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 860 [1/2] (1.29ns)   --->   "%A_load_35 = load i10 %A_addr_35" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 860 'load' 'A_load_35' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 861 [1/1] (0.00ns)   --->   "%or_ln18_35 = or i10 %tmp, i10 18" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 861 'or' 'or_ln18_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 862 [1/1] (0.00ns)   --->   "%zext_ln18_35 = zext i10 %or_ln18_35" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 862 'zext' 'zext_ln18_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 863 [1/1] (0.00ns)   --->   "%B_addr_35 = getelementptr i32 %B, i64 0, i64 %zext_ln18_35" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 863 'getelementptr' 'B_addr_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 864 [2/2] (1.29ns)   --->   "%B_load_35 = load i10 %B_addr_35" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 864 'load' 'B_load_35' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 865 [1/2] (1.29ns)   --->   "%B_load_36 = load i10 %B_addr_36" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 865 'load' 'B_load_36' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 866 [1/1] (0.00ns)   --->   "%A_addr_36 = getelementptr i32 %A, i64 0, i64 %zext_ln18_35" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 866 'getelementptr' 'A_addr_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 867 [2/2] (1.29ns)   --->   "%A_load_36 = load i10 %A_addr_36" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 867 'load' 'A_load_36' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 868 [1/1] (0.00ns)   --->   "%or_ln18_36 = or i10 %trunc_ln13, i10 19" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 868 'or' 'or_ln18_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 869 [1/1] (0.00ns)   --->   "%zext_ln18_36 = zext i10 %or_ln18_36" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 869 'zext' 'zext_ln18_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 870 [1/1] (0.00ns)   --->   "%A_addr_37 = getelementptr i32 %A, i64 0, i64 %zext_ln18_36" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 870 'getelementptr' 'A_addr_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 871 [2/2] (1.29ns)   --->   "%A_load_37 = load i10 %A_addr_37" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 871 'load' 'A_load_37' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 872 [1/1] (0.00ns)   --->   "%B_addr_38 = getelementptr i32 %B, i64 0, i64 %zext_ln18_36" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 872 'getelementptr' 'B_addr_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 873 [2/2] (1.29ns)   --->   "%B_load_38 = load i10 %B_addr_38" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 873 'load' 'B_load_38' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 20 <SV = 19> <Delay = 3.57>
ST_20 : Operation 874 [1/5] (3.57ns)   --->   "%sum_1 = fadd i32 %sum, i32 %add" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 874 'fadd' 'sum_1' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 875 [1/5] (3.57ns)   --->   "%add25_5 = fadd i32 %mul16_5, i32 %mul24_5" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 875 'fadd' 'add25_5' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 876 [2/5] (3.57ns)   --->   "%add25_6 = fadd i32 %mul16_6, i32 %mul24_6" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 876 'fadd' 'add25_6' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 877 [2/5] (3.57ns)   --->   "%add25_7 = fadd i32 %mul16_7, i32 %mul24_7" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 877 'fadd' 'add25_7' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 878 [3/5] (3.57ns)   --->   "%add25_8 = fadd i32 %mul16_8, i32 %mul24_8" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 878 'fadd' 'add25_8' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 879 [4/5] (3.57ns)   --->   "%add25_9 = fadd i32 %mul16_9, i32 %mul24_9" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 879 'fadd' 'add25_9' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 880 [5/5] (3.57ns)   --->   "%add25_s = fadd i32 %mul16_s, i32 %mul24_s" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 880 'fadd' 'add25_s' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 881 [1/4] (2.78ns)   --->   "%mul16_10 = fmul i32 %mul12_10, i32 %bitcast_ln18_45" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 881 'fmul' 'mul16_10' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 882 [1/4] (2.78ns)   --->   "%mul24_10 = fmul i32 %mul20_10, i32 %bitcast_ln18_47" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 882 'fmul' 'mul24_10' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 883 [2/4] (2.78ns)   --->   "%mul16_11 = fmul i32 %mul12_11, i32 %bitcast_ln18_49" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 883 'fmul' 'mul16_11' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 884 [2/4] (2.78ns)   --->   "%mul24_11 = fmul i32 %mul20_11, i32 %bitcast_ln18_51" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 884 'fmul' 'mul24_11' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 885 [3/4] (2.78ns)   --->   "%mul16_12 = fmul i32 %mul12_12, i32 %bitcast_ln18_53" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 885 'fmul' 'mul16_12' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 886 [3/4] (2.78ns)   --->   "%mul24_12 = fmul i32 %mul20_12, i32 %bitcast_ln18_55" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 886 'fmul' 'mul24_12' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 887 [1/1] (0.00ns)   --->   "%bitcast_ln18_57 = bitcast i32 %B_load_27" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 887 'bitcast' 'bitcast_ln18_57' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 888 [4/4] (2.78ns)   --->   "%mul16_13 = fmul i32 %mul12_13, i32 %bitcast_ln18_57" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 888 'fmul' 'mul16_13' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 889 [1/1] (0.00ns)   --->   "%bitcast_ln18_59 = bitcast i32 %A_load_28" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 889 'bitcast' 'bitcast_ln18_59' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 890 [4/4] (2.78ns)   --->   "%mul24_13 = fmul i32 %mul20_13, i32 %bitcast_ln18_59" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 890 'fmul' 'mul24_13' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 891 [1/4] (2.78ns)   --->   "%mul12_14 = fmul i32 %bitcast_ln18_60, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 891 'fmul' 'mul12_14' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 892 [1/4] (2.78ns)   --->   "%mul20_14 = fmul i32 %bitcast_ln18_62, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 892 'fmul' 'mul20_14' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 893 [2/4] (2.78ns)   --->   "%mul12_15 = fmul i32 %bitcast_ln18_64, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 893 'fmul' 'mul12_15' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 894 [2/4] (2.78ns)   --->   "%mul20_15 = fmul i32 %bitcast_ln18_66, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 894 'fmul' 'mul20_15' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 895 [3/4] (2.78ns)   --->   "%mul12_16 = fmul i32 %bitcast_ln18_68, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 895 'fmul' 'mul12_16' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 896 [3/4] (2.78ns)   --->   "%mul20_16 = fmul i32 %bitcast_ln18_70, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 896 'fmul' 'mul20_16' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 897 [1/1] (0.00ns)   --->   "%bitcast_ln18_72 = bitcast i32 %A_load_35" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 897 'bitcast' 'bitcast_ln18_72' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 898 [4/4] (2.78ns)   --->   "%mul12_17 = fmul i32 %bitcast_ln18_72, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 898 'fmul' 'mul12_17' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 899 [1/2] (1.29ns)   --->   "%B_load_35 = load i10 %B_addr_35" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 899 'load' 'B_load_35' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 900 [1/1] (0.00ns)   --->   "%bitcast_ln18_74 = bitcast i32 %B_load_36" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 900 'bitcast' 'bitcast_ln18_74' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 901 [4/4] (2.78ns)   --->   "%mul20_17 = fmul i32 %bitcast_ln18_74, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 901 'fmul' 'mul20_17' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 902 [1/2] (1.29ns)   --->   "%A_load_36 = load i10 %A_addr_36" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 902 'load' 'A_load_36' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 903 [1/2] (1.29ns)   --->   "%A_load_37 = load i10 %A_addr_37" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 903 'load' 'A_load_37' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 904 [1/1] (0.00ns)   --->   "%or_ln18_37 = or i10 %tmp, i10 19" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 904 'or' 'or_ln18_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 905 [1/1] (0.00ns)   --->   "%zext_ln18_37 = zext i10 %or_ln18_37" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 905 'zext' 'zext_ln18_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 906 [1/1] (0.00ns)   --->   "%B_addr_37 = getelementptr i32 %B, i64 0, i64 %zext_ln18_37" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 906 'getelementptr' 'B_addr_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 907 [2/2] (1.29ns)   --->   "%B_load_37 = load i10 %B_addr_37" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 907 'load' 'B_load_37' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 908 [1/2] (1.29ns)   --->   "%B_load_38 = load i10 %B_addr_38" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 908 'load' 'B_load_38' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 909 [1/1] (0.00ns)   --->   "%A_addr_38 = getelementptr i32 %A, i64 0, i64 %zext_ln18_37" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 909 'getelementptr' 'A_addr_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 910 [2/2] (1.29ns)   --->   "%A_load_38 = load i10 %A_addr_38" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 910 'load' 'A_load_38' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 911 [1/1] (0.00ns)   --->   "%or_ln18_38 = or i10 %trunc_ln13, i10 20" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 911 'or' 'or_ln18_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 912 [1/1] (0.00ns)   --->   "%zext_ln18_38 = zext i10 %or_ln18_38" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 912 'zext' 'zext_ln18_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 913 [1/1] (0.00ns)   --->   "%A_addr_39 = getelementptr i32 %A, i64 0, i64 %zext_ln18_38" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 913 'getelementptr' 'A_addr_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 914 [2/2] (1.29ns)   --->   "%A_load_39 = load i10 %A_addr_39" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 914 'load' 'A_load_39' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 915 [1/1] (0.00ns)   --->   "%B_addr_40 = getelementptr i32 %B, i64 0, i64 %zext_ln18_38" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 915 'getelementptr' 'B_addr_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 916 [2/2] (1.29ns)   --->   "%B_load_40 = load i10 %B_addr_40" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 916 'load' 'B_load_40' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 21 <SV = 20> <Delay = 3.57>
ST_21 : Operation 917 [5/5] (3.57ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %add25_1" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 917 'fadd' 'sum_2' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 918 [1/5] (3.57ns)   --->   "%add25_6 = fadd i32 %mul16_6, i32 %mul24_6" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 918 'fadd' 'add25_6' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 919 [1/5] (3.57ns)   --->   "%add25_7 = fadd i32 %mul16_7, i32 %mul24_7" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 919 'fadd' 'add25_7' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 920 [2/5] (3.57ns)   --->   "%add25_8 = fadd i32 %mul16_8, i32 %mul24_8" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 920 'fadd' 'add25_8' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 921 [3/5] (3.57ns)   --->   "%add25_9 = fadd i32 %mul16_9, i32 %mul24_9" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 921 'fadd' 'add25_9' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 922 [4/5] (3.57ns)   --->   "%add25_s = fadd i32 %mul16_s, i32 %mul24_s" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 922 'fadd' 'add25_s' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 923 [5/5] (3.57ns)   --->   "%add25_10 = fadd i32 %mul16_10, i32 %mul24_10" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 923 'fadd' 'add25_10' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 924 [1/4] (2.78ns)   --->   "%mul16_11 = fmul i32 %mul12_11, i32 %bitcast_ln18_49" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 924 'fmul' 'mul16_11' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 925 [1/4] (2.78ns)   --->   "%mul24_11 = fmul i32 %mul20_11, i32 %bitcast_ln18_51" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 925 'fmul' 'mul24_11' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 926 [2/4] (2.78ns)   --->   "%mul16_12 = fmul i32 %mul12_12, i32 %bitcast_ln18_53" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 926 'fmul' 'mul16_12' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 927 [2/4] (2.78ns)   --->   "%mul24_12 = fmul i32 %mul20_12, i32 %bitcast_ln18_55" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 927 'fmul' 'mul24_12' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 928 [3/4] (2.78ns)   --->   "%mul16_13 = fmul i32 %mul12_13, i32 %bitcast_ln18_57" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 928 'fmul' 'mul16_13' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 929 [3/4] (2.78ns)   --->   "%mul24_13 = fmul i32 %mul20_13, i32 %bitcast_ln18_59" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 929 'fmul' 'mul24_13' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 930 [1/1] (0.00ns)   --->   "%bitcast_ln18_61 = bitcast i32 %B_load_29" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 930 'bitcast' 'bitcast_ln18_61' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 931 [4/4] (2.78ns)   --->   "%mul16_14 = fmul i32 %mul12_14, i32 %bitcast_ln18_61" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 931 'fmul' 'mul16_14' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 932 [1/1] (0.00ns)   --->   "%bitcast_ln18_63 = bitcast i32 %A_load_30" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 932 'bitcast' 'bitcast_ln18_63' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 933 [4/4] (2.78ns)   --->   "%mul24_14 = fmul i32 %mul20_14, i32 %bitcast_ln18_63" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 933 'fmul' 'mul24_14' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 934 [1/4] (2.78ns)   --->   "%mul12_15 = fmul i32 %bitcast_ln18_64, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 934 'fmul' 'mul12_15' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 935 [1/4] (2.78ns)   --->   "%mul20_15 = fmul i32 %bitcast_ln18_66, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 935 'fmul' 'mul20_15' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 936 [2/4] (2.78ns)   --->   "%mul12_16 = fmul i32 %bitcast_ln18_68, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 936 'fmul' 'mul12_16' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 937 [2/4] (2.78ns)   --->   "%mul20_16 = fmul i32 %bitcast_ln18_70, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 937 'fmul' 'mul20_16' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 938 [3/4] (2.78ns)   --->   "%mul12_17 = fmul i32 %bitcast_ln18_72, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 938 'fmul' 'mul12_17' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 939 [3/4] (2.78ns)   --->   "%mul20_17 = fmul i32 %bitcast_ln18_74, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 939 'fmul' 'mul20_17' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 940 [1/1] (0.00ns)   --->   "%bitcast_ln18_76 = bitcast i32 %A_load_37" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 940 'bitcast' 'bitcast_ln18_76' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 941 [4/4] (2.78ns)   --->   "%mul12_18 = fmul i32 %bitcast_ln18_76, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 941 'fmul' 'mul12_18' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 942 [1/2] (1.29ns)   --->   "%B_load_37 = load i10 %B_addr_37" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 942 'load' 'B_load_37' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 943 [1/1] (0.00ns)   --->   "%bitcast_ln18_78 = bitcast i32 %B_load_38" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 943 'bitcast' 'bitcast_ln18_78' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 944 [4/4] (2.78ns)   --->   "%mul20_18 = fmul i32 %bitcast_ln18_78, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 944 'fmul' 'mul20_18' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 945 [1/2] (1.29ns)   --->   "%A_load_38 = load i10 %A_addr_38" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 945 'load' 'A_load_38' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 946 [1/2] (1.29ns)   --->   "%A_load_39 = load i10 %A_addr_39" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 946 'load' 'A_load_39' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 947 [1/1] (0.00ns)   --->   "%or_ln18_39 = or i10 %tmp, i10 20" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 947 'or' 'or_ln18_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 948 [1/1] (0.00ns)   --->   "%zext_ln18_39 = zext i10 %or_ln18_39" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 948 'zext' 'zext_ln18_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 949 [1/1] (0.00ns)   --->   "%B_addr_39 = getelementptr i32 %B, i64 0, i64 %zext_ln18_39" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 949 'getelementptr' 'B_addr_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 950 [2/2] (1.29ns)   --->   "%B_load_39 = load i10 %B_addr_39" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 950 'load' 'B_load_39' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 951 [1/2] (1.29ns)   --->   "%B_load_40 = load i10 %B_addr_40" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 951 'load' 'B_load_40' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 952 [1/1] (0.00ns)   --->   "%A_addr_40 = getelementptr i32 %A, i64 0, i64 %zext_ln18_39" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 952 'getelementptr' 'A_addr_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 953 [2/2] (1.29ns)   --->   "%A_load_40 = load i10 %A_addr_40" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 953 'load' 'A_load_40' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 954 [1/1] (0.00ns)   --->   "%or_ln18_40 = or i10 %trunc_ln13, i10 21" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 954 'or' 'or_ln18_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 955 [1/1] (0.00ns)   --->   "%zext_ln18_40 = zext i10 %or_ln18_40" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 955 'zext' 'zext_ln18_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 956 [1/1] (0.00ns)   --->   "%A_addr_41 = getelementptr i32 %A, i64 0, i64 %zext_ln18_40" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 956 'getelementptr' 'A_addr_41' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 957 [2/2] (1.29ns)   --->   "%A_load_41 = load i10 %A_addr_41" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 957 'load' 'A_load_41' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 958 [1/1] (0.00ns)   --->   "%B_addr_42 = getelementptr i32 %B, i64 0, i64 %zext_ln18_40" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 958 'getelementptr' 'B_addr_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 959 [2/2] (1.29ns)   --->   "%B_load_42 = load i10 %B_addr_42" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 959 'load' 'B_load_42' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 22 <SV = 21> <Delay = 3.57>
ST_22 : Operation 960 [4/5] (3.57ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %add25_1" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 960 'fadd' 'sum_2' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 961 [1/5] (3.57ns)   --->   "%add25_8 = fadd i32 %mul16_8, i32 %mul24_8" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 961 'fadd' 'add25_8' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 962 [2/5] (3.57ns)   --->   "%add25_9 = fadd i32 %mul16_9, i32 %mul24_9" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 962 'fadd' 'add25_9' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 963 [3/5] (3.57ns)   --->   "%add25_s = fadd i32 %mul16_s, i32 %mul24_s" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 963 'fadd' 'add25_s' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 964 [4/5] (3.57ns)   --->   "%add25_10 = fadd i32 %mul16_10, i32 %mul24_10" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 964 'fadd' 'add25_10' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 965 [5/5] (3.57ns)   --->   "%add25_11 = fadd i32 %mul16_11, i32 %mul24_11" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 965 'fadd' 'add25_11' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 966 [1/4] (2.78ns)   --->   "%mul16_12 = fmul i32 %mul12_12, i32 %bitcast_ln18_53" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 966 'fmul' 'mul16_12' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 967 [1/4] (2.78ns)   --->   "%mul24_12 = fmul i32 %mul20_12, i32 %bitcast_ln18_55" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 967 'fmul' 'mul24_12' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 968 [2/4] (2.78ns)   --->   "%mul16_13 = fmul i32 %mul12_13, i32 %bitcast_ln18_57" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 968 'fmul' 'mul16_13' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 969 [2/4] (2.78ns)   --->   "%mul24_13 = fmul i32 %mul20_13, i32 %bitcast_ln18_59" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 969 'fmul' 'mul24_13' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 970 [3/4] (2.78ns)   --->   "%mul16_14 = fmul i32 %mul12_14, i32 %bitcast_ln18_61" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 970 'fmul' 'mul16_14' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 971 [3/4] (2.78ns)   --->   "%mul24_14 = fmul i32 %mul20_14, i32 %bitcast_ln18_63" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 971 'fmul' 'mul24_14' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 972 [1/1] (0.00ns)   --->   "%bitcast_ln18_65 = bitcast i32 %B_load_31" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 972 'bitcast' 'bitcast_ln18_65' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 973 [4/4] (2.78ns)   --->   "%mul16_15 = fmul i32 %mul12_15, i32 %bitcast_ln18_65" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 973 'fmul' 'mul16_15' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 974 [1/1] (0.00ns)   --->   "%bitcast_ln18_67 = bitcast i32 %A_load_32" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 974 'bitcast' 'bitcast_ln18_67' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 975 [4/4] (2.78ns)   --->   "%mul24_15 = fmul i32 %mul20_15, i32 %bitcast_ln18_67" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 975 'fmul' 'mul24_15' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 976 [1/4] (2.78ns)   --->   "%mul12_16 = fmul i32 %bitcast_ln18_68, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 976 'fmul' 'mul12_16' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 977 [1/4] (2.78ns)   --->   "%mul20_16 = fmul i32 %bitcast_ln18_70, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 977 'fmul' 'mul20_16' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 978 [2/4] (2.78ns)   --->   "%mul12_17 = fmul i32 %bitcast_ln18_72, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 978 'fmul' 'mul12_17' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 979 [2/4] (2.78ns)   --->   "%mul20_17 = fmul i32 %bitcast_ln18_74, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 979 'fmul' 'mul20_17' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 980 [3/4] (2.78ns)   --->   "%mul12_18 = fmul i32 %bitcast_ln18_76, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 980 'fmul' 'mul12_18' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 981 [3/4] (2.78ns)   --->   "%mul20_18 = fmul i32 %bitcast_ln18_78, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 981 'fmul' 'mul20_18' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 982 [1/1] (0.00ns)   --->   "%bitcast_ln18_80 = bitcast i32 %A_load_39" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 982 'bitcast' 'bitcast_ln18_80' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 983 [4/4] (2.78ns)   --->   "%mul12_19 = fmul i32 %bitcast_ln18_80, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 983 'fmul' 'mul12_19' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 984 [1/2] (1.29ns)   --->   "%B_load_39 = load i10 %B_addr_39" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 984 'load' 'B_load_39' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 985 [1/1] (0.00ns)   --->   "%bitcast_ln18_82 = bitcast i32 %B_load_40" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 985 'bitcast' 'bitcast_ln18_82' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 986 [4/4] (2.78ns)   --->   "%mul20_19 = fmul i32 %bitcast_ln18_82, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 986 'fmul' 'mul20_19' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 987 [1/2] (1.29ns)   --->   "%A_load_40 = load i10 %A_addr_40" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 987 'load' 'A_load_40' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 988 [1/2] (1.29ns)   --->   "%A_load_41 = load i10 %A_addr_41" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 988 'load' 'A_load_41' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 989 [1/1] (0.00ns)   --->   "%or_ln18_41 = or i10 %tmp, i10 21" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 989 'or' 'or_ln18_41' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 990 [1/1] (0.00ns)   --->   "%zext_ln18_41 = zext i10 %or_ln18_41" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 990 'zext' 'zext_ln18_41' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 991 [1/1] (0.00ns)   --->   "%B_addr_41 = getelementptr i32 %B, i64 0, i64 %zext_ln18_41" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 991 'getelementptr' 'B_addr_41' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 992 [2/2] (1.29ns)   --->   "%B_load_41 = load i10 %B_addr_41" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 992 'load' 'B_load_41' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 993 [1/2] (1.29ns)   --->   "%B_load_42 = load i10 %B_addr_42" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 993 'load' 'B_load_42' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 994 [1/1] (0.00ns)   --->   "%A_addr_42 = getelementptr i32 %A, i64 0, i64 %zext_ln18_41" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 994 'getelementptr' 'A_addr_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 995 [2/2] (1.29ns)   --->   "%A_load_42 = load i10 %A_addr_42" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 995 'load' 'A_load_42' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 996 [1/1] (0.00ns)   --->   "%or_ln18_42 = or i10 %trunc_ln13, i10 22" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 996 'or' 'or_ln18_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 997 [1/1] (0.00ns)   --->   "%zext_ln18_42 = zext i10 %or_ln18_42" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 997 'zext' 'zext_ln18_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 998 [1/1] (0.00ns)   --->   "%A_addr_43 = getelementptr i32 %A, i64 0, i64 %zext_ln18_42" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 998 'getelementptr' 'A_addr_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 999 [2/2] (1.29ns)   --->   "%A_load_43 = load i10 %A_addr_43" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 999 'load' 'A_load_43' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 1000 [1/1] (0.00ns)   --->   "%B_addr_44 = getelementptr i32 %B, i64 0, i64 %zext_ln18_42" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1000 'getelementptr' 'B_addr_44' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 1001 [2/2] (1.29ns)   --->   "%B_load_44 = load i10 %B_addr_44" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1001 'load' 'B_load_44' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 23 <SV = 22> <Delay = 3.57>
ST_23 : Operation 1002 [3/5] (3.57ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %add25_1" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1002 'fadd' 'sum_2' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1003 [1/5] (3.57ns)   --->   "%add25_9 = fadd i32 %mul16_9, i32 %mul24_9" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1003 'fadd' 'add25_9' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1004 [2/5] (3.57ns)   --->   "%add25_s = fadd i32 %mul16_s, i32 %mul24_s" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1004 'fadd' 'add25_s' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1005 [3/5] (3.57ns)   --->   "%add25_10 = fadd i32 %mul16_10, i32 %mul24_10" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1005 'fadd' 'add25_10' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1006 [4/5] (3.57ns)   --->   "%add25_11 = fadd i32 %mul16_11, i32 %mul24_11" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1006 'fadd' 'add25_11' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1007 [5/5] (3.57ns)   --->   "%add25_12 = fadd i32 %mul16_12, i32 %mul24_12" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1007 'fadd' 'add25_12' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1008 [1/4] (2.78ns)   --->   "%mul16_13 = fmul i32 %mul12_13, i32 %bitcast_ln18_57" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1008 'fmul' 'mul16_13' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1009 [1/4] (2.78ns)   --->   "%mul24_13 = fmul i32 %mul20_13, i32 %bitcast_ln18_59" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1009 'fmul' 'mul24_13' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1010 [2/4] (2.78ns)   --->   "%mul16_14 = fmul i32 %mul12_14, i32 %bitcast_ln18_61" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1010 'fmul' 'mul16_14' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1011 [2/4] (2.78ns)   --->   "%mul24_14 = fmul i32 %mul20_14, i32 %bitcast_ln18_63" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1011 'fmul' 'mul24_14' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1012 [3/4] (2.78ns)   --->   "%mul16_15 = fmul i32 %mul12_15, i32 %bitcast_ln18_65" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1012 'fmul' 'mul16_15' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1013 [3/4] (2.78ns)   --->   "%mul24_15 = fmul i32 %mul20_15, i32 %bitcast_ln18_67" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1013 'fmul' 'mul24_15' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1014 [1/1] (0.00ns)   --->   "%bitcast_ln18_69 = bitcast i32 %B_load_33" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1014 'bitcast' 'bitcast_ln18_69' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 1015 [4/4] (2.78ns)   --->   "%mul16_16 = fmul i32 %mul12_16, i32 %bitcast_ln18_69" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1015 'fmul' 'mul16_16' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1016 [1/1] (0.00ns)   --->   "%bitcast_ln18_71 = bitcast i32 %A_load_34" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1016 'bitcast' 'bitcast_ln18_71' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 1017 [4/4] (2.78ns)   --->   "%mul24_16 = fmul i32 %mul20_16, i32 %bitcast_ln18_71" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1017 'fmul' 'mul24_16' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1018 [1/4] (2.78ns)   --->   "%mul12_17 = fmul i32 %bitcast_ln18_72, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1018 'fmul' 'mul12_17' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1019 [1/4] (2.78ns)   --->   "%mul20_17 = fmul i32 %bitcast_ln18_74, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1019 'fmul' 'mul20_17' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1020 [2/4] (2.78ns)   --->   "%mul12_18 = fmul i32 %bitcast_ln18_76, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1020 'fmul' 'mul12_18' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1021 [2/4] (2.78ns)   --->   "%mul20_18 = fmul i32 %bitcast_ln18_78, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1021 'fmul' 'mul20_18' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1022 [3/4] (2.78ns)   --->   "%mul12_19 = fmul i32 %bitcast_ln18_80, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1022 'fmul' 'mul12_19' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1023 [3/4] (2.78ns)   --->   "%mul20_19 = fmul i32 %bitcast_ln18_82, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1023 'fmul' 'mul20_19' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1024 [1/1] (0.00ns)   --->   "%bitcast_ln18_84 = bitcast i32 %A_load_41" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1024 'bitcast' 'bitcast_ln18_84' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 1025 [4/4] (2.78ns)   --->   "%mul12_20 = fmul i32 %bitcast_ln18_84, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1025 'fmul' 'mul12_20' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1026 [1/2] (1.29ns)   --->   "%B_load_41 = load i10 %B_addr_41" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1026 'load' 'B_load_41' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 1027 [1/1] (0.00ns)   --->   "%bitcast_ln18_86 = bitcast i32 %B_load_42" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1027 'bitcast' 'bitcast_ln18_86' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 1028 [4/4] (2.78ns)   --->   "%mul20_20 = fmul i32 %bitcast_ln18_86, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1028 'fmul' 'mul20_20' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1029 [1/2] (1.29ns)   --->   "%A_load_42 = load i10 %A_addr_42" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1029 'load' 'A_load_42' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 1030 [1/2] (1.29ns)   --->   "%A_load_43 = load i10 %A_addr_43" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1030 'load' 'A_load_43' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 1031 [1/1] (0.00ns)   --->   "%or_ln18_43 = or i10 %tmp, i10 22" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1031 'or' 'or_ln18_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 1032 [1/1] (0.00ns)   --->   "%zext_ln18_43 = zext i10 %or_ln18_43" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1032 'zext' 'zext_ln18_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 1033 [1/1] (0.00ns)   --->   "%B_addr_43 = getelementptr i32 %B, i64 0, i64 %zext_ln18_43" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1033 'getelementptr' 'B_addr_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 1034 [2/2] (1.29ns)   --->   "%B_load_43 = load i10 %B_addr_43" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1034 'load' 'B_load_43' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 1035 [1/2] (1.29ns)   --->   "%B_load_44 = load i10 %B_addr_44" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1035 'load' 'B_load_44' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 1036 [1/1] (0.00ns)   --->   "%A_addr_44 = getelementptr i32 %A, i64 0, i64 %zext_ln18_43" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1036 'getelementptr' 'A_addr_44' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 1037 [2/2] (1.29ns)   --->   "%A_load_44 = load i10 %A_addr_44" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1037 'load' 'A_load_44' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 1038 [1/1] (0.00ns)   --->   "%or_ln18_44 = or i10 %trunc_ln13, i10 23" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1038 'or' 'or_ln18_44' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 1039 [1/1] (0.00ns)   --->   "%zext_ln18_44 = zext i10 %or_ln18_44" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1039 'zext' 'zext_ln18_44' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 1040 [1/1] (0.00ns)   --->   "%A_addr_45 = getelementptr i32 %A, i64 0, i64 %zext_ln18_44" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1040 'getelementptr' 'A_addr_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 1041 [2/2] (1.29ns)   --->   "%A_load_45 = load i10 %A_addr_45" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1041 'load' 'A_load_45' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 1042 [1/1] (0.00ns)   --->   "%B_addr_46 = getelementptr i32 %B, i64 0, i64 %zext_ln18_44" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1042 'getelementptr' 'B_addr_46' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 1043 [2/2] (1.29ns)   --->   "%B_load_46 = load i10 %B_addr_46" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1043 'load' 'B_load_46' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 24 <SV = 23> <Delay = 3.57>
ST_24 : Operation 1044 [2/5] (3.57ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %add25_1" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1044 'fadd' 'sum_2' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1045 [1/5] (3.57ns)   --->   "%add25_s = fadd i32 %mul16_s, i32 %mul24_s" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1045 'fadd' 'add25_s' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1046 [2/5] (3.57ns)   --->   "%add25_10 = fadd i32 %mul16_10, i32 %mul24_10" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1046 'fadd' 'add25_10' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1047 [3/5] (3.57ns)   --->   "%add25_11 = fadd i32 %mul16_11, i32 %mul24_11" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1047 'fadd' 'add25_11' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1048 [4/5] (3.57ns)   --->   "%add25_12 = fadd i32 %mul16_12, i32 %mul24_12" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1048 'fadd' 'add25_12' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1049 [5/5] (3.57ns)   --->   "%add25_13 = fadd i32 %mul16_13, i32 %mul24_13" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1049 'fadd' 'add25_13' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1050 [1/4] (2.78ns)   --->   "%mul16_14 = fmul i32 %mul12_14, i32 %bitcast_ln18_61" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1050 'fmul' 'mul16_14' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1051 [1/4] (2.78ns)   --->   "%mul24_14 = fmul i32 %mul20_14, i32 %bitcast_ln18_63" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1051 'fmul' 'mul24_14' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1052 [2/4] (2.78ns)   --->   "%mul16_15 = fmul i32 %mul12_15, i32 %bitcast_ln18_65" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1052 'fmul' 'mul16_15' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1053 [2/4] (2.78ns)   --->   "%mul24_15 = fmul i32 %mul20_15, i32 %bitcast_ln18_67" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1053 'fmul' 'mul24_15' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1054 [3/4] (2.78ns)   --->   "%mul16_16 = fmul i32 %mul12_16, i32 %bitcast_ln18_69" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1054 'fmul' 'mul16_16' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1055 [3/4] (2.78ns)   --->   "%mul24_16 = fmul i32 %mul20_16, i32 %bitcast_ln18_71" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1055 'fmul' 'mul24_16' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1056 [1/1] (0.00ns)   --->   "%bitcast_ln18_73 = bitcast i32 %B_load_35" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1056 'bitcast' 'bitcast_ln18_73' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 1057 [4/4] (2.78ns)   --->   "%mul16_17 = fmul i32 %mul12_17, i32 %bitcast_ln18_73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1057 'fmul' 'mul16_17' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1058 [1/1] (0.00ns)   --->   "%bitcast_ln18_75 = bitcast i32 %A_load_36" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1058 'bitcast' 'bitcast_ln18_75' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 1059 [4/4] (2.78ns)   --->   "%mul24_17 = fmul i32 %mul20_17, i32 %bitcast_ln18_75" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1059 'fmul' 'mul24_17' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1060 [1/4] (2.78ns)   --->   "%mul12_18 = fmul i32 %bitcast_ln18_76, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1060 'fmul' 'mul12_18' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1061 [1/4] (2.78ns)   --->   "%mul20_18 = fmul i32 %bitcast_ln18_78, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1061 'fmul' 'mul20_18' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1062 [2/4] (2.78ns)   --->   "%mul12_19 = fmul i32 %bitcast_ln18_80, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1062 'fmul' 'mul12_19' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1063 [2/4] (2.78ns)   --->   "%mul20_19 = fmul i32 %bitcast_ln18_82, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1063 'fmul' 'mul20_19' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1064 [3/4] (2.78ns)   --->   "%mul12_20 = fmul i32 %bitcast_ln18_84, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1064 'fmul' 'mul12_20' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1065 [3/4] (2.78ns)   --->   "%mul20_20 = fmul i32 %bitcast_ln18_86, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1065 'fmul' 'mul20_20' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1066 [1/1] (0.00ns)   --->   "%bitcast_ln18_88 = bitcast i32 %A_load_43" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1066 'bitcast' 'bitcast_ln18_88' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 1067 [4/4] (2.78ns)   --->   "%mul12_21 = fmul i32 %bitcast_ln18_88, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1067 'fmul' 'mul12_21' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1068 [1/2] (1.29ns)   --->   "%B_load_43 = load i10 %B_addr_43" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1068 'load' 'B_load_43' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 1069 [1/1] (0.00ns)   --->   "%bitcast_ln18_90 = bitcast i32 %B_load_44" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1069 'bitcast' 'bitcast_ln18_90' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 1070 [4/4] (2.78ns)   --->   "%mul20_21 = fmul i32 %bitcast_ln18_90, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1070 'fmul' 'mul20_21' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1071 [1/2] (1.29ns)   --->   "%A_load_44 = load i10 %A_addr_44" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1071 'load' 'A_load_44' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 1072 [1/2] (1.29ns)   --->   "%A_load_45 = load i10 %A_addr_45" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1072 'load' 'A_load_45' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 1073 [1/1] (0.00ns)   --->   "%or_ln18_45 = or i10 %tmp, i10 23" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1073 'or' 'or_ln18_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 1074 [1/1] (0.00ns)   --->   "%zext_ln18_45 = zext i10 %or_ln18_45" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1074 'zext' 'zext_ln18_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 1075 [1/1] (0.00ns)   --->   "%B_addr_45 = getelementptr i32 %B, i64 0, i64 %zext_ln18_45" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1075 'getelementptr' 'B_addr_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 1076 [2/2] (1.29ns)   --->   "%B_load_45 = load i10 %B_addr_45" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1076 'load' 'B_load_45' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 1077 [1/2] (1.29ns)   --->   "%B_load_46 = load i10 %B_addr_46" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1077 'load' 'B_load_46' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 1078 [1/1] (0.00ns)   --->   "%A_addr_46 = getelementptr i32 %A, i64 0, i64 %zext_ln18_45" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1078 'getelementptr' 'A_addr_46' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 1079 [2/2] (1.29ns)   --->   "%A_load_46 = load i10 %A_addr_46" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1079 'load' 'A_load_46' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 1080 [1/1] (0.00ns)   --->   "%or_ln18_46 = or i10 %trunc_ln13, i10 24" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1080 'or' 'or_ln18_46' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 1081 [1/1] (0.00ns)   --->   "%zext_ln18_46 = zext i10 %or_ln18_46" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1081 'zext' 'zext_ln18_46' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 1082 [1/1] (0.00ns)   --->   "%A_addr_47 = getelementptr i32 %A, i64 0, i64 %zext_ln18_46" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1082 'getelementptr' 'A_addr_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 1083 [2/2] (1.29ns)   --->   "%A_load_47 = load i10 %A_addr_47" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1083 'load' 'A_load_47' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 1084 [1/1] (0.00ns)   --->   "%B_addr_48 = getelementptr i32 %B, i64 0, i64 %zext_ln18_46" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1084 'getelementptr' 'B_addr_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 1085 [2/2] (1.29ns)   --->   "%B_load_48 = load i10 %B_addr_48" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1085 'load' 'B_load_48' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 25 <SV = 24> <Delay = 3.57>
ST_25 : Operation 1086 [1/5] (3.57ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %add25_1" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1086 'fadd' 'sum_2' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1087 [1/5] (3.57ns)   --->   "%add25_10 = fadd i32 %mul16_10, i32 %mul24_10" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1087 'fadd' 'add25_10' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1088 [2/5] (3.57ns)   --->   "%add25_11 = fadd i32 %mul16_11, i32 %mul24_11" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1088 'fadd' 'add25_11' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1089 [3/5] (3.57ns)   --->   "%add25_12 = fadd i32 %mul16_12, i32 %mul24_12" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1089 'fadd' 'add25_12' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1090 [4/5] (3.57ns)   --->   "%add25_13 = fadd i32 %mul16_13, i32 %mul24_13" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1090 'fadd' 'add25_13' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1091 [5/5] (3.57ns)   --->   "%add25_14 = fadd i32 %mul16_14, i32 %mul24_14" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1091 'fadd' 'add25_14' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1092 [1/4] (2.78ns)   --->   "%mul16_15 = fmul i32 %mul12_15, i32 %bitcast_ln18_65" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1092 'fmul' 'mul16_15' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1093 [1/4] (2.78ns)   --->   "%mul24_15 = fmul i32 %mul20_15, i32 %bitcast_ln18_67" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1093 'fmul' 'mul24_15' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1094 [2/4] (2.78ns)   --->   "%mul16_16 = fmul i32 %mul12_16, i32 %bitcast_ln18_69" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1094 'fmul' 'mul16_16' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1095 [2/4] (2.78ns)   --->   "%mul24_16 = fmul i32 %mul20_16, i32 %bitcast_ln18_71" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1095 'fmul' 'mul24_16' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1096 [3/4] (2.78ns)   --->   "%mul16_17 = fmul i32 %mul12_17, i32 %bitcast_ln18_73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1096 'fmul' 'mul16_17' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1097 [3/4] (2.78ns)   --->   "%mul24_17 = fmul i32 %mul20_17, i32 %bitcast_ln18_75" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1097 'fmul' 'mul24_17' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1098 [1/1] (0.00ns)   --->   "%bitcast_ln18_77 = bitcast i32 %B_load_37" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1098 'bitcast' 'bitcast_ln18_77' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 1099 [4/4] (2.78ns)   --->   "%mul16_18 = fmul i32 %mul12_18, i32 %bitcast_ln18_77" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1099 'fmul' 'mul16_18' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1100 [1/1] (0.00ns)   --->   "%bitcast_ln18_79 = bitcast i32 %A_load_38" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1100 'bitcast' 'bitcast_ln18_79' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 1101 [4/4] (2.78ns)   --->   "%mul24_18 = fmul i32 %mul20_18, i32 %bitcast_ln18_79" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1101 'fmul' 'mul24_18' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1102 [1/4] (2.78ns)   --->   "%mul12_19 = fmul i32 %bitcast_ln18_80, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1102 'fmul' 'mul12_19' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1103 [1/4] (2.78ns)   --->   "%mul20_19 = fmul i32 %bitcast_ln18_82, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1103 'fmul' 'mul20_19' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1104 [2/4] (2.78ns)   --->   "%mul12_20 = fmul i32 %bitcast_ln18_84, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1104 'fmul' 'mul12_20' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1105 [2/4] (2.78ns)   --->   "%mul20_20 = fmul i32 %bitcast_ln18_86, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1105 'fmul' 'mul20_20' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1106 [3/4] (2.78ns)   --->   "%mul12_21 = fmul i32 %bitcast_ln18_88, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1106 'fmul' 'mul12_21' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1107 [3/4] (2.78ns)   --->   "%mul20_21 = fmul i32 %bitcast_ln18_90, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1107 'fmul' 'mul20_21' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1108 [1/1] (0.00ns)   --->   "%bitcast_ln18_92 = bitcast i32 %A_load_45" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1108 'bitcast' 'bitcast_ln18_92' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 1109 [4/4] (2.78ns)   --->   "%mul12_22 = fmul i32 %bitcast_ln18_92, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1109 'fmul' 'mul12_22' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1110 [1/2] (1.29ns)   --->   "%B_load_45 = load i10 %B_addr_45" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1110 'load' 'B_load_45' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 1111 [1/1] (0.00ns)   --->   "%bitcast_ln18_94 = bitcast i32 %B_load_46" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1111 'bitcast' 'bitcast_ln18_94' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 1112 [4/4] (2.78ns)   --->   "%mul20_22 = fmul i32 %bitcast_ln18_94, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1112 'fmul' 'mul20_22' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1113 [1/2] (1.29ns)   --->   "%A_load_46 = load i10 %A_addr_46" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1113 'load' 'A_load_46' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 1114 [1/2] (1.29ns)   --->   "%A_load_47 = load i10 %A_addr_47" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1114 'load' 'A_load_47' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 1115 [1/1] (0.00ns)   --->   "%or_ln18_47 = or i10 %tmp, i10 24" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1115 'or' 'or_ln18_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 1116 [1/1] (0.00ns)   --->   "%zext_ln18_47 = zext i10 %or_ln18_47" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1116 'zext' 'zext_ln18_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 1117 [1/1] (0.00ns)   --->   "%B_addr_47 = getelementptr i32 %B, i64 0, i64 %zext_ln18_47" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1117 'getelementptr' 'B_addr_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 1118 [2/2] (1.29ns)   --->   "%B_load_47 = load i10 %B_addr_47" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1118 'load' 'B_load_47' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 1119 [1/2] (1.29ns)   --->   "%B_load_48 = load i10 %B_addr_48" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1119 'load' 'B_load_48' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 1120 [1/1] (0.00ns)   --->   "%A_addr_48 = getelementptr i32 %A, i64 0, i64 %zext_ln18_47" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1120 'getelementptr' 'A_addr_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 1121 [2/2] (1.29ns)   --->   "%A_load_48 = load i10 %A_addr_48" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1121 'load' 'A_load_48' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 1122 [1/1] (0.00ns)   --->   "%or_ln18_48 = or i10 %trunc_ln13, i10 25" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1122 'or' 'or_ln18_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 1123 [1/1] (0.00ns)   --->   "%zext_ln18_48 = zext i10 %or_ln18_48" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1123 'zext' 'zext_ln18_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 1124 [1/1] (0.00ns)   --->   "%A_addr_49 = getelementptr i32 %A, i64 0, i64 %zext_ln18_48" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1124 'getelementptr' 'A_addr_49' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 1125 [2/2] (1.29ns)   --->   "%A_load_49 = load i10 %A_addr_49" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1125 'load' 'A_load_49' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 1126 [1/1] (0.00ns)   --->   "%B_addr_50 = getelementptr i32 %B, i64 0, i64 %zext_ln18_48" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1126 'getelementptr' 'B_addr_50' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 1127 [2/2] (1.29ns)   --->   "%B_load_50 = load i10 %B_addr_50" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1127 'load' 'B_load_50' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 26 <SV = 25> <Delay = 3.57>
ST_26 : Operation 1128 [5/5] (3.57ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %add25_2" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1128 'fadd' 'sum_3' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1129 [1/5] (3.57ns)   --->   "%add25_11 = fadd i32 %mul16_11, i32 %mul24_11" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1129 'fadd' 'add25_11' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1130 [2/5] (3.57ns)   --->   "%add25_12 = fadd i32 %mul16_12, i32 %mul24_12" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1130 'fadd' 'add25_12' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1131 [3/5] (3.57ns)   --->   "%add25_13 = fadd i32 %mul16_13, i32 %mul24_13" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1131 'fadd' 'add25_13' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1132 [4/5] (3.57ns)   --->   "%add25_14 = fadd i32 %mul16_14, i32 %mul24_14" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1132 'fadd' 'add25_14' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1133 [5/5] (3.57ns)   --->   "%add25_15 = fadd i32 %mul16_15, i32 %mul24_15" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1133 'fadd' 'add25_15' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1134 [1/4] (2.78ns)   --->   "%mul16_16 = fmul i32 %mul12_16, i32 %bitcast_ln18_69" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1134 'fmul' 'mul16_16' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1135 [1/4] (2.78ns)   --->   "%mul24_16 = fmul i32 %mul20_16, i32 %bitcast_ln18_71" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1135 'fmul' 'mul24_16' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1136 [2/4] (2.78ns)   --->   "%mul16_17 = fmul i32 %mul12_17, i32 %bitcast_ln18_73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1136 'fmul' 'mul16_17' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1137 [2/4] (2.78ns)   --->   "%mul24_17 = fmul i32 %mul20_17, i32 %bitcast_ln18_75" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1137 'fmul' 'mul24_17' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1138 [3/4] (2.78ns)   --->   "%mul16_18 = fmul i32 %mul12_18, i32 %bitcast_ln18_77" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1138 'fmul' 'mul16_18' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1139 [3/4] (2.78ns)   --->   "%mul24_18 = fmul i32 %mul20_18, i32 %bitcast_ln18_79" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1139 'fmul' 'mul24_18' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1140 [1/1] (0.00ns)   --->   "%bitcast_ln18_81 = bitcast i32 %B_load_39" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1140 'bitcast' 'bitcast_ln18_81' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1141 [4/4] (2.78ns)   --->   "%mul16_19 = fmul i32 %mul12_19, i32 %bitcast_ln18_81" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1141 'fmul' 'mul16_19' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1142 [1/1] (0.00ns)   --->   "%bitcast_ln18_83 = bitcast i32 %A_load_40" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1142 'bitcast' 'bitcast_ln18_83' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1143 [4/4] (2.78ns)   --->   "%mul24_19 = fmul i32 %mul20_19, i32 %bitcast_ln18_83" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1143 'fmul' 'mul24_19' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1144 [1/4] (2.78ns)   --->   "%mul12_20 = fmul i32 %bitcast_ln18_84, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1144 'fmul' 'mul12_20' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1145 [1/4] (2.78ns)   --->   "%mul20_20 = fmul i32 %bitcast_ln18_86, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1145 'fmul' 'mul20_20' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1146 [2/4] (2.78ns)   --->   "%mul12_21 = fmul i32 %bitcast_ln18_88, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1146 'fmul' 'mul12_21' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1147 [2/4] (2.78ns)   --->   "%mul20_21 = fmul i32 %bitcast_ln18_90, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1147 'fmul' 'mul20_21' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1148 [3/4] (2.78ns)   --->   "%mul12_22 = fmul i32 %bitcast_ln18_92, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1148 'fmul' 'mul12_22' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1149 [3/4] (2.78ns)   --->   "%mul20_22 = fmul i32 %bitcast_ln18_94, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1149 'fmul' 'mul20_22' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1150 [1/1] (0.00ns)   --->   "%bitcast_ln18_96 = bitcast i32 %A_load_47" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1150 'bitcast' 'bitcast_ln18_96' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1151 [4/4] (2.78ns)   --->   "%mul12_23 = fmul i32 %bitcast_ln18_96, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1151 'fmul' 'mul12_23' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1152 [1/2] (1.29ns)   --->   "%B_load_47 = load i10 %B_addr_47" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1152 'load' 'B_load_47' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 1153 [1/1] (0.00ns)   --->   "%bitcast_ln18_98 = bitcast i32 %B_load_48" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1153 'bitcast' 'bitcast_ln18_98' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1154 [4/4] (2.78ns)   --->   "%mul20_23 = fmul i32 %bitcast_ln18_98, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1154 'fmul' 'mul20_23' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1155 [1/2] (1.29ns)   --->   "%A_load_48 = load i10 %A_addr_48" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1155 'load' 'A_load_48' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 1156 [1/2] (1.29ns)   --->   "%A_load_49 = load i10 %A_addr_49" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1156 'load' 'A_load_49' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 1157 [1/1] (0.00ns)   --->   "%or_ln18_49 = or i10 %tmp, i10 25" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1157 'or' 'or_ln18_49' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1158 [1/1] (0.00ns)   --->   "%zext_ln18_49 = zext i10 %or_ln18_49" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1158 'zext' 'zext_ln18_49' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1159 [1/1] (0.00ns)   --->   "%B_addr_49 = getelementptr i32 %B, i64 0, i64 %zext_ln18_49" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1159 'getelementptr' 'B_addr_49' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1160 [2/2] (1.29ns)   --->   "%B_load_49 = load i10 %B_addr_49" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1160 'load' 'B_load_49' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 1161 [1/2] (1.29ns)   --->   "%B_load_50 = load i10 %B_addr_50" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1161 'load' 'B_load_50' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 1162 [1/1] (0.00ns)   --->   "%A_addr_50 = getelementptr i32 %A, i64 0, i64 %zext_ln18_49" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1162 'getelementptr' 'A_addr_50' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1163 [2/2] (1.29ns)   --->   "%A_load_50 = load i10 %A_addr_50" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1163 'load' 'A_load_50' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 1164 [1/1] (0.00ns)   --->   "%or_ln18_50 = or i10 %trunc_ln13, i10 26" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1164 'or' 'or_ln18_50' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1165 [1/1] (0.00ns)   --->   "%zext_ln18_50 = zext i10 %or_ln18_50" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1165 'zext' 'zext_ln18_50' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1166 [1/1] (0.00ns)   --->   "%A_addr_51 = getelementptr i32 %A, i64 0, i64 %zext_ln18_50" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1166 'getelementptr' 'A_addr_51' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1167 [2/2] (1.29ns)   --->   "%A_load_51 = load i10 %A_addr_51" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1167 'load' 'A_load_51' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 1168 [1/1] (0.00ns)   --->   "%B_addr_52 = getelementptr i32 %B, i64 0, i64 %zext_ln18_50" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1168 'getelementptr' 'B_addr_52' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1169 [2/2] (1.29ns)   --->   "%B_load_52 = load i10 %B_addr_52" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1169 'load' 'B_load_52' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 27 <SV = 26> <Delay = 3.57>
ST_27 : Operation 1170 [4/5] (3.57ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %add25_2" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1170 'fadd' 'sum_3' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1171 [1/5] (3.57ns)   --->   "%add25_12 = fadd i32 %mul16_12, i32 %mul24_12" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1171 'fadd' 'add25_12' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1172 [2/5] (3.57ns)   --->   "%add25_13 = fadd i32 %mul16_13, i32 %mul24_13" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1172 'fadd' 'add25_13' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1173 [3/5] (3.57ns)   --->   "%add25_14 = fadd i32 %mul16_14, i32 %mul24_14" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1173 'fadd' 'add25_14' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1174 [4/5] (3.57ns)   --->   "%add25_15 = fadd i32 %mul16_15, i32 %mul24_15" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1174 'fadd' 'add25_15' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1175 [5/5] (3.57ns)   --->   "%add25_16 = fadd i32 %mul16_16, i32 %mul24_16" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1175 'fadd' 'add25_16' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1176 [1/4] (2.78ns)   --->   "%mul16_17 = fmul i32 %mul12_17, i32 %bitcast_ln18_73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1176 'fmul' 'mul16_17' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1177 [1/4] (2.78ns)   --->   "%mul24_17 = fmul i32 %mul20_17, i32 %bitcast_ln18_75" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1177 'fmul' 'mul24_17' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1178 [2/4] (2.78ns)   --->   "%mul16_18 = fmul i32 %mul12_18, i32 %bitcast_ln18_77" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1178 'fmul' 'mul16_18' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1179 [2/4] (2.78ns)   --->   "%mul24_18 = fmul i32 %mul20_18, i32 %bitcast_ln18_79" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1179 'fmul' 'mul24_18' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1180 [3/4] (2.78ns)   --->   "%mul16_19 = fmul i32 %mul12_19, i32 %bitcast_ln18_81" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1180 'fmul' 'mul16_19' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1181 [3/4] (2.78ns)   --->   "%mul24_19 = fmul i32 %mul20_19, i32 %bitcast_ln18_83" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1181 'fmul' 'mul24_19' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1182 [1/1] (0.00ns)   --->   "%bitcast_ln18_85 = bitcast i32 %B_load_41" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1182 'bitcast' 'bitcast_ln18_85' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1183 [4/4] (2.78ns)   --->   "%mul16_20 = fmul i32 %mul12_20, i32 %bitcast_ln18_85" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1183 'fmul' 'mul16_20' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1184 [1/1] (0.00ns)   --->   "%bitcast_ln18_87 = bitcast i32 %A_load_42" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1184 'bitcast' 'bitcast_ln18_87' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1185 [4/4] (2.78ns)   --->   "%mul24_20 = fmul i32 %mul20_20, i32 %bitcast_ln18_87" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1185 'fmul' 'mul24_20' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1186 [1/4] (2.78ns)   --->   "%mul12_21 = fmul i32 %bitcast_ln18_88, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1186 'fmul' 'mul12_21' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1187 [1/4] (2.78ns)   --->   "%mul20_21 = fmul i32 %bitcast_ln18_90, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1187 'fmul' 'mul20_21' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1188 [2/4] (2.78ns)   --->   "%mul12_22 = fmul i32 %bitcast_ln18_92, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1188 'fmul' 'mul12_22' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1189 [2/4] (2.78ns)   --->   "%mul20_22 = fmul i32 %bitcast_ln18_94, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1189 'fmul' 'mul20_22' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1190 [3/4] (2.78ns)   --->   "%mul12_23 = fmul i32 %bitcast_ln18_96, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1190 'fmul' 'mul12_23' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1191 [3/4] (2.78ns)   --->   "%mul20_23 = fmul i32 %bitcast_ln18_98, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1191 'fmul' 'mul20_23' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1192 [1/1] (0.00ns)   --->   "%bitcast_ln18_100 = bitcast i32 %A_load_49" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1192 'bitcast' 'bitcast_ln18_100' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1193 [4/4] (2.78ns)   --->   "%mul12_24 = fmul i32 %bitcast_ln18_100, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1193 'fmul' 'mul12_24' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1194 [1/2] (1.29ns)   --->   "%B_load_49 = load i10 %B_addr_49" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1194 'load' 'B_load_49' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 1195 [1/1] (0.00ns)   --->   "%bitcast_ln18_102 = bitcast i32 %B_load_50" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1195 'bitcast' 'bitcast_ln18_102' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1196 [4/4] (2.78ns)   --->   "%mul20_24 = fmul i32 %bitcast_ln18_102, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1196 'fmul' 'mul20_24' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1197 [1/2] (1.29ns)   --->   "%A_load_50 = load i10 %A_addr_50" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1197 'load' 'A_load_50' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 1198 [1/2] (1.29ns)   --->   "%A_load_51 = load i10 %A_addr_51" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1198 'load' 'A_load_51' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 1199 [1/1] (0.00ns)   --->   "%or_ln18_51 = or i10 %tmp, i10 26" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1199 'or' 'or_ln18_51' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1200 [1/1] (0.00ns)   --->   "%zext_ln18_51 = zext i10 %or_ln18_51" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1200 'zext' 'zext_ln18_51' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1201 [1/1] (0.00ns)   --->   "%B_addr_51 = getelementptr i32 %B, i64 0, i64 %zext_ln18_51" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1201 'getelementptr' 'B_addr_51' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1202 [2/2] (1.29ns)   --->   "%B_load_51 = load i10 %B_addr_51" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1202 'load' 'B_load_51' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 1203 [1/2] (1.29ns)   --->   "%B_load_52 = load i10 %B_addr_52" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1203 'load' 'B_load_52' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 1204 [1/1] (0.00ns)   --->   "%A_addr_52 = getelementptr i32 %A, i64 0, i64 %zext_ln18_51" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1204 'getelementptr' 'A_addr_52' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1205 [2/2] (1.29ns)   --->   "%A_load_52 = load i10 %A_addr_52" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1205 'load' 'A_load_52' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 1206 [1/1] (0.00ns)   --->   "%or_ln18_52 = or i10 %trunc_ln13, i10 27" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1206 'or' 'or_ln18_52' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1207 [1/1] (0.00ns)   --->   "%zext_ln18_52 = zext i10 %or_ln18_52" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1207 'zext' 'zext_ln18_52' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1208 [1/1] (0.00ns)   --->   "%A_addr_53 = getelementptr i32 %A, i64 0, i64 %zext_ln18_52" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1208 'getelementptr' 'A_addr_53' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1209 [2/2] (1.29ns)   --->   "%A_load_53 = load i10 %A_addr_53" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1209 'load' 'A_load_53' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 1210 [1/1] (0.00ns)   --->   "%B_addr_54 = getelementptr i32 %B, i64 0, i64 %zext_ln18_52" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1210 'getelementptr' 'B_addr_54' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1211 [2/2] (1.29ns)   --->   "%B_load_54 = load i10 %B_addr_54" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1211 'load' 'B_load_54' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 28 <SV = 27> <Delay = 3.57>
ST_28 : Operation 1212 [3/5] (3.57ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %add25_2" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1212 'fadd' 'sum_3' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1213 [1/5] (3.57ns)   --->   "%add25_13 = fadd i32 %mul16_13, i32 %mul24_13" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1213 'fadd' 'add25_13' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1214 [2/5] (3.57ns)   --->   "%add25_14 = fadd i32 %mul16_14, i32 %mul24_14" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1214 'fadd' 'add25_14' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1215 [3/5] (3.57ns)   --->   "%add25_15 = fadd i32 %mul16_15, i32 %mul24_15" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1215 'fadd' 'add25_15' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1216 [4/5] (3.57ns)   --->   "%add25_16 = fadd i32 %mul16_16, i32 %mul24_16" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1216 'fadd' 'add25_16' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1217 [5/5] (3.57ns)   --->   "%add25_17 = fadd i32 %mul16_17, i32 %mul24_17" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1217 'fadd' 'add25_17' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1218 [1/4] (2.78ns)   --->   "%mul16_18 = fmul i32 %mul12_18, i32 %bitcast_ln18_77" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1218 'fmul' 'mul16_18' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1219 [1/4] (2.78ns)   --->   "%mul24_18 = fmul i32 %mul20_18, i32 %bitcast_ln18_79" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1219 'fmul' 'mul24_18' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1220 [2/4] (2.78ns)   --->   "%mul16_19 = fmul i32 %mul12_19, i32 %bitcast_ln18_81" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1220 'fmul' 'mul16_19' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1221 [2/4] (2.78ns)   --->   "%mul24_19 = fmul i32 %mul20_19, i32 %bitcast_ln18_83" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1221 'fmul' 'mul24_19' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1222 [3/4] (2.78ns)   --->   "%mul16_20 = fmul i32 %mul12_20, i32 %bitcast_ln18_85" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1222 'fmul' 'mul16_20' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1223 [3/4] (2.78ns)   --->   "%mul24_20 = fmul i32 %mul20_20, i32 %bitcast_ln18_87" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1223 'fmul' 'mul24_20' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1224 [1/1] (0.00ns)   --->   "%bitcast_ln18_89 = bitcast i32 %B_load_43" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1224 'bitcast' 'bitcast_ln18_89' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1225 [4/4] (2.78ns)   --->   "%mul16_21 = fmul i32 %mul12_21, i32 %bitcast_ln18_89" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1225 'fmul' 'mul16_21' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1226 [1/1] (0.00ns)   --->   "%bitcast_ln18_91 = bitcast i32 %A_load_44" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1226 'bitcast' 'bitcast_ln18_91' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1227 [4/4] (2.78ns)   --->   "%mul24_21 = fmul i32 %mul20_21, i32 %bitcast_ln18_91" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1227 'fmul' 'mul24_21' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1228 [1/4] (2.78ns)   --->   "%mul12_22 = fmul i32 %bitcast_ln18_92, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1228 'fmul' 'mul12_22' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1229 [1/4] (2.78ns)   --->   "%mul20_22 = fmul i32 %bitcast_ln18_94, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1229 'fmul' 'mul20_22' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1230 [2/4] (2.78ns)   --->   "%mul12_23 = fmul i32 %bitcast_ln18_96, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1230 'fmul' 'mul12_23' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1231 [2/4] (2.78ns)   --->   "%mul20_23 = fmul i32 %bitcast_ln18_98, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1231 'fmul' 'mul20_23' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1232 [3/4] (2.78ns)   --->   "%mul12_24 = fmul i32 %bitcast_ln18_100, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1232 'fmul' 'mul12_24' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1233 [3/4] (2.78ns)   --->   "%mul20_24 = fmul i32 %bitcast_ln18_102, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1233 'fmul' 'mul20_24' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1234 [1/1] (0.00ns)   --->   "%bitcast_ln18_104 = bitcast i32 %A_load_51" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1234 'bitcast' 'bitcast_ln18_104' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1235 [4/4] (2.78ns)   --->   "%mul12_25 = fmul i32 %bitcast_ln18_104, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1235 'fmul' 'mul12_25' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1236 [1/2] (1.29ns)   --->   "%B_load_51 = load i10 %B_addr_51" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1236 'load' 'B_load_51' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 1237 [1/1] (0.00ns)   --->   "%bitcast_ln18_106 = bitcast i32 %B_load_52" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1237 'bitcast' 'bitcast_ln18_106' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1238 [4/4] (2.78ns)   --->   "%mul20_25 = fmul i32 %bitcast_ln18_106, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1238 'fmul' 'mul20_25' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1239 [1/2] (1.29ns)   --->   "%A_load_52 = load i10 %A_addr_52" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1239 'load' 'A_load_52' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 1240 [1/2] (1.29ns)   --->   "%A_load_53 = load i10 %A_addr_53" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1240 'load' 'A_load_53' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 1241 [1/1] (0.00ns)   --->   "%or_ln18_53 = or i10 %tmp, i10 27" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1241 'or' 'or_ln18_53' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1242 [1/1] (0.00ns)   --->   "%zext_ln18_53 = zext i10 %or_ln18_53" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1242 'zext' 'zext_ln18_53' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1243 [1/1] (0.00ns)   --->   "%B_addr_53 = getelementptr i32 %B, i64 0, i64 %zext_ln18_53" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1243 'getelementptr' 'B_addr_53' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1244 [2/2] (1.29ns)   --->   "%B_load_53 = load i10 %B_addr_53" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1244 'load' 'B_load_53' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 1245 [1/2] (1.29ns)   --->   "%B_load_54 = load i10 %B_addr_54" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1245 'load' 'B_load_54' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 1246 [1/1] (0.00ns)   --->   "%A_addr_54 = getelementptr i32 %A, i64 0, i64 %zext_ln18_53" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1246 'getelementptr' 'A_addr_54' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1247 [2/2] (1.29ns)   --->   "%A_load_54 = load i10 %A_addr_54" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1247 'load' 'A_load_54' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 1248 [1/1] (0.00ns)   --->   "%or_ln18_54 = or i10 %trunc_ln13, i10 28" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1248 'or' 'or_ln18_54' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1249 [1/1] (0.00ns)   --->   "%zext_ln18_54 = zext i10 %or_ln18_54" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1249 'zext' 'zext_ln18_54' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1250 [1/1] (0.00ns)   --->   "%A_addr_55 = getelementptr i32 %A, i64 0, i64 %zext_ln18_54" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1250 'getelementptr' 'A_addr_55' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1251 [2/2] (1.29ns)   --->   "%A_load_55 = load i10 %A_addr_55" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1251 'load' 'A_load_55' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 1252 [1/1] (0.00ns)   --->   "%B_addr_56 = getelementptr i32 %B, i64 0, i64 %zext_ln18_54" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1252 'getelementptr' 'B_addr_56' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1253 [2/2] (1.29ns)   --->   "%B_load_56 = load i10 %B_addr_56" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1253 'load' 'B_load_56' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 29 <SV = 28> <Delay = 3.57>
ST_29 : Operation 1254 [2/5] (3.57ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %add25_2" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1254 'fadd' 'sum_3' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1255 [1/5] (3.57ns)   --->   "%add25_14 = fadd i32 %mul16_14, i32 %mul24_14" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1255 'fadd' 'add25_14' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1256 [2/5] (3.57ns)   --->   "%add25_15 = fadd i32 %mul16_15, i32 %mul24_15" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1256 'fadd' 'add25_15' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1257 [3/5] (3.57ns)   --->   "%add25_16 = fadd i32 %mul16_16, i32 %mul24_16" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1257 'fadd' 'add25_16' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1258 [4/5] (3.57ns)   --->   "%add25_17 = fadd i32 %mul16_17, i32 %mul24_17" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1258 'fadd' 'add25_17' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1259 [5/5] (3.57ns)   --->   "%add25_18 = fadd i32 %mul16_18, i32 %mul24_18" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1259 'fadd' 'add25_18' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1260 [1/4] (2.78ns)   --->   "%mul16_19 = fmul i32 %mul12_19, i32 %bitcast_ln18_81" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1260 'fmul' 'mul16_19' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1261 [1/4] (2.78ns)   --->   "%mul24_19 = fmul i32 %mul20_19, i32 %bitcast_ln18_83" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1261 'fmul' 'mul24_19' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1262 [2/4] (2.78ns)   --->   "%mul16_20 = fmul i32 %mul12_20, i32 %bitcast_ln18_85" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1262 'fmul' 'mul16_20' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1263 [2/4] (2.78ns)   --->   "%mul24_20 = fmul i32 %mul20_20, i32 %bitcast_ln18_87" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1263 'fmul' 'mul24_20' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1264 [3/4] (2.78ns)   --->   "%mul16_21 = fmul i32 %mul12_21, i32 %bitcast_ln18_89" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1264 'fmul' 'mul16_21' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1265 [3/4] (2.78ns)   --->   "%mul24_21 = fmul i32 %mul20_21, i32 %bitcast_ln18_91" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1265 'fmul' 'mul24_21' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1266 [1/1] (0.00ns)   --->   "%bitcast_ln18_93 = bitcast i32 %B_load_45" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1266 'bitcast' 'bitcast_ln18_93' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1267 [4/4] (2.78ns)   --->   "%mul16_22 = fmul i32 %mul12_22, i32 %bitcast_ln18_93" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1267 'fmul' 'mul16_22' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1268 [1/1] (0.00ns)   --->   "%bitcast_ln18_95 = bitcast i32 %A_load_46" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1268 'bitcast' 'bitcast_ln18_95' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1269 [4/4] (2.78ns)   --->   "%mul24_22 = fmul i32 %mul20_22, i32 %bitcast_ln18_95" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1269 'fmul' 'mul24_22' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1270 [1/4] (2.78ns)   --->   "%mul12_23 = fmul i32 %bitcast_ln18_96, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1270 'fmul' 'mul12_23' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1271 [1/4] (2.78ns)   --->   "%mul20_23 = fmul i32 %bitcast_ln18_98, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1271 'fmul' 'mul20_23' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1272 [2/4] (2.78ns)   --->   "%mul12_24 = fmul i32 %bitcast_ln18_100, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1272 'fmul' 'mul12_24' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1273 [2/4] (2.78ns)   --->   "%mul20_24 = fmul i32 %bitcast_ln18_102, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1273 'fmul' 'mul20_24' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1274 [3/4] (2.78ns)   --->   "%mul12_25 = fmul i32 %bitcast_ln18_104, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1274 'fmul' 'mul12_25' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1275 [3/4] (2.78ns)   --->   "%mul20_25 = fmul i32 %bitcast_ln18_106, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1275 'fmul' 'mul20_25' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1276 [1/1] (0.00ns)   --->   "%bitcast_ln18_108 = bitcast i32 %A_load_53" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1276 'bitcast' 'bitcast_ln18_108' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1277 [4/4] (2.78ns)   --->   "%mul12_26 = fmul i32 %bitcast_ln18_108, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1277 'fmul' 'mul12_26' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1278 [1/2] (1.29ns)   --->   "%B_load_53 = load i10 %B_addr_53" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1278 'load' 'B_load_53' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 1279 [1/1] (0.00ns)   --->   "%bitcast_ln18_110 = bitcast i32 %B_load_54" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1279 'bitcast' 'bitcast_ln18_110' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1280 [4/4] (2.78ns)   --->   "%mul20_26 = fmul i32 %bitcast_ln18_110, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1280 'fmul' 'mul20_26' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1281 [1/2] (1.29ns)   --->   "%A_load_54 = load i10 %A_addr_54" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1281 'load' 'A_load_54' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 1282 [1/2] (1.29ns)   --->   "%A_load_55 = load i10 %A_addr_55" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1282 'load' 'A_load_55' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 1283 [1/1] (0.00ns)   --->   "%or_ln18_55 = or i10 %tmp, i10 28" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1283 'or' 'or_ln18_55' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1284 [1/1] (0.00ns)   --->   "%zext_ln18_55 = zext i10 %or_ln18_55" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1284 'zext' 'zext_ln18_55' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1285 [1/1] (0.00ns)   --->   "%B_addr_55 = getelementptr i32 %B, i64 0, i64 %zext_ln18_55" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1285 'getelementptr' 'B_addr_55' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1286 [2/2] (1.29ns)   --->   "%B_load_55 = load i10 %B_addr_55" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1286 'load' 'B_load_55' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 1287 [1/2] (1.29ns)   --->   "%B_load_56 = load i10 %B_addr_56" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1287 'load' 'B_load_56' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 1288 [1/1] (0.00ns)   --->   "%A_addr_56 = getelementptr i32 %A, i64 0, i64 %zext_ln18_55" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1288 'getelementptr' 'A_addr_56' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1289 [2/2] (1.29ns)   --->   "%A_load_56 = load i10 %A_addr_56" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1289 'load' 'A_load_56' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 1290 [1/1] (0.00ns)   --->   "%or_ln18_56 = or i10 %trunc_ln13, i10 29" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1290 'or' 'or_ln18_56' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1291 [1/1] (0.00ns)   --->   "%zext_ln18_56 = zext i10 %or_ln18_56" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1291 'zext' 'zext_ln18_56' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1292 [1/1] (0.00ns)   --->   "%A_addr_57 = getelementptr i32 %A, i64 0, i64 %zext_ln18_56" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1292 'getelementptr' 'A_addr_57' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1293 [2/2] (1.29ns)   --->   "%A_load_57 = load i10 %A_addr_57" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1293 'load' 'A_load_57' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 1294 [1/1] (0.00ns)   --->   "%B_addr_58 = getelementptr i32 %B, i64 0, i64 %zext_ln18_56" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1294 'getelementptr' 'B_addr_58' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1295 [2/2] (1.29ns)   --->   "%B_load_58 = load i10 %B_addr_58" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1295 'load' 'B_load_58' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 30 <SV = 29> <Delay = 3.57>
ST_30 : Operation 1296 [1/5] (3.57ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %add25_2" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1296 'fadd' 'sum_3' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1297 [1/5] (3.57ns)   --->   "%add25_15 = fadd i32 %mul16_15, i32 %mul24_15" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1297 'fadd' 'add25_15' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1298 [2/5] (3.57ns)   --->   "%add25_16 = fadd i32 %mul16_16, i32 %mul24_16" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1298 'fadd' 'add25_16' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1299 [3/5] (3.57ns)   --->   "%add25_17 = fadd i32 %mul16_17, i32 %mul24_17" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1299 'fadd' 'add25_17' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1300 [4/5] (3.57ns)   --->   "%add25_18 = fadd i32 %mul16_18, i32 %mul24_18" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1300 'fadd' 'add25_18' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1301 [5/5] (3.57ns)   --->   "%add25_19 = fadd i32 %mul16_19, i32 %mul24_19" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1301 'fadd' 'add25_19' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1302 [1/4] (2.78ns)   --->   "%mul16_20 = fmul i32 %mul12_20, i32 %bitcast_ln18_85" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1302 'fmul' 'mul16_20' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1303 [1/4] (2.78ns)   --->   "%mul24_20 = fmul i32 %mul20_20, i32 %bitcast_ln18_87" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1303 'fmul' 'mul24_20' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1304 [2/4] (2.78ns)   --->   "%mul16_21 = fmul i32 %mul12_21, i32 %bitcast_ln18_89" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1304 'fmul' 'mul16_21' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1305 [2/4] (2.78ns)   --->   "%mul24_21 = fmul i32 %mul20_21, i32 %bitcast_ln18_91" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1305 'fmul' 'mul24_21' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1306 [3/4] (2.78ns)   --->   "%mul16_22 = fmul i32 %mul12_22, i32 %bitcast_ln18_93" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1306 'fmul' 'mul16_22' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1307 [3/4] (2.78ns)   --->   "%mul24_22 = fmul i32 %mul20_22, i32 %bitcast_ln18_95" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1307 'fmul' 'mul24_22' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1308 [1/1] (0.00ns)   --->   "%bitcast_ln18_97 = bitcast i32 %B_load_47" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1308 'bitcast' 'bitcast_ln18_97' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1309 [4/4] (2.78ns)   --->   "%mul16_23 = fmul i32 %mul12_23, i32 %bitcast_ln18_97" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1309 'fmul' 'mul16_23' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1310 [1/1] (0.00ns)   --->   "%bitcast_ln18_99 = bitcast i32 %A_load_48" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1310 'bitcast' 'bitcast_ln18_99' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1311 [4/4] (2.78ns)   --->   "%mul24_23 = fmul i32 %mul20_23, i32 %bitcast_ln18_99" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1311 'fmul' 'mul24_23' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1312 [1/4] (2.78ns)   --->   "%mul12_24 = fmul i32 %bitcast_ln18_100, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1312 'fmul' 'mul12_24' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1313 [1/4] (2.78ns)   --->   "%mul20_24 = fmul i32 %bitcast_ln18_102, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1313 'fmul' 'mul20_24' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1314 [2/4] (2.78ns)   --->   "%mul12_25 = fmul i32 %bitcast_ln18_104, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1314 'fmul' 'mul12_25' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1315 [2/4] (2.78ns)   --->   "%mul20_25 = fmul i32 %bitcast_ln18_106, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1315 'fmul' 'mul20_25' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1316 [3/4] (2.78ns)   --->   "%mul12_26 = fmul i32 %bitcast_ln18_108, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1316 'fmul' 'mul12_26' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1317 [3/4] (2.78ns)   --->   "%mul20_26 = fmul i32 %bitcast_ln18_110, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1317 'fmul' 'mul20_26' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1318 [1/1] (0.00ns)   --->   "%bitcast_ln18_112 = bitcast i32 %A_load_55" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1318 'bitcast' 'bitcast_ln18_112' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1319 [4/4] (2.78ns)   --->   "%mul12_27 = fmul i32 %bitcast_ln18_112, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1319 'fmul' 'mul12_27' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1320 [1/2] (1.29ns)   --->   "%B_load_55 = load i10 %B_addr_55" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1320 'load' 'B_load_55' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 1321 [1/1] (0.00ns)   --->   "%bitcast_ln18_114 = bitcast i32 %B_load_56" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1321 'bitcast' 'bitcast_ln18_114' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1322 [4/4] (2.78ns)   --->   "%mul20_27 = fmul i32 %bitcast_ln18_114, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1322 'fmul' 'mul20_27' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1323 [1/2] (1.29ns)   --->   "%A_load_56 = load i10 %A_addr_56" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1323 'load' 'A_load_56' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 1324 [1/2] (1.29ns)   --->   "%A_load_57 = load i10 %A_addr_57" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1324 'load' 'A_load_57' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 1325 [1/1] (0.00ns)   --->   "%or_ln18_57 = or i10 %tmp, i10 29" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1325 'or' 'or_ln18_57' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1326 [1/1] (0.00ns)   --->   "%zext_ln18_57 = zext i10 %or_ln18_57" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1326 'zext' 'zext_ln18_57' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1327 [1/1] (0.00ns)   --->   "%B_addr_57 = getelementptr i32 %B, i64 0, i64 %zext_ln18_57" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1327 'getelementptr' 'B_addr_57' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1328 [2/2] (1.29ns)   --->   "%B_load_57 = load i10 %B_addr_57" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1328 'load' 'B_load_57' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 1329 [1/2] (1.29ns)   --->   "%B_load_58 = load i10 %B_addr_58" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1329 'load' 'B_load_58' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 1330 [1/1] (0.00ns)   --->   "%A_addr_58 = getelementptr i32 %A, i64 0, i64 %zext_ln18_57" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1330 'getelementptr' 'A_addr_58' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1331 [2/2] (1.29ns)   --->   "%A_load_58 = load i10 %A_addr_58" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1331 'load' 'A_load_58' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 1332 [1/1] (0.00ns)   --->   "%or_ln18_58 = or i10 %trunc_ln13, i10 30" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1332 'or' 'or_ln18_58' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1333 [1/1] (0.00ns)   --->   "%zext_ln18_58 = zext i10 %or_ln18_58" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1333 'zext' 'zext_ln18_58' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1334 [1/1] (0.00ns)   --->   "%A_addr_59 = getelementptr i32 %A, i64 0, i64 %zext_ln18_58" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1334 'getelementptr' 'A_addr_59' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1335 [2/2] (1.29ns)   --->   "%A_load_59 = load i10 %A_addr_59" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1335 'load' 'A_load_59' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 1336 [1/1] (0.00ns)   --->   "%B_addr_60 = getelementptr i32 %B, i64 0, i64 %zext_ln18_58" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1336 'getelementptr' 'B_addr_60' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1337 [2/2] (1.29ns)   --->   "%B_load_60 = load i10 %B_addr_60" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1337 'load' 'B_load_60' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 31 <SV = 30> <Delay = 3.57>
ST_31 : Operation 1338 [5/5] (3.57ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %add25_3" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1338 'fadd' 'sum_4' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1339 [1/5] (3.57ns)   --->   "%add25_16 = fadd i32 %mul16_16, i32 %mul24_16" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1339 'fadd' 'add25_16' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1340 [2/5] (3.57ns)   --->   "%add25_17 = fadd i32 %mul16_17, i32 %mul24_17" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1340 'fadd' 'add25_17' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1341 [3/5] (3.57ns)   --->   "%add25_18 = fadd i32 %mul16_18, i32 %mul24_18" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1341 'fadd' 'add25_18' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1342 [4/5] (3.57ns)   --->   "%add25_19 = fadd i32 %mul16_19, i32 %mul24_19" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1342 'fadd' 'add25_19' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1343 [5/5] (3.57ns)   --->   "%add25_20 = fadd i32 %mul16_20, i32 %mul24_20" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1343 'fadd' 'add25_20' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1344 [1/4] (2.78ns)   --->   "%mul16_21 = fmul i32 %mul12_21, i32 %bitcast_ln18_89" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1344 'fmul' 'mul16_21' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1345 [1/4] (2.78ns)   --->   "%mul24_21 = fmul i32 %mul20_21, i32 %bitcast_ln18_91" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1345 'fmul' 'mul24_21' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1346 [2/4] (2.78ns)   --->   "%mul16_22 = fmul i32 %mul12_22, i32 %bitcast_ln18_93" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1346 'fmul' 'mul16_22' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1347 [2/4] (2.78ns)   --->   "%mul24_22 = fmul i32 %mul20_22, i32 %bitcast_ln18_95" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1347 'fmul' 'mul24_22' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1348 [3/4] (2.78ns)   --->   "%mul16_23 = fmul i32 %mul12_23, i32 %bitcast_ln18_97" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1348 'fmul' 'mul16_23' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1349 [3/4] (2.78ns)   --->   "%mul24_23 = fmul i32 %mul20_23, i32 %bitcast_ln18_99" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1349 'fmul' 'mul24_23' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1350 [1/1] (0.00ns)   --->   "%bitcast_ln18_101 = bitcast i32 %B_load_49" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1350 'bitcast' 'bitcast_ln18_101' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1351 [4/4] (2.78ns)   --->   "%mul16_24 = fmul i32 %mul12_24, i32 %bitcast_ln18_101" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1351 'fmul' 'mul16_24' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1352 [1/1] (0.00ns)   --->   "%bitcast_ln18_103 = bitcast i32 %A_load_50" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1352 'bitcast' 'bitcast_ln18_103' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1353 [4/4] (2.78ns)   --->   "%mul24_24 = fmul i32 %mul20_24, i32 %bitcast_ln18_103" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1353 'fmul' 'mul24_24' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1354 [1/4] (2.78ns)   --->   "%mul12_25 = fmul i32 %bitcast_ln18_104, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1354 'fmul' 'mul12_25' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1355 [1/4] (2.78ns)   --->   "%mul20_25 = fmul i32 %bitcast_ln18_106, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1355 'fmul' 'mul20_25' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1356 [2/4] (2.78ns)   --->   "%mul12_26 = fmul i32 %bitcast_ln18_108, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1356 'fmul' 'mul12_26' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1357 [2/4] (2.78ns)   --->   "%mul20_26 = fmul i32 %bitcast_ln18_110, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1357 'fmul' 'mul20_26' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1358 [3/4] (2.78ns)   --->   "%mul12_27 = fmul i32 %bitcast_ln18_112, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1358 'fmul' 'mul12_27' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1359 [3/4] (2.78ns)   --->   "%mul20_27 = fmul i32 %bitcast_ln18_114, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1359 'fmul' 'mul20_27' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1360 [1/1] (0.00ns)   --->   "%bitcast_ln18_116 = bitcast i32 %A_load_57" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1360 'bitcast' 'bitcast_ln18_116' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1361 [4/4] (2.78ns)   --->   "%mul12_28 = fmul i32 %bitcast_ln18_116, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1361 'fmul' 'mul12_28' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1362 [1/2] (1.29ns)   --->   "%B_load_57 = load i10 %B_addr_57" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1362 'load' 'B_load_57' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 1363 [1/1] (0.00ns)   --->   "%bitcast_ln18_118 = bitcast i32 %B_load_58" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1363 'bitcast' 'bitcast_ln18_118' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1364 [4/4] (2.78ns)   --->   "%mul20_28 = fmul i32 %bitcast_ln18_118, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1364 'fmul' 'mul20_28' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1365 [1/2] (1.29ns)   --->   "%A_load_58 = load i10 %A_addr_58" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1365 'load' 'A_load_58' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 1366 [1/2] (1.29ns)   --->   "%A_load_59 = load i10 %A_addr_59" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1366 'load' 'A_load_59' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 1367 [1/1] (0.00ns)   --->   "%or_ln18_59 = or i10 %tmp, i10 30" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1367 'or' 'or_ln18_59' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1368 [1/1] (0.00ns)   --->   "%zext_ln18_59 = zext i10 %or_ln18_59" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1368 'zext' 'zext_ln18_59' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1369 [1/1] (0.00ns)   --->   "%B_addr_59 = getelementptr i32 %B, i64 0, i64 %zext_ln18_59" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1369 'getelementptr' 'B_addr_59' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1370 [2/2] (1.29ns)   --->   "%B_load_59 = load i10 %B_addr_59" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1370 'load' 'B_load_59' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 1371 [1/2] (1.29ns)   --->   "%B_load_60 = load i10 %B_addr_60" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1371 'load' 'B_load_60' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 1372 [1/1] (0.00ns)   --->   "%A_addr_60 = getelementptr i32 %A, i64 0, i64 %zext_ln18_59" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1372 'getelementptr' 'A_addr_60' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1373 [2/2] (1.29ns)   --->   "%A_load_60 = load i10 %A_addr_60" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1373 'load' 'A_load_60' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 1374 [1/1] (0.00ns)   --->   "%or_ln18_60 = or i10 %trunc_ln13, i10 31" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1374 'or' 'or_ln18_60' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1375 [1/1] (0.00ns)   --->   "%zext_ln18_60 = zext i10 %or_ln18_60" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1375 'zext' 'zext_ln18_60' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1376 [1/1] (0.00ns)   --->   "%A_addr_61 = getelementptr i32 %A, i64 0, i64 %zext_ln18_60" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1376 'getelementptr' 'A_addr_61' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1377 [2/2] (1.29ns)   --->   "%A_load_61 = load i10 %A_addr_61" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1377 'load' 'A_load_61' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 1378 [1/1] (0.00ns)   --->   "%B_addr_62 = getelementptr i32 %B, i64 0, i64 %zext_ln18_60" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1378 'getelementptr' 'B_addr_62' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1379 [2/2] (1.29ns)   --->   "%B_load_62 = load i10 %B_addr_62" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1379 'load' 'B_load_62' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 32 <SV = 31> <Delay = 3.57>
ST_32 : Operation 1380 [4/5] (3.57ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %add25_3" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1380 'fadd' 'sum_4' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1381 [1/5] (3.57ns)   --->   "%add25_17 = fadd i32 %mul16_17, i32 %mul24_17" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1381 'fadd' 'add25_17' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1382 [2/5] (3.57ns)   --->   "%add25_18 = fadd i32 %mul16_18, i32 %mul24_18" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1382 'fadd' 'add25_18' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1383 [3/5] (3.57ns)   --->   "%add25_19 = fadd i32 %mul16_19, i32 %mul24_19" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1383 'fadd' 'add25_19' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1384 [4/5] (3.57ns)   --->   "%add25_20 = fadd i32 %mul16_20, i32 %mul24_20" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1384 'fadd' 'add25_20' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1385 [5/5] (3.57ns)   --->   "%add25_21 = fadd i32 %mul16_21, i32 %mul24_21" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1385 'fadd' 'add25_21' <Predicate = (!icmp_ln13)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1386 [1/4] (2.78ns)   --->   "%mul16_22 = fmul i32 %mul12_22, i32 %bitcast_ln18_93" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1386 'fmul' 'mul16_22' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1387 [1/4] (2.78ns)   --->   "%mul24_22 = fmul i32 %mul20_22, i32 %bitcast_ln18_95" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1387 'fmul' 'mul24_22' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1388 [2/4] (2.78ns)   --->   "%mul16_23 = fmul i32 %mul12_23, i32 %bitcast_ln18_97" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1388 'fmul' 'mul16_23' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1389 [2/4] (2.78ns)   --->   "%mul24_23 = fmul i32 %mul20_23, i32 %bitcast_ln18_99" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1389 'fmul' 'mul24_23' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1390 [3/4] (2.78ns)   --->   "%mul16_24 = fmul i32 %mul12_24, i32 %bitcast_ln18_101" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1390 'fmul' 'mul16_24' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1391 [3/4] (2.78ns)   --->   "%mul24_24 = fmul i32 %mul20_24, i32 %bitcast_ln18_103" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1391 'fmul' 'mul24_24' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1392 [1/1] (0.00ns)   --->   "%bitcast_ln18_105 = bitcast i32 %B_load_51" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1392 'bitcast' 'bitcast_ln18_105' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1393 [4/4] (2.78ns)   --->   "%mul16_25 = fmul i32 %mul12_25, i32 %bitcast_ln18_105" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1393 'fmul' 'mul16_25' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1394 [1/1] (0.00ns)   --->   "%bitcast_ln18_107 = bitcast i32 %A_load_52" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1394 'bitcast' 'bitcast_ln18_107' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1395 [4/4] (2.78ns)   --->   "%mul24_25 = fmul i32 %mul20_25, i32 %bitcast_ln18_107" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1395 'fmul' 'mul24_25' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1396 [1/4] (2.78ns)   --->   "%mul12_26 = fmul i32 %bitcast_ln18_108, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1396 'fmul' 'mul12_26' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1397 [1/4] (2.78ns)   --->   "%mul20_26 = fmul i32 %bitcast_ln18_110, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1397 'fmul' 'mul20_26' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1398 [2/4] (2.78ns)   --->   "%mul12_27 = fmul i32 %bitcast_ln18_112, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1398 'fmul' 'mul12_27' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1399 [2/4] (2.78ns)   --->   "%mul20_27 = fmul i32 %bitcast_ln18_114, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1399 'fmul' 'mul20_27' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1400 [3/4] (2.78ns)   --->   "%mul12_28 = fmul i32 %bitcast_ln18_116, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1400 'fmul' 'mul12_28' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1401 [3/4] (2.78ns)   --->   "%mul20_28 = fmul i32 %bitcast_ln18_118, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1401 'fmul' 'mul20_28' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1402 [1/1] (0.00ns)   --->   "%bitcast_ln18_120 = bitcast i32 %A_load_59" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1402 'bitcast' 'bitcast_ln18_120' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1403 [4/4] (2.78ns)   --->   "%mul12_29 = fmul i32 %bitcast_ln18_120, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1403 'fmul' 'mul12_29' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1404 [1/2] (1.29ns)   --->   "%B_load_59 = load i10 %B_addr_59" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1404 'load' 'B_load_59' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 1405 [1/1] (0.00ns)   --->   "%bitcast_ln18_122 = bitcast i32 %B_load_60" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1405 'bitcast' 'bitcast_ln18_122' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1406 [4/4] (2.78ns)   --->   "%mul20_29 = fmul i32 %bitcast_ln18_122, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1406 'fmul' 'mul20_29' <Predicate = (!icmp_ln13)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1407 [1/2] (1.29ns)   --->   "%A_load_60 = load i10 %A_addr_60" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1407 'load' 'A_load_60' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 1408 [1/2] (1.29ns)   --->   "%A_load_61 = load i10 %A_addr_61" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1408 'load' 'A_load_61' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 1409 [1/1] (0.00ns)   --->   "%or_ln18_61 = or i10 %tmp, i10 31" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1409 'or' 'or_ln18_61' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1410 [1/1] (0.00ns)   --->   "%zext_ln18_61 = zext i10 %or_ln18_61" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1410 'zext' 'zext_ln18_61' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1411 [1/1] (0.00ns)   --->   "%B_addr_61 = getelementptr i32 %B, i64 0, i64 %zext_ln18_61" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1411 'getelementptr' 'B_addr_61' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1412 [2/2] (1.29ns)   --->   "%B_load_61 = load i10 %B_addr_61" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1412 'load' 'B_load_61' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 1413 [1/2] (1.29ns)   --->   "%B_load_62 = load i10 %B_addr_62" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1413 'load' 'B_load_62' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 1414 [1/1] (0.00ns)   --->   "%A_addr_62 = getelementptr i32 %A, i64 0, i64 %zext_ln18_61" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1414 'getelementptr' 'A_addr_62' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1415 [2/2] (1.29ns)   --->   "%A_load_62 = load i10 %A_addr_62" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1415 'load' 'A_load_62' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 33 <SV = 32> <Delay = 3.57>
ST_33 : Operation 1416 [3/5] (3.57ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %add25_3" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1416 'fadd' 'sum_4' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1417 [1/5] (3.57ns)   --->   "%add25_18 = fadd i32 %mul16_18, i32 %mul24_18" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1417 'fadd' 'add25_18' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1418 [2/5] (3.57ns)   --->   "%add25_19 = fadd i32 %mul16_19, i32 %mul24_19" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1418 'fadd' 'add25_19' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1419 [3/5] (3.57ns)   --->   "%add25_20 = fadd i32 %mul16_20, i32 %mul24_20" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1419 'fadd' 'add25_20' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1420 [4/5] (3.57ns)   --->   "%add25_21 = fadd i32 %mul16_21, i32 %mul24_21" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1420 'fadd' 'add25_21' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1421 [5/5] (3.57ns)   --->   "%add25_22 = fadd i32 %mul16_22, i32 %mul24_22" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1421 'fadd' 'add25_22' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1422 [1/4] (2.78ns)   --->   "%mul16_23 = fmul i32 %mul12_23, i32 %bitcast_ln18_97" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1422 'fmul' 'mul16_23' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1423 [1/4] (2.78ns)   --->   "%mul24_23 = fmul i32 %mul20_23, i32 %bitcast_ln18_99" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1423 'fmul' 'mul24_23' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1424 [2/4] (2.78ns)   --->   "%mul16_24 = fmul i32 %mul12_24, i32 %bitcast_ln18_101" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1424 'fmul' 'mul16_24' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1425 [2/4] (2.78ns)   --->   "%mul24_24 = fmul i32 %mul20_24, i32 %bitcast_ln18_103" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1425 'fmul' 'mul24_24' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1426 [3/4] (2.78ns)   --->   "%mul16_25 = fmul i32 %mul12_25, i32 %bitcast_ln18_105" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1426 'fmul' 'mul16_25' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1427 [3/4] (2.78ns)   --->   "%mul24_25 = fmul i32 %mul20_25, i32 %bitcast_ln18_107" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1427 'fmul' 'mul24_25' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1428 [1/1] (0.00ns)   --->   "%bitcast_ln18_109 = bitcast i32 %B_load_53" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1428 'bitcast' 'bitcast_ln18_109' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1429 [4/4] (2.78ns)   --->   "%mul16_26 = fmul i32 %mul12_26, i32 %bitcast_ln18_109" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1429 'fmul' 'mul16_26' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1430 [1/1] (0.00ns)   --->   "%bitcast_ln18_111 = bitcast i32 %A_load_54" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1430 'bitcast' 'bitcast_ln18_111' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1431 [4/4] (2.78ns)   --->   "%mul24_26 = fmul i32 %mul20_26, i32 %bitcast_ln18_111" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1431 'fmul' 'mul24_26' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1432 [1/4] (2.78ns)   --->   "%mul12_27 = fmul i32 %bitcast_ln18_112, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1432 'fmul' 'mul12_27' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1433 [1/4] (2.78ns)   --->   "%mul20_27 = fmul i32 %bitcast_ln18_114, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1433 'fmul' 'mul20_27' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1434 [2/4] (2.78ns)   --->   "%mul12_28 = fmul i32 %bitcast_ln18_116, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1434 'fmul' 'mul12_28' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1435 [2/4] (2.78ns)   --->   "%mul20_28 = fmul i32 %bitcast_ln18_118, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1435 'fmul' 'mul20_28' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1436 [3/4] (2.78ns)   --->   "%mul12_29 = fmul i32 %bitcast_ln18_120, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1436 'fmul' 'mul12_29' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1437 [3/4] (2.78ns)   --->   "%mul20_29 = fmul i32 %bitcast_ln18_122, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1437 'fmul' 'mul20_29' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1438 [1/1] (0.00ns)   --->   "%bitcast_ln18_124 = bitcast i32 %A_load_61" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1438 'bitcast' 'bitcast_ln18_124' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1439 [4/4] (2.78ns)   --->   "%mul12_30 = fmul i32 %bitcast_ln18_124, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1439 'fmul' 'mul12_30' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1440 [1/2] (1.29ns)   --->   "%B_load_61 = load i10 %B_addr_61" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1440 'load' 'B_load_61' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 1441 [1/1] (0.00ns)   --->   "%bitcast_ln18_126 = bitcast i32 %B_load_62" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1441 'bitcast' 'bitcast_ln18_126' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1442 [4/4] (2.78ns)   --->   "%mul20_30 = fmul i32 %bitcast_ln18_126, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1442 'fmul' 'mul20_30' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1443 [1/2] (1.29ns)   --->   "%A_load_62 = load i10 %A_addr_62" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1443 'load' 'A_load_62' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 34 <SV = 33> <Delay = 3.57>
ST_34 : Operation 1444 [2/5] (3.57ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %add25_3" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1444 'fadd' 'sum_4' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1445 [1/5] (3.57ns)   --->   "%add25_19 = fadd i32 %mul16_19, i32 %mul24_19" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1445 'fadd' 'add25_19' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1446 [2/5] (3.57ns)   --->   "%add25_20 = fadd i32 %mul16_20, i32 %mul24_20" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1446 'fadd' 'add25_20' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1447 [3/5] (3.57ns)   --->   "%add25_21 = fadd i32 %mul16_21, i32 %mul24_21" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1447 'fadd' 'add25_21' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1448 [4/5] (3.57ns)   --->   "%add25_22 = fadd i32 %mul16_22, i32 %mul24_22" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1448 'fadd' 'add25_22' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1449 [5/5] (3.57ns)   --->   "%add25_23 = fadd i32 %mul16_23, i32 %mul24_23" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1449 'fadd' 'add25_23' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1450 [1/4] (2.78ns)   --->   "%mul16_24 = fmul i32 %mul12_24, i32 %bitcast_ln18_101" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1450 'fmul' 'mul16_24' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1451 [1/4] (2.78ns)   --->   "%mul24_24 = fmul i32 %mul20_24, i32 %bitcast_ln18_103" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1451 'fmul' 'mul24_24' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1452 [2/4] (2.78ns)   --->   "%mul16_25 = fmul i32 %mul12_25, i32 %bitcast_ln18_105" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1452 'fmul' 'mul16_25' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1453 [2/4] (2.78ns)   --->   "%mul24_25 = fmul i32 %mul20_25, i32 %bitcast_ln18_107" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1453 'fmul' 'mul24_25' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1454 [3/4] (2.78ns)   --->   "%mul16_26 = fmul i32 %mul12_26, i32 %bitcast_ln18_109" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1454 'fmul' 'mul16_26' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1455 [3/4] (2.78ns)   --->   "%mul24_26 = fmul i32 %mul20_26, i32 %bitcast_ln18_111" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1455 'fmul' 'mul24_26' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1456 [1/1] (0.00ns)   --->   "%bitcast_ln18_113 = bitcast i32 %B_load_55" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1456 'bitcast' 'bitcast_ln18_113' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1457 [4/4] (2.78ns)   --->   "%mul16_27 = fmul i32 %mul12_27, i32 %bitcast_ln18_113" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1457 'fmul' 'mul16_27' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1458 [1/1] (0.00ns)   --->   "%bitcast_ln18_115 = bitcast i32 %A_load_56" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1458 'bitcast' 'bitcast_ln18_115' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1459 [4/4] (2.78ns)   --->   "%mul24_27 = fmul i32 %mul20_27, i32 %bitcast_ln18_115" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1459 'fmul' 'mul24_27' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1460 [1/4] (2.78ns)   --->   "%mul12_28 = fmul i32 %bitcast_ln18_116, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1460 'fmul' 'mul12_28' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1461 [1/4] (2.78ns)   --->   "%mul20_28 = fmul i32 %bitcast_ln18_118, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1461 'fmul' 'mul20_28' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1462 [2/4] (2.78ns)   --->   "%mul12_29 = fmul i32 %bitcast_ln18_120, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1462 'fmul' 'mul12_29' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1463 [2/4] (2.78ns)   --->   "%mul20_29 = fmul i32 %bitcast_ln18_122, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1463 'fmul' 'mul20_29' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1464 [3/4] (2.78ns)   --->   "%mul12_30 = fmul i32 %bitcast_ln18_124, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1464 'fmul' 'mul12_30' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1465 [3/4] (2.78ns)   --->   "%mul20_30 = fmul i32 %bitcast_ln18_126, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1465 'fmul' 'mul20_30' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.57>
ST_35 : Operation 1466 [1/5] (3.57ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %add25_3" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1466 'fadd' 'sum_4' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1467 [1/5] (3.57ns)   --->   "%add25_20 = fadd i32 %mul16_20, i32 %mul24_20" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1467 'fadd' 'add25_20' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1468 [2/5] (3.57ns)   --->   "%add25_21 = fadd i32 %mul16_21, i32 %mul24_21" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1468 'fadd' 'add25_21' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1469 [3/5] (3.57ns)   --->   "%add25_22 = fadd i32 %mul16_22, i32 %mul24_22" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1469 'fadd' 'add25_22' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1470 [4/5] (3.57ns)   --->   "%add25_23 = fadd i32 %mul16_23, i32 %mul24_23" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1470 'fadd' 'add25_23' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1471 [5/5] (3.57ns)   --->   "%add25_24 = fadd i32 %mul16_24, i32 %mul24_24" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1471 'fadd' 'add25_24' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1472 [1/4] (2.78ns)   --->   "%mul16_25 = fmul i32 %mul12_25, i32 %bitcast_ln18_105" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1472 'fmul' 'mul16_25' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1473 [1/4] (2.78ns)   --->   "%mul24_25 = fmul i32 %mul20_25, i32 %bitcast_ln18_107" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1473 'fmul' 'mul24_25' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1474 [2/4] (2.78ns)   --->   "%mul16_26 = fmul i32 %mul12_26, i32 %bitcast_ln18_109" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1474 'fmul' 'mul16_26' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1475 [2/4] (2.78ns)   --->   "%mul24_26 = fmul i32 %mul20_26, i32 %bitcast_ln18_111" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1475 'fmul' 'mul24_26' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1476 [3/4] (2.78ns)   --->   "%mul16_27 = fmul i32 %mul12_27, i32 %bitcast_ln18_113" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1476 'fmul' 'mul16_27' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1477 [3/4] (2.78ns)   --->   "%mul24_27 = fmul i32 %mul20_27, i32 %bitcast_ln18_115" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1477 'fmul' 'mul24_27' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1478 [1/4] (2.78ns)   --->   "%mul12_29 = fmul i32 %bitcast_ln18_120, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1478 'fmul' 'mul12_29' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1479 [1/4] (2.78ns)   --->   "%mul20_29 = fmul i32 %bitcast_ln18_122, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1479 'fmul' 'mul20_29' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1480 [2/4] (2.78ns)   --->   "%mul12_30 = fmul i32 %bitcast_ln18_124, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1480 'fmul' 'mul12_30' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1481 [2/4] (2.78ns)   --->   "%mul20_30 = fmul i32 %bitcast_ln18_126, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1481 'fmul' 'mul20_30' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.57>
ST_36 : Operation 1482 [5/5] (3.57ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %add25_4" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1482 'fadd' 'sum_5' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1483 [1/5] (3.57ns)   --->   "%add25_21 = fadd i32 %mul16_21, i32 %mul24_21" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1483 'fadd' 'add25_21' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1484 [2/5] (3.57ns)   --->   "%add25_22 = fadd i32 %mul16_22, i32 %mul24_22" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1484 'fadd' 'add25_22' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1485 [3/5] (3.57ns)   --->   "%add25_23 = fadd i32 %mul16_23, i32 %mul24_23" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1485 'fadd' 'add25_23' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1486 [4/5] (3.57ns)   --->   "%add25_24 = fadd i32 %mul16_24, i32 %mul24_24" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1486 'fadd' 'add25_24' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1487 [5/5] (3.57ns)   --->   "%add25_25 = fadd i32 %mul16_25, i32 %mul24_25" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1487 'fadd' 'add25_25' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1488 [1/4] (2.78ns)   --->   "%mul16_26 = fmul i32 %mul12_26, i32 %bitcast_ln18_109" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1488 'fmul' 'mul16_26' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1489 [1/4] (2.78ns)   --->   "%mul24_26 = fmul i32 %mul20_26, i32 %bitcast_ln18_111" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1489 'fmul' 'mul24_26' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1490 [2/4] (2.78ns)   --->   "%mul16_27 = fmul i32 %mul12_27, i32 %bitcast_ln18_113" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1490 'fmul' 'mul16_27' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1491 [2/4] (2.78ns)   --->   "%mul24_27 = fmul i32 %mul20_27, i32 %bitcast_ln18_115" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1491 'fmul' 'mul24_27' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1492 [1/1] (0.00ns)   --->   "%bitcast_ln18_117 = bitcast i32 %B_load_57" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1492 'bitcast' 'bitcast_ln18_117' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1493 [4/4] (2.78ns)   --->   "%mul16_28 = fmul i32 %mul12_28, i32 %bitcast_ln18_117" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1493 'fmul' 'mul16_28' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1494 [1/1] (0.00ns)   --->   "%bitcast_ln18_119 = bitcast i32 %A_load_58" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1494 'bitcast' 'bitcast_ln18_119' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1495 [4/4] (2.78ns)   --->   "%mul24_28 = fmul i32 %mul20_28, i32 %bitcast_ln18_119" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1495 'fmul' 'mul24_28' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1496 [1/1] (0.00ns)   --->   "%bitcast_ln18_121 = bitcast i32 %B_load_59" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1496 'bitcast' 'bitcast_ln18_121' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1497 [4/4] (2.78ns)   --->   "%mul16_29 = fmul i32 %mul12_29, i32 %bitcast_ln18_121" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1497 'fmul' 'mul16_29' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1498 [1/4] (2.78ns)   --->   "%mul12_30 = fmul i32 %bitcast_ln18_124, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1498 'fmul' 'mul12_30' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1499 [1/4] (2.78ns)   --->   "%mul20_30 = fmul i32 %bitcast_ln18_126, i32 0.73" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1499 'fmul' 'mul20_30' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.57>
ST_37 : Operation 1500 [4/5] (3.57ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %add25_4" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1500 'fadd' 'sum_5' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1501 [1/5] (3.57ns)   --->   "%add25_22 = fadd i32 %mul16_22, i32 %mul24_22" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1501 'fadd' 'add25_22' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1502 [2/5] (3.57ns)   --->   "%add25_23 = fadd i32 %mul16_23, i32 %mul24_23" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1502 'fadd' 'add25_23' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1503 [3/5] (3.57ns)   --->   "%add25_24 = fadd i32 %mul16_24, i32 %mul24_24" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1503 'fadd' 'add25_24' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1504 [4/5] (3.57ns)   --->   "%add25_25 = fadd i32 %mul16_25, i32 %mul24_25" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1504 'fadd' 'add25_25' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1505 [5/5] (3.57ns)   --->   "%add25_26 = fadd i32 %mul16_26, i32 %mul24_26" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1505 'fadd' 'add25_26' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1506 [1/4] (2.78ns)   --->   "%mul16_27 = fmul i32 %mul12_27, i32 %bitcast_ln18_113" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1506 'fmul' 'mul16_27' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1507 [1/4] (2.78ns)   --->   "%mul24_27 = fmul i32 %mul20_27, i32 %bitcast_ln18_115" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1507 'fmul' 'mul24_27' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1508 [3/4] (2.78ns)   --->   "%mul16_28 = fmul i32 %mul12_28, i32 %bitcast_ln18_117" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1508 'fmul' 'mul16_28' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1509 [3/4] (2.78ns)   --->   "%mul24_28 = fmul i32 %mul20_28, i32 %bitcast_ln18_119" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1509 'fmul' 'mul24_28' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1510 [3/4] (2.78ns)   --->   "%mul16_29 = fmul i32 %mul12_29, i32 %bitcast_ln18_121" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1510 'fmul' 'mul16_29' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1511 [1/1] (0.00ns)   --->   "%bitcast_ln18_123 = bitcast i32 %A_load_60" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1511 'bitcast' 'bitcast_ln18_123' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1512 [4/4] (2.78ns)   --->   "%mul24_29 = fmul i32 %mul20_29, i32 %bitcast_ln18_123" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1512 'fmul' 'mul24_29' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1513 [1/1] (0.00ns)   --->   "%bitcast_ln18_125 = bitcast i32 %B_load_61" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1513 'bitcast' 'bitcast_ln18_125' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1514 [4/4] (2.78ns)   --->   "%mul16_30 = fmul i32 %mul12_30, i32 %bitcast_ln18_125" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1514 'fmul' 'mul16_30' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1515 [1/1] (0.00ns)   --->   "%bitcast_ln18_127 = bitcast i32 %A_load_62" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1515 'bitcast' 'bitcast_ln18_127' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1516 [4/4] (2.78ns)   --->   "%mul24_30 = fmul i32 %mul20_30, i32 %bitcast_ln18_127" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1516 'fmul' 'mul24_30' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.57>
ST_38 : Operation 1517 [3/5] (3.57ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %add25_4" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1517 'fadd' 'sum_5' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1518 [1/5] (3.57ns)   --->   "%add25_23 = fadd i32 %mul16_23, i32 %mul24_23" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1518 'fadd' 'add25_23' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1519 [2/5] (3.57ns)   --->   "%add25_24 = fadd i32 %mul16_24, i32 %mul24_24" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1519 'fadd' 'add25_24' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1520 [3/5] (3.57ns)   --->   "%add25_25 = fadd i32 %mul16_25, i32 %mul24_25" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1520 'fadd' 'add25_25' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1521 [4/5] (3.57ns)   --->   "%add25_26 = fadd i32 %mul16_26, i32 %mul24_26" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1521 'fadd' 'add25_26' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1522 [5/5] (3.57ns)   --->   "%add25_27 = fadd i32 %mul16_27, i32 %mul24_27" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1522 'fadd' 'add25_27' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1523 [2/4] (2.78ns)   --->   "%mul16_28 = fmul i32 %mul12_28, i32 %bitcast_ln18_117" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1523 'fmul' 'mul16_28' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1524 [2/4] (2.78ns)   --->   "%mul24_28 = fmul i32 %mul20_28, i32 %bitcast_ln18_119" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1524 'fmul' 'mul24_28' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1525 [2/4] (2.78ns)   --->   "%mul16_29 = fmul i32 %mul12_29, i32 %bitcast_ln18_121" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1525 'fmul' 'mul16_29' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1526 [3/4] (2.78ns)   --->   "%mul24_29 = fmul i32 %mul20_29, i32 %bitcast_ln18_123" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1526 'fmul' 'mul24_29' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1527 [3/4] (2.78ns)   --->   "%mul16_30 = fmul i32 %mul12_30, i32 %bitcast_ln18_125" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1527 'fmul' 'mul16_30' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1528 [3/4] (2.78ns)   --->   "%mul24_30 = fmul i32 %mul20_30, i32 %bitcast_ln18_127" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1528 'fmul' 'mul24_30' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.57>
ST_39 : Operation 1529 [2/5] (3.57ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %add25_4" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1529 'fadd' 'sum_5' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1530 [1/5] (3.57ns)   --->   "%add25_24 = fadd i32 %mul16_24, i32 %mul24_24" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1530 'fadd' 'add25_24' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1531 [2/5] (3.57ns)   --->   "%add25_25 = fadd i32 %mul16_25, i32 %mul24_25" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1531 'fadd' 'add25_25' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1532 [3/5] (3.57ns)   --->   "%add25_26 = fadd i32 %mul16_26, i32 %mul24_26" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1532 'fadd' 'add25_26' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1533 [4/5] (3.57ns)   --->   "%add25_27 = fadd i32 %mul16_27, i32 %mul24_27" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1533 'fadd' 'add25_27' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1534 [1/4] (2.78ns)   --->   "%mul16_28 = fmul i32 %mul12_28, i32 %bitcast_ln18_117" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1534 'fmul' 'mul16_28' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1535 [1/4] (2.78ns)   --->   "%mul24_28 = fmul i32 %mul20_28, i32 %bitcast_ln18_119" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1535 'fmul' 'mul24_28' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1536 [1/4] (2.78ns)   --->   "%mul16_29 = fmul i32 %mul12_29, i32 %bitcast_ln18_121" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1536 'fmul' 'mul16_29' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1537 [2/4] (2.78ns)   --->   "%mul24_29 = fmul i32 %mul20_29, i32 %bitcast_ln18_123" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1537 'fmul' 'mul24_29' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1538 [2/4] (2.78ns)   --->   "%mul16_30 = fmul i32 %mul12_30, i32 %bitcast_ln18_125" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1538 'fmul' 'mul16_30' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1539 [2/4] (2.78ns)   --->   "%mul24_30 = fmul i32 %mul20_30, i32 %bitcast_ln18_127" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1539 'fmul' 'mul24_30' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.57>
ST_40 : Operation 1540 [1/5] (3.57ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %add25_4" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1540 'fadd' 'sum_5' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1541 [1/5] (3.57ns)   --->   "%add25_25 = fadd i32 %mul16_25, i32 %mul24_25" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1541 'fadd' 'add25_25' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1542 [2/5] (3.57ns)   --->   "%add25_26 = fadd i32 %mul16_26, i32 %mul24_26" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1542 'fadd' 'add25_26' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1543 [3/5] (3.57ns)   --->   "%add25_27 = fadd i32 %mul16_27, i32 %mul24_27" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1543 'fadd' 'add25_27' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1544 [5/5] (3.57ns)   --->   "%add25_28 = fadd i32 %mul16_28, i32 %mul24_28" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1544 'fadd' 'add25_28' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1545 [1/4] (2.78ns)   --->   "%mul24_29 = fmul i32 %mul20_29, i32 %bitcast_ln18_123" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1545 'fmul' 'mul24_29' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1546 [1/4] (2.78ns)   --->   "%mul16_30 = fmul i32 %mul12_30, i32 %bitcast_ln18_125" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1546 'fmul' 'mul16_30' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1547 [1/4] (2.78ns)   --->   "%mul24_30 = fmul i32 %mul20_30, i32 %bitcast_ln18_127" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1547 'fmul' 'mul24_30' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.57>
ST_41 : Operation 1548 [5/5] (3.57ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %add25_5" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1548 'fadd' 'sum_6' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1549 [1/5] (3.57ns)   --->   "%add25_26 = fadd i32 %mul16_26, i32 %mul24_26" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1549 'fadd' 'add25_26' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1550 [2/5] (3.57ns)   --->   "%add25_27 = fadd i32 %mul16_27, i32 %mul24_27" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1550 'fadd' 'add25_27' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1551 [4/5] (3.57ns)   --->   "%add25_28 = fadd i32 %mul16_28, i32 %mul24_28" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1551 'fadd' 'add25_28' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1552 [5/5] (3.57ns)   --->   "%add25_29 = fadd i32 %mul16_29, i32 %mul24_29" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1552 'fadd' 'add25_29' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.57>
ST_42 : Operation 1553 [4/5] (3.57ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %add25_5" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1553 'fadd' 'sum_6' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1554 [1/5] (3.57ns)   --->   "%add25_27 = fadd i32 %mul16_27, i32 %mul24_27" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1554 'fadd' 'add25_27' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1555 [3/5] (3.57ns)   --->   "%add25_28 = fadd i32 %mul16_28, i32 %mul24_28" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1555 'fadd' 'add25_28' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1556 [4/5] (3.57ns)   --->   "%add25_29 = fadd i32 %mul16_29, i32 %mul24_29" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1556 'fadd' 'add25_29' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1557 [5/5] (3.57ns)   --->   "%add25_30 = fadd i32 %mul16_30, i32 %mul24_30" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1557 'fadd' 'add25_30' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.57>
ST_43 : Operation 1558 [3/5] (3.57ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %add25_5" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1558 'fadd' 'sum_6' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1559 [2/5] (3.57ns)   --->   "%add25_28 = fadd i32 %mul16_28, i32 %mul24_28" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1559 'fadd' 'add25_28' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1560 [3/5] (3.57ns)   --->   "%add25_29 = fadd i32 %mul16_29, i32 %mul24_29" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1560 'fadd' 'add25_29' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1561 [4/5] (3.57ns)   --->   "%add25_30 = fadd i32 %mul16_30, i32 %mul24_30" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1561 'fadd' 'add25_30' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.57>
ST_44 : Operation 1562 [2/5] (3.57ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %add25_5" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1562 'fadd' 'sum_6' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1563 [1/5] (3.57ns)   --->   "%add25_28 = fadd i32 %mul16_28, i32 %mul24_28" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1563 'fadd' 'add25_28' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1564 [2/5] (3.57ns)   --->   "%add25_29 = fadd i32 %mul16_29, i32 %mul24_29" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1564 'fadd' 'add25_29' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1565 [3/5] (3.57ns)   --->   "%add25_30 = fadd i32 %mul16_30, i32 %mul24_30" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1565 'fadd' 'add25_30' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.57>
ST_45 : Operation 1566 [1/5] (3.57ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %add25_5" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1566 'fadd' 'sum_6' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1567 [1/5] (3.57ns)   --->   "%add25_29 = fadd i32 %mul16_29, i32 %mul24_29" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1567 'fadd' 'add25_29' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1568 [2/5] (3.57ns)   --->   "%add25_30 = fadd i32 %mul16_30, i32 %mul24_30" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1568 'fadd' 'add25_30' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.57>
ST_46 : Operation 1569 [5/5] (3.57ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %add25_6" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1569 'fadd' 'sum_7' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1570 [1/5] (3.57ns)   --->   "%add25_30 = fadd i32 %mul16_30, i32 %mul24_30" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1570 'fadd' 'add25_30' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 3.57>
ST_47 : Operation 1571 [4/5] (3.57ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %add25_6" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1571 'fadd' 'sum_7' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.57>
ST_48 : Operation 1572 [3/5] (3.57ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %add25_6" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1572 'fadd' 'sum_7' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.57>
ST_49 : Operation 1573 [2/5] (3.57ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %add25_6" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1573 'fadd' 'sum_7' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.57>
ST_50 : Operation 1574 [1/5] (3.57ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %add25_6" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1574 'fadd' 'sum_7' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 3.57>
ST_51 : Operation 1575 [5/5] (3.57ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %add25_7" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1575 'fadd' 'sum_8' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.57>
ST_52 : Operation 1576 [4/5] (3.57ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %add25_7" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1576 'fadd' 'sum_8' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.57>
ST_53 : Operation 1577 [3/5] (3.57ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %add25_7" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1577 'fadd' 'sum_8' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.57>
ST_54 : Operation 1578 [2/5] (3.57ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %add25_7" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1578 'fadd' 'sum_8' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 3.57>
ST_55 : Operation 1579 [1/5] (3.57ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %add25_7" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1579 'fadd' 'sum_8' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.57>
ST_56 : Operation 1580 [5/5] (3.57ns)   --->   "%sum_9 = fadd i32 %sum_8, i32 %add25_8" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1580 'fadd' 'sum_9' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 3.57>
ST_57 : Operation 1581 [4/5] (3.57ns)   --->   "%sum_9 = fadd i32 %sum_8, i32 %add25_8" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1581 'fadd' 'sum_9' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 3.57>
ST_58 : Operation 1582 [3/5] (3.57ns)   --->   "%sum_9 = fadd i32 %sum_8, i32 %add25_8" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1582 'fadd' 'sum_9' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 3.57>
ST_59 : Operation 1583 [2/5] (3.57ns)   --->   "%sum_9 = fadd i32 %sum_8, i32 %add25_8" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1583 'fadd' 'sum_9' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 3.57>
ST_60 : Operation 1584 [1/5] (3.57ns)   --->   "%sum_9 = fadd i32 %sum_8, i32 %add25_8" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1584 'fadd' 'sum_9' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 3.57>
ST_61 : Operation 1585 [5/5] (3.57ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %add25_9" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1585 'fadd' 'sum_10' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 3.57>
ST_62 : Operation 1586 [4/5] (3.57ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %add25_9" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1586 'fadd' 'sum_10' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 3.57>
ST_63 : Operation 1587 [3/5] (3.57ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %add25_9" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1587 'fadd' 'sum_10' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 3.57>
ST_64 : Operation 1588 [2/5] (3.57ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %add25_9" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1588 'fadd' 'sum_10' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 3.57>
ST_65 : Operation 1589 [1/5] (3.57ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %add25_9" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1589 'fadd' 'sum_10' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 3.57>
ST_66 : Operation 1590 [5/5] (3.57ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %add25_s" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1590 'fadd' 'sum_11' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 3.57>
ST_67 : Operation 1591 [4/5] (3.57ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %add25_s" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1591 'fadd' 'sum_11' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 3.57>
ST_68 : Operation 1592 [3/5] (3.57ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %add25_s" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1592 'fadd' 'sum_11' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 3.57>
ST_69 : Operation 1593 [2/5] (3.57ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %add25_s" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1593 'fadd' 'sum_11' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 3.57>
ST_70 : Operation 1594 [1/5] (3.57ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %add25_s" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1594 'fadd' 'sum_11' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 3.57>
ST_71 : Operation 1595 [5/5] (3.57ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %add25_10" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1595 'fadd' 'sum_12' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 3.57>
ST_72 : Operation 1596 [4/5] (3.57ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %add25_10" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1596 'fadd' 'sum_12' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 3.57>
ST_73 : Operation 1597 [3/5] (3.57ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %add25_10" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1597 'fadd' 'sum_12' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 3.57>
ST_74 : Operation 1598 [2/5] (3.57ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %add25_10" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1598 'fadd' 'sum_12' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 3.57>
ST_75 : Operation 1599 [1/5] (3.57ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %add25_10" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1599 'fadd' 'sum_12' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 3.57>
ST_76 : Operation 1600 [5/5] (3.57ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %add25_11" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1600 'fadd' 'sum_13' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 3.57>
ST_77 : Operation 1601 [4/5] (3.57ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %add25_11" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1601 'fadd' 'sum_13' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 3.57>
ST_78 : Operation 1602 [3/5] (3.57ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %add25_11" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1602 'fadd' 'sum_13' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 3.57>
ST_79 : Operation 1603 [2/5] (3.57ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %add25_11" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1603 'fadd' 'sum_13' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 3.57>
ST_80 : Operation 1604 [1/5] (3.57ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %add25_11" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1604 'fadd' 'sum_13' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 0.00>

State 82 <SV = 81> <Delay = 3.57>
ST_82 : Operation 1605 [5/5] (3.57ns)   --->   "%sum_14 = fadd i32 %sum_13, i32 %add25_12" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1605 'fadd' 'sum_14' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 3.57>
ST_83 : Operation 1606 [4/5] (3.57ns)   --->   "%sum_14 = fadd i32 %sum_13, i32 %add25_12" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1606 'fadd' 'sum_14' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 3.57>
ST_84 : Operation 1607 [3/5] (3.57ns)   --->   "%sum_14 = fadd i32 %sum_13, i32 %add25_12" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1607 'fadd' 'sum_14' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 3.57>
ST_85 : Operation 1608 [2/5] (3.57ns)   --->   "%sum_14 = fadd i32 %sum_13, i32 %add25_12" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1608 'fadd' 'sum_14' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 3.57>
ST_86 : Operation 1609 [1/5] (3.57ns)   --->   "%sum_14 = fadd i32 %sum_13, i32 %add25_12" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1609 'fadd' 'sum_14' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 3.57>
ST_87 : Operation 1610 [5/5] (3.57ns)   --->   "%sum_15 = fadd i32 %sum_14, i32 %add25_13" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1610 'fadd' 'sum_15' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 3.57>
ST_88 : Operation 1611 [4/5] (3.57ns)   --->   "%sum_15 = fadd i32 %sum_14, i32 %add25_13" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1611 'fadd' 'sum_15' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 3.57>
ST_89 : Operation 1612 [3/5] (3.57ns)   --->   "%sum_15 = fadd i32 %sum_14, i32 %add25_13" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1612 'fadd' 'sum_15' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 3.57>
ST_90 : Operation 1613 [2/5] (3.57ns)   --->   "%sum_15 = fadd i32 %sum_14, i32 %add25_13" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1613 'fadd' 'sum_15' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 3.57>
ST_91 : Operation 1614 [1/5] (3.57ns)   --->   "%sum_15 = fadd i32 %sum_14, i32 %add25_13" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1614 'fadd' 'sum_15' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 3.57>
ST_92 : Operation 1615 [5/5] (3.57ns)   --->   "%sum_16 = fadd i32 %sum_15, i32 %add25_14" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1615 'fadd' 'sum_16' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 3.57>
ST_93 : Operation 1616 [4/5] (3.57ns)   --->   "%sum_16 = fadd i32 %sum_15, i32 %add25_14" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1616 'fadd' 'sum_16' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 3.57>
ST_94 : Operation 1617 [3/5] (3.57ns)   --->   "%sum_16 = fadd i32 %sum_15, i32 %add25_14" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1617 'fadd' 'sum_16' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 3.57>
ST_95 : Operation 1618 [2/5] (3.57ns)   --->   "%sum_16 = fadd i32 %sum_15, i32 %add25_14" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1618 'fadd' 'sum_16' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 3.57>
ST_96 : Operation 1619 [1/5] (3.57ns)   --->   "%sum_16 = fadd i32 %sum_15, i32 %add25_14" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1619 'fadd' 'sum_16' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 3.57>
ST_97 : Operation 1620 [5/5] (3.57ns)   --->   "%sum_17 = fadd i32 %sum_16, i32 %add25_15" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1620 'fadd' 'sum_17' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 3.57>
ST_98 : Operation 1621 [4/5] (3.57ns)   --->   "%sum_17 = fadd i32 %sum_16, i32 %add25_15" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1621 'fadd' 'sum_17' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 3.57>
ST_99 : Operation 1622 [3/5] (3.57ns)   --->   "%sum_17 = fadd i32 %sum_16, i32 %add25_15" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1622 'fadd' 'sum_17' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 3.57>
ST_100 : Operation 1623 [2/5] (3.57ns)   --->   "%sum_17 = fadd i32 %sum_16, i32 %add25_15" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1623 'fadd' 'sum_17' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 3.57>
ST_101 : Operation 1624 [1/5] (3.57ns)   --->   "%sum_17 = fadd i32 %sum_16, i32 %add25_15" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1624 'fadd' 'sum_17' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 3.57>
ST_102 : Operation 1625 [5/5] (3.57ns)   --->   "%sum_18 = fadd i32 %sum_17, i32 %add25_16" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1625 'fadd' 'sum_18' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 3.57>
ST_103 : Operation 1626 [4/5] (3.57ns)   --->   "%sum_18 = fadd i32 %sum_17, i32 %add25_16" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1626 'fadd' 'sum_18' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 3.57>
ST_104 : Operation 1627 [3/5] (3.57ns)   --->   "%sum_18 = fadd i32 %sum_17, i32 %add25_16" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1627 'fadd' 'sum_18' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 3.57>
ST_105 : Operation 1628 [2/5] (3.57ns)   --->   "%sum_18 = fadd i32 %sum_17, i32 %add25_16" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1628 'fadd' 'sum_18' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 3.57>
ST_106 : Operation 1629 [1/5] (3.57ns)   --->   "%sum_18 = fadd i32 %sum_17, i32 %add25_16" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1629 'fadd' 'sum_18' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 0.00>

State 108 <SV = 107> <Delay = 0.00>

State 109 <SV = 108> <Delay = 3.57>
ST_109 : Operation 1630 [5/5] (3.57ns)   --->   "%sum_19 = fadd i32 %sum_18, i32 %add25_17" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1630 'fadd' 'sum_19' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 3.57>
ST_110 : Operation 1631 [4/5] (3.57ns)   --->   "%sum_19 = fadd i32 %sum_18, i32 %add25_17" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1631 'fadd' 'sum_19' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 3.57>
ST_111 : Operation 1632 [3/5] (3.57ns)   --->   "%sum_19 = fadd i32 %sum_18, i32 %add25_17" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1632 'fadd' 'sum_19' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 3.57>
ST_112 : Operation 1633 [2/5] (3.57ns)   --->   "%sum_19 = fadd i32 %sum_18, i32 %add25_17" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1633 'fadd' 'sum_19' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 3.57>
ST_113 : Operation 1634 [1/5] (3.57ns)   --->   "%sum_19 = fadd i32 %sum_18, i32 %add25_17" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1634 'fadd' 'sum_19' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 0.00>

State 115 <SV = 114> <Delay = 0.00>

State 116 <SV = 115> <Delay = 3.57>
ST_116 : Operation 1635 [5/5] (3.57ns)   --->   "%sum_20 = fadd i32 %sum_19, i32 %add25_18" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1635 'fadd' 'sum_20' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 3.57>
ST_117 : Operation 1636 [4/5] (3.57ns)   --->   "%sum_20 = fadd i32 %sum_19, i32 %add25_18" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1636 'fadd' 'sum_20' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 3.57>
ST_118 : Operation 1637 [3/5] (3.57ns)   --->   "%sum_20 = fadd i32 %sum_19, i32 %add25_18" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1637 'fadd' 'sum_20' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 3.57>
ST_119 : Operation 1638 [2/5] (3.57ns)   --->   "%sum_20 = fadd i32 %sum_19, i32 %add25_18" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1638 'fadd' 'sum_20' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 3.57>
ST_120 : Operation 1639 [1/5] (3.57ns)   --->   "%sum_20 = fadd i32 %sum_19, i32 %add25_18" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1639 'fadd' 'sum_20' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 3.57>
ST_121 : Operation 1640 [5/5] (3.57ns)   --->   "%sum_21 = fadd i32 %sum_20, i32 %add25_19" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1640 'fadd' 'sum_21' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 3.57>
ST_122 : Operation 1641 [4/5] (3.57ns)   --->   "%sum_21 = fadd i32 %sum_20, i32 %add25_19" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1641 'fadd' 'sum_21' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 3.57>
ST_123 : Operation 1642 [3/5] (3.57ns)   --->   "%sum_21 = fadd i32 %sum_20, i32 %add25_19" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1642 'fadd' 'sum_21' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 3.57>
ST_124 : Operation 1643 [2/5] (3.57ns)   --->   "%sum_21 = fadd i32 %sum_20, i32 %add25_19" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1643 'fadd' 'sum_21' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 3.57>
ST_125 : Operation 1644 [1/5] (3.57ns)   --->   "%sum_21 = fadd i32 %sum_20, i32 %add25_19" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1644 'fadd' 'sum_21' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 3.57>
ST_126 : Operation 1645 [5/5] (3.57ns)   --->   "%sum_22 = fadd i32 %sum_21, i32 %add25_20" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1645 'fadd' 'sum_22' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 3.57>
ST_127 : Operation 1646 [4/5] (3.57ns)   --->   "%sum_22 = fadd i32 %sum_21, i32 %add25_20" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1646 'fadd' 'sum_22' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 3.57>
ST_128 : Operation 1647 [3/5] (3.57ns)   --->   "%sum_22 = fadd i32 %sum_21, i32 %add25_20" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1647 'fadd' 'sum_22' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 3.57>
ST_129 : Operation 1648 [2/5] (3.57ns)   --->   "%sum_22 = fadd i32 %sum_21, i32 %add25_20" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1648 'fadd' 'sum_22' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 3.57>
ST_130 : Operation 1649 [1/5] (3.57ns)   --->   "%sum_22 = fadd i32 %sum_21, i32 %add25_20" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1649 'fadd' 'sum_22' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 3.57>
ST_131 : Operation 1650 [5/5] (3.57ns)   --->   "%sum_23 = fadd i32 %sum_22, i32 %add25_21" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1650 'fadd' 'sum_23' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 3.57>
ST_132 : Operation 1651 [4/5] (3.57ns)   --->   "%sum_23 = fadd i32 %sum_22, i32 %add25_21" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1651 'fadd' 'sum_23' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 3.57>
ST_133 : Operation 1652 [3/5] (3.57ns)   --->   "%sum_23 = fadd i32 %sum_22, i32 %add25_21" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1652 'fadd' 'sum_23' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 3.57>
ST_134 : Operation 1653 [2/5] (3.57ns)   --->   "%sum_23 = fadd i32 %sum_22, i32 %add25_21" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1653 'fadd' 'sum_23' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 3.57>
ST_135 : Operation 1654 [1/5] (3.57ns)   --->   "%sum_23 = fadd i32 %sum_22, i32 %add25_21" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1654 'fadd' 'sum_23' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 3.57>
ST_136 : Operation 1655 [5/5] (3.57ns)   --->   "%sum_24 = fadd i32 %sum_23, i32 %add25_22" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1655 'fadd' 'sum_24' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 3.57>
ST_137 : Operation 1656 [4/5] (3.57ns)   --->   "%sum_24 = fadd i32 %sum_23, i32 %add25_22" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1656 'fadd' 'sum_24' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 3.57>
ST_138 : Operation 1657 [3/5] (3.57ns)   --->   "%sum_24 = fadd i32 %sum_23, i32 %add25_22" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1657 'fadd' 'sum_24' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 3.57>
ST_139 : Operation 1658 [2/5] (3.57ns)   --->   "%sum_24 = fadd i32 %sum_23, i32 %add25_22" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1658 'fadd' 'sum_24' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 3.57>
ST_140 : Operation 1659 [1/5] (3.57ns)   --->   "%sum_24 = fadd i32 %sum_23, i32 %add25_22" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1659 'fadd' 'sum_24' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 0.00>

State 142 <SV = 141> <Delay = 0.00>

State 143 <SV = 142> <Delay = 3.57>
ST_143 : Operation 1660 [5/5] (3.57ns)   --->   "%sum_25 = fadd i32 %sum_24, i32 %add25_23" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1660 'fadd' 'sum_25' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 3.57>
ST_144 : Operation 1661 [4/5] (3.57ns)   --->   "%sum_25 = fadd i32 %sum_24, i32 %add25_23" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1661 'fadd' 'sum_25' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 3.57>
ST_145 : Operation 1662 [3/5] (3.57ns)   --->   "%sum_25 = fadd i32 %sum_24, i32 %add25_23" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1662 'fadd' 'sum_25' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 3.57>
ST_146 : Operation 1663 [2/5] (3.57ns)   --->   "%sum_25 = fadd i32 %sum_24, i32 %add25_23" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1663 'fadd' 'sum_25' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 3.57>
ST_147 : Operation 1664 [1/5] (3.57ns)   --->   "%sum_25 = fadd i32 %sum_24, i32 %add25_23" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1664 'fadd' 'sum_25' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 0.00>

State 149 <SV = 148> <Delay = 0.00>

State 150 <SV = 149> <Delay = 3.57>
ST_150 : Operation 1665 [5/5] (3.57ns)   --->   "%sum_26 = fadd i32 %sum_25, i32 %add25_24" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1665 'fadd' 'sum_26' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 3.57>
ST_151 : Operation 1666 [4/5] (3.57ns)   --->   "%sum_26 = fadd i32 %sum_25, i32 %add25_24" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1666 'fadd' 'sum_26' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 3.57>
ST_152 : Operation 1667 [3/5] (3.57ns)   --->   "%sum_26 = fadd i32 %sum_25, i32 %add25_24" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1667 'fadd' 'sum_26' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 3.57>
ST_153 : Operation 1668 [2/5] (3.57ns)   --->   "%sum_26 = fadd i32 %sum_25, i32 %add25_24" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1668 'fadd' 'sum_26' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 3.57>
ST_154 : Operation 1669 [1/5] (3.57ns)   --->   "%sum_26 = fadd i32 %sum_25, i32 %add25_24" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1669 'fadd' 'sum_26' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 3.57>
ST_155 : Operation 1670 [5/5] (3.57ns)   --->   "%sum_27 = fadd i32 %sum_26, i32 %add25_25" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1670 'fadd' 'sum_27' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 3.57>
ST_156 : Operation 1671 [4/5] (3.57ns)   --->   "%sum_27 = fadd i32 %sum_26, i32 %add25_25" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1671 'fadd' 'sum_27' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 3.57>
ST_157 : Operation 1672 [3/5] (3.57ns)   --->   "%sum_27 = fadd i32 %sum_26, i32 %add25_25" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1672 'fadd' 'sum_27' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 3.57>
ST_158 : Operation 1673 [2/5] (3.57ns)   --->   "%sum_27 = fadd i32 %sum_26, i32 %add25_25" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1673 'fadd' 'sum_27' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 3.57>
ST_159 : Operation 1674 [1/5] (3.57ns)   --->   "%sum_27 = fadd i32 %sum_26, i32 %add25_25" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1674 'fadd' 'sum_27' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 3.57>
ST_160 : Operation 1675 [5/5] (3.57ns)   --->   "%sum_28 = fadd i32 %sum_27, i32 %add25_26" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1675 'fadd' 'sum_28' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 3.57>
ST_161 : Operation 1676 [4/5] (3.57ns)   --->   "%sum_28 = fadd i32 %sum_27, i32 %add25_26" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1676 'fadd' 'sum_28' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 3.57>
ST_162 : Operation 1677 [3/5] (3.57ns)   --->   "%sum_28 = fadd i32 %sum_27, i32 %add25_26" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1677 'fadd' 'sum_28' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 3.57>
ST_163 : Operation 1678 [2/5] (3.57ns)   --->   "%sum_28 = fadd i32 %sum_27, i32 %add25_26" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1678 'fadd' 'sum_28' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 3.57>
ST_164 : Operation 1679 [1/5] (3.57ns)   --->   "%sum_28 = fadd i32 %sum_27, i32 %add25_26" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1679 'fadd' 'sum_28' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 3.57>
ST_165 : Operation 1680 [5/5] (3.57ns)   --->   "%sum_29 = fadd i32 %sum_28, i32 %add25_27" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1680 'fadd' 'sum_29' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 3.57>
ST_166 : Operation 1681 [4/5] (3.57ns)   --->   "%sum_29 = fadd i32 %sum_28, i32 %add25_27" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1681 'fadd' 'sum_29' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 3.57>
ST_167 : Operation 1682 [3/5] (3.57ns)   --->   "%sum_29 = fadd i32 %sum_28, i32 %add25_27" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1682 'fadd' 'sum_29' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 3.57>
ST_168 : Operation 1683 [2/5] (3.57ns)   --->   "%sum_29 = fadd i32 %sum_28, i32 %add25_27" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1683 'fadd' 'sum_29' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 3.57>
ST_169 : Operation 1684 [1/5] (3.57ns)   --->   "%sum_29 = fadd i32 %sum_28, i32 %add25_27" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1684 'fadd' 'sum_29' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 3.57>
ST_170 : Operation 1685 [5/5] (3.57ns)   --->   "%sum_30 = fadd i32 %sum_29, i32 %add25_28" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1685 'fadd' 'sum_30' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 3.57>
ST_171 : Operation 1686 [4/5] (3.57ns)   --->   "%sum_30 = fadd i32 %sum_29, i32 %add25_28" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1686 'fadd' 'sum_30' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 3.57>
ST_172 : Operation 1687 [3/5] (3.57ns)   --->   "%sum_30 = fadd i32 %sum_29, i32 %add25_28" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1687 'fadd' 'sum_30' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1706 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1706 'ret' 'ret_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 173 <SV = 172> <Delay = 3.57>
ST_173 : Operation 1688 [2/5] (3.57ns)   --->   "%sum_30 = fadd i32 %sum_29, i32 %add25_28" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1688 'fadd' 'sum_30' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 3.57>
ST_174 : Operation 1689 [1/5] (3.57ns)   --->   "%sum_30 = fadd i32 %sum_29, i32 %add25_28" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1689 'fadd' 'sum_30' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 3.57>
ST_175 : Operation 1690 [5/5] (3.57ns)   --->   "%sum_31 = fadd i32 %sum_30, i32 %add25_29" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1690 'fadd' 'sum_31' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 3.57>
ST_176 : Operation 1691 [4/5] (3.57ns)   --->   "%sum_31 = fadd i32 %sum_30, i32 %add25_29" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1691 'fadd' 'sum_31' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 3.57>
ST_177 : Operation 1692 [3/5] (3.57ns)   --->   "%sum_31 = fadd i32 %sum_30, i32 %add25_29" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1692 'fadd' 'sum_31' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 3.57>
ST_178 : Operation 1693 [2/5] (3.57ns)   --->   "%sum_31 = fadd i32 %sum_30, i32 %add25_29" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1693 'fadd' 'sum_31' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 3.57>
ST_179 : Operation 1694 [1/5] (3.57ns)   --->   "%sum_31 = fadd i32 %sum_30, i32 %add25_29" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1694 'fadd' 'sum_31' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 0.00>

State 181 <SV = 180> <Delay = 0.00>

State 182 <SV = 181> <Delay = 0.00>

State 183 <SV = 182> <Delay = 0.00>

State 184 <SV = 183> <Delay = 0.00>

State 185 <SV = 184> <Delay = 0.00>

State 186 <SV = 185> <Delay = 0.00>

State 187 <SV = 186> <Delay = 0.00>

State 188 <SV = 187> <Delay = 0.00>

State 189 <SV = 188> <Delay = 0.00>

State 190 <SV = 189> <Delay = 0.00>

State 191 <SV = 190> <Delay = 0.00>

State 192 <SV = 191> <Delay = 0.00>

State 193 <SV = 192> <Delay = 0.00>

State 194 <SV = 193> <Delay = 0.00>

State 195 <SV = 194> <Delay = 0.00>

State 196 <SV = 195> <Delay = 0.00>

State 197 <SV = 196> <Delay = 0.00>

State 198 <SV = 197> <Delay = 0.00>

State 199 <SV = 198> <Delay = 3.57>
ST_199 : Operation 1695 [5/5] (3.57ns)   --->   "%sum_32 = fadd i32 %sum_31, i32 %add25_30" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1695 'fadd' 'sum_32' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 3.57>
ST_200 : Operation 1696 [4/5] (3.57ns)   --->   "%sum_32 = fadd i32 %sum_31, i32 %add25_30" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1696 'fadd' 'sum_32' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 3.57>
ST_201 : Operation 1697 [3/5] (3.57ns)   --->   "%sum_32 = fadd i32 %sum_31, i32 %add25_30" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1697 'fadd' 'sum_32' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 201> <Delay = 3.57>
ST_202 : Operation 1698 [2/5] (3.57ns)   --->   "%sum_32 = fadd i32 %sum_31, i32 %add25_30" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1698 'fadd' 'sum_32' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 202> <Delay = 3.57>
ST_203 : Operation 1699 [1/5] (3.57ns)   --->   "%sum_32 = fadd i32 %sum_31, i32 %add25_30" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 1699 'fadd' 'sum_32' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 1.29>
ST_204 : Operation 1700 [1/1] (0.00ns)   --->   "%specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:12]   --->   Operation 1700 'specpipeline' 'specpipeline_ln12' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 1701 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 32, i64 16" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:12]   --->   Operation 1701 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 1702 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:13]   --->   Operation 1702 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 1703 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i32 %sum_32" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:19]   --->   Operation 1703 'bitcast' 'bitcast_ln19' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 1704 [1/1] (1.29ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i10 %C_addr" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:19]   --->   Operation 1704 'store' 'store_ln19' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_204 : Operation 1705 [1/1] (0.00ns)   --->   "%br_ln13 = br void %loop_2" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:13]   --->   Operation 1705 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.691ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln13', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:13) of constant 0 on local variable 'j', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:13 [18]  (0.460 ns)
	'load' operation 6 bit ('j', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:13) on local variable 'j', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:13 [21]  (0.000 ns)
	'add' operation 10 bit ('add_ln14', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:14) [33]  (0.933 ns)
	'getelementptr' operation 10 bit ('C_addr', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:15) [35]  (0.000 ns)
	'load' operation 32 bit ('C_load', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:15) on array 'C' [36]  (1.297 ns)

 <State 2>: 1.297ns
The critical path consists of the following:
	'load' operation 32 bit ('C_load', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:15) on array 'C' [36]  (1.297 ns)

 <State 3>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:15) [38]  (2.787 ns)

 <State 4>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:15) [38]  (2.787 ns)

 <State 5>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:15) [38]  (2.787 ns)

 <State 6>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:15) [38]  (2.787 ns)

 <State 7>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [43]  (2.787 ns)

 <State 8>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [43]  (2.787 ns)

 <State 9>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [43]  (2.787 ns)

 <State 10>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [43]  (2.787 ns)

 <State 11>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [49]  (3.579 ns)

 <State 12>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [49]  (3.579 ns)

 <State 13>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [49]  (3.579 ns)

 <State 14>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [49]  (3.579 ns)

 <State 15>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [49]  (3.579 ns)

 <State 16>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [50]  (3.579 ns)

 <State 17>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [50]  (3.579 ns)

 <State 18>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [50]  (3.579 ns)

 <State 19>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [50]  (3.579 ns)

 <State 20>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [50]  (3.579 ns)

 <State 21>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [72]  (3.579 ns)

 <State 22>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [72]  (3.579 ns)

 <State 23>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [72]  (3.579 ns)

 <State 24>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [72]  (3.579 ns)

 <State 25>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [72]  (3.579 ns)

 <State 26>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [94]  (3.579 ns)

 <State 27>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [94]  (3.579 ns)

 <State 28>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [94]  (3.579 ns)

 <State 29>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [94]  (3.579 ns)

 <State 30>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [94]  (3.579 ns)

 <State 31>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [116]  (3.579 ns)

 <State 32>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [116]  (3.579 ns)

 <State 33>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [116]  (3.579 ns)

 <State 34>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [116]  (3.579 ns)

 <State 35>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [116]  (3.579 ns)

 <State 36>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [138]  (3.579 ns)

 <State 37>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [138]  (3.579 ns)

 <State 38>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [138]  (3.579 ns)

 <State 39>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [138]  (3.579 ns)

 <State 40>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [138]  (3.579 ns)

 <State 41>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [160]  (3.579 ns)

 <State 42>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [160]  (3.579 ns)

 <State 43>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [160]  (3.579 ns)

 <State 44>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [160]  (3.579 ns)

 <State 45>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [160]  (3.579 ns)

 <State 46>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [182]  (3.579 ns)

 <State 47>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [182]  (3.579 ns)

 <State 48>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [182]  (3.579 ns)

 <State 49>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [182]  (3.579 ns)

 <State 50>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [182]  (3.579 ns)

 <State 51>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [204]  (3.579 ns)

 <State 52>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [204]  (3.579 ns)

 <State 53>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [204]  (3.579 ns)

 <State 54>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [204]  (3.579 ns)

 <State 55>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [204]  (3.579 ns)

 <State 56>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [226]  (3.579 ns)

 <State 57>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [226]  (3.579 ns)

 <State 58>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [226]  (3.579 ns)

 <State 59>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [226]  (3.579 ns)

 <State 60>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [226]  (3.579 ns)

 <State 61>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [248]  (3.579 ns)

 <State 62>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [248]  (3.579 ns)

 <State 63>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [248]  (3.579 ns)

 <State 64>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [248]  (3.579 ns)

 <State 65>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [248]  (3.579 ns)

 <State 66>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [270]  (3.579 ns)

 <State 67>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [270]  (3.579 ns)

 <State 68>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [270]  (3.579 ns)

 <State 69>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [270]  (3.579 ns)

 <State 70>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [270]  (3.579 ns)

 <State 71>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [292]  (3.579 ns)

 <State 72>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [292]  (3.579 ns)

 <State 73>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [292]  (3.579 ns)

 <State 74>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [292]  (3.579 ns)

 <State 75>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [292]  (3.579 ns)

 <State 76>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [314]  (3.579 ns)

 <State 77>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [314]  (3.579 ns)

 <State 78>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [314]  (3.579 ns)

 <State 79>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [314]  (3.579 ns)

 <State 80>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [314]  (3.579 ns)

 <State 81>: 0.000ns
The critical path consists of the following:

 <State 82>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [336]  (3.579 ns)

 <State 83>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [336]  (3.579 ns)

 <State 84>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [336]  (3.579 ns)

 <State 85>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [336]  (3.579 ns)

 <State 86>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [336]  (3.579 ns)

 <State 87>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [358]  (3.579 ns)

 <State 88>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [358]  (3.579 ns)

 <State 89>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [358]  (3.579 ns)

 <State 90>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [358]  (3.579 ns)

 <State 91>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [358]  (3.579 ns)

 <State 92>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [380]  (3.579 ns)

 <State 93>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [380]  (3.579 ns)

 <State 94>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [380]  (3.579 ns)

 <State 95>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [380]  (3.579 ns)

 <State 96>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [380]  (3.579 ns)

 <State 97>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [402]  (3.579 ns)

 <State 98>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [402]  (3.579 ns)

 <State 99>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [402]  (3.579 ns)

 <State 100>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [402]  (3.579 ns)

 <State 101>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [402]  (3.579 ns)

 <State 102>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [424]  (3.579 ns)

 <State 103>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [424]  (3.579 ns)

 <State 104>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [424]  (3.579 ns)

 <State 105>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [424]  (3.579 ns)

 <State 106>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [424]  (3.579 ns)

 <State 107>: 0.000ns
The critical path consists of the following:

 <State 108>: 0.000ns
The critical path consists of the following:

 <State 109>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [446]  (3.579 ns)

 <State 110>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [446]  (3.579 ns)

 <State 111>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [446]  (3.579 ns)

 <State 112>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [446]  (3.579 ns)

 <State 113>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [446]  (3.579 ns)

 <State 114>: 0.000ns
The critical path consists of the following:

 <State 115>: 0.000ns
The critical path consists of the following:

 <State 116>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [468]  (3.579 ns)

 <State 117>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [468]  (3.579 ns)

 <State 118>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [468]  (3.579 ns)

 <State 119>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [468]  (3.579 ns)

 <State 120>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [468]  (3.579 ns)

 <State 121>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [490]  (3.579 ns)

 <State 122>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [490]  (3.579 ns)

 <State 123>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [490]  (3.579 ns)

 <State 124>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [490]  (3.579 ns)

 <State 125>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [490]  (3.579 ns)

 <State 126>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [512]  (3.579 ns)

 <State 127>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [512]  (3.579 ns)

 <State 128>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [512]  (3.579 ns)

 <State 129>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [512]  (3.579 ns)

 <State 130>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [512]  (3.579 ns)

 <State 131>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [534]  (3.579 ns)

 <State 132>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [534]  (3.579 ns)

 <State 133>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [534]  (3.579 ns)

 <State 134>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [534]  (3.579 ns)

 <State 135>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [534]  (3.579 ns)

 <State 136>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [556]  (3.579 ns)

 <State 137>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [556]  (3.579 ns)

 <State 138>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [556]  (3.579 ns)

 <State 139>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [556]  (3.579 ns)

 <State 140>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [556]  (3.579 ns)

 <State 141>: 0.000ns
The critical path consists of the following:

 <State 142>: 0.000ns
The critical path consists of the following:

 <State 143>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [578]  (3.579 ns)

 <State 144>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [578]  (3.579 ns)

 <State 145>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [578]  (3.579 ns)

 <State 146>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [578]  (3.579 ns)

 <State 147>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [578]  (3.579 ns)

 <State 148>: 0.000ns
The critical path consists of the following:

 <State 149>: 0.000ns
The critical path consists of the following:

 <State 150>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [600]  (3.579 ns)

 <State 151>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [600]  (3.579 ns)

 <State 152>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [600]  (3.579 ns)

 <State 153>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [600]  (3.579 ns)

 <State 154>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [600]  (3.579 ns)

 <State 155>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [622]  (3.579 ns)

 <State 156>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [622]  (3.579 ns)

 <State 157>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [622]  (3.579 ns)

 <State 158>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [622]  (3.579 ns)

 <State 159>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [622]  (3.579 ns)

 <State 160>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [644]  (3.579 ns)

 <State 161>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [644]  (3.579 ns)

 <State 162>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [644]  (3.579 ns)

 <State 163>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [644]  (3.579 ns)

 <State 164>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [644]  (3.579 ns)

 <State 165>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [666]  (3.579 ns)

 <State 166>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [666]  (3.579 ns)

 <State 167>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [666]  (3.579 ns)

 <State 168>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [666]  (3.579 ns)

 <State 169>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [666]  (3.579 ns)

 <State 170>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [688]  (3.579 ns)

 <State 171>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [688]  (3.579 ns)

 <State 172>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [688]  (3.579 ns)

 <State 173>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [688]  (3.579 ns)

 <State 174>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [688]  (3.579 ns)

 <State 175>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [710]  (3.579 ns)

 <State 176>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [710]  (3.579 ns)

 <State 177>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [710]  (3.579 ns)

 <State 178>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [710]  (3.579 ns)

 <State 179>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [710]  (3.579 ns)

 <State 180>: 0.000ns
The critical path consists of the following:

 <State 181>: 0.000ns
The critical path consists of the following:

 <State 182>: 0.000ns
The critical path consists of the following:

 <State 183>: 0.000ns
The critical path consists of the following:

 <State 184>: 0.000ns
The critical path consists of the following:

 <State 185>: 0.000ns
The critical path consists of the following:

 <State 186>: 0.000ns
The critical path consists of the following:

 <State 187>: 0.000ns
The critical path consists of the following:

 <State 188>: 0.000ns
The critical path consists of the following:

 <State 189>: 0.000ns
The critical path consists of the following:

 <State 190>: 0.000ns
The critical path consists of the following:

 <State 191>: 0.000ns
The critical path consists of the following:

 <State 192>: 0.000ns
The critical path consists of the following:

 <State 193>: 0.000ns
The critical path consists of the following:

 <State 194>: 0.000ns
The critical path consists of the following:

 <State 195>: 0.000ns
The critical path consists of the following:

 <State 196>: 0.000ns
The critical path consists of the following:

 <State 197>: 0.000ns
The critical path consists of the following:

 <State 198>: 0.000ns
The critical path consists of the following:

 <State 199>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [732]  (3.579 ns)

 <State 200>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [732]  (3.579 ns)

 <State 201>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [732]  (3.579 ns)

 <State 202>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [732]  (3.579 ns)

 <State 203>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) [732]  (3.579 ns)

 <State 204>: 1.297ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln19', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:19) of variable 'bitcast_ln19', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:19 on array 'C' [734]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
