
firework_igniter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b824  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000087c  0800ba10  0800ba10  0001ba10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c28c  0800c28c  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800c28c  0800c28c  0001c28c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c294  0800c294  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c294  0800c294  0001c294  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c298  0800c298  0001c298  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800c29c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000248  200001e0  0800c47c  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000428  0800c47c  00020428  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b39d  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034f6  00000000  00000000  0003b5a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001500  00000000  00000000  0003eaa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013d0  00000000  00000000  0003ffa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022913  00000000  00000000  00041370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019510  00000000  00000000  00063c83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c0117  00000000  00000000  0007d193  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0013d2aa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007158  00000000  00000000  0013d300  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001e0 	.word	0x200001e0
 8000204:	00000000 	.word	0x00000000
 8000208:	0800b9f4 	.word	0x0800b9f4

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001e4 	.word	0x200001e4
 8000224:	0800b9f4 	.word	0x0800b9f4

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_fmul>:
 8000238:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800023c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000240:	bf1e      	ittt	ne
 8000242:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000246:	ea92 0f0c 	teqne	r2, ip
 800024a:	ea93 0f0c 	teqne	r3, ip
 800024e:	d06f      	beq.n	8000330 <__aeabi_fmul+0xf8>
 8000250:	441a      	add	r2, r3
 8000252:	ea80 0c01 	eor.w	ip, r0, r1
 8000256:	0240      	lsls	r0, r0, #9
 8000258:	bf18      	it	ne
 800025a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800025e:	d01e      	beq.n	800029e <__aeabi_fmul+0x66>
 8000260:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000264:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000268:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800026c:	fba0 3101 	umull	r3, r1, r0, r1
 8000270:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000274:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000278:	bf3e      	ittt	cc
 800027a:	0049      	lslcc	r1, r1, #1
 800027c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000280:	005b      	lslcc	r3, r3, #1
 8000282:	ea40 0001 	orr.w	r0, r0, r1
 8000286:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 800028a:	2afd      	cmp	r2, #253	; 0xfd
 800028c:	d81d      	bhi.n	80002ca <__aeabi_fmul+0x92>
 800028e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000292:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000296:	bf08      	it	eq
 8000298:	f020 0001 	biceq.w	r0, r0, #1
 800029c:	4770      	bx	lr
 800029e:	f090 0f00 	teq	r0, #0
 80002a2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80002a6:	bf08      	it	eq
 80002a8:	0249      	lsleq	r1, r1, #9
 80002aa:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80002ae:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80002b2:	3a7f      	subs	r2, #127	; 0x7f
 80002b4:	bfc2      	ittt	gt
 80002b6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80002ba:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80002be:	4770      	bxgt	lr
 80002c0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002c4:	f04f 0300 	mov.w	r3, #0
 80002c8:	3a01      	subs	r2, #1
 80002ca:	dc5d      	bgt.n	8000388 <__aeabi_fmul+0x150>
 80002cc:	f112 0f19 	cmn.w	r2, #25
 80002d0:	bfdc      	itt	le
 80002d2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80002d6:	4770      	bxle	lr
 80002d8:	f1c2 0200 	rsb	r2, r2, #0
 80002dc:	0041      	lsls	r1, r0, #1
 80002de:	fa21 f102 	lsr.w	r1, r1, r2
 80002e2:	f1c2 0220 	rsb	r2, r2, #32
 80002e6:	fa00 fc02 	lsl.w	ip, r0, r2
 80002ea:	ea5f 0031 	movs.w	r0, r1, rrx
 80002ee:	f140 0000 	adc.w	r0, r0, #0
 80002f2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80002f6:	bf08      	it	eq
 80002f8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80002fc:	4770      	bx	lr
 80002fe:	f092 0f00 	teq	r2, #0
 8000302:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000306:	bf02      	ittt	eq
 8000308:	0040      	lsleq	r0, r0, #1
 800030a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800030e:	3a01      	subeq	r2, #1
 8000310:	d0f9      	beq.n	8000306 <__aeabi_fmul+0xce>
 8000312:	ea40 000c 	orr.w	r0, r0, ip
 8000316:	f093 0f00 	teq	r3, #0
 800031a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800031e:	bf02      	ittt	eq
 8000320:	0049      	lsleq	r1, r1, #1
 8000322:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000326:	3b01      	subeq	r3, #1
 8000328:	d0f9      	beq.n	800031e <__aeabi_fmul+0xe6>
 800032a:	ea41 010c 	orr.w	r1, r1, ip
 800032e:	e78f      	b.n	8000250 <__aeabi_fmul+0x18>
 8000330:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000334:	ea92 0f0c 	teq	r2, ip
 8000338:	bf18      	it	ne
 800033a:	ea93 0f0c 	teqne	r3, ip
 800033e:	d00a      	beq.n	8000356 <__aeabi_fmul+0x11e>
 8000340:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000344:	bf18      	it	ne
 8000346:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800034a:	d1d8      	bne.n	80002fe <__aeabi_fmul+0xc6>
 800034c:	ea80 0001 	eor.w	r0, r0, r1
 8000350:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000354:	4770      	bx	lr
 8000356:	f090 0f00 	teq	r0, #0
 800035a:	bf17      	itett	ne
 800035c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000360:	4608      	moveq	r0, r1
 8000362:	f091 0f00 	teqne	r1, #0
 8000366:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800036a:	d014      	beq.n	8000396 <__aeabi_fmul+0x15e>
 800036c:	ea92 0f0c 	teq	r2, ip
 8000370:	d101      	bne.n	8000376 <__aeabi_fmul+0x13e>
 8000372:	0242      	lsls	r2, r0, #9
 8000374:	d10f      	bne.n	8000396 <__aeabi_fmul+0x15e>
 8000376:	ea93 0f0c 	teq	r3, ip
 800037a:	d103      	bne.n	8000384 <__aeabi_fmul+0x14c>
 800037c:	024b      	lsls	r3, r1, #9
 800037e:	bf18      	it	ne
 8000380:	4608      	movne	r0, r1
 8000382:	d108      	bne.n	8000396 <__aeabi_fmul+0x15e>
 8000384:	ea80 0001 	eor.w	r0, r0, r1
 8000388:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800038c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000390:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000394:	4770      	bx	lr
 8000396:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800039a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 800039e:	4770      	bx	lr

080003a0 <__aeabi_drsub>:
 80003a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80003a4:	e002      	b.n	80003ac <__adddf3>
 80003a6:	bf00      	nop

080003a8 <__aeabi_dsub>:
 80003a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080003ac <__adddf3>:
 80003ac:	b530      	push	{r4, r5, lr}
 80003ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003b6:	ea94 0f05 	teq	r4, r5
 80003ba:	bf08      	it	eq
 80003bc:	ea90 0f02 	teqeq	r0, r2
 80003c0:	bf1f      	itttt	ne
 80003c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d2:	f000 80e2 	beq.w	800059a <__adddf3+0x1ee>
 80003d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003de:	bfb8      	it	lt
 80003e0:	426d      	neglt	r5, r5
 80003e2:	dd0c      	ble.n	80003fe <__adddf3+0x52>
 80003e4:	442c      	add	r4, r5
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	ea82 0000 	eor.w	r0, r2, r0
 80003f2:	ea83 0101 	eor.w	r1, r3, r1
 80003f6:	ea80 0202 	eor.w	r2, r0, r2
 80003fa:	ea81 0303 	eor.w	r3, r1, r3
 80003fe:	2d36      	cmp	r5, #54	; 0x36
 8000400:	bf88      	it	hi
 8000402:	bd30      	pophi	{r4, r5, pc}
 8000404:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000408:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800040c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000410:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000414:	d002      	beq.n	800041c <__adddf3+0x70>
 8000416:	4240      	negs	r0, r0
 8000418:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800041c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000420:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000424:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000428:	d002      	beq.n	8000430 <__adddf3+0x84>
 800042a:	4252      	negs	r2, r2
 800042c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000430:	ea94 0f05 	teq	r4, r5
 8000434:	f000 80a7 	beq.w	8000586 <__adddf3+0x1da>
 8000438:	f1a4 0401 	sub.w	r4, r4, #1
 800043c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000440:	db0d      	blt.n	800045e <__adddf3+0xb2>
 8000442:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000446:	fa22 f205 	lsr.w	r2, r2, r5
 800044a:	1880      	adds	r0, r0, r2
 800044c:	f141 0100 	adc.w	r1, r1, #0
 8000450:	fa03 f20e 	lsl.w	r2, r3, lr
 8000454:	1880      	adds	r0, r0, r2
 8000456:	fa43 f305 	asr.w	r3, r3, r5
 800045a:	4159      	adcs	r1, r3
 800045c:	e00e      	b.n	800047c <__adddf3+0xd0>
 800045e:	f1a5 0520 	sub.w	r5, r5, #32
 8000462:	f10e 0e20 	add.w	lr, lr, #32
 8000466:	2a01      	cmp	r2, #1
 8000468:	fa03 fc0e 	lsl.w	ip, r3, lr
 800046c:	bf28      	it	cs
 800046e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000472:	fa43 f305 	asr.w	r3, r3, r5
 8000476:	18c0      	adds	r0, r0, r3
 8000478:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800047c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000480:	d507      	bpl.n	8000492 <__adddf3+0xe6>
 8000482:	f04f 0e00 	mov.w	lr, #0
 8000486:	f1dc 0c00 	rsbs	ip, ip, #0
 800048a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800048e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000492:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000496:	d31b      	bcc.n	80004d0 <__adddf3+0x124>
 8000498:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800049c:	d30c      	bcc.n	80004b8 <__adddf3+0x10c>
 800049e:	0849      	lsrs	r1, r1, #1
 80004a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004a8:	f104 0401 	add.w	r4, r4, #1
 80004ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004b4:	f080 809a 	bcs.w	80005ec <__adddf3+0x240>
 80004b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004bc:	bf08      	it	eq
 80004be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004c2:	f150 0000 	adcs.w	r0, r0, #0
 80004c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ca:	ea41 0105 	orr.w	r1, r1, r5
 80004ce:	bd30      	pop	{r4, r5, pc}
 80004d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004d4:	4140      	adcs	r0, r0
 80004d6:	eb41 0101 	adc.w	r1, r1, r1
 80004da:	3c01      	subs	r4, #1
 80004dc:	bf28      	it	cs
 80004de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004e2:	d2e9      	bcs.n	80004b8 <__adddf3+0x10c>
 80004e4:	f091 0f00 	teq	r1, #0
 80004e8:	bf04      	itt	eq
 80004ea:	4601      	moveq	r1, r0
 80004ec:	2000      	moveq	r0, #0
 80004ee:	fab1 f381 	clz	r3, r1
 80004f2:	bf08      	it	eq
 80004f4:	3320      	addeq	r3, #32
 80004f6:	f1a3 030b 	sub.w	r3, r3, #11
 80004fa:	f1b3 0220 	subs.w	r2, r3, #32
 80004fe:	da0c      	bge.n	800051a <__adddf3+0x16e>
 8000500:	320c      	adds	r2, #12
 8000502:	dd08      	ble.n	8000516 <__adddf3+0x16a>
 8000504:	f102 0c14 	add.w	ip, r2, #20
 8000508:	f1c2 020c 	rsb	r2, r2, #12
 800050c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000510:	fa21 f102 	lsr.w	r1, r1, r2
 8000514:	e00c      	b.n	8000530 <__adddf3+0x184>
 8000516:	f102 0214 	add.w	r2, r2, #20
 800051a:	bfd8      	it	le
 800051c:	f1c2 0c20 	rsble	ip, r2, #32
 8000520:	fa01 f102 	lsl.w	r1, r1, r2
 8000524:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000528:	bfdc      	itt	le
 800052a:	ea41 010c 	orrle.w	r1, r1, ip
 800052e:	4090      	lslle	r0, r2
 8000530:	1ae4      	subs	r4, r4, r3
 8000532:	bfa2      	ittt	ge
 8000534:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000538:	4329      	orrge	r1, r5
 800053a:	bd30      	popge	{r4, r5, pc}
 800053c:	ea6f 0404 	mvn.w	r4, r4
 8000540:	3c1f      	subs	r4, #31
 8000542:	da1c      	bge.n	800057e <__adddf3+0x1d2>
 8000544:	340c      	adds	r4, #12
 8000546:	dc0e      	bgt.n	8000566 <__adddf3+0x1ba>
 8000548:	f104 0414 	add.w	r4, r4, #20
 800054c:	f1c4 0220 	rsb	r2, r4, #32
 8000550:	fa20 f004 	lsr.w	r0, r0, r4
 8000554:	fa01 f302 	lsl.w	r3, r1, r2
 8000558:	ea40 0003 	orr.w	r0, r0, r3
 800055c:	fa21 f304 	lsr.w	r3, r1, r4
 8000560:	ea45 0103 	orr.w	r1, r5, r3
 8000564:	bd30      	pop	{r4, r5, pc}
 8000566:	f1c4 040c 	rsb	r4, r4, #12
 800056a:	f1c4 0220 	rsb	r2, r4, #32
 800056e:	fa20 f002 	lsr.w	r0, r0, r2
 8000572:	fa01 f304 	lsl.w	r3, r1, r4
 8000576:	ea40 0003 	orr.w	r0, r0, r3
 800057a:	4629      	mov	r1, r5
 800057c:	bd30      	pop	{r4, r5, pc}
 800057e:	fa21 f004 	lsr.w	r0, r1, r4
 8000582:	4629      	mov	r1, r5
 8000584:	bd30      	pop	{r4, r5, pc}
 8000586:	f094 0f00 	teq	r4, #0
 800058a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800058e:	bf06      	itte	eq
 8000590:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000594:	3401      	addeq	r4, #1
 8000596:	3d01      	subne	r5, #1
 8000598:	e74e      	b.n	8000438 <__adddf3+0x8c>
 800059a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800059e:	bf18      	it	ne
 80005a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005a4:	d029      	beq.n	80005fa <__adddf3+0x24e>
 80005a6:	ea94 0f05 	teq	r4, r5
 80005aa:	bf08      	it	eq
 80005ac:	ea90 0f02 	teqeq	r0, r2
 80005b0:	d005      	beq.n	80005be <__adddf3+0x212>
 80005b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005b6:	bf04      	itt	eq
 80005b8:	4619      	moveq	r1, r3
 80005ba:	4610      	moveq	r0, r2
 80005bc:	bd30      	pop	{r4, r5, pc}
 80005be:	ea91 0f03 	teq	r1, r3
 80005c2:	bf1e      	ittt	ne
 80005c4:	2100      	movne	r1, #0
 80005c6:	2000      	movne	r0, #0
 80005c8:	bd30      	popne	{r4, r5, pc}
 80005ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ce:	d105      	bne.n	80005dc <__adddf3+0x230>
 80005d0:	0040      	lsls	r0, r0, #1
 80005d2:	4149      	adcs	r1, r1
 80005d4:	bf28      	it	cs
 80005d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005da:	bd30      	pop	{r4, r5, pc}
 80005dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005e0:	bf3c      	itt	cc
 80005e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005e6:	bd30      	popcc	{r4, r5, pc}
 80005e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005f4:	f04f 0000 	mov.w	r0, #0
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005fe:	bf1a      	itte	ne
 8000600:	4619      	movne	r1, r3
 8000602:	4610      	movne	r0, r2
 8000604:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000608:	bf1c      	itt	ne
 800060a:	460b      	movne	r3, r1
 800060c:	4602      	movne	r2, r0
 800060e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000612:	bf06      	itte	eq
 8000614:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000618:	ea91 0f03 	teqeq	r1, r3
 800061c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000620:	bd30      	pop	{r4, r5, pc}
 8000622:	bf00      	nop

08000624 <__aeabi_ui2d>:
 8000624:	f090 0f00 	teq	r0, #0
 8000628:	bf04      	itt	eq
 800062a:	2100      	moveq	r1, #0
 800062c:	4770      	bxeq	lr
 800062e:	b530      	push	{r4, r5, lr}
 8000630:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000634:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000638:	f04f 0500 	mov.w	r5, #0
 800063c:	f04f 0100 	mov.w	r1, #0
 8000640:	e750      	b.n	80004e4 <__adddf3+0x138>
 8000642:	bf00      	nop

08000644 <__aeabi_i2d>:
 8000644:	f090 0f00 	teq	r0, #0
 8000648:	bf04      	itt	eq
 800064a:	2100      	moveq	r1, #0
 800064c:	4770      	bxeq	lr
 800064e:	b530      	push	{r4, r5, lr}
 8000650:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000654:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000658:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800065c:	bf48      	it	mi
 800065e:	4240      	negmi	r0, r0
 8000660:	f04f 0100 	mov.w	r1, #0
 8000664:	e73e      	b.n	80004e4 <__adddf3+0x138>
 8000666:	bf00      	nop

08000668 <__aeabi_f2d>:
 8000668:	0042      	lsls	r2, r0, #1
 800066a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800066e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000672:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000676:	bf1f      	itttt	ne
 8000678:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800067c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000680:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000684:	4770      	bxne	lr
 8000686:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800068a:	bf08      	it	eq
 800068c:	4770      	bxeq	lr
 800068e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000692:	bf04      	itt	eq
 8000694:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000698:	4770      	bxeq	lr
 800069a:	b530      	push	{r4, r5, lr}
 800069c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80006a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006a8:	e71c      	b.n	80004e4 <__adddf3+0x138>
 80006aa:	bf00      	nop

080006ac <__aeabi_ul2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f04f 0500 	mov.w	r5, #0
 80006ba:	e00a      	b.n	80006d2 <__aeabi_l2d+0x16>

080006bc <__aeabi_l2d>:
 80006bc:	ea50 0201 	orrs.w	r2, r0, r1
 80006c0:	bf08      	it	eq
 80006c2:	4770      	bxeq	lr
 80006c4:	b530      	push	{r4, r5, lr}
 80006c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006ca:	d502      	bpl.n	80006d2 <__aeabi_l2d+0x16>
 80006cc:	4240      	negs	r0, r0
 80006ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006de:	f43f aed8 	beq.w	8000492 <__adddf3+0xe6>
 80006e2:	f04f 0203 	mov.w	r2, #3
 80006e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ea:	bf18      	it	ne
 80006ec:	3203      	addne	r2, #3
 80006ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006f2:	bf18      	it	ne
 80006f4:	3203      	addne	r2, #3
 80006f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006fa:	f1c2 0320 	rsb	r3, r2, #32
 80006fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000702:	fa20 f002 	lsr.w	r0, r0, r2
 8000706:	fa01 fe03 	lsl.w	lr, r1, r3
 800070a:	ea40 000e 	orr.w	r0, r0, lr
 800070e:	fa21 f102 	lsr.w	r1, r1, r2
 8000712:	4414      	add	r4, r2
 8000714:	e6bd      	b.n	8000492 <__adddf3+0xe6>
 8000716:	bf00      	nop

08000718 <__aeabi_dmul>:
 8000718:	b570      	push	{r4, r5, r6, lr}
 800071a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800071e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000722:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000726:	bf1d      	ittte	ne
 8000728:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800072c:	ea94 0f0c 	teqne	r4, ip
 8000730:	ea95 0f0c 	teqne	r5, ip
 8000734:	f000 f8de 	bleq	80008f4 <__aeabi_dmul+0x1dc>
 8000738:	442c      	add	r4, r5
 800073a:	ea81 0603 	eor.w	r6, r1, r3
 800073e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000742:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000746:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800074a:	bf18      	it	ne
 800074c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000750:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000754:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000758:	d038      	beq.n	80007cc <__aeabi_dmul+0xb4>
 800075a:	fba0 ce02 	umull	ip, lr, r0, r2
 800075e:	f04f 0500 	mov.w	r5, #0
 8000762:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000766:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800076a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800076e:	f04f 0600 	mov.w	r6, #0
 8000772:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000776:	f09c 0f00 	teq	ip, #0
 800077a:	bf18      	it	ne
 800077c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000780:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000784:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000788:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800078c:	d204      	bcs.n	8000798 <__aeabi_dmul+0x80>
 800078e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000792:	416d      	adcs	r5, r5
 8000794:	eb46 0606 	adc.w	r6, r6, r6
 8000798:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800079c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80007a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80007a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80007a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80007ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80007b0:	bf88      	it	hi
 80007b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80007b6:	d81e      	bhi.n	80007f6 <__aeabi_dmul+0xde>
 80007b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80007bc:	bf08      	it	eq
 80007be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80007c2:	f150 0000 	adcs.w	r0, r0, #0
 80007c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80007d0:	ea46 0101 	orr.w	r1, r6, r1
 80007d4:	ea40 0002 	orr.w	r0, r0, r2
 80007d8:	ea81 0103 	eor.w	r1, r1, r3
 80007dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007e0:	bfc2      	ittt	gt
 80007e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007ea:	bd70      	popgt	{r4, r5, r6, pc}
 80007ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80007f0:	f04f 0e00 	mov.w	lr, #0
 80007f4:	3c01      	subs	r4, #1
 80007f6:	f300 80ab 	bgt.w	8000950 <__aeabi_dmul+0x238>
 80007fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80007fe:	bfde      	ittt	le
 8000800:	2000      	movle	r0, #0
 8000802:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000806:	bd70      	pople	{r4, r5, r6, pc}
 8000808:	f1c4 0400 	rsb	r4, r4, #0
 800080c:	3c20      	subs	r4, #32
 800080e:	da35      	bge.n	800087c <__aeabi_dmul+0x164>
 8000810:	340c      	adds	r4, #12
 8000812:	dc1b      	bgt.n	800084c <__aeabi_dmul+0x134>
 8000814:	f104 0414 	add.w	r4, r4, #20
 8000818:	f1c4 0520 	rsb	r5, r4, #32
 800081c:	fa00 f305 	lsl.w	r3, r0, r5
 8000820:	fa20 f004 	lsr.w	r0, r0, r4
 8000824:	fa01 f205 	lsl.w	r2, r1, r5
 8000828:	ea40 0002 	orr.w	r0, r0, r2
 800082c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000830:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000834:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000838:	fa21 f604 	lsr.w	r6, r1, r4
 800083c:	eb42 0106 	adc.w	r1, r2, r6
 8000840:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000844:	bf08      	it	eq
 8000846:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800084a:	bd70      	pop	{r4, r5, r6, pc}
 800084c:	f1c4 040c 	rsb	r4, r4, #12
 8000850:	f1c4 0520 	rsb	r5, r4, #32
 8000854:	fa00 f304 	lsl.w	r3, r0, r4
 8000858:	fa20 f005 	lsr.w	r0, r0, r5
 800085c:	fa01 f204 	lsl.w	r2, r1, r4
 8000860:	ea40 0002 	orr.w	r0, r0, r2
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000868:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800086c:	f141 0100 	adc.w	r1, r1, #0
 8000870:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000874:	bf08      	it	eq
 8000876:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800087a:	bd70      	pop	{r4, r5, r6, pc}
 800087c:	f1c4 0520 	rsb	r5, r4, #32
 8000880:	fa00 f205 	lsl.w	r2, r0, r5
 8000884:	ea4e 0e02 	orr.w	lr, lr, r2
 8000888:	fa20 f304 	lsr.w	r3, r0, r4
 800088c:	fa01 f205 	lsl.w	r2, r1, r5
 8000890:	ea43 0302 	orr.w	r3, r3, r2
 8000894:	fa21 f004 	lsr.w	r0, r1, r4
 8000898:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800089c:	fa21 f204 	lsr.w	r2, r1, r4
 80008a0:	ea20 0002 	bic.w	r0, r0, r2
 80008a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80008a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80008ac:	bf08      	it	eq
 80008ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80008b2:	bd70      	pop	{r4, r5, r6, pc}
 80008b4:	f094 0f00 	teq	r4, #0
 80008b8:	d10f      	bne.n	80008da <__aeabi_dmul+0x1c2>
 80008ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80008be:	0040      	lsls	r0, r0, #1
 80008c0:	eb41 0101 	adc.w	r1, r1, r1
 80008c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c8:	bf08      	it	eq
 80008ca:	3c01      	subeq	r4, #1
 80008cc:	d0f7      	beq.n	80008be <__aeabi_dmul+0x1a6>
 80008ce:	ea41 0106 	orr.w	r1, r1, r6
 80008d2:	f095 0f00 	teq	r5, #0
 80008d6:	bf18      	it	ne
 80008d8:	4770      	bxne	lr
 80008da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80008de:	0052      	lsls	r2, r2, #1
 80008e0:	eb43 0303 	adc.w	r3, r3, r3
 80008e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80008e8:	bf08      	it	eq
 80008ea:	3d01      	subeq	r5, #1
 80008ec:	d0f7      	beq.n	80008de <__aeabi_dmul+0x1c6>
 80008ee:	ea43 0306 	orr.w	r3, r3, r6
 80008f2:	4770      	bx	lr
 80008f4:	ea94 0f0c 	teq	r4, ip
 80008f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008fc:	bf18      	it	ne
 80008fe:	ea95 0f0c 	teqne	r5, ip
 8000902:	d00c      	beq.n	800091e <__aeabi_dmul+0x206>
 8000904:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000908:	bf18      	it	ne
 800090a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800090e:	d1d1      	bne.n	80008b4 <__aeabi_dmul+0x19c>
 8000910:	ea81 0103 	eor.w	r1, r1, r3
 8000914:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000918:	f04f 0000 	mov.w	r0, #0
 800091c:	bd70      	pop	{r4, r5, r6, pc}
 800091e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000922:	bf06      	itte	eq
 8000924:	4610      	moveq	r0, r2
 8000926:	4619      	moveq	r1, r3
 8000928:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800092c:	d019      	beq.n	8000962 <__aeabi_dmul+0x24a>
 800092e:	ea94 0f0c 	teq	r4, ip
 8000932:	d102      	bne.n	800093a <__aeabi_dmul+0x222>
 8000934:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000938:	d113      	bne.n	8000962 <__aeabi_dmul+0x24a>
 800093a:	ea95 0f0c 	teq	r5, ip
 800093e:	d105      	bne.n	800094c <__aeabi_dmul+0x234>
 8000940:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000944:	bf1c      	itt	ne
 8000946:	4610      	movne	r0, r2
 8000948:	4619      	movne	r1, r3
 800094a:	d10a      	bne.n	8000962 <__aeabi_dmul+0x24a>
 800094c:	ea81 0103 	eor.w	r1, r1, r3
 8000950:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000954:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000958:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800095c:	f04f 0000 	mov.w	r0, #0
 8000960:	bd70      	pop	{r4, r5, r6, pc}
 8000962:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000966:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800096a:	bd70      	pop	{r4, r5, r6, pc}

0800096c <__aeabi_ddiv>:
 800096c:	b570      	push	{r4, r5, r6, lr}
 800096e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000972:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000976:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800097a:	bf1d      	ittte	ne
 800097c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000980:	ea94 0f0c 	teqne	r4, ip
 8000984:	ea95 0f0c 	teqne	r5, ip
 8000988:	f000 f8a7 	bleq	8000ada <__aeabi_ddiv+0x16e>
 800098c:	eba4 0405 	sub.w	r4, r4, r5
 8000990:	ea81 0e03 	eor.w	lr, r1, r3
 8000994:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000998:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800099c:	f000 8088 	beq.w	8000ab0 <__aeabi_ddiv+0x144>
 80009a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80009a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80009a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80009ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80009b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80009b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80009b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80009bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80009c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80009c4:	429d      	cmp	r5, r3
 80009c6:	bf08      	it	eq
 80009c8:	4296      	cmpeq	r6, r2
 80009ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80009ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80009d2:	d202      	bcs.n	80009da <__aeabi_ddiv+0x6e>
 80009d4:	085b      	lsrs	r3, r3, #1
 80009d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80009da:	1ab6      	subs	r6, r6, r2
 80009dc:	eb65 0503 	sbc.w	r5, r5, r3
 80009e0:	085b      	lsrs	r3, r3, #1
 80009e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80009ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80009ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80009f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009f6:	bf22      	ittt	cs
 80009f8:	1ab6      	subcs	r6, r6, r2
 80009fa:	4675      	movcs	r5, lr
 80009fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000a00:	085b      	lsrs	r3, r3, #1
 8000a02:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a06:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a0a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a0e:	bf22      	ittt	cs
 8000a10:	1ab6      	subcs	r6, r6, r2
 8000a12:	4675      	movcs	r5, lr
 8000a14:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000a18:	085b      	lsrs	r3, r3, #1
 8000a1a:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a1e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a22:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a26:	bf22      	ittt	cs
 8000a28:	1ab6      	subcs	r6, r6, r2
 8000a2a:	4675      	movcs	r5, lr
 8000a2c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a30:	085b      	lsrs	r3, r3, #1
 8000a32:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a36:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a3a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a3e:	bf22      	ittt	cs
 8000a40:	1ab6      	subcs	r6, r6, r2
 8000a42:	4675      	movcs	r5, lr
 8000a44:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a48:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a4c:	d018      	beq.n	8000a80 <__aeabi_ddiv+0x114>
 8000a4e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a52:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a56:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a5a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a5e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a62:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a66:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a6a:	d1c0      	bne.n	80009ee <__aeabi_ddiv+0x82>
 8000a6c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a70:	d10b      	bne.n	8000a8a <__aeabi_ddiv+0x11e>
 8000a72:	ea41 0100 	orr.w	r1, r1, r0
 8000a76:	f04f 0000 	mov.w	r0, #0
 8000a7a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000a7e:	e7b6      	b.n	80009ee <__aeabi_ddiv+0x82>
 8000a80:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a84:	bf04      	itt	eq
 8000a86:	4301      	orreq	r1, r0
 8000a88:	2000      	moveq	r0, #0
 8000a8a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000a8e:	bf88      	it	hi
 8000a90:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000a94:	f63f aeaf 	bhi.w	80007f6 <__aeabi_dmul+0xde>
 8000a98:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a9c:	bf04      	itt	eq
 8000a9e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000aa2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000aa6:	f150 0000 	adcs.w	r0, r0, #0
 8000aaa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000aae:	bd70      	pop	{r4, r5, r6, pc}
 8000ab0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000ab4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000ab8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000abc:	bfc2      	ittt	gt
 8000abe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000ac2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000ac6:	bd70      	popgt	{r4, r5, r6, pc}
 8000ac8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000acc:	f04f 0e00 	mov.w	lr, #0
 8000ad0:	3c01      	subs	r4, #1
 8000ad2:	e690      	b.n	80007f6 <__aeabi_dmul+0xde>
 8000ad4:	ea45 0e06 	orr.w	lr, r5, r6
 8000ad8:	e68d      	b.n	80007f6 <__aeabi_dmul+0xde>
 8000ada:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000ade:	ea94 0f0c 	teq	r4, ip
 8000ae2:	bf08      	it	eq
 8000ae4:	ea95 0f0c 	teqeq	r5, ip
 8000ae8:	f43f af3b 	beq.w	8000962 <__aeabi_dmul+0x24a>
 8000aec:	ea94 0f0c 	teq	r4, ip
 8000af0:	d10a      	bne.n	8000b08 <__aeabi_ddiv+0x19c>
 8000af2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000af6:	f47f af34 	bne.w	8000962 <__aeabi_dmul+0x24a>
 8000afa:	ea95 0f0c 	teq	r5, ip
 8000afe:	f47f af25 	bne.w	800094c <__aeabi_dmul+0x234>
 8000b02:	4610      	mov	r0, r2
 8000b04:	4619      	mov	r1, r3
 8000b06:	e72c      	b.n	8000962 <__aeabi_dmul+0x24a>
 8000b08:	ea95 0f0c 	teq	r5, ip
 8000b0c:	d106      	bne.n	8000b1c <__aeabi_ddiv+0x1b0>
 8000b0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000b12:	f43f aefd 	beq.w	8000910 <__aeabi_dmul+0x1f8>
 8000b16:	4610      	mov	r0, r2
 8000b18:	4619      	mov	r1, r3
 8000b1a:	e722      	b.n	8000962 <__aeabi_dmul+0x24a>
 8000b1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000b20:	bf18      	it	ne
 8000b22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000b26:	f47f aec5 	bne.w	80008b4 <__aeabi_dmul+0x19c>
 8000b2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000b2e:	f47f af0d 	bne.w	800094c <__aeabi_dmul+0x234>
 8000b32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000b36:	f47f aeeb 	bne.w	8000910 <__aeabi_dmul+0x1f8>
 8000b3a:	e712      	b.n	8000962 <__aeabi_dmul+0x24a>

08000b3c <__gedf2>:
 8000b3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000b40:	e006      	b.n	8000b50 <__cmpdf2+0x4>
 8000b42:	bf00      	nop

08000b44 <__ledf2>:
 8000b44:	f04f 0c01 	mov.w	ip, #1
 8000b48:	e002      	b.n	8000b50 <__cmpdf2+0x4>
 8000b4a:	bf00      	nop

08000b4c <__cmpdf2>:
 8000b4c:	f04f 0c01 	mov.w	ip, #1
 8000b50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	bf18      	it	ne
 8000b62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b66:	d01b      	beq.n	8000ba0 <__cmpdf2+0x54>
 8000b68:	b001      	add	sp, #4
 8000b6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b6e:	bf0c      	ite	eq
 8000b70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b74:	ea91 0f03 	teqne	r1, r3
 8000b78:	bf02      	ittt	eq
 8000b7a:	ea90 0f02 	teqeq	r0, r2
 8000b7e:	2000      	moveq	r0, #0
 8000b80:	4770      	bxeq	lr
 8000b82:	f110 0f00 	cmn.w	r0, #0
 8000b86:	ea91 0f03 	teq	r1, r3
 8000b8a:	bf58      	it	pl
 8000b8c:	4299      	cmppl	r1, r3
 8000b8e:	bf08      	it	eq
 8000b90:	4290      	cmpeq	r0, r2
 8000b92:	bf2c      	ite	cs
 8000b94:	17d8      	asrcs	r0, r3, #31
 8000b96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b9a:	f040 0001 	orr.w	r0, r0, #1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba8:	d102      	bne.n	8000bb0 <__cmpdf2+0x64>
 8000baa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000bae:	d107      	bne.n	8000bc0 <__cmpdf2+0x74>
 8000bb0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb8:	d1d6      	bne.n	8000b68 <__cmpdf2+0x1c>
 8000bba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bbe:	d0d3      	beq.n	8000b68 <__cmpdf2+0x1c>
 8000bc0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_cdrcmple>:
 8000bc8:	4684      	mov	ip, r0
 8000bca:	4610      	mov	r0, r2
 8000bcc:	4662      	mov	r2, ip
 8000bce:	468c      	mov	ip, r1
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	4663      	mov	r3, ip
 8000bd4:	e000      	b.n	8000bd8 <__aeabi_cdcmpeq>
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_cdcmpeq>:
 8000bd8:	b501      	push	{r0, lr}
 8000bda:	f7ff ffb7 	bl	8000b4c <__cmpdf2>
 8000bde:	2800      	cmp	r0, #0
 8000be0:	bf48      	it	mi
 8000be2:	f110 0f00 	cmnmi.w	r0, #0
 8000be6:	bd01      	pop	{r0, pc}

08000be8 <__aeabi_dcmpeq>:
 8000be8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bec:	f7ff fff4 	bl	8000bd8 <__aeabi_cdcmpeq>
 8000bf0:	bf0c      	ite	eq
 8000bf2:	2001      	moveq	r0, #1
 8000bf4:	2000      	movne	r0, #0
 8000bf6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bfa:	bf00      	nop

08000bfc <__aeabi_dcmplt>:
 8000bfc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c00:	f7ff ffea 	bl	8000bd8 <__aeabi_cdcmpeq>
 8000c04:	bf34      	ite	cc
 8000c06:	2001      	movcc	r0, #1
 8000c08:	2000      	movcs	r0, #0
 8000c0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c0e:	bf00      	nop

08000c10 <__aeabi_dcmple>:
 8000c10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c14:	f7ff ffe0 	bl	8000bd8 <__aeabi_cdcmpeq>
 8000c18:	bf94      	ite	ls
 8000c1a:	2001      	movls	r0, #1
 8000c1c:	2000      	movhi	r0, #0
 8000c1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c22:	bf00      	nop

08000c24 <__aeabi_dcmpge>:
 8000c24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c28:	f7ff ffce 	bl	8000bc8 <__aeabi_cdrcmple>
 8000c2c:	bf94      	ite	ls
 8000c2e:	2001      	movls	r0, #1
 8000c30:	2000      	movhi	r0, #0
 8000c32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c36:	bf00      	nop

08000c38 <__aeabi_dcmpgt>:
 8000c38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c3c:	f7ff ffc4 	bl	8000bc8 <__aeabi_cdrcmple>
 8000c40:	bf34      	ite	cc
 8000c42:	2001      	movcc	r0, #1
 8000c44:	2000      	movcs	r0, #0
 8000c46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c4a:	bf00      	nop

08000c4c <__aeabi_dcmpun>:
 8000c4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c54:	d102      	bne.n	8000c5c <__aeabi_dcmpun+0x10>
 8000c56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c5a:	d10a      	bne.n	8000c72 <__aeabi_dcmpun+0x26>
 8000c5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c64:	d102      	bne.n	8000c6c <__aeabi_dcmpun+0x20>
 8000c66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c6a:	d102      	bne.n	8000c72 <__aeabi_dcmpun+0x26>
 8000c6c:	f04f 0000 	mov.w	r0, #0
 8000c70:	4770      	bx	lr
 8000c72:	f04f 0001 	mov.w	r0, #1
 8000c76:	4770      	bx	lr

08000c78 <__aeabi_d2iz>:
 8000c78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c80:	d215      	bcs.n	8000cae <__aeabi_d2iz+0x36>
 8000c82:	d511      	bpl.n	8000ca8 <__aeabi_d2iz+0x30>
 8000c84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c8c:	d912      	bls.n	8000cb4 <__aeabi_d2iz+0x3c>
 8000c8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ca2:	bf18      	it	ne
 8000ca4:	4240      	negne	r0, r0
 8000ca6:	4770      	bx	lr
 8000ca8:	f04f 0000 	mov.w	r0, #0
 8000cac:	4770      	bx	lr
 8000cae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000cb2:	d105      	bne.n	8000cc0 <__aeabi_d2iz+0x48>
 8000cb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000cb8:	bf08      	it	eq
 8000cba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000cbe:	4770      	bx	lr
 8000cc0:	f04f 0000 	mov.w	r0, #0
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_d2uiz>:
 8000cc8:	004a      	lsls	r2, r1, #1
 8000cca:	d211      	bcs.n	8000cf0 <__aeabi_d2uiz+0x28>
 8000ccc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000cd0:	d211      	bcs.n	8000cf6 <__aeabi_d2uiz+0x2e>
 8000cd2:	d50d      	bpl.n	8000cf0 <__aeabi_d2uiz+0x28>
 8000cd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000cd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000cdc:	d40e      	bmi.n	8000cfc <__aeabi_d2uiz+0x34>
 8000cde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ce2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ce6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000cea:	fa23 f002 	lsr.w	r0, r3, r2
 8000cee:	4770      	bx	lr
 8000cf0:	f04f 0000 	mov.w	r0, #0
 8000cf4:	4770      	bx	lr
 8000cf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000cfa:	d102      	bne.n	8000d02 <__aeabi_d2uiz+0x3a>
 8000cfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000d00:	4770      	bx	lr
 8000d02:	f04f 0000 	mov.w	r0, #0
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2f>:
 8000d08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000d0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000d10:	bf24      	itt	cs
 8000d12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000d16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000d1a:	d90d      	bls.n	8000d38 <__aeabi_d2f+0x30>
 8000d1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000d24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000d28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000d2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000d30:	bf08      	it	eq
 8000d32:	f020 0001 	biceq.w	r0, r0, #1
 8000d36:	4770      	bx	lr
 8000d38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000d3c:	d121      	bne.n	8000d82 <__aeabi_d2f+0x7a>
 8000d3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000d42:	bfbc      	itt	lt
 8000d44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000d48:	4770      	bxlt	lr
 8000d4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000d4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000d52:	f1c2 0218 	rsb	r2, r2, #24
 8000d56:	f1c2 0c20 	rsb	ip, r2, #32
 8000d5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000d5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000d62:	bf18      	it	ne
 8000d64:	f040 0001 	orrne.w	r0, r0, #1
 8000d68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000d6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000d70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000d74:	ea40 000c 	orr.w	r0, r0, ip
 8000d78:	fa23 f302 	lsr.w	r3, r3, r2
 8000d7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d80:	e7cc      	b.n	8000d1c <__aeabi_d2f+0x14>
 8000d82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d86:	d107      	bne.n	8000d98 <__aeabi_d2f+0x90>
 8000d88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000d92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000d96:	4770      	bxne	lr
 8000d98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000d9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000da0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop

08000da8 <__aeabi_frsub>:
 8000da8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000dac:	e002      	b.n	8000db4 <__addsf3>
 8000dae:	bf00      	nop

08000db0 <__aeabi_fsub>:
 8000db0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000db4 <__addsf3>:
 8000db4:	0042      	lsls	r2, r0, #1
 8000db6:	bf1f      	itttt	ne
 8000db8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000dbc:	ea92 0f03 	teqne	r2, r3
 8000dc0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000dc4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dc8:	d06a      	beq.n	8000ea0 <__addsf3+0xec>
 8000dca:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000dce:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000dd2:	bfc1      	itttt	gt
 8000dd4:	18d2      	addgt	r2, r2, r3
 8000dd6:	4041      	eorgt	r1, r0
 8000dd8:	4048      	eorgt	r0, r1
 8000dda:	4041      	eorgt	r1, r0
 8000ddc:	bfb8      	it	lt
 8000dde:	425b      	neglt	r3, r3
 8000de0:	2b19      	cmp	r3, #25
 8000de2:	bf88      	it	hi
 8000de4:	4770      	bxhi	lr
 8000de6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000dea:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dee:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000df2:	bf18      	it	ne
 8000df4:	4240      	negne	r0, r0
 8000df6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000dfa:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000dfe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000e02:	bf18      	it	ne
 8000e04:	4249      	negne	r1, r1
 8000e06:	ea92 0f03 	teq	r2, r3
 8000e0a:	d03f      	beq.n	8000e8c <__addsf3+0xd8>
 8000e0c:	f1a2 0201 	sub.w	r2, r2, #1
 8000e10:	fa41 fc03 	asr.w	ip, r1, r3
 8000e14:	eb10 000c 	adds.w	r0, r0, ip
 8000e18:	f1c3 0320 	rsb	r3, r3, #32
 8000e1c:	fa01 f103 	lsl.w	r1, r1, r3
 8000e20:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000e24:	d502      	bpl.n	8000e2c <__addsf3+0x78>
 8000e26:	4249      	negs	r1, r1
 8000e28:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000e2c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000e30:	d313      	bcc.n	8000e5a <__addsf3+0xa6>
 8000e32:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000e36:	d306      	bcc.n	8000e46 <__addsf3+0x92>
 8000e38:	0840      	lsrs	r0, r0, #1
 8000e3a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000e3e:	f102 0201 	add.w	r2, r2, #1
 8000e42:	2afe      	cmp	r2, #254	; 0xfe
 8000e44:	d251      	bcs.n	8000eea <__addsf3+0x136>
 8000e46:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000e4a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e4e:	bf08      	it	eq
 8000e50:	f020 0001 	biceq.w	r0, r0, #1
 8000e54:	ea40 0003 	orr.w	r0, r0, r3
 8000e58:	4770      	bx	lr
 8000e5a:	0049      	lsls	r1, r1, #1
 8000e5c:	eb40 0000 	adc.w	r0, r0, r0
 8000e60:	3a01      	subs	r2, #1
 8000e62:	bf28      	it	cs
 8000e64:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000e68:	d2ed      	bcs.n	8000e46 <__addsf3+0x92>
 8000e6a:	fab0 fc80 	clz	ip, r0
 8000e6e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000e72:	ebb2 020c 	subs.w	r2, r2, ip
 8000e76:	fa00 f00c 	lsl.w	r0, r0, ip
 8000e7a:	bfaa      	itet	ge
 8000e7c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000e80:	4252      	neglt	r2, r2
 8000e82:	4318      	orrge	r0, r3
 8000e84:	bfbc      	itt	lt
 8000e86:	40d0      	lsrlt	r0, r2
 8000e88:	4318      	orrlt	r0, r3
 8000e8a:	4770      	bx	lr
 8000e8c:	f092 0f00 	teq	r2, #0
 8000e90:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000e94:	bf06      	itte	eq
 8000e96:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000e9a:	3201      	addeq	r2, #1
 8000e9c:	3b01      	subne	r3, #1
 8000e9e:	e7b5      	b.n	8000e0c <__addsf3+0x58>
 8000ea0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ea4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ea8:	bf18      	it	ne
 8000eaa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000eae:	d021      	beq.n	8000ef4 <__addsf3+0x140>
 8000eb0:	ea92 0f03 	teq	r2, r3
 8000eb4:	d004      	beq.n	8000ec0 <__addsf3+0x10c>
 8000eb6:	f092 0f00 	teq	r2, #0
 8000eba:	bf08      	it	eq
 8000ebc:	4608      	moveq	r0, r1
 8000ebe:	4770      	bx	lr
 8000ec0:	ea90 0f01 	teq	r0, r1
 8000ec4:	bf1c      	itt	ne
 8000ec6:	2000      	movne	r0, #0
 8000ec8:	4770      	bxne	lr
 8000eca:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000ece:	d104      	bne.n	8000eda <__addsf3+0x126>
 8000ed0:	0040      	lsls	r0, r0, #1
 8000ed2:	bf28      	it	cs
 8000ed4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	4770      	bx	lr
 8000eda:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000ede:	bf3c      	itt	cc
 8000ee0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ee4:	4770      	bxcc	lr
 8000ee6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000eea:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000eee:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ef2:	4770      	bx	lr
 8000ef4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ef8:	bf16      	itet	ne
 8000efa:	4608      	movne	r0, r1
 8000efc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000f00:	4601      	movne	r1, r0
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	bf06      	itte	eq
 8000f06:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000f0a:	ea90 0f01 	teqeq	r0, r1
 8000f0e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000f12:	4770      	bx	lr

08000f14 <__aeabi_ui2f>:
 8000f14:	f04f 0300 	mov.w	r3, #0
 8000f18:	e004      	b.n	8000f24 <__aeabi_i2f+0x8>
 8000f1a:	bf00      	nop

08000f1c <__aeabi_i2f>:
 8000f1c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000f20:	bf48      	it	mi
 8000f22:	4240      	negmi	r0, r0
 8000f24:	ea5f 0c00 	movs.w	ip, r0
 8000f28:	bf08      	it	eq
 8000f2a:	4770      	bxeq	lr
 8000f2c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000f30:	4601      	mov	r1, r0
 8000f32:	f04f 0000 	mov.w	r0, #0
 8000f36:	e01c      	b.n	8000f72 <__aeabi_l2f+0x2a>

08000f38 <__aeabi_ul2f>:
 8000f38:	ea50 0201 	orrs.w	r2, r0, r1
 8000f3c:	bf08      	it	eq
 8000f3e:	4770      	bxeq	lr
 8000f40:	f04f 0300 	mov.w	r3, #0
 8000f44:	e00a      	b.n	8000f5c <__aeabi_l2f+0x14>
 8000f46:	bf00      	nop

08000f48 <__aeabi_l2f>:
 8000f48:	ea50 0201 	orrs.w	r2, r0, r1
 8000f4c:	bf08      	it	eq
 8000f4e:	4770      	bxeq	lr
 8000f50:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000f54:	d502      	bpl.n	8000f5c <__aeabi_l2f+0x14>
 8000f56:	4240      	negs	r0, r0
 8000f58:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f5c:	ea5f 0c01 	movs.w	ip, r1
 8000f60:	bf02      	ittt	eq
 8000f62:	4684      	moveq	ip, r0
 8000f64:	4601      	moveq	r1, r0
 8000f66:	2000      	moveq	r0, #0
 8000f68:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000f6c:	bf08      	it	eq
 8000f6e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000f72:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000f76:	fabc f28c 	clz	r2, ip
 8000f7a:	3a08      	subs	r2, #8
 8000f7c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000f80:	db10      	blt.n	8000fa4 <__aeabi_l2f+0x5c>
 8000f82:	fa01 fc02 	lsl.w	ip, r1, r2
 8000f86:	4463      	add	r3, ip
 8000f88:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f8c:	f1c2 0220 	rsb	r2, r2, #32
 8000f90:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000f94:	fa20 f202 	lsr.w	r2, r0, r2
 8000f98:	eb43 0002 	adc.w	r0, r3, r2
 8000f9c:	bf08      	it	eq
 8000f9e:	f020 0001 	biceq.w	r0, r0, #1
 8000fa2:	4770      	bx	lr
 8000fa4:	f102 0220 	add.w	r2, r2, #32
 8000fa8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000fac:	f1c2 0220 	rsb	r2, r2, #32
 8000fb0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000fb4:	fa21 f202 	lsr.w	r2, r1, r2
 8000fb8:	eb43 0002 	adc.w	r0, r3, r2
 8000fbc:	bf08      	it	eq
 8000fbe:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000fc2:	4770      	bx	lr

08000fc4 <__gesf2>:
 8000fc4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fc8:	e006      	b.n	8000fd8 <__cmpsf2+0x4>
 8000fca:	bf00      	nop

08000fcc <__lesf2>:
 8000fcc:	f04f 0c01 	mov.w	ip, #1
 8000fd0:	e002      	b.n	8000fd8 <__cmpsf2+0x4>
 8000fd2:	bf00      	nop

08000fd4 <__cmpsf2>:
 8000fd4:	f04f 0c01 	mov.w	ip, #1
 8000fd8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000fdc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fe0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fe4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fe8:	bf18      	it	ne
 8000fea:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fee:	d011      	beq.n	8001014 <__cmpsf2+0x40>
 8000ff0:	b001      	add	sp, #4
 8000ff2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000ff6:	bf18      	it	ne
 8000ff8:	ea90 0f01 	teqne	r0, r1
 8000ffc:	bf58      	it	pl
 8000ffe:	ebb2 0003 	subspl.w	r0, r2, r3
 8001002:	bf88      	it	hi
 8001004:	17c8      	asrhi	r0, r1, #31
 8001006:	bf38      	it	cc
 8001008:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800100c:	bf18      	it	ne
 800100e:	f040 0001 	orrne.w	r0, r0, #1
 8001012:	4770      	bx	lr
 8001014:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001018:	d102      	bne.n	8001020 <__cmpsf2+0x4c>
 800101a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800101e:	d105      	bne.n	800102c <__cmpsf2+0x58>
 8001020:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001024:	d1e4      	bne.n	8000ff0 <__cmpsf2+0x1c>
 8001026:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800102a:	d0e1      	beq.n	8000ff0 <__cmpsf2+0x1c>
 800102c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop

08001034 <__aeabi_cfrcmple>:
 8001034:	4684      	mov	ip, r0
 8001036:	4608      	mov	r0, r1
 8001038:	4661      	mov	r1, ip
 800103a:	e7ff      	b.n	800103c <__aeabi_cfcmpeq>

0800103c <__aeabi_cfcmpeq>:
 800103c:	b50f      	push	{r0, r1, r2, r3, lr}
 800103e:	f7ff ffc9 	bl	8000fd4 <__cmpsf2>
 8001042:	2800      	cmp	r0, #0
 8001044:	bf48      	it	mi
 8001046:	f110 0f00 	cmnmi.w	r0, #0
 800104a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800104c <__aeabi_fcmpeq>:
 800104c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001050:	f7ff fff4 	bl	800103c <__aeabi_cfcmpeq>
 8001054:	bf0c      	ite	eq
 8001056:	2001      	moveq	r0, #1
 8001058:	2000      	movne	r0, #0
 800105a:	f85d fb08 	ldr.w	pc, [sp], #8
 800105e:	bf00      	nop

08001060 <__aeabi_fcmplt>:
 8001060:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001064:	f7ff ffea 	bl	800103c <__aeabi_cfcmpeq>
 8001068:	bf34      	ite	cc
 800106a:	2001      	movcc	r0, #1
 800106c:	2000      	movcs	r0, #0
 800106e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001072:	bf00      	nop

08001074 <__aeabi_fcmple>:
 8001074:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001078:	f7ff ffe0 	bl	800103c <__aeabi_cfcmpeq>
 800107c:	bf94      	ite	ls
 800107e:	2001      	movls	r0, #1
 8001080:	2000      	movhi	r0, #0
 8001082:	f85d fb08 	ldr.w	pc, [sp], #8
 8001086:	bf00      	nop

08001088 <__aeabi_fcmpge>:
 8001088:	f84d ed08 	str.w	lr, [sp, #-8]!
 800108c:	f7ff ffd2 	bl	8001034 <__aeabi_cfrcmple>
 8001090:	bf94      	ite	ls
 8001092:	2001      	movls	r0, #1
 8001094:	2000      	movhi	r0, #0
 8001096:	f85d fb08 	ldr.w	pc, [sp], #8
 800109a:	bf00      	nop

0800109c <__aeabi_fcmpgt>:
 800109c:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010a0:	f7ff ffc8 	bl	8001034 <__aeabi_cfrcmple>
 80010a4:	bf34      	ite	cc
 80010a6:	2001      	movcc	r0, #1
 80010a8:	2000      	movcs	r0, #0
 80010aa:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ae:	bf00      	nop

080010b0 <__aeabi_uldivmod>:
 80010b0:	b953      	cbnz	r3, 80010c8 <__aeabi_uldivmod+0x18>
 80010b2:	b94a      	cbnz	r2, 80010c8 <__aeabi_uldivmod+0x18>
 80010b4:	2900      	cmp	r1, #0
 80010b6:	bf08      	it	eq
 80010b8:	2800      	cmpeq	r0, #0
 80010ba:	bf1c      	itt	ne
 80010bc:	f04f 31ff 	movne.w	r1, #4294967295
 80010c0:	f04f 30ff 	movne.w	r0, #4294967295
 80010c4:	f000 b9a6 	b.w	8001414 <__aeabi_idiv0>
 80010c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80010cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80010d0:	f000 f83e 	bl	8001150 <__udivmoddi4>
 80010d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80010d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80010dc:	b004      	add	sp, #16
 80010de:	4770      	bx	lr

080010e0 <__aeabi_d2lz>:
 80010e0:	b538      	push	{r3, r4, r5, lr}
 80010e2:	460c      	mov	r4, r1
 80010e4:	4605      	mov	r5, r0
 80010e6:	4621      	mov	r1, r4
 80010e8:	4628      	mov	r0, r5
 80010ea:	2200      	movs	r2, #0
 80010ec:	2300      	movs	r3, #0
 80010ee:	f7ff fd85 	bl	8000bfc <__aeabi_dcmplt>
 80010f2:	b928      	cbnz	r0, 8001100 <__aeabi_d2lz+0x20>
 80010f4:	4628      	mov	r0, r5
 80010f6:	4621      	mov	r1, r4
 80010f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80010fc:	f000 b80a 	b.w	8001114 <__aeabi_d2ulz>
 8001100:	4628      	mov	r0, r5
 8001102:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8001106:	f000 f805 	bl	8001114 <__aeabi_d2ulz>
 800110a:	4240      	negs	r0, r0
 800110c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001110:	bd38      	pop	{r3, r4, r5, pc}
 8001112:	bf00      	nop

08001114 <__aeabi_d2ulz>:
 8001114:	b5d0      	push	{r4, r6, r7, lr}
 8001116:	2200      	movs	r2, #0
 8001118:	4b0b      	ldr	r3, [pc, #44]	; (8001148 <__aeabi_d2ulz+0x34>)
 800111a:	4606      	mov	r6, r0
 800111c:	460f      	mov	r7, r1
 800111e:	f7ff fafb 	bl	8000718 <__aeabi_dmul>
 8001122:	f7ff fdd1 	bl	8000cc8 <__aeabi_d2uiz>
 8001126:	4604      	mov	r4, r0
 8001128:	f7ff fa7c 	bl	8000624 <__aeabi_ui2d>
 800112c:	2200      	movs	r2, #0
 800112e:	4b07      	ldr	r3, [pc, #28]	; (800114c <__aeabi_d2ulz+0x38>)
 8001130:	f7ff faf2 	bl	8000718 <__aeabi_dmul>
 8001134:	4602      	mov	r2, r0
 8001136:	460b      	mov	r3, r1
 8001138:	4630      	mov	r0, r6
 800113a:	4639      	mov	r1, r7
 800113c:	f7ff f934 	bl	80003a8 <__aeabi_dsub>
 8001140:	f7ff fdc2 	bl	8000cc8 <__aeabi_d2uiz>
 8001144:	4621      	mov	r1, r4
 8001146:	bdd0      	pop	{r4, r6, r7, pc}
 8001148:	3df00000 	.word	0x3df00000
 800114c:	41f00000 	.word	0x41f00000

08001150 <__udivmoddi4>:
 8001150:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001154:	9e08      	ldr	r6, [sp, #32]
 8001156:	460d      	mov	r5, r1
 8001158:	4604      	mov	r4, r0
 800115a:	468e      	mov	lr, r1
 800115c:	2b00      	cmp	r3, #0
 800115e:	f040 8083 	bne.w	8001268 <__udivmoddi4+0x118>
 8001162:	428a      	cmp	r2, r1
 8001164:	4617      	mov	r7, r2
 8001166:	d947      	bls.n	80011f8 <__udivmoddi4+0xa8>
 8001168:	fab2 f382 	clz	r3, r2
 800116c:	b14b      	cbz	r3, 8001182 <__udivmoddi4+0x32>
 800116e:	f1c3 0120 	rsb	r1, r3, #32
 8001172:	fa05 fe03 	lsl.w	lr, r5, r3
 8001176:	fa20 f101 	lsr.w	r1, r0, r1
 800117a:	409f      	lsls	r7, r3
 800117c:	ea41 0e0e 	orr.w	lr, r1, lr
 8001180:	409c      	lsls	r4, r3
 8001182:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8001186:	fbbe fcf8 	udiv	ip, lr, r8
 800118a:	fa1f f987 	uxth.w	r9, r7
 800118e:	fb08 e21c 	mls	r2, r8, ip, lr
 8001192:	fb0c f009 	mul.w	r0, ip, r9
 8001196:	0c21      	lsrs	r1, r4, #16
 8001198:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 800119c:	4290      	cmp	r0, r2
 800119e:	d90a      	bls.n	80011b6 <__udivmoddi4+0x66>
 80011a0:	18ba      	adds	r2, r7, r2
 80011a2:	f10c 31ff 	add.w	r1, ip, #4294967295
 80011a6:	f080 8118 	bcs.w	80013da <__udivmoddi4+0x28a>
 80011aa:	4290      	cmp	r0, r2
 80011ac:	f240 8115 	bls.w	80013da <__udivmoddi4+0x28a>
 80011b0:	f1ac 0c02 	sub.w	ip, ip, #2
 80011b4:	443a      	add	r2, r7
 80011b6:	1a12      	subs	r2, r2, r0
 80011b8:	fbb2 f0f8 	udiv	r0, r2, r8
 80011bc:	fb08 2210 	mls	r2, r8, r0, r2
 80011c0:	fb00 f109 	mul.w	r1, r0, r9
 80011c4:	b2a4      	uxth	r4, r4
 80011c6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80011ca:	42a1      	cmp	r1, r4
 80011cc:	d909      	bls.n	80011e2 <__udivmoddi4+0x92>
 80011ce:	193c      	adds	r4, r7, r4
 80011d0:	f100 32ff 	add.w	r2, r0, #4294967295
 80011d4:	f080 8103 	bcs.w	80013de <__udivmoddi4+0x28e>
 80011d8:	42a1      	cmp	r1, r4
 80011da:	f240 8100 	bls.w	80013de <__udivmoddi4+0x28e>
 80011de:	3802      	subs	r0, #2
 80011e0:	443c      	add	r4, r7
 80011e2:	1a64      	subs	r4, r4, r1
 80011e4:	2100      	movs	r1, #0
 80011e6:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80011ea:	b11e      	cbz	r6, 80011f4 <__udivmoddi4+0xa4>
 80011ec:	2200      	movs	r2, #0
 80011ee:	40dc      	lsrs	r4, r3
 80011f0:	e9c6 4200 	strd	r4, r2, [r6]
 80011f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80011f8:	b902      	cbnz	r2, 80011fc <__udivmoddi4+0xac>
 80011fa:	deff      	udf	#255	; 0xff
 80011fc:	fab2 f382 	clz	r3, r2
 8001200:	2b00      	cmp	r3, #0
 8001202:	d14f      	bne.n	80012a4 <__udivmoddi4+0x154>
 8001204:	1a8d      	subs	r5, r1, r2
 8001206:	2101      	movs	r1, #1
 8001208:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800120c:	fa1f f882 	uxth.w	r8, r2
 8001210:	fbb5 fcfe 	udiv	ip, r5, lr
 8001214:	fb0e 551c 	mls	r5, lr, ip, r5
 8001218:	fb08 f00c 	mul.w	r0, r8, ip
 800121c:	0c22      	lsrs	r2, r4, #16
 800121e:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8001222:	42a8      	cmp	r0, r5
 8001224:	d907      	bls.n	8001236 <__udivmoddi4+0xe6>
 8001226:	197d      	adds	r5, r7, r5
 8001228:	f10c 32ff 	add.w	r2, ip, #4294967295
 800122c:	d202      	bcs.n	8001234 <__udivmoddi4+0xe4>
 800122e:	42a8      	cmp	r0, r5
 8001230:	f200 80e9 	bhi.w	8001406 <__udivmoddi4+0x2b6>
 8001234:	4694      	mov	ip, r2
 8001236:	1a2d      	subs	r5, r5, r0
 8001238:	fbb5 f0fe 	udiv	r0, r5, lr
 800123c:	fb0e 5510 	mls	r5, lr, r0, r5
 8001240:	fb08 f800 	mul.w	r8, r8, r0
 8001244:	b2a4      	uxth	r4, r4
 8001246:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800124a:	45a0      	cmp	r8, r4
 800124c:	d907      	bls.n	800125e <__udivmoddi4+0x10e>
 800124e:	193c      	adds	r4, r7, r4
 8001250:	f100 32ff 	add.w	r2, r0, #4294967295
 8001254:	d202      	bcs.n	800125c <__udivmoddi4+0x10c>
 8001256:	45a0      	cmp	r8, r4
 8001258:	f200 80d9 	bhi.w	800140e <__udivmoddi4+0x2be>
 800125c:	4610      	mov	r0, r2
 800125e:	eba4 0408 	sub.w	r4, r4, r8
 8001262:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8001266:	e7c0      	b.n	80011ea <__udivmoddi4+0x9a>
 8001268:	428b      	cmp	r3, r1
 800126a:	d908      	bls.n	800127e <__udivmoddi4+0x12e>
 800126c:	2e00      	cmp	r6, #0
 800126e:	f000 80b1 	beq.w	80013d4 <__udivmoddi4+0x284>
 8001272:	2100      	movs	r1, #0
 8001274:	e9c6 0500 	strd	r0, r5, [r6]
 8001278:	4608      	mov	r0, r1
 800127a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800127e:	fab3 f183 	clz	r1, r3
 8001282:	2900      	cmp	r1, #0
 8001284:	d14b      	bne.n	800131e <__udivmoddi4+0x1ce>
 8001286:	42ab      	cmp	r3, r5
 8001288:	d302      	bcc.n	8001290 <__udivmoddi4+0x140>
 800128a:	4282      	cmp	r2, r0
 800128c:	f200 80b9 	bhi.w	8001402 <__udivmoddi4+0x2b2>
 8001290:	1a84      	subs	r4, r0, r2
 8001292:	eb65 0303 	sbc.w	r3, r5, r3
 8001296:	2001      	movs	r0, #1
 8001298:	469e      	mov	lr, r3
 800129a:	2e00      	cmp	r6, #0
 800129c:	d0aa      	beq.n	80011f4 <__udivmoddi4+0xa4>
 800129e:	e9c6 4e00 	strd	r4, lr, [r6]
 80012a2:	e7a7      	b.n	80011f4 <__udivmoddi4+0xa4>
 80012a4:	409f      	lsls	r7, r3
 80012a6:	f1c3 0220 	rsb	r2, r3, #32
 80012aa:	40d1      	lsrs	r1, r2
 80012ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80012b0:	fbb1 f0fe 	udiv	r0, r1, lr
 80012b4:	fa1f f887 	uxth.w	r8, r7
 80012b8:	fb0e 1110 	mls	r1, lr, r0, r1
 80012bc:	fa24 f202 	lsr.w	r2, r4, r2
 80012c0:	409d      	lsls	r5, r3
 80012c2:	fb00 fc08 	mul.w	ip, r0, r8
 80012c6:	432a      	orrs	r2, r5
 80012c8:	0c15      	lsrs	r5, r2, #16
 80012ca:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 80012ce:	45ac      	cmp	ip, r5
 80012d0:	fa04 f403 	lsl.w	r4, r4, r3
 80012d4:	d909      	bls.n	80012ea <__udivmoddi4+0x19a>
 80012d6:	197d      	adds	r5, r7, r5
 80012d8:	f100 31ff 	add.w	r1, r0, #4294967295
 80012dc:	f080 808f 	bcs.w	80013fe <__udivmoddi4+0x2ae>
 80012e0:	45ac      	cmp	ip, r5
 80012e2:	f240 808c 	bls.w	80013fe <__udivmoddi4+0x2ae>
 80012e6:	3802      	subs	r0, #2
 80012e8:	443d      	add	r5, r7
 80012ea:	eba5 050c 	sub.w	r5, r5, ip
 80012ee:	fbb5 f1fe 	udiv	r1, r5, lr
 80012f2:	fb0e 5c11 	mls	ip, lr, r1, r5
 80012f6:	fb01 f908 	mul.w	r9, r1, r8
 80012fa:	b295      	uxth	r5, r2
 80012fc:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8001300:	45a9      	cmp	r9, r5
 8001302:	d907      	bls.n	8001314 <__udivmoddi4+0x1c4>
 8001304:	197d      	adds	r5, r7, r5
 8001306:	f101 32ff 	add.w	r2, r1, #4294967295
 800130a:	d274      	bcs.n	80013f6 <__udivmoddi4+0x2a6>
 800130c:	45a9      	cmp	r9, r5
 800130e:	d972      	bls.n	80013f6 <__udivmoddi4+0x2a6>
 8001310:	3902      	subs	r1, #2
 8001312:	443d      	add	r5, r7
 8001314:	eba5 0509 	sub.w	r5, r5, r9
 8001318:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800131c:	e778      	b.n	8001210 <__udivmoddi4+0xc0>
 800131e:	f1c1 0720 	rsb	r7, r1, #32
 8001322:	408b      	lsls	r3, r1
 8001324:	fa22 fc07 	lsr.w	ip, r2, r7
 8001328:	ea4c 0c03 	orr.w	ip, ip, r3
 800132c:	fa25 f407 	lsr.w	r4, r5, r7
 8001330:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8001334:	fbb4 f9fe 	udiv	r9, r4, lr
 8001338:	fa1f f88c 	uxth.w	r8, ip
 800133c:	fb0e 4419 	mls	r4, lr, r9, r4
 8001340:	fa20 f307 	lsr.w	r3, r0, r7
 8001344:	fb09 fa08 	mul.w	sl, r9, r8
 8001348:	408d      	lsls	r5, r1
 800134a:	431d      	orrs	r5, r3
 800134c:	0c2b      	lsrs	r3, r5, #16
 800134e:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8001352:	45a2      	cmp	sl, r4
 8001354:	fa02 f201 	lsl.w	r2, r2, r1
 8001358:	fa00 f301 	lsl.w	r3, r0, r1
 800135c:	d909      	bls.n	8001372 <__udivmoddi4+0x222>
 800135e:	eb1c 0404 	adds.w	r4, ip, r4
 8001362:	f109 30ff 	add.w	r0, r9, #4294967295
 8001366:	d248      	bcs.n	80013fa <__udivmoddi4+0x2aa>
 8001368:	45a2      	cmp	sl, r4
 800136a:	d946      	bls.n	80013fa <__udivmoddi4+0x2aa>
 800136c:	f1a9 0902 	sub.w	r9, r9, #2
 8001370:	4464      	add	r4, ip
 8001372:	eba4 040a 	sub.w	r4, r4, sl
 8001376:	fbb4 f0fe 	udiv	r0, r4, lr
 800137a:	fb0e 4410 	mls	r4, lr, r0, r4
 800137e:	fb00 fa08 	mul.w	sl, r0, r8
 8001382:	b2ad      	uxth	r5, r5
 8001384:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8001388:	45a2      	cmp	sl, r4
 800138a:	d908      	bls.n	800139e <__udivmoddi4+0x24e>
 800138c:	eb1c 0404 	adds.w	r4, ip, r4
 8001390:	f100 35ff 	add.w	r5, r0, #4294967295
 8001394:	d22d      	bcs.n	80013f2 <__udivmoddi4+0x2a2>
 8001396:	45a2      	cmp	sl, r4
 8001398:	d92b      	bls.n	80013f2 <__udivmoddi4+0x2a2>
 800139a:	3802      	subs	r0, #2
 800139c:	4464      	add	r4, ip
 800139e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80013a2:	fba0 8902 	umull	r8, r9, r0, r2
 80013a6:	eba4 040a 	sub.w	r4, r4, sl
 80013aa:	454c      	cmp	r4, r9
 80013ac:	46c6      	mov	lr, r8
 80013ae:	464d      	mov	r5, r9
 80013b0:	d319      	bcc.n	80013e6 <__udivmoddi4+0x296>
 80013b2:	d016      	beq.n	80013e2 <__udivmoddi4+0x292>
 80013b4:	b15e      	cbz	r6, 80013ce <__udivmoddi4+0x27e>
 80013b6:	ebb3 020e 	subs.w	r2, r3, lr
 80013ba:	eb64 0405 	sbc.w	r4, r4, r5
 80013be:	fa04 f707 	lsl.w	r7, r4, r7
 80013c2:	fa22 f301 	lsr.w	r3, r2, r1
 80013c6:	431f      	orrs	r7, r3
 80013c8:	40cc      	lsrs	r4, r1
 80013ca:	e9c6 7400 	strd	r7, r4, [r6]
 80013ce:	2100      	movs	r1, #0
 80013d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80013d4:	4631      	mov	r1, r6
 80013d6:	4630      	mov	r0, r6
 80013d8:	e70c      	b.n	80011f4 <__udivmoddi4+0xa4>
 80013da:	468c      	mov	ip, r1
 80013dc:	e6eb      	b.n	80011b6 <__udivmoddi4+0x66>
 80013de:	4610      	mov	r0, r2
 80013e0:	e6ff      	b.n	80011e2 <__udivmoddi4+0x92>
 80013e2:	4543      	cmp	r3, r8
 80013e4:	d2e6      	bcs.n	80013b4 <__udivmoddi4+0x264>
 80013e6:	ebb8 0e02 	subs.w	lr, r8, r2
 80013ea:	eb69 050c 	sbc.w	r5, r9, ip
 80013ee:	3801      	subs	r0, #1
 80013f0:	e7e0      	b.n	80013b4 <__udivmoddi4+0x264>
 80013f2:	4628      	mov	r0, r5
 80013f4:	e7d3      	b.n	800139e <__udivmoddi4+0x24e>
 80013f6:	4611      	mov	r1, r2
 80013f8:	e78c      	b.n	8001314 <__udivmoddi4+0x1c4>
 80013fa:	4681      	mov	r9, r0
 80013fc:	e7b9      	b.n	8001372 <__udivmoddi4+0x222>
 80013fe:	4608      	mov	r0, r1
 8001400:	e773      	b.n	80012ea <__udivmoddi4+0x19a>
 8001402:	4608      	mov	r0, r1
 8001404:	e749      	b.n	800129a <__udivmoddi4+0x14a>
 8001406:	f1ac 0c02 	sub.w	ip, ip, #2
 800140a:	443d      	add	r5, r7
 800140c:	e713      	b.n	8001236 <__udivmoddi4+0xe6>
 800140e:	3802      	subs	r0, #2
 8001410:	443c      	add	r4, r7
 8001412:	e724      	b.n	800125e <__udivmoddi4+0x10e>

08001414 <__aeabi_idiv0>:
 8001414:	4770      	bx	lr
 8001416:	bf00      	nop

08001418 <init_ad7888>:

#include "ad7888.h"

//TODO this file needs a lot of work

void init_ad7888 (ad7888 * a2d) {
 8001418:	b480      	push	{r7}
 800141a:	b083      	sub	sp, #12
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
    a2d -> last_channel_sampled = 0xFF;   // Set to invalid channel
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	22ff      	movs	r2, #255	; 0xff
 8001424:	701a      	strb	r2, [r3, #0]

}
 8001426:	bf00      	nop
 8001428:	370c      	adds	r7, #12
 800142a:	46bd      	mov	sp, r7
 800142c:	bc80      	pop	{r7}
 800142e:	4770      	bx	lr

08001430 <get_voltage_mv>:


float get_voltage_mv (ad7888 * a2d, uint8_t channel) {
 8001430:	b580      	push	{r7, lr}
 8001432:	b088      	sub	sp, #32
 8001434:	af02      	add	r7, sp, #8
 8001436:	6078      	str	r0, [r7, #4]
 8001438:	460b      	mov	r3, r1
 800143a:	70fb      	strb	r3, [r7, #3]


//                          Array position [0]
//                            | Array position [1]
//                            |   |
  uint8_t spi_tx_data[2] = {0x55,0x00};       // Define the SPI data buffer (index 0 to 15)
 800143c:	2355      	movs	r3, #85	; 0x55
 800143e:	81bb      	strh	r3, [r7, #12]
  uint8_t spi_rx_data[2] = {0x00,0x00};
 8001440:	2300      	movs	r3, #0
 8001442:	813b      	strh	r3, [r7, #8]
  uint16_t digital_result = 0x000;
 8001444:	2300      	movs	r3, #0
 8001446:	82fb      	strh	r3, [r7, #22]
   * Control register data is loaded in
   * on the first eight clocks of the 
   * transaction.  Channel numbers are 
   * 0 based;
   */
  channel--;    
 8001448:	78fb      	ldrb	r3, [r7, #3]
 800144a:	3b01      	subs	r3, #1
 800144c:	70fb      	strb	r3, [r7, #3]
  spi_tx_data[0] = ( 
                  ((channel >> 2 & 0x01) << AD7888_ADD2_BIT_OFFSET) | 
 800144e:	78fb      	ldrb	r3, [r7, #3]
 8001450:	089b      	lsrs	r3, r3, #2
 8001452:	b2db      	uxtb	r3, r3
 8001454:	015b      	lsls	r3, r3, #5
 8001456:	b25b      	sxtb	r3, r3
 8001458:	f003 0320 	and.w	r3, r3, #32
 800145c:	b25a      	sxtb	r2, r3
                  ((channel >> 1 & 0x01) << AD7888_ADD1_BIT_OFFSET) |
 800145e:	78fb      	ldrb	r3, [r7, #3]
 8001460:	085b      	lsrs	r3, r3, #1
 8001462:	b2db      	uxtb	r3, r3
 8001464:	011b      	lsls	r3, r3, #4
 8001466:	b25b      	sxtb	r3, r3
 8001468:	f003 0310 	and.w	r3, r3, #16
 800146c:	b25b      	sxtb	r3, r3
                  ((channel >> 2 & 0x01) << AD7888_ADD2_BIT_OFFSET) | 
 800146e:	4313      	orrs	r3, r2
 8001470:	b25a      	sxtb	r2, r3
                  ((channel & 0x01) << AD7888_ADD0_BIT_OFFSET) |
 8001472:	78fb      	ldrb	r3, [r7, #3]
 8001474:	00db      	lsls	r3, r3, #3
 8001476:	b25b      	sxtb	r3, r3
 8001478:	f003 0308 	and.w	r3, r3, #8
 800147c:	b25b      	sxtb	r3, r3
                  ((AD7888_USE_ON_CHIP_REFERENCE) << AD7888_REF_BIT_OFFSET) | 
                  ((AD7888_NORMAL_POWER >> 1 & 0x01) << AD7888_PM1_BIT_OFFSET) |
 800147e:	4313      	orrs	r3, r2
 8001480:	b25b      	sxtb	r3, r3
 8001482:	b2db      	uxtb	r3, r3
  spi_tx_data[0] = ( 
 8001484:	733b      	strb	r3, [r7, #12]
  
  // print_string("SPI CONFIG DATA: ",0);
  // print_8b_binary_rep(spi_tx_data[0],LF);


  HAL_GPIO_WritePin(CH1_8_ADC_CS_n_GPIO_Port, CH1_8_ADC_CS_n_Pin, GPIO_PIN_RESET);  //Drop CS line
 8001486:	2200      	movs	r2, #0
 8001488:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800148c:	4831      	ldr	r0, [pc, #196]	; (8001554 <get_voltage_mv+0x124>)
 800148e:	f002 fe67 	bl	8004160 <HAL_GPIO_WritePin>
  HAL_Delay(CS_HAL_DELAY_mS);
 8001492:	2001      	movs	r0, #1
 8001494:	f001 ff76 	bl	8003384 <HAL_Delay>
  //                               |              Pointer to transmit buffer                                                     
  //                               |                   |                   Pointer to receive buffer                                     
  //                               |                   |                        |             Size in bytes                  
  //                               |                   |                        |                  |          Timeout in us   
  //                               |                   |                        |                  |             |
  ret = HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)spi_tx_data, (uint8_t *) spi_rx_data, (uint16_t) 2, (uint32_t) 800);
 8001498:	f107 0208 	add.w	r2, r7, #8
 800149c:	f107 010c 	add.w	r1, r7, #12
 80014a0:	f44f 7348 	mov.w	r3, #800	; 0x320
 80014a4:	9300      	str	r3, [sp, #0]
 80014a6:	2302      	movs	r3, #2
 80014a8:	482b      	ldr	r0, [pc, #172]	; (8001558 <get_voltage_mv+0x128>)
 80014aa:	f003 fff7 	bl	800549c <HAL_SPI_TransmitReceive>
 80014ae:	4603      	mov	r3, r0
 80014b0:	757b      	strb	r3, [r7, #21]
  HAL_Delay(CS_HAL_DELAY_mS);
 80014b2:	2001      	movs	r0, #1
 80014b4:	f001 ff66 	bl	8003384 <HAL_Delay>
  HAL_Delay(CS_HAL_DELAY_mS);
 80014b8:	2001      	movs	r0, #1
 80014ba:	f001 ff63 	bl	8003384 <HAL_Delay>
  
  if(ret != HAL_OK){
 80014be:	7d7b      	ldrb	r3, [r7, #21]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d003      	beq.n	80014cc <get_voltage_mv+0x9c>
    print_string("SPI Transmit Error",LF);
 80014c4:	2101      	movs	r1, #1
 80014c6:	4825      	ldr	r0, [pc, #148]	; (800155c <get_voltage_mv+0x12c>)
 80014c8:	f001 fbea 	bl	8002ca0 <print_string>
   * to be sent again. 
   * Note, upon initialization, "last channel sampled"
   * is set to a high value so the algorithm knows 
   * when the very first sample occurs. 
   */
  if((a2d -> last_channel_sampled > 16) || (a2d -> last_channel_sampled != channel)) {
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	2b10      	cmp	r3, #16
 80014d2:	d804      	bhi.n	80014de <get_voltage_mv+0xae>
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	78fa      	ldrb	r2, [r7, #3]
 80014da:	429a      	cmp	r2, r3
 80014dc:	d016      	beq.n	800150c <get_voltage_mv+0xdc>
    //                               |              Pointer to transmit buffer                                                     
    //                               |                   |                   Pointer to receive buffer                                     
    //                               |                   |                        |             Size in bytes                  
    //                               |                   |                        |                  |          Timeout in us   
    //                               |                   |                        |                  |             |
    ret = HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)spi_tx_data, (uint8_t *) spi_rx_data, (uint16_t) 2, (uint32_t) 800);
 80014de:	f107 0208 	add.w	r2, r7, #8
 80014e2:	f107 010c 	add.w	r1, r7, #12
 80014e6:	f44f 7348 	mov.w	r3, #800	; 0x320
 80014ea:	9300      	str	r3, [sp, #0]
 80014ec:	2302      	movs	r3, #2
 80014ee:	481a      	ldr	r0, [pc, #104]	; (8001558 <get_voltage_mv+0x128>)
 80014f0:	f003 ffd4 	bl	800549c <HAL_SPI_TransmitReceive>
 80014f4:	4603      	mov	r3, r0
 80014f6:	757b      	strb	r3, [r7, #21]

    if(ret != HAL_OK){
 80014f8:	7d7b      	ldrb	r3, [r7, #21]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d003      	beq.n	8001506 <get_voltage_mv+0xd6>
      print_string("SPI Transmit Error",LF);
 80014fe:	2101      	movs	r1, #1
 8001500:	4816      	ldr	r0, [pc, #88]	; (800155c <get_voltage_mv+0x12c>)
 8001502:	f001 fbcd 	bl	8002ca0 <print_string>
    }    

      a2d -> last_channel_sampled = channel;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	78fa      	ldrb	r2, [r7, #3]
 800150a:	701a      	strb	r2, [r3, #0]
    } //END IF



  HAL_GPIO_WritePin(CH1_8_ADC_CS_n_GPIO_Port, CH1_8_ADC_CS_n_Pin, GPIO_PIN_SET);
 800150c:	2201      	movs	r2, #1
 800150e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001512:	4810      	ldr	r0, [pc, #64]	; (8001554 <get_voltage_mv+0x124>)
 8001514:	f002 fe24 	bl	8004160 <HAL_GPIO_WritePin>


  digital_result = (uint16_t)((spi_rx_data[0] << 8) | (spi_rx_data[1]));
 8001518:	7a3b      	ldrb	r3, [r7, #8]
 800151a:	021b      	lsls	r3, r3, #8
 800151c:	b21a      	sxth	r2, r3
 800151e:	7a7b      	ldrb	r3, [r7, #9]
 8001520:	b21b      	sxth	r3, r3
 8001522:	4313      	orrs	r3, r2
 8001524:	b21b      	sxth	r3, r3
 8001526:	82fb      	strh	r3, [r7, #22]

  // print_string("The digital result: ", 0);
  // print_16b_binary_rep(digital_result, LF);

  voltage = (float)(digital_result * A2D_VOLTAGE_PER_BIT * 1000); //Value in mV
 8001528:	8afb      	ldrh	r3, [r7, #22]
 800152a:	4618      	mov	r0, r3
 800152c:	f7ff fcf6 	bl	8000f1c <__aeabi_i2f>
 8001530:	4603      	mov	r3, r0
 8001532:	490b      	ldr	r1, [pc, #44]	; (8001560 <get_voltage_mv+0x130>)
 8001534:	4618      	mov	r0, r3
 8001536:	f7fe fe7f 	bl	8000238 <__aeabi_fmul>
 800153a:	4603      	mov	r3, r0
 800153c:	4909      	ldr	r1, [pc, #36]	; (8001564 <get_voltage_mv+0x134>)
 800153e:	4618      	mov	r0, r3
 8001540:	f7fe fe7a 	bl	8000238 <__aeabi_fmul>
 8001544:	4603      	mov	r3, r0
 8001546:	613b      	str	r3, [r7, #16]

  return voltage;
 8001548:	693b      	ldr	r3, [r7, #16]
}
 800154a:	4618      	mov	r0, r3
 800154c:	3718      	adds	r7, #24
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	40010c00 	.word	0x40010c00
 8001558:	20000374 	.word	0x20000374
 800155c:	0800ba10 	.word	0x0800ba10
 8001560:	3a200008 	.word	0x3a200008
 8001564:	447a0000 	.word	0x447a0000

08001568 <getNumber_u8>:
ad7888       a2d;               // Struct for all things A2D related 
fuse         fus;               // Struct for all things fuse related
timing       tim;


uint8_t getNumber_u8 ( void ) {
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
    int number      = 0;
 800156e:	2300      	movs	r3, #0
 8001570:	603b      	str	r3, [r7, #0]
    uint8_t timeout     = 0;
 8001572:	2300      	movs	r3, #0
 8001574:	71fb      	strb	r3, [r7, #7]

    ResetRxBuffer();
 8001576:	f001 fc8d 	bl	8002e94 <ResetRxBuffer>
    
    uart.rxchar = '\0';
 800157a:	4b1a      	ldr	r3, [pc, #104]	; (80015e4 <getNumber_u8+0x7c>)
 800157c:	2200      	movs	r2, #0
 800157e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while(uart.rxchar == '\0'){}                   // Wait for keyboard input 
 8001582:	bf00      	nop
 8001584:	4b17      	ldr	r3, [pc, #92]	; (80015e4 <getNumber_u8+0x7c>)
 8001586:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800158a:	2b00      	cmp	r3, #0
 800158c:	d0fa      	beq.n	8001584 <getNumber_u8+0x1c>
    
    while (timeout < 20) {
 800158e:	e00a      	b.n	80015a6 <getNumber_u8+0x3e>
        if(uart.rxchar == ENTER_KEY) break;
 8001590:	4b14      	ldr	r3, [pc, #80]	; (80015e4 <getNumber_u8+0x7c>)
 8001592:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001596:	2b0d      	cmp	r3, #13
 8001598:	d009      	beq.n	80015ae <getNumber_u8+0x46>

        HAL_Delay(100);          // Delay in ms 
 800159a:	2064      	movs	r0, #100	; 0x64
 800159c:	f001 fef2 	bl	8003384 <HAL_Delay>
        // blockingDelay100ms(1);  //TODO okay to remove?
        timeout++;
 80015a0:	79fb      	ldrb	r3, [r7, #7]
 80015a2:	3301      	adds	r3, #1
 80015a4:	71fb      	strb	r3, [r7, #7]
    while (timeout < 20) {
 80015a6:	79fb      	ldrb	r3, [r7, #7]
 80015a8:	2b13      	cmp	r3, #19
 80015aa:	d9f1      	bls.n	8001590 <getNumber_u8+0x28>
 80015ac:	e000      	b.n	80015b0 <getNumber_u8+0x48>
        if(uart.rxchar == ENTER_KEY) break;
 80015ae:	bf00      	nop
    }

    sscanf(uart.rxbuf,"%d",&number);
 80015b0:	463b      	mov	r3, r7
 80015b2:	461a      	mov	r2, r3
 80015b4:	490c      	ldr	r1, [pc, #48]	; (80015e8 <getNumber_u8+0x80>)
 80015b6:	480b      	ldr	r0, [pc, #44]	; (80015e4 <getNumber_u8+0x7c>)
 80015b8:	f006 f872 	bl	80076a0 <siscanf>

    print_string("Number Received: ",0);
 80015bc:	2100      	movs	r1, #0
 80015be:	480b      	ldr	r0, [pc, #44]	; (80015ec <getNumber_u8+0x84>)
 80015c0:	f001 fb6e 	bl	8002ca0 <print_string>
    print_unsigned_decimal((uint8_t)number, LF);
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	b2db      	uxtb	r3, r3
 80015c8:	b29b      	uxth	r3, r3
 80015ca:	2101      	movs	r1, #1
 80015cc:	4618      	mov	r0, r3
 80015ce:	f001 fba9 	bl	8002d24 <print_unsigned_decimal>

    ResetRxBuffer();
 80015d2:	f001 fc5f 	bl	8002e94 <ResetRxBuffer>
    return(number);
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	b2db      	uxtb	r3, r3
}
 80015da:	4618      	mov	r0, r3
 80015dc:	3708      	adds	r7, #8
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	20000220 	.word	0x20000220
 80015e8:	0800ba24 	.word	0x0800ba24
 80015ec:	0800ba28 	.word	0x0800ba28

080015f0 <getNumber_float>:


float getNumber_float( void ) {
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
    float number        = 0;
 80015f6:	f04f 0300 	mov.w	r3, #0
 80015fa:	603b      	str	r3, [r7, #0]
    uint8_t timeout     = 0;
 80015fc:	2300      	movs	r3, #0
 80015fe:	71fb      	strb	r3, [r7, #7]
    
    ResetRxBuffer();
 8001600:	f001 fc48 	bl	8002e94 <ResetRxBuffer>
    
    uart.rxchar = '\0';
 8001604:	4b13      	ldr	r3, [pc, #76]	; (8001654 <getNumber_float+0x64>)
 8001606:	2200      	movs	r2, #0
 8001608:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while(uart.rxchar == '\0'){}                   // Wait for keyboard input 
 800160c:	bf00      	nop
 800160e:	4b11      	ldr	r3, [pc, #68]	; (8001654 <getNumber_float+0x64>)
 8001610:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001614:	2b00      	cmp	r3, #0
 8001616:	d0fa      	beq.n	800160e <getNumber_float+0x1e>
    
    while (timeout < 80) {
 8001618:	e00a      	b.n	8001630 <getNumber_float+0x40>
        
        if(uart.rxchar == ENTER_KEY) break;
 800161a:	4b0e      	ldr	r3, [pc, #56]	; (8001654 <getNumber_float+0x64>)
 800161c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001620:	2b0d      	cmp	r3, #13
 8001622:	d009      	beq.n	8001638 <getNumber_float+0x48>

        // blockingDelay100ms(1);       //TODO remove?
        HAL_Delay(100);          // Delay in ms
 8001624:	2064      	movs	r0, #100	; 0x64
 8001626:	f001 fead 	bl	8003384 <HAL_Delay>
        timeout++;
 800162a:	79fb      	ldrb	r3, [r7, #7]
 800162c:	3301      	adds	r3, #1
 800162e:	71fb      	strb	r3, [r7, #7]
    while (timeout < 80) {
 8001630:	79fb      	ldrb	r3, [r7, #7]
 8001632:	2b4f      	cmp	r3, #79	; 0x4f
 8001634:	d9f1      	bls.n	800161a <getNumber_float+0x2a>
 8001636:	e000      	b.n	800163a <getNumber_float+0x4a>
        if(uart.rxchar == ENTER_KEY) break;
 8001638:	bf00      	nop
    }

    sscanf(uart.rxbuf,"%f.3",&number);
 800163a:	463b      	mov	r3, r7
 800163c:	461a      	mov	r2, r3
 800163e:	4906      	ldr	r1, [pc, #24]	; (8001658 <getNumber_float+0x68>)
 8001640:	4804      	ldr	r0, [pc, #16]	; (8001654 <getNumber_float+0x64>)
 8001642:	f006 f82d 	bl	80076a0 <siscanf>
    // print_string("Float Number Enterd: ",LF);
    // print_float(number, LF);
    
    ResetRxBuffer();
 8001646:	f001 fc25 	bl	8002e94 <ResetRxBuffer>

    return(number);
 800164a:	683b      	ldr	r3, [r7, #0]

}
 800164c:	4618      	mov	r0, r3
 800164e:	3708      	adds	r7, #8
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	20000220 	.word	0x20000220
 8001658:	0800ba3c 	.word	0x0800ba3c

0800165c <MainMenu>:

void MainMenu( void ) {
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af00      	add	r7, sp, #0
     * determined, the equation y=mx+b can be rewritten in
     * order to solve for b (b = y-mx).  
     * 
     */

	uint8_t     usr_number_u8           = 0;        // Number user has entered will be stored here
 8001662:	2300      	movs	r3, #0
 8001664:	73fb      	strb	r3, [r7, #15]
    uint16_t    dac_data_value          = 0;
 8001666:	2300      	movs	r3, #0
 8001668:	81bb      	strh	r3, [r7, #12]
    uint16_t    temp_fuse_status_u16    = 0;
 800166a:	2300      	movs	r3, #0
 800166c:	817b      	strh	r3, [r7, #10]
    uint8_t     temp_u8                 = 0;
 800166e:	2300      	movs	r3, #0
 8001670:	727b      	strb	r3, [r7, #9]
    bool        temp_bool               = 0;
 8001672:	2300      	movs	r3, #0
 8001674:	723b      	strb	r3, [r7, #8]
    float       temp_float              = 0.0;
 8001676:	f04f 0300 	mov.w	r3, #0
 800167a:	607b      	str	r3, [r7, #4]
    
    uart.rxchar = '\0';                  
 800167c:	4baf      	ldr	r3, [pc, #700]	; (800193c <MainMenu+0x2e0>)
 800167e:	2200      	movs	r2, #0
 8001680:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    ResetTerminal();                            // Clear all the contents on the terminal
 8001684:	f001 fbb8 	bl	8002df8 <ResetTerminal>

    
    // blockingDelay10ms(1);
    HAL_Delay(1);
 8001688:	2001      	movs	r0, #1
 800168a:	f001 fe7b 	bl	8003384 <HAL_Delay>
    CursorTopLeft();
 800168e:	f001 fb9b 	bl	8002dc8 <CursorTopLeft>
    HAL_Delay(1);
 8001692:	2001      	movs	r0, #1
 8001694:	f001 fe76 	bl	8003384 <HAL_Delay>
    // blockingDelay10ms(1);

    while(usr_number_u8 != 99) {
 8001698:	e143      	b.n	8001922 <MainMenu+0x2c6>
        InsertLineFeed(1);
 800169a:	2001      	movs	r0, #1
 800169c:	f001 fbc4 	bl	8002e28 <InsertLineFeed>
        InsertLineSeparator();
 80016a0:	f001 fbee 	bl	8002e80 <InsertLineSeparator>
        print_string("1 --- Manipulate DAC output.",LF);
 80016a4:	2101      	movs	r1, #1
 80016a6:	48a6      	ldr	r0, [pc, #664]	; (8001940 <MainMenu+0x2e4>)
 80016a8:	f001 fafa 	bl	8002ca0 <print_string>
        print_string("2 --- Set fuse current.",LF);
 80016ac:	2101      	movs	r1, #1
 80016ae:	48a5      	ldr	r0, [pc, #660]	; (8001944 <MainMenu+0x2e8>)
 80016b0:	f001 faf6 	bl	8002ca0 <print_string>
        print_string("3 --- Turn particular analog sw ON.",LF);
 80016b4:	2101      	movs	r1, #1
 80016b6:	48a4      	ldr	r0, [pc, #656]	; (8001948 <MainMenu+0x2ec>)
 80016b8:	f001 faf2 	bl	8002ca0 <print_string>
        print_string("4 --- Turn all analog sw OFF.",LF);
 80016bc:	2101      	movs	r1, #1
 80016be:	48a3      	ldr	r0, [pc, #652]	; (800194c <MainMenu+0x2f0>)
 80016c0:	f001 faee 	bl	8002ca0 <print_string>
        print_string("5 --- Get voltage from A2D.",LF);
 80016c4:	2101      	movs	r1, #1
 80016c6:	48a2      	ldr	r0, [pc, #648]	; (8001950 <MainMenu+0x2f4>)
 80016c8:	f001 faea 	bl	8002ca0 <print_string>
        print_string("6 --- Get fuse status.",LF);
 80016cc:	2101      	movs	r1, #1
 80016ce:	48a1      	ldr	r0, [pc, #644]	; (8001954 <MainMenu+0x2f8>)
 80016d0:	f001 fae6 	bl	8002ca0 <print_string>
        print_string("7 --- Ignite a fuse.",LF);
 80016d4:	2101      	movs	r1, #1
 80016d6:	48a0      	ldr	r0, [pc, #640]	; (8001958 <MainMenu+0x2fc>)
 80016d8:	f001 fae2 	bl	8002ca0 <print_string>


        
        print_string("99 -- Exit menu.",LF);  
 80016dc:	2101      	movs	r1, #1
 80016de:	489f      	ldr	r0, [pc, #636]	; (800195c <MainMenu+0x300>)
 80016e0:	f001 fade 	bl	8002ca0 <print_string>
        InsertLineFeed(2);
 80016e4:	2002      	movs	r0, #2
 80016e6:	f001 fb9f 	bl	8002e28 <InsertLineFeed>
        
        print_string("Enter Selection:  ",0);
 80016ea:	2100      	movs	r1, #0
 80016ec:	489c      	ldr	r0, [pc, #624]	; (8001960 <MainMenu+0x304>)
 80016ee:	f001 fad7 	bl	8002ca0 <print_string>
        usr_number_u8 = getNumber_u8();
 80016f2:	f7ff ff39 	bl	8001568 <getNumber_u8>
 80016f6:	4603      	mov	r3, r0
 80016f8:	73fb      	strb	r3, [r7, #15]

       
        switch(usr_number_u8) {
 80016fa:	7bfb      	ldrb	r3, [r7, #15]
 80016fc:	2b07      	cmp	r3, #7
 80016fe:	dc17      	bgt.n	8001730 <MainMenu+0xd4>
 8001700:	2b00      	cmp	r3, #0
 8001702:	f340 810c 	ble.w	800191e <MainMenu+0x2c2>
 8001706:	3b01      	subs	r3, #1
 8001708:	2b06      	cmp	r3, #6
 800170a:	f200 8108 	bhi.w	800191e <MainMenu+0x2c2>
 800170e:	a201      	add	r2, pc, #4	; (adr r2, 8001714 <MainMenu+0xb8>)
 8001710:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001714:	08001739 	.word	0x08001739
 8001718:	0800177f 	.word	0x0800177f
 800171c:	080017f1 	.word	0x080017f1
 8001720:	0800182d 	.word	0x0800182d
 8001724:	0800183b 	.word	0x0800183b
 8001728:	08001887 	.word	0x08001887
 800172c:	080018af 	.word	0x080018af
 8001730:	2b63      	cmp	r3, #99	; 0x63
 8001732:	f000 80e7 	beq.w	8001904 <MainMenu+0x2a8>
 8001736:	e0f2      	b.n	800191e <MainMenu+0x2c2>
            /* Manipulate DAC Voltage Output */
            case 1:
                InsertLineFeed(1);
 8001738:	2001      	movs	r0, #1
 800173a:	f001 fb75 	bl	8002e28 <InsertLineFeed>
                InsertLineSeparator();
 800173e:	f001 fb9f 	bl	8002e80 <InsertLineSeparator>
                print_string("What voltage shall the DAC be set to: ",0);
 8001742:	2100      	movs	r1, #0
 8001744:	4887      	ldr	r0, [pc, #540]	; (8001964 <MainMenu+0x308>)
 8001746:	f001 faab 	bl	8002ca0 <print_string>
                temp_float = getNumber_float();
 800174a:	f7ff ff51 	bl	80015f0 <getNumber_float>
 800174e:	6078      	str	r0, [r7, #4]
                InsertLineFeed(1);
 8001750:	2001      	movs	r0, #1
 8001752:	f001 fb69 	bl	8002e28 <InsertLineFeed>
                print_string("Setting DAC voltage to: ",0);
 8001756:	2100      	movs	r1, #0
 8001758:	4883      	ldr	r0, [pc, #524]	; (8001968 <MainMenu+0x30c>)
 800175a:	f001 faa1 	bl	8002ca0 <print_string>
                print_float(temp_float,LF);
 800175e:	2101      	movs	r1, #1
 8001760:	6878      	ldr	r0, [r7, #4]
 8001762:	f001 f9ff 	bl	8002b64 <print_float>

            	dac_data_value = get_dac_data_value (temp_float);
 8001766:	6878      	ldr	r0, [r7, #4]
 8001768:	f000 f926 	bl	80019b8 <get_dac_data_value>
 800176c:	4603      	mov	r3, r0
 800176e:	81bb      	strh	r3, [r7, #12]
                HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (uint32_t)dac_data_value);
 8001770:	89bb      	ldrh	r3, [r7, #12]
 8001772:	2200      	movs	r2, #0
 8001774:	2100      	movs	r1, #0
 8001776:	487d      	ldr	r0, [pc, #500]	; (800196c <MainMenu+0x310>)
 8001778:	f002 f9ba 	bl	8003af0 <HAL_DAC_SetValue>
            break;
 800177c:	e0d1      	b.n	8001922 <MainMenu+0x2c6>
            
            /* Set fuse current */
            case 2:
                InsertLineFeed(1);
 800177e:	2001      	movs	r0, #1
 8001780:	f001 fb52 	bl	8002e28 <InsertLineFeed>
                InsertLineSeparator();
 8001784:	f001 fb7c 	bl	8002e80 <InsertLineSeparator>
                print_string("What shall the fuse current be (mA): ",0);
 8001788:	2100      	movs	r1, #0
 800178a:	4879      	ldr	r0, [pc, #484]	; (8001970 <MainMenu+0x314>)
 800178c:	f001 fa88 	bl	8002ca0 <print_string>
                temp_float = getNumber_float();
 8001790:	f7ff ff2e 	bl	80015f0 <getNumber_float>
 8001794:	6078      	str	r0, [r7, #4]
                temp_float = (float)(temp_float/1000.0*0.5);                  // Multiply by 0.5 to get voltage
 8001796:	6878      	ldr	r0, [r7, #4]
 8001798:	f7fe ff66 	bl	8000668 <__aeabi_f2d>
 800179c:	f04f 0200 	mov.w	r2, #0
 80017a0:	4b74      	ldr	r3, [pc, #464]	; (8001974 <MainMenu+0x318>)
 80017a2:	f7ff f8e3 	bl	800096c <__aeabi_ddiv>
 80017a6:	4602      	mov	r2, r0
 80017a8:	460b      	mov	r3, r1
 80017aa:	4610      	mov	r0, r2
 80017ac:	4619      	mov	r1, r3
 80017ae:	f04f 0200 	mov.w	r2, #0
 80017b2:	4b71      	ldr	r3, [pc, #452]	; (8001978 <MainMenu+0x31c>)
 80017b4:	f7fe ffb0 	bl	8000718 <__aeabi_dmul>
 80017b8:	4602      	mov	r2, r0
 80017ba:	460b      	mov	r3, r1
 80017bc:	4610      	mov	r0, r2
 80017be:	4619      	mov	r1, r3
 80017c0:	f7ff faa2 	bl	8000d08 <__aeabi_d2f>
 80017c4:	4603      	mov	r3, r0
 80017c6:	607b      	str	r3, [r7, #4]
                print_string("Required DAC Voltage: ",0);
 80017c8:	2100      	movs	r1, #0
 80017ca:	486c      	ldr	r0, [pc, #432]	; (800197c <MainMenu+0x320>)
 80017cc:	f001 fa68 	bl	8002ca0 <print_string>
                print_float(temp_float,LF);
 80017d0:	2101      	movs	r1, #1
 80017d2:	6878      	ldr	r0, [r7, #4]
 80017d4:	f001 f9c6 	bl	8002b64 <print_float>

            	dac_data_value = get_dac_data_value (temp_float);
 80017d8:	6878      	ldr	r0, [r7, #4]
 80017da:	f000 f8ed 	bl	80019b8 <get_dac_data_value>
 80017de:	4603      	mov	r3, r0
 80017e0:	81bb      	strh	r3, [r7, #12]
                
                HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (uint32_t)dac_data_value);
 80017e2:	89bb      	ldrh	r3, [r7, #12]
 80017e4:	2200      	movs	r2, #0
 80017e6:	2100      	movs	r1, #0
 80017e8:	4860      	ldr	r0, [pc, #384]	; (800196c <MainMenu+0x310>)
 80017ea:	f002 f981 	bl	8003af0 <HAL_DAC_SetValue>
            	
            break;
 80017ee:	e098      	b.n	8001922 <MainMenu+0x2c6>

            case 3:
                InsertLineFeed(1);
 80017f0:	2001      	movs	r0, #1
 80017f2:	f001 fb19 	bl	8002e28 <InsertLineFeed>
                InsertLineSeparator();
 80017f6:	f001 fb43 	bl	8002e80 <InsertLineSeparator>
                print_string("Which switch would you like to enable:  ",0);
 80017fa:	2100      	movs	r1, #0
 80017fc:	4860      	ldr	r0, [pc, #384]	; (8001980 <MainMenu+0x324>)
 80017fe:	f001 fa4f 	bl	8002ca0 <print_string>
                temp_u8 = getNumber_u8();
 8001802:	f7ff feb1 	bl	8001568 <getNumber_u8>
 8001806:	4603      	mov	r3, r0
 8001808:	727b      	strb	r3, [r7, #9]

                if(set_anlg_sw_on (temp_u8)) {
 800180a:	7a7b      	ldrb	r3, [r7, #9]
 800180c:	4618      	mov	r0, r3
 800180e:	f000 fe4d 	bl	80024ac <set_anlg_sw_on>
 8001812:	4603      	mov	r3, r0
 8001814:	2b00      	cmp	r3, #0
 8001816:	d004      	beq.n	8001822 <MainMenu+0x1c6>
                    print_string("Successful. Channel should be enabled.",LF);
 8001818:	2101      	movs	r1, #1
 800181a:	485a      	ldr	r0, [pc, #360]	; (8001984 <MainMenu+0x328>)
 800181c:	f001 fa40 	bl	8002ca0 <print_string>
 8001820:	e07f      	b.n	8001922 <MainMenu+0x2c6>
                }
                else {
                    print_string("Failed to set analog switch ON.",LF);
 8001822:	2101      	movs	r1, #1
 8001824:	4858      	ldr	r0, [pc, #352]	; (8001988 <MainMenu+0x32c>)
 8001826:	f001 fa3b 	bl	8002ca0 <print_string>
                }
                
                
            	
            break;
 800182a:	e07a      	b.n	8001922 <MainMenu+0x2c6>
            
            case 4:
                print_string("Turning all analog SW OFF.",LF);
 800182c:	2101      	movs	r1, #1
 800182e:	4857      	ldr	r0, [pc, #348]	; (800198c <MainMenu+0x330>)
 8001830:	f001 fa36 	bl	8002ca0 <print_string>
                anlg_sw_all_off();
 8001834:	f000 fdea 	bl	800240c <anlg_sw_all_off>
                
            	
            break;
 8001838:	e073      	b.n	8001922 <MainMenu+0x2c6>
            
            case 5:
                InsertLineFeed(1);
 800183a:	2001      	movs	r0, #1
 800183c:	f001 faf4 	bl	8002e28 <InsertLineFeed>
                InsertLineSeparator();
 8001840:	f001 fb1e 	bl	8002e80 <InsertLineSeparator>
                print_string("Which channel of the A2D shall be sampled:  ",0);
 8001844:	2100      	movs	r1, #0
 8001846:	4852      	ldr	r0, [pc, #328]	; (8001990 <MainMenu+0x334>)
 8001848:	f001 fa2a 	bl	8002ca0 <print_string>
                temp_u8 = getNumber_u8();
 800184c:	f7ff fe8c 	bl	8001568 <getNumber_u8>
 8001850:	4603      	mov	r3, r0
 8001852:	727b      	strb	r3, [r7, #9]
                
                print_string("User elected to see channel: ",0);
 8001854:	2100      	movs	r1, #0
 8001856:	484f      	ldr	r0, [pc, #316]	; (8001994 <MainMenu+0x338>)
 8001858:	f001 fa22 	bl	8002ca0 <print_string>
                print_unsigned_decimal(temp_u8,LF);
 800185c:	7a7b      	ldrb	r3, [r7, #9]
 800185e:	b29b      	uxth	r3, r3
 8001860:	2101      	movs	r1, #1
 8001862:	4618      	mov	r0, r3
 8001864:	f001 fa5e 	bl	8002d24 <print_unsigned_decimal>
                temp_float = get_voltage_mv (&a2d, temp_u8);
 8001868:	7a7b      	ldrb	r3, [r7, #9]
 800186a:	4619      	mov	r1, r3
 800186c:	484a      	ldr	r0, [pc, #296]	; (8001998 <MainMenu+0x33c>)
 800186e:	f7ff fddf 	bl	8001430 <get_voltage_mv>
 8001872:	6078      	str	r0, [r7, #4]
                print_string("ADC Voltage: ",0);
 8001874:	2100      	movs	r1, #0
 8001876:	4849      	ldr	r0, [pc, #292]	; (800199c <MainMenu+0x340>)
 8001878:	f001 fa12 	bl	8002ca0 <print_string>
                print_float(temp_float,LF);
 800187c:	2101      	movs	r1, #1
 800187e:	6878      	ldr	r0, [r7, #4]
 8001880:	f001 f970 	bl	8002b64 <print_float>
            	
            break;
 8001884:	e04d      	b.n	8001922 <MainMenu+0x2c6>
            
            case 6:
                InsertLineFeed(1);
 8001886:	2001      	movs	r0, #1
 8001888:	f001 face 	bl	8002e28 <InsertLineFeed>
                InsertLineSeparator();
 800188c:	f001 faf8 	bl	8002e80 <InsertLineSeparator>
                temp_fuse_status_u16 = get_status_all_fuses(&fus);
 8001890:	4843      	ldr	r0, [pc, #268]	; (80019a0 <MainMenu+0x344>)
 8001892:	f000 fc4b 	bl	800212c <get_status_all_fuses>
 8001896:	4603      	mov	r3, r0
 8001898:	817b      	strh	r3, [r7, #10]
                print_string("Fuse Status U16: ",0);
 800189a:	2100      	movs	r1, #0
 800189c:	4841      	ldr	r0, [pc, #260]	; (80019a4 <MainMenu+0x348>)
 800189e:	f001 f9ff 	bl	8002ca0 <print_string>
                print_16b_binary_rep(temp_fuse_status_u16,LF);
 80018a2:	897b      	ldrh	r3, [r7, #10]
 80018a4:	2101      	movs	r1, #1
 80018a6:	4618      	mov	r0, r3
 80018a8:	f001 f9a4 	bl	8002bf4 <print_16b_binary_rep>
            break;
 80018ac:	e039      	b.n	8001922 <MainMenu+0x2c6>
            
            case 7:
                InsertLineFeed(1);
 80018ae:	2001      	movs	r0, #1
 80018b0:	f001 faba 	bl	8002e28 <InsertLineFeed>
                InsertLineSeparator();
 80018b4:	f001 fae4 	bl	8002e80 <InsertLineSeparator>
                
                print_string("Enter fuse to be lit: ",0);
 80018b8:	2100      	movs	r1, #0
 80018ba:	483b      	ldr	r0, [pc, #236]	; (80019a8 <MainMenu+0x34c>)
 80018bc:	f001 f9f0 	bl	8002ca0 <print_string>
                temp_u8 = getNumber_u8();
 80018c0:	f7ff fe52 	bl	8001568 <getNumber_u8>
 80018c4:	4603      	mov	r3, r0
 80018c6:	727b      	strb	r3, [r7, #9]
                
                print_string("User elected to light fuse: ",0);
 80018c8:	2100      	movs	r1, #0
 80018ca:	4838      	ldr	r0, [pc, #224]	; (80019ac <MainMenu+0x350>)
 80018cc:	f001 f9e8 	bl	8002ca0 <print_string>
                print_unsigned_decimal(temp_u8,LF);
 80018d0:	7a7b      	ldrb	r3, [r7, #9]
 80018d2:	b29b      	uxth	r3, r3
 80018d4:	2101      	movs	r1, #1
 80018d6:	4618      	mov	r0, r3
 80018d8:	f001 fa24 	bl	8002d24 <print_unsigned_decimal>
                
                ignite_fuse (&tim, &fus, temp_u8);
 80018dc:	7a7b      	ldrb	r3, [r7, #9]
 80018de:	461a      	mov	r2, r3
 80018e0:	492f      	ldr	r1, [pc, #188]	; (80019a0 <MainMenu+0x344>)
 80018e2:	4833      	ldr	r0, [pc, #204]	; (80019b0 <MainMenu+0x354>)
 80018e4:	f000 fbdc 	bl	80020a0 <ignite_fuse>

                while (tim.timer_100ms_cntr < FUSE_100MS_TICKS_TIMEOUT);
 80018e8:	bf00      	nop
 80018ea:	4b31      	ldr	r3, [pc, #196]	; (80019b0 <MainMenu+0x354>)
 80018ec:	895b      	ldrh	r3, [r3, #10]
 80018ee:	2b13      	cmp	r3, #19
 80018f0:	d9fb      	bls.n	80018ea <MainMenu+0x28e>
                anlg_sw_all_off();
 80018f2:	f000 fd8b 	bl	800240c <anlg_sw_all_off>

                tim.timer_100ms_running = false;
 80018f6:	4b2e      	ldr	r3, [pc, #184]	; (80019b0 <MainMenu+0x354>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	731a      	strb	r2, [r3, #12]
                tim.timer_100ms_cntr = 0;
 80018fc:	4b2c      	ldr	r3, [pc, #176]	; (80019b0 <MainMenu+0x354>)
 80018fe:	2200      	movs	r2, #0
 8001900:	815a      	strh	r2, [r3, #10]

            break;
 8001902:	e00e      	b.n	8001922 <MainMenu+0x2c6>

            case 99:
                ResetTerminal();              //Leaving menu, so clear the screen so not to confuse user
 8001904:	f001 fa78 	bl	8002df8 <ResetTerminal>
                HAL_Delay(1);
 8001908:	2001      	movs	r0, #1
 800190a:	f001 fd3b 	bl	8003384 <HAL_Delay>
                // blockingDelay10ms(1);
                CursorTopLeft();        //Make sure the cursor is in the Top Left position
 800190e:	f001 fa5b 	bl	8002dc8 <CursorTopLeft>
                HAL_Delay(1);
 8001912:	2001      	movs	r0, #1
 8001914:	f001 fd36 	bl	8003384 <HAL_Delay>
                // blockingDelay10ms(1);
                usr_number_u8 = 99;
 8001918:	2363      	movs	r3, #99	; 0x63
 800191a:	73fb      	strb	r3, [r7, #15]
            break;
 800191c:	e001      	b.n	8001922 <MainMenu+0x2c6>

            default:
                usr_number_u8 = 0;
 800191e:	2300      	movs	r3, #0
 8001920:	73fb      	strb	r3, [r7, #15]
    while(usr_number_u8 != 99) {
 8001922:	7bfb      	ldrb	r3, [r7, #15]
 8001924:	2b63      	cmp	r3, #99	; 0x63
 8001926:	f47f aeb8 	bne.w	800169a <MainMenu+0x3e>
        }   //END Switch(usr_number_u8)
    }  //END while(glbinfo.rxchar != 99)

    print_string("Leaving console.",LF);
 800192a:	2101      	movs	r1, #1
 800192c:	4821      	ldr	r0, [pc, #132]	; (80019b4 <MainMenu+0x358>)
 800192e:	f001 f9b7 	bl	8002ca0 <print_string>

}
 8001932:	bf00      	nop
 8001934:	3710      	adds	r7, #16
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	20000220 	.word	0x20000220
 8001940:	0800ba44 	.word	0x0800ba44
 8001944:	0800ba64 	.word	0x0800ba64
 8001948:	0800ba7c 	.word	0x0800ba7c
 800194c:	0800baa0 	.word	0x0800baa0
 8001950:	0800bac0 	.word	0x0800bac0
 8001954:	0800badc 	.word	0x0800badc
 8001958:	0800baf4 	.word	0x0800baf4
 800195c:	0800bb0c 	.word	0x0800bb0c
 8001960:	0800bb20 	.word	0x0800bb20
 8001964:	0800bb34 	.word	0x0800bb34
 8001968:	0800bb5c 	.word	0x0800bb5c
 800196c:	20000318 	.word	0x20000318
 8001970:	0800bb78 	.word	0x0800bb78
 8001974:	408f4000 	.word	0x408f4000
 8001978:	3fe00000 	.word	0x3fe00000
 800197c:	0800bba0 	.word	0x0800bba0
 8001980:	0800bbb8 	.word	0x0800bbb8
 8001984:	0800bbe4 	.word	0x0800bbe4
 8001988:	0800bc0c 	.word	0x0800bc0c
 800198c:	0800bc2c 	.word	0x0800bc2c
 8001990:	0800bc48 	.word	0x0800bc48
 8001994:	0800bc78 	.word	0x0800bc78
 8001998:	20000218 	.word	0x20000218
 800199c:	0800bc98 	.word	0x0800bc98
 80019a0:	2000021c 	.word	0x2000021c
 80019a4:	0800bca8 	.word	0x0800bca8
 80019a8:	0800bcbc 	.word	0x0800bcbc
 80019ac:	0800bcd4 	.word	0x0800bcd4
 80019b0:	20000208 	.word	0x20000208
 80019b4:	0800bcf4 	.word	0x0800bcf4

080019b8 <get_dac_data_value>:
  ******************************************************************************
  */

#include "dac.h"

uint16_t get_dac_data_value (float voltage_setting) {
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b084      	sub	sp, #16
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
    uint16_t dac_data_value;
    dac_data_value = (uint16_t)(4096/3.3*voltage_setting);
 80019c0:	6878      	ldr	r0, [r7, #4]
 80019c2:	f7fe fe51 	bl	8000668 <__aeabi_f2d>
 80019c6:	a30a      	add	r3, pc, #40	; (adr r3, 80019f0 <get_dac_data_value+0x38>)
 80019c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019cc:	f7fe fea4 	bl	8000718 <__aeabi_dmul>
 80019d0:	4602      	mov	r2, r0
 80019d2:	460b      	mov	r3, r1
 80019d4:	4610      	mov	r0, r2
 80019d6:	4619      	mov	r1, r3
 80019d8:	f7ff f976 	bl	8000cc8 <__aeabi_d2uiz>
 80019dc:	4603      	mov	r3, r0
 80019de:	81fb      	strh	r3, [r7, #14]
    return dac_data_value;
 80019e0:	89fb      	ldrh	r3, [r7, #14]
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	3710      	adds	r7, #16
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	f3af 8000 	nop.w
 80019f0:	364d9365 	.word	0x364d9365
 80019f4:	409364d9 	.word	0x409364d9

080019f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019fc:	f001 fc60 	bl	80032c0 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a00:	f000 f8e0 	bl	8001bc4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  uart.errorflag      = false;
 8001a04:	4b64      	ldr	r3, [pc, #400]	; (8001b98 <main+0x1a0>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  uart.validmsg       = false;
 8001a0c:	4b62      	ldr	r3, [pc, #392]	; (8001b98 <main+0x1a0>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  uart.msg_state      = STATESTART;
 8001a14:	4b60      	ldr	r3, [pc, #384]	; (8001b98 <main+0x1a0>)
 8001a16:	2201      	movs	r2, #1
 8001a18:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  uart.len_verify     = 0;                        // Initialize length verify counter to 0
 8001a1c:	4b5e      	ldr	r3, [pc, #376]	; (8001b98 <main+0x1a0>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  uart.producer_index = 0;                        // Initialize consumer index
 8001a24:	4b5c      	ldr	r3, [pc, #368]	; (8001b98 <main+0x1a0>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
  uart.consumer_index = 0;                        // Initialize producer index
 8001a2c:	4b5a      	ldr	r3, [pc, #360]	; (8001b98 <main+0x1a0>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
  uart.inmenu         = false;                    // Will not start out in console menu
 8001a34:	4b58      	ldr	r3, [pc, #352]	; (8001b98 <main+0x1a0>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a3c:	f000 fa7c 	bl	8001f38 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001a40:	f000 f924 	bl	8001c8c <MX_ADC1_Init>
  MX_DAC_Init();
 8001a44:	f000 f960 	bl	8001d08 <MX_DAC_Init>
  MX_I2C2_Init();
 8001a48:	f000 f988 	bl	8001d5c <MX_I2C2_Init>
  MX_SPI1_Init();
 8001a4c:	f000 f9b4 	bl	8001db8 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8001a50:	f000 fa1e 	bl	8001e90 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001a54:	f000 fa46 	bl	8001ee4 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 8001a58:	f000 f9e4 	bl	8001e24 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  init_ad7888 (&a2d); 
 8001a5c:	484f      	ldr	r0, [pc, #316]	; (8001b9c <main+0x1a4>)
 8001a5e:	f7ff fcdb 	bl	8001418 <init_ad7888>
  init_timer (&tim);
 8001a62:	484f      	ldr	r0, [pc, #316]	; (8001ba0 <main+0x1a8>)
 8001a64:	f000 faf8 	bl	8002058 <init_timer>
  igniter_initialize(&fus);
 8001a68:	484e      	ldr	r0, [pc, #312]	; (8001ba4 <main+0x1ac>)
 8001a6a:	f000 fbfb 	bl	8002264 <igniter_initialize>

  HAL_GPIO_WritePin(EXT_LED_1_GPIO_Port, EXT_LED_1_Pin, GPIO_PIN_RESET);
 8001a6e:	2200      	movs	r2, #0
 8001a70:	2110      	movs	r1, #16
 8001a72:	484d      	ldr	r0, [pc, #308]	; (8001ba8 <main+0x1b0>)
 8001a74:	f002 fb74 	bl	8004160 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EXT_LED_2_GPIO_Port,EXT_LED_2_Pin, GPIO_PIN_RESET);
 8001a78:	2200      	movs	r2, #0
 8001a7a:	2120      	movs	r1, #32
 8001a7c:	484a      	ldr	r0, [pc, #296]	; (8001ba8 <main+0x1b0>)
 8001a7e:	f002 fb6f 	bl	8004160 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EXT_LED_3_GPIO_Port,EXT_LED_3_Pin, GPIO_PIN_RESET);
 8001a82:	2200      	movs	r2, #0
 8001a84:	2140      	movs	r1, #64	; 0x40
 8001a86:	4848      	ldr	r0, [pc, #288]	; (8001ba8 <main+0x1b0>)
 8001a88:	f002 fb6a 	bl	8004160 <HAL_GPIO_WritePin>

  // Verify the XBEE module is awake and not in reset
  HAL_GPIO_WritePin(XB_ON_GPIO_Port,XB_ON_Pin, GPIO_PIN_SET);
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	2120      	movs	r1, #32
 8001a90:	4846      	ldr	r0, [pc, #280]	; (8001bac <main+0x1b4>)
 8001a92:	f002 fb65 	bl	8004160 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(XB_RST_n_GPIO_Port,XB_RST_n_Pin, GPIO_PIN_SET);
 8001a96:	2201      	movs	r2, #1
 8001a98:	2140      	movs	r1, #64	; 0x40
 8001a9a:	4844      	ldr	r0, [pc, #272]	; (8001bac <main+0x1b4>)
 8001a9c:	f002 fb60 	bl	8004160 <HAL_GPIO_WritePin>


  // Must use Base Start IT if using interrupts
  HAL_TIM_Base_Start_IT(&htim6);
 8001aa0:	4843      	ldr	r0, [pc, #268]	; (8001bb0 <main+0x1b8>)
 8001aa2:	f003 ff93 	bl	80059cc <HAL_TIM_Base_Start_IT>
  HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 8001aa6:	2100      	movs	r1, #0
 8001aa8:	4842      	ldr	r0, [pc, #264]	; (8001bb4 <main+0x1bc>)
 8001aaa:	f001 ffd0 	bl	8003a4e <HAL_DAC_Start>

  HAL_UART_Receive_IT(&huart1, &uart.rxchar, 1);  // UART to console interface
 8001aae:	2201      	movs	r2, #1
 8001ab0:	4941      	ldr	r1, [pc, #260]	; (8001bb8 <main+0x1c0>)
 8001ab2:	4842      	ldr	r0, [pc, #264]	; (8001bbc <main+0x1c4>)
 8001ab4:	f004 fad3 	bl	800605e <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart2, &uart.rxchar, 1);  // UART to XBEE interface
 8001ab8:	2201      	movs	r2, #1
 8001aba:	493f      	ldr	r1, [pc, #252]	; (8001bb8 <main+0x1c0>)
 8001abc:	4840      	ldr	r0, [pc, #256]	; (8001bc0 <main+0x1c8>)
 8001abe:	f004 face 	bl	800605e <HAL_UART_Receive_IT>
  {

    /**
     * Message handling
     */
    if (uart.byte_counter >= MAX_RX_BUF_INDEX) {
 8001ac2:	4b35      	ldr	r3, [pc, #212]	; (8001b98 <main+0x1a0>)
 8001ac4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001ac8:	2b1f      	cmp	r3, #31
 8001aca:	d902      	bls.n	8001ad2 <main+0xda>
      ResetRxBuffer();                        //Something went wrong, reset the RX buffer.
 8001acc:	f001 f9e2 	bl	8002e94 <ResetRxBuffer>
 8001ad0:	e009      	b.n	8001ae6 <main+0xee>
    }
    else if(uart.consumer_index != uart.producer_index) {             //We have unprocessed data when indices do not agree
 8001ad2:	4b31      	ldr	r3, [pc, #196]	; (8001b98 <main+0x1a0>)
 8001ad4:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 8001ad8:	4b2f      	ldr	r3, [pc, #188]	; (8001b98 <main+0x1a0>)
 8001ada:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001ade:	429a      	cmp	r2, r3
 8001ae0:	d001      	beq.n	8001ae6 <main+0xee>
      HandleByte();
 8001ae2:	f001 f9f1 	bl	8002ec8 <HandleByte>
    }

    if(uart.validmsg == true) {     //A valid message confirmed in buffer
 8001ae6:	4b2c      	ldr	r3, [pc, #176]	; (8001b98 <main+0x1a0>)
 8001ae8:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d005      	beq.n	8001afc <main+0x104>
        uart.validmsg = false;      //Avoid diving into ProcessMessage for no reason
 8001af0:	4b29      	ldr	r3, [pc, #164]	; (8001b98 <main+0x1a0>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
        ProcessMessage();
 8001af8:	f001 fab6 	bl	8003068 <ProcessMessage>
    }

    if(tim.timer_100ms_running && ((tim.timer_100ms_cntr) >= FUSE_100MS_TICKS_TIMEOUT)) {
 8001afc:	4b28      	ldr	r3, [pc, #160]	; (8001ba0 <main+0x1a8>)
 8001afe:	7b1b      	ldrb	r3, [r3, #12]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d00e      	beq.n	8001b22 <main+0x12a>
 8001b04:	4b26      	ldr	r3, [pc, #152]	; (8001ba0 <main+0x1a8>)
 8001b06:	895b      	ldrh	r3, [r3, #10]
 8001b08:	2b13      	cmp	r3, #19
 8001b0a:	d90a      	bls.n	8001b22 <main+0x12a>
      anlg_sw_all_off();
 8001b0c:	f000 fc7e 	bl	800240c <anlg_sw_all_off>
      fus.fuse_lighting_bool = false;
 8001b10:	4b24      	ldr	r3, [pc, #144]	; (8001ba4 <main+0x1ac>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	70da      	strb	r2, [r3, #3]
      tim.timer_100ms_running = false;
 8001b16:	4b22      	ldr	r3, [pc, #136]	; (8001ba0 <main+0x1a8>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	731a      	strb	r2, [r3, #12]
      tim.timer_100ms_cntr = 0;
 8001b1c:	4b20      	ldr	r3, [pc, #128]	; (8001ba0 <main+0x1a8>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	815a      	strh	r2, [r3, #10]

    }


	  if(tim.flag_10ms_tick) {
 8001b22:	4b1f      	ldr	r3, [pc, #124]	; (8001ba0 <main+0x1a8>)
 8001b24:	799b      	ldrb	r3, [r3, #6]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d002      	beq.n	8001b30 <main+0x138>
		  tim.flag_10ms_tick = false;
 8001b2a:	4b1d      	ldr	r3, [pc, #116]	; (8001ba0 <main+0x1a8>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	719a      	strb	r2, [r3, #6]
	  }

	  if(tim.flag_100ms_tick) {
 8001b30:	4b1b      	ldr	r3, [pc, #108]	; (8001ba0 <main+0x1a8>)
 8001b32:	79db      	ldrb	r3, [r3, #7]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d01e      	beq.n	8001b76 <main+0x17e>
	      tim.flag_100ms_tick = false;
 8001b38:	4b19      	ldr	r3, [pc, #100]	; (8001ba0 <main+0x1a8>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	71da      	strb	r2, [r3, #7]
        if(fus.fuse_lighting_bool) {
 8001b3e:	4b19      	ldr	r3, [pc, #100]	; (8001ba4 <main+0x1ac>)
 8001b40:	78db      	ldrb	r3, [r3, #3]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d004      	beq.n	8001b50 <main+0x158>
	        HAL_GPIO_TogglePin(EXT_LED_2_GPIO_Port, EXT_LED_2_Pin); // External RED LED
 8001b46:	2120      	movs	r1, #32
 8001b48:	4817      	ldr	r0, [pc, #92]	; (8001ba8 <main+0x1b0>)
 8001b4a:	f002 fb21 	bl	8004190 <HAL_GPIO_TogglePin>
 8001b4e:	e004      	b.n	8001b5a <main+0x162>
        }
        else {
          HAL_GPIO_WritePin(EXT_LED_2_GPIO_Port,EXT_LED_2_Pin, GPIO_PIN_RESET);
 8001b50:	2200      	movs	r2, #0
 8001b52:	2120      	movs	r1, #32
 8001b54:	4814      	ldr	r0, [pc, #80]	; (8001ba8 <main+0x1b0>)
 8001b56:	f002 fb03 	bl	8004160 <HAL_GPIO_WritePin>
        }
        
        /* If all fuses are bad, illuminate the amber LED */
	      if(fus.all_fuses_bad_bool){
 8001b5a:	4b12      	ldr	r3, [pc, #72]	; (8001ba4 <main+0x1ac>)
 8001b5c:	789b      	ldrb	r3, [r3, #2]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d004      	beq.n	8001b6c <main+0x174>
          HAL_GPIO_TogglePin(EXT_LED_3_GPIO_Port, EXT_LED_3_Pin); // External Amber LED
 8001b62:	2140      	movs	r1, #64	; 0x40
 8001b64:	4810      	ldr	r0, [pc, #64]	; (8001ba8 <main+0x1b0>)
 8001b66:	f002 fb13 	bl	8004190 <HAL_GPIO_TogglePin>
 8001b6a:	e004      	b.n	8001b76 <main+0x17e>
        }
        else {
          HAL_GPIO_WritePin(EXT_LED_3_GPIO_Port, EXT_LED_3_Pin, GPIO_PIN_RESET);
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	2140      	movs	r1, #64	; 0x40
 8001b70:	480d      	ldr	r0, [pc, #52]	; (8001ba8 <main+0x1b0>)
 8001b72:	f002 faf5 	bl	8004160 <HAL_GPIO_WritePin>
        }
	  
    }

	    if(tim.flag_500ms_tick) {
 8001b76:	4b0a      	ldr	r3, [pc, #40]	; (8001ba0 <main+0x1a8>)
 8001b78:	7a1b      	ldrb	r3, [r3, #8]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d0a1      	beq.n	8001ac2 <main+0xca>
	      tim.flag_500ms_tick = false;
 8001b7e:	4b08      	ldr	r3, [pc, #32]	; (8001ba0 <main+0x1a8>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	721a      	strb	r2, [r3, #8]
	      HAL_GPIO_TogglePin(HLTH_LED_GPIO_Port, HLTH_LED_Pin);   // Board LED
 8001b84:	2101      	movs	r1, #1
 8001b86:	4808      	ldr	r0, [pc, #32]	; (8001ba8 <main+0x1b0>)
 8001b88:	f002 fb02 	bl	8004190 <HAL_GPIO_TogglePin>
	      HAL_GPIO_TogglePin(EXT_LED_1_GPIO_Port, EXT_LED_1_Pin); // External GRN LED
 8001b8c:	2110      	movs	r1, #16
 8001b8e:	4806      	ldr	r0, [pc, #24]	; (8001ba8 <main+0x1b0>)
 8001b90:	f002 fafe 	bl	8004190 <HAL_GPIO_TogglePin>
    if (uart.byte_counter >= MAX_RX_BUF_INDEX) {
 8001b94:	e795      	b.n	8001ac2 <main+0xca>
 8001b96:	bf00      	nop
 8001b98:	20000220 	.word	0x20000220
 8001b9c:	20000218 	.word	0x20000218
 8001ba0:	20000208 	.word	0x20000208
 8001ba4:	2000021c 	.word	0x2000021c
 8001ba8:	40011000 	.word	0x40011000
 8001bac:	40010c00 	.word	0x40010c00
 8001bb0:	2000032c 	.word	0x2000032c
 8001bb4:	20000318 	.word	0x20000318
 8001bb8:	20000241 	.word	0x20000241
 8001bbc:	200002d4 	.word	0x200002d4
 8001bc0:	200003cc 	.word	0x200003cc

08001bc4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b09c      	sub	sp, #112	; 0x70
 8001bc8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bca:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001bce:	2238      	movs	r2, #56	; 0x38
 8001bd0:	2100      	movs	r1, #0
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f004 fec6 	bl	8006964 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bd8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bdc:	2200      	movs	r2, #0
 8001bde:	601a      	str	r2, [r3, #0]
 8001be0:	605a      	str	r2, [r3, #4]
 8001be2:	609a      	str	r2, [r3, #8]
 8001be4:	60da      	str	r2, [r3, #12]
 8001be6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001be8:	1d3b      	adds	r3, r7, #4
 8001bea:	2220      	movs	r2, #32
 8001bec:	2100      	movs	r1, #0
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f004 feb8 	bl	8006964 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001bf8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001bfc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c02:	2301      	movs	r3, #1
 8001c04:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_HSE;
 8001c06:	2300      	movs	r3, #0
 8001c08:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c0a:	2302      	movs	r3, #2
 8001c0c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c0e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c12:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001c14:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001c18:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL_NONE;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c1e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001c22:	4618      	mov	r0, r3
 8001c24:	f002 fc12 	bl	800444c <HAL_RCC_OscConfig>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d001      	beq.n	8001c32 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001c2e:	f000 fbe7 	bl	8002400 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c32:	230f      	movs	r3, #15
 8001c34:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c36:	2302      	movs	r3, #2
 8001c38:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c42:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c44:	2300      	movs	r3, #0
 8001c46:	637b      	str	r3, [r7, #52]	; 0x34

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001c48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c4c:	2102      	movs	r1, #2
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f002 ff12 	bl	8004a78 <HAL_RCC_ClockConfig>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d001      	beq.n	8001c5e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001c5a:	f000 fbd1 	bl	8002400 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001c5e:	2302      	movs	r3, #2
 8001c60:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001c62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001c66:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c68:	1d3b      	adds	r3, r7, #4
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f003 f924 	bl	8004eb8 <HAL_RCCEx_PeriphCLKConfig>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d001      	beq.n	8001c7a <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8001c76:	f000 fbc3 	bl	8002400 <Error_Handler>
  }
  /** Configure the Systick interrupt time
  */
  __HAL_RCC_PLLI2S_ENABLE();
 8001c7a:	4b03      	ldr	r3, [pc, #12]	; (8001c88 <SystemClock_Config+0xc4>)
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	601a      	str	r2, [r3, #0]
}
 8001c80:	bf00      	nop
 8001c82:	3770      	adds	r7, #112	; 0x70
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}
 8001c88:	42420070 	.word	0x42420070

08001c8c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b084      	sub	sp, #16
 8001c90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001c92:	1d3b      	adds	r3, r7, #4
 8001c94:	2200      	movs	r2, #0
 8001c96:	601a      	str	r2, [r3, #0]
 8001c98:	605a      	str	r2, [r3, #4]
 8001c9a:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001c9c:	4b18      	ldr	r3, [pc, #96]	; (8001d00 <MX_ADC1_Init+0x74>)
 8001c9e:	4a19      	ldr	r2, [pc, #100]	; (8001d04 <MX_ADC1_Init+0x78>)
 8001ca0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001ca2:	4b17      	ldr	r3, [pc, #92]	; (8001d00 <MX_ADC1_Init+0x74>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001ca8:	4b15      	ldr	r3, [pc, #84]	; (8001d00 <MX_ADC1_Init+0x74>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001cae:	4b14      	ldr	r3, [pc, #80]	; (8001d00 <MX_ADC1_Init+0x74>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001cb4:	4b12      	ldr	r3, [pc, #72]	; (8001d00 <MX_ADC1_Init+0x74>)
 8001cb6:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001cba:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001cbc:	4b10      	ldr	r3, [pc, #64]	; (8001d00 <MX_ADC1_Init+0x74>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001cc2:	4b0f      	ldr	r3, [pc, #60]	; (8001d00 <MX_ADC1_Init+0x74>)
 8001cc4:	2201      	movs	r2, #1
 8001cc6:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001cc8:	480d      	ldr	r0, [pc, #52]	; (8001d00 <MX_ADC1_Init+0x74>)
 8001cca:	f001 fb7f 	bl	80033cc <HAL_ADC_Init>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d001      	beq.n	8001cd8 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001cd4:	f000 fb94 	bl	8002400 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ce4:	1d3b      	adds	r3, r7, #4
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	4805      	ldr	r0, [pc, #20]	; (8001d00 <MX_ADC1_Init+0x74>)
 8001cea:	f001 fc47 	bl	800357c <HAL_ADC_ConfigChannel>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d001      	beq.n	8001cf8 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001cf4:	f000 fb84 	bl	8002400 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001cf8:	bf00      	nop
 8001cfa:	3710      	adds	r7, #16
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	200002a4 	.word	0x200002a4
 8001d04:	40012400 	.word	0x40012400

08001d08 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b082      	sub	sp, #8
 8001d0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001d0e:	463b      	mov	r3, r7
 8001d10:	2200      	movs	r2, #0
 8001d12:	601a      	str	r2, [r3, #0]
 8001d14:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8001d16:	4b0f      	ldr	r3, [pc, #60]	; (8001d54 <MX_DAC_Init+0x4c>)
 8001d18:	4a0f      	ldr	r2, [pc, #60]	; (8001d58 <MX_DAC_Init+0x50>)
 8001d1a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001d1c:	480d      	ldr	r0, [pc, #52]	; (8001d54 <MX_DAC_Init+0x4c>)
 8001d1e:	f001 fe74 	bl	8003a0a <HAL_DAC_Init>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d001      	beq.n	8001d2c <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001d28:	f000 fb6a 	bl	8002400 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001d30:	2300      	movs	r3, #0
 8001d32:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001d34:	463b      	mov	r3, r7
 8001d36:	2200      	movs	r2, #0
 8001d38:	4619      	mov	r1, r3
 8001d3a:	4806      	ldr	r0, [pc, #24]	; (8001d54 <MX_DAC_Init+0x4c>)
 8001d3c:	f001 fefc 	bl	8003b38 <HAL_DAC_ConfigChannel>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d001      	beq.n	8001d4a <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8001d46:	f000 fb5b 	bl	8002400 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8001d4a:	bf00      	nop
 8001d4c:	3708      	adds	r7, #8
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	20000318 	.word	0x20000318
 8001d58:	40007400 	.word	0x40007400

08001d5c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001d60:	4b12      	ldr	r3, [pc, #72]	; (8001dac <MX_I2C2_Init+0x50>)
 8001d62:	4a13      	ldr	r2, [pc, #76]	; (8001db0 <MX_I2C2_Init+0x54>)
 8001d64:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001d66:	4b11      	ldr	r3, [pc, #68]	; (8001dac <MX_I2C2_Init+0x50>)
 8001d68:	4a12      	ldr	r2, [pc, #72]	; (8001db4 <MX_I2C2_Init+0x58>)
 8001d6a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001d6c:	4b0f      	ldr	r3, [pc, #60]	; (8001dac <MX_I2C2_Init+0x50>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001d72:	4b0e      	ldr	r3, [pc, #56]	; (8001dac <MX_I2C2_Init+0x50>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d78:	4b0c      	ldr	r3, [pc, #48]	; (8001dac <MX_I2C2_Init+0x50>)
 8001d7a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001d7e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d80:	4b0a      	ldr	r3, [pc, #40]	; (8001dac <MX_I2C2_Init+0x50>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001d86:	4b09      	ldr	r3, [pc, #36]	; (8001dac <MX_I2C2_Init+0x50>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d8c:	4b07      	ldr	r3, [pc, #28]	; (8001dac <MX_I2C2_Init+0x50>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d92:	4b06      	ldr	r3, [pc, #24]	; (8001dac <MX_I2C2_Init+0x50>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001d98:	4804      	ldr	r0, [pc, #16]	; (8001dac <MX_I2C2_Init+0x50>)
 8001d9a:	f002 fa13 	bl	80041c4 <HAL_I2C_Init>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d001      	beq.n	8001da8 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001da4:	f000 fb2c 	bl	8002400 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001da8:	bf00      	nop
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	20000250 	.word	0x20000250
 8001db0:	40005800 	.word	0x40005800
 8001db4:	000186a0 	.word	0x000186a0

08001db8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001dbc:	4b17      	ldr	r3, [pc, #92]	; (8001e1c <MX_SPI1_Init+0x64>)
 8001dbe:	4a18      	ldr	r2, [pc, #96]	; (8001e20 <MX_SPI1_Init+0x68>)
 8001dc0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001dc2:	4b16      	ldr	r3, [pc, #88]	; (8001e1c <MX_SPI1_Init+0x64>)
 8001dc4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001dc8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001dca:	4b14      	ldr	r3, [pc, #80]	; (8001e1c <MX_SPI1_Init+0x64>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001dd0:	4b12      	ldr	r3, [pc, #72]	; (8001e1c <MX_SPI1_Init+0x64>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001dd6:	4b11      	ldr	r3, [pc, #68]	; (8001e1c <MX_SPI1_Init+0x64>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ddc:	4b0f      	ldr	r3, [pc, #60]	; (8001e1c <MX_SPI1_Init+0x64>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001de2:	4b0e      	ldr	r3, [pc, #56]	; (8001e1c <MX_SPI1_Init+0x64>)
 8001de4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001de8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001dea:	4b0c      	ldr	r3, [pc, #48]	; (8001e1c <MX_SPI1_Init+0x64>)
 8001dec:	2238      	movs	r2, #56	; 0x38
 8001dee:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001df0:	4b0a      	ldr	r3, [pc, #40]	; (8001e1c <MX_SPI1_Init+0x64>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001df6:	4b09      	ldr	r3, [pc, #36]	; (8001e1c <MX_SPI1_Init+0x64>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001dfc:	4b07      	ldr	r3, [pc, #28]	; (8001e1c <MX_SPI1_Init+0x64>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001e02:	4b06      	ldr	r3, [pc, #24]	; (8001e1c <MX_SPI1_Init+0x64>)
 8001e04:	220a      	movs	r2, #10
 8001e06:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001e08:	4804      	ldr	r0, [pc, #16]	; (8001e1c <MX_SPI1_Init+0x64>)
 8001e0a:	f003 f987 	bl	800511c <HAL_SPI_Init>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d001      	beq.n	8001e18 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001e14:	f000 faf4 	bl	8002400 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001e18:	bf00      	nop
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	20000374 	.word	0x20000374
 8001e20:	40013000 	.word	0x40013000

08001e24 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b082      	sub	sp, #8
 8001e28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e2a:	463b      	mov	r3, r7
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	601a      	str	r2, [r3, #0]
 8001e30:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001e32:	4b15      	ldr	r3, [pc, #84]	; (8001e88 <MX_TIM6_Init+0x64>)
 8001e34:	4a15      	ldr	r2, [pc, #84]	; (8001e8c <MX_TIM6_Init+0x68>)
 8001e36:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 72-1;
 8001e38:	4b13      	ldr	r3, [pc, #76]	; (8001e88 <MX_TIM6_Init+0x64>)
 8001e3a:	2247      	movs	r2, #71	; 0x47
 8001e3c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e3e:	4b12      	ldr	r3, [pc, #72]	; (8001e88 <MX_TIM6_Init+0x64>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10000-1;
 8001e44:	4b10      	ldr	r3, [pc, #64]	; (8001e88 <MX_TIM6_Init+0x64>)
 8001e46:	f242 720f 	movw	r2, #9999	; 0x270f
 8001e4a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e4c:	4b0e      	ldr	r3, [pc, #56]	; (8001e88 <MX_TIM6_Init+0x64>)
 8001e4e:	2280      	movs	r2, #128	; 0x80
 8001e50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001e52:	480d      	ldr	r0, [pc, #52]	; (8001e88 <MX_TIM6_Init+0x64>)
 8001e54:	f003 fd6a 	bl	800592c <HAL_TIM_Base_Init>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d001      	beq.n	8001e62 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001e5e:	f000 facf 	bl	8002400 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e62:	2300      	movs	r3, #0
 8001e64:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e66:	2300      	movs	r3, #0
 8001e68:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001e6a:	463b      	mov	r3, r7
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	4806      	ldr	r0, [pc, #24]	; (8001e88 <MX_TIM6_Init+0x64>)
 8001e70:	f003 ff9e 	bl	8005db0 <HAL_TIMEx_MasterConfigSynchronization>
 8001e74:	4603      	mov	r3, r0
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d001      	beq.n	8001e7e <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001e7a:	f000 fac1 	bl	8002400 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001e7e:	bf00      	nop
 8001e80:	3708      	adds	r7, #8
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	2000032c 	.word	0x2000032c
 8001e8c:	40001000 	.word	0x40001000

08001e90 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001e94:	4b11      	ldr	r3, [pc, #68]	; (8001edc <MX_USART1_UART_Init+0x4c>)
 8001e96:	4a12      	ldr	r2, [pc, #72]	; (8001ee0 <MX_USART1_UART_Init+0x50>)
 8001e98:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 57600;
 8001e9a:	4b10      	ldr	r3, [pc, #64]	; (8001edc <MX_USART1_UART_Init+0x4c>)
 8001e9c:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8001ea0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001ea2:	4b0e      	ldr	r3, [pc, #56]	; (8001edc <MX_USART1_UART_Init+0x4c>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ea8:	4b0c      	ldr	r3, [pc, #48]	; (8001edc <MX_USART1_UART_Init+0x4c>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001eae:	4b0b      	ldr	r3, [pc, #44]	; (8001edc <MX_USART1_UART_Init+0x4c>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001eb4:	4b09      	ldr	r3, [pc, #36]	; (8001edc <MX_USART1_UART_Init+0x4c>)
 8001eb6:	220c      	movs	r2, #12
 8001eb8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001eba:	4b08      	ldr	r3, [pc, #32]	; (8001edc <MX_USART1_UART_Init+0x4c>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ec0:	4b06      	ldr	r3, [pc, #24]	; (8001edc <MX_USART1_UART_Init+0x4c>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001ec6:	4805      	ldr	r0, [pc, #20]	; (8001edc <MX_USART1_UART_Init+0x4c>)
 8001ec8:	f003 ffea 	bl	8005ea0 <HAL_UART_Init>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d001      	beq.n	8001ed6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001ed2:	f000 fa95 	bl	8002400 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001ed6:	bf00      	nop
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	200002d4 	.word	0x200002d4
 8001ee0:	40013800 	.word	0x40013800

08001ee4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ee8:	4b11      	ldr	r3, [pc, #68]	; (8001f30 <MX_USART2_UART_Init+0x4c>)
 8001eea:	4a12      	ldr	r2, [pc, #72]	; (8001f34 <MX_USART2_UART_Init+0x50>)
 8001eec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001eee:	4b10      	ldr	r3, [pc, #64]	; (8001f30 <MX_USART2_UART_Init+0x4c>)
 8001ef0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001ef4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ef6:	4b0e      	ldr	r3, [pc, #56]	; (8001f30 <MX_USART2_UART_Init+0x4c>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001efc:	4b0c      	ldr	r3, [pc, #48]	; (8001f30 <MX_USART2_UART_Init+0x4c>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f02:	4b0b      	ldr	r3, [pc, #44]	; (8001f30 <MX_USART2_UART_Init+0x4c>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f08:	4b09      	ldr	r3, [pc, #36]	; (8001f30 <MX_USART2_UART_Init+0x4c>)
 8001f0a:	220c      	movs	r2, #12
 8001f0c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f0e:	4b08      	ldr	r3, [pc, #32]	; (8001f30 <MX_USART2_UART_Init+0x4c>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f14:	4b06      	ldr	r3, [pc, #24]	; (8001f30 <MX_USART2_UART_Init+0x4c>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f1a:	4805      	ldr	r0, [pc, #20]	; (8001f30 <MX_USART2_UART_Init+0x4c>)
 8001f1c:	f003 ffc0 	bl	8005ea0 <HAL_UART_Init>
 8001f20:	4603      	mov	r3, r0
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d001      	beq.n	8001f2a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001f26:	f000 fa6b 	bl	8002400 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001f2a:	bf00      	nop
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	200003cc 	.word	0x200003cc
 8001f34:	40004400 	.word	0x40004400

08001f38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b088      	sub	sp, #32
 8001f3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f3e:	f107 0310 	add.w	r3, r7, #16
 8001f42:	2200      	movs	r2, #0
 8001f44:	601a      	str	r2, [r3, #0]
 8001f46:	605a      	str	r2, [r3, #4]
 8001f48:	609a      	str	r2, [r3, #8]
 8001f4a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f4c:	4b3f      	ldr	r3, [pc, #252]	; (800204c <MX_GPIO_Init+0x114>)
 8001f4e:	699b      	ldr	r3, [r3, #24]
 8001f50:	4a3e      	ldr	r2, [pc, #248]	; (800204c <MX_GPIO_Init+0x114>)
 8001f52:	f043 0310 	orr.w	r3, r3, #16
 8001f56:	6193      	str	r3, [r2, #24]
 8001f58:	4b3c      	ldr	r3, [pc, #240]	; (800204c <MX_GPIO_Init+0x114>)
 8001f5a:	699b      	ldr	r3, [r3, #24]
 8001f5c:	f003 0310 	and.w	r3, r3, #16
 8001f60:	60fb      	str	r3, [r7, #12]
 8001f62:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f64:	4b39      	ldr	r3, [pc, #228]	; (800204c <MX_GPIO_Init+0x114>)
 8001f66:	699b      	ldr	r3, [r3, #24]
 8001f68:	4a38      	ldr	r2, [pc, #224]	; (800204c <MX_GPIO_Init+0x114>)
 8001f6a:	f043 0320 	orr.w	r3, r3, #32
 8001f6e:	6193      	str	r3, [r2, #24]
 8001f70:	4b36      	ldr	r3, [pc, #216]	; (800204c <MX_GPIO_Init+0x114>)
 8001f72:	699b      	ldr	r3, [r3, #24]
 8001f74:	f003 0320 	and.w	r3, r3, #32
 8001f78:	60bb      	str	r3, [r7, #8]
 8001f7a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f7c:	4b33      	ldr	r3, [pc, #204]	; (800204c <MX_GPIO_Init+0x114>)
 8001f7e:	699b      	ldr	r3, [r3, #24]
 8001f80:	4a32      	ldr	r2, [pc, #200]	; (800204c <MX_GPIO_Init+0x114>)
 8001f82:	f043 0304 	orr.w	r3, r3, #4
 8001f86:	6193      	str	r3, [r2, #24]
 8001f88:	4b30      	ldr	r3, [pc, #192]	; (800204c <MX_GPIO_Init+0x114>)
 8001f8a:	699b      	ldr	r3, [r3, #24]
 8001f8c:	f003 0304 	and.w	r3, r3, #4
 8001f90:	607b      	str	r3, [r7, #4]
 8001f92:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f94:	4b2d      	ldr	r3, [pc, #180]	; (800204c <MX_GPIO_Init+0x114>)
 8001f96:	699b      	ldr	r3, [r3, #24]
 8001f98:	4a2c      	ldr	r2, [pc, #176]	; (800204c <MX_GPIO_Init+0x114>)
 8001f9a:	f043 0308 	orr.w	r3, r3, #8
 8001f9e:	6193      	str	r3, [r2, #24]
 8001fa0:	4b2a      	ldr	r3, [pc, #168]	; (800204c <MX_GPIO_Init+0x114>)
 8001fa2:	699b      	ldr	r3, [r3, #24]
 8001fa4:	f003 0308 	and.w	r3, r3, #8
 8001fa8:	603b      	str	r3, [r7, #0]
 8001faa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(HLTH_LED_GPIO_Port, HLTH_LED_Pin, GPIO_PIN_RESET);
 8001fac:	2200      	movs	r2, #0
 8001fae:	2101      	movs	r1, #1
 8001fb0:	4827      	ldr	r0, [pc, #156]	; (8002050 <MX_GPIO_Init+0x118>)
 8001fb2:	f002 f8d5 	bl	8004160 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, EXT_LED_1_Pin|EXT_LED_2_Pin|EXT_LED_3_Pin, GPIO_PIN_SET);
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	2170      	movs	r1, #112	; 0x70
 8001fba:	4825      	ldr	r0, [pc, #148]	; (8002050 <MX_GPIO_Init+0x118>)
 8001fbc:	f002 f8d0 	bl	8004160 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CH1_8_ANSW_CS_n_Pin|CH1_8_ADC_CS_n_Pin|CH9_16_ADC_CS_n_Pin|CH9_16_ANSW_CS_n_Pin, GPIO_PIN_SET);
 8001fc0:	2201      	movs	r2, #1
 8001fc2:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8001fc6:	4823      	ldr	r0, [pc, #140]	; (8002054 <MX_GPIO_Init+0x11c>)
 8001fc8:	f002 f8ca 	bl	8004160 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(XB_RST_n_GPIO_Port, XB_RST_n_Pin, GPIO_PIN_RESET);
 8001fcc:	2200      	movs	r2, #0
 8001fce:	2140      	movs	r1, #64	; 0x40
 8001fd0:	4820      	ldr	r0, [pc, #128]	; (8002054 <MX_GPIO_Init+0x11c>)
 8001fd2:	f002 f8c5 	bl	8004160 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : HW_REV_0_Pin HW_REV_1_Pin HW_REV_2_Pin PBTN_1_Pin
                           pbtn_2_Pin */
  GPIO_InitStruct.Pin = HW_REV_0_Pin|HW_REV_1_Pin|HW_REV_2_Pin|PBTN_1_Pin
 8001fd6:	f24e 0306 	movw	r3, #57350	; 0xe006
 8001fda:	613b      	str	r3, [r7, #16]
                          |pbtn_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fe4:	f107 0310 	add.w	r3, r7, #16
 8001fe8:	4619      	mov	r1, r3
 8001fea:	4819      	ldr	r0, [pc, #100]	; (8002050 <MX_GPIO_Init+0x118>)
 8001fec:	f001 ff34 	bl	8003e58 <HAL_GPIO_Init>

  /*Configure GPIO pins : HLTH_LED_Pin EXT_LED_1_Pin EXT_LED_2_Pin EXT_LED_3_Pin */
  GPIO_InitStruct.Pin = HLTH_LED_Pin|EXT_LED_1_Pin|EXT_LED_2_Pin|EXT_LED_3_Pin;
 8001ff0:	2371      	movs	r3, #113	; 0x71
 8001ff2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ffc:	2302      	movs	r3, #2
 8001ffe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002000:	f107 0310 	add.w	r3, r7, #16
 8002004:	4619      	mov	r1, r3
 8002006:	4812      	ldr	r0, [pc, #72]	; (8002050 <MX_GPIO_Init+0x118>)
 8002008:	f001 ff26 	bl	8003e58 <HAL_GPIO_Init>

  /*Configure GPIO pins : CH1_8_ANSW_CS_n_Pin CH1_8_ADC_CS_n_Pin CH9_16_ADC_CS_n_Pin CH9_16_ANSW_CS_n_Pin
                           XB_RST_n_Pin */
  GPIO_InitStruct.Pin = CH1_8_ANSW_CS_n_Pin|CH1_8_ADC_CS_n_Pin|CH9_16_ADC_CS_n_Pin|CH9_16_ANSW_CS_n_Pin
 800200c:	f24f 0340 	movw	r3, #61504	; 0xf040
 8002010:	613b      	str	r3, [r7, #16]
                          |XB_RST_n_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002012:	2301      	movs	r3, #1
 8002014:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002016:	2300      	movs	r3, #0
 8002018:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800201a:	2302      	movs	r3, #2
 800201c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800201e:	f107 0310 	add.w	r3, r7, #16
 8002022:	4619      	mov	r1, r3
 8002024:	480b      	ldr	r0, [pc, #44]	; (8002054 <MX_GPIO_Init+0x11c>)
 8002026:	f001 ff17 	bl	8003e58 <HAL_GPIO_Init>

  /*Configure GPIO pin : XB_ON_Pin */
  GPIO_InitStruct.Pin = XB_ON_Pin;
 800202a:	2320      	movs	r3, #32
 800202c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800202e:	2300      	movs	r3, #0
 8002030:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002032:	2300      	movs	r3, #0
 8002034:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(XB_ON_GPIO_Port, &GPIO_InitStruct);
 8002036:	f107 0310 	add.w	r3, r7, #16
 800203a:	4619      	mov	r1, r3
 800203c:	4805      	ldr	r0, [pc, #20]	; (8002054 <MX_GPIO_Init+0x11c>)
 800203e:	f001 ff0b 	bl	8003e58 <HAL_GPIO_Init>

}
 8002042:	bf00      	nop
 8002044:	3720      	adds	r7, #32
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	40021000 	.word	0x40021000
 8002050:	40011000 	.word	0x40011000
 8002054:	40010c00 	.word	0x40010c00

08002058 <init_timer>:
/* USER CODE BEGIN 4 */

/********************************************//**
 *  @brief Initialize timer events 
 ***********************************************/
void init_timer (timing * tim) {
 8002058:	b480      	push	{r7}
 800205a:	b083      	sub	sp, #12
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  tim -> led_fast_blink = false;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2200      	movs	r2, #0
 8002064:	725a      	strb	r2, [r3, #9]
  tim -> flag_10ms_tick = false;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2200      	movs	r2, #0
 800206a:	719a      	strb	r2, [r3, #6]
  tim -> flag_100ms_tick = false;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2200      	movs	r2, #0
 8002070:	71da      	strb	r2, [r3, #7]
  tim -> flag_500ms_tick = false;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2200      	movs	r2, #0
 8002076:	721a      	strb	r2, [r3, #8]
  tim -> ticks10ms = 0;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2200      	movs	r2, #0
 800207c:	801a      	strh	r2, [r3, #0]
  tim -> ticks100ms = 0;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2200      	movs	r2, #0
 8002082:	805a      	strh	r2, [r3, #2]
  tim -> ticks500ms = 0;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2200      	movs	r2, #0
 8002088:	809a      	strh	r2, [r3, #4]

  tim -> timer_100ms_running = false;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2200      	movs	r2, #0
 800208e:	731a      	strb	r2, [r3, #12]
  tim -> timer_100ms_cntr = 0;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2200      	movs	r2, #0
 8002094:	815a      	strh	r2, [r3, #10]

}
 8002096:	bf00      	nop
 8002098:	370c      	adds	r7, #12
 800209a:	46bd      	mov	sp, r7
 800209c:	bc80      	pop	{r7}
 800209e:	4770      	bx	lr

080020a0 <ignite_fuse>:

/********************************************//**
 *  @brief Ignite a fuse  
 ***********************************************/
void ignite_fuse (timing * tim, fuse * fus, uint8_t fuse_number_u8) {
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b086      	sub	sp, #24
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	60f8      	str	r0, [r7, #12]
 80020a8:	60b9      	str	r1, [r7, #8]
 80020aa:	4613      	mov	r3, r2
 80020ac:	71fb      	strb	r3, [r7, #7]
  /**
   * Start the timer so the fuse driver
   * shuts off after so many
   * mili-seconds
   */
  tim -> timer_100ms_cntr = 0;
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	2200      	movs	r2, #0
 80020b2:	815a      	strh	r2, [r3, #10]
  tim -> timer_100ms_running = true;
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	2201      	movs	r2, #1
 80020b8:	731a      	strb	r2, [r3, #12]
  fus -> fuse_lighting_bool = true;
 80020ba:	68bb      	ldr	r3, [r7, #8]
 80020bc:	2201      	movs	r2, #1
 80020be:	70da      	strb	r2, [r3, #3]

  /**
   * Set the DAC value appropriately
   */
  temp_float = (float)(fus -> fuse_current_u16/1000.0*0.5);  
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	881b      	ldrh	r3, [r3, #0]
 80020c4:	4618      	mov	r0, r3
 80020c6:	f7fe fabd 	bl	8000644 <__aeabi_i2d>
 80020ca:	f04f 0200 	mov.w	r2, #0
 80020ce:	4b14      	ldr	r3, [pc, #80]	; (8002120 <ignite_fuse+0x80>)
 80020d0:	f7fe fc4c 	bl	800096c <__aeabi_ddiv>
 80020d4:	4602      	mov	r2, r0
 80020d6:	460b      	mov	r3, r1
 80020d8:	4610      	mov	r0, r2
 80020da:	4619      	mov	r1, r3
 80020dc:	f04f 0200 	mov.w	r2, #0
 80020e0:	4b10      	ldr	r3, [pc, #64]	; (8002124 <ignite_fuse+0x84>)
 80020e2:	f7fe fb19 	bl	8000718 <__aeabi_dmul>
 80020e6:	4602      	mov	r2, r0
 80020e8:	460b      	mov	r3, r1
 80020ea:	4610      	mov	r0, r2
 80020ec:	4619      	mov	r1, r3
 80020ee:	f7fe fe0b 	bl	8000d08 <__aeabi_d2f>
 80020f2:	4603      	mov	r3, r0
 80020f4:	617b      	str	r3, [r7, #20]
  dac_data_value = get_dac_data_value(temp_float);
 80020f6:	6978      	ldr	r0, [r7, #20]
 80020f8:	f7ff fc5e 	bl	80019b8 <get_dac_data_value>
 80020fc:	4603      	mov	r3, r0
 80020fe:	827b      	strh	r3, [r7, #18]
  HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (uint32_t)dac_data_value);
 8002100:	8a7b      	ldrh	r3, [r7, #18]
 8002102:	2200      	movs	r2, #0
 8002104:	2100      	movs	r1, #0
 8002106:	4808      	ldr	r0, [pc, #32]	; (8002128 <ignite_fuse+0x88>)
 8002108:	f001 fcf2 	bl	8003af0 <HAL_DAC_SetValue>

  /**
   * Make sure other fuse channels
   * are first turned off 
   */
  anlg_sw_all_off ();
 800210c:	f000 f97e 	bl	800240c <anlg_sw_all_off>

  /**
   * Turn on the appropriate 
   * analog switch
   */
  set_anlg_sw_on(fuse_number_u8);
 8002110:	79fb      	ldrb	r3, [r7, #7]
 8002112:	4618      	mov	r0, r3
 8002114:	f000 f9ca 	bl	80024ac <set_anlg_sw_on>


}
 8002118:	bf00      	nop
 800211a:	3718      	adds	r7, #24
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}
 8002120:	408f4000 	.word	0x408f4000
 8002124:	3fe00000 	.word	0x3fe00000
 8002128:	20000318 	.word	0x20000318

0800212c <get_status_all_fuses>:

/********************************************//**
 *  @brief Get fuse status
 ***********************************************/
uint16_t get_status_all_fuses(fuse * fus) {
 800212c:	b580      	push	{r7, lr}
 800212e:	b086      	sub	sp, #24
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  uint16_t  temp_fuse_current_u16;
  uint16_t  dac_data_value;
  float     temp_float;
  uint16_t  fuse_status_u16 = 0x0000;
 8002134:	2300      	movs	r3, #0
 8002136:	82fb      	strh	r3, [r7, #22]
  uint8_t   counter_u8;
  bool      temp_all_fuses_bad_b = true;
 8002138:	2301      	movs	r3, #1
 800213a:	753b      	strb	r3, [r7, #20]
  /**
   * Retrieve the current fuse current
   * setting so the value can be 
   * restored before leaving this funciton
   */
  temp_fuse_current_u16 = fus -> fuse_current_u16;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	881b      	ldrh	r3, [r3, #0]
 8002140:	827b      	strh	r3, [r7, #18]
   * checking the fuse.  Fuse current value
   * is in mA, so must first divide by 1000
   * before multiplying by 0.5 to determine 
   * DAC voltage.
   */
  fus -> fuse_current_u16 = CHECK_VALUE_FUSE_CURRENT_MA;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002148:	801a      	strh	r2, [r3, #0]
  temp_float = (float)(fus -> fuse_current_u16/1000.0*0.5);  
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	881b      	ldrh	r3, [r3, #0]
 800214e:	4618      	mov	r0, r3
 8002150:	f7fe fa78 	bl	8000644 <__aeabi_i2d>
 8002154:	f04f 0200 	mov.w	r2, #0
 8002158:	4b3d      	ldr	r3, [pc, #244]	; (8002250 <get_status_all_fuses+0x124>)
 800215a:	f7fe fc07 	bl	800096c <__aeabi_ddiv>
 800215e:	4602      	mov	r2, r0
 8002160:	460b      	mov	r3, r1
 8002162:	4610      	mov	r0, r2
 8002164:	4619      	mov	r1, r3
 8002166:	f04f 0200 	mov.w	r2, #0
 800216a:	4b3a      	ldr	r3, [pc, #232]	; (8002254 <get_status_all_fuses+0x128>)
 800216c:	f7fe fad4 	bl	8000718 <__aeabi_dmul>
 8002170:	4602      	mov	r2, r0
 8002172:	460b      	mov	r3, r1
 8002174:	4610      	mov	r0, r2
 8002176:	4619      	mov	r1, r3
 8002178:	f7fe fdc6 	bl	8000d08 <__aeabi_d2f>
 800217c:	4603      	mov	r3, r0
 800217e:	60fb      	str	r3, [r7, #12]

  dac_data_value = get_dac_data_value(temp_float);
 8002180:	68f8      	ldr	r0, [r7, #12]
 8002182:	f7ff fc19 	bl	80019b8 <get_dac_data_value>
 8002186:	4603      	mov	r3, r0
 8002188:	817b      	strh	r3, [r7, #10]
  HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (uint32_t)dac_data_value);
 800218a:	897b      	ldrh	r3, [r7, #10]
 800218c:	2200      	movs	r2, #0
 800218e:	2100      	movs	r1, #0
 8002190:	4831      	ldr	r0, [pc, #196]	; (8002258 <get_status_all_fuses+0x12c>)
 8002192:	f001 fcad 	bl	8003af0 <HAL_DAC_SetValue>

  /**
   * Cycle through the fuses to see 
   * which are valid and which are not 
   */
  for(counter_u8 = 1; counter_u8 < 17; counter_u8++){
 8002196:	2301      	movs	r3, #1
 8002198:	757b      	strb	r3, [r7, #21]
 800219a:	e025      	b.n	80021e8 <get_status_all_fuses+0xbc>
    set_anlg_sw_on (counter_u8);
 800219c:	7d7b      	ldrb	r3, [r7, #21]
 800219e:	4618      	mov	r0, r3
 80021a0:	f000 f984 	bl	80024ac <set_anlg_sw_on>
    temp_float = get_voltage_mv (&a2d, counter_u8);
 80021a4:	7d7b      	ldrb	r3, [r7, #21]
 80021a6:	4619      	mov	r1, r3
 80021a8:	482c      	ldr	r0, [pc, #176]	; (800225c <get_status_all_fuses+0x130>)
 80021aa:	f7ff f941 	bl	8001430 <get_voltage_mv>
 80021ae:	60f8      	str	r0, [r7, #12]
    
    if(temp_float > GOOD_FUSE_MV_THRESHOLD) {     // Fuse is good
 80021b0:	492b      	ldr	r1, [pc, #172]	; (8002260 <get_status_all_fuses+0x134>)
 80021b2:	68f8      	ldr	r0, [r7, #12]
 80021b4:	f7fe ff72 	bl	800109c <__aeabi_fcmpgt>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d00f      	beq.n	80021de <get_status_all_fuses+0xb2>
      fuse_status_u16 |= (1 << (counter_u8 - 1));
 80021be:	7d7b      	ldrb	r3, [r7, #21]
 80021c0:	3b01      	subs	r3, #1
 80021c2:	2201      	movs	r2, #1
 80021c4:	fa02 f303 	lsl.w	r3, r2, r3
 80021c8:	b21a      	sxth	r2, r3
 80021ca:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80021ce:	4313      	orrs	r3, r2
 80021d0:	b21b      	sxth	r3, r3
 80021d2:	82fb      	strh	r3, [r7, #22]
      if(temp_all_fuses_bad_b) {
 80021d4:	7d3b      	ldrb	r3, [r7, #20]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d001      	beq.n	80021de <get_status_all_fuses+0xb2>
        temp_all_fuses_bad_b = false;
 80021da:	2300      	movs	r3, #0
 80021dc:	753b      	strb	r3, [r7, #20]
      }
    }

    anlg_sw_all_off();
 80021de:	f000 f915 	bl	800240c <anlg_sw_all_off>
  for(counter_u8 = 1; counter_u8 < 17; counter_u8++){
 80021e2:	7d7b      	ldrb	r3, [r7, #21]
 80021e4:	3301      	adds	r3, #1
 80021e6:	757b      	strb	r3, [r7, #21]
 80021e8:	7d7b      	ldrb	r3, [r7, #21]
 80021ea:	2b10      	cmp	r3, #16
 80021ec:	d9d6      	bls.n	800219c <get_status_all_fuses+0x70>
  }

  /**
   * Update all fuses bad status
   */
  fus -> all_fuses_bad_bool = temp_all_fuses_bad_b;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	7d3a      	ldrb	r2, [r7, #20]
 80021f2:	709a      	strb	r2, [r3, #2]

  /**
   * Return the DAC value back to what it was
   * when entering this function 
   */
  fus -> fuse_current_u16 = temp_fuse_current_u16;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	8a7a      	ldrh	r2, [r7, #18]
 80021f8:	801a      	strh	r2, [r3, #0]
  temp_float = (float)(fus -> fuse_current_u16/1000.0*0.5);  
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	881b      	ldrh	r3, [r3, #0]
 80021fe:	4618      	mov	r0, r3
 8002200:	f7fe fa20 	bl	8000644 <__aeabi_i2d>
 8002204:	f04f 0200 	mov.w	r2, #0
 8002208:	4b11      	ldr	r3, [pc, #68]	; (8002250 <get_status_all_fuses+0x124>)
 800220a:	f7fe fbaf 	bl	800096c <__aeabi_ddiv>
 800220e:	4602      	mov	r2, r0
 8002210:	460b      	mov	r3, r1
 8002212:	4610      	mov	r0, r2
 8002214:	4619      	mov	r1, r3
 8002216:	f04f 0200 	mov.w	r2, #0
 800221a:	4b0e      	ldr	r3, [pc, #56]	; (8002254 <get_status_all_fuses+0x128>)
 800221c:	f7fe fa7c 	bl	8000718 <__aeabi_dmul>
 8002220:	4602      	mov	r2, r0
 8002222:	460b      	mov	r3, r1
 8002224:	4610      	mov	r0, r2
 8002226:	4619      	mov	r1, r3
 8002228:	f7fe fd6e 	bl	8000d08 <__aeabi_d2f>
 800222c:	4603      	mov	r3, r0
 800222e:	60fb      	str	r3, [r7, #12]

  dac_data_value = get_dac_data_value(temp_float);
 8002230:	68f8      	ldr	r0, [r7, #12]
 8002232:	f7ff fbc1 	bl	80019b8 <get_dac_data_value>
 8002236:	4603      	mov	r3, r0
 8002238:	817b      	strh	r3, [r7, #10]
  HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (uint32_t)dac_data_value);
 800223a:	897b      	ldrh	r3, [r7, #10]
 800223c:	2200      	movs	r2, #0
 800223e:	2100      	movs	r1, #0
 8002240:	4805      	ldr	r0, [pc, #20]	; (8002258 <get_status_all_fuses+0x12c>)
 8002242:	f001 fc55 	bl	8003af0 <HAL_DAC_SetValue>

  return fuse_status_u16;
 8002246:	8afb      	ldrh	r3, [r7, #22]
  
}
 8002248:	4618      	mov	r0, r3
 800224a:	3718      	adds	r7, #24
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}
 8002250:	408f4000 	.word	0x408f4000
 8002254:	3fe00000 	.word	0x3fe00000
 8002258:	20000318 	.word	0x20000318
 800225c:	20000218 	.word	0x20000218
 8002260:	42a00000 	.word	0x42a00000

08002264 <igniter_initialize>:

/********************************************//**
 *  @brief Initalize fuse ignition parameters
 ***********************************************/
void igniter_initialize(fuse * fus){
 8002264:	b480      	push	{r7}
 8002266:	b083      	sub	sp, #12
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  fus -> fuse_current_u16 = DEFAULT_FUSE_CURRENT_MA;  
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2232      	movs	r2, #50	; 0x32
 8002270:	801a      	strh	r2, [r3, #0]
  fus -> fuse_lighting_bool = false;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2200      	movs	r2, #0
 8002276:	70da      	strb	r2, [r3, #3]
  fus -> all_fuses_bad_bool = false;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2200      	movs	r2, #0
 800227c:	709a      	strb	r2, [r3, #2]
}
 800227e:	bf00      	nop
 8002280:	370c      	adds	r7, #12
 8002282:	46bd      	mov	sp, r7
 8002284:	bc80      	pop	{r7}
 8002286:	4770      	bx	lr

08002288 <HAL_TIM_PeriodElapsedCallback>:

/********************************************//**
 *  @brief Handle Timer Interrupts 
 ***********************************************/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002288:	b480      	push	{r7}
 800228a:	b083      	sub	sp, #12
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
	if(htim == &htim6){
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	4a24      	ldr	r2, [pc, #144]	; (8002324 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8002294:	4293      	cmp	r3, r2
 8002296:	d140      	bne.n	800231a <HAL_TIM_PeriodElapsedCallback+0x92>
			tim.flag_10ms_tick = true;
 8002298:	4b23      	ldr	r3, [pc, #140]	; (8002328 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800229a:	2201      	movs	r2, #1
 800229c:	719a      	strb	r2, [r3, #6]

		 if(tim.ticks10ms == 9) {
 800229e:	4b22      	ldr	r3, [pc, #136]	; (8002328 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80022a0:	881b      	ldrh	r3, [r3, #0]
 80022a2:	2b09      	cmp	r3, #9
 80022a4:	d133      	bne.n	800230e <HAL_TIM_PeriodElapsedCallback+0x86>
		   tim.ticks10ms = 0;
 80022a6:	4b20      	ldr	r3, [pc, #128]	; (8002328 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	801a      	strh	r2, [r3, #0]
		   tim.flag_100ms_tick = true;
 80022ac:	4b1e      	ldr	r3, [pc, #120]	; (8002328 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80022ae:	2201      	movs	r2, #1
 80022b0:	71da      	strb	r2, [r3, #7]
       if(tim.timer_100ms_running) {
 80022b2:	4b1d      	ldr	r3, [pc, #116]	; (8002328 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80022b4:	7b1b      	ldrb	r3, [r3, #12]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d006      	beq.n	80022c8 <HAL_TIM_PeriodElapsedCallback+0x40>
        tim.timer_100ms_cntr++;
 80022ba:	4b1b      	ldr	r3, [pc, #108]	; (8002328 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80022bc:	895b      	ldrh	r3, [r3, #10]
 80022be:	3301      	adds	r3, #1
 80022c0:	b29a      	uxth	r2, r3
 80022c2:	4b19      	ldr	r3, [pc, #100]	; (8002328 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80022c4:	815a      	strh	r2, [r3, #10]
 80022c6:	e002      	b.n	80022ce <HAL_TIM_PeriodElapsedCallback+0x46>
       }
       else {
        tim.timer_100ms_cntr = 0;
 80022c8:	4b17      	ldr	r3, [pc, #92]	; (8002328 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80022ca:	2200      	movs	r2, #0
 80022cc:	815a      	strh	r2, [r3, #10]
       }

		   if(tim.ticks100ms == 4) {
 80022ce:	4b16      	ldr	r3, [pc, #88]	; (8002328 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80022d0:	885b      	ldrh	r3, [r3, #2]
 80022d2:	2b04      	cmp	r3, #4
 80022d4:	d114      	bne.n	8002300 <HAL_TIM_PeriodElapsedCallback+0x78>
			 tim.ticks100ms = 0;
 80022d6:	4b14      	ldr	r3, [pc, #80]	; (8002328 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80022d8:	2200      	movs	r2, #0
 80022da:	805a      	strh	r2, [r3, #2]
			 tim.flag_500ms_tick = true;
 80022dc:	4b12      	ldr	r3, [pc, #72]	; (8002328 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80022de:	2201      	movs	r2, #1
 80022e0:	721a      	strb	r2, [r3, #8]

			 if(tim.ticks500ms == 119)										// One minute worth of half seconds
 80022e2:	4b11      	ldr	r3, [pc, #68]	; (8002328 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80022e4:	889b      	ldrh	r3, [r3, #4]
 80022e6:	2b77      	cmp	r3, #119	; 0x77
 80022e8:	d103      	bne.n	80022f2 <HAL_TIM_PeriodElapsedCallback+0x6a>
			   tim.ticks500ms = 0;
 80022ea:	4b0f      	ldr	r3, [pc, #60]	; (8002328 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	809a      	strh	r2, [r3, #4]
		 else {
		   tim.ticks10ms += 1;
		 }

		}
}
 80022f0:	e013      	b.n	800231a <HAL_TIM_PeriodElapsedCallback+0x92>
			   tim.ticks500ms += 1;
 80022f2:	4b0d      	ldr	r3, [pc, #52]	; (8002328 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80022f4:	889b      	ldrh	r3, [r3, #4]
 80022f6:	3301      	adds	r3, #1
 80022f8:	b29a      	uxth	r2, r3
 80022fa:	4b0b      	ldr	r3, [pc, #44]	; (8002328 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80022fc:	809a      	strh	r2, [r3, #4]
}
 80022fe:	e00c      	b.n	800231a <HAL_TIM_PeriodElapsedCallback+0x92>
			   tim.ticks100ms += 1;
 8002300:	4b09      	ldr	r3, [pc, #36]	; (8002328 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8002302:	885b      	ldrh	r3, [r3, #2]
 8002304:	3301      	adds	r3, #1
 8002306:	b29a      	uxth	r2, r3
 8002308:	4b07      	ldr	r3, [pc, #28]	; (8002328 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800230a:	805a      	strh	r2, [r3, #2]
}
 800230c:	e005      	b.n	800231a <HAL_TIM_PeriodElapsedCallback+0x92>
		   tim.ticks10ms += 1;
 800230e:	4b06      	ldr	r3, [pc, #24]	; (8002328 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8002310:	881b      	ldrh	r3, [r3, #0]
 8002312:	3301      	adds	r3, #1
 8002314:	b29a      	uxth	r2, r3
 8002316:	4b04      	ldr	r3, [pc, #16]	; (8002328 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8002318:	801a      	strh	r2, [r3, #0]
}
 800231a:	bf00      	nop
 800231c:	370c      	adds	r7, #12
 800231e:	46bd      	mov	sp, r7
 8002320:	bc80      	pop	{r7}
 8002322:	4770      	bx	lr
 8002324:	2000032c 	.word	0x2000032c
 8002328:	20000208 	.word	0x20000208

0800232c <HAL_UART_RxCpltCallback>:

/********************************************//**
 *  @brief Handle UART RX interrupts 
 ***********************************************/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
	
  /**
   * Console UART Interface
   * 
   */
  if(huart == &huart1) {
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	4a2e      	ldr	r2, [pc, #184]	; (80023f0 <HAL_UART_RxCpltCallback+0xc4>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d128      	bne.n	800238e <HAL_UART_RxCpltCallback+0x62>

    uart.rxbuf[uart.producer_index] = uart.rxchar;          // Load this byte into rx buffer  
 800233c:	4b2d      	ldr	r3, [pc, #180]	; (80023f4 <HAL_UART_RxCpltCallback+0xc8>)
 800233e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8002342:	461a      	mov	r2, r3
 8002344:	4b2b      	ldr	r3, [pc, #172]	; (80023f4 <HAL_UART_RxCpltCallback+0xc8>)
 8002346:	f893 1021 	ldrb.w	r1, [r3, #33]	; 0x21
 800234a:	4b2a      	ldr	r3, [pc, #168]	; (80023f4 <HAL_UART_RxCpltCallback+0xc8>)
 800234c:	5499      	strb	r1, [r3, r2]
    uart.byte_counter++;                                                   //Increase data counter
 800234e:	4b29      	ldr	r3, [pc, #164]	; (80023f4 <HAL_UART_RxCpltCallback+0xc8>)
 8002350:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002354:	3301      	adds	r3, #1
 8002356:	b2da      	uxtb	r2, r3
 8002358:	4b26      	ldr	r3, [pc, #152]	; (80023f4 <HAL_UART_RxCpltCallback+0xc8>)
 800235a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    (uart.producer_index >= MAX_RX_BUF_INDEX) ? (uart.producer_index = 0):(uart.producer_index++);       
 800235e:	4b25      	ldr	r3, [pc, #148]	; (80023f4 <HAL_UART_RxCpltCallback+0xc8>)
 8002360:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8002364:	2b1f      	cmp	r3, #31
 8002366:	d904      	bls.n	8002372 <HAL_UART_RxCpltCallback+0x46>
 8002368:	4b22      	ldr	r3, [pc, #136]	; (80023f4 <HAL_UART_RxCpltCallback+0xc8>)
 800236a:	2200      	movs	r2, #0
 800236c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8002370:	e007      	b.n	8002382 <HAL_UART_RxCpltCallback+0x56>
 8002372:	4b20      	ldr	r3, [pc, #128]	; (80023f4 <HAL_UART_RxCpltCallback+0xc8>)
 8002374:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8002378:	3301      	adds	r3, #1
 800237a:	b2da      	uxtb	r2, r3
 800237c:	4b1d      	ldr	r3, [pc, #116]	; (80023f4 <HAL_UART_RxCpltCallback+0xc8>)
 800237e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		HAL_UART_Receive_IT(&huart1, &uart.rxchar, 1);
 8002382:	2201      	movs	r2, #1
 8002384:	491c      	ldr	r1, [pc, #112]	; (80023f8 <HAL_UART_RxCpltCallback+0xcc>)
 8002386:	481a      	ldr	r0, [pc, #104]	; (80023f0 <HAL_UART_RxCpltCallback+0xc4>)
 8002388:	f003 fe69 	bl	800605e <HAL_UART_Receive_IT>
    uart.rxbuf[uart.producer_index] = uart.rxchar;          // Load this byte into rx buffer  
    uart.byte_counter++;                                                   //Increase data counter
    (uart.producer_index >= MAX_RX_BUF_INDEX) ? (uart.producer_index = 0):(uart.producer_index++);       
		HAL_UART_Receive_IT(&huart2, &uart.rxchar, 1);
	}
}
 800238c:	e02b      	b.n	80023e6 <HAL_UART_RxCpltCallback+0xba>
  else if(huart == &huart2) {
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	4a1a      	ldr	r2, [pc, #104]	; (80023fc <HAL_UART_RxCpltCallback+0xd0>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d127      	bne.n	80023e6 <HAL_UART_RxCpltCallback+0xba>
    uart.rxbuf[uart.producer_index] = uart.rxchar;          // Load this byte into rx buffer  
 8002396:	4b17      	ldr	r3, [pc, #92]	; (80023f4 <HAL_UART_RxCpltCallback+0xc8>)
 8002398:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800239c:	461a      	mov	r2, r3
 800239e:	4b15      	ldr	r3, [pc, #84]	; (80023f4 <HAL_UART_RxCpltCallback+0xc8>)
 80023a0:	f893 1021 	ldrb.w	r1, [r3, #33]	; 0x21
 80023a4:	4b13      	ldr	r3, [pc, #76]	; (80023f4 <HAL_UART_RxCpltCallback+0xc8>)
 80023a6:	5499      	strb	r1, [r3, r2]
    uart.byte_counter++;                                                   //Increase data counter
 80023a8:	4b12      	ldr	r3, [pc, #72]	; (80023f4 <HAL_UART_RxCpltCallback+0xc8>)
 80023aa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80023ae:	3301      	adds	r3, #1
 80023b0:	b2da      	uxtb	r2, r3
 80023b2:	4b10      	ldr	r3, [pc, #64]	; (80023f4 <HAL_UART_RxCpltCallback+0xc8>)
 80023b4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    (uart.producer_index >= MAX_RX_BUF_INDEX) ? (uart.producer_index = 0):(uart.producer_index++);       
 80023b8:	4b0e      	ldr	r3, [pc, #56]	; (80023f4 <HAL_UART_RxCpltCallback+0xc8>)
 80023ba:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80023be:	2b1f      	cmp	r3, #31
 80023c0:	d904      	bls.n	80023cc <HAL_UART_RxCpltCallback+0xa0>
 80023c2:	4b0c      	ldr	r3, [pc, #48]	; (80023f4 <HAL_UART_RxCpltCallback+0xc8>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 80023ca:	e007      	b.n	80023dc <HAL_UART_RxCpltCallback+0xb0>
 80023cc:	4b09      	ldr	r3, [pc, #36]	; (80023f4 <HAL_UART_RxCpltCallback+0xc8>)
 80023ce:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80023d2:	3301      	adds	r3, #1
 80023d4:	b2da      	uxtb	r2, r3
 80023d6:	4b07      	ldr	r3, [pc, #28]	; (80023f4 <HAL_UART_RxCpltCallback+0xc8>)
 80023d8:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		HAL_UART_Receive_IT(&huart2, &uart.rxchar, 1);
 80023dc:	2201      	movs	r2, #1
 80023de:	4906      	ldr	r1, [pc, #24]	; (80023f8 <HAL_UART_RxCpltCallback+0xcc>)
 80023e0:	4806      	ldr	r0, [pc, #24]	; (80023fc <HAL_UART_RxCpltCallback+0xd0>)
 80023e2:	f003 fe3c 	bl	800605e <HAL_UART_Receive_IT>
}
 80023e6:	bf00      	nop
 80023e8:	3708      	adds	r7, #8
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	200002d4 	.word	0x200002d4
 80023f4:	20000220 	.word	0x20000220
 80023f8:	20000241 	.word	0x20000241
 80023fc:	200003cc 	.word	0x200003cc

08002400 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002400:	b480      	push	{r7}
 8002402:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002404:	b672      	cpsid	i
}
 8002406:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002408:	e7fe      	b.n	8002408 <Error_Handler+0x8>
	...

0800240c <anlg_sw_all_off>:
    // a2d -> run_time_min = 0.0f;
    // a2d -> time_us_elapsed = 0;

}

void anlg_sw_all_off ( void ) {
 800240c:	b580      	push	{r7, lr}
 800240e:	b082      	sub	sp, #8
 8002410:	af00      	add	r7, sp, #0
    uint8_t spi_data[1] = {0x00};       //Define the SPI data buffer (index 0 to 15)
 8002412:	2300      	movs	r3, #0
 8002414:	713b      	strb	r3, [r7, #4]
    HAL_StatusTypeDef ret;

    /**
     * First clear switches 1-8
     */
    HAL_GPIO_WritePin(CH1_8_ANSW_CS_n_GPIO_Port, CH1_8_ANSW_CS_n_Pin, GPIO_PIN_RESET);
 8002416:	2200      	movs	r2, #0
 8002418:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800241c:	4820      	ldr	r0, [pc, #128]	; (80024a0 <anlg_sw_all_off+0x94>)
 800241e:	f001 fe9f 	bl	8004160 <HAL_GPIO_WritePin>
    HAL_Delay(CS_HAL_DELAY_ANLGSW_mS);
 8002422:	2001      	movs	r0, #1
 8002424:	f000 ffae 	bl	8003384 <HAL_Delay>

    spi_data[0] = 0x00;
 8002428:	2300      	movs	r3, #0
 800242a:	713b      	strb	r3, [r7, #4]
    //                   Handle to SPI instance                                                     
    //                        |            Pointer to data buffer                                    
    //                        |                 |             Size in bytes                  
    //                        |                 |                  |          Timeout in us   
    //                        |                 |                  |             |
    ret = HAL_SPI_Transmit(&hspi1, (uint8_t *)spi_data, (uint16_t) 1, (uint32_t) 200);     // Timeout in us
 800242c:	1d39      	adds	r1, r7, #4
 800242e:	23c8      	movs	r3, #200	; 0xc8
 8002430:	2201      	movs	r2, #1
 8002432:	481c      	ldr	r0, [pc, #112]	; (80024a4 <anlg_sw_all_off+0x98>)
 8002434:	f002 fef6 	bl	8005224 <HAL_SPI_Transmit>
 8002438:	4603      	mov	r3, r0
 800243a:	71fb      	strb	r3, [r7, #7]
    if(ret != HAL_OK){
 800243c:	79fb      	ldrb	r3, [r7, #7]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d003      	beq.n	800244a <anlg_sw_all_off+0x3e>
        print_string("SPI Transmit Error",LF);
 8002442:	2101      	movs	r1, #1
 8002444:	4818      	ldr	r0, [pc, #96]	; (80024a8 <anlg_sw_all_off+0x9c>)
 8002446:	f000 fc2b 	bl	8002ca0 <print_string>
    }


    HAL_GPIO_WritePin(CH1_8_ANSW_CS_n_GPIO_Port, CH1_8_ANSW_CS_n_Pin, GPIO_PIN_SET);
 800244a:	2201      	movs	r2, #1
 800244c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002450:	4813      	ldr	r0, [pc, #76]	; (80024a0 <anlg_sw_all_off+0x94>)
 8002452:	f001 fe85 	bl	8004160 <HAL_GPIO_WritePin>
    
    /**
     * Now clear switches 9-16
     */
    HAL_GPIO_WritePin(CH9_16_ANSW_CS_n_GPIO_Port, CH9_16_ANSW_CS_n_Pin, GPIO_PIN_RESET);
 8002456:	2200      	movs	r2, #0
 8002458:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800245c:	4810      	ldr	r0, [pc, #64]	; (80024a0 <anlg_sw_all_off+0x94>)
 800245e:	f001 fe7f 	bl	8004160 <HAL_GPIO_WritePin>
    HAL_Delay(CS_HAL_DELAY_ANLGSW_mS);
 8002462:	2001      	movs	r0, #1
 8002464:	f000 ff8e 	bl	8003384 <HAL_Delay>

    spi_data[0] = 0x00;
 8002468:	2300      	movs	r3, #0
 800246a:	713b      	strb	r3, [r7, #4]
    //                   Handle to SPI instance                                                     
    //                        |            Pointer to data buffer                                    
    //                        |                 |             Size in bytes                  
    //                        |                 |                  |          Timeout in us   
    //                        |                 |                  |             |
    ret = HAL_SPI_Transmit(&hspi1, (uint8_t *)spi_data, (uint16_t) 1, (uint32_t) 200);
 800246c:	1d39      	adds	r1, r7, #4
 800246e:	23c8      	movs	r3, #200	; 0xc8
 8002470:	2201      	movs	r2, #1
 8002472:	480c      	ldr	r0, [pc, #48]	; (80024a4 <anlg_sw_all_off+0x98>)
 8002474:	f002 fed6 	bl	8005224 <HAL_SPI_Transmit>
 8002478:	4603      	mov	r3, r0
 800247a:	71fb      	strb	r3, [r7, #7]
    if(ret != HAL_OK){
 800247c:	79fb      	ldrb	r3, [r7, #7]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d003      	beq.n	800248a <anlg_sw_all_off+0x7e>
        print_string("SPI Transmit Error",LF);
 8002482:	2101      	movs	r1, #1
 8002484:	4808      	ldr	r0, [pc, #32]	; (80024a8 <anlg_sw_all_off+0x9c>)
 8002486:	f000 fc0b 	bl	8002ca0 <print_string>
    }


    HAL_GPIO_WritePin(CH9_16_ANSW_CS_n_GPIO_Port, CH9_16_ANSW_CS_n_Pin, GPIO_PIN_SET);
 800248a:	2201      	movs	r2, #1
 800248c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002490:	4803      	ldr	r0, [pc, #12]	; (80024a0 <anlg_sw_all_off+0x94>)
 8002492:	f001 fe65 	bl	8004160 <HAL_GPIO_WritePin>
}
 8002496:	bf00      	nop
 8002498:	3708      	adds	r7, #8
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	40010c00 	.word	0x40010c00
 80024a4:	20000374 	.word	0x20000374
 80024a8:	0800bd08 	.word	0x0800bd08

080024ac <set_anlg_sw_on>:

bool set_anlg_sw_on (uint8_t channel) {
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b084      	sub	sp, #16
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	4603      	mov	r3, r0
 80024b4:	71fb      	strb	r3, [r7, #7]
    uint8_t spi_data[1] = {0x00};               // Define the SPI data buffer (index 0 to 15)
 80024b6:	2300      	movs	r3, #0
 80024b8:	733b      	strb	r3, [r7, #12]
    uint16_t temp = 0x0000;
 80024ba:	2300      	movs	r3, #0
 80024bc:	81fb      	strh	r3, [r7, #14]

    HAL_StatusTypeDef ret;

    if(channel >= 1 && channel <= 8) {
 80024be:	79fb      	ldrb	r3, [r7, #7]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d023      	beq.n	800250c <set_anlg_sw_on+0x60>
 80024c4:	79fb      	ldrb	r3, [r7, #7]
 80024c6:	2b08      	cmp	r3, #8
 80024c8:	d820      	bhi.n	800250c <set_anlg_sw_on+0x60>
        HAL_GPIO_WritePin(CH1_8_ANSW_CS_n_GPIO_Port, CH1_8_ANSW_CS_n_Pin, GPIO_PIN_RESET);
 80024ca:	2200      	movs	r2, #0
 80024cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80024d0:	4825      	ldr	r0, [pc, #148]	; (8002568 <set_anlg_sw_on+0xbc>)
 80024d2:	f001 fe45 	bl	8004160 <HAL_GPIO_WritePin>
        HAL_Delay(CS_HAL_DELAY_ANLGSW_mS);
 80024d6:	2001      	movs	r0, #1
 80024d8:	f000 ff54 	bl	8003384 <HAL_Delay>

        spi_data[0] = (uint8_t)(0x01 << (channel-1));
 80024dc:	79fb      	ldrb	r3, [r7, #7]
 80024de:	3b01      	subs	r3, #1
 80024e0:	2201      	movs	r2, #1
 80024e2:	fa02 f303 	lsl.w	r3, r2, r3
 80024e6:	b2db      	uxtb	r3, r3
 80024e8:	733b      	strb	r3, [r7, #12]
        //                   Handle to SPI instance                                                     
        //                        |            Pointer to data buffer                                    
        //                        |                 |             Size in bytes                  
        //                        |                 |                  |          Timeout in us   
        //                        |                 |                  |             |
        ret = HAL_SPI_Transmit(&hspi1, (uint8_t *)spi_data, (uint16_t) 1, (uint32_t) 200);
 80024ea:	f107 010c 	add.w	r1, r7, #12
 80024ee:	23c8      	movs	r3, #200	; 0xc8
 80024f0:	2201      	movs	r2, #1
 80024f2:	481e      	ldr	r0, [pc, #120]	; (800256c <set_anlg_sw_on+0xc0>)
 80024f4:	f002 fe96 	bl	8005224 <HAL_SPI_Transmit>
 80024f8:	4603      	mov	r3, r0
 80024fa:	737b      	strb	r3, [r7, #13]
        HAL_GPIO_WritePin(CH1_8_ANSW_CS_n_GPIO_Port, CH1_8_ANSW_CS_n_Pin, GPIO_PIN_SET);
 80024fc:	2201      	movs	r2, #1
 80024fe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002502:	4819      	ldr	r0, [pc, #100]	; (8002568 <set_anlg_sw_on+0xbc>)
 8002504:	f001 fe2c 	bl	8004160 <HAL_GPIO_WritePin>

        return true;
 8002508:	2301      	movs	r3, #1
 800250a:	e028      	b.n	800255e <set_anlg_sw_on+0xb2>
        
    }

    else if (channel > 8) {
 800250c:	79fb      	ldrb	r3, [r7, #7]
 800250e:	2b08      	cmp	r3, #8
 8002510:	d924      	bls.n	800255c <set_anlg_sw_on+0xb0>
        temp = channel - 8;        // Shift channel values down to 8 LSBs
 8002512:	79fb      	ldrb	r3, [r7, #7]
 8002514:	b29b      	uxth	r3, r3
 8002516:	3b08      	subs	r3, #8
 8002518:	81fb      	strh	r3, [r7, #14]

        HAL_GPIO_WritePin(CH9_16_ANSW_CS_n_GPIO_Port, CH9_16_ANSW_CS_n_Pin, GPIO_PIN_RESET);
 800251a:	2200      	movs	r2, #0
 800251c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002520:	4811      	ldr	r0, [pc, #68]	; (8002568 <set_anlg_sw_on+0xbc>)
 8002522:	f001 fe1d 	bl	8004160 <HAL_GPIO_WritePin>
        HAL_Delay(CS_HAL_DELAY_ANLGSW_mS);
 8002526:	2001      	movs	r0, #1
 8002528:	f000 ff2c 	bl	8003384 <HAL_Delay>

        spi_data[0] = (uint8_t)(0x01 << (temp-1));
 800252c:	89fb      	ldrh	r3, [r7, #14]
 800252e:	3b01      	subs	r3, #1
 8002530:	2201      	movs	r2, #1
 8002532:	fa02 f303 	lsl.w	r3, r2, r3
 8002536:	b2db      	uxtb	r3, r3
 8002538:	733b      	strb	r3, [r7, #12]
        //                   Handle to SPI instance                                                     
        //                        |            Pointer to data buffer                                    
        //                        |                 |             Size in bytes                  
        //                        |                 |                  |          Timeout in us   
        //                        |                 |                  |             |
        ret = HAL_SPI_Transmit(&hspi1, (uint8_t *)spi_data, (uint16_t) 1, (uint32_t) 200);
 800253a:	f107 010c 	add.w	r1, r7, #12
 800253e:	23c8      	movs	r3, #200	; 0xc8
 8002540:	2201      	movs	r2, #1
 8002542:	480a      	ldr	r0, [pc, #40]	; (800256c <set_anlg_sw_on+0xc0>)
 8002544:	f002 fe6e 	bl	8005224 <HAL_SPI_Transmit>
 8002548:	4603      	mov	r3, r0
 800254a:	737b      	strb	r3, [r7, #13]
        HAL_GPIO_WritePin(CH9_16_ANSW_CS_n_GPIO_Port, CH9_16_ANSW_CS_n_Pin, GPIO_PIN_SET);
 800254c:	2201      	movs	r2, #1
 800254e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002552:	4805      	ldr	r0, [pc, #20]	; (8002568 <set_anlg_sw_on+0xbc>)
 8002554:	f001 fe04 	bl	8004160 <HAL_GPIO_WritePin>

        return true;
 8002558:	2301      	movs	r3, #1
 800255a:	e000      	b.n	800255e <set_anlg_sw_on+0xb2>

    }

    else {
        return false;
 800255c:	2300      	movs	r3, #0
    }




}
 800255e:	4618      	mov	r0, r3
 8002560:	3710      	adds	r7, #16
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	40010c00 	.word	0x40010c00
 800256c:	20000374 	.word	0x20000374

08002570 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002570:	b480      	push	{r7}
 8002572:	b085      	sub	sp, #20
 8002574:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002576:	4b15      	ldr	r3, [pc, #84]	; (80025cc <HAL_MspInit+0x5c>)
 8002578:	699b      	ldr	r3, [r3, #24]
 800257a:	4a14      	ldr	r2, [pc, #80]	; (80025cc <HAL_MspInit+0x5c>)
 800257c:	f043 0301 	orr.w	r3, r3, #1
 8002580:	6193      	str	r3, [r2, #24]
 8002582:	4b12      	ldr	r3, [pc, #72]	; (80025cc <HAL_MspInit+0x5c>)
 8002584:	699b      	ldr	r3, [r3, #24]
 8002586:	f003 0301 	and.w	r3, r3, #1
 800258a:	60bb      	str	r3, [r7, #8]
 800258c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800258e:	4b0f      	ldr	r3, [pc, #60]	; (80025cc <HAL_MspInit+0x5c>)
 8002590:	69db      	ldr	r3, [r3, #28]
 8002592:	4a0e      	ldr	r2, [pc, #56]	; (80025cc <HAL_MspInit+0x5c>)
 8002594:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002598:	61d3      	str	r3, [r2, #28]
 800259a:	4b0c      	ldr	r3, [pc, #48]	; (80025cc <HAL_MspInit+0x5c>)
 800259c:	69db      	ldr	r3, [r3, #28]
 800259e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025a2:	607b      	str	r3, [r7, #4]
 80025a4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80025a6:	4b0a      	ldr	r3, [pc, #40]	; (80025d0 <HAL_MspInit+0x60>)
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	60fb      	str	r3, [r7, #12]
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80025b2:	60fb      	str	r3, [r7, #12]
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80025ba:	60fb      	str	r3, [r7, #12]
 80025bc:	4a04      	ldr	r2, [pc, #16]	; (80025d0 <HAL_MspInit+0x60>)
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025c2:	bf00      	nop
 80025c4:	3714      	adds	r7, #20
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bc80      	pop	{r7}
 80025ca:	4770      	bx	lr
 80025cc:	40021000 	.word	0x40021000
 80025d0:	40010000 	.word	0x40010000

080025d4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b088      	sub	sp, #32
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025dc:	f107 0310 	add.w	r3, r7, #16
 80025e0:	2200      	movs	r2, #0
 80025e2:	601a      	str	r2, [r3, #0]
 80025e4:	605a      	str	r2, [r3, #4]
 80025e6:	609a      	str	r2, [r3, #8]
 80025e8:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a14      	ldr	r2, [pc, #80]	; (8002640 <HAL_ADC_MspInit+0x6c>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d121      	bne.n	8002638 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80025f4:	4b13      	ldr	r3, [pc, #76]	; (8002644 <HAL_ADC_MspInit+0x70>)
 80025f6:	699b      	ldr	r3, [r3, #24]
 80025f8:	4a12      	ldr	r2, [pc, #72]	; (8002644 <HAL_ADC_MspInit+0x70>)
 80025fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80025fe:	6193      	str	r3, [r2, #24]
 8002600:	4b10      	ldr	r3, [pc, #64]	; (8002644 <HAL_ADC_MspInit+0x70>)
 8002602:	699b      	ldr	r3, [r3, #24]
 8002604:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002608:	60fb      	str	r3, [r7, #12]
 800260a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800260c:	4b0d      	ldr	r3, [pc, #52]	; (8002644 <HAL_ADC_MspInit+0x70>)
 800260e:	699b      	ldr	r3, [r3, #24]
 8002610:	4a0c      	ldr	r2, [pc, #48]	; (8002644 <HAL_ADC_MspInit+0x70>)
 8002612:	f043 0304 	orr.w	r3, r3, #4
 8002616:	6193      	str	r3, [r2, #24]
 8002618:	4b0a      	ldr	r3, [pc, #40]	; (8002644 <HAL_ADC_MspInit+0x70>)
 800261a:	699b      	ldr	r3, [r3, #24]
 800261c:	f003 0304 	and.w	r3, r3, #4
 8002620:	60bb      	str	r3, [r7, #8]
 8002622:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002624:	2301      	movs	r3, #1
 8002626:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002628:	2303      	movs	r3, #3
 800262a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800262c:	f107 0310 	add.w	r3, r7, #16
 8002630:	4619      	mov	r1, r3
 8002632:	4805      	ldr	r0, [pc, #20]	; (8002648 <HAL_ADC_MspInit+0x74>)
 8002634:	f001 fc10 	bl	8003e58 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002638:	bf00      	nop
 800263a:	3720      	adds	r7, #32
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}
 8002640:	40012400 	.word	0x40012400
 8002644:	40021000 	.word	0x40021000
 8002648:	40010800 	.word	0x40010800

0800264c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b088      	sub	sp, #32
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002654:	f107 0310 	add.w	r3, r7, #16
 8002658:	2200      	movs	r2, #0
 800265a:	601a      	str	r2, [r3, #0]
 800265c:	605a      	str	r2, [r3, #4]
 800265e:	609a      	str	r2, [r3, #8]
 8002660:	60da      	str	r2, [r3, #12]
  if(hdac->Instance==DAC)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a14      	ldr	r2, [pc, #80]	; (80026b8 <HAL_DAC_MspInit+0x6c>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d121      	bne.n	80026b0 <HAL_DAC_MspInit+0x64>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800266c:	4b13      	ldr	r3, [pc, #76]	; (80026bc <HAL_DAC_MspInit+0x70>)
 800266e:	69db      	ldr	r3, [r3, #28]
 8002670:	4a12      	ldr	r2, [pc, #72]	; (80026bc <HAL_DAC_MspInit+0x70>)
 8002672:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002676:	61d3      	str	r3, [r2, #28]
 8002678:	4b10      	ldr	r3, [pc, #64]	; (80026bc <HAL_DAC_MspInit+0x70>)
 800267a:	69db      	ldr	r3, [r3, #28]
 800267c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002680:	60fb      	str	r3, [r7, #12]
 8002682:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002684:	4b0d      	ldr	r3, [pc, #52]	; (80026bc <HAL_DAC_MspInit+0x70>)
 8002686:	699b      	ldr	r3, [r3, #24]
 8002688:	4a0c      	ldr	r2, [pc, #48]	; (80026bc <HAL_DAC_MspInit+0x70>)
 800268a:	f043 0304 	orr.w	r3, r3, #4
 800268e:	6193      	str	r3, [r2, #24]
 8002690:	4b0a      	ldr	r3, [pc, #40]	; (80026bc <HAL_DAC_MspInit+0x70>)
 8002692:	699b      	ldr	r3, [r3, #24]
 8002694:	f003 0304 	and.w	r3, r3, #4
 8002698:	60bb      	str	r3, [r7, #8]
 800269a:	68bb      	ldr	r3, [r7, #8]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800269c:	2310      	movs	r3, #16
 800269e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80026a0:	2303      	movs	r3, #3
 80026a2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026a4:	f107 0310 	add.w	r3, r7, #16
 80026a8:	4619      	mov	r1, r3
 80026aa:	4805      	ldr	r0, [pc, #20]	; (80026c0 <HAL_DAC_MspInit+0x74>)
 80026ac:	f001 fbd4 	bl	8003e58 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80026b0:	bf00      	nop
 80026b2:	3720      	adds	r7, #32
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd80      	pop	{r7, pc}
 80026b8:	40007400 	.word	0x40007400
 80026bc:	40021000 	.word	0x40021000
 80026c0:	40010800 	.word	0x40010800

080026c4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b088      	sub	sp, #32
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026cc:	f107 0310 	add.w	r3, r7, #16
 80026d0:	2200      	movs	r2, #0
 80026d2:	601a      	str	r2, [r3, #0]
 80026d4:	605a      	str	r2, [r3, #4]
 80026d6:	609a      	str	r2, [r3, #8]
 80026d8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4a16      	ldr	r2, [pc, #88]	; (8002738 <HAL_I2C_MspInit+0x74>)
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d124      	bne.n	800272e <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026e4:	4b15      	ldr	r3, [pc, #84]	; (800273c <HAL_I2C_MspInit+0x78>)
 80026e6:	699b      	ldr	r3, [r3, #24]
 80026e8:	4a14      	ldr	r2, [pc, #80]	; (800273c <HAL_I2C_MspInit+0x78>)
 80026ea:	f043 0308 	orr.w	r3, r3, #8
 80026ee:	6193      	str	r3, [r2, #24]
 80026f0:	4b12      	ldr	r3, [pc, #72]	; (800273c <HAL_I2C_MspInit+0x78>)
 80026f2:	699b      	ldr	r3, [r3, #24]
 80026f4:	f003 0308 	and.w	r3, r3, #8
 80026f8:	60fb      	str	r3, [r7, #12]
 80026fa:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80026fc:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002700:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002702:	2312      	movs	r3, #18
 8002704:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002706:	2303      	movs	r3, #3
 8002708:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800270a:	f107 0310 	add.w	r3, r7, #16
 800270e:	4619      	mov	r1, r3
 8002710:	480b      	ldr	r0, [pc, #44]	; (8002740 <HAL_I2C_MspInit+0x7c>)
 8002712:	f001 fba1 	bl	8003e58 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002716:	4b09      	ldr	r3, [pc, #36]	; (800273c <HAL_I2C_MspInit+0x78>)
 8002718:	69db      	ldr	r3, [r3, #28]
 800271a:	4a08      	ldr	r2, [pc, #32]	; (800273c <HAL_I2C_MspInit+0x78>)
 800271c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002720:	61d3      	str	r3, [r2, #28]
 8002722:	4b06      	ldr	r3, [pc, #24]	; (800273c <HAL_I2C_MspInit+0x78>)
 8002724:	69db      	ldr	r3, [r3, #28]
 8002726:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800272a:	60bb      	str	r3, [r7, #8]
 800272c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800272e:	bf00      	nop
 8002730:	3720      	adds	r7, #32
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}
 8002736:	bf00      	nop
 8002738:	40005800 	.word	0x40005800
 800273c:	40021000 	.word	0x40021000
 8002740:	40010c00 	.word	0x40010c00

08002744 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b088      	sub	sp, #32
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800274c:	f107 0310 	add.w	r3, r7, #16
 8002750:	2200      	movs	r2, #0
 8002752:	601a      	str	r2, [r3, #0]
 8002754:	605a      	str	r2, [r3, #4]
 8002756:	609a      	str	r2, [r3, #8]
 8002758:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a1b      	ldr	r2, [pc, #108]	; (80027cc <HAL_SPI_MspInit+0x88>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d12f      	bne.n	80027c4 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002764:	4b1a      	ldr	r3, [pc, #104]	; (80027d0 <HAL_SPI_MspInit+0x8c>)
 8002766:	699b      	ldr	r3, [r3, #24]
 8002768:	4a19      	ldr	r2, [pc, #100]	; (80027d0 <HAL_SPI_MspInit+0x8c>)
 800276a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800276e:	6193      	str	r3, [r2, #24]
 8002770:	4b17      	ldr	r3, [pc, #92]	; (80027d0 <HAL_SPI_MspInit+0x8c>)
 8002772:	699b      	ldr	r3, [r3, #24]
 8002774:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002778:	60fb      	str	r3, [r7, #12]
 800277a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800277c:	4b14      	ldr	r3, [pc, #80]	; (80027d0 <HAL_SPI_MspInit+0x8c>)
 800277e:	699b      	ldr	r3, [r3, #24]
 8002780:	4a13      	ldr	r2, [pc, #76]	; (80027d0 <HAL_SPI_MspInit+0x8c>)
 8002782:	f043 0304 	orr.w	r3, r3, #4
 8002786:	6193      	str	r3, [r2, #24]
 8002788:	4b11      	ldr	r3, [pc, #68]	; (80027d0 <HAL_SPI_MspInit+0x8c>)
 800278a:	699b      	ldr	r3, [r3, #24]
 800278c:	f003 0304 	and.w	r3, r3, #4
 8002790:	60bb      	str	r3, [r7, #8]
 8002792:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002794:	23a0      	movs	r3, #160	; 0xa0
 8002796:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002798:	2302      	movs	r3, #2
 800279a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800279c:	2303      	movs	r3, #3
 800279e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027a0:	f107 0310 	add.w	r3, r7, #16
 80027a4:	4619      	mov	r1, r3
 80027a6:	480b      	ldr	r0, [pc, #44]	; (80027d4 <HAL_SPI_MspInit+0x90>)
 80027a8:	f001 fb56 	bl	8003e58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80027ac:	2340      	movs	r3, #64	; 0x40
 80027ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027b0:	2300      	movs	r3, #0
 80027b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b4:	2300      	movs	r3, #0
 80027b6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027b8:	f107 0310 	add.w	r3, r7, #16
 80027bc:	4619      	mov	r1, r3
 80027be:	4805      	ldr	r0, [pc, #20]	; (80027d4 <HAL_SPI_MspInit+0x90>)
 80027c0:	f001 fb4a 	bl	8003e58 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80027c4:	bf00      	nop
 80027c6:	3720      	adds	r7, #32
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bd80      	pop	{r7, pc}
 80027cc:	40013000 	.word	0x40013000
 80027d0:	40021000 	.word	0x40021000
 80027d4:	40010800 	.word	0x40010800

080027d8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b084      	sub	sp, #16
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a0d      	ldr	r2, [pc, #52]	; (800281c <HAL_TIM_Base_MspInit+0x44>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d113      	bne.n	8002812 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80027ea:	4b0d      	ldr	r3, [pc, #52]	; (8002820 <HAL_TIM_Base_MspInit+0x48>)
 80027ec:	69db      	ldr	r3, [r3, #28]
 80027ee:	4a0c      	ldr	r2, [pc, #48]	; (8002820 <HAL_TIM_Base_MspInit+0x48>)
 80027f0:	f043 0310 	orr.w	r3, r3, #16
 80027f4:	61d3      	str	r3, [r2, #28]
 80027f6:	4b0a      	ldr	r3, [pc, #40]	; (8002820 <HAL_TIM_Base_MspInit+0x48>)
 80027f8:	69db      	ldr	r3, [r3, #28]
 80027fa:	f003 0310 	and.w	r3, r3, #16
 80027fe:	60fb      	str	r3, [r7, #12]
 8002800:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8002802:	2200      	movs	r2, #0
 8002804:	2100      	movs	r1, #0
 8002806:	2036      	movs	r0, #54	; 0x36
 8002808:	f001 f8c9 	bl	800399e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 800280c:	2036      	movs	r0, #54	; 0x36
 800280e:	f001 f8e2 	bl	80039d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8002812:	bf00      	nop
 8002814:	3710      	adds	r7, #16
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}
 800281a:	bf00      	nop
 800281c:	40001000 	.word	0x40001000
 8002820:	40021000 	.word	0x40021000

08002824 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b08a      	sub	sp, #40	; 0x28
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800282c:	f107 0318 	add.w	r3, r7, #24
 8002830:	2200      	movs	r2, #0
 8002832:	601a      	str	r2, [r3, #0]
 8002834:	605a      	str	r2, [r3, #4]
 8002836:	609a      	str	r2, [r3, #8]
 8002838:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a3f      	ldr	r2, [pc, #252]	; (800293c <HAL_UART_MspInit+0x118>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d13a      	bne.n	80028ba <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002844:	4b3e      	ldr	r3, [pc, #248]	; (8002940 <HAL_UART_MspInit+0x11c>)
 8002846:	699b      	ldr	r3, [r3, #24]
 8002848:	4a3d      	ldr	r2, [pc, #244]	; (8002940 <HAL_UART_MspInit+0x11c>)
 800284a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800284e:	6193      	str	r3, [r2, #24]
 8002850:	4b3b      	ldr	r3, [pc, #236]	; (8002940 <HAL_UART_MspInit+0x11c>)
 8002852:	699b      	ldr	r3, [r3, #24]
 8002854:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002858:	617b      	str	r3, [r7, #20]
 800285a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800285c:	4b38      	ldr	r3, [pc, #224]	; (8002940 <HAL_UART_MspInit+0x11c>)
 800285e:	699b      	ldr	r3, [r3, #24]
 8002860:	4a37      	ldr	r2, [pc, #220]	; (8002940 <HAL_UART_MspInit+0x11c>)
 8002862:	f043 0304 	orr.w	r3, r3, #4
 8002866:	6193      	str	r3, [r2, #24]
 8002868:	4b35      	ldr	r3, [pc, #212]	; (8002940 <HAL_UART_MspInit+0x11c>)
 800286a:	699b      	ldr	r3, [r3, #24]
 800286c:	f003 0304 	and.w	r3, r3, #4
 8002870:	613b      	str	r3, [r7, #16]
 8002872:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002874:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002878:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800287a:	2302      	movs	r3, #2
 800287c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800287e:	2303      	movs	r3, #3
 8002880:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002882:	f107 0318 	add.w	r3, r7, #24
 8002886:	4619      	mov	r1, r3
 8002888:	482e      	ldr	r0, [pc, #184]	; (8002944 <HAL_UART_MspInit+0x120>)
 800288a:	f001 fae5 	bl	8003e58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800288e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002892:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002894:	2300      	movs	r3, #0
 8002896:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002898:	2300      	movs	r3, #0
 800289a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800289c:	f107 0318 	add.w	r3, r7, #24
 80028a0:	4619      	mov	r1, r3
 80028a2:	4828      	ldr	r0, [pc, #160]	; (8002944 <HAL_UART_MspInit+0x120>)
 80028a4:	f001 fad8 	bl	8003e58 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80028a8:	2200      	movs	r2, #0
 80028aa:	2100      	movs	r1, #0
 80028ac:	2025      	movs	r0, #37	; 0x25
 80028ae:	f001 f876 	bl	800399e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80028b2:	2025      	movs	r0, #37	; 0x25
 80028b4:	f001 f88f 	bl	80039d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80028b8:	e03c      	b.n	8002934 <HAL_UART_MspInit+0x110>
  else if(huart->Instance==USART2)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4a22      	ldr	r2, [pc, #136]	; (8002948 <HAL_UART_MspInit+0x124>)
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d137      	bne.n	8002934 <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART2_CLK_ENABLE();
 80028c4:	4b1e      	ldr	r3, [pc, #120]	; (8002940 <HAL_UART_MspInit+0x11c>)
 80028c6:	69db      	ldr	r3, [r3, #28]
 80028c8:	4a1d      	ldr	r2, [pc, #116]	; (8002940 <HAL_UART_MspInit+0x11c>)
 80028ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028ce:	61d3      	str	r3, [r2, #28]
 80028d0:	4b1b      	ldr	r3, [pc, #108]	; (8002940 <HAL_UART_MspInit+0x11c>)
 80028d2:	69db      	ldr	r3, [r3, #28]
 80028d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028d8:	60fb      	str	r3, [r7, #12]
 80028da:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028dc:	4b18      	ldr	r3, [pc, #96]	; (8002940 <HAL_UART_MspInit+0x11c>)
 80028de:	699b      	ldr	r3, [r3, #24]
 80028e0:	4a17      	ldr	r2, [pc, #92]	; (8002940 <HAL_UART_MspInit+0x11c>)
 80028e2:	f043 0304 	orr.w	r3, r3, #4
 80028e6:	6193      	str	r3, [r2, #24]
 80028e8:	4b15      	ldr	r3, [pc, #84]	; (8002940 <HAL_UART_MspInit+0x11c>)
 80028ea:	699b      	ldr	r3, [r3, #24]
 80028ec:	f003 0304 	and.w	r3, r3, #4
 80028f0:	60bb      	str	r3, [r7, #8]
 80028f2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80028f4:	2304      	movs	r3, #4
 80028f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028f8:	2302      	movs	r3, #2
 80028fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028fc:	2303      	movs	r3, #3
 80028fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002900:	f107 0318 	add.w	r3, r7, #24
 8002904:	4619      	mov	r1, r3
 8002906:	480f      	ldr	r0, [pc, #60]	; (8002944 <HAL_UART_MspInit+0x120>)
 8002908:	f001 faa6 	bl	8003e58 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800290c:	2308      	movs	r3, #8
 800290e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002910:	2300      	movs	r3, #0
 8002912:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002914:	2300      	movs	r3, #0
 8002916:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002918:	f107 0318 	add.w	r3, r7, #24
 800291c:	4619      	mov	r1, r3
 800291e:	4809      	ldr	r0, [pc, #36]	; (8002944 <HAL_UART_MspInit+0x120>)
 8002920:	f001 fa9a 	bl	8003e58 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002924:	2200      	movs	r2, #0
 8002926:	2100      	movs	r1, #0
 8002928:	2026      	movs	r0, #38	; 0x26
 800292a:	f001 f838 	bl	800399e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800292e:	2026      	movs	r0, #38	; 0x26
 8002930:	f001 f851 	bl	80039d6 <HAL_NVIC_EnableIRQ>
}
 8002934:	bf00      	nop
 8002936:	3728      	adds	r7, #40	; 0x28
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}
 800293c:	40013800 	.word	0x40013800
 8002940:	40021000 	.word	0x40021000
 8002944:	40010800 	.word	0x40010800
 8002948:	40004400 	.word	0x40004400

0800294c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800294c:	b480      	push	{r7}
 800294e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002950:	e7fe      	b.n	8002950 <NMI_Handler+0x4>

08002952 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002952:	b480      	push	{r7}
 8002954:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002956:	e7fe      	b.n	8002956 <HardFault_Handler+0x4>

08002958 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002958:	b480      	push	{r7}
 800295a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800295c:	e7fe      	b.n	800295c <MemManage_Handler+0x4>

0800295e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800295e:	b480      	push	{r7}
 8002960:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002962:	e7fe      	b.n	8002962 <BusFault_Handler+0x4>

08002964 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002964:	b480      	push	{r7}
 8002966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002968:	e7fe      	b.n	8002968 <UsageFault_Handler+0x4>

0800296a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800296a:	b480      	push	{r7}
 800296c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800296e:	bf00      	nop
 8002970:	46bd      	mov	sp, r7
 8002972:	bc80      	pop	{r7}
 8002974:	4770      	bx	lr

08002976 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002976:	b480      	push	{r7}
 8002978:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800297a:	bf00      	nop
 800297c:	46bd      	mov	sp, r7
 800297e:	bc80      	pop	{r7}
 8002980:	4770      	bx	lr

08002982 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002982:	b480      	push	{r7}
 8002984:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002986:	bf00      	nop
 8002988:	46bd      	mov	sp, r7
 800298a:	bc80      	pop	{r7}
 800298c:	4770      	bx	lr

0800298e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800298e:	b580      	push	{r7, lr}
 8002990:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002992:	f000 fcdb 	bl	800334c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002996:	bf00      	nop
 8002998:	bd80      	pop	{r7, pc}
	...

0800299c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80029a0:	4802      	ldr	r0, [pc, #8]	; (80029ac <USART1_IRQHandler+0x10>)
 80029a2:	f003 fb8d 	bl	80060c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80029a6:	bf00      	nop
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	200002d4 	.word	0x200002d4

080029b0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80029b4:	4802      	ldr	r0, [pc, #8]	; (80029c0 <USART2_IRQHandler+0x10>)
 80029b6:	f003 fb83 	bl	80060c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80029ba:	bf00      	nop
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	200003cc 	.word	0x200003cc

080029c4 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80029c8:	4802      	ldr	r0, [pc, #8]	; (80029d4 <TIM6_IRQHandler+0x10>)
 80029ca:	f003 f859 	bl	8005a80 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 80029ce:	bf00      	nop
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	bf00      	nop
 80029d4:	2000032c 	.word	0x2000032c

080029d8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80029d8:	b480      	push	{r7}
 80029da:	af00      	add	r7, sp, #0
	return 1;
 80029dc:	2301      	movs	r3, #1
}
 80029de:	4618      	mov	r0, r3
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bc80      	pop	{r7}
 80029e4:	4770      	bx	lr

080029e6 <_kill>:

int _kill(int pid, int sig)
{
 80029e6:	b580      	push	{r7, lr}
 80029e8:	b082      	sub	sp, #8
 80029ea:	af00      	add	r7, sp, #0
 80029ec:	6078      	str	r0, [r7, #4]
 80029ee:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80029f0:	f003 ff8e 	bl	8006910 <__errno>
 80029f4:	4603      	mov	r3, r0
 80029f6:	2216      	movs	r2, #22
 80029f8:	601a      	str	r2, [r3, #0]
	return -1;
 80029fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	3708      	adds	r7, #8
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}

08002a06 <_exit>:

void _exit (int status)
{
 8002a06:	b580      	push	{r7, lr}
 8002a08:	b082      	sub	sp, #8
 8002a0a:	af00      	add	r7, sp, #0
 8002a0c:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002a0e:	f04f 31ff 	mov.w	r1, #4294967295
 8002a12:	6878      	ldr	r0, [r7, #4]
 8002a14:	f7ff ffe7 	bl	80029e6 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002a18:	e7fe      	b.n	8002a18 <_exit+0x12>

08002a1a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a1a:	b580      	push	{r7, lr}
 8002a1c:	b086      	sub	sp, #24
 8002a1e:	af00      	add	r7, sp, #0
 8002a20:	60f8      	str	r0, [r7, #12]
 8002a22:	60b9      	str	r1, [r7, #8]
 8002a24:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a26:	2300      	movs	r3, #0
 8002a28:	617b      	str	r3, [r7, #20]
 8002a2a:	e00a      	b.n	8002a42 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002a2c:	f3af 8000 	nop.w
 8002a30:	4601      	mov	r1, r0
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	1c5a      	adds	r2, r3, #1
 8002a36:	60ba      	str	r2, [r7, #8]
 8002a38:	b2ca      	uxtb	r2, r1
 8002a3a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	3301      	adds	r3, #1
 8002a40:	617b      	str	r3, [r7, #20]
 8002a42:	697a      	ldr	r2, [r7, #20]
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	429a      	cmp	r2, r3
 8002a48:	dbf0      	blt.n	8002a2c <_read+0x12>
	}

return len;
 8002a4a:	687b      	ldr	r3, [r7, #4]
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	3718      	adds	r7, #24
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}

08002a54 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b086      	sub	sp, #24
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	60f8      	str	r0, [r7, #12]
 8002a5c:	60b9      	str	r1, [r7, #8]
 8002a5e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a60:	2300      	movs	r3, #0
 8002a62:	617b      	str	r3, [r7, #20]
 8002a64:	e009      	b.n	8002a7a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	1c5a      	adds	r2, r3, #1
 8002a6a:	60ba      	str	r2, [r7, #8]
 8002a6c:	781b      	ldrb	r3, [r3, #0]
 8002a6e:	4618      	mov	r0, r3
 8002a70:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a74:	697b      	ldr	r3, [r7, #20]
 8002a76:	3301      	adds	r3, #1
 8002a78:	617b      	str	r3, [r7, #20]
 8002a7a:	697a      	ldr	r2, [r7, #20]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	429a      	cmp	r2, r3
 8002a80:	dbf1      	blt.n	8002a66 <_write+0x12>
	}
	return len;
 8002a82:	687b      	ldr	r3, [r7, #4]
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	3718      	adds	r7, #24
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}

08002a8c <_close>:

int _close(int file)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b083      	sub	sp, #12
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
	return -1;
 8002a94:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	370c      	adds	r7, #12
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bc80      	pop	{r7}
 8002aa0:	4770      	bx	lr

08002aa2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002aa2:	b480      	push	{r7}
 8002aa4:	b083      	sub	sp, #12
 8002aa6:	af00      	add	r7, sp, #0
 8002aa8:	6078      	str	r0, [r7, #4]
 8002aaa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002ab2:	605a      	str	r2, [r3, #4]
	return 0;
 8002ab4:	2300      	movs	r3, #0
}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	370c      	adds	r7, #12
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bc80      	pop	{r7}
 8002abe:	4770      	bx	lr

08002ac0 <_isatty>:

int _isatty(int file)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b083      	sub	sp, #12
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
	return 1;
 8002ac8:	2301      	movs	r3, #1
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	370c      	adds	r7, #12
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bc80      	pop	{r7}
 8002ad2:	4770      	bx	lr

08002ad4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b085      	sub	sp, #20
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	60f8      	str	r0, [r7, #12]
 8002adc:	60b9      	str	r1, [r7, #8]
 8002ade:	607a      	str	r2, [r7, #4]
	return 0;
 8002ae0:	2300      	movs	r3, #0
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	3714      	adds	r7, #20
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bc80      	pop	{r7}
 8002aea:	4770      	bx	lr

08002aec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b086      	sub	sp, #24
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002af4:	4a14      	ldr	r2, [pc, #80]	; (8002b48 <_sbrk+0x5c>)
 8002af6:	4b15      	ldr	r3, [pc, #84]	; (8002b4c <_sbrk+0x60>)
 8002af8:	1ad3      	subs	r3, r2, r3
 8002afa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b00:	4b13      	ldr	r3, [pc, #76]	; (8002b50 <_sbrk+0x64>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d102      	bne.n	8002b0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b08:	4b11      	ldr	r3, [pc, #68]	; (8002b50 <_sbrk+0x64>)
 8002b0a:	4a12      	ldr	r2, [pc, #72]	; (8002b54 <_sbrk+0x68>)
 8002b0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b0e:	4b10      	ldr	r3, [pc, #64]	; (8002b50 <_sbrk+0x64>)
 8002b10:	681a      	ldr	r2, [r3, #0]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	4413      	add	r3, r2
 8002b16:	693a      	ldr	r2, [r7, #16]
 8002b18:	429a      	cmp	r2, r3
 8002b1a:	d207      	bcs.n	8002b2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b1c:	f003 fef8 	bl	8006910 <__errno>
 8002b20:	4603      	mov	r3, r0
 8002b22:	220c      	movs	r2, #12
 8002b24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b26:	f04f 33ff 	mov.w	r3, #4294967295
 8002b2a:	e009      	b.n	8002b40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b2c:	4b08      	ldr	r3, [pc, #32]	; (8002b50 <_sbrk+0x64>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b32:	4b07      	ldr	r3, [pc, #28]	; (8002b50 <_sbrk+0x64>)
 8002b34:	681a      	ldr	r2, [r3, #0]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	4413      	add	r3, r2
 8002b3a:	4a05      	ldr	r2, [pc, #20]	; (8002b50 <_sbrk+0x64>)
 8002b3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	3718      	adds	r7, #24
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}
 8002b48:	20010000 	.word	0x20010000
 8002b4c:	00000400 	.word	0x00000400
 8002b50:	200001fc 	.word	0x200001fc
 8002b54:	20000428 	.word	0x20000428

08002b58 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b5c:	bf00      	nop
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bc80      	pop	{r7}
 8002b62:	4770      	bx	lr

08002b64 <print_float>:

struct UARTMembers uart;
fuse         fus;               // Struct for all things fuse related
timing       tim;               // Struct for all things timing related

void print_float (float number, uint8_t action) {
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b086      	sub	sp, #24
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
 8002b6c:	460b      	mov	r3, r1
 8002b6e:	70fb      	strb	r3, [r7, #3]
    char temp_buffer[8];        //Define the array that will hold the ASCII values
    char c = '\0';
 8002b70:	2300      	movs	r3, #0
 8002b72:	73fb      	strb	r3, [r7, #15]

    /* USE SPRINT F TO BUILD THE ARRAY OF ASCII CHARACTERS */
    sprintf(temp_buffer, "%.4f", number);   //f tells the function we want to print a float value
 8002b74:	6878      	ldr	r0, [r7, #4]
 8002b76:	f7fd fd77 	bl	8000668 <__aeabi_f2d>
 8002b7a:	4602      	mov	r2, r0
 8002b7c:	460b      	mov	r3, r1
 8002b7e:	f107 0010 	add.w	r0, r7, #16
 8002b82:	491a      	ldr	r1, [pc, #104]	; (8002bec <print_float+0x88>)
 8002b84:	f004 fd6c 	bl	8007660 <siprintf>

    HAL_UART_Transmit(&huart1, (uint8_t *) temp_buffer, sizeof(temp_buffer), HAL_MAX_DELAY);
 8002b88:	f107 0110 	add.w	r1, r7, #16
 8002b8c:	f04f 33ff 	mov.w	r3, #4294967295
 8002b90:	2208      	movs	r2, #8
 8002b92:	4817      	ldr	r0, [pc, #92]	; (8002bf0 <print_float+0x8c>)
 8002b94:	f003 f9d1 	bl	8005f3a <HAL_UART_Transmit>

    /* CHECK TO SEE IF THE USER WISHES TO CREATE A NEW LINE */
    if(action == LF) {
 8002b98:	78fb      	ldrb	r3, [r7, #3]
 8002b9a:	2b01      	cmp	r3, #1
 8002b9c:	d114      	bne.n	8002bc8 <print_float+0x64>
        c = '\r';  HAL_UART_Transmit(&huart1,(uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
 8002b9e:	230d      	movs	r3, #13
 8002ba0:	73fb      	strb	r3, [r7, #15]
 8002ba2:	f107 010f 	add.w	r1, r7, #15
 8002ba6:	f04f 33ff 	mov.w	r3, #4294967295
 8002baa:	2201      	movs	r2, #1
 8002bac:	4810      	ldr	r0, [pc, #64]	; (8002bf0 <print_float+0x8c>)
 8002bae:	f003 f9c4 	bl	8005f3a <HAL_UART_Transmit>
        c = '\n';  HAL_UART_Transmit(&huart1, (uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
 8002bb2:	230a      	movs	r3, #10
 8002bb4:	73fb      	strb	r3, [r7, #15]
 8002bb6:	f107 010f 	add.w	r1, r7, #15
 8002bba:	f04f 33ff 	mov.w	r3, #4294967295
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	480b      	ldr	r0, [pc, #44]	; (8002bf0 <print_float+0x8c>)
 8002bc2:	f003 f9ba 	bl	8005f3a <HAL_UART_Transmit>
    }
    else if(action == CR) {
        c = '\r';  HAL_UART_Transmit(&huart1,(uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
    }
}
 8002bc6:	e00c      	b.n	8002be2 <print_float+0x7e>
    else if(action == CR) {
 8002bc8:	78fb      	ldrb	r3, [r7, #3]
 8002bca:	2b02      	cmp	r3, #2
 8002bcc:	d109      	bne.n	8002be2 <print_float+0x7e>
        c = '\r';  HAL_UART_Transmit(&huart1,(uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
 8002bce:	230d      	movs	r3, #13
 8002bd0:	73fb      	strb	r3, [r7, #15]
 8002bd2:	f107 010f 	add.w	r1, r7, #15
 8002bd6:	f04f 33ff 	mov.w	r3, #4294967295
 8002bda:	2201      	movs	r2, #1
 8002bdc:	4804      	ldr	r0, [pc, #16]	; (8002bf0 <print_float+0x8c>)
 8002bde:	f003 f9ac 	bl	8005f3a <HAL_UART_Transmit>
}
 8002be2:	bf00      	nop
 8002be4:	3718      	adds	r7, #24
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	0800bd1c 	.word	0x0800bd1c
 8002bf0:	200002d4 	.word	0x200002d4

08002bf4 <print_16b_binary_rep>:
    else if(action == CR) {
        c = '\r';  HAL_UART_Transmit(&huart1,(uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
    }
}

void print_16b_binary_rep (uint16_t number, uint8_t action) {
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b084      	sub	sp, #16
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	460a      	mov	r2, r1
 8002bfe:	80fb      	strh	r3, [r7, #6]
 8002c00:	4613      	mov	r3, r2
 8002c02:	717b      	strb	r3, [r7, #5]
    uint16_t i;
    uint16_t tx_char;
    char c = '\0';
 8002c04:	2300      	movs	r3, #0
 8002c06:	72fb      	strb	r3, [r7, #11]

    for(i = 16; i > 0; i--) {
 8002c08:	2310      	movs	r3, #16
 8002c0a:	81fb      	strh	r3, [r7, #14]
 8002c0c:	e01a      	b.n	8002c44 <print_16b_binary_rep+0x50>
        tx_char = (uint16_t)(number >> (i - 1));
 8002c0e:	88fa      	ldrh	r2, [r7, #6]
 8002c10:	89fb      	ldrh	r3, [r7, #14]
 8002c12:	3b01      	subs	r3, #1
 8002c14:	fa42 f303 	asr.w	r3, r2, r3
 8002c18:	81bb      	strh	r3, [r7, #12]
        tx_char = (uint16_t)(tx_char & 0x01);
 8002c1a:	89bb      	ldrh	r3, [r7, #12]
 8002c1c:	f003 0301 	and.w	r3, r3, #1
 8002c20:	81bb      	strh	r3, [r7, #12]
        tx_char = (uint16_t)(tx_char + 0x30);         //Turn this into an ASCII value
 8002c22:	89bb      	ldrh	r3, [r7, #12]
 8002c24:	3330      	adds	r3, #48	; 0x30
 8002c26:	81bb      	strh	r3, [r7, #12]
        c = (char)tx_char;
 8002c28:	89bb      	ldrh	r3, [r7, #12]
 8002c2a:	b2db      	uxtb	r3, r3
 8002c2c:	72fb      	strb	r3, [r7, #11]

        HAL_UART_Transmit(&huart1, (uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
 8002c2e:	f107 010b 	add.w	r1, r7, #11
 8002c32:	f04f 33ff 	mov.w	r3, #4294967295
 8002c36:	2201      	movs	r2, #1
 8002c38:	4818      	ldr	r0, [pc, #96]	; (8002c9c <print_16b_binary_rep+0xa8>)
 8002c3a:	f003 f97e 	bl	8005f3a <HAL_UART_Transmit>
    for(i = 16; i > 0; i--) {
 8002c3e:	89fb      	ldrh	r3, [r7, #14]
 8002c40:	3b01      	subs	r3, #1
 8002c42:	81fb      	strh	r3, [r7, #14]
 8002c44:	89fb      	ldrh	r3, [r7, #14]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d1e1      	bne.n	8002c0e <print_16b_binary_rep+0x1a>
    }

    /* CHECK TO SEE IF THE USER WISHES TO CREATE A NEW LINE */
    if(action == LF) {
 8002c4a:	797b      	ldrb	r3, [r7, #5]
 8002c4c:	2b01      	cmp	r3, #1
 8002c4e:	d114      	bne.n	8002c7a <print_16b_binary_rep+0x86>
        c = '\r';  HAL_UART_Transmit(&huart1,(uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
 8002c50:	230d      	movs	r3, #13
 8002c52:	72fb      	strb	r3, [r7, #11]
 8002c54:	f107 010b 	add.w	r1, r7, #11
 8002c58:	f04f 33ff 	mov.w	r3, #4294967295
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	480f      	ldr	r0, [pc, #60]	; (8002c9c <print_16b_binary_rep+0xa8>)
 8002c60:	f003 f96b 	bl	8005f3a <HAL_UART_Transmit>
        c = '\n';  HAL_UART_Transmit(&huart1, (uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
 8002c64:	230a      	movs	r3, #10
 8002c66:	72fb      	strb	r3, [r7, #11]
 8002c68:	f107 010b 	add.w	r1, r7, #11
 8002c6c:	f04f 33ff 	mov.w	r3, #4294967295
 8002c70:	2201      	movs	r2, #1
 8002c72:	480a      	ldr	r0, [pc, #40]	; (8002c9c <print_16b_binary_rep+0xa8>)
 8002c74:	f003 f961 	bl	8005f3a <HAL_UART_Transmit>
    }
    else if(action == CR) {
        c = '\r';  HAL_UART_Transmit(&huart1,(uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
    }
}
 8002c78:	e00c      	b.n	8002c94 <print_16b_binary_rep+0xa0>
    else if(action == CR) {
 8002c7a:	797b      	ldrb	r3, [r7, #5]
 8002c7c:	2b02      	cmp	r3, #2
 8002c7e:	d109      	bne.n	8002c94 <print_16b_binary_rep+0xa0>
        c = '\r';  HAL_UART_Transmit(&huart1,(uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
 8002c80:	230d      	movs	r3, #13
 8002c82:	72fb      	strb	r3, [r7, #11]
 8002c84:	f107 010b 	add.w	r1, r7, #11
 8002c88:	f04f 33ff 	mov.w	r3, #4294967295
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	4803      	ldr	r0, [pc, #12]	; (8002c9c <print_16b_binary_rep+0xa8>)
 8002c90:	f003 f953 	bl	8005f3a <HAL_UART_Transmit>
}
 8002c94:	bf00      	nop
 8002c96:	3710      	adds	r7, #16
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bd80      	pop	{r7, pc}
 8002c9c:	200002d4 	.word	0x200002d4

08002ca0 <print_string>:

void print_string(const char * s, uint8_t action) {
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b084      	sub	sp, #16
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
 8002ca8:	460b      	mov	r3, r1
 8002caa:	70fb      	strb	r3, [r7, #3]
    char c = '\0';
 8002cac:	2300      	movs	r3, #0
 8002cae:	73fb      	strb	r3, [r7, #15]

    while(*s != '\0') {
 8002cb0:	e009      	b.n	8002cc6 <print_string+0x26>
        HAL_UART_Transmit(&huart1, (uint8_t *) s, (uint16_t) 0x01, HAL_MAX_DELAY);
 8002cb2:	f04f 33ff 	mov.w	r3, #4294967295
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	6879      	ldr	r1, [r7, #4]
 8002cba:	4819      	ldr	r0, [pc, #100]	; (8002d20 <print_string+0x80>)
 8002cbc:	f003 f93d 	bl	8005f3a <HAL_UART_Transmit>
        s++;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	3301      	adds	r3, #1
 8002cc4:	607b      	str	r3, [r7, #4]
    while(*s != '\0') {
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	781b      	ldrb	r3, [r3, #0]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d1f1      	bne.n	8002cb2 <print_string+0x12>
    }

    /* CHECK TO SEE IF THE USER WISHES TO CREATE A NEW LINE */
    if(action == LF) {
 8002cce:	78fb      	ldrb	r3, [r7, #3]
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d114      	bne.n	8002cfe <print_string+0x5e>
        c = '\r';  HAL_UART_Transmit(&huart1,(uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
 8002cd4:	230d      	movs	r3, #13
 8002cd6:	73fb      	strb	r3, [r7, #15]
 8002cd8:	f107 010f 	add.w	r1, r7, #15
 8002cdc:	f04f 33ff 	mov.w	r3, #4294967295
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	480f      	ldr	r0, [pc, #60]	; (8002d20 <print_string+0x80>)
 8002ce4:	f003 f929 	bl	8005f3a <HAL_UART_Transmit>
        c = '\n';  HAL_UART_Transmit(&huart1, (uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
 8002ce8:	230a      	movs	r3, #10
 8002cea:	73fb      	strb	r3, [r7, #15]
 8002cec:	f107 010f 	add.w	r1, r7, #15
 8002cf0:	f04f 33ff 	mov.w	r3, #4294967295
 8002cf4:	2201      	movs	r2, #1
 8002cf6:	480a      	ldr	r0, [pc, #40]	; (8002d20 <print_string+0x80>)
 8002cf8:	f003 f91f 	bl	8005f3a <HAL_UART_Transmit>
    }
    else if(action == CR) {
        c = '\r';  HAL_UART_Transmit(&huart1,(uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
    }

}
 8002cfc:	e00c      	b.n	8002d18 <print_string+0x78>
    else if(action == CR) {
 8002cfe:	78fb      	ldrb	r3, [r7, #3]
 8002d00:	2b02      	cmp	r3, #2
 8002d02:	d109      	bne.n	8002d18 <print_string+0x78>
        c = '\r';  HAL_UART_Transmit(&huart1,(uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
 8002d04:	230d      	movs	r3, #13
 8002d06:	73fb      	strb	r3, [r7, #15]
 8002d08:	f107 010f 	add.w	r1, r7, #15
 8002d0c:	f04f 33ff 	mov.w	r3, #4294967295
 8002d10:	2201      	movs	r2, #1
 8002d12:	4803      	ldr	r0, [pc, #12]	; (8002d20 <print_string+0x80>)
 8002d14:	f003 f911 	bl	8005f3a <HAL_UART_Transmit>
}
 8002d18:	bf00      	nop
 8002d1a:	3710      	adds	r7, #16
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}
 8002d20:	200002d4 	.word	0x200002d4

08002d24 <print_unsigned_decimal>:

void print_unsigned_decimal (uint16_t number, uint8_t action) {
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b086      	sub	sp, #24
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	460a      	mov	r2, r1
 8002d2e:	80fb      	strh	r3, [r7, #6]
 8002d30:	4613      	mov	r3, r2
 8002d32:	717b      	strb	r3, [r7, #5]
    char temphex[5];        //Define the array that will hold the ASCII values
    char c = '\r';
 8002d34:	230d      	movs	r3, #13
 8002d36:	73fb      	strb	r3, [r7, #15]
    uint8_t i;                
    uint8_t decimal_count;    //This is how many digits are written

    /* USE SPRINT F TO BUILD THE ARRAY OF ASCII CHARACTERS */
    decimal_count = (uint8_t)(sprintf(temphex, "%u", number)); //u tells the function we want an unsigned decimal number
 8002d38:	88fa      	ldrh	r2, [r7, #6]
 8002d3a:	f107 0310 	add.w	r3, r7, #16
 8002d3e:	4920      	ldr	r1, [pc, #128]	; (8002dc0 <print_unsigned_decimal+0x9c>)
 8002d40:	4618      	mov	r0, r3
 8002d42:	f004 fc8d 	bl	8007660 <siprintf>
 8002d46:	4603      	mov	r3, r0
 8002d48:	75bb      	strb	r3, [r7, #22]

    for(i = 0; i < decimal_count; i++) {    //Print out the array of ASCII characters.
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	75fb      	strb	r3, [r7, #23]
 8002d4e:	e00c      	b.n	8002d6a <print_unsigned_decimal+0x46>
        // TXREG1 = (temphex[i]);
        HAL_UART_Transmit(&huart1,(uint8_t *) &temphex[i], (uint16_t) 0x01, HAL_MAX_DELAY);
 8002d50:	7dfb      	ldrb	r3, [r7, #23]
 8002d52:	f107 0210 	add.w	r2, r7, #16
 8002d56:	18d1      	adds	r1, r2, r3
 8002d58:	f04f 33ff 	mov.w	r3, #4294967295
 8002d5c:	2201      	movs	r2, #1
 8002d5e:	4819      	ldr	r0, [pc, #100]	; (8002dc4 <print_unsigned_decimal+0xa0>)
 8002d60:	f003 f8eb 	bl	8005f3a <HAL_UART_Transmit>
    for(i = 0; i < decimal_count; i++) {    //Print out the array of ASCII characters.
 8002d64:	7dfb      	ldrb	r3, [r7, #23]
 8002d66:	3301      	adds	r3, #1
 8002d68:	75fb      	strb	r3, [r7, #23]
 8002d6a:	7dfa      	ldrb	r2, [r7, #23]
 8002d6c:	7dbb      	ldrb	r3, [r7, #22]
 8002d6e:	429a      	cmp	r2, r3
 8002d70:	d3ee      	bcc.n	8002d50 <print_unsigned_decimal+0x2c>
    }

    /* CHECK TO SEE IF THE USER WISHES TO CREATE A NEW LINE */
    if(action == LF) {
 8002d72:	797b      	ldrb	r3, [r7, #5]
 8002d74:	2b01      	cmp	r3, #1
 8002d76:	d112      	bne.n	8002d9e <print_unsigned_decimal+0x7a>
        HAL_UART_Transmit(&huart1,(uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
 8002d78:	f107 010f 	add.w	r1, r7, #15
 8002d7c:	f04f 33ff 	mov.w	r3, #4294967295
 8002d80:	2201      	movs	r2, #1
 8002d82:	4810      	ldr	r0, [pc, #64]	; (8002dc4 <print_unsigned_decimal+0xa0>)
 8002d84:	f003 f8d9 	bl	8005f3a <HAL_UART_Transmit>
        c = '\n';  HAL_UART_Transmit(&huart1, (uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
 8002d88:	230a      	movs	r3, #10
 8002d8a:	73fb      	strb	r3, [r7, #15]
 8002d8c:	f107 010f 	add.w	r1, r7, #15
 8002d90:	f04f 33ff 	mov.w	r3, #4294967295
 8002d94:	2201      	movs	r2, #1
 8002d96:	480b      	ldr	r0, [pc, #44]	; (8002dc4 <print_unsigned_decimal+0xa0>)
 8002d98:	f003 f8cf 	bl	8005f3a <HAL_UART_Transmit>
    }
    else if(action == CR) {
        c = '\r';  HAL_UART_Transmit(&huart1,(uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
    }
}
 8002d9c:	e00c      	b.n	8002db8 <print_unsigned_decimal+0x94>
    else if(action == CR) {
 8002d9e:	797b      	ldrb	r3, [r7, #5]
 8002da0:	2b02      	cmp	r3, #2
 8002da2:	d109      	bne.n	8002db8 <print_unsigned_decimal+0x94>
        c = '\r';  HAL_UART_Transmit(&huart1,(uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
 8002da4:	230d      	movs	r3, #13
 8002da6:	73fb      	strb	r3, [r7, #15]
 8002da8:	f107 010f 	add.w	r1, r7, #15
 8002dac:	f04f 33ff 	mov.w	r3, #4294967295
 8002db0:	2201      	movs	r2, #1
 8002db2:	4804      	ldr	r0, [pc, #16]	; (8002dc4 <print_unsigned_decimal+0xa0>)
 8002db4:	f003 f8c1 	bl	8005f3a <HAL_UART_Transmit>
}
 8002db8:	bf00      	nop
 8002dba:	3718      	adds	r7, #24
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	bd80      	pop	{r7, pc}
 8002dc0:	0800bd24 	.word	0x0800bd24
 8002dc4:	200002d4 	.word	0x200002d4

08002dc8 <CursorTopLeft>:
    HAL_UART_Transmit(&huart1,(uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
    print_string("[2K",0);        //Send the rest of the sequence to clear the screen

}

void CursorTopLeft( void ) {
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b082      	sub	sp, #8
 8002dcc:	af00      	add	r7, sp, #0
    char c = 0x1B;
 8002dce:	231b      	movs	r3, #27
 8002dd0:	71fb      	strb	r3, [r7, #7]
    HAL_UART_Transmit(&huart1,(uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
 8002dd2:	1df9      	adds	r1, r7, #7
 8002dd4:	f04f 33ff 	mov.w	r3, #4294967295
 8002dd8:	2201      	movs	r2, #1
 8002dda:	4805      	ldr	r0, [pc, #20]	; (8002df0 <CursorTopLeft+0x28>)
 8002ddc:	f003 f8ad 	bl	8005f3a <HAL_UART_Transmit>
    print_string("[H",0);     //Send the rest of the sequence to clear the screen
 8002de0:	2100      	movs	r1, #0
 8002de2:	4804      	ldr	r0, [pc, #16]	; (8002df4 <CursorTopLeft+0x2c>)
 8002de4:	f7ff ff5c 	bl	8002ca0 <print_string>
}
 8002de8:	bf00      	nop
 8002dea:	3708      	adds	r7, #8
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}
 8002df0:	200002d4 	.word	0x200002d4
 8002df4:	0800bd34 	.word	0x0800bd34

08002df8 <ResetTerminal>:

void ResetTerminal( void ) {
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b082      	sub	sp, #8
 8002dfc:	af00      	add	r7, sp, #0
    char c = 0x1B;
 8002dfe:	231b      	movs	r3, #27
 8002e00:	71fb      	strb	r3, [r7, #7]
    HAL_UART_Transmit(&huart1,(uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
 8002e02:	1df9      	adds	r1, r7, #7
 8002e04:	f04f 33ff 	mov.w	r3, #4294967295
 8002e08:	2201      	movs	r2, #1
 8002e0a:	4805      	ldr	r0, [pc, #20]	; (8002e20 <ResetTerminal+0x28>)
 8002e0c:	f003 f895 	bl	8005f3a <HAL_UART_Transmit>
    print_string("c",0);      //Send the rest of the sequence to clear the screen
 8002e10:	2100      	movs	r1, #0
 8002e12:	4804      	ldr	r0, [pc, #16]	; (8002e24 <ResetTerminal+0x2c>)
 8002e14:	f7ff ff44 	bl	8002ca0 <print_string>
}
 8002e18:	bf00      	nop
 8002e1a:	3708      	adds	r7, #8
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}
 8002e20:	200002d4 	.word	0x200002d4
 8002e24:	0800bd38 	.word	0x0800bd38

08002e28 <InsertLineFeed>:

void InsertLineFeed( uint8_t line_feeds ) {
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b084      	sub	sp, #16
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	4603      	mov	r3, r0
 8002e30:	71fb      	strb	r3, [r7, #7]
    uint8_t i = 0;         //Use this as a counter
 8002e32:	2300      	movs	r3, #0
 8002e34:	73fb      	strb	r3, [r7, #15]
    char c = '\r';
 8002e36:	230d      	movs	r3, #13
 8002e38:	73bb      	strb	r3, [r7, #14]
    
    for(i = 0; i < line_feeds; i++){
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	73fb      	strb	r3, [r7, #15]
 8002e3e:	e014      	b.n	8002e6a <InsertLineFeed+0x42>
        HAL_UART_Transmit(&huart1,(uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
 8002e40:	f107 010e 	add.w	r1, r7, #14
 8002e44:	f04f 33ff 	mov.w	r3, #4294967295
 8002e48:	2201      	movs	r2, #1
 8002e4a:	480c      	ldr	r0, [pc, #48]	; (8002e7c <InsertLineFeed+0x54>)
 8002e4c:	f003 f875 	bl	8005f3a <HAL_UART_Transmit>
        c = '\n'; 
 8002e50:	230a      	movs	r3, #10
 8002e52:	73bb      	strb	r3, [r7, #14]
        HAL_UART_Transmit(&huart1,(uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
 8002e54:	f107 010e 	add.w	r1, r7, #14
 8002e58:	f04f 33ff 	mov.w	r3, #4294967295
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	4807      	ldr	r0, [pc, #28]	; (8002e7c <InsertLineFeed+0x54>)
 8002e60:	f003 f86b 	bl	8005f3a <HAL_UART_Transmit>
    for(i = 0; i < line_feeds; i++){
 8002e64:	7bfb      	ldrb	r3, [r7, #15]
 8002e66:	3301      	adds	r3, #1
 8002e68:	73fb      	strb	r3, [r7, #15]
 8002e6a:	7bfa      	ldrb	r2, [r7, #15]
 8002e6c:	79fb      	ldrb	r3, [r7, #7]
 8002e6e:	429a      	cmp	r2, r3
 8002e70:	d3e6      	bcc.n	8002e40 <InsertLineFeed+0x18>
    }
}
 8002e72:	bf00      	nop
 8002e74:	bf00      	nop
 8002e76:	3710      	adds	r7, #16
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}
 8002e7c:	200002d4 	.word	0x200002d4

08002e80 <InsertLineSeparator>:

void InsertLineSeparator( void ) {
 8002e80:	b580      	push	{r7, lr}
 8002e82:	af00      	add	r7, sp, #0
    print_string("---------------------------------------", LF);
 8002e84:	2101      	movs	r1, #1
 8002e86:	4802      	ldr	r0, [pc, #8]	; (8002e90 <InsertLineSeparator+0x10>)
 8002e88:	f7ff ff0a 	bl	8002ca0 <print_string>
}
 8002e8c:	bf00      	nop
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	0800bd3c 	.word	0x0800bd3c

08002e94 <ResetRxBuffer>:

void ResetRxBuffer( void ) {
 8002e94:	b580      	push	{r7, lr}
 8002e96:	af00      	add	r7, sp, #0

    uart.consumer_index = uart.producer_index = 0;                              //Reset the pointers
 8002e98:	4b0a      	ldr	r3, [pc, #40]	; (8002ec4 <ResetRxBuffer+0x30>)
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8002ea0:	4b08      	ldr	r3, [pc, #32]	; (8002ec4 <ResetRxBuffer+0x30>)
 8002ea2:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8002ea6:	4b07      	ldr	r3, [pc, #28]	; (8002ec4 <ResetRxBuffer+0x30>)
 8002ea8:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    uart.byte_counter = 0;                                            //Reset the data counter
 8002eac:	4b05      	ldr	r3, [pc, #20]	; (8002ec4 <ResetRxBuffer+0x30>)
 8002eae:	2200      	movs	r2, #0
 8002eb0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    memset(uart.rxbuf,'\0',MAX_ELEMENTS);                           //Null out the buffer
 8002eb4:	2221      	movs	r2, #33	; 0x21
 8002eb6:	2100      	movs	r1, #0
 8002eb8:	4802      	ldr	r0, [pc, #8]	; (8002ec4 <ResetRxBuffer+0x30>)
 8002eba:	f003 fd53 	bl	8006964 <memset>
} /* End of ResetRxBuffer */
 8002ebe:	bf00      	nop
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	20000220 	.word	0x20000220

08002ec8 <HandleByte>:

void HandleByte( void ) {     
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	af00      	add	r7, sp, #0

    switch(uart.msg_state) {
 8002ecc:	4b65      	ldr	r3, [pc, #404]	; (8003064 <HandleByte+0x19c>)
 8002ece:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8002ed2:	3b01      	subs	r3, #1
 8002ed4:	2b03      	cmp	r3, #3
 8002ed6:	f200 80c3 	bhi.w	8003060 <HandleByte+0x198>
 8002eda:	a201      	add	r2, pc, #4	; (adr r2, 8002ee0 <HandleByte+0x18>)
 8002edc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ee0:	08002ef1 	.word	0x08002ef1
 8002ee4:	08002f47 	.word	0x08002f47
 8002ee8:	08002f85 	.word	0x08002f85
 8002eec:	08002fb9 	.word	0x08002fb9
        case(STATESTART):                                   //Have yet to receive a valid SOF
            uart.len_verify = 0;                            //Good place to reset the length verify counter
 8002ef0:	4b5c      	ldr	r3, [pc, #368]	; (8003064 <HandleByte+0x19c>)
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
            if(uart.rxbuf[uart.consumer_index] == RXSOF) {
 8002ef8:	4b5a      	ldr	r3, [pc, #360]	; (8003064 <HandleByte+0x19c>)
 8002efa:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002efe:	461a      	mov	r2, r3
 8002f00:	4b58      	ldr	r3, [pc, #352]	; (8003064 <HandleByte+0x19c>)
 8002f02:	5c9b      	ldrb	r3, [r3, r2]
 8002f04:	2bfc      	cmp	r3, #252	; 0xfc
 8002f06:	d106      	bne.n	8002f16 <HandleByte+0x4e>
                uart.msg_state = SOFRXED;                   //Advance state if we receive SOF
 8002f08:	4b56      	ldr	r3, [pc, #344]	; (8003064 <HandleByte+0x19c>)
 8002f0a:	2202      	movs	r2, #2
 8002f0c:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
                IncrementConsumer();
 8002f10:	f000 f93e 	bl	8003190 <IncrementConsumer>
                uart.inmenu = false;                     //Clear this now that the sensors have been calibrated
            }
            else {
                IncrementConsumer();                        //Not a valid byte, keep looking
            }
        break;
 8002f14:	e0a4      	b.n	8003060 <HandleByte+0x198>
            else if(uart.rxbuf[uart.consumer_index] == 'z') {     //User wishes to run calibration routine
 8002f16:	4b53      	ldr	r3, [pc, #332]	; (8003064 <HandleByte+0x19c>)
 8002f18:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002f1c:	461a      	mov	r2, r3
 8002f1e:	4b51      	ldr	r3, [pc, #324]	; (8003064 <HandleByte+0x19c>)
 8002f20:	5c9b      	ldrb	r3, [r3, r2]
 8002f22:	2b7a      	cmp	r3, #122	; 0x7a
 8002f24:	d10c      	bne.n	8002f40 <HandleByte+0x78>
                uart.inmenu = true;                      //Set this flag so that we don't mess up the rxbuffer
 8002f26:	4b4f      	ldr	r3, [pc, #316]	; (8003064 <HandleByte+0x19c>)
 8002f28:	2201      	movs	r2, #1
 8002f2a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
                ResetRxBuffer();                            //Reset this because messaging handling didn't occur while calibrating
 8002f2e:	f7ff ffb1 	bl	8002e94 <ResetRxBuffer>
                MainMenu();                         //Run the calibration routine
 8002f32:	f7fe fb93 	bl	800165c <MainMenu>
                uart.inmenu = false;                     //Clear this now that the sensors have been calibrated
 8002f36:	4b4b      	ldr	r3, [pc, #300]	; (8003064 <HandleByte+0x19c>)
 8002f38:	2200      	movs	r2, #0
 8002f3a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
        break;
 8002f3e:	e08f      	b.n	8003060 <HandleByte+0x198>
                IncrementConsumer();                        //Not a valid byte, keep looking
 8002f40:	f000 f926 	bl	8003190 <IncrementConsumer>
        break;
 8002f44:	e08c      	b.n	8003060 <HandleByte+0x198>

        case(SOFRXED):                                   //Now we should be looking at the ID value
            uart.msg_id = uart.rxbuf[uart.consumer_index];
 8002f46:	4b47      	ldr	r3, [pc, #284]	; (8003064 <HandleByte+0x19c>)
 8002f48:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002f4c:	461a      	mov	r2, r3
 8002f4e:	4b45      	ldr	r3, [pc, #276]	; (8003064 <HandleByte+0x19c>)
 8002f50:	5c9a      	ldrb	r2, [r3, r2]
 8002f52:	4b44      	ldr	r3, [pc, #272]	; (8003064 <HandleByte+0x19c>)
 8002f54:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
            IncrementConsumer(); 
 8002f58:	f000 f91a 	bl	8003190 <IncrementConsumer>
            /* Check that a valid ID byte was received */         
            if(uart.msg_id > 0x00 && uart.msg_id <= 0x02) {
 8002f5c:	4b41      	ldr	r3, [pc, #260]	; (8003064 <HandleByte+0x19c>)
 8002f5e:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d009      	beq.n	8002f7a <HandleByte+0xb2>
 8002f66:	4b3f      	ldr	r3, [pc, #252]	; (8003064 <HandleByte+0x19c>)
 8002f68:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8002f6c:	2b02      	cmp	r3, #2
 8002f6e:	d804      	bhi.n	8002f7a <HandleByte+0xb2>
                uart.msg_state = IDRXED;                        //We have received a valid message ID
 8002f70:	4b3c      	ldr	r3, [pc, #240]	; (8003064 <HandleByte+0x19c>)
 8002f72:	2203      	movs	r2, #3
 8002f74:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
            }
            else{
                uart.msg_state = STATESTART;                    //Garbage, so start looking for SOF
            }
        break;
 8002f78:	e072      	b.n	8003060 <HandleByte+0x198>
                uart.msg_state = STATESTART;                    //Garbage, so start looking for SOF
 8002f7a:	4b3a      	ldr	r3, [pc, #232]	; (8003064 <HandleByte+0x19c>)
 8002f7c:	2201      	movs	r2, #1
 8002f7e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
        break;
 8002f82:	e06d      	b.n	8003060 <HandleByte+0x198>

        case(IDRXED):                                    //Now we should be looking at the length value
            uart.msg_len = uart.rxbuf[uart.consumer_index];
 8002f84:	4b37      	ldr	r3, [pc, #220]	; (8003064 <HandleByte+0x19c>)
 8002f86:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002f8a:	461a      	mov	r2, r3
 8002f8c:	4b35      	ldr	r3, [pc, #212]	; (8003064 <HandleByte+0x19c>)
 8002f8e:	5c9a      	ldrb	r2, [r3, r2]
 8002f90:	4b34      	ldr	r3, [pc, #208]	; (8003064 <HandleByte+0x19c>)
 8002f92:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
            IncrementConsumer();
 8002f96:	f000 f8fb 	bl	8003190 <IncrementConsumer>
            if(uart.msg_len <= 0x05) {                  //Put some restriction on this so we know data is valid
 8002f9a:	4b32      	ldr	r3, [pc, #200]	; (8003064 <HandleByte+0x19c>)
 8002f9c:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8002fa0:	2b05      	cmp	r3, #5
 8002fa2:	d804      	bhi.n	8002fae <HandleByte+0xe6>
                uart.msg_state = LENRXED;                        //We have received a valid message ID
 8002fa4:	4b2f      	ldr	r3, [pc, #188]	; (8003064 <HandleByte+0x19c>)
 8002fa6:	2204      	movs	r2, #4
 8002fa8:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
            }
            else {
                uart.msg_state = STATESTART;                //Garbage, so start looking for SOF.
            }
        break;
 8002fac:	e058      	b.n	8003060 <HandleByte+0x198>
                uart.msg_state = STATESTART;                //Garbage, so start looking for SOF.
 8002fae:	4b2d      	ldr	r3, [pc, #180]	; (8003064 <HandleByte+0x19c>)
 8002fb0:	2201      	movs	r2, #1
 8002fb2:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
        break;
 8002fb6:	e053      	b.n	8003060 <HandleByte+0x198>

        case(LENRXED):                                       //Now we can collect the data
            if((uart.rxbuf[uart.consumer_index] != FRAMEEND) && uart.len_verify == 0) {          //Still collecting data
 8002fb8:	4b2a      	ldr	r3, [pc, #168]	; (8003064 <HandleByte+0x19c>)
 8002fba:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002fbe:	461a      	mov	r2, r3
 8002fc0:	4b28      	ldr	r3, [pc, #160]	; (8003064 <HandleByte+0x19c>)
 8002fc2:	5c9b      	ldrb	r3, [r3, r2]
 8002fc4:	2bf6      	cmp	r3, #246	; 0xf6
 8002fc6:	d00b      	beq.n	8002fe0 <HandleByte+0x118>
 8002fc8:	4b26      	ldr	r3, [pc, #152]	; (8003064 <HandleByte+0x19c>)
 8002fca:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d106      	bne.n	8002fe0 <HandleByte+0x118>
                uart.data_index = uart.consumer_index;            //Define where data starts in queue
 8002fd2:	4b24      	ldr	r3, [pc, #144]	; (8003064 <HandleByte+0x19c>)
 8002fd4:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 8002fd8:	4b22      	ldr	r3, [pc, #136]	; (8003064 <HandleByte+0x19c>)
 8002fda:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002fde:	e034      	b.n	800304a <HandleByte+0x182>
            }
            
            else if((uart.rxbuf[uart.consumer_index] == FRAMEEND) && (uart.len_verify == uart.msg_len)){   //We have reached the EOF framing byte
 8002fe0:	4b20      	ldr	r3, [pc, #128]	; (8003064 <HandleByte+0x19c>)
 8002fe2:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002fe6:	461a      	mov	r2, r3
 8002fe8:	4b1e      	ldr	r3, [pc, #120]	; (8003064 <HandleByte+0x19c>)
 8002fea:	5c9b      	ldrb	r3, [r3, r2]
 8002fec:	2bf6      	cmp	r3, #246	; 0xf6
 8002fee:	d118      	bne.n	8003022 <HandleByte+0x15a>
 8002ff0:	4b1c      	ldr	r3, [pc, #112]	; (8003064 <HandleByte+0x19c>)
 8002ff2:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 8002ff6:	4b1b      	ldr	r3, [pc, #108]	; (8003064 <HandleByte+0x19c>)
 8002ff8:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8002ffc:	429a      	cmp	r2, r3
 8002ffe:	d110      	bne.n	8003022 <HandleByte+0x15a>
                uart.data_end = uart.consumer_index-1;              //Define where data ends in queue
 8003000:	4b18      	ldr	r3, [pc, #96]	; (8003064 <HandleByte+0x19c>)
 8003002:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8003006:	3b01      	subs	r3, #1
 8003008:	b2da      	uxtb	r2, r3
 800300a:	4b16      	ldr	r3, [pc, #88]	; (8003064 <HandleByte+0x19c>)
 800300c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
                uart.msg_state = STATESTART;                //Begin looking for SOF
 8003010:	4b14      	ldr	r3, [pc, #80]	; (8003064 <HandleByte+0x19c>)
 8003012:	2201      	movs	r2, #1
 8003014:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
                uart.validmsg = true;                       //Valid message confirmed
 8003018:	4b12      	ldr	r3, [pc, #72]	; (8003064 <HandleByte+0x19c>)
 800301a:	2201      	movs	r2, #1
 800301c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8003020:	e013      	b.n	800304a <HandleByte+0x182>
            }
            else if((uart.rxbuf[uart.consumer_index] != FRAMEEND) && (uart.len_verify >= uart.msg_len)) {
 8003022:	4b10      	ldr	r3, [pc, #64]	; (8003064 <HandleByte+0x19c>)
 8003024:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8003028:	461a      	mov	r2, r3
 800302a:	4b0e      	ldr	r3, [pc, #56]	; (8003064 <HandleByte+0x19c>)
 800302c:	5c9b      	ldrb	r3, [r3, r2]
 800302e:	2bf6      	cmp	r3, #246	; 0xf6
 8003030:	d00b      	beq.n	800304a <HandleByte+0x182>
 8003032:	4b0c      	ldr	r3, [pc, #48]	; (8003064 <HandleByte+0x19c>)
 8003034:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 8003038:	4b0a      	ldr	r3, [pc, #40]	; (8003064 <HandleByte+0x19c>)
 800303a:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800303e:	429a      	cmp	r2, r3
 8003040:	d303      	bcc.n	800304a <HandleByte+0x182>
                uart.msg_state = STATESTART;
 8003042:	4b08      	ldr	r3, [pc, #32]	; (8003064 <HandleByte+0x19c>)
 8003044:	2201      	movs	r2, #1
 8003046:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
            }

            uart.len_verify++;                           //Used to validate the length byte received
 800304a:	4b06      	ldr	r3, [pc, #24]	; (8003064 <HandleByte+0x19c>)
 800304c:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003050:	3301      	adds	r3, #1
 8003052:	b2da      	uxtb	r2, r3
 8003054:	4b03      	ldr	r3, [pc, #12]	; (8003064 <HandleByte+0x19c>)
 8003056:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
            IncrementConsumer();                        //Move pointer
 800305a:	f000 f899 	bl	8003190 <IncrementConsumer>
        break;
 800305e:	bf00      	nop
    }
} /* End of HandleByte */
 8003060:	bf00      	nop
 8003062:	bd80      	pop	{r7, pc}
 8003064:	20000220 	.word	0x20000220

08003068 <ProcessMessage>:

void ProcessMessage( void ) {
 8003068:	b590      	push	{r4, r7, lr}
 800306a:	b087      	sub	sp, #28
 800306c:	af00      	add	r7, sp, #0
    uint8_t     temp_length_u8      = 0;
 800306e:	2300      	movs	r3, #0
 8003070:	75fb      	strb	r3, [r7, #23]
    uint8_t     fuse_number_u8      = 0;
 8003072:	2300      	movs	r3, #0
 8003074:	75bb      	strb	r3, [r7, #22]
    uint16_t    fuse_status_u16     = 0x0000;
 8003076:	2300      	movs	r3, #0
 8003078:	82bb      	strh	r3, [r7, #20]
    char        txmessage[MAX_TX_ELEMENTS];                      // Used for sending info to the PTE PC

    uart.errorflag = false;                         // Make sure this is reset
 800307a:	4b39      	ldr	r3, [pc, #228]	; (8003160 <ProcessMessage+0xf8>)
 800307c:	2200      	movs	r2, #0
 800307e:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
    temp_length_u8 = uart.msg_len;                      // Represents number of bytes in data field only
 8003082:	4b37      	ldr	r3, [pc, #220]	; (8003160 <ProcessMessage+0xf8>)
 8003084:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8003088:	75fb      	strb	r3, [r7, #23]

    switch(uart.msg_id){
 800308a:	4b35      	ldr	r3, [pc, #212]	; (8003160 <ProcessMessage+0xf8>)
 800308c:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8003090:	2b01      	cmp	r3, #1
 8003092:	d002      	beq.n	800309a <ProcessMessage+0x32>
 8003094:	2b02      	cmp	r3, #2
 8003096:	d022      	beq.n	80030de <ProcessMessage+0x76>
 8003098:	e058      	b.n	800314c <ProcessMessage+0xe4>
        case(ID_FUSESTATUS):
            fuse_status_u16 = get_status_all_fuses(&fus);
 800309a:	4832      	ldr	r0, [pc, #200]	; (8003164 <ProcessMessage+0xfc>)
 800309c:	f7ff f846 	bl	800212c <get_status_all_fuses>
 80030a0:	4603      	mov	r3, r0
 80030a2:	82bb      	strh	r3, [r7, #20]

            memset(txmessage,0xFF,MAX_TX_ELEMENTS);                             //"Null" out the array -- 0xFF is forbidden
 80030a4:	1d3b      	adds	r3, r7, #4
 80030a6:	2210      	movs	r2, #16
 80030a8:	21ff      	movs	r1, #255	; 0xff
 80030aa:	4618      	mov	r0, r3
 80030ac:	f003 fc5a 	bl	8006964 <memset>
			txmessage[0]= TXSOF;
 80030b0:	23f2      	movs	r3, #242	; 0xf2
 80030b2:	713b      	strb	r3, [r7, #4]
			txmessage[1]= uart.msg_id;
 80030b4:	4b2a      	ldr	r3, [pc, #168]	; (8003160 <ProcessMessage+0xf8>)
 80030b6:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 80030ba:	717b      	strb	r3, [r7, #5]
			txmessage[2]= 0x02;                                                 // Length of the message in bytes (not including EOF)
 80030bc:	2302      	movs	r3, #2
 80030be:	71bb      	strb	r3, [r7, #6]
			txmessage[3]= (uint8_t)((fuse_status_u16 >> 8) & 0xFF);
 80030c0:	8abb      	ldrh	r3, [r7, #20]
 80030c2:	0a1b      	lsrs	r3, r3, #8
 80030c4:	b29b      	uxth	r3, r3
 80030c6:	b2db      	uxtb	r3, r3
 80030c8:	71fb      	strb	r3, [r7, #7]
			txmessage[4]= (uint8_t)(fuse_status_u16 & 0xFF);
 80030ca:	8abb      	ldrh	r3, [r7, #20]
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	723b      	strb	r3, [r7, #8]
			txmessage[5]= FRAMEEND;
 80030d0:	23f6      	movs	r3, #246	; 0xf6
 80030d2:	727b      	strb	r3, [r7, #9]
			xbee_tx(txmessage);
 80030d4:	1d3b      	adds	r3, r7, #4
 80030d6:	4618      	mov	r0, r3
 80030d8:	f000 f886 	bl	80031e8 <xbee_tx>
        
        break;
 80030dc:	e03b      	b.n	8003156 <ProcessMessage+0xee>

        case(ID_IGNITE_FUSE):
            xbee_send_ack();
 80030de:	f000 f847 	bl	8003170 <xbee_send_ack>

            /**
             * @brief 
             * 
             */
			fuse_number_u8 = 0;
 80030e2:	2300      	movs	r3, #0
 80030e4:	75bb      	strb	r3, [r7, #22]
            while(temp_length_u8 > 0){
 80030e6:	e027      	b.n	8003138 <ProcessMessage+0xd0>
                fuse_number_u8 = (uart.rxbuf[uart.data_index] * Pow10LU(temp_length_u8-1)) + fuse_number_u8;        
 80030e8:	4b1d      	ldr	r3, [pc, #116]	; (8003160 <ProcessMessage+0xf8>)
 80030ea:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80030ee:	461a      	mov	r2, r3
 80030f0:	4b1b      	ldr	r3, [pc, #108]	; (8003160 <ProcessMessage+0xf8>)
 80030f2:	5c9c      	ldrb	r4, [r3, r2]
 80030f4:	7dfb      	ldrb	r3, [r7, #23]
 80030f6:	3b01      	subs	r3, #1
 80030f8:	b2db      	uxtb	r3, r3
 80030fa:	4618      	mov	r0, r3
 80030fc:	f000 f894 	bl	8003228 <Pow10LU>
 8003100:	4603      	mov	r3, r0
 8003102:	fb03 f304 	mul.w	r3, r3, r4
 8003106:	b2da      	uxtb	r2, r3
 8003108:	7dbb      	ldrb	r3, [r7, #22]
 800310a:	4413      	add	r3, r2
 800310c:	75bb      	strb	r3, [r7, #22]
                (uart.data_index >= MAX_RX_BUF_INDEX) ? (uart.data_index = 0):(uart.data_index++);                        
 800310e:	4b14      	ldr	r3, [pc, #80]	; (8003160 <ProcessMessage+0xf8>)
 8003110:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003114:	2b1f      	cmp	r3, #31
 8003116:	d904      	bls.n	8003122 <ProcessMessage+0xba>
 8003118:	4b11      	ldr	r3, [pc, #68]	; (8003160 <ProcessMessage+0xf8>)
 800311a:	2200      	movs	r2, #0
 800311c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8003120:	e007      	b.n	8003132 <ProcessMessage+0xca>
 8003122:	4b0f      	ldr	r3, [pc, #60]	; (8003160 <ProcessMessage+0xf8>)
 8003124:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003128:	3301      	adds	r3, #1
 800312a:	b2da      	uxtb	r2, r3
 800312c:	4b0c      	ldr	r3, [pc, #48]	; (8003160 <ProcessMessage+0xf8>)
 800312e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
                temp_length_u8--;
 8003132:	7dfb      	ldrb	r3, [r7, #23]
 8003134:	3b01      	subs	r3, #1
 8003136:	75fb      	strb	r3, [r7, #23]
            while(temp_length_u8 > 0){
 8003138:	7dfb      	ldrb	r3, [r7, #23]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d1d4      	bne.n	80030e8 <ProcessMessage+0x80>
            }
            
            ignite_fuse (&tim, &fus, fuse_number_u8);
 800313e:	7dbb      	ldrb	r3, [r7, #22]
 8003140:	461a      	mov	r2, r3
 8003142:	4908      	ldr	r1, [pc, #32]	; (8003164 <ProcessMessage+0xfc>)
 8003144:	4808      	ldr	r0, [pc, #32]	; (8003168 <ProcessMessage+0x100>)
 8003146:	f7fe ffab 	bl	80020a0 <ignite_fuse>
        
        
        break;
 800314a:	e004      	b.n	8003156 <ProcessMessage+0xee>

        default:
            print_string("Process Message Error.",LF);
 800314c:	2101      	movs	r1, #1
 800314e:	4807      	ldr	r0, [pc, #28]	; (800316c <ProcessMessage+0x104>)
 8003150:	f7ff fda6 	bl	8002ca0 <print_string>
    
    }

}
 8003154:	bf00      	nop
 8003156:	bf00      	nop
 8003158:	371c      	adds	r7, #28
 800315a:	46bd      	mov	sp, r7
 800315c:	bd90      	pop	{r4, r7, pc}
 800315e:	bf00      	nop
 8003160:	20000220 	.word	0x20000220
 8003164:	2000021c 	.word	0x2000021c
 8003168:	20000208 	.word	0x20000208
 800316c:	0800bd64 	.word	0x0800bd64

08003170 <xbee_send_ack>:

void xbee_send_ack( void ){
 8003170:	b580      	push	{r7, lr}
 8003172:	b082      	sub	sp, #8
 8003174:	af00      	add	r7, sp, #0
    const char ACK[4] = {0xF2,0x00,0xF6,0xFF};     //0xFF is a terminator, and thus is not transmitted
 8003176:	4b05      	ldr	r3, [pc, #20]	; (800318c <xbee_send_ack+0x1c>)
 8003178:	607b      	str	r3, [r7, #4]
    xbee_tx(ACK);                                 
 800317a:	1d3b      	adds	r3, r7, #4
 800317c:	4618      	mov	r0, r3
 800317e:	f000 f833 	bl	80031e8 <xbee_tx>
} /* End of xbee_send_ack */
 8003182:	bf00      	nop
 8003184:	3708      	adds	r7, #8
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}
 800318a:	bf00      	nop
 800318c:	fff600f2 	.word	0xfff600f2

08003190 <IncrementConsumer>:

void IncrementConsumer( void ) {
 8003190:	b480      	push	{r7}
 8003192:	af00      	add	r7, sp, #0
    uart.consumer_index >= MAX_RX_BUF_INDEX ? (uart.consumer_index = 0):(uart.consumer_index++);                        // Either roll over or increment the "consumer" pointer
 8003194:	4b13      	ldr	r3, [pc, #76]	; (80031e4 <IncrementConsumer+0x54>)
 8003196:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800319a:	2b1f      	cmp	r3, #31
 800319c:	d904      	bls.n	80031a8 <IncrementConsumer+0x18>
 800319e:	4b11      	ldr	r3, [pc, #68]	; (80031e4 <IncrementConsumer+0x54>)
 80031a0:	2200      	movs	r2, #0
 80031a2:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
 80031a6:	e007      	b.n	80031b8 <IncrementConsumer+0x28>
 80031a8:	4b0e      	ldr	r3, [pc, #56]	; (80031e4 <IncrementConsumer+0x54>)
 80031aa:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80031ae:	3301      	adds	r3, #1
 80031b0:	b2da      	uxtb	r2, r3
 80031b2:	4b0c      	ldr	r3, [pc, #48]	; (80031e4 <IncrementConsumer+0x54>)
 80031b4:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    (uart.byte_counter <= 1) ? (uart.byte_counter = 0):(uart.byte_counter--);                                           //Decrement data counter
 80031b8:	4b0a      	ldr	r3, [pc, #40]	; (80031e4 <IncrementConsumer+0x54>)
 80031ba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80031be:	2b01      	cmp	r3, #1
 80031c0:	d804      	bhi.n	80031cc <IncrementConsumer+0x3c>
 80031c2:	4b08      	ldr	r3, [pc, #32]	; (80031e4 <IncrementConsumer+0x54>)
 80031c4:	2200      	movs	r2, #0
 80031c6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
} /* End of IncrementConsumer */
 80031ca:	e007      	b.n	80031dc <IncrementConsumer+0x4c>
    (uart.byte_counter <= 1) ? (uart.byte_counter = 0):(uart.byte_counter--);                                           //Decrement data counter
 80031cc:	4b05      	ldr	r3, [pc, #20]	; (80031e4 <IncrementConsumer+0x54>)
 80031ce:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80031d2:	3b01      	subs	r3, #1
 80031d4:	b2da      	uxtb	r2, r3
 80031d6:	4b03      	ldr	r3, [pc, #12]	; (80031e4 <IncrementConsumer+0x54>)
 80031d8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
} /* End of IncrementConsumer */
 80031dc:	bf00      	nop
 80031de:	46bd      	mov	sp, r7
 80031e0:	bc80      	pop	{r7}
 80031e2:	4770      	bx	lr
 80031e4:	20000220 	.word	0x20000220

080031e8 <xbee_tx>:

void xbee_tx(const char *y){
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b084      	sub	sp, #16
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
    char c = '\0';
 80031f0:	2300      	movs	r3, #0
 80031f2:	73fb      	strb	r3, [r7, #15]
    
    while(*y != 0xFF)
 80031f4:	e00d      	b.n	8003212 <xbee_tx+0x2a>
    {
        c = *y;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	781b      	ldrb	r3, [r3, #0]
 80031fa:	73fb      	strb	r3, [r7, #15]
        HAL_UART_Transmit(&huart2, (uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);  
 80031fc:	f107 010f 	add.w	r1, r7, #15
 8003200:	f04f 33ff 	mov.w	r3, #4294967295
 8003204:	2201      	movs	r2, #1
 8003206:	4807      	ldr	r0, [pc, #28]	; (8003224 <xbee_tx+0x3c>)
 8003208:	f002 fe97 	bl	8005f3a <HAL_UART_Transmit>
        y++;                           //Increment the pointer memory address
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	3301      	adds	r3, #1
 8003210:	607b      	str	r3, [r7, #4]
    while(*y != 0xFF)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	781b      	ldrb	r3, [r3, #0]
 8003216:	2bff      	cmp	r3, #255	; 0xff
 8003218:	d1ed      	bne.n	80031f6 <xbee_tx+0xe>
    }
} /* End of xbee_tx */
 800321a:	bf00      	nop
 800321c:	bf00      	nop
 800321e:	3710      	adds	r7, #16
 8003220:	46bd      	mov	sp, r7
 8003222:	bd80      	pop	{r7, pc}
 8003224:	200003cc 	.word	0x200003cc

08003228 <Pow10LU>:

uint8_t Pow10LU(uint8_t power){
 8003228:	b480      	push	{r7}
 800322a:	b085      	sub	sp, #20
 800322c:	af00      	add	r7, sp, #0
 800322e:	4603      	mov	r3, r0
 8003230:	71fb      	strb	r3, [r7, #7]
    uint8_t rtnval;               //Created to fix a compiler warning
    if(power > 2){
 8003232:	79fb      	ldrb	r3, [r7, #7]
 8003234:	2b02      	cmp	r3, #2
 8003236:	d905      	bls.n	8003244 <Pow10LU+0x1c>
        uart.errorflag = true;
 8003238:	4b0c      	ldr	r3, [pc, #48]	; (800326c <Pow10LU+0x44>)
 800323a:	2201      	movs	r2, #1
 800323c:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
    }
    else {
        const uint8_t Lookup[3] = {1,10,100};
        return (Lookup[power]);
    }
    return(1);      //Return 1 to prevent compiler warning
 8003240:	2301      	movs	r3, #1
 8003242:	e00e      	b.n	8003262 <Pow10LU+0x3a>
        const uint8_t Lookup[3] = {1,10,100};
 8003244:	4a0a      	ldr	r2, [pc, #40]	; (8003270 <Pow10LU+0x48>)
 8003246:	f107 030c 	add.w	r3, r7, #12
 800324a:	6812      	ldr	r2, [r2, #0]
 800324c:	4611      	mov	r1, r2
 800324e:	8019      	strh	r1, [r3, #0]
 8003250:	3302      	adds	r3, #2
 8003252:	0c12      	lsrs	r2, r2, #16
 8003254:	701a      	strb	r2, [r3, #0]
        return (Lookup[power]);
 8003256:	79fb      	ldrb	r3, [r7, #7]
 8003258:	f107 0210 	add.w	r2, r7, #16
 800325c:	4413      	add	r3, r2
 800325e:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 8003262:	4618      	mov	r0, r3
 8003264:	3714      	adds	r7, #20
 8003266:	46bd      	mov	sp, r7
 8003268:	bc80      	pop	{r7}
 800326a:	4770      	bx	lr
 800326c:	20000220 	.word	0x20000220
 8003270:	0800bd7c 	.word	0x0800bd7c

08003274 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003274:	480c      	ldr	r0, [pc, #48]	; (80032a8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003276:	490d      	ldr	r1, [pc, #52]	; (80032ac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003278:	4a0d      	ldr	r2, [pc, #52]	; (80032b0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800327a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800327c:	e002      	b.n	8003284 <LoopCopyDataInit>

0800327e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800327e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003280:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003282:	3304      	adds	r3, #4

08003284 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003284:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003286:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003288:	d3f9      	bcc.n	800327e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800328a:	4a0a      	ldr	r2, [pc, #40]	; (80032b4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800328c:	4c0a      	ldr	r4, [pc, #40]	; (80032b8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800328e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003290:	e001      	b.n	8003296 <LoopFillZerobss>

08003292 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003292:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003294:	3204      	adds	r2, #4

08003296 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003296:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003298:	d3fb      	bcc.n	8003292 <FillZerobss>
/* Call the clock system intitialization function.*/
    bl  SystemInit
 800329a:	f7ff fc5d 	bl	8002b58 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800329e:	f003 fb3d 	bl	800691c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80032a2:	f7fe fba9 	bl	80019f8 <main>
  bx lr
 80032a6:	4770      	bx	lr
  ldr r0, =_sdata
 80032a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80032ac:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80032b0:	0800c29c 	.word	0x0800c29c
  ldr r2, =_sbss
 80032b4:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80032b8:	20000428 	.word	0x20000428

080032bc <ADC1_2_IRQHandler>:
 * @retval None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80032bc:	e7fe      	b.n	80032bc <ADC1_2_IRQHandler>
	...

080032c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80032c4:	4b08      	ldr	r3, [pc, #32]	; (80032e8 <HAL_Init+0x28>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a07      	ldr	r2, [pc, #28]	; (80032e8 <HAL_Init+0x28>)
 80032ca:	f043 0310 	orr.w	r3, r3, #16
 80032ce:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80032d0:	2003      	movs	r0, #3
 80032d2:	f000 fb59 	bl	8003988 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80032d6:	200f      	movs	r0, #15
 80032d8:	f000 f808 	bl	80032ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80032dc:	f7ff f948 	bl	8002570 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80032e0:	2300      	movs	r3, #0
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	bd80      	pop	{r7, pc}
 80032e6:	bf00      	nop
 80032e8:	40022000 	.word	0x40022000

080032ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b082      	sub	sp, #8
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80032f4:	4b12      	ldr	r3, [pc, #72]	; (8003340 <HAL_InitTick+0x54>)
 80032f6:	681a      	ldr	r2, [r3, #0]
 80032f8:	4b12      	ldr	r3, [pc, #72]	; (8003344 <HAL_InitTick+0x58>)
 80032fa:	781b      	ldrb	r3, [r3, #0]
 80032fc:	4619      	mov	r1, r3
 80032fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003302:	fbb3 f3f1 	udiv	r3, r3, r1
 8003306:	fbb2 f3f3 	udiv	r3, r2, r3
 800330a:	4618      	mov	r0, r3
 800330c:	f000 fb71 	bl	80039f2 <HAL_SYSTICK_Config>
 8003310:	4603      	mov	r3, r0
 8003312:	2b00      	cmp	r3, #0
 8003314:	d001      	beq.n	800331a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	e00e      	b.n	8003338 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2b0f      	cmp	r3, #15
 800331e:	d80a      	bhi.n	8003336 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003320:	2200      	movs	r2, #0
 8003322:	6879      	ldr	r1, [r7, #4]
 8003324:	f04f 30ff 	mov.w	r0, #4294967295
 8003328:	f000 fb39 	bl	800399e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800332c:	4a06      	ldr	r2, [pc, #24]	; (8003348 <HAL_InitTick+0x5c>)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003332:	2300      	movs	r3, #0
 8003334:	e000      	b.n	8003338 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003336:	2301      	movs	r3, #1
}
 8003338:	4618      	mov	r0, r3
 800333a:	3708      	adds	r7, #8
 800333c:	46bd      	mov	sp, r7
 800333e:	bd80      	pop	{r7, pc}
 8003340:	20000000 	.word	0x20000000
 8003344:	20000008 	.word	0x20000008
 8003348:	20000004 	.word	0x20000004

0800334c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800334c:	b480      	push	{r7}
 800334e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003350:	4b05      	ldr	r3, [pc, #20]	; (8003368 <HAL_IncTick+0x1c>)
 8003352:	781b      	ldrb	r3, [r3, #0]
 8003354:	461a      	mov	r2, r3
 8003356:	4b05      	ldr	r3, [pc, #20]	; (800336c <HAL_IncTick+0x20>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4413      	add	r3, r2
 800335c:	4a03      	ldr	r2, [pc, #12]	; (800336c <HAL_IncTick+0x20>)
 800335e:	6013      	str	r3, [r2, #0]
}
 8003360:	bf00      	nop
 8003362:	46bd      	mov	sp, r7
 8003364:	bc80      	pop	{r7}
 8003366:	4770      	bx	lr
 8003368:	20000008 	.word	0x20000008
 800336c:	20000414 	.word	0x20000414

08003370 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003370:	b480      	push	{r7}
 8003372:	af00      	add	r7, sp, #0
  return uwTick;
 8003374:	4b02      	ldr	r3, [pc, #8]	; (8003380 <HAL_GetTick+0x10>)
 8003376:	681b      	ldr	r3, [r3, #0]
}
 8003378:	4618      	mov	r0, r3
 800337a:	46bd      	mov	sp, r7
 800337c:	bc80      	pop	{r7}
 800337e:	4770      	bx	lr
 8003380:	20000414 	.word	0x20000414

08003384 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b084      	sub	sp, #16
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800338c:	f7ff fff0 	bl	8003370 <HAL_GetTick>
 8003390:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800339c:	d005      	beq.n	80033aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800339e:	4b0a      	ldr	r3, [pc, #40]	; (80033c8 <HAL_Delay+0x44>)
 80033a0:	781b      	ldrb	r3, [r3, #0]
 80033a2:	461a      	mov	r2, r3
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	4413      	add	r3, r2
 80033a8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80033aa:	bf00      	nop
 80033ac:	f7ff ffe0 	bl	8003370 <HAL_GetTick>
 80033b0:	4602      	mov	r2, r0
 80033b2:	68bb      	ldr	r3, [r7, #8]
 80033b4:	1ad3      	subs	r3, r2, r3
 80033b6:	68fa      	ldr	r2, [r7, #12]
 80033b8:	429a      	cmp	r2, r3
 80033ba:	d8f7      	bhi.n	80033ac <HAL_Delay+0x28>
  {
  }
}
 80033bc:	bf00      	nop
 80033be:	bf00      	nop
 80033c0:	3710      	adds	r7, #16
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}
 80033c6:	bf00      	nop
 80033c8:	20000008 	.word	0x20000008

080033cc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b086      	sub	sp, #24
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033d4:	2300      	movs	r3, #0
 80033d6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80033d8:	2300      	movs	r3, #0
 80033da:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80033dc:	2300      	movs	r3, #0
 80033de:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80033e0:	2300      	movs	r3, #0
 80033e2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d101      	bne.n	80033ee <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	e0be      	b.n	800356c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	689b      	ldr	r3, [r3, #8]
 80033f2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d109      	bne.n	8003410 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2200      	movs	r2, #0
 8003400:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2200      	movs	r2, #0
 8003406:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800340a:	6878      	ldr	r0, [r7, #4]
 800340c:	f7ff f8e2 	bl	80025d4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003410:	6878      	ldr	r0, [r7, #4]
 8003412:	f000 f9ab 	bl	800376c <ADC_ConversionStop_Disable>
 8003416:	4603      	mov	r3, r0
 8003418:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800341e:	f003 0310 	and.w	r3, r3, #16
 8003422:	2b00      	cmp	r3, #0
 8003424:	f040 8099 	bne.w	800355a <HAL_ADC_Init+0x18e>
 8003428:	7dfb      	ldrb	r3, [r7, #23]
 800342a:	2b00      	cmp	r3, #0
 800342c:	f040 8095 	bne.w	800355a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003434:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003438:	f023 0302 	bic.w	r3, r3, #2
 800343c:	f043 0202 	orr.w	r2, r3, #2
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800344c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	7b1b      	ldrb	r3, [r3, #12]
 8003452:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003454:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003456:	68ba      	ldr	r2, [r7, #8]
 8003458:	4313      	orrs	r3, r2
 800345a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	689b      	ldr	r3, [r3, #8]
 8003460:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003464:	d003      	beq.n	800346e <HAL_ADC_Init+0xa2>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	2b01      	cmp	r3, #1
 800346c:	d102      	bne.n	8003474 <HAL_ADC_Init+0xa8>
 800346e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003472:	e000      	b.n	8003476 <HAL_ADC_Init+0xaa>
 8003474:	2300      	movs	r3, #0
 8003476:	693a      	ldr	r2, [r7, #16]
 8003478:	4313      	orrs	r3, r2
 800347a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	7d1b      	ldrb	r3, [r3, #20]
 8003480:	2b01      	cmp	r3, #1
 8003482:	d119      	bne.n	80034b8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	7b1b      	ldrb	r3, [r3, #12]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d109      	bne.n	80034a0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	699b      	ldr	r3, [r3, #24]
 8003490:	3b01      	subs	r3, #1
 8003492:	035a      	lsls	r2, r3, #13
 8003494:	693b      	ldr	r3, [r7, #16]
 8003496:	4313      	orrs	r3, r2
 8003498:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800349c:	613b      	str	r3, [r7, #16]
 800349e:	e00b      	b.n	80034b8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034a4:	f043 0220 	orr.w	r2, r3, #32
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034b0:	f043 0201 	orr.w	r2, r3, #1
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	693a      	ldr	r2, [r7, #16]
 80034c8:	430a      	orrs	r2, r1
 80034ca:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	689a      	ldr	r2, [r3, #8]
 80034d2:	4b28      	ldr	r3, [pc, #160]	; (8003574 <HAL_ADC_Init+0x1a8>)
 80034d4:	4013      	ands	r3, r2
 80034d6:	687a      	ldr	r2, [r7, #4]
 80034d8:	6812      	ldr	r2, [r2, #0]
 80034da:	68b9      	ldr	r1, [r7, #8]
 80034dc:	430b      	orrs	r3, r1
 80034de:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	689b      	ldr	r3, [r3, #8]
 80034e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80034e8:	d003      	beq.n	80034f2 <HAL_ADC_Init+0x126>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	2b01      	cmp	r3, #1
 80034f0:	d104      	bne.n	80034fc <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	691b      	ldr	r3, [r3, #16]
 80034f6:	3b01      	subs	r3, #1
 80034f8:	051b      	lsls	r3, r3, #20
 80034fa:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003502:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	68fa      	ldr	r2, [r7, #12]
 800350c:	430a      	orrs	r2, r1
 800350e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	689a      	ldr	r2, [r3, #8]
 8003516:	4b18      	ldr	r3, [pc, #96]	; (8003578 <HAL_ADC_Init+0x1ac>)
 8003518:	4013      	ands	r3, r2
 800351a:	68ba      	ldr	r2, [r7, #8]
 800351c:	429a      	cmp	r2, r3
 800351e:	d10b      	bne.n	8003538 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2200      	movs	r2, #0
 8003524:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800352a:	f023 0303 	bic.w	r3, r3, #3
 800352e:	f043 0201 	orr.w	r2, r3, #1
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003536:	e018      	b.n	800356a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800353c:	f023 0312 	bic.w	r3, r3, #18
 8003540:	f043 0210 	orr.w	r2, r3, #16
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800354c:	f043 0201 	orr.w	r2, r3, #1
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003554:	2301      	movs	r3, #1
 8003556:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003558:	e007      	b.n	800356a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800355e:	f043 0210 	orr.w	r2, r3, #16
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800356a:	7dfb      	ldrb	r3, [r7, #23]
}
 800356c:	4618      	mov	r0, r3
 800356e:	3718      	adds	r7, #24
 8003570:	46bd      	mov	sp, r7
 8003572:	bd80      	pop	{r7, pc}
 8003574:	ffe1f7fd 	.word	0xffe1f7fd
 8003578:	ff1f0efe 	.word	0xff1f0efe

0800357c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800357c:	b480      	push	{r7}
 800357e:	b085      	sub	sp, #20
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
 8003584:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003586:	2300      	movs	r3, #0
 8003588:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800358a:	2300      	movs	r3, #0
 800358c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003594:	2b01      	cmp	r3, #1
 8003596:	d101      	bne.n	800359c <HAL_ADC_ConfigChannel+0x20>
 8003598:	2302      	movs	r3, #2
 800359a:	e0dc      	b.n	8003756 <HAL_ADC_ConfigChannel+0x1da>
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2201      	movs	r2, #1
 80035a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	2b06      	cmp	r3, #6
 80035aa:	d81c      	bhi.n	80035e6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	685a      	ldr	r2, [r3, #4]
 80035b6:	4613      	mov	r3, r2
 80035b8:	009b      	lsls	r3, r3, #2
 80035ba:	4413      	add	r3, r2
 80035bc:	3b05      	subs	r3, #5
 80035be:	221f      	movs	r2, #31
 80035c0:	fa02 f303 	lsl.w	r3, r2, r3
 80035c4:	43db      	mvns	r3, r3
 80035c6:	4019      	ands	r1, r3
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	6818      	ldr	r0, [r3, #0]
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	685a      	ldr	r2, [r3, #4]
 80035d0:	4613      	mov	r3, r2
 80035d2:	009b      	lsls	r3, r3, #2
 80035d4:	4413      	add	r3, r2
 80035d6:	3b05      	subs	r3, #5
 80035d8:	fa00 f203 	lsl.w	r2, r0, r3
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	430a      	orrs	r2, r1
 80035e2:	635a      	str	r2, [r3, #52]	; 0x34
 80035e4:	e03c      	b.n	8003660 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	2b0c      	cmp	r3, #12
 80035ec:	d81c      	bhi.n	8003628 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	685a      	ldr	r2, [r3, #4]
 80035f8:	4613      	mov	r3, r2
 80035fa:	009b      	lsls	r3, r3, #2
 80035fc:	4413      	add	r3, r2
 80035fe:	3b23      	subs	r3, #35	; 0x23
 8003600:	221f      	movs	r2, #31
 8003602:	fa02 f303 	lsl.w	r3, r2, r3
 8003606:	43db      	mvns	r3, r3
 8003608:	4019      	ands	r1, r3
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	6818      	ldr	r0, [r3, #0]
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	685a      	ldr	r2, [r3, #4]
 8003612:	4613      	mov	r3, r2
 8003614:	009b      	lsls	r3, r3, #2
 8003616:	4413      	add	r3, r2
 8003618:	3b23      	subs	r3, #35	; 0x23
 800361a:	fa00 f203 	lsl.w	r2, r0, r3
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	430a      	orrs	r2, r1
 8003624:	631a      	str	r2, [r3, #48]	; 0x30
 8003626:	e01b      	b.n	8003660 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	685a      	ldr	r2, [r3, #4]
 8003632:	4613      	mov	r3, r2
 8003634:	009b      	lsls	r3, r3, #2
 8003636:	4413      	add	r3, r2
 8003638:	3b41      	subs	r3, #65	; 0x41
 800363a:	221f      	movs	r2, #31
 800363c:	fa02 f303 	lsl.w	r3, r2, r3
 8003640:	43db      	mvns	r3, r3
 8003642:	4019      	ands	r1, r3
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	6818      	ldr	r0, [r3, #0]
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	685a      	ldr	r2, [r3, #4]
 800364c:	4613      	mov	r3, r2
 800364e:	009b      	lsls	r3, r3, #2
 8003650:	4413      	add	r3, r2
 8003652:	3b41      	subs	r3, #65	; 0x41
 8003654:	fa00 f203 	lsl.w	r2, r0, r3
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	430a      	orrs	r2, r1
 800365e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	2b09      	cmp	r3, #9
 8003666:	d91c      	bls.n	80036a2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	68d9      	ldr	r1, [r3, #12]
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	681a      	ldr	r2, [r3, #0]
 8003672:	4613      	mov	r3, r2
 8003674:	005b      	lsls	r3, r3, #1
 8003676:	4413      	add	r3, r2
 8003678:	3b1e      	subs	r3, #30
 800367a:	2207      	movs	r2, #7
 800367c:	fa02 f303 	lsl.w	r3, r2, r3
 8003680:	43db      	mvns	r3, r3
 8003682:	4019      	ands	r1, r3
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	6898      	ldr	r0, [r3, #8]
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	681a      	ldr	r2, [r3, #0]
 800368c:	4613      	mov	r3, r2
 800368e:	005b      	lsls	r3, r3, #1
 8003690:	4413      	add	r3, r2
 8003692:	3b1e      	subs	r3, #30
 8003694:	fa00 f203 	lsl.w	r2, r0, r3
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	430a      	orrs	r2, r1
 800369e:	60da      	str	r2, [r3, #12]
 80036a0:	e019      	b.n	80036d6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	6919      	ldr	r1, [r3, #16]
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	681a      	ldr	r2, [r3, #0]
 80036ac:	4613      	mov	r3, r2
 80036ae:	005b      	lsls	r3, r3, #1
 80036b0:	4413      	add	r3, r2
 80036b2:	2207      	movs	r2, #7
 80036b4:	fa02 f303 	lsl.w	r3, r2, r3
 80036b8:	43db      	mvns	r3, r3
 80036ba:	4019      	ands	r1, r3
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	6898      	ldr	r0, [r3, #8]
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	681a      	ldr	r2, [r3, #0]
 80036c4:	4613      	mov	r3, r2
 80036c6:	005b      	lsls	r3, r3, #1
 80036c8:	4413      	add	r3, r2
 80036ca:	fa00 f203 	lsl.w	r2, r0, r3
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	430a      	orrs	r2, r1
 80036d4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	2b10      	cmp	r3, #16
 80036dc:	d003      	beq.n	80036e6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80036e2:	2b11      	cmp	r3, #17
 80036e4:	d132      	bne.n	800374c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4a1d      	ldr	r2, [pc, #116]	; (8003760 <HAL_ADC_ConfigChannel+0x1e4>)
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d125      	bne.n	800373c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d126      	bne.n	800374c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	689a      	ldr	r2, [r3, #8]
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800370c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	2b10      	cmp	r3, #16
 8003714:	d11a      	bne.n	800374c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003716:	4b13      	ldr	r3, [pc, #76]	; (8003764 <HAL_ADC_ConfigChannel+0x1e8>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a13      	ldr	r2, [pc, #76]	; (8003768 <HAL_ADC_ConfigChannel+0x1ec>)
 800371c:	fba2 2303 	umull	r2, r3, r2, r3
 8003720:	0c9a      	lsrs	r2, r3, #18
 8003722:	4613      	mov	r3, r2
 8003724:	009b      	lsls	r3, r3, #2
 8003726:	4413      	add	r3, r2
 8003728:	005b      	lsls	r3, r3, #1
 800372a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800372c:	e002      	b.n	8003734 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800372e:	68bb      	ldr	r3, [r7, #8]
 8003730:	3b01      	subs	r3, #1
 8003732:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d1f9      	bne.n	800372e <HAL_ADC_ConfigChannel+0x1b2>
 800373a:	e007      	b.n	800374c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003740:	f043 0220 	orr.w	r2, r3, #32
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003748:	2301      	movs	r3, #1
 800374a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2200      	movs	r2, #0
 8003750:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003754:	7bfb      	ldrb	r3, [r7, #15]
}
 8003756:	4618      	mov	r0, r3
 8003758:	3714      	adds	r7, #20
 800375a:	46bd      	mov	sp, r7
 800375c:	bc80      	pop	{r7}
 800375e:	4770      	bx	lr
 8003760:	40012400 	.word	0x40012400
 8003764:	20000000 	.word	0x20000000
 8003768:	431bde83 	.word	0x431bde83

0800376c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b084      	sub	sp, #16
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003774:	2300      	movs	r3, #0
 8003776:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	689b      	ldr	r3, [r3, #8]
 800377e:	f003 0301 	and.w	r3, r3, #1
 8003782:	2b01      	cmp	r3, #1
 8003784:	d12e      	bne.n	80037e4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	689a      	ldr	r2, [r3, #8]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f022 0201 	bic.w	r2, r2, #1
 8003794:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003796:	f7ff fdeb 	bl	8003370 <HAL_GetTick>
 800379a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800379c:	e01b      	b.n	80037d6 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800379e:	f7ff fde7 	bl	8003370 <HAL_GetTick>
 80037a2:	4602      	mov	r2, r0
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	1ad3      	subs	r3, r2, r3
 80037a8:	2b02      	cmp	r3, #2
 80037aa:	d914      	bls.n	80037d6 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	f003 0301 	and.w	r3, r3, #1
 80037b6:	2b01      	cmp	r3, #1
 80037b8:	d10d      	bne.n	80037d6 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037be:	f043 0210 	orr.w	r2, r3, #16
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037ca:	f043 0201 	orr.w	r2, r3, #1
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e007      	b.n	80037e6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	689b      	ldr	r3, [r3, #8]
 80037dc:	f003 0301 	and.w	r3, r3, #1
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	d0dc      	beq.n	800379e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80037e4:	2300      	movs	r3, #0
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	3710      	adds	r7, #16
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}
	...

080037f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b085      	sub	sp, #20
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	f003 0307 	and.w	r3, r3, #7
 80037fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003800:	4b0c      	ldr	r3, [pc, #48]	; (8003834 <__NVIC_SetPriorityGrouping+0x44>)
 8003802:	68db      	ldr	r3, [r3, #12]
 8003804:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003806:	68ba      	ldr	r2, [r7, #8]
 8003808:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800380c:	4013      	ands	r3, r2
 800380e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003818:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800381c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003820:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003822:	4a04      	ldr	r2, [pc, #16]	; (8003834 <__NVIC_SetPriorityGrouping+0x44>)
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	60d3      	str	r3, [r2, #12]
}
 8003828:	bf00      	nop
 800382a:	3714      	adds	r7, #20
 800382c:	46bd      	mov	sp, r7
 800382e:	bc80      	pop	{r7}
 8003830:	4770      	bx	lr
 8003832:	bf00      	nop
 8003834:	e000ed00 	.word	0xe000ed00

08003838 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003838:	b480      	push	{r7}
 800383a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800383c:	4b04      	ldr	r3, [pc, #16]	; (8003850 <__NVIC_GetPriorityGrouping+0x18>)
 800383e:	68db      	ldr	r3, [r3, #12]
 8003840:	0a1b      	lsrs	r3, r3, #8
 8003842:	f003 0307 	and.w	r3, r3, #7
}
 8003846:	4618      	mov	r0, r3
 8003848:	46bd      	mov	sp, r7
 800384a:	bc80      	pop	{r7}
 800384c:	4770      	bx	lr
 800384e:	bf00      	nop
 8003850:	e000ed00 	.word	0xe000ed00

08003854 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003854:	b480      	push	{r7}
 8003856:	b083      	sub	sp, #12
 8003858:	af00      	add	r7, sp, #0
 800385a:	4603      	mov	r3, r0
 800385c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800385e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003862:	2b00      	cmp	r3, #0
 8003864:	db0b      	blt.n	800387e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003866:	79fb      	ldrb	r3, [r7, #7]
 8003868:	f003 021f 	and.w	r2, r3, #31
 800386c:	4906      	ldr	r1, [pc, #24]	; (8003888 <__NVIC_EnableIRQ+0x34>)
 800386e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003872:	095b      	lsrs	r3, r3, #5
 8003874:	2001      	movs	r0, #1
 8003876:	fa00 f202 	lsl.w	r2, r0, r2
 800387a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800387e:	bf00      	nop
 8003880:	370c      	adds	r7, #12
 8003882:	46bd      	mov	sp, r7
 8003884:	bc80      	pop	{r7}
 8003886:	4770      	bx	lr
 8003888:	e000e100 	.word	0xe000e100

0800388c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800388c:	b480      	push	{r7}
 800388e:	b083      	sub	sp, #12
 8003890:	af00      	add	r7, sp, #0
 8003892:	4603      	mov	r3, r0
 8003894:	6039      	str	r1, [r7, #0]
 8003896:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003898:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800389c:	2b00      	cmp	r3, #0
 800389e:	db0a      	blt.n	80038b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	b2da      	uxtb	r2, r3
 80038a4:	490c      	ldr	r1, [pc, #48]	; (80038d8 <__NVIC_SetPriority+0x4c>)
 80038a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038aa:	0112      	lsls	r2, r2, #4
 80038ac:	b2d2      	uxtb	r2, r2
 80038ae:	440b      	add	r3, r1
 80038b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80038b4:	e00a      	b.n	80038cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	b2da      	uxtb	r2, r3
 80038ba:	4908      	ldr	r1, [pc, #32]	; (80038dc <__NVIC_SetPriority+0x50>)
 80038bc:	79fb      	ldrb	r3, [r7, #7]
 80038be:	f003 030f 	and.w	r3, r3, #15
 80038c2:	3b04      	subs	r3, #4
 80038c4:	0112      	lsls	r2, r2, #4
 80038c6:	b2d2      	uxtb	r2, r2
 80038c8:	440b      	add	r3, r1
 80038ca:	761a      	strb	r2, [r3, #24]
}
 80038cc:	bf00      	nop
 80038ce:	370c      	adds	r7, #12
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bc80      	pop	{r7}
 80038d4:	4770      	bx	lr
 80038d6:	bf00      	nop
 80038d8:	e000e100 	.word	0xe000e100
 80038dc:	e000ed00 	.word	0xe000ed00

080038e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038e0:	b480      	push	{r7}
 80038e2:	b089      	sub	sp, #36	; 0x24
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	60f8      	str	r0, [r7, #12]
 80038e8:	60b9      	str	r1, [r7, #8]
 80038ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	f003 0307 	and.w	r3, r3, #7
 80038f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80038f4:	69fb      	ldr	r3, [r7, #28]
 80038f6:	f1c3 0307 	rsb	r3, r3, #7
 80038fa:	2b04      	cmp	r3, #4
 80038fc:	bf28      	it	cs
 80038fe:	2304      	movcs	r3, #4
 8003900:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003902:	69fb      	ldr	r3, [r7, #28]
 8003904:	3304      	adds	r3, #4
 8003906:	2b06      	cmp	r3, #6
 8003908:	d902      	bls.n	8003910 <NVIC_EncodePriority+0x30>
 800390a:	69fb      	ldr	r3, [r7, #28]
 800390c:	3b03      	subs	r3, #3
 800390e:	e000      	b.n	8003912 <NVIC_EncodePriority+0x32>
 8003910:	2300      	movs	r3, #0
 8003912:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003914:	f04f 32ff 	mov.w	r2, #4294967295
 8003918:	69bb      	ldr	r3, [r7, #24]
 800391a:	fa02 f303 	lsl.w	r3, r2, r3
 800391e:	43da      	mvns	r2, r3
 8003920:	68bb      	ldr	r3, [r7, #8]
 8003922:	401a      	ands	r2, r3
 8003924:	697b      	ldr	r3, [r7, #20]
 8003926:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003928:	f04f 31ff 	mov.w	r1, #4294967295
 800392c:	697b      	ldr	r3, [r7, #20]
 800392e:	fa01 f303 	lsl.w	r3, r1, r3
 8003932:	43d9      	mvns	r1, r3
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003938:	4313      	orrs	r3, r2
         );
}
 800393a:	4618      	mov	r0, r3
 800393c:	3724      	adds	r7, #36	; 0x24
 800393e:	46bd      	mov	sp, r7
 8003940:	bc80      	pop	{r7}
 8003942:	4770      	bx	lr

08003944 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b082      	sub	sp, #8
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	3b01      	subs	r3, #1
 8003950:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003954:	d301      	bcc.n	800395a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003956:	2301      	movs	r3, #1
 8003958:	e00f      	b.n	800397a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800395a:	4a0a      	ldr	r2, [pc, #40]	; (8003984 <SysTick_Config+0x40>)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	3b01      	subs	r3, #1
 8003960:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003962:	210f      	movs	r1, #15
 8003964:	f04f 30ff 	mov.w	r0, #4294967295
 8003968:	f7ff ff90 	bl	800388c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800396c:	4b05      	ldr	r3, [pc, #20]	; (8003984 <SysTick_Config+0x40>)
 800396e:	2200      	movs	r2, #0
 8003970:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003972:	4b04      	ldr	r3, [pc, #16]	; (8003984 <SysTick_Config+0x40>)
 8003974:	2207      	movs	r2, #7
 8003976:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003978:	2300      	movs	r3, #0
}
 800397a:	4618      	mov	r0, r3
 800397c:	3708      	adds	r7, #8
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}
 8003982:	bf00      	nop
 8003984:	e000e010 	.word	0xe000e010

08003988 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b082      	sub	sp, #8
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003990:	6878      	ldr	r0, [r7, #4]
 8003992:	f7ff ff2d 	bl	80037f0 <__NVIC_SetPriorityGrouping>
}
 8003996:	bf00      	nop
 8003998:	3708      	adds	r7, #8
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}

0800399e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800399e:	b580      	push	{r7, lr}
 80039a0:	b086      	sub	sp, #24
 80039a2:	af00      	add	r7, sp, #0
 80039a4:	4603      	mov	r3, r0
 80039a6:	60b9      	str	r1, [r7, #8]
 80039a8:	607a      	str	r2, [r7, #4]
 80039aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80039ac:	2300      	movs	r3, #0
 80039ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80039b0:	f7ff ff42 	bl	8003838 <__NVIC_GetPriorityGrouping>
 80039b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039b6:	687a      	ldr	r2, [r7, #4]
 80039b8:	68b9      	ldr	r1, [r7, #8]
 80039ba:	6978      	ldr	r0, [r7, #20]
 80039bc:	f7ff ff90 	bl	80038e0 <NVIC_EncodePriority>
 80039c0:	4602      	mov	r2, r0
 80039c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039c6:	4611      	mov	r1, r2
 80039c8:	4618      	mov	r0, r3
 80039ca:	f7ff ff5f 	bl	800388c <__NVIC_SetPriority>
}
 80039ce:	bf00      	nop
 80039d0:	3718      	adds	r7, #24
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}

080039d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039d6:	b580      	push	{r7, lr}
 80039d8:	b082      	sub	sp, #8
 80039da:	af00      	add	r7, sp, #0
 80039dc:	4603      	mov	r3, r0
 80039de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80039e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039e4:	4618      	mov	r0, r3
 80039e6:	f7ff ff35 	bl	8003854 <__NVIC_EnableIRQ>
}
 80039ea:	bf00      	nop
 80039ec:	3708      	adds	r7, #8
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}

080039f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80039f2:	b580      	push	{r7, lr}
 80039f4:	b082      	sub	sp, #8
 80039f6:	af00      	add	r7, sp, #0
 80039f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	f7ff ffa2 	bl	8003944 <SysTick_Config>
 8003a00:	4603      	mov	r3, r0
}
 8003a02:	4618      	mov	r0, r3
 8003a04:	3708      	adds	r7, #8
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}

08003a0a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003a0a:	b580      	push	{r7, lr}
 8003a0c:	b082      	sub	sp, #8
 8003a0e:	af00      	add	r7, sp, #0
 8003a10:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d101      	bne.n	8003a1c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	e014      	b.n	8003a46 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	791b      	ldrb	r3, [r3, #4]
 8003a20:	b2db      	uxtb	r3, r3
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d105      	bne.n	8003a32 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003a2c:	6878      	ldr	r0, [r7, #4]
 8003a2e:	f7fe fe0d 	bl	800264c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2202      	movs	r2, #2
 8003a36:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2201      	movs	r2, #1
 8003a42:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003a44:	2300      	movs	r3, #0
}
 8003a46:	4618      	mov	r0, r3
 8003a48:	3708      	adds	r7, #8
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}

08003a4e <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003a4e:	b480      	push	{r7}
 8003a50:	b083      	sub	sp, #12
 8003a52:	af00      	add	r7, sp, #0
 8003a54:	6078      	str	r0, [r7, #4]
 8003a56:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	795b      	ldrb	r3, [r3, #5]
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	d101      	bne.n	8003a64 <HAL_DAC_Start+0x16>
 8003a60:	2302      	movs	r3, #2
 8003a62:	e040      	b.n	8003ae6 <HAL_DAC_Start+0x98>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2201      	movs	r2, #1
 8003a68:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2202      	movs	r2, #2
 8003a6e:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	6819      	ldr	r1, [r3, #0]
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	f003 0310 	and.w	r3, r3, #16
 8003a7c:	2201      	movs	r2, #1
 8003a7e:	409a      	lsls	r2, r3
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	430a      	orrs	r2, r1
 8003a86:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d10f      	bne.n	8003aae <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8003a98:	2b3c      	cmp	r3, #60	; 0x3c
 8003a9a:	d11d      	bne.n	8003ad8 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	685a      	ldr	r2, [r3, #4]
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f042 0201 	orr.w	r2, r2, #1
 8003aaa:	605a      	str	r2, [r3, #4]
 8003aac:	e014      	b.n	8003ad8 <HAL_DAC_Start+0x8a>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	f003 0310 	and.w	r3, r3, #16
 8003abe:	213c      	movs	r1, #60	; 0x3c
 8003ac0:	fa01 f303 	lsl.w	r3, r1, r3
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	d107      	bne.n	8003ad8 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	685a      	ldr	r2, [r3, #4]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f042 0202 	orr.w	r2, r2, #2
 8003ad6:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2201      	movs	r2, #1
 8003adc:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003ae4:	2300      	movs	r3, #0
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	370c      	adds	r7, #12
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bc80      	pop	{r7}
 8003aee:	4770      	bx	lr

08003af0 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8003af0:	b480      	push	{r7}
 8003af2:	b087      	sub	sp, #28
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	60f8      	str	r0, [r7, #12]
 8003af8:	60b9      	str	r1, [r7, #8]
 8003afa:	607a      	str	r2, [r7, #4]
 8003afc:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8003afe:	2300      	movs	r3, #0
 8003b00:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d105      	bne.n	8003b1a <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8003b0e:	697a      	ldr	r2, [r7, #20]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	4413      	add	r3, r2
 8003b14:	3308      	adds	r3, #8
 8003b16:	617b      	str	r3, [r7, #20]
 8003b18:	e004      	b.n	8003b24 <HAL_DAC_SetValue+0x34>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8003b1a:	697a      	ldr	r2, [r7, #20]
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	4413      	add	r3, r2
 8003b20:	3314      	adds	r3, #20
 8003b22:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8003b24:	697b      	ldr	r3, [r7, #20]
 8003b26:	461a      	mov	r2, r3
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8003b2c:	2300      	movs	r3, #0
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	371c      	adds	r7, #28
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bc80      	pop	{r7}
 8003b36:	4770      	bx	lr

08003b38 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b087      	sub	sp, #28
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	60f8      	str	r0, [r7, #12]
 8003b40:	60b9      	str	r1, [r7, #8]
 8003b42:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	795b      	ldrb	r3, [r3, #5]
 8003b48:	2b01      	cmp	r3, #1
 8003b4a:	d101      	bne.n	8003b50 <HAL_DAC_ConfigChannel+0x18>
 8003b4c:	2302      	movs	r3, #2
 8003b4e:	e03c      	b.n	8003bca <HAL_DAC_ConfigChannel+0x92>
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	2201      	movs	r2, #1
 8003b54:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	2202      	movs	r2, #2
 8003b5a:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	f003 0310 	and.w	r3, r3, #16
 8003b6a:	f640 72fe 	movw	r2, #4094	; 0xffe
 8003b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b72:	43db      	mvns	r3, r3
 8003b74:	697a      	ldr	r2, [r7, #20]
 8003b76:	4013      	ands	r3, r2
 8003b78:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8003b7a:	68bb      	ldr	r3, [r7, #8]
 8003b7c:	681a      	ldr	r2, [r3, #0]
 8003b7e:	68bb      	ldr	r3, [r7, #8]
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	4313      	orrs	r3, r2
 8003b84:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	f003 0310 	and.w	r3, r3, #16
 8003b8c:	693a      	ldr	r2, [r7, #16]
 8003b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b92:	697a      	ldr	r2, [r7, #20]
 8003b94:	4313      	orrs	r3, r2
 8003b96:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	697a      	ldr	r2, [r7, #20]
 8003b9e:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	6819      	ldr	r1, [r3, #0]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	f003 0310 	and.w	r3, r3, #16
 8003bac:	22c0      	movs	r2, #192	; 0xc0
 8003bae:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb2:	43da      	mvns	r2, r3
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	400a      	ands	r2, r1
 8003bba:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003bc8:	2300      	movs	r3, #0
}
 8003bca:	4618      	mov	r0, r3
 8003bcc:	371c      	adds	r7, #28
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	bc80      	pop	{r7}
 8003bd2:	4770      	bx	lr

08003bd4 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b085      	sub	sp, #20
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bdc:	2300      	movs	r3, #0
 8003bde:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003be6:	2b02      	cmp	r3, #2
 8003be8:	d008      	beq.n	8003bfc <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2204      	movs	r2, #4
 8003bee:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	e020      	b.n	8003c3e <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	681a      	ldr	r2, [r3, #0]
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f022 020e 	bic.w	r2, r2, #14
 8003c0a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	681a      	ldr	r2, [r3, #0]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f022 0201 	bic.w	r2, r2, #1
 8003c1a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c24:	2101      	movs	r1, #1
 8003c26:	fa01 f202 	lsl.w	r2, r1, r2
 8003c2a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2201      	movs	r2, #1
 8003c30:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2200      	movs	r2, #0
 8003c38:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003c3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c3e:	4618      	mov	r0, r3
 8003c40:	3714      	adds	r7, #20
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bc80      	pop	{r7}
 8003c46:	4770      	bx	lr

08003c48 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b084      	sub	sp, #16
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c50:	2300      	movs	r3, #0
 8003c52:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003c5a:	2b02      	cmp	r3, #2
 8003c5c:	d005      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2204      	movs	r2, #4
 8003c62:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003c64:	2301      	movs	r3, #1
 8003c66:	73fb      	strb	r3, [r7, #15]
 8003c68:	e0d6      	b.n	8003e18 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	681a      	ldr	r2, [r3, #0]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f022 020e 	bic.w	r2, r2, #14
 8003c78:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f022 0201 	bic.w	r2, r2, #1
 8003c88:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	461a      	mov	r2, r3
 8003c90:	4b64      	ldr	r3, [pc, #400]	; (8003e24 <HAL_DMA_Abort_IT+0x1dc>)
 8003c92:	429a      	cmp	r2, r3
 8003c94:	d958      	bls.n	8003d48 <HAL_DMA_Abort_IT+0x100>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	4a63      	ldr	r2, [pc, #396]	; (8003e28 <HAL_DMA_Abort_IT+0x1e0>)
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d04f      	beq.n	8003d40 <HAL_DMA_Abort_IT+0xf8>
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a61      	ldr	r2, [pc, #388]	; (8003e2c <HAL_DMA_Abort_IT+0x1e4>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d048      	beq.n	8003d3c <HAL_DMA_Abort_IT+0xf4>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a60      	ldr	r2, [pc, #384]	; (8003e30 <HAL_DMA_Abort_IT+0x1e8>)
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d040      	beq.n	8003d36 <HAL_DMA_Abort_IT+0xee>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a5e      	ldr	r2, [pc, #376]	; (8003e34 <HAL_DMA_Abort_IT+0x1ec>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d038      	beq.n	8003d30 <HAL_DMA_Abort_IT+0xe8>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a5d      	ldr	r2, [pc, #372]	; (8003e38 <HAL_DMA_Abort_IT+0x1f0>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d030      	beq.n	8003d2a <HAL_DMA_Abort_IT+0xe2>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a5b      	ldr	r2, [pc, #364]	; (8003e3c <HAL_DMA_Abort_IT+0x1f4>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d028      	beq.n	8003d24 <HAL_DMA_Abort_IT+0xdc>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a53      	ldr	r2, [pc, #332]	; (8003e24 <HAL_DMA_Abort_IT+0x1dc>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d020      	beq.n	8003d1e <HAL_DMA_Abort_IT+0xd6>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a57      	ldr	r2, [pc, #348]	; (8003e40 <HAL_DMA_Abort_IT+0x1f8>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d019      	beq.n	8003d1a <HAL_DMA_Abort_IT+0xd2>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a56      	ldr	r2, [pc, #344]	; (8003e44 <HAL_DMA_Abort_IT+0x1fc>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d012      	beq.n	8003d16 <HAL_DMA_Abort_IT+0xce>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a54      	ldr	r2, [pc, #336]	; (8003e48 <HAL_DMA_Abort_IT+0x200>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d00a      	beq.n	8003d10 <HAL_DMA_Abort_IT+0xc8>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a53      	ldr	r2, [pc, #332]	; (8003e4c <HAL_DMA_Abort_IT+0x204>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d102      	bne.n	8003d0a <HAL_DMA_Abort_IT+0xc2>
 8003d04:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003d08:	e01b      	b.n	8003d42 <HAL_DMA_Abort_IT+0xfa>
 8003d0a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003d0e:	e018      	b.n	8003d42 <HAL_DMA_Abort_IT+0xfa>
 8003d10:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003d14:	e015      	b.n	8003d42 <HAL_DMA_Abort_IT+0xfa>
 8003d16:	2310      	movs	r3, #16
 8003d18:	e013      	b.n	8003d42 <HAL_DMA_Abort_IT+0xfa>
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e011      	b.n	8003d42 <HAL_DMA_Abort_IT+0xfa>
 8003d1e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003d22:	e00e      	b.n	8003d42 <HAL_DMA_Abort_IT+0xfa>
 8003d24:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003d28:	e00b      	b.n	8003d42 <HAL_DMA_Abort_IT+0xfa>
 8003d2a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003d2e:	e008      	b.n	8003d42 <HAL_DMA_Abort_IT+0xfa>
 8003d30:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003d34:	e005      	b.n	8003d42 <HAL_DMA_Abort_IT+0xfa>
 8003d36:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003d3a:	e002      	b.n	8003d42 <HAL_DMA_Abort_IT+0xfa>
 8003d3c:	2310      	movs	r3, #16
 8003d3e:	e000      	b.n	8003d42 <HAL_DMA_Abort_IT+0xfa>
 8003d40:	2301      	movs	r3, #1
 8003d42:	4a43      	ldr	r2, [pc, #268]	; (8003e50 <HAL_DMA_Abort_IT+0x208>)
 8003d44:	6053      	str	r3, [r2, #4]
 8003d46:	e057      	b.n	8003df8 <HAL_DMA_Abort_IT+0x1b0>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a36      	ldr	r2, [pc, #216]	; (8003e28 <HAL_DMA_Abort_IT+0x1e0>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d04f      	beq.n	8003df2 <HAL_DMA_Abort_IT+0x1aa>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4a35      	ldr	r2, [pc, #212]	; (8003e2c <HAL_DMA_Abort_IT+0x1e4>)
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d048      	beq.n	8003dee <HAL_DMA_Abort_IT+0x1a6>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a33      	ldr	r2, [pc, #204]	; (8003e30 <HAL_DMA_Abort_IT+0x1e8>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d040      	beq.n	8003de8 <HAL_DMA_Abort_IT+0x1a0>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4a32      	ldr	r2, [pc, #200]	; (8003e34 <HAL_DMA_Abort_IT+0x1ec>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d038      	beq.n	8003de2 <HAL_DMA_Abort_IT+0x19a>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a30      	ldr	r2, [pc, #192]	; (8003e38 <HAL_DMA_Abort_IT+0x1f0>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d030      	beq.n	8003ddc <HAL_DMA_Abort_IT+0x194>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4a2f      	ldr	r2, [pc, #188]	; (8003e3c <HAL_DMA_Abort_IT+0x1f4>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d028      	beq.n	8003dd6 <HAL_DMA_Abort_IT+0x18e>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4a26      	ldr	r2, [pc, #152]	; (8003e24 <HAL_DMA_Abort_IT+0x1dc>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d020      	beq.n	8003dd0 <HAL_DMA_Abort_IT+0x188>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4a2b      	ldr	r2, [pc, #172]	; (8003e40 <HAL_DMA_Abort_IT+0x1f8>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d019      	beq.n	8003dcc <HAL_DMA_Abort_IT+0x184>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a29      	ldr	r2, [pc, #164]	; (8003e44 <HAL_DMA_Abort_IT+0x1fc>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d012      	beq.n	8003dc8 <HAL_DMA_Abort_IT+0x180>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a28      	ldr	r2, [pc, #160]	; (8003e48 <HAL_DMA_Abort_IT+0x200>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d00a      	beq.n	8003dc2 <HAL_DMA_Abort_IT+0x17a>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4a26      	ldr	r2, [pc, #152]	; (8003e4c <HAL_DMA_Abort_IT+0x204>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d102      	bne.n	8003dbc <HAL_DMA_Abort_IT+0x174>
 8003db6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003dba:	e01b      	b.n	8003df4 <HAL_DMA_Abort_IT+0x1ac>
 8003dbc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003dc0:	e018      	b.n	8003df4 <HAL_DMA_Abort_IT+0x1ac>
 8003dc2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003dc6:	e015      	b.n	8003df4 <HAL_DMA_Abort_IT+0x1ac>
 8003dc8:	2310      	movs	r3, #16
 8003dca:	e013      	b.n	8003df4 <HAL_DMA_Abort_IT+0x1ac>
 8003dcc:	2301      	movs	r3, #1
 8003dce:	e011      	b.n	8003df4 <HAL_DMA_Abort_IT+0x1ac>
 8003dd0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003dd4:	e00e      	b.n	8003df4 <HAL_DMA_Abort_IT+0x1ac>
 8003dd6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003dda:	e00b      	b.n	8003df4 <HAL_DMA_Abort_IT+0x1ac>
 8003ddc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003de0:	e008      	b.n	8003df4 <HAL_DMA_Abort_IT+0x1ac>
 8003de2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003de6:	e005      	b.n	8003df4 <HAL_DMA_Abort_IT+0x1ac>
 8003de8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003dec:	e002      	b.n	8003df4 <HAL_DMA_Abort_IT+0x1ac>
 8003dee:	2310      	movs	r3, #16
 8003df0:	e000      	b.n	8003df4 <HAL_DMA_Abort_IT+0x1ac>
 8003df2:	2301      	movs	r3, #1
 8003df4:	4a17      	ldr	r2, [pc, #92]	; (8003e54 <HAL_DMA_Abort_IT+0x20c>)
 8003df6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2200      	movs	r2, #0
 8003e04:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d003      	beq.n	8003e18 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e14:	6878      	ldr	r0, [r7, #4]
 8003e16:	4798      	blx	r3
    } 
  }
  return status;
 8003e18:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	3710      	adds	r7, #16
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}
 8003e22:	bf00      	nop
 8003e24:	40020080 	.word	0x40020080
 8003e28:	40020008 	.word	0x40020008
 8003e2c:	4002001c 	.word	0x4002001c
 8003e30:	40020030 	.word	0x40020030
 8003e34:	40020044 	.word	0x40020044
 8003e38:	40020058 	.word	0x40020058
 8003e3c:	4002006c 	.word	0x4002006c
 8003e40:	40020408 	.word	0x40020408
 8003e44:	4002041c 	.word	0x4002041c
 8003e48:	40020430 	.word	0x40020430
 8003e4c:	40020444 	.word	0x40020444
 8003e50:	40020400 	.word	0x40020400
 8003e54:	40020000 	.word	0x40020000

08003e58 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b08b      	sub	sp, #44	; 0x2c
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
 8003e60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003e62:	2300      	movs	r3, #0
 8003e64:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003e66:	2300      	movs	r3, #0
 8003e68:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003e6a:	e169      	b.n	8004140 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003e6c:	2201      	movs	r2, #1
 8003e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e70:	fa02 f303 	lsl.w	r3, r2, r3
 8003e74:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	69fa      	ldr	r2, [r7, #28]
 8003e7c:	4013      	ands	r3, r2
 8003e7e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003e80:	69ba      	ldr	r2, [r7, #24]
 8003e82:	69fb      	ldr	r3, [r7, #28]
 8003e84:	429a      	cmp	r2, r3
 8003e86:	f040 8158 	bne.w	800413a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	4a9a      	ldr	r2, [pc, #616]	; (80040f8 <HAL_GPIO_Init+0x2a0>)
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d05e      	beq.n	8003f52 <HAL_GPIO_Init+0xfa>
 8003e94:	4a98      	ldr	r2, [pc, #608]	; (80040f8 <HAL_GPIO_Init+0x2a0>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d875      	bhi.n	8003f86 <HAL_GPIO_Init+0x12e>
 8003e9a:	4a98      	ldr	r2, [pc, #608]	; (80040fc <HAL_GPIO_Init+0x2a4>)
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d058      	beq.n	8003f52 <HAL_GPIO_Init+0xfa>
 8003ea0:	4a96      	ldr	r2, [pc, #600]	; (80040fc <HAL_GPIO_Init+0x2a4>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d86f      	bhi.n	8003f86 <HAL_GPIO_Init+0x12e>
 8003ea6:	4a96      	ldr	r2, [pc, #600]	; (8004100 <HAL_GPIO_Init+0x2a8>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d052      	beq.n	8003f52 <HAL_GPIO_Init+0xfa>
 8003eac:	4a94      	ldr	r2, [pc, #592]	; (8004100 <HAL_GPIO_Init+0x2a8>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d869      	bhi.n	8003f86 <HAL_GPIO_Init+0x12e>
 8003eb2:	4a94      	ldr	r2, [pc, #592]	; (8004104 <HAL_GPIO_Init+0x2ac>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d04c      	beq.n	8003f52 <HAL_GPIO_Init+0xfa>
 8003eb8:	4a92      	ldr	r2, [pc, #584]	; (8004104 <HAL_GPIO_Init+0x2ac>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d863      	bhi.n	8003f86 <HAL_GPIO_Init+0x12e>
 8003ebe:	4a92      	ldr	r2, [pc, #584]	; (8004108 <HAL_GPIO_Init+0x2b0>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d046      	beq.n	8003f52 <HAL_GPIO_Init+0xfa>
 8003ec4:	4a90      	ldr	r2, [pc, #576]	; (8004108 <HAL_GPIO_Init+0x2b0>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d85d      	bhi.n	8003f86 <HAL_GPIO_Init+0x12e>
 8003eca:	2b12      	cmp	r3, #18
 8003ecc:	d82a      	bhi.n	8003f24 <HAL_GPIO_Init+0xcc>
 8003ece:	2b12      	cmp	r3, #18
 8003ed0:	d859      	bhi.n	8003f86 <HAL_GPIO_Init+0x12e>
 8003ed2:	a201      	add	r2, pc, #4	; (adr r2, 8003ed8 <HAL_GPIO_Init+0x80>)
 8003ed4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ed8:	08003f53 	.word	0x08003f53
 8003edc:	08003f2d 	.word	0x08003f2d
 8003ee0:	08003f3f 	.word	0x08003f3f
 8003ee4:	08003f81 	.word	0x08003f81
 8003ee8:	08003f87 	.word	0x08003f87
 8003eec:	08003f87 	.word	0x08003f87
 8003ef0:	08003f87 	.word	0x08003f87
 8003ef4:	08003f87 	.word	0x08003f87
 8003ef8:	08003f87 	.word	0x08003f87
 8003efc:	08003f87 	.word	0x08003f87
 8003f00:	08003f87 	.word	0x08003f87
 8003f04:	08003f87 	.word	0x08003f87
 8003f08:	08003f87 	.word	0x08003f87
 8003f0c:	08003f87 	.word	0x08003f87
 8003f10:	08003f87 	.word	0x08003f87
 8003f14:	08003f87 	.word	0x08003f87
 8003f18:	08003f87 	.word	0x08003f87
 8003f1c:	08003f35 	.word	0x08003f35
 8003f20:	08003f49 	.word	0x08003f49
 8003f24:	4a79      	ldr	r2, [pc, #484]	; (800410c <HAL_GPIO_Init+0x2b4>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d013      	beq.n	8003f52 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003f2a:	e02c      	b.n	8003f86 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	68db      	ldr	r3, [r3, #12]
 8003f30:	623b      	str	r3, [r7, #32]
          break;
 8003f32:	e029      	b.n	8003f88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	68db      	ldr	r3, [r3, #12]
 8003f38:	3304      	adds	r3, #4
 8003f3a:	623b      	str	r3, [r7, #32]
          break;
 8003f3c:	e024      	b.n	8003f88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	68db      	ldr	r3, [r3, #12]
 8003f42:	3308      	adds	r3, #8
 8003f44:	623b      	str	r3, [r7, #32]
          break;
 8003f46:	e01f      	b.n	8003f88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	68db      	ldr	r3, [r3, #12]
 8003f4c:	330c      	adds	r3, #12
 8003f4e:	623b      	str	r3, [r7, #32]
          break;
 8003f50:	e01a      	b.n	8003f88 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	689b      	ldr	r3, [r3, #8]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d102      	bne.n	8003f60 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003f5a:	2304      	movs	r3, #4
 8003f5c:	623b      	str	r3, [r7, #32]
          break;
 8003f5e:	e013      	b.n	8003f88 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	689b      	ldr	r3, [r3, #8]
 8003f64:	2b01      	cmp	r3, #1
 8003f66:	d105      	bne.n	8003f74 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003f68:	2308      	movs	r3, #8
 8003f6a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	69fa      	ldr	r2, [r7, #28]
 8003f70:	611a      	str	r2, [r3, #16]
          break;
 8003f72:	e009      	b.n	8003f88 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003f74:	2308      	movs	r3, #8
 8003f76:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	69fa      	ldr	r2, [r7, #28]
 8003f7c:	615a      	str	r2, [r3, #20]
          break;
 8003f7e:	e003      	b.n	8003f88 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003f80:	2300      	movs	r3, #0
 8003f82:	623b      	str	r3, [r7, #32]
          break;
 8003f84:	e000      	b.n	8003f88 <HAL_GPIO_Init+0x130>
          break;
 8003f86:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003f88:	69bb      	ldr	r3, [r7, #24]
 8003f8a:	2bff      	cmp	r3, #255	; 0xff
 8003f8c:	d801      	bhi.n	8003f92 <HAL_GPIO_Init+0x13a>
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	e001      	b.n	8003f96 <HAL_GPIO_Init+0x13e>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	3304      	adds	r3, #4
 8003f96:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003f98:	69bb      	ldr	r3, [r7, #24]
 8003f9a:	2bff      	cmp	r3, #255	; 0xff
 8003f9c:	d802      	bhi.n	8003fa4 <HAL_GPIO_Init+0x14c>
 8003f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fa0:	009b      	lsls	r3, r3, #2
 8003fa2:	e002      	b.n	8003faa <HAL_GPIO_Init+0x152>
 8003fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fa6:	3b08      	subs	r3, #8
 8003fa8:	009b      	lsls	r3, r3, #2
 8003faa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003fac:	697b      	ldr	r3, [r7, #20]
 8003fae:	681a      	ldr	r2, [r3, #0]
 8003fb0:	210f      	movs	r1, #15
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	fa01 f303 	lsl.w	r3, r1, r3
 8003fb8:	43db      	mvns	r3, r3
 8003fba:	401a      	ands	r2, r3
 8003fbc:	6a39      	ldr	r1, [r7, #32]
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	fa01 f303 	lsl.w	r3, r1, r3
 8003fc4:	431a      	orrs	r2, r3
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	f000 80b1 	beq.w	800413a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003fd8:	4b4d      	ldr	r3, [pc, #308]	; (8004110 <HAL_GPIO_Init+0x2b8>)
 8003fda:	699b      	ldr	r3, [r3, #24]
 8003fdc:	4a4c      	ldr	r2, [pc, #304]	; (8004110 <HAL_GPIO_Init+0x2b8>)
 8003fde:	f043 0301 	orr.w	r3, r3, #1
 8003fe2:	6193      	str	r3, [r2, #24]
 8003fe4:	4b4a      	ldr	r3, [pc, #296]	; (8004110 <HAL_GPIO_Init+0x2b8>)
 8003fe6:	699b      	ldr	r3, [r3, #24]
 8003fe8:	f003 0301 	and.w	r3, r3, #1
 8003fec:	60bb      	str	r3, [r7, #8]
 8003fee:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003ff0:	4a48      	ldr	r2, [pc, #288]	; (8004114 <HAL_GPIO_Init+0x2bc>)
 8003ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ff4:	089b      	lsrs	r3, r3, #2
 8003ff6:	3302      	adds	r3, #2
 8003ff8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ffc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004000:	f003 0303 	and.w	r3, r3, #3
 8004004:	009b      	lsls	r3, r3, #2
 8004006:	220f      	movs	r2, #15
 8004008:	fa02 f303 	lsl.w	r3, r2, r3
 800400c:	43db      	mvns	r3, r3
 800400e:	68fa      	ldr	r2, [r7, #12]
 8004010:	4013      	ands	r3, r2
 8004012:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	4a40      	ldr	r2, [pc, #256]	; (8004118 <HAL_GPIO_Init+0x2c0>)
 8004018:	4293      	cmp	r3, r2
 800401a:	d013      	beq.n	8004044 <HAL_GPIO_Init+0x1ec>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	4a3f      	ldr	r2, [pc, #252]	; (800411c <HAL_GPIO_Init+0x2c4>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d00d      	beq.n	8004040 <HAL_GPIO_Init+0x1e8>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	4a3e      	ldr	r2, [pc, #248]	; (8004120 <HAL_GPIO_Init+0x2c8>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d007      	beq.n	800403c <HAL_GPIO_Init+0x1e4>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	4a3d      	ldr	r2, [pc, #244]	; (8004124 <HAL_GPIO_Init+0x2cc>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d101      	bne.n	8004038 <HAL_GPIO_Init+0x1e0>
 8004034:	2303      	movs	r3, #3
 8004036:	e006      	b.n	8004046 <HAL_GPIO_Init+0x1ee>
 8004038:	2304      	movs	r3, #4
 800403a:	e004      	b.n	8004046 <HAL_GPIO_Init+0x1ee>
 800403c:	2302      	movs	r3, #2
 800403e:	e002      	b.n	8004046 <HAL_GPIO_Init+0x1ee>
 8004040:	2301      	movs	r3, #1
 8004042:	e000      	b.n	8004046 <HAL_GPIO_Init+0x1ee>
 8004044:	2300      	movs	r3, #0
 8004046:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004048:	f002 0203 	and.w	r2, r2, #3
 800404c:	0092      	lsls	r2, r2, #2
 800404e:	4093      	lsls	r3, r2
 8004050:	68fa      	ldr	r2, [r7, #12]
 8004052:	4313      	orrs	r3, r2
 8004054:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004056:	492f      	ldr	r1, [pc, #188]	; (8004114 <HAL_GPIO_Init+0x2bc>)
 8004058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800405a:	089b      	lsrs	r3, r3, #2
 800405c:	3302      	adds	r3, #2
 800405e:	68fa      	ldr	r2, [r7, #12]
 8004060:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800406c:	2b00      	cmp	r3, #0
 800406e:	d006      	beq.n	800407e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004070:	4b2d      	ldr	r3, [pc, #180]	; (8004128 <HAL_GPIO_Init+0x2d0>)
 8004072:	681a      	ldr	r2, [r3, #0]
 8004074:	492c      	ldr	r1, [pc, #176]	; (8004128 <HAL_GPIO_Init+0x2d0>)
 8004076:	69bb      	ldr	r3, [r7, #24]
 8004078:	4313      	orrs	r3, r2
 800407a:	600b      	str	r3, [r1, #0]
 800407c:	e006      	b.n	800408c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800407e:	4b2a      	ldr	r3, [pc, #168]	; (8004128 <HAL_GPIO_Init+0x2d0>)
 8004080:	681a      	ldr	r2, [r3, #0]
 8004082:	69bb      	ldr	r3, [r7, #24]
 8004084:	43db      	mvns	r3, r3
 8004086:	4928      	ldr	r1, [pc, #160]	; (8004128 <HAL_GPIO_Init+0x2d0>)
 8004088:	4013      	ands	r3, r2
 800408a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004094:	2b00      	cmp	r3, #0
 8004096:	d006      	beq.n	80040a6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004098:	4b23      	ldr	r3, [pc, #140]	; (8004128 <HAL_GPIO_Init+0x2d0>)
 800409a:	685a      	ldr	r2, [r3, #4]
 800409c:	4922      	ldr	r1, [pc, #136]	; (8004128 <HAL_GPIO_Init+0x2d0>)
 800409e:	69bb      	ldr	r3, [r7, #24]
 80040a0:	4313      	orrs	r3, r2
 80040a2:	604b      	str	r3, [r1, #4]
 80040a4:	e006      	b.n	80040b4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80040a6:	4b20      	ldr	r3, [pc, #128]	; (8004128 <HAL_GPIO_Init+0x2d0>)
 80040a8:	685a      	ldr	r2, [r3, #4]
 80040aa:	69bb      	ldr	r3, [r7, #24]
 80040ac:	43db      	mvns	r3, r3
 80040ae:	491e      	ldr	r1, [pc, #120]	; (8004128 <HAL_GPIO_Init+0x2d0>)
 80040b0:	4013      	ands	r3, r2
 80040b2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d006      	beq.n	80040ce <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80040c0:	4b19      	ldr	r3, [pc, #100]	; (8004128 <HAL_GPIO_Init+0x2d0>)
 80040c2:	689a      	ldr	r2, [r3, #8]
 80040c4:	4918      	ldr	r1, [pc, #96]	; (8004128 <HAL_GPIO_Init+0x2d0>)
 80040c6:	69bb      	ldr	r3, [r7, #24]
 80040c8:	4313      	orrs	r3, r2
 80040ca:	608b      	str	r3, [r1, #8]
 80040cc:	e006      	b.n	80040dc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80040ce:	4b16      	ldr	r3, [pc, #88]	; (8004128 <HAL_GPIO_Init+0x2d0>)
 80040d0:	689a      	ldr	r2, [r3, #8]
 80040d2:	69bb      	ldr	r3, [r7, #24]
 80040d4:	43db      	mvns	r3, r3
 80040d6:	4914      	ldr	r1, [pc, #80]	; (8004128 <HAL_GPIO_Init+0x2d0>)
 80040d8:	4013      	ands	r3, r2
 80040da:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d021      	beq.n	800412c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80040e8:	4b0f      	ldr	r3, [pc, #60]	; (8004128 <HAL_GPIO_Init+0x2d0>)
 80040ea:	68da      	ldr	r2, [r3, #12]
 80040ec:	490e      	ldr	r1, [pc, #56]	; (8004128 <HAL_GPIO_Init+0x2d0>)
 80040ee:	69bb      	ldr	r3, [r7, #24]
 80040f0:	4313      	orrs	r3, r2
 80040f2:	60cb      	str	r3, [r1, #12]
 80040f4:	e021      	b.n	800413a <HAL_GPIO_Init+0x2e2>
 80040f6:	bf00      	nop
 80040f8:	10320000 	.word	0x10320000
 80040fc:	10310000 	.word	0x10310000
 8004100:	10220000 	.word	0x10220000
 8004104:	10210000 	.word	0x10210000
 8004108:	10120000 	.word	0x10120000
 800410c:	10110000 	.word	0x10110000
 8004110:	40021000 	.word	0x40021000
 8004114:	40010000 	.word	0x40010000
 8004118:	40010800 	.word	0x40010800
 800411c:	40010c00 	.word	0x40010c00
 8004120:	40011000 	.word	0x40011000
 8004124:	40011400 	.word	0x40011400
 8004128:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800412c:	4b0b      	ldr	r3, [pc, #44]	; (800415c <HAL_GPIO_Init+0x304>)
 800412e:	68da      	ldr	r2, [r3, #12]
 8004130:	69bb      	ldr	r3, [r7, #24]
 8004132:	43db      	mvns	r3, r3
 8004134:	4909      	ldr	r1, [pc, #36]	; (800415c <HAL_GPIO_Init+0x304>)
 8004136:	4013      	ands	r3, r2
 8004138:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800413a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800413c:	3301      	adds	r3, #1
 800413e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	681a      	ldr	r2, [r3, #0]
 8004144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004146:	fa22 f303 	lsr.w	r3, r2, r3
 800414a:	2b00      	cmp	r3, #0
 800414c:	f47f ae8e 	bne.w	8003e6c <HAL_GPIO_Init+0x14>
  }
}
 8004150:	bf00      	nop
 8004152:	bf00      	nop
 8004154:	372c      	adds	r7, #44	; 0x2c
 8004156:	46bd      	mov	sp, r7
 8004158:	bc80      	pop	{r7}
 800415a:	4770      	bx	lr
 800415c:	40010400 	.word	0x40010400

08004160 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004160:	b480      	push	{r7}
 8004162:	b083      	sub	sp, #12
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
 8004168:	460b      	mov	r3, r1
 800416a:	807b      	strh	r3, [r7, #2]
 800416c:	4613      	mov	r3, r2
 800416e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004170:	787b      	ldrb	r3, [r7, #1]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d003      	beq.n	800417e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004176:	887a      	ldrh	r2, [r7, #2]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800417c:	e003      	b.n	8004186 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800417e:	887b      	ldrh	r3, [r7, #2]
 8004180:	041a      	lsls	r2, r3, #16
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	611a      	str	r2, [r3, #16]
}
 8004186:	bf00      	nop
 8004188:	370c      	adds	r7, #12
 800418a:	46bd      	mov	sp, r7
 800418c:	bc80      	pop	{r7}
 800418e:	4770      	bx	lr

08004190 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004190:	b480      	push	{r7}
 8004192:	b085      	sub	sp, #20
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
 8004198:	460b      	mov	r3, r1
 800419a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	68db      	ldr	r3, [r3, #12]
 80041a0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80041a2:	887a      	ldrh	r2, [r7, #2]
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	4013      	ands	r3, r2
 80041a8:	041a      	lsls	r2, r3, #16
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	43d9      	mvns	r1, r3
 80041ae:	887b      	ldrh	r3, [r7, #2]
 80041b0:	400b      	ands	r3, r1
 80041b2:	431a      	orrs	r2, r3
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	611a      	str	r2, [r3, #16]
}
 80041b8:	bf00      	nop
 80041ba:	3714      	adds	r7, #20
 80041bc:	46bd      	mov	sp, r7
 80041be:	bc80      	pop	{r7}
 80041c0:	4770      	bx	lr
	...

080041c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b084      	sub	sp, #16
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d101      	bne.n	80041d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80041d2:	2301      	movs	r3, #1
 80041d4:	e12b      	b.n	800442e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041dc:	b2db      	uxtb	r3, r3
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d106      	bne.n	80041f0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2200      	movs	r2, #0
 80041e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	f7fe fa6a 	bl	80026c4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2224      	movs	r2, #36	; 0x24
 80041f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f022 0201 	bic.w	r2, r2, #1
 8004206:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	681a      	ldr	r2, [r3, #0]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004216:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	681a      	ldr	r2, [r3, #0]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004226:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004228:	f000 fe00 	bl	8004e2c <HAL_RCC_GetPCLK1Freq>
 800422c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	685b      	ldr	r3, [r3, #4]
 8004232:	4a81      	ldr	r2, [pc, #516]	; (8004438 <HAL_I2C_Init+0x274>)
 8004234:	4293      	cmp	r3, r2
 8004236:	d807      	bhi.n	8004248 <HAL_I2C_Init+0x84>
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	4a80      	ldr	r2, [pc, #512]	; (800443c <HAL_I2C_Init+0x278>)
 800423c:	4293      	cmp	r3, r2
 800423e:	bf94      	ite	ls
 8004240:	2301      	movls	r3, #1
 8004242:	2300      	movhi	r3, #0
 8004244:	b2db      	uxtb	r3, r3
 8004246:	e006      	b.n	8004256 <HAL_I2C_Init+0x92>
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	4a7d      	ldr	r2, [pc, #500]	; (8004440 <HAL_I2C_Init+0x27c>)
 800424c:	4293      	cmp	r3, r2
 800424e:	bf94      	ite	ls
 8004250:	2301      	movls	r3, #1
 8004252:	2300      	movhi	r3, #0
 8004254:	b2db      	uxtb	r3, r3
 8004256:	2b00      	cmp	r3, #0
 8004258:	d001      	beq.n	800425e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800425a:	2301      	movs	r3, #1
 800425c:	e0e7      	b.n	800442e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	4a78      	ldr	r2, [pc, #480]	; (8004444 <HAL_I2C_Init+0x280>)
 8004262:	fba2 2303 	umull	r2, r3, r2, r3
 8004266:	0c9b      	lsrs	r3, r3, #18
 8004268:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	68ba      	ldr	r2, [r7, #8]
 800427a:	430a      	orrs	r2, r1
 800427c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	6a1b      	ldr	r3, [r3, #32]
 8004284:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	4a6a      	ldr	r2, [pc, #424]	; (8004438 <HAL_I2C_Init+0x274>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d802      	bhi.n	8004298 <HAL_I2C_Init+0xd4>
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	3301      	adds	r3, #1
 8004296:	e009      	b.n	80042ac <HAL_I2C_Init+0xe8>
 8004298:	68bb      	ldr	r3, [r7, #8]
 800429a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800429e:	fb02 f303 	mul.w	r3, r2, r3
 80042a2:	4a69      	ldr	r2, [pc, #420]	; (8004448 <HAL_I2C_Init+0x284>)
 80042a4:	fba2 2303 	umull	r2, r3, r2, r3
 80042a8:	099b      	lsrs	r3, r3, #6
 80042aa:	3301      	adds	r3, #1
 80042ac:	687a      	ldr	r2, [r7, #4]
 80042ae:	6812      	ldr	r2, [r2, #0]
 80042b0:	430b      	orrs	r3, r1
 80042b2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	69db      	ldr	r3, [r3, #28]
 80042ba:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80042be:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	495c      	ldr	r1, [pc, #368]	; (8004438 <HAL_I2C_Init+0x274>)
 80042c8:	428b      	cmp	r3, r1
 80042ca:	d819      	bhi.n	8004300 <HAL_I2C_Init+0x13c>
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	1e59      	subs	r1, r3, #1
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	005b      	lsls	r3, r3, #1
 80042d6:	fbb1 f3f3 	udiv	r3, r1, r3
 80042da:	1c59      	adds	r1, r3, #1
 80042dc:	f640 73fc 	movw	r3, #4092	; 0xffc
 80042e0:	400b      	ands	r3, r1
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d00a      	beq.n	80042fc <HAL_I2C_Init+0x138>
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	1e59      	subs	r1, r3, #1
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	005b      	lsls	r3, r3, #1
 80042f0:	fbb1 f3f3 	udiv	r3, r1, r3
 80042f4:	3301      	adds	r3, #1
 80042f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042fa:	e051      	b.n	80043a0 <HAL_I2C_Init+0x1dc>
 80042fc:	2304      	movs	r3, #4
 80042fe:	e04f      	b.n	80043a0 <HAL_I2C_Init+0x1dc>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	689b      	ldr	r3, [r3, #8]
 8004304:	2b00      	cmp	r3, #0
 8004306:	d111      	bne.n	800432c <HAL_I2C_Init+0x168>
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	1e58      	subs	r0, r3, #1
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6859      	ldr	r1, [r3, #4]
 8004310:	460b      	mov	r3, r1
 8004312:	005b      	lsls	r3, r3, #1
 8004314:	440b      	add	r3, r1
 8004316:	fbb0 f3f3 	udiv	r3, r0, r3
 800431a:	3301      	adds	r3, #1
 800431c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004320:	2b00      	cmp	r3, #0
 8004322:	bf0c      	ite	eq
 8004324:	2301      	moveq	r3, #1
 8004326:	2300      	movne	r3, #0
 8004328:	b2db      	uxtb	r3, r3
 800432a:	e012      	b.n	8004352 <HAL_I2C_Init+0x18e>
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	1e58      	subs	r0, r3, #1
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6859      	ldr	r1, [r3, #4]
 8004334:	460b      	mov	r3, r1
 8004336:	009b      	lsls	r3, r3, #2
 8004338:	440b      	add	r3, r1
 800433a:	0099      	lsls	r1, r3, #2
 800433c:	440b      	add	r3, r1
 800433e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004342:	3301      	adds	r3, #1
 8004344:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004348:	2b00      	cmp	r3, #0
 800434a:	bf0c      	ite	eq
 800434c:	2301      	moveq	r3, #1
 800434e:	2300      	movne	r3, #0
 8004350:	b2db      	uxtb	r3, r3
 8004352:	2b00      	cmp	r3, #0
 8004354:	d001      	beq.n	800435a <HAL_I2C_Init+0x196>
 8004356:	2301      	movs	r3, #1
 8004358:	e022      	b.n	80043a0 <HAL_I2C_Init+0x1dc>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	689b      	ldr	r3, [r3, #8]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d10e      	bne.n	8004380 <HAL_I2C_Init+0x1bc>
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	1e58      	subs	r0, r3, #1
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6859      	ldr	r1, [r3, #4]
 800436a:	460b      	mov	r3, r1
 800436c:	005b      	lsls	r3, r3, #1
 800436e:	440b      	add	r3, r1
 8004370:	fbb0 f3f3 	udiv	r3, r0, r3
 8004374:	3301      	adds	r3, #1
 8004376:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800437a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800437e:	e00f      	b.n	80043a0 <HAL_I2C_Init+0x1dc>
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	1e58      	subs	r0, r3, #1
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6859      	ldr	r1, [r3, #4]
 8004388:	460b      	mov	r3, r1
 800438a:	009b      	lsls	r3, r3, #2
 800438c:	440b      	add	r3, r1
 800438e:	0099      	lsls	r1, r3, #2
 8004390:	440b      	add	r3, r1
 8004392:	fbb0 f3f3 	udiv	r3, r0, r3
 8004396:	3301      	adds	r3, #1
 8004398:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800439c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80043a0:	6879      	ldr	r1, [r7, #4]
 80043a2:	6809      	ldr	r1, [r1, #0]
 80043a4:	4313      	orrs	r3, r2
 80043a6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	69da      	ldr	r2, [r3, #28]
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6a1b      	ldr	r3, [r3, #32]
 80043ba:	431a      	orrs	r2, r3
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	430a      	orrs	r2, r1
 80043c2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80043ce:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80043d2:	687a      	ldr	r2, [r7, #4]
 80043d4:	6911      	ldr	r1, [r2, #16]
 80043d6:	687a      	ldr	r2, [r7, #4]
 80043d8:	68d2      	ldr	r2, [r2, #12]
 80043da:	4311      	orrs	r1, r2
 80043dc:	687a      	ldr	r2, [r7, #4]
 80043de:	6812      	ldr	r2, [r2, #0]
 80043e0:	430b      	orrs	r3, r1
 80043e2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	68db      	ldr	r3, [r3, #12]
 80043ea:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	695a      	ldr	r2, [r3, #20]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	699b      	ldr	r3, [r3, #24]
 80043f6:	431a      	orrs	r2, r3
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	430a      	orrs	r2, r1
 80043fe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	681a      	ldr	r2, [r3, #0]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f042 0201 	orr.w	r2, r2, #1
 800440e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2200      	movs	r2, #0
 8004414:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2220      	movs	r2, #32
 800441a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2200      	movs	r2, #0
 8004422:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2200      	movs	r2, #0
 8004428:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800442c:	2300      	movs	r3, #0
}
 800442e:	4618      	mov	r0, r3
 8004430:	3710      	adds	r7, #16
 8004432:	46bd      	mov	sp, r7
 8004434:	bd80      	pop	{r7, pc}
 8004436:	bf00      	nop
 8004438:	000186a0 	.word	0x000186a0
 800443c:	001e847f 	.word	0x001e847f
 8004440:	003d08ff 	.word	0x003d08ff
 8004444:	431bde83 	.word	0x431bde83
 8004448:	10624dd3 	.word	0x10624dd3

0800444c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b086      	sub	sp, #24
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d101      	bne.n	800445e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800445a:	2301      	movs	r3, #1
 800445c:	e304      	b.n	8004a68 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f003 0301 	and.w	r3, r3, #1
 8004466:	2b00      	cmp	r3, #0
 8004468:	f000 8087 	beq.w	800457a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800446c:	4b92      	ldr	r3, [pc, #584]	; (80046b8 <HAL_RCC_OscConfig+0x26c>)
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	f003 030c 	and.w	r3, r3, #12
 8004474:	2b04      	cmp	r3, #4
 8004476:	d00c      	beq.n	8004492 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004478:	4b8f      	ldr	r3, [pc, #572]	; (80046b8 <HAL_RCC_OscConfig+0x26c>)
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	f003 030c 	and.w	r3, r3, #12
 8004480:	2b08      	cmp	r3, #8
 8004482:	d112      	bne.n	80044aa <HAL_RCC_OscConfig+0x5e>
 8004484:	4b8c      	ldr	r3, [pc, #560]	; (80046b8 <HAL_RCC_OscConfig+0x26c>)
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800448c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004490:	d10b      	bne.n	80044aa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004492:	4b89      	ldr	r3, [pc, #548]	; (80046b8 <HAL_RCC_OscConfig+0x26c>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800449a:	2b00      	cmp	r3, #0
 800449c:	d06c      	beq.n	8004578 <HAL_RCC_OscConfig+0x12c>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	689b      	ldr	r3, [r3, #8]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d168      	bne.n	8004578 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80044a6:	2301      	movs	r3, #1
 80044a8:	e2de      	b.n	8004a68 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	689b      	ldr	r3, [r3, #8]
 80044ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044b2:	d106      	bne.n	80044c2 <HAL_RCC_OscConfig+0x76>
 80044b4:	4b80      	ldr	r3, [pc, #512]	; (80046b8 <HAL_RCC_OscConfig+0x26c>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4a7f      	ldr	r2, [pc, #508]	; (80046b8 <HAL_RCC_OscConfig+0x26c>)
 80044ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044be:	6013      	str	r3, [r2, #0]
 80044c0:	e02e      	b.n	8004520 <HAL_RCC_OscConfig+0xd4>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	689b      	ldr	r3, [r3, #8]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d10c      	bne.n	80044e4 <HAL_RCC_OscConfig+0x98>
 80044ca:	4b7b      	ldr	r3, [pc, #492]	; (80046b8 <HAL_RCC_OscConfig+0x26c>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4a7a      	ldr	r2, [pc, #488]	; (80046b8 <HAL_RCC_OscConfig+0x26c>)
 80044d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044d4:	6013      	str	r3, [r2, #0]
 80044d6:	4b78      	ldr	r3, [pc, #480]	; (80046b8 <HAL_RCC_OscConfig+0x26c>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a77      	ldr	r2, [pc, #476]	; (80046b8 <HAL_RCC_OscConfig+0x26c>)
 80044dc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80044e0:	6013      	str	r3, [r2, #0]
 80044e2:	e01d      	b.n	8004520 <HAL_RCC_OscConfig+0xd4>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80044ec:	d10c      	bne.n	8004508 <HAL_RCC_OscConfig+0xbc>
 80044ee:	4b72      	ldr	r3, [pc, #456]	; (80046b8 <HAL_RCC_OscConfig+0x26c>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a71      	ldr	r2, [pc, #452]	; (80046b8 <HAL_RCC_OscConfig+0x26c>)
 80044f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80044f8:	6013      	str	r3, [r2, #0]
 80044fa:	4b6f      	ldr	r3, [pc, #444]	; (80046b8 <HAL_RCC_OscConfig+0x26c>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4a6e      	ldr	r2, [pc, #440]	; (80046b8 <HAL_RCC_OscConfig+0x26c>)
 8004500:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004504:	6013      	str	r3, [r2, #0]
 8004506:	e00b      	b.n	8004520 <HAL_RCC_OscConfig+0xd4>
 8004508:	4b6b      	ldr	r3, [pc, #428]	; (80046b8 <HAL_RCC_OscConfig+0x26c>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a6a      	ldr	r2, [pc, #424]	; (80046b8 <HAL_RCC_OscConfig+0x26c>)
 800450e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004512:	6013      	str	r3, [r2, #0]
 8004514:	4b68      	ldr	r3, [pc, #416]	; (80046b8 <HAL_RCC_OscConfig+0x26c>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a67      	ldr	r2, [pc, #412]	; (80046b8 <HAL_RCC_OscConfig+0x26c>)
 800451a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800451e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	689b      	ldr	r3, [r3, #8]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d013      	beq.n	8004550 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004528:	f7fe ff22 	bl	8003370 <HAL_GetTick>
 800452c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800452e:	e008      	b.n	8004542 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004530:	f7fe ff1e 	bl	8003370 <HAL_GetTick>
 8004534:	4602      	mov	r2, r0
 8004536:	693b      	ldr	r3, [r7, #16]
 8004538:	1ad3      	subs	r3, r2, r3
 800453a:	2b64      	cmp	r3, #100	; 0x64
 800453c:	d901      	bls.n	8004542 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800453e:	2303      	movs	r3, #3
 8004540:	e292      	b.n	8004a68 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004542:	4b5d      	ldr	r3, [pc, #372]	; (80046b8 <HAL_RCC_OscConfig+0x26c>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800454a:	2b00      	cmp	r3, #0
 800454c:	d0f0      	beq.n	8004530 <HAL_RCC_OscConfig+0xe4>
 800454e:	e014      	b.n	800457a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004550:	f7fe ff0e 	bl	8003370 <HAL_GetTick>
 8004554:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004556:	e008      	b.n	800456a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004558:	f7fe ff0a 	bl	8003370 <HAL_GetTick>
 800455c:	4602      	mov	r2, r0
 800455e:	693b      	ldr	r3, [r7, #16]
 8004560:	1ad3      	subs	r3, r2, r3
 8004562:	2b64      	cmp	r3, #100	; 0x64
 8004564:	d901      	bls.n	800456a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004566:	2303      	movs	r3, #3
 8004568:	e27e      	b.n	8004a68 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800456a:	4b53      	ldr	r3, [pc, #332]	; (80046b8 <HAL_RCC_OscConfig+0x26c>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004572:	2b00      	cmp	r3, #0
 8004574:	d1f0      	bne.n	8004558 <HAL_RCC_OscConfig+0x10c>
 8004576:	e000      	b.n	800457a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004578:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f003 0302 	and.w	r3, r3, #2
 8004582:	2b00      	cmp	r3, #0
 8004584:	d063      	beq.n	800464e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004586:	4b4c      	ldr	r3, [pc, #304]	; (80046b8 <HAL_RCC_OscConfig+0x26c>)
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	f003 030c 	and.w	r3, r3, #12
 800458e:	2b00      	cmp	r3, #0
 8004590:	d00b      	beq.n	80045aa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004592:	4b49      	ldr	r3, [pc, #292]	; (80046b8 <HAL_RCC_OscConfig+0x26c>)
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	f003 030c 	and.w	r3, r3, #12
 800459a:	2b08      	cmp	r3, #8
 800459c:	d11c      	bne.n	80045d8 <HAL_RCC_OscConfig+0x18c>
 800459e:	4b46      	ldr	r3, [pc, #280]	; (80046b8 <HAL_RCC_OscConfig+0x26c>)
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d116      	bne.n	80045d8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045aa:	4b43      	ldr	r3, [pc, #268]	; (80046b8 <HAL_RCC_OscConfig+0x26c>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f003 0302 	and.w	r3, r3, #2
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d005      	beq.n	80045c2 <HAL_RCC_OscConfig+0x176>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	695b      	ldr	r3, [r3, #20]
 80045ba:	2b01      	cmp	r3, #1
 80045bc:	d001      	beq.n	80045c2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80045be:	2301      	movs	r3, #1
 80045c0:	e252      	b.n	8004a68 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045c2:	4b3d      	ldr	r3, [pc, #244]	; (80046b8 <HAL_RCC_OscConfig+0x26c>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	699b      	ldr	r3, [r3, #24]
 80045ce:	00db      	lsls	r3, r3, #3
 80045d0:	4939      	ldr	r1, [pc, #228]	; (80046b8 <HAL_RCC_OscConfig+0x26c>)
 80045d2:	4313      	orrs	r3, r2
 80045d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045d6:	e03a      	b.n	800464e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	695b      	ldr	r3, [r3, #20]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d020      	beq.n	8004622 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80045e0:	4b36      	ldr	r3, [pc, #216]	; (80046bc <HAL_RCC_OscConfig+0x270>)
 80045e2:	2201      	movs	r2, #1
 80045e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045e6:	f7fe fec3 	bl	8003370 <HAL_GetTick>
 80045ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045ec:	e008      	b.n	8004600 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045ee:	f7fe febf 	bl	8003370 <HAL_GetTick>
 80045f2:	4602      	mov	r2, r0
 80045f4:	693b      	ldr	r3, [r7, #16]
 80045f6:	1ad3      	subs	r3, r2, r3
 80045f8:	2b02      	cmp	r3, #2
 80045fa:	d901      	bls.n	8004600 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80045fc:	2303      	movs	r3, #3
 80045fe:	e233      	b.n	8004a68 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004600:	4b2d      	ldr	r3, [pc, #180]	; (80046b8 <HAL_RCC_OscConfig+0x26c>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f003 0302 	and.w	r3, r3, #2
 8004608:	2b00      	cmp	r3, #0
 800460a:	d0f0      	beq.n	80045ee <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800460c:	4b2a      	ldr	r3, [pc, #168]	; (80046b8 <HAL_RCC_OscConfig+0x26c>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	699b      	ldr	r3, [r3, #24]
 8004618:	00db      	lsls	r3, r3, #3
 800461a:	4927      	ldr	r1, [pc, #156]	; (80046b8 <HAL_RCC_OscConfig+0x26c>)
 800461c:	4313      	orrs	r3, r2
 800461e:	600b      	str	r3, [r1, #0]
 8004620:	e015      	b.n	800464e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004622:	4b26      	ldr	r3, [pc, #152]	; (80046bc <HAL_RCC_OscConfig+0x270>)
 8004624:	2200      	movs	r2, #0
 8004626:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004628:	f7fe fea2 	bl	8003370 <HAL_GetTick>
 800462c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800462e:	e008      	b.n	8004642 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004630:	f7fe fe9e 	bl	8003370 <HAL_GetTick>
 8004634:	4602      	mov	r2, r0
 8004636:	693b      	ldr	r3, [r7, #16]
 8004638:	1ad3      	subs	r3, r2, r3
 800463a:	2b02      	cmp	r3, #2
 800463c:	d901      	bls.n	8004642 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800463e:	2303      	movs	r3, #3
 8004640:	e212      	b.n	8004a68 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004642:	4b1d      	ldr	r3, [pc, #116]	; (80046b8 <HAL_RCC_OscConfig+0x26c>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f003 0302 	and.w	r3, r3, #2
 800464a:	2b00      	cmp	r3, #0
 800464c:	d1f0      	bne.n	8004630 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f003 0308 	and.w	r3, r3, #8
 8004656:	2b00      	cmp	r3, #0
 8004658:	d03a      	beq.n	80046d0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	69db      	ldr	r3, [r3, #28]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d019      	beq.n	8004696 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004662:	4b17      	ldr	r3, [pc, #92]	; (80046c0 <HAL_RCC_OscConfig+0x274>)
 8004664:	2201      	movs	r2, #1
 8004666:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004668:	f7fe fe82 	bl	8003370 <HAL_GetTick>
 800466c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800466e:	e008      	b.n	8004682 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004670:	f7fe fe7e 	bl	8003370 <HAL_GetTick>
 8004674:	4602      	mov	r2, r0
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	1ad3      	subs	r3, r2, r3
 800467a:	2b02      	cmp	r3, #2
 800467c:	d901      	bls.n	8004682 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800467e:	2303      	movs	r3, #3
 8004680:	e1f2      	b.n	8004a68 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004682:	4b0d      	ldr	r3, [pc, #52]	; (80046b8 <HAL_RCC_OscConfig+0x26c>)
 8004684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004686:	f003 0302 	and.w	r3, r3, #2
 800468a:	2b00      	cmp	r3, #0
 800468c:	d0f0      	beq.n	8004670 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800468e:	2001      	movs	r0, #1
 8004690:	f000 fbf4 	bl	8004e7c <RCC_Delay>
 8004694:	e01c      	b.n	80046d0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004696:	4b0a      	ldr	r3, [pc, #40]	; (80046c0 <HAL_RCC_OscConfig+0x274>)
 8004698:	2200      	movs	r2, #0
 800469a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800469c:	f7fe fe68 	bl	8003370 <HAL_GetTick>
 80046a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046a2:	e00f      	b.n	80046c4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046a4:	f7fe fe64 	bl	8003370 <HAL_GetTick>
 80046a8:	4602      	mov	r2, r0
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	1ad3      	subs	r3, r2, r3
 80046ae:	2b02      	cmp	r3, #2
 80046b0:	d908      	bls.n	80046c4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80046b2:	2303      	movs	r3, #3
 80046b4:	e1d8      	b.n	8004a68 <HAL_RCC_OscConfig+0x61c>
 80046b6:	bf00      	nop
 80046b8:	40021000 	.word	0x40021000
 80046bc:	42420000 	.word	0x42420000
 80046c0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046c4:	4b9b      	ldr	r3, [pc, #620]	; (8004934 <HAL_RCC_OscConfig+0x4e8>)
 80046c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c8:	f003 0302 	and.w	r3, r3, #2
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d1e9      	bne.n	80046a4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f003 0304 	and.w	r3, r3, #4
 80046d8:	2b00      	cmp	r3, #0
 80046da:	f000 80a6 	beq.w	800482a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80046de:	2300      	movs	r3, #0
 80046e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046e2:	4b94      	ldr	r3, [pc, #592]	; (8004934 <HAL_RCC_OscConfig+0x4e8>)
 80046e4:	69db      	ldr	r3, [r3, #28]
 80046e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d10d      	bne.n	800470a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046ee:	4b91      	ldr	r3, [pc, #580]	; (8004934 <HAL_RCC_OscConfig+0x4e8>)
 80046f0:	69db      	ldr	r3, [r3, #28]
 80046f2:	4a90      	ldr	r2, [pc, #576]	; (8004934 <HAL_RCC_OscConfig+0x4e8>)
 80046f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046f8:	61d3      	str	r3, [r2, #28]
 80046fa:	4b8e      	ldr	r3, [pc, #568]	; (8004934 <HAL_RCC_OscConfig+0x4e8>)
 80046fc:	69db      	ldr	r3, [r3, #28]
 80046fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004702:	60bb      	str	r3, [r7, #8]
 8004704:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004706:	2301      	movs	r3, #1
 8004708:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800470a:	4b8b      	ldr	r3, [pc, #556]	; (8004938 <HAL_RCC_OscConfig+0x4ec>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004712:	2b00      	cmp	r3, #0
 8004714:	d118      	bne.n	8004748 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004716:	4b88      	ldr	r3, [pc, #544]	; (8004938 <HAL_RCC_OscConfig+0x4ec>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4a87      	ldr	r2, [pc, #540]	; (8004938 <HAL_RCC_OscConfig+0x4ec>)
 800471c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004720:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004722:	f7fe fe25 	bl	8003370 <HAL_GetTick>
 8004726:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004728:	e008      	b.n	800473c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800472a:	f7fe fe21 	bl	8003370 <HAL_GetTick>
 800472e:	4602      	mov	r2, r0
 8004730:	693b      	ldr	r3, [r7, #16]
 8004732:	1ad3      	subs	r3, r2, r3
 8004734:	2b64      	cmp	r3, #100	; 0x64
 8004736:	d901      	bls.n	800473c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004738:	2303      	movs	r3, #3
 800473a:	e195      	b.n	8004a68 <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800473c:	4b7e      	ldr	r3, [pc, #504]	; (8004938 <HAL_RCC_OscConfig+0x4ec>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004744:	2b00      	cmp	r3, #0
 8004746:	d0f0      	beq.n	800472a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	691b      	ldr	r3, [r3, #16]
 800474c:	2b01      	cmp	r3, #1
 800474e:	d106      	bne.n	800475e <HAL_RCC_OscConfig+0x312>
 8004750:	4b78      	ldr	r3, [pc, #480]	; (8004934 <HAL_RCC_OscConfig+0x4e8>)
 8004752:	6a1b      	ldr	r3, [r3, #32]
 8004754:	4a77      	ldr	r2, [pc, #476]	; (8004934 <HAL_RCC_OscConfig+0x4e8>)
 8004756:	f043 0301 	orr.w	r3, r3, #1
 800475a:	6213      	str	r3, [r2, #32]
 800475c:	e02d      	b.n	80047ba <HAL_RCC_OscConfig+0x36e>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	691b      	ldr	r3, [r3, #16]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d10c      	bne.n	8004780 <HAL_RCC_OscConfig+0x334>
 8004766:	4b73      	ldr	r3, [pc, #460]	; (8004934 <HAL_RCC_OscConfig+0x4e8>)
 8004768:	6a1b      	ldr	r3, [r3, #32]
 800476a:	4a72      	ldr	r2, [pc, #456]	; (8004934 <HAL_RCC_OscConfig+0x4e8>)
 800476c:	f023 0301 	bic.w	r3, r3, #1
 8004770:	6213      	str	r3, [r2, #32]
 8004772:	4b70      	ldr	r3, [pc, #448]	; (8004934 <HAL_RCC_OscConfig+0x4e8>)
 8004774:	6a1b      	ldr	r3, [r3, #32]
 8004776:	4a6f      	ldr	r2, [pc, #444]	; (8004934 <HAL_RCC_OscConfig+0x4e8>)
 8004778:	f023 0304 	bic.w	r3, r3, #4
 800477c:	6213      	str	r3, [r2, #32]
 800477e:	e01c      	b.n	80047ba <HAL_RCC_OscConfig+0x36e>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	691b      	ldr	r3, [r3, #16]
 8004784:	2b05      	cmp	r3, #5
 8004786:	d10c      	bne.n	80047a2 <HAL_RCC_OscConfig+0x356>
 8004788:	4b6a      	ldr	r3, [pc, #424]	; (8004934 <HAL_RCC_OscConfig+0x4e8>)
 800478a:	6a1b      	ldr	r3, [r3, #32]
 800478c:	4a69      	ldr	r2, [pc, #420]	; (8004934 <HAL_RCC_OscConfig+0x4e8>)
 800478e:	f043 0304 	orr.w	r3, r3, #4
 8004792:	6213      	str	r3, [r2, #32]
 8004794:	4b67      	ldr	r3, [pc, #412]	; (8004934 <HAL_RCC_OscConfig+0x4e8>)
 8004796:	6a1b      	ldr	r3, [r3, #32]
 8004798:	4a66      	ldr	r2, [pc, #408]	; (8004934 <HAL_RCC_OscConfig+0x4e8>)
 800479a:	f043 0301 	orr.w	r3, r3, #1
 800479e:	6213      	str	r3, [r2, #32]
 80047a0:	e00b      	b.n	80047ba <HAL_RCC_OscConfig+0x36e>
 80047a2:	4b64      	ldr	r3, [pc, #400]	; (8004934 <HAL_RCC_OscConfig+0x4e8>)
 80047a4:	6a1b      	ldr	r3, [r3, #32]
 80047a6:	4a63      	ldr	r2, [pc, #396]	; (8004934 <HAL_RCC_OscConfig+0x4e8>)
 80047a8:	f023 0301 	bic.w	r3, r3, #1
 80047ac:	6213      	str	r3, [r2, #32]
 80047ae:	4b61      	ldr	r3, [pc, #388]	; (8004934 <HAL_RCC_OscConfig+0x4e8>)
 80047b0:	6a1b      	ldr	r3, [r3, #32]
 80047b2:	4a60      	ldr	r2, [pc, #384]	; (8004934 <HAL_RCC_OscConfig+0x4e8>)
 80047b4:	f023 0304 	bic.w	r3, r3, #4
 80047b8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	691b      	ldr	r3, [r3, #16]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d015      	beq.n	80047ee <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047c2:	f7fe fdd5 	bl	8003370 <HAL_GetTick>
 80047c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047c8:	e00a      	b.n	80047e0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047ca:	f7fe fdd1 	bl	8003370 <HAL_GetTick>
 80047ce:	4602      	mov	r2, r0
 80047d0:	693b      	ldr	r3, [r7, #16]
 80047d2:	1ad3      	subs	r3, r2, r3
 80047d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80047d8:	4293      	cmp	r3, r2
 80047da:	d901      	bls.n	80047e0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80047dc:	2303      	movs	r3, #3
 80047de:	e143      	b.n	8004a68 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047e0:	4b54      	ldr	r3, [pc, #336]	; (8004934 <HAL_RCC_OscConfig+0x4e8>)
 80047e2:	6a1b      	ldr	r3, [r3, #32]
 80047e4:	f003 0302 	and.w	r3, r3, #2
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d0ee      	beq.n	80047ca <HAL_RCC_OscConfig+0x37e>
 80047ec:	e014      	b.n	8004818 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047ee:	f7fe fdbf 	bl	8003370 <HAL_GetTick>
 80047f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047f4:	e00a      	b.n	800480c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047f6:	f7fe fdbb 	bl	8003370 <HAL_GetTick>
 80047fa:	4602      	mov	r2, r0
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	1ad3      	subs	r3, r2, r3
 8004800:	f241 3288 	movw	r2, #5000	; 0x1388
 8004804:	4293      	cmp	r3, r2
 8004806:	d901      	bls.n	800480c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004808:	2303      	movs	r3, #3
 800480a:	e12d      	b.n	8004a68 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800480c:	4b49      	ldr	r3, [pc, #292]	; (8004934 <HAL_RCC_OscConfig+0x4e8>)
 800480e:	6a1b      	ldr	r3, [r3, #32]
 8004810:	f003 0302 	and.w	r3, r3, #2
 8004814:	2b00      	cmp	r3, #0
 8004816:	d1ee      	bne.n	80047f6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004818:	7dfb      	ldrb	r3, [r7, #23]
 800481a:	2b01      	cmp	r3, #1
 800481c:	d105      	bne.n	800482a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800481e:	4b45      	ldr	r3, [pc, #276]	; (8004934 <HAL_RCC_OscConfig+0x4e8>)
 8004820:	69db      	ldr	r3, [r3, #28]
 8004822:	4a44      	ldr	r2, [pc, #272]	; (8004934 <HAL_RCC_OscConfig+0x4e8>)
 8004824:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004828:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800482e:	2b00      	cmp	r3, #0
 8004830:	f000 808c 	beq.w	800494c <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8004834:	4b3f      	ldr	r3, [pc, #252]	; (8004934 <HAL_RCC_OscConfig+0x4e8>)
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800483c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004840:	d10e      	bne.n	8004860 <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8004842:	4b3c      	ldr	r3, [pc, #240]	; (8004934 <HAL_RCC_OscConfig+0x4e8>)
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 800484a:	2b08      	cmp	r3, #8
 800484c:	d108      	bne.n	8004860 <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 800484e:	4b39      	ldr	r3, [pc, #228]	; (8004934 <HAL_RCC_OscConfig+0x4e8>)
 8004850:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004852:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8004856:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800485a:	d101      	bne.n	8004860 <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 800485c:	2301      	movs	r3, #1
 800485e:	e103      	b.n	8004a68 <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004864:	2b02      	cmp	r3, #2
 8004866:	d14e      	bne.n	8004906 <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8004868:	4b32      	ldr	r3, [pc, #200]	; (8004934 <HAL_RCC_OscConfig+0x4e8>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004870:	2b00      	cmp	r3, #0
 8004872:	d009      	beq.n	8004888 <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 8004874:	4b2f      	ldr	r3, [pc, #188]	; (8004934 <HAL_RCC_OscConfig+0x4e8>)
 8004876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004878:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8004880:	429a      	cmp	r2, r3
 8004882:	d001      	beq.n	8004888 <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 8004884:	2301      	movs	r3, #1
 8004886:	e0ef      	b.n	8004a68 <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8004888:	4b2c      	ldr	r3, [pc, #176]	; (800493c <HAL_RCC_OscConfig+0x4f0>)
 800488a:	2200      	movs	r2, #0
 800488c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800488e:	f7fe fd6f 	bl	8003370 <HAL_GetTick>
 8004892:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8004894:	e008      	b.n	80048a8 <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004896:	f7fe fd6b 	bl	8003370 <HAL_GetTick>
 800489a:	4602      	mov	r2, r0
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	1ad3      	subs	r3, r2, r3
 80048a0:	2b64      	cmp	r3, #100	; 0x64
 80048a2:	d901      	bls.n	80048a8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80048a4:	2303      	movs	r3, #3
 80048a6:	e0df      	b.n	8004a68 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 80048a8:	4b22      	ldr	r3, [pc, #136]	; (8004934 <HAL_RCC_OscConfig+0x4e8>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d1f0      	bne.n	8004896 <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 80048b4:	4b1f      	ldr	r3, [pc, #124]	; (8004934 <HAL_RCC_OscConfig+0x4e8>)
 80048b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048c0:	491c      	ldr	r1, [pc, #112]	; (8004934 <HAL_RCC_OscConfig+0x4e8>)
 80048c2:	4313      	orrs	r3, r2
 80048c4:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 80048c6:	4b1b      	ldr	r3, [pc, #108]	; (8004934 <HAL_RCC_OscConfig+0x4e8>)
 80048c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048ca:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048d2:	4918      	ldr	r1, [pc, #96]	; (8004934 <HAL_RCC_OscConfig+0x4e8>)
 80048d4:	4313      	orrs	r3, r2
 80048d6:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 80048d8:	4b18      	ldr	r3, [pc, #96]	; (800493c <HAL_RCC_OscConfig+0x4f0>)
 80048da:	2201      	movs	r2, #1
 80048dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048de:	f7fe fd47 	bl	8003370 <HAL_GetTick>
 80048e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 80048e4:	e008      	b.n	80048f8 <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80048e6:	f7fe fd43 	bl	8003370 <HAL_GetTick>
 80048ea:	4602      	mov	r2, r0
 80048ec:	693b      	ldr	r3, [r7, #16]
 80048ee:	1ad3      	subs	r3, r2, r3
 80048f0:	2b64      	cmp	r3, #100	; 0x64
 80048f2:	d901      	bls.n	80048f8 <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 80048f4:	2303      	movs	r3, #3
 80048f6:	e0b7      	b.n	8004a68 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 80048f8:	4b0e      	ldr	r3, [pc, #56]	; (8004934 <HAL_RCC_OscConfig+0x4e8>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004900:	2b00      	cmp	r3, #0
 8004902:	d0f0      	beq.n	80048e6 <HAL_RCC_OscConfig+0x49a>
 8004904:	e022      	b.n	800494c <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 8004906:	4b0b      	ldr	r3, [pc, #44]	; (8004934 <HAL_RCC_OscConfig+0x4e8>)
 8004908:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800490a:	4a0a      	ldr	r2, [pc, #40]	; (8004934 <HAL_RCC_OscConfig+0x4e8>)
 800490c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004910:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8004912:	4b0a      	ldr	r3, [pc, #40]	; (800493c <HAL_RCC_OscConfig+0x4f0>)
 8004914:	2200      	movs	r2, #0
 8004916:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004918:	f7fe fd2a 	bl	8003370 <HAL_GetTick>
 800491c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 800491e:	e00f      	b.n	8004940 <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004920:	f7fe fd26 	bl	8003370 <HAL_GetTick>
 8004924:	4602      	mov	r2, r0
 8004926:	693b      	ldr	r3, [r7, #16]
 8004928:	1ad3      	subs	r3, r2, r3
 800492a:	2b64      	cmp	r3, #100	; 0x64
 800492c:	d908      	bls.n	8004940 <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 800492e:	2303      	movs	r3, #3
 8004930:	e09a      	b.n	8004a68 <HAL_RCC_OscConfig+0x61c>
 8004932:	bf00      	nop
 8004934:	40021000 	.word	0x40021000
 8004938:	40007000 	.word	0x40007000
 800493c:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8004940:	4b4b      	ldr	r3, [pc, #300]	; (8004a70 <HAL_RCC_OscConfig+0x624>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004948:	2b00      	cmp	r3, #0
 800494a:	d1e9      	bne.n	8004920 <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6a1b      	ldr	r3, [r3, #32]
 8004950:	2b00      	cmp	r3, #0
 8004952:	f000 8088 	beq.w	8004a66 <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004956:	4b46      	ldr	r3, [pc, #280]	; (8004a70 <HAL_RCC_OscConfig+0x624>)
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	f003 030c 	and.w	r3, r3, #12
 800495e:	2b08      	cmp	r3, #8
 8004960:	d068      	beq.n	8004a34 <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6a1b      	ldr	r3, [r3, #32]
 8004966:	2b02      	cmp	r3, #2
 8004968:	d14d      	bne.n	8004a06 <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800496a:	4b42      	ldr	r3, [pc, #264]	; (8004a74 <HAL_RCC_OscConfig+0x628>)
 800496c:	2200      	movs	r2, #0
 800496e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004970:	f7fe fcfe 	bl	8003370 <HAL_GetTick>
 8004974:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004976:	e008      	b.n	800498a <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004978:	f7fe fcfa 	bl	8003370 <HAL_GetTick>
 800497c:	4602      	mov	r2, r0
 800497e:	693b      	ldr	r3, [r7, #16]
 8004980:	1ad3      	subs	r3, r2, r3
 8004982:	2b02      	cmp	r3, #2
 8004984:	d901      	bls.n	800498a <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 8004986:	2303      	movs	r3, #3
 8004988:	e06e      	b.n	8004a68 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800498a:	4b39      	ldr	r3, [pc, #228]	; (8004a70 <HAL_RCC_OscConfig+0x624>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004992:	2b00      	cmp	r3, #0
 8004994:	d1f0      	bne.n	8004978 <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800499a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800499e:	d10f      	bne.n	80049c0 <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 80049a0:	4b33      	ldr	r3, [pc, #204]	; (8004a70 <HAL_RCC_OscConfig+0x624>)
 80049a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	4931      	ldr	r1, [pc, #196]	; (8004a70 <HAL_RCC_OscConfig+0x624>)
 80049aa:	4313      	orrs	r3, r2
 80049ac:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80049ae:	4b30      	ldr	r3, [pc, #192]	; (8004a70 <HAL_RCC_OscConfig+0x624>)
 80049b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049b2:	f023 020f 	bic.w	r2, r3, #15
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	68db      	ldr	r3, [r3, #12]
 80049ba:	492d      	ldr	r1, [pc, #180]	; (8004a70 <HAL_RCC_OscConfig+0x624>)
 80049bc:	4313      	orrs	r3, r2
 80049be:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80049c0:	4b2b      	ldr	r3, [pc, #172]	; (8004a70 <HAL_RCC_OscConfig+0x624>)
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049d0:	430b      	orrs	r3, r1
 80049d2:	4927      	ldr	r1, [pc, #156]	; (8004a70 <HAL_RCC_OscConfig+0x624>)
 80049d4:	4313      	orrs	r3, r2
 80049d6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049d8:	4b26      	ldr	r3, [pc, #152]	; (8004a74 <HAL_RCC_OscConfig+0x628>)
 80049da:	2201      	movs	r2, #1
 80049dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049de:	f7fe fcc7 	bl	8003370 <HAL_GetTick>
 80049e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80049e4:	e008      	b.n	80049f8 <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049e6:	f7fe fcc3 	bl	8003370 <HAL_GetTick>
 80049ea:	4602      	mov	r2, r0
 80049ec:	693b      	ldr	r3, [r7, #16]
 80049ee:	1ad3      	subs	r3, r2, r3
 80049f0:	2b02      	cmp	r3, #2
 80049f2:	d901      	bls.n	80049f8 <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 80049f4:	2303      	movs	r3, #3
 80049f6:	e037      	b.n	8004a68 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80049f8:	4b1d      	ldr	r3, [pc, #116]	; (8004a70 <HAL_RCC_OscConfig+0x624>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d0f0      	beq.n	80049e6 <HAL_RCC_OscConfig+0x59a>
 8004a04:	e02f      	b.n	8004a66 <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a06:	4b1b      	ldr	r3, [pc, #108]	; (8004a74 <HAL_RCC_OscConfig+0x628>)
 8004a08:	2200      	movs	r2, #0
 8004a0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a0c:	f7fe fcb0 	bl	8003370 <HAL_GetTick>
 8004a10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a12:	e008      	b.n	8004a26 <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a14:	f7fe fcac 	bl	8003370 <HAL_GetTick>
 8004a18:	4602      	mov	r2, r0
 8004a1a:	693b      	ldr	r3, [r7, #16]
 8004a1c:	1ad3      	subs	r3, r2, r3
 8004a1e:	2b02      	cmp	r3, #2
 8004a20:	d901      	bls.n	8004a26 <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 8004a22:	2303      	movs	r3, #3
 8004a24:	e020      	b.n	8004a68 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a26:	4b12      	ldr	r3, [pc, #72]	; (8004a70 <HAL_RCC_OscConfig+0x624>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d1f0      	bne.n	8004a14 <HAL_RCC_OscConfig+0x5c8>
 8004a32:	e018      	b.n	8004a66 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6a1b      	ldr	r3, [r3, #32]
 8004a38:	2b01      	cmp	r3, #1
 8004a3a:	d101      	bne.n	8004a40 <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	e013      	b.n	8004a68 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004a40:	4b0b      	ldr	r3, [pc, #44]	; (8004a70 <HAL_RCC_OscConfig+0x624>)
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a50:	429a      	cmp	r2, r3
 8004a52:	d106      	bne.n	8004a62 <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a5e:	429a      	cmp	r2, r3
 8004a60:	d001      	beq.n	8004a66 <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 8004a62:	2301      	movs	r3, #1
 8004a64:	e000      	b.n	8004a68 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 8004a66:	2300      	movs	r3, #0
}
 8004a68:	4618      	mov	r0, r3
 8004a6a:	3718      	adds	r7, #24
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bd80      	pop	{r7, pc}
 8004a70:	40021000 	.word	0x40021000
 8004a74:	42420060 	.word	0x42420060

08004a78 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b084      	sub	sp, #16
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
 8004a80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d101      	bne.n	8004a8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	e0d0      	b.n	8004c2e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004a8c:	4b6a      	ldr	r3, [pc, #424]	; (8004c38 <HAL_RCC_ClockConfig+0x1c0>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f003 0307 	and.w	r3, r3, #7
 8004a94:	683a      	ldr	r2, [r7, #0]
 8004a96:	429a      	cmp	r2, r3
 8004a98:	d910      	bls.n	8004abc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a9a:	4b67      	ldr	r3, [pc, #412]	; (8004c38 <HAL_RCC_ClockConfig+0x1c0>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f023 0207 	bic.w	r2, r3, #7
 8004aa2:	4965      	ldr	r1, [pc, #404]	; (8004c38 <HAL_RCC_ClockConfig+0x1c0>)
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004aaa:	4b63      	ldr	r3, [pc, #396]	; (8004c38 <HAL_RCC_ClockConfig+0x1c0>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f003 0307 	and.w	r3, r3, #7
 8004ab2:	683a      	ldr	r2, [r7, #0]
 8004ab4:	429a      	cmp	r2, r3
 8004ab6:	d001      	beq.n	8004abc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004ab8:	2301      	movs	r3, #1
 8004aba:	e0b8      	b.n	8004c2e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f003 0302 	and.w	r3, r3, #2
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d020      	beq.n	8004b0a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f003 0304 	and.w	r3, r3, #4
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d005      	beq.n	8004ae0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004ad4:	4b59      	ldr	r3, [pc, #356]	; (8004c3c <HAL_RCC_ClockConfig+0x1c4>)
 8004ad6:	685b      	ldr	r3, [r3, #4]
 8004ad8:	4a58      	ldr	r2, [pc, #352]	; (8004c3c <HAL_RCC_ClockConfig+0x1c4>)
 8004ada:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004ade:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f003 0308 	and.w	r3, r3, #8
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d005      	beq.n	8004af8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004aec:	4b53      	ldr	r3, [pc, #332]	; (8004c3c <HAL_RCC_ClockConfig+0x1c4>)
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	4a52      	ldr	r2, [pc, #328]	; (8004c3c <HAL_RCC_ClockConfig+0x1c4>)
 8004af2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004af6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004af8:	4b50      	ldr	r3, [pc, #320]	; (8004c3c <HAL_RCC_ClockConfig+0x1c4>)
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	689b      	ldr	r3, [r3, #8]
 8004b04:	494d      	ldr	r1, [pc, #308]	; (8004c3c <HAL_RCC_ClockConfig+0x1c4>)
 8004b06:	4313      	orrs	r3, r2
 8004b08:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f003 0301 	and.w	r3, r3, #1
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d040      	beq.n	8004b98 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	d107      	bne.n	8004b2e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b1e:	4b47      	ldr	r3, [pc, #284]	; (8004c3c <HAL_RCC_ClockConfig+0x1c4>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d115      	bne.n	8004b56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	e07f      	b.n	8004c2e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	2b02      	cmp	r3, #2
 8004b34:	d107      	bne.n	8004b46 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b36:	4b41      	ldr	r3, [pc, #260]	; (8004c3c <HAL_RCC_ClockConfig+0x1c4>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d109      	bne.n	8004b56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b42:	2301      	movs	r3, #1
 8004b44:	e073      	b.n	8004c2e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b46:	4b3d      	ldr	r3, [pc, #244]	; (8004c3c <HAL_RCC_ClockConfig+0x1c4>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f003 0302 	and.w	r3, r3, #2
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d101      	bne.n	8004b56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b52:	2301      	movs	r3, #1
 8004b54:	e06b      	b.n	8004c2e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b56:	4b39      	ldr	r3, [pc, #228]	; (8004c3c <HAL_RCC_ClockConfig+0x1c4>)
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	f023 0203 	bic.w	r2, r3, #3
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	685b      	ldr	r3, [r3, #4]
 8004b62:	4936      	ldr	r1, [pc, #216]	; (8004c3c <HAL_RCC_ClockConfig+0x1c4>)
 8004b64:	4313      	orrs	r3, r2
 8004b66:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b68:	f7fe fc02 	bl	8003370 <HAL_GetTick>
 8004b6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b6e:	e00a      	b.n	8004b86 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b70:	f7fe fbfe 	bl	8003370 <HAL_GetTick>
 8004b74:	4602      	mov	r2, r0
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	1ad3      	subs	r3, r2, r3
 8004b7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d901      	bls.n	8004b86 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004b82:	2303      	movs	r3, #3
 8004b84:	e053      	b.n	8004c2e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b86:	4b2d      	ldr	r3, [pc, #180]	; (8004c3c <HAL_RCC_ClockConfig+0x1c4>)
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	f003 020c 	and.w	r2, r3, #12
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	009b      	lsls	r3, r3, #2
 8004b94:	429a      	cmp	r2, r3
 8004b96:	d1eb      	bne.n	8004b70 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004b98:	4b27      	ldr	r3, [pc, #156]	; (8004c38 <HAL_RCC_ClockConfig+0x1c0>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f003 0307 	and.w	r3, r3, #7
 8004ba0:	683a      	ldr	r2, [r7, #0]
 8004ba2:	429a      	cmp	r2, r3
 8004ba4:	d210      	bcs.n	8004bc8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ba6:	4b24      	ldr	r3, [pc, #144]	; (8004c38 <HAL_RCC_ClockConfig+0x1c0>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f023 0207 	bic.w	r2, r3, #7
 8004bae:	4922      	ldr	r1, [pc, #136]	; (8004c38 <HAL_RCC_ClockConfig+0x1c0>)
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bb6:	4b20      	ldr	r3, [pc, #128]	; (8004c38 <HAL_RCC_ClockConfig+0x1c0>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f003 0307 	and.w	r3, r3, #7
 8004bbe:	683a      	ldr	r2, [r7, #0]
 8004bc0:	429a      	cmp	r2, r3
 8004bc2:	d001      	beq.n	8004bc8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004bc4:	2301      	movs	r3, #1
 8004bc6:	e032      	b.n	8004c2e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f003 0304 	and.w	r3, r3, #4
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d008      	beq.n	8004be6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004bd4:	4b19      	ldr	r3, [pc, #100]	; (8004c3c <HAL_RCC_ClockConfig+0x1c4>)
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	68db      	ldr	r3, [r3, #12]
 8004be0:	4916      	ldr	r1, [pc, #88]	; (8004c3c <HAL_RCC_ClockConfig+0x1c4>)
 8004be2:	4313      	orrs	r3, r2
 8004be4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f003 0308 	and.w	r3, r3, #8
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d009      	beq.n	8004c06 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004bf2:	4b12      	ldr	r3, [pc, #72]	; (8004c3c <HAL_RCC_ClockConfig+0x1c4>)
 8004bf4:	685b      	ldr	r3, [r3, #4]
 8004bf6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	691b      	ldr	r3, [r3, #16]
 8004bfe:	00db      	lsls	r3, r3, #3
 8004c00:	490e      	ldr	r1, [pc, #56]	; (8004c3c <HAL_RCC_ClockConfig+0x1c4>)
 8004c02:	4313      	orrs	r3, r2
 8004c04:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004c06:	f000 f821 	bl	8004c4c <HAL_RCC_GetSysClockFreq>
 8004c0a:	4602      	mov	r2, r0
 8004c0c:	4b0b      	ldr	r3, [pc, #44]	; (8004c3c <HAL_RCC_ClockConfig+0x1c4>)
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	091b      	lsrs	r3, r3, #4
 8004c12:	f003 030f 	and.w	r3, r3, #15
 8004c16:	490a      	ldr	r1, [pc, #40]	; (8004c40 <HAL_RCC_ClockConfig+0x1c8>)
 8004c18:	5ccb      	ldrb	r3, [r1, r3]
 8004c1a:	fa22 f303 	lsr.w	r3, r2, r3
 8004c1e:	4a09      	ldr	r2, [pc, #36]	; (8004c44 <HAL_RCC_ClockConfig+0x1cc>)
 8004c20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004c22:	4b09      	ldr	r3, [pc, #36]	; (8004c48 <HAL_RCC_ClockConfig+0x1d0>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4618      	mov	r0, r3
 8004c28:	f7fe fb60 	bl	80032ec <HAL_InitTick>

  return HAL_OK;
 8004c2c:	2300      	movs	r3, #0
}
 8004c2e:	4618      	mov	r0, r3
 8004c30:	3710      	adds	r7, #16
 8004c32:	46bd      	mov	sp, r7
 8004c34:	bd80      	pop	{r7, pc}
 8004c36:	bf00      	nop
 8004c38:	40022000 	.word	0x40022000
 8004c3c:	40021000 	.word	0x40021000
 8004c40:	0800bdac 	.word	0x0800bdac
 8004c44:	20000000 	.word	0x20000000
 8004c48:	20000004 	.word	0x20000004

08004c4c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c4c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004c50:	b091      	sub	sp, #68	; 0x44
 8004c52:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 8004c54:	4b6a      	ldr	r3, [pc, #424]	; (8004e00 <HAL_RCC_GetSysClockFreq+0x1b4>)
 8004c56:	f107 0414 	add.w	r4, r7, #20
 8004c5a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004c5c:	c407      	stmia	r4!, {r0, r1, r2}
 8004c5e:	8023      	strh	r3, [r4, #0]
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 8004c60:	4b68      	ldr	r3, [pc, #416]	; (8004e04 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004c62:	1d3c      	adds	r4, r7, #4
 8004c64:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004c66:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	637b      	str	r3, [r7, #52]	; 0x34
 8004c6e:	2300      	movs	r3, #0
 8004c70:	633b      	str	r3, [r7, #48]	; 0x30
 8004c72:	2300      	movs	r3, #0
 8004c74:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004c76:	2300      	movs	r3, #0
 8004c78:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t sysclockfreq = 0U;
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	63bb      	str	r3, [r7, #56]	; 0x38
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 8004c7e:	2300      	movs	r3, #0
 8004c80:	62bb      	str	r3, [r7, #40]	; 0x28
 8004c82:	2300      	movs	r3, #0
 8004c84:	627b      	str	r3, [r7, #36]	; 0x24
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004c86:	4b60      	ldr	r3, [pc, #384]	; (8004e08 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	637b      	str	r3, [r7, #52]	; 0x34

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004c8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c8e:	f003 030c 	and.w	r3, r3, #12
 8004c92:	2b04      	cmp	r3, #4
 8004c94:	d002      	beq.n	8004c9c <HAL_RCC_GetSysClockFreq+0x50>
 8004c96:	2b08      	cmp	r3, #8
 8004c98:	d003      	beq.n	8004ca2 <HAL_RCC_GetSysClockFreq+0x56>
 8004c9a:	e0a8      	b.n	8004dee <HAL_RCC_GetSysClockFreq+0x1a2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004c9c:	4b5b      	ldr	r3, [pc, #364]	; (8004e0c <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004c9e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004ca0:	e0a8      	b.n	8004df4 <HAL_RCC_GetSysClockFreq+0x1a8>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004ca2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ca4:	0c9b      	lsrs	r3, r3, #18
 8004ca6:	f003 030f 	and.w	r3, r3, #15
 8004caa:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8004cae:	4413      	add	r3, r2
 8004cb0:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8004cb4:	62fb      	str	r3, [r7, #44]	; 0x2c
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004cb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004cb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	f000 808e 	beq.w	8004dde <HAL_RCC_GetSysClockFreq+0x192>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8004cc2:	4b51      	ldr	r3, [pc, #324]	; (8004e08 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004cc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cc6:	f003 030f 	and.w	r3, r3, #15
 8004cca:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8004cce:	4413      	add	r3, r2
 8004cd0:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 8004cd4:	633b      	str	r3, [r7, #48]	; 0x30
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 8004cd6:	4b4c      	ldr	r3, [pc, #304]	; (8004e08 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004cd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cda:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d06b      	beq.n	8004dba <HAL_RCC_GetSysClockFreq+0x16e>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8004ce2:	4b49      	ldr	r3, [pc, #292]	; (8004e08 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004ce4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ce6:	091b      	lsrs	r3, r3, #4
 8004ce8:	f003 030f 	and.w	r3, r3, #15
 8004cec:	3301      	adds	r3, #1
 8004cee:	62bb      	str	r3, [r7, #40]	; 0x28
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8004cf0:	4b45      	ldr	r3, [pc, #276]	; (8004e08 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004cf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cf4:	0a1b      	lsrs	r3, r3, #8
 8004cf6:	f003 030f 	and.w	r3, r3, #15
 8004cfa:	3302      	adds	r3, #2
 8004cfc:	627b      	str	r3, [r7, #36]	; 0x24
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 8004cfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d00:	4618      	mov	r0, r3
 8004d02:	f04f 0100 	mov.w	r1, #0
 8004d06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d08:	461a      	mov	r2, r3
 8004d0a:	f04f 0300 	mov.w	r3, #0
 8004d0e:	fb02 f501 	mul.w	r5, r2, r1
 8004d12:	fb00 f403 	mul.w	r4, r0, r3
 8004d16:	192e      	adds	r6, r5, r4
 8004d18:	fba0 4502 	umull	r4, r5, r0, r2
 8004d1c:	1973      	adds	r3, r6, r5
 8004d1e:	461d      	mov	r5, r3
 8004d20:	4620      	mov	r0, r4
 8004d22:	4629      	mov	r1, r5
 8004d24:	f04f 0200 	mov.w	r2, #0
 8004d28:	f04f 0300 	mov.w	r3, #0
 8004d2c:	014b      	lsls	r3, r1, #5
 8004d2e:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004d32:	0142      	lsls	r2, r0, #5
 8004d34:	4610      	mov	r0, r2
 8004d36:	4619      	mov	r1, r3
 8004d38:	1b00      	subs	r0, r0, r4
 8004d3a:	eb61 0105 	sbc.w	r1, r1, r5
 8004d3e:	f04f 0200 	mov.w	r2, #0
 8004d42:	f04f 0300 	mov.w	r3, #0
 8004d46:	018b      	lsls	r3, r1, #6
 8004d48:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004d4c:	0182      	lsls	r2, r0, #6
 8004d4e:	1a12      	subs	r2, r2, r0
 8004d50:	eb63 0301 	sbc.w	r3, r3, r1
 8004d54:	f04f 0000 	mov.w	r0, #0
 8004d58:	f04f 0100 	mov.w	r1, #0
 8004d5c:	00d9      	lsls	r1, r3, #3
 8004d5e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004d62:	00d0      	lsls	r0, r2, #3
 8004d64:	4602      	mov	r2, r0
 8004d66:	460b      	mov	r3, r1
 8004d68:	1912      	adds	r2, r2, r4
 8004d6a:	eb45 0303 	adc.w	r3, r5, r3
 8004d6e:	f04f 0000 	mov.w	r0, #0
 8004d72:	f04f 0100 	mov.w	r1, #0
 8004d76:	0299      	lsls	r1, r3, #10
 8004d78:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004d7c:	0290      	lsls	r0, r2, #10
 8004d7e:	4602      	mov	r2, r0
 8004d80:	460b      	mov	r3, r1
 8004d82:	4690      	mov	r8, r2
 8004d84:	4699      	mov	r9, r3
 8004d86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d88:	4618      	mov	r0, r3
 8004d8a:	f04f 0100 	mov.w	r1, #0
 8004d8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d90:	461a      	mov	r2, r3
 8004d92:	f04f 0300 	mov.w	r3, #0
 8004d96:	fb02 f501 	mul.w	r5, r2, r1
 8004d9a:	fb00 f403 	mul.w	r4, r0, r3
 8004d9e:	442c      	add	r4, r5
 8004da0:	fba0 2302 	umull	r2, r3, r0, r2
 8004da4:	18e1      	adds	r1, r4, r3
 8004da6:	460b      	mov	r3, r1
 8004da8:	4640      	mov	r0, r8
 8004daa:	4649      	mov	r1, r9
 8004dac:	f7fc f980 	bl	80010b0 <__aeabi_uldivmod>
 8004db0:	4602      	mov	r2, r0
 8004db2:	460b      	mov	r3, r1
 8004db4:	4613      	mov	r3, r2
 8004db6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004db8:	e007      	b.n	8004dca <HAL_RCC_GetSysClockFreq+0x17e>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 8004dba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004dbc:	4a13      	ldr	r2, [pc, #76]	; (8004e0c <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004dbe:	fb02 f203 	mul.w	r2, r2, r3
 8004dc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dc8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 8004dca:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8004dce:	461a      	mov	r2, r3
 8004dd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d108      	bne.n	8004de8 <HAL_RCC_GetSysClockFreq+0x19c>
        {
          pllclk = pllclk / 2;
 8004dd6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004dd8:	085b      	lsrs	r3, r3, #1
 8004dda:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004ddc:	e004      	b.n	8004de8 <HAL_RCC_GetSysClockFreq+0x19c>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004dde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004de0:	4a0b      	ldr	r2, [pc, #44]	; (8004e10 <HAL_RCC_GetSysClockFreq+0x1c4>)
 8004de2:	fb02 f303 	mul.w	r3, r2, r3
 8004de6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      sysclockfreq = pllclk;
 8004de8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004dea:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004dec:	e002      	b.n	8004df4 <HAL_RCC_GetSysClockFreq+0x1a8>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004dee:	4b09      	ldr	r3, [pc, #36]	; (8004e14 <HAL_RCC_GetSysClockFreq+0x1c8>)
 8004df0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004df2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004df4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004df6:	4618      	mov	r0, r3
 8004df8:	3744      	adds	r7, #68	; 0x44
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004e00:	0800bd80 	.word	0x0800bd80
 8004e04:	0800bd90 	.word	0x0800bd90
 8004e08:	40021000 	.word	0x40021000
 8004e0c:	00f42400 	.word	0x00f42400
 8004e10:	003d0900 	.word	0x003d0900
 8004e14:	007a1200 	.word	0x007a1200

08004e18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e18:	b480      	push	{r7}
 8004e1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e1c:	4b02      	ldr	r3, [pc, #8]	; (8004e28 <HAL_RCC_GetHCLKFreq+0x10>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
}
 8004e20:	4618      	mov	r0, r3
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bc80      	pop	{r7}
 8004e26:	4770      	bx	lr
 8004e28:	20000000 	.word	0x20000000

08004e2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004e30:	f7ff fff2 	bl	8004e18 <HAL_RCC_GetHCLKFreq>
 8004e34:	4602      	mov	r2, r0
 8004e36:	4b05      	ldr	r3, [pc, #20]	; (8004e4c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	0a1b      	lsrs	r3, r3, #8
 8004e3c:	f003 0307 	and.w	r3, r3, #7
 8004e40:	4903      	ldr	r1, [pc, #12]	; (8004e50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e42:	5ccb      	ldrb	r3, [r1, r3]
 8004e44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e48:	4618      	mov	r0, r3
 8004e4a:	bd80      	pop	{r7, pc}
 8004e4c:	40021000 	.word	0x40021000
 8004e50:	0800bdbc 	.word	0x0800bdbc

08004e54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004e58:	f7ff ffde 	bl	8004e18 <HAL_RCC_GetHCLKFreq>
 8004e5c:	4602      	mov	r2, r0
 8004e5e:	4b05      	ldr	r3, [pc, #20]	; (8004e74 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	0adb      	lsrs	r3, r3, #11
 8004e64:	f003 0307 	and.w	r3, r3, #7
 8004e68:	4903      	ldr	r1, [pc, #12]	; (8004e78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e6a:	5ccb      	ldrb	r3, [r1, r3]
 8004e6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e70:	4618      	mov	r0, r3
 8004e72:	bd80      	pop	{r7, pc}
 8004e74:	40021000 	.word	0x40021000
 8004e78:	0800bdbc 	.word	0x0800bdbc

08004e7c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	b085      	sub	sp, #20
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004e84:	4b0a      	ldr	r3, [pc, #40]	; (8004eb0 <RCC_Delay+0x34>)
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4a0a      	ldr	r2, [pc, #40]	; (8004eb4 <RCC_Delay+0x38>)
 8004e8a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e8e:	0a5b      	lsrs	r3, r3, #9
 8004e90:	687a      	ldr	r2, [r7, #4]
 8004e92:	fb02 f303 	mul.w	r3, r2, r3
 8004e96:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004e98:	bf00      	nop
  }
  while (Delay --);
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	1e5a      	subs	r2, r3, #1
 8004e9e:	60fa      	str	r2, [r7, #12]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d1f9      	bne.n	8004e98 <RCC_Delay+0x1c>
}
 8004ea4:	bf00      	nop
 8004ea6:	bf00      	nop
 8004ea8:	3714      	adds	r7, #20
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bc80      	pop	{r7}
 8004eae:	4770      	bx	lr
 8004eb0:	20000000 	.word	0x20000000
 8004eb4:	10624dd3 	.word	0x10624dd3

08004eb8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b088      	sub	sp, #32
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	617b      	str	r3, [r7, #20]
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	613b      	str	r3, [r7, #16]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
 8004ec8:	2300      	movs	r3, #0
 8004eca:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f003 0301 	and.w	r3, r3, #1
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d07d      	beq.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  {
    FlagStatus pwrclkchanged = RESET;
 8004ed8:	2300      	movs	r3, #0
 8004eda:	76fb      	strb	r3, [r7, #27]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004edc:	4b8b      	ldr	r3, [pc, #556]	; (800510c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004ede:	69db      	ldr	r3, [r3, #28]
 8004ee0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d10d      	bne.n	8004f04 <HAL_RCCEx_PeriphCLKConfig+0x4c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ee8:	4b88      	ldr	r3, [pc, #544]	; (800510c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004eea:	69db      	ldr	r3, [r3, #28]
 8004eec:	4a87      	ldr	r2, [pc, #540]	; (800510c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004eee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ef2:	61d3      	str	r3, [r2, #28]
 8004ef4:	4b85      	ldr	r3, [pc, #532]	; (800510c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004ef6:	69db      	ldr	r3, [r3, #28]
 8004ef8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004efc:	60fb      	str	r3, [r7, #12]
 8004efe:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004f00:	2301      	movs	r3, #1
 8004f02:	76fb      	strb	r3, [r7, #27]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f04:	4b82      	ldr	r3, [pc, #520]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d118      	bne.n	8004f42 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f10:	4b7f      	ldr	r3, [pc, #508]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	4a7e      	ldr	r2, [pc, #504]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004f16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f1a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f1c:	f7fe fa28 	bl	8003370 <HAL_GetTick>
 8004f20:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f22:	e008      	b.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f24:	f7fe fa24 	bl	8003370 <HAL_GetTick>
 8004f28:	4602      	mov	r2, r0
 8004f2a:	697b      	ldr	r3, [r7, #20]
 8004f2c:	1ad3      	subs	r3, r2, r3
 8004f2e:	2b64      	cmp	r3, #100	; 0x64
 8004f30:	d901      	bls.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        {
          return HAL_TIMEOUT;
 8004f32:	2303      	movs	r3, #3
 8004f34:	e0e5      	b.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f36:	4b76      	ldr	r3, [pc, #472]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d0f0      	beq.n	8004f24 <HAL_RCCEx_PeriphCLKConfig+0x6c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004f42:	4b72      	ldr	r3, [pc, #456]	; (800510c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004f44:	6a1b      	ldr	r3, [r3, #32]
 8004f46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f4a:	613b      	str	r3, [r7, #16]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004f4c:	693b      	ldr	r3, [r7, #16]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d02e      	beq.n	8004fb0 <HAL_RCCEx_PeriphCLKConfig+0xf8>
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f5a:	693a      	ldr	r2, [r7, #16]
 8004f5c:	429a      	cmp	r2, r3
 8004f5e:	d027      	beq.n	8004fb0 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004f60:	4b6a      	ldr	r3, [pc, #424]	; (800510c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004f62:	6a1b      	ldr	r3, [r3, #32]
 8004f64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f68:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004f6a:	4b6a      	ldr	r3, [pc, #424]	; (8005114 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004f6c:	2201      	movs	r2, #1
 8004f6e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004f70:	4b68      	ldr	r3, [pc, #416]	; (8005114 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004f72:	2200      	movs	r2, #0
 8004f74:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004f76:	4a65      	ldr	r2, [pc, #404]	; (800510c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004f78:	693b      	ldr	r3, [r7, #16]
 8004f7a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004f7c:	693b      	ldr	r3, [r7, #16]
 8004f7e:	f003 0301 	and.w	r3, r3, #1
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d014      	beq.n	8004fb0 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f86:	f7fe f9f3 	bl	8003370 <HAL_GetTick>
 8004f8a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f8c:	e00a      	b.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0xec>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f8e:	f7fe f9ef 	bl	8003370 <HAL_GetTick>
 8004f92:	4602      	mov	r2, r0
 8004f94:	697b      	ldr	r3, [r7, #20]
 8004f96:	1ad3      	subs	r3, r2, r3
 8004f98:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d901      	bls.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0xec>
          {
            return HAL_TIMEOUT;
 8004fa0:	2303      	movs	r3, #3
 8004fa2:	e0ae      	b.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0x24a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fa4:	4b59      	ldr	r3, [pc, #356]	; (800510c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004fa6:	6a1b      	ldr	r3, [r3, #32]
 8004fa8:	f003 0302 	and.w	r3, r3, #2
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d0ee      	beq.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0xd6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004fb0:	4b56      	ldr	r3, [pc, #344]	; (800510c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004fb2:	6a1b      	ldr	r3, [r3, #32]
 8004fb4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	685b      	ldr	r3, [r3, #4]
 8004fbc:	4953      	ldr	r1, [pc, #332]	; (800510c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004fc2:	7efb      	ldrb	r3, [r7, #27]
 8004fc4:	2b01      	cmp	r3, #1
 8004fc6:	d105      	bne.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004fc8:	4b50      	ldr	r3, [pc, #320]	; (800510c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004fca:	69db      	ldr	r3, [r3, #28]
 8004fcc:	4a4f      	ldr	r2, [pc, #316]	; (800510c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004fce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004fd2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f003 0302 	and.w	r3, r3, #2
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d008      	beq.n	8004ff2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004fe0:	4b4a      	ldr	r3, [pc, #296]	; (800510c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004fe2:	685b      	ldr	r3, [r3, #4]
 8004fe4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	689b      	ldr	r3, [r3, #8]
 8004fec:	4947      	ldr	r1, [pc, #284]	; (800510c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	604b      	str	r3, [r1, #4]
  }

#if defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ I2S2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f003 0304 	and.w	r3, r3, #4
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d008      	beq.n	8005010 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8004ffe:	4b43      	ldr	r3, [pc, #268]	; (800510c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005000:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005002:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	68db      	ldr	r3, [r3, #12]
 800500a:	4940      	ldr	r1, [pc, #256]	; (800510c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800500c:	4313      	orrs	r3, r2
 800500e:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

  /*------------------------------ I2S3 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S3) == RCC_PERIPHCLK_I2S3)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f003 0308 	and.w	r3, r3, #8
 8005018:	2b00      	cmp	r3, #0
 800501a:	d008      	beq.n	800502e <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S3CLKSOURCE(PeriphClkInit->I2s3ClockSelection));

    /* Configure the I2S3 clock source */
    __HAL_RCC_I2S3_CONFIG(PeriphClkInit->I2s3ClockSelection);
 800501c:	4b3b      	ldr	r3, [pc, #236]	; (800510c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800501e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005020:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	691b      	ldr	r3, [r3, #16]
 8005028:	4938      	ldr	r1, [pc, #224]	; (800510c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800502a:	4313      	orrs	r3, r2
 800502c:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

  /*------------------------------ PLL I2S Configuration ----------------------*/
  /* Check that PLLI2S need to be enabled */
  if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S2SRC) || HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S3SRC))
 800502e:	4b37      	ldr	r3, [pc, #220]	; (800510c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005030:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005032:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005036:	2b00      	cmp	r3, #0
 8005038:	d105      	bne.n	8005046 <HAL_RCCEx_PeriphCLKConfig+0x18e>
 800503a:	4b34      	ldr	r3, [pc, #208]	; (800510c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800503c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800503e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005042:	2b00      	cmp	r3, #0
 8005044:	d001      	beq.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Update flag to indicate that PLL I2S should be active */
    pllactive = 1;
 8005046:	2301      	movs	r3, #1
 8005048:	61fb      	str	r3, [r7, #28]
  }

  /* Check if PLL I2S need to be enabled */
  if (pllactive == 1)
 800504a:	69fb      	ldr	r3, [r7, #28]
 800504c:	2b01      	cmp	r3, #1
 800504e:	d148      	bne.n	80050e2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
  {
    /* Enable PLL I2S only if not active */
    if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_PLL3ON))
 8005050:	4b2e      	ldr	r3, [pc, #184]	; (800510c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005058:	2b00      	cmp	r3, #0
 800505a:	d138      	bne.n	80050ce <HAL_RCCEx_PeriphCLKConfig+0x216>
      assert_param(IS_RCC_PLLI2S_MUL(PeriphClkInit->PLLI2S.PLLI2SMUL));
      assert_param(IS_RCC_HSE_PREDIV2(PeriphClkInit->PLLI2S.HSEPrediv2Value));

      /* Prediv2 can be written only when the PLL2 is disabled. */
      /* Return an error only if new value is different from the programmed value */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 800505c:	4b2b      	ldr	r3, [pc, #172]	; (800510c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005064:	2b00      	cmp	r3, #0
 8005066:	d009      	beq.n	800507c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
          (__HAL_RCC_HSE_GET_PREDIV2() != PeriphClkInit->PLLI2S.HSEPrediv2Value))
 8005068:	4b28      	ldr	r3, [pc, #160]	; (800510c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800506a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800506c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	699b      	ldr	r3, [r3, #24]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 8005074:	429a      	cmp	r2, r3
 8005076:	d001      	beq.n	800507c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
      {
        return HAL_ERROR;
 8005078:	2301      	movs	r3, #1
 800507a:	e042      	b.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      }

      /* Configure the HSE prediv2 factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV2_CONFIG(PeriphClkInit->PLLI2S.HSEPrediv2Value);
 800507c:	4b23      	ldr	r3, [pc, #140]	; (800510c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800507e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005080:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	699b      	ldr	r3, [r3, #24]
 8005088:	4920      	ldr	r1, [pc, #128]	; (800510c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800508a:	4313      	orrs	r3, r2
 800508c:	62cb      	str	r3, [r1, #44]	; 0x2c

      /* Configure the main PLLI2S multiplication factors. */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SMUL);
 800508e:	4b1f      	ldr	r3, [pc, #124]	; (800510c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005090:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005092:	f423 4270 	bic.w	r2, r3, #61440	; 0xf000
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	695b      	ldr	r3, [r3, #20]
 800509a:	491c      	ldr	r1, [pc, #112]	; (800510c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800509c:	4313      	orrs	r3, r2
 800509e:	62cb      	str	r3, [r1, #44]	; 0x2c

      /* Enable the main PLLI2S. */
      __HAL_RCC_PLLI2S_ENABLE();
 80050a0:	4b1d      	ldr	r3, [pc, #116]	; (8005118 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050a2:	2201      	movs	r2, #1
 80050a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050a6:	f7fe f963 	bl	8003370 <HAL_GetTick>
 80050aa:	6178      	str	r0, [r7, #20]

      /* Wait till PLLI2S is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80050ac:	e008      	b.n	80050c0 <HAL_RCCEx_PeriphCLKConfig+0x208>
      {
        if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80050ae:	f7fe f95f 	bl	8003370 <HAL_GetTick>
 80050b2:	4602      	mov	r2, r0
 80050b4:	697b      	ldr	r3, [r7, #20]
 80050b6:	1ad3      	subs	r3, r2, r3
 80050b8:	2b64      	cmp	r3, #100	; 0x64
 80050ba:	d901      	bls.n	80050c0 <HAL_RCCEx_PeriphCLKConfig+0x208>
        {
          return HAL_TIMEOUT;
 80050bc:	2303      	movs	r3, #3
 80050be:	e020      	b.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80050c0:	4b12      	ldr	r3, [pc, #72]	; (800510c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d0f0      	beq.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 80050cc:	e009      	b.n	80050e2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
      }
    }
    else
    {
      /* Return an error only if user wants to change the PLLI2SMUL whereas PLLI2S is active */
      if (READ_BIT(RCC->CFGR2, RCC_CFGR2_PLL3MUL) != PeriphClkInit->PLLI2S.PLLI2SMUL)
 80050ce:	4b0f      	ldr	r3, [pc, #60]	; (800510c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80050d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050d2:	f403 4270 	and.w	r2, r3, #61440	; 0xf000
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	695b      	ldr	r3, [r3, #20]
 80050da:	429a      	cmp	r2, r3
 80050dc:	d001      	beq.n	80050e2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
      {
        return HAL_ERROR;
 80050de:	2301      	movs	r3, #1
 80050e0:	e00f      	b.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0x24a>

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f003 0310 	and.w	r3, r3, #16
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d008      	beq.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80050ee:	4b07      	ldr	r3, [pc, #28]	; (800510c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	69db      	ldr	r3, [r3, #28]
 80050fa:	4904      	ldr	r1, [pc, #16]	; (800510c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80050fc:	4313      	orrs	r3, r2
 80050fe:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005100:	2300      	movs	r3, #0
}
 8005102:	4618      	mov	r0, r3
 8005104:	3720      	adds	r7, #32
 8005106:	46bd      	mov	sp, r7
 8005108:	bd80      	pop	{r7, pc}
 800510a:	bf00      	nop
 800510c:	40021000 	.word	0x40021000
 8005110:	40007000 	.word	0x40007000
 8005114:	42420440 	.word	0x42420440
 8005118:	42420070 	.word	0x42420070

0800511c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	b082      	sub	sp, #8
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d101      	bne.n	800512e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800512a:	2301      	movs	r3, #1
 800512c:	e076      	b.n	800521c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005132:	2b00      	cmp	r3, #0
 8005134:	d108      	bne.n	8005148 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	685b      	ldr	r3, [r3, #4]
 800513a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800513e:	d009      	beq.n	8005154 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2200      	movs	r2, #0
 8005144:	61da      	str	r2, [r3, #28]
 8005146:	e005      	b.n	8005154 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2200      	movs	r2, #0
 800514c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2200      	movs	r2, #0
 8005152:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2200      	movs	r2, #0
 8005158:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005160:	b2db      	uxtb	r3, r3
 8005162:	2b00      	cmp	r3, #0
 8005164:	d106      	bne.n	8005174 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2200      	movs	r2, #0
 800516a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800516e:	6878      	ldr	r0, [r7, #4]
 8005170:	f7fd fae8 	bl	8002744 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2202      	movs	r2, #2
 8005178:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	681a      	ldr	r2, [r3, #0]
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800518a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	685b      	ldr	r3, [r3, #4]
 8005190:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	689b      	ldr	r3, [r3, #8]
 8005198:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800519c:	431a      	orrs	r2, r3
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	68db      	ldr	r3, [r3, #12]
 80051a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80051a6:	431a      	orrs	r2, r3
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	691b      	ldr	r3, [r3, #16]
 80051ac:	f003 0302 	and.w	r3, r3, #2
 80051b0:	431a      	orrs	r2, r3
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	695b      	ldr	r3, [r3, #20]
 80051b6:	f003 0301 	and.w	r3, r3, #1
 80051ba:	431a      	orrs	r2, r3
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	699b      	ldr	r3, [r3, #24]
 80051c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80051c4:	431a      	orrs	r2, r3
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	69db      	ldr	r3, [r3, #28]
 80051ca:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80051ce:	431a      	orrs	r2, r3
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6a1b      	ldr	r3, [r3, #32]
 80051d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051d8:	ea42 0103 	orr.w	r1, r2, r3
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051e0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	430a      	orrs	r2, r1
 80051ea:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	699b      	ldr	r3, [r3, #24]
 80051f0:	0c1a      	lsrs	r2, r3, #16
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f002 0204 	and.w	r2, r2, #4
 80051fa:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	69da      	ldr	r2, [r3, #28]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800520a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2200      	movs	r2, #0
 8005210:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2201      	movs	r2, #1
 8005216:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800521a:	2300      	movs	r3, #0
}
 800521c:	4618      	mov	r0, r3
 800521e:	3708      	adds	r7, #8
 8005220:	46bd      	mov	sp, r7
 8005222:	bd80      	pop	{r7, pc}

08005224 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b088      	sub	sp, #32
 8005228:	af00      	add	r7, sp, #0
 800522a:	60f8      	str	r0, [r7, #12]
 800522c:	60b9      	str	r1, [r7, #8]
 800522e:	603b      	str	r3, [r7, #0]
 8005230:	4613      	mov	r3, r2
 8005232:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005234:	2300      	movs	r3, #0
 8005236:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800523e:	2b01      	cmp	r3, #1
 8005240:	d101      	bne.n	8005246 <HAL_SPI_Transmit+0x22>
 8005242:	2302      	movs	r3, #2
 8005244:	e126      	b.n	8005494 <HAL_SPI_Transmit+0x270>
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	2201      	movs	r2, #1
 800524a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800524e:	f7fe f88f 	bl	8003370 <HAL_GetTick>
 8005252:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005254:	88fb      	ldrh	r3, [r7, #6]
 8005256:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800525e:	b2db      	uxtb	r3, r3
 8005260:	2b01      	cmp	r3, #1
 8005262:	d002      	beq.n	800526a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005264:	2302      	movs	r3, #2
 8005266:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005268:	e10b      	b.n	8005482 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800526a:	68bb      	ldr	r3, [r7, #8]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d002      	beq.n	8005276 <HAL_SPI_Transmit+0x52>
 8005270:	88fb      	ldrh	r3, [r7, #6]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d102      	bne.n	800527c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	77fb      	strb	r3, [r7, #31]
    goto error;
 800527a:	e102      	b.n	8005482 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	2203      	movs	r2, #3
 8005280:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2200      	movs	r2, #0
 8005288:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	68ba      	ldr	r2, [r7, #8]
 800528e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	88fa      	ldrh	r2, [r7, #6]
 8005294:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	88fa      	ldrh	r2, [r7, #6]
 800529a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	2200      	movs	r2, #0
 80052a0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	2200      	movs	r2, #0
 80052a6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	2200      	movs	r2, #0
 80052ac:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	2200      	movs	r2, #0
 80052b2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	2200      	movs	r2, #0
 80052b8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80052c2:	d10f      	bne.n	80052e4 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	681a      	ldr	r2, [r3, #0]
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80052d2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	681a      	ldr	r2, [r3, #0]
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80052e2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052ee:	2b40      	cmp	r3, #64	; 0x40
 80052f0:	d007      	beq.n	8005302 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	681a      	ldr	r2, [r3, #0]
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005300:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	68db      	ldr	r3, [r3, #12]
 8005306:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800530a:	d14b      	bne.n	80053a4 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d002      	beq.n	800531a <HAL_SPI_Transmit+0xf6>
 8005314:	8afb      	ldrh	r3, [r7, #22]
 8005316:	2b01      	cmp	r3, #1
 8005318:	d13e      	bne.n	8005398 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800531e:	881a      	ldrh	r2, [r3, #0]
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800532a:	1c9a      	adds	r2, r3, #2
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005334:	b29b      	uxth	r3, r3
 8005336:	3b01      	subs	r3, #1
 8005338:	b29a      	uxth	r2, r3
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800533e:	e02b      	b.n	8005398 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	689b      	ldr	r3, [r3, #8]
 8005346:	f003 0302 	and.w	r3, r3, #2
 800534a:	2b02      	cmp	r3, #2
 800534c:	d112      	bne.n	8005374 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005352:	881a      	ldrh	r2, [r3, #0]
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800535e:	1c9a      	adds	r2, r3, #2
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005368:	b29b      	uxth	r3, r3
 800536a:	3b01      	subs	r3, #1
 800536c:	b29a      	uxth	r2, r3
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	86da      	strh	r2, [r3, #54]	; 0x36
 8005372:	e011      	b.n	8005398 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005374:	f7fd fffc 	bl	8003370 <HAL_GetTick>
 8005378:	4602      	mov	r2, r0
 800537a:	69bb      	ldr	r3, [r7, #24]
 800537c:	1ad3      	subs	r3, r2, r3
 800537e:	683a      	ldr	r2, [r7, #0]
 8005380:	429a      	cmp	r2, r3
 8005382:	d803      	bhi.n	800538c <HAL_SPI_Transmit+0x168>
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	f1b3 3fff 	cmp.w	r3, #4294967295
 800538a:	d102      	bne.n	8005392 <HAL_SPI_Transmit+0x16e>
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d102      	bne.n	8005398 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005392:	2303      	movs	r3, #3
 8005394:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005396:	e074      	b.n	8005482 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800539c:	b29b      	uxth	r3, r3
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d1ce      	bne.n	8005340 <HAL_SPI_Transmit+0x11c>
 80053a2:	e04c      	b.n	800543e <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	685b      	ldr	r3, [r3, #4]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d002      	beq.n	80053b2 <HAL_SPI_Transmit+0x18e>
 80053ac:	8afb      	ldrh	r3, [r7, #22]
 80053ae:	2b01      	cmp	r3, #1
 80053b0:	d140      	bne.n	8005434 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	330c      	adds	r3, #12
 80053bc:	7812      	ldrb	r2, [r2, #0]
 80053be:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053c4:	1c5a      	adds	r2, r3, #1
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80053ce:	b29b      	uxth	r3, r3
 80053d0:	3b01      	subs	r3, #1
 80053d2:	b29a      	uxth	r2, r3
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80053d8:	e02c      	b.n	8005434 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	689b      	ldr	r3, [r3, #8]
 80053e0:	f003 0302 	and.w	r3, r3, #2
 80053e4:	2b02      	cmp	r3, #2
 80053e6:	d113      	bne.n	8005410 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	330c      	adds	r3, #12
 80053f2:	7812      	ldrb	r2, [r2, #0]
 80053f4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053fa:	1c5a      	adds	r2, r3, #1
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005404:	b29b      	uxth	r3, r3
 8005406:	3b01      	subs	r3, #1
 8005408:	b29a      	uxth	r2, r3
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	86da      	strh	r2, [r3, #54]	; 0x36
 800540e:	e011      	b.n	8005434 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005410:	f7fd ffae 	bl	8003370 <HAL_GetTick>
 8005414:	4602      	mov	r2, r0
 8005416:	69bb      	ldr	r3, [r7, #24]
 8005418:	1ad3      	subs	r3, r2, r3
 800541a:	683a      	ldr	r2, [r7, #0]
 800541c:	429a      	cmp	r2, r3
 800541e:	d803      	bhi.n	8005428 <HAL_SPI_Transmit+0x204>
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005426:	d102      	bne.n	800542e <HAL_SPI_Transmit+0x20a>
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d102      	bne.n	8005434 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800542e:	2303      	movs	r3, #3
 8005430:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005432:	e026      	b.n	8005482 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005438:	b29b      	uxth	r3, r3
 800543a:	2b00      	cmp	r3, #0
 800543c:	d1cd      	bne.n	80053da <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800543e:	69ba      	ldr	r2, [r7, #24]
 8005440:	6839      	ldr	r1, [r7, #0]
 8005442:	68f8      	ldr	r0, [r7, #12]
 8005444:	f000 fa54 	bl	80058f0 <SPI_EndRxTxTransaction>
 8005448:	4603      	mov	r3, r0
 800544a:	2b00      	cmp	r3, #0
 800544c:	d002      	beq.n	8005454 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	2220      	movs	r2, #32
 8005452:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	689b      	ldr	r3, [r3, #8]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d10a      	bne.n	8005472 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800545c:	2300      	movs	r3, #0
 800545e:	613b      	str	r3, [r7, #16]
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	68db      	ldr	r3, [r3, #12]
 8005466:	613b      	str	r3, [r7, #16]
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	689b      	ldr	r3, [r3, #8]
 800546e:	613b      	str	r3, [r7, #16]
 8005470:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005476:	2b00      	cmp	r3, #0
 8005478:	d002      	beq.n	8005480 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800547a:	2301      	movs	r3, #1
 800547c:	77fb      	strb	r3, [r7, #31]
 800547e:	e000      	b.n	8005482 <HAL_SPI_Transmit+0x25e>
  }

error:
 8005480:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	2201      	movs	r2, #1
 8005486:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	2200      	movs	r2, #0
 800548e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005492:	7ffb      	ldrb	r3, [r7, #31]
}
 8005494:	4618      	mov	r0, r3
 8005496:	3720      	adds	r7, #32
 8005498:	46bd      	mov	sp, r7
 800549a:	bd80      	pop	{r7, pc}

0800549c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b08c      	sub	sp, #48	; 0x30
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	60f8      	str	r0, [r7, #12]
 80054a4:	60b9      	str	r1, [r7, #8]
 80054a6:	607a      	str	r2, [r7, #4]
 80054a8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80054aa:	2301      	movs	r3, #1
 80054ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80054ae:	2300      	movs	r3, #0
 80054b0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80054ba:	2b01      	cmp	r3, #1
 80054bc:	d101      	bne.n	80054c2 <HAL_SPI_TransmitReceive+0x26>
 80054be:	2302      	movs	r3, #2
 80054c0:	e18a      	b.n	80057d8 <HAL_SPI_TransmitReceive+0x33c>
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	2201      	movs	r2, #1
 80054c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80054ca:	f7fd ff51 	bl	8003370 <HAL_GetTick>
 80054ce:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80054d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80054e0:	887b      	ldrh	r3, [r7, #2]
 80054e2:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80054e4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80054e8:	2b01      	cmp	r3, #1
 80054ea:	d00f      	beq.n	800550c <HAL_SPI_TransmitReceive+0x70>
 80054ec:	69fb      	ldr	r3, [r7, #28]
 80054ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80054f2:	d107      	bne.n	8005504 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	689b      	ldr	r3, [r3, #8]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d103      	bne.n	8005504 <HAL_SPI_TransmitReceive+0x68>
 80054fc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005500:	2b04      	cmp	r3, #4
 8005502:	d003      	beq.n	800550c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005504:	2302      	movs	r3, #2
 8005506:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800550a:	e15b      	b.n	80057c4 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d005      	beq.n	800551e <HAL_SPI_TransmitReceive+0x82>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d002      	beq.n	800551e <HAL_SPI_TransmitReceive+0x82>
 8005518:	887b      	ldrh	r3, [r7, #2]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d103      	bne.n	8005526 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800551e:	2301      	movs	r3, #1
 8005520:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005524:	e14e      	b.n	80057c4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800552c:	b2db      	uxtb	r3, r3
 800552e:	2b04      	cmp	r3, #4
 8005530:	d003      	beq.n	800553a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	2205      	movs	r2, #5
 8005536:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	2200      	movs	r2, #0
 800553e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	687a      	ldr	r2, [r7, #4]
 8005544:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	887a      	ldrh	r2, [r7, #2]
 800554a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	887a      	ldrh	r2, [r7, #2]
 8005550:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	68ba      	ldr	r2, [r7, #8]
 8005556:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	887a      	ldrh	r2, [r7, #2]
 800555c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	887a      	ldrh	r2, [r7, #2]
 8005562:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	2200      	movs	r2, #0
 8005568:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	2200      	movs	r2, #0
 800556e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800557a:	2b40      	cmp	r3, #64	; 0x40
 800557c:	d007      	beq.n	800558e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	681a      	ldr	r2, [r3, #0]
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800558c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	68db      	ldr	r3, [r3, #12]
 8005592:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005596:	d178      	bne.n	800568a <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	685b      	ldr	r3, [r3, #4]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d002      	beq.n	80055a6 <HAL_SPI_TransmitReceive+0x10a>
 80055a0:	8b7b      	ldrh	r3, [r7, #26]
 80055a2:	2b01      	cmp	r3, #1
 80055a4:	d166      	bne.n	8005674 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055aa:	881a      	ldrh	r2, [r3, #0]
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055b6:	1c9a      	adds	r2, r3, #2
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055c0:	b29b      	uxth	r3, r3
 80055c2:	3b01      	subs	r3, #1
 80055c4:	b29a      	uxth	r2, r3
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80055ca:	e053      	b.n	8005674 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	689b      	ldr	r3, [r3, #8]
 80055d2:	f003 0302 	and.w	r3, r3, #2
 80055d6:	2b02      	cmp	r3, #2
 80055d8:	d11b      	bne.n	8005612 <HAL_SPI_TransmitReceive+0x176>
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055de:	b29b      	uxth	r3, r3
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d016      	beq.n	8005612 <HAL_SPI_TransmitReceive+0x176>
 80055e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055e6:	2b01      	cmp	r3, #1
 80055e8:	d113      	bne.n	8005612 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055ee:	881a      	ldrh	r2, [r3, #0]
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055fa:	1c9a      	adds	r2, r3, #2
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005604:	b29b      	uxth	r3, r3
 8005606:	3b01      	subs	r3, #1
 8005608:	b29a      	uxth	r2, r3
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800560e:	2300      	movs	r3, #0
 8005610:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	689b      	ldr	r3, [r3, #8]
 8005618:	f003 0301 	and.w	r3, r3, #1
 800561c:	2b01      	cmp	r3, #1
 800561e:	d119      	bne.n	8005654 <HAL_SPI_TransmitReceive+0x1b8>
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005624:	b29b      	uxth	r3, r3
 8005626:	2b00      	cmp	r3, #0
 8005628:	d014      	beq.n	8005654 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	68da      	ldr	r2, [r3, #12]
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005634:	b292      	uxth	r2, r2
 8005636:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800563c:	1c9a      	adds	r2, r3, #2
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005646:	b29b      	uxth	r3, r3
 8005648:	3b01      	subs	r3, #1
 800564a:	b29a      	uxth	r2, r3
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005650:	2301      	movs	r3, #1
 8005652:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005654:	f7fd fe8c 	bl	8003370 <HAL_GetTick>
 8005658:	4602      	mov	r2, r0
 800565a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800565c:	1ad3      	subs	r3, r2, r3
 800565e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005660:	429a      	cmp	r2, r3
 8005662:	d807      	bhi.n	8005674 <HAL_SPI_TransmitReceive+0x1d8>
 8005664:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005666:	f1b3 3fff 	cmp.w	r3, #4294967295
 800566a:	d003      	beq.n	8005674 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800566c:	2303      	movs	r3, #3
 800566e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005672:	e0a7      	b.n	80057c4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005678:	b29b      	uxth	r3, r3
 800567a:	2b00      	cmp	r3, #0
 800567c:	d1a6      	bne.n	80055cc <HAL_SPI_TransmitReceive+0x130>
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005682:	b29b      	uxth	r3, r3
 8005684:	2b00      	cmp	r3, #0
 8005686:	d1a1      	bne.n	80055cc <HAL_SPI_TransmitReceive+0x130>
 8005688:	e07c      	b.n	8005784 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	685b      	ldr	r3, [r3, #4]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d002      	beq.n	8005698 <HAL_SPI_TransmitReceive+0x1fc>
 8005692:	8b7b      	ldrh	r3, [r7, #26]
 8005694:	2b01      	cmp	r3, #1
 8005696:	d16b      	bne.n	8005770 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	330c      	adds	r3, #12
 80056a2:	7812      	ldrb	r2, [r2, #0]
 80056a4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056aa:	1c5a      	adds	r2, r3, #1
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056b4:	b29b      	uxth	r3, r3
 80056b6:	3b01      	subs	r3, #1
 80056b8:	b29a      	uxth	r2, r3
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80056be:	e057      	b.n	8005770 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	689b      	ldr	r3, [r3, #8]
 80056c6:	f003 0302 	and.w	r3, r3, #2
 80056ca:	2b02      	cmp	r3, #2
 80056cc:	d11c      	bne.n	8005708 <HAL_SPI_TransmitReceive+0x26c>
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056d2:	b29b      	uxth	r3, r3
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d017      	beq.n	8005708 <HAL_SPI_TransmitReceive+0x26c>
 80056d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056da:	2b01      	cmp	r3, #1
 80056dc:	d114      	bne.n	8005708 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	330c      	adds	r3, #12
 80056e8:	7812      	ldrb	r2, [r2, #0]
 80056ea:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056f0:	1c5a      	adds	r2, r3, #1
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056fa:	b29b      	uxth	r3, r3
 80056fc:	3b01      	subs	r3, #1
 80056fe:	b29a      	uxth	r2, r3
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005704:	2300      	movs	r3, #0
 8005706:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	689b      	ldr	r3, [r3, #8]
 800570e:	f003 0301 	and.w	r3, r3, #1
 8005712:	2b01      	cmp	r3, #1
 8005714:	d119      	bne.n	800574a <HAL_SPI_TransmitReceive+0x2ae>
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800571a:	b29b      	uxth	r3, r3
 800571c:	2b00      	cmp	r3, #0
 800571e:	d014      	beq.n	800574a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	68da      	ldr	r2, [r3, #12]
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800572a:	b2d2      	uxtb	r2, r2
 800572c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005732:	1c5a      	adds	r2, r3, #1
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800573c:	b29b      	uxth	r3, r3
 800573e:	3b01      	subs	r3, #1
 8005740:	b29a      	uxth	r2, r3
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005746:	2301      	movs	r3, #1
 8005748:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800574a:	f7fd fe11 	bl	8003370 <HAL_GetTick>
 800574e:	4602      	mov	r2, r0
 8005750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005752:	1ad3      	subs	r3, r2, r3
 8005754:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005756:	429a      	cmp	r2, r3
 8005758:	d803      	bhi.n	8005762 <HAL_SPI_TransmitReceive+0x2c6>
 800575a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800575c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005760:	d102      	bne.n	8005768 <HAL_SPI_TransmitReceive+0x2cc>
 8005762:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005764:	2b00      	cmp	r3, #0
 8005766:	d103      	bne.n	8005770 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005768:	2303      	movs	r3, #3
 800576a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800576e:	e029      	b.n	80057c4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005774:	b29b      	uxth	r3, r3
 8005776:	2b00      	cmp	r3, #0
 8005778:	d1a2      	bne.n	80056c0 <HAL_SPI_TransmitReceive+0x224>
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800577e:	b29b      	uxth	r3, r3
 8005780:	2b00      	cmp	r3, #0
 8005782:	d19d      	bne.n	80056c0 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005784:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005786:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005788:	68f8      	ldr	r0, [r7, #12]
 800578a:	f000 f8b1 	bl	80058f0 <SPI_EndRxTxTransaction>
 800578e:	4603      	mov	r3, r0
 8005790:	2b00      	cmp	r3, #0
 8005792:	d006      	beq.n	80057a2 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005794:	2301      	movs	r3, #1
 8005796:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	2220      	movs	r2, #32
 800579e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80057a0:	e010      	b.n	80057c4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	689b      	ldr	r3, [r3, #8]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d10b      	bne.n	80057c2 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80057aa:	2300      	movs	r3, #0
 80057ac:	617b      	str	r3, [r7, #20]
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	68db      	ldr	r3, [r3, #12]
 80057b4:	617b      	str	r3, [r7, #20]
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	689b      	ldr	r3, [r3, #8]
 80057bc:	617b      	str	r3, [r7, #20]
 80057be:	697b      	ldr	r3, [r7, #20]
 80057c0:	e000      	b.n	80057c4 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80057c2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	2201      	movs	r2, #1
 80057c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	2200      	movs	r2, #0
 80057d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80057d4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80057d8:	4618      	mov	r0, r3
 80057da:	3730      	adds	r7, #48	; 0x30
 80057dc:	46bd      	mov	sp, r7
 80057de:	bd80      	pop	{r7, pc}

080057e0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b088      	sub	sp, #32
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	60f8      	str	r0, [r7, #12]
 80057e8:	60b9      	str	r1, [r7, #8]
 80057ea:	603b      	str	r3, [r7, #0]
 80057ec:	4613      	mov	r3, r2
 80057ee:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80057f0:	f7fd fdbe 	bl	8003370 <HAL_GetTick>
 80057f4:	4602      	mov	r2, r0
 80057f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057f8:	1a9b      	subs	r3, r3, r2
 80057fa:	683a      	ldr	r2, [r7, #0]
 80057fc:	4413      	add	r3, r2
 80057fe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005800:	f7fd fdb6 	bl	8003370 <HAL_GetTick>
 8005804:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005806:	4b39      	ldr	r3, [pc, #228]	; (80058ec <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	015b      	lsls	r3, r3, #5
 800580c:	0d1b      	lsrs	r3, r3, #20
 800580e:	69fa      	ldr	r2, [r7, #28]
 8005810:	fb02 f303 	mul.w	r3, r2, r3
 8005814:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005816:	e054      	b.n	80058c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800581e:	d050      	beq.n	80058c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005820:	f7fd fda6 	bl	8003370 <HAL_GetTick>
 8005824:	4602      	mov	r2, r0
 8005826:	69bb      	ldr	r3, [r7, #24]
 8005828:	1ad3      	subs	r3, r2, r3
 800582a:	69fa      	ldr	r2, [r7, #28]
 800582c:	429a      	cmp	r2, r3
 800582e:	d902      	bls.n	8005836 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005830:	69fb      	ldr	r3, [r7, #28]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d13d      	bne.n	80058b2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	685a      	ldr	r2, [r3, #4]
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005844:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800584e:	d111      	bne.n	8005874 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	689b      	ldr	r3, [r3, #8]
 8005854:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005858:	d004      	beq.n	8005864 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005862:	d107      	bne.n	8005874 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	681a      	ldr	r2, [r3, #0]
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005872:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005878:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800587c:	d10f      	bne.n	800589e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	681a      	ldr	r2, [r3, #0]
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800588c:	601a      	str	r2, [r3, #0]
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	681a      	ldr	r2, [r3, #0]
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800589c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	2201      	movs	r2, #1
 80058a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	2200      	movs	r2, #0
 80058aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80058ae:	2303      	movs	r3, #3
 80058b0:	e017      	b.n	80058e2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80058b2:	697b      	ldr	r3, [r7, #20]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d101      	bne.n	80058bc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80058b8:	2300      	movs	r3, #0
 80058ba:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80058bc:	697b      	ldr	r3, [r7, #20]
 80058be:	3b01      	subs	r3, #1
 80058c0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	689a      	ldr	r2, [r3, #8]
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	4013      	ands	r3, r2
 80058cc:	68ba      	ldr	r2, [r7, #8]
 80058ce:	429a      	cmp	r2, r3
 80058d0:	bf0c      	ite	eq
 80058d2:	2301      	moveq	r3, #1
 80058d4:	2300      	movne	r3, #0
 80058d6:	b2db      	uxtb	r3, r3
 80058d8:	461a      	mov	r2, r3
 80058da:	79fb      	ldrb	r3, [r7, #7]
 80058dc:	429a      	cmp	r2, r3
 80058de:	d19b      	bne.n	8005818 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80058e0:	2300      	movs	r3, #0
}
 80058e2:	4618      	mov	r0, r3
 80058e4:	3720      	adds	r7, #32
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bd80      	pop	{r7, pc}
 80058ea:	bf00      	nop
 80058ec:	20000000 	.word	0x20000000

080058f0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b086      	sub	sp, #24
 80058f4:	af02      	add	r7, sp, #8
 80058f6:	60f8      	str	r0, [r7, #12]
 80058f8:	60b9      	str	r1, [r7, #8]
 80058fa:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	9300      	str	r3, [sp, #0]
 8005900:	68bb      	ldr	r3, [r7, #8]
 8005902:	2200      	movs	r2, #0
 8005904:	2180      	movs	r1, #128	; 0x80
 8005906:	68f8      	ldr	r0, [r7, #12]
 8005908:	f7ff ff6a 	bl	80057e0 <SPI_WaitFlagStateUntilTimeout>
 800590c:	4603      	mov	r3, r0
 800590e:	2b00      	cmp	r3, #0
 8005910:	d007      	beq.n	8005922 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005916:	f043 0220 	orr.w	r2, r3, #32
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800591e:	2303      	movs	r3, #3
 8005920:	e000      	b.n	8005924 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8005922:	2300      	movs	r3, #0
}
 8005924:	4618      	mov	r0, r3
 8005926:	3710      	adds	r7, #16
 8005928:	46bd      	mov	sp, r7
 800592a:	bd80      	pop	{r7, pc}

0800592c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b082      	sub	sp, #8
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d101      	bne.n	800593e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800593a:	2301      	movs	r3, #1
 800593c:	e041      	b.n	80059c2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005944:	b2db      	uxtb	r3, r3
 8005946:	2b00      	cmp	r3, #0
 8005948:	d106      	bne.n	8005958 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2200      	movs	r2, #0
 800594e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005952:	6878      	ldr	r0, [r7, #4]
 8005954:	f7fc ff40 	bl	80027d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2202      	movs	r2, #2
 800595c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681a      	ldr	r2, [r3, #0]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	3304      	adds	r3, #4
 8005968:	4619      	mov	r1, r3
 800596a:	4610      	mov	r0, r2
 800596c:	f000 f9b4 	bl	8005cd8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2201      	movs	r2, #1
 8005974:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2201      	movs	r2, #1
 800597c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2201      	movs	r2, #1
 8005984:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2201      	movs	r2, #1
 800598c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2201      	movs	r2, #1
 8005994:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2201      	movs	r2, #1
 800599c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2201      	movs	r2, #1
 80059a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2201      	movs	r2, #1
 80059ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2201      	movs	r2, #1
 80059b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2201      	movs	r2, #1
 80059bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80059c0:	2300      	movs	r3, #0
}
 80059c2:	4618      	mov	r0, r3
 80059c4:	3708      	adds	r7, #8
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd80      	pop	{r7, pc}
	...

080059cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80059cc:	b480      	push	{r7}
 80059ce:	b085      	sub	sp, #20
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059da:	b2db      	uxtb	r3, r3
 80059dc:	2b01      	cmp	r3, #1
 80059de:	d001      	beq.n	80059e4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80059e0:	2301      	movs	r3, #1
 80059e2:	e03f      	b.n	8005a64 <HAL_TIM_Base_Start_IT+0x98>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2202      	movs	r2, #2
 80059e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	68da      	ldr	r2, [r3, #12]
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f042 0201 	orr.w	r2, r2, #1
 80059fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	4a1b      	ldr	r2, [pc, #108]	; (8005a70 <HAL_TIM_Base_Start_IT+0xa4>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d013      	beq.n	8005a2e <HAL_TIM_Base_Start_IT+0x62>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a0e:	d00e      	beq.n	8005a2e <HAL_TIM_Base_Start_IT+0x62>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4a17      	ldr	r2, [pc, #92]	; (8005a74 <HAL_TIM_Base_Start_IT+0xa8>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d009      	beq.n	8005a2e <HAL_TIM_Base_Start_IT+0x62>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4a16      	ldr	r2, [pc, #88]	; (8005a78 <HAL_TIM_Base_Start_IT+0xac>)
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d004      	beq.n	8005a2e <HAL_TIM_Base_Start_IT+0x62>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a14      	ldr	r2, [pc, #80]	; (8005a7c <HAL_TIM_Base_Start_IT+0xb0>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d111      	bne.n	8005a52 <HAL_TIM_Base_Start_IT+0x86>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	689b      	ldr	r3, [r3, #8]
 8005a34:	f003 0307 	and.w	r3, r3, #7
 8005a38:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	2b06      	cmp	r3, #6
 8005a3e:	d010      	beq.n	8005a62 <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	681a      	ldr	r2, [r3, #0]
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f042 0201 	orr.w	r2, r2, #1
 8005a4e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a50:	e007      	b.n	8005a62 <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	681a      	ldr	r2, [r3, #0]
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f042 0201 	orr.w	r2, r2, #1
 8005a60:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005a62:	2300      	movs	r3, #0
}
 8005a64:	4618      	mov	r0, r3
 8005a66:	3714      	adds	r7, #20
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	bc80      	pop	{r7}
 8005a6c:	4770      	bx	lr
 8005a6e:	bf00      	nop
 8005a70:	40012c00 	.word	0x40012c00
 8005a74:	40000400 	.word	0x40000400
 8005a78:	40000800 	.word	0x40000800
 8005a7c:	40000c00 	.word	0x40000c00

08005a80 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b082      	sub	sp, #8
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	691b      	ldr	r3, [r3, #16]
 8005a8e:	f003 0302 	and.w	r3, r3, #2
 8005a92:	2b02      	cmp	r3, #2
 8005a94:	d122      	bne.n	8005adc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	68db      	ldr	r3, [r3, #12]
 8005a9c:	f003 0302 	and.w	r3, r3, #2
 8005aa0:	2b02      	cmp	r3, #2
 8005aa2:	d11b      	bne.n	8005adc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f06f 0202 	mvn.w	r2, #2
 8005aac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2201      	movs	r2, #1
 8005ab2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	699b      	ldr	r3, [r3, #24]
 8005aba:	f003 0303 	and.w	r3, r3, #3
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d003      	beq.n	8005aca <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005ac2:	6878      	ldr	r0, [r7, #4]
 8005ac4:	f000 f8ed 	bl	8005ca2 <HAL_TIM_IC_CaptureCallback>
 8005ac8:	e005      	b.n	8005ad6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005aca:	6878      	ldr	r0, [r7, #4]
 8005acc:	f000 f8e0 	bl	8005c90 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ad0:	6878      	ldr	r0, [r7, #4]
 8005ad2:	f000 f8ef 	bl	8005cb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	691b      	ldr	r3, [r3, #16]
 8005ae2:	f003 0304 	and.w	r3, r3, #4
 8005ae6:	2b04      	cmp	r3, #4
 8005ae8:	d122      	bne.n	8005b30 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	68db      	ldr	r3, [r3, #12]
 8005af0:	f003 0304 	and.w	r3, r3, #4
 8005af4:	2b04      	cmp	r3, #4
 8005af6:	d11b      	bne.n	8005b30 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f06f 0204 	mvn.w	r2, #4
 8005b00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2202      	movs	r2, #2
 8005b06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	699b      	ldr	r3, [r3, #24]
 8005b0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d003      	beq.n	8005b1e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b16:	6878      	ldr	r0, [r7, #4]
 8005b18:	f000 f8c3 	bl	8005ca2 <HAL_TIM_IC_CaptureCallback>
 8005b1c:	e005      	b.n	8005b2a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b1e:	6878      	ldr	r0, [r7, #4]
 8005b20:	f000 f8b6 	bl	8005c90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b24:	6878      	ldr	r0, [r7, #4]
 8005b26:	f000 f8c5 	bl	8005cb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	691b      	ldr	r3, [r3, #16]
 8005b36:	f003 0308 	and.w	r3, r3, #8
 8005b3a:	2b08      	cmp	r3, #8
 8005b3c:	d122      	bne.n	8005b84 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	68db      	ldr	r3, [r3, #12]
 8005b44:	f003 0308 	and.w	r3, r3, #8
 8005b48:	2b08      	cmp	r3, #8
 8005b4a:	d11b      	bne.n	8005b84 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f06f 0208 	mvn.w	r2, #8
 8005b54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2204      	movs	r2, #4
 8005b5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	69db      	ldr	r3, [r3, #28]
 8005b62:	f003 0303 	and.w	r3, r3, #3
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d003      	beq.n	8005b72 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b6a:	6878      	ldr	r0, [r7, #4]
 8005b6c:	f000 f899 	bl	8005ca2 <HAL_TIM_IC_CaptureCallback>
 8005b70:	e005      	b.n	8005b7e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b72:	6878      	ldr	r0, [r7, #4]
 8005b74:	f000 f88c 	bl	8005c90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b78:	6878      	ldr	r0, [r7, #4]
 8005b7a:	f000 f89b 	bl	8005cb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2200      	movs	r2, #0
 8005b82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	691b      	ldr	r3, [r3, #16]
 8005b8a:	f003 0310 	and.w	r3, r3, #16
 8005b8e:	2b10      	cmp	r3, #16
 8005b90:	d122      	bne.n	8005bd8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	68db      	ldr	r3, [r3, #12]
 8005b98:	f003 0310 	and.w	r3, r3, #16
 8005b9c:	2b10      	cmp	r3, #16
 8005b9e:	d11b      	bne.n	8005bd8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f06f 0210 	mvn.w	r2, #16
 8005ba8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2208      	movs	r2, #8
 8005bae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	69db      	ldr	r3, [r3, #28]
 8005bb6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d003      	beq.n	8005bc6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005bbe:	6878      	ldr	r0, [r7, #4]
 8005bc0:	f000 f86f 	bl	8005ca2 <HAL_TIM_IC_CaptureCallback>
 8005bc4:	e005      	b.n	8005bd2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bc6:	6878      	ldr	r0, [r7, #4]
 8005bc8:	f000 f862 	bl	8005c90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bcc:	6878      	ldr	r0, [r7, #4]
 8005bce:	f000 f871 	bl	8005cb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	691b      	ldr	r3, [r3, #16]
 8005bde:	f003 0301 	and.w	r3, r3, #1
 8005be2:	2b01      	cmp	r3, #1
 8005be4:	d10e      	bne.n	8005c04 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	68db      	ldr	r3, [r3, #12]
 8005bec:	f003 0301 	and.w	r3, r3, #1
 8005bf0:	2b01      	cmp	r3, #1
 8005bf2:	d107      	bne.n	8005c04 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f06f 0201 	mvn.w	r2, #1
 8005bfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005bfe:	6878      	ldr	r0, [r7, #4]
 8005c00:	f7fc fb42 	bl	8002288 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	691b      	ldr	r3, [r3, #16]
 8005c0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c0e:	2b80      	cmp	r3, #128	; 0x80
 8005c10:	d10e      	bne.n	8005c30 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	68db      	ldr	r3, [r3, #12]
 8005c18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c1c:	2b80      	cmp	r3, #128	; 0x80
 8005c1e:	d107      	bne.n	8005c30 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005c28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f000 f92f 	bl	8005e8e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	691b      	ldr	r3, [r3, #16]
 8005c36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c3a:	2b40      	cmp	r3, #64	; 0x40
 8005c3c:	d10e      	bne.n	8005c5c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	68db      	ldr	r3, [r3, #12]
 8005c44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c48:	2b40      	cmp	r3, #64	; 0x40
 8005c4a:	d107      	bne.n	8005c5c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005c54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005c56:	6878      	ldr	r0, [r7, #4]
 8005c58:	f000 f835 	bl	8005cc6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	691b      	ldr	r3, [r3, #16]
 8005c62:	f003 0320 	and.w	r3, r3, #32
 8005c66:	2b20      	cmp	r3, #32
 8005c68:	d10e      	bne.n	8005c88 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	68db      	ldr	r3, [r3, #12]
 8005c70:	f003 0320 	and.w	r3, r3, #32
 8005c74:	2b20      	cmp	r3, #32
 8005c76:	d107      	bne.n	8005c88 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f06f 0220 	mvn.w	r2, #32
 8005c80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005c82:	6878      	ldr	r0, [r7, #4]
 8005c84:	f000 f8fa 	bl	8005e7c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005c88:	bf00      	nop
 8005c8a:	3708      	adds	r7, #8
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	bd80      	pop	{r7, pc}

08005c90 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c90:	b480      	push	{r7}
 8005c92:	b083      	sub	sp, #12
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005c98:	bf00      	nop
 8005c9a:	370c      	adds	r7, #12
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	bc80      	pop	{r7}
 8005ca0:	4770      	bx	lr

08005ca2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005ca2:	b480      	push	{r7}
 8005ca4:	b083      	sub	sp, #12
 8005ca6:	af00      	add	r7, sp, #0
 8005ca8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005caa:	bf00      	nop
 8005cac:	370c      	adds	r7, #12
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	bc80      	pop	{r7}
 8005cb2:	4770      	bx	lr

08005cb4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005cb4:	b480      	push	{r7}
 8005cb6:	b083      	sub	sp, #12
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005cbc:	bf00      	nop
 8005cbe:	370c      	adds	r7, #12
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bc80      	pop	{r7}
 8005cc4:	4770      	bx	lr

08005cc6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005cc6:	b480      	push	{r7}
 8005cc8:	b083      	sub	sp, #12
 8005cca:	af00      	add	r7, sp, #0
 8005ccc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005cce:	bf00      	nop
 8005cd0:	370c      	adds	r7, #12
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	bc80      	pop	{r7}
 8005cd6:	4770      	bx	lr

08005cd8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005cd8:	b480      	push	{r7}
 8005cda:	b085      	sub	sp, #20
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
 8005ce0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	4a2d      	ldr	r2, [pc, #180]	; (8005da0 <TIM_Base_SetConfig+0xc8>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d00f      	beq.n	8005d10 <TIM_Base_SetConfig+0x38>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cf6:	d00b      	beq.n	8005d10 <TIM_Base_SetConfig+0x38>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	4a2a      	ldr	r2, [pc, #168]	; (8005da4 <TIM_Base_SetConfig+0xcc>)
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	d007      	beq.n	8005d10 <TIM_Base_SetConfig+0x38>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	4a29      	ldr	r2, [pc, #164]	; (8005da8 <TIM_Base_SetConfig+0xd0>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d003      	beq.n	8005d10 <TIM_Base_SetConfig+0x38>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	4a28      	ldr	r2, [pc, #160]	; (8005dac <TIM_Base_SetConfig+0xd4>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d108      	bne.n	8005d22 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	685b      	ldr	r3, [r3, #4]
 8005d1c:	68fa      	ldr	r2, [r7, #12]
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	4a1e      	ldr	r2, [pc, #120]	; (8005da0 <TIM_Base_SetConfig+0xc8>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d00f      	beq.n	8005d4a <TIM_Base_SetConfig+0x72>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d30:	d00b      	beq.n	8005d4a <TIM_Base_SetConfig+0x72>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	4a1b      	ldr	r2, [pc, #108]	; (8005da4 <TIM_Base_SetConfig+0xcc>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d007      	beq.n	8005d4a <TIM_Base_SetConfig+0x72>
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	4a1a      	ldr	r2, [pc, #104]	; (8005da8 <TIM_Base_SetConfig+0xd0>)
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d003      	beq.n	8005d4a <TIM_Base_SetConfig+0x72>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	4a19      	ldr	r2, [pc, #100]	; (8005dac <TIM_Base_SetConfig+0xd4>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d108      	bne.n	8005d5c <TIM_Base_SetConfig+0x84>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	68db      	ldr	r3, [r3, #12]
 8005d56:	68fa      	ldr	r2, [r7, #12]
 8005d58:	4313      	orrs	r3, r2
 8005d5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	695b      	ldr	r3, [r3, #20]
 8005d66:	4313      	orrs	r3, r2
 8005d68:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	68fa      	ldr	r2, [r7, #12]
 8005d6e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	689a      	ldr	r2, [r3, #8]
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	681a      	ldr	r2, [r3, #0]
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	4a07      	ldr	r2, [pc, #28]	; (8005da0 <TIM_Base_SetConfig+0xc8>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d103      	bne.n	8005d90 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	691a      	ldr	r2, [r3, #16]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2201      	movs	r2, #1
 8005d94:	615a      	str	r2, [r3, #20]
}
 8005d96:	bf00      	nop
 8005d98:	3714      	adds	r7, #20
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	bc80      	pop	{r7}
 8005d9e:	4770      	bx	lr
 8005da0:	40012c00 	.word	0x40012c00
 8005da4:	40000400 	.word	0x40000400
 8005da8:	40000800 	.word	0x40000800
 8005dac:	40000c00 	.word	0x40000c00

08005db0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005db0:	b480      	push	{r7}
 8005db2:	b085      	sub	sp, #20
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
 8005db8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005dc0:	2b01      	cmp	r3, #1
 8005dc2:	d101      	bne.n	8005dc8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005dc4:	2302      	movs	r3, #2
 8005dc6:	e04b      	b.n	8005e60 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2201      	movs	r2, #1
 8005dcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2202      	movs	r2, #2
 8005dd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	685b      	ldr	r3, [r3, #4]
 8005dde:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	689b      	ldr	r3, [r3, #8]
 8005de6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005dee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	68fa      	ldr	r2, [r7, #12]
 8005df6:	4313      	orrs	r3, r2
 8005df8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	68fa      	ldr	r2, [r7, #12]
 8005e00:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	4a19      	ldr	r2, [pc, #100]	; (8005e6c <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d013      	beq.n	8005e34 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e14:	d00e      	beq.n	8005e34 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	4a15      	ldr	r2, [pc, #84]	; (8005e70 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d009      	beq.n	8005e34 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	4a13      	ldr	r2, [pc, #76]	; (8005e74 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d004      	beq.n	8005e34 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	4a12      	ldr	r2, [pc, #72]	; (8005e78 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d10c      	bne.n	8005e4e <HAL_TIMEx_MasterConfigSynchronization+0x9e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e3a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	68ba      	ldr	r2, [r7, #8]
 8005e42:	4313      	orrs	r3, r2
 8005e44:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	68ba      	ldr	r2, [r7, #8]
 8005e4c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2201      	movs	r2, #1
 8005e52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e5e:	2300      	movs	r3, #0
}
 8005e60:	4618      	mov	r0, r3
 8005e62:	3714      	adds	r7, #20
 8005e64:	46bd      	mov	sp, r7
 8005e66:	bc80      	pop	{r7}
 8005e68:	4770      	bx	lr
 8005e6a:	bf00      	nop
 8005e6c:	40012c00 	.word	0x40012c00
 8005e70:	40000400 	.word	0x40000400
 8005e74:	40000800 	.word	0x40000800
 8005e78:	40000c00 	.word	0x40000c00

08005e7c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b083      	sub	sp, #12
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005e84:	bf00      	nop
 8005e86:	370c      	adds	r7, #12
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bc80      	pop	{r7}
 8005e8c:	4770      	bx	lr

08005e8e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005e8e:	b480      	push	{r7}
 8005e90:	b083      	sub	sp, #12
 8005e92:	af00      	add	r7, sp, #0
 8005e94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005e96:	bf00      	nop
 8005e98:	370c      	adds	r7, #12
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	bc80      	pop	{r7}
 8005e9e:	4770      	bx	lr

08005ea0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b082      	sub	sp, #8
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d101      	bne.n	8005eb2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005eae:	2301      	movs	r3, #1
 8005eb0:	e03f      	b.n	8005f32 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005eb8:	b2db      	uxtb	r3, r3
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d106      	bne.n	8005ecc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ec6:	6878      	ldr	r0, [r7, #4]
 8005ec8:	f7fc fcac 	bl	8002824 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2224      	movs	r2, #36	; 0x24
 8005ed0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	68da      	ldr	r2, [r3, #12]
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005ee2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005ee4:	6878      	ldr	r0, [r7, #4]
 8005ee6:	f000 fc85 	bl	80067f4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	691a      	ldr	r2, [r3, #16]
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005ef8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	695a      	ldr	r2, [r3, #20]
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005f08:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	68da      	ldr	r2, [r3, #12]
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005f18:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2220      	movs	r2, #32
 8005f24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2220      	movs	r2, #32
 8005f2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005f30:	2300      	movs	r3, #0
}
 8005f32:	4618      	mov	r0, r3
 8005f34:	3708      	adds	r7, #8
 8005f36:	46bd      	mov	sp, r7
 8005f38:	bd80      	pop	{r7, pc}

08005f3a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f3a:	b580      	push	{r7, lr}
 8005f3c:	b08a      	sub	sp, #40	; 0x28
 8005f3e:	af02      	add	r7, sp, #8
 8005f40:	60f8      	str	r0, [r7, #12]
 8005f42:	60b9      	str	r1, [r7, #8]
 8005f44:	603b      	str	r3, [r7, #0]
 8005f46:	4613      	mov	r3, r2
 8005f48:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f54:	b2db      	uxtb	r3, r3
 8005f56:	2b20      	cmp	r3, #32
 8005f58:	d17c      	bne.n	8006054 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d002      	beq.n	8005f66 <HAL_UART_Transmit+0x2c>
 8005f60:	88fb      	ldrh	r3, [r7, #6]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d101      	bne.n	8005f6a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005f66:	2301      	movs	r3, #1
 8005f68:	e075      	b.n	8006056 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f70:	2b01      	cmp	r3, #1
 8005f72:	d101      	bne.n	8005f78 <HAL_UART_Transmit+0x3e>
 8005f74:	2302      	movs	r3, #2
 8005f76:	e06e      	b.n	8006056 <HAL_UART_Transmit+0x11c>
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	2201      	movs	r2, #1
 8005f7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	2200      	movs	r2, #0
 8005f84:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	2221      	movs	r2, #33	; 0x21
 8005f8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005f8e:	f7fd f9ef 	bl	8003370 <HAL_GetTick>
 8005f92:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	88fa      	ldrh	r2, [r7, #6]
 8005f98:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	88fa      	ldrh	r2, [r7, #6]
 8005f9e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	689b      	ldr	r3, [r3, #8]
 8005fa4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005fa8:	d108      	bne.n	8005fbc <HAL_UART_Transmit+0x82>
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	691b      	ldr	r3, [r3, #16]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d104      	bne.n	8005fbc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	61bb      	str	r3, [r7, #24]
 8005fba:	e003      	b.n	8005fc4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005fcc:	e02a      	b.n	8006024 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	9300      	str	r3, [sp, #0]
 8005fd2:	697b      	ldr	r3, [r7, #20]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	2180      	movs	r1, #128	; 0x80
 8005fd8:	68f8      	ldr	r0, [r7, #12]
 8005fda:	f000 fa38 	bl	800644e <UART_WaitOnFlagUntilTimeout>
 8005fde:	4603      	mov	r3, r0
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d001      	beq.n	8005fe8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005fe4:	2303      	movs	r3, #3
 8005fe6:	e036      	b.n	8006056 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005fe8:	69fb      	ldr	r3, [r7, #28]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d10b      	bne.n	8006006 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005fee:	69bb      	ldr	r3, [r7, #24]
 8005ff0:	881b      	ldrh	r3, [r3, #0]
 8005ff2:	461a      	mov	r2, r3
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ffc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005ffe:	69bb      	ldr	r3, [r7, #24]
 8006000:	3302      	adds	r3, #2
 8006002:	61bb      	str	r3, [r7, #24]
 8006004:	e007      	b.n	8006016 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006006:	69fb      	ldr	r3, [r7, #28]
 8006008:	781a      	ldrb	r2, [r3, #0]
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006010:	69fb      	ldr	r3, [r7, #28]
 8006012:	3301      	adds	r3, #1
 8006014:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800601a:	b29b      	uxth	r3, r3
 800601c:	3b01      	subs	r3, #1
 800601e:	b29a      	uxth	r2, r3
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006028:	b29b      	uxth	r3, r3
 800602a:	2b00      	cmp	r3, #0
 800602c:	d1cf      	bne.n	8005fce <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	9300      	str	r3, [sp, #0]
 8006032:	697b      	ldr	r3, [r7, #20]
 8006034:	2200      	movs	r2, #0
 8006036:	2140      	movs	r1, #64	; 0x40
 8006038:	68f8      	ldr	r0, [r7, #12]
 800603a:	f000 fa08 	bl	800644e <UART_WaitOnFlagUntilTimeout>
 800603e:	4603      	mov	r3, r0
 8006040:	2b00      	cmp	r3, #0
 8006042:	d001      	beq.n	8006048 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006044:	2303      	movs	r3, #3
 8006046:	e006      	b.n	8006056 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	2220      	movs	r2, #32
 800604c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006050:	2300      	movs	r3, #0
 8006052:	e000      	b.n	8006056 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006054:	2302      	movs	r3, #2
  }
}
 8006056:	4618      	mov	r0, r3
 8006058:	3720      	adds	r7, #32
 800605a:	46bd      	mov	sp, r7
 800605c:	bd80      	pop	{r7, pc}

0800605e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800605e:	b580      	push	{r7, lr}
 8006060:	b084      	sub	sp, #16
 8006062:	af00      	add	r7, sp, #0
 8006064:	60f8      	str	r0, [r7, #12]
 8006066:	60b9      	str	r1, [r7, #8]
 8006068:	4613      	mov	r3, r2
 800606a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006072:	b2db      	uxtb	r3, r3
 8006074:	2b20      	cmp	r3, #32
 8006076:	d11d      	bne.n	80060b4 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d002      	beq.n	8006084 <HAL_UART_Receive_IT+0x26>
 800607e:	88fb      	ldrh	r3, [r7, #6]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d101      	bne.n	8006088 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006084:	2301      	movs	r3, #1
 8006086:	e016      	b.n	80060b6 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800608e:	2b01      	cmp	r3, #1
 8006090:	d101      	bne.n	8006096 <HAL_UART_Receive_IT+0x38>
 8006092:	2302      	movs	r3, #2
 8006094:	e00f      	b.n	80060b6 <HAL_UART_Receive_IT+0x58>
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	2201      	movs	r2, #1
 800609a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	2200      	movs	r2, #0
 80060a2:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 80060a4:	88fb      	ldrh	r3, [r7, #6]
 80060a6:	461a      	mov	r2, r3
 80060a8:	68b9      	ldr	r1, [r7, #8]
 80060aa:	68f8      	ldr	r0, [r7, #12]
 80060ac:	f000 fa19 	bl	80064e2 <UART_Start_Receive_IT>
 80060b0:	4603      	mov	r3, r0
 80060b2:	e000      	b.n	80060b6 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80060b4:	2302      	movs	r3, #2
  }
}
 80060b6:	4618      	mov	r0, r3
 80060b8:	3710      	adds	r7, #16
 80060ba:	46bd      	mov	sp, r7
 80060bc:	bd80      	pop	{r7, pc}
	...

080060c0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b08a      	sub	sp, #40	; 0x28
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	68db      	ldr	r3, [r3, #12]
 80060d6:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	695b      	ldr	r3, [r3, #20]
 80060de:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80060e0:	2300      	movs	r3, #0
 80060e2:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80060e4:	2300      	movs	r3, #0
 80060e6:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80060e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ea:	f003 030f 	and.w	r3, r3, #15
 80060ee:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80060f0:	69bb      	ldr	r3, [r7, #24]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d10d      	bne.n	8006112 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80060f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060f8:	f003 0320 	and.w	r3, r3, #32
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d008      	beq.n	8006112 <HAL_UART_IRQHandler+0x52>
 8006100:	6a3b      	ldr	r3, [r7, #32]
 8006102:	f003 0320 	and.w	r3, r3, #32
 8006106:	2b00      	cmp	r3, #0
 8006108:	d003      	beq.n	8006112 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800610a:	6878      	ldr	r0, [r7, #4]
 800610c:	f000 fac9 	bl	80066a2 <UART_Receive_IT>
      return;
 8006110:	e17b      	b.n	800640a <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006112:	69bb      	ldr	r3, [r7, #24]
 8006114:	2b00      	cmp	r3, #0
 8006116:	f000 80b1 	beq.w	800627c <HAL_UART_IRQHandler+0x1bc>
 800611a:	69fb      	ldr	r3, [r7, #28]
 800611c:	f003 0301 	and.w	r3, r3, #1
 8006120:	2b00      	cmp	r3, #0
 8006122:	d105      	bne.n	8006130 <HAL_UART_IRQHandler+0x70>
 8006124:	6a3b      	ldr	r3, [r7, #32]
 8006126:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800612a:	2b00      	cmp	r3, #0
 800612c:	f000 80a6 	beq.w	800627c <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006132:	f003 0301 	and.w	r3, r3, #1
 8006136:	2b00      	cmp	r3, #0
 8006138:	d00a      	beq.n	8006150 <HAL_UART_IRQHandler+0x90>
 800613a:	6a3b      	ldr	r3, [r7, #32]
 800613c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006140:	2b00      	cmp	r3, #0
 8006142:	d005      	beq.n	8006150 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006148:	f043 0201 	orr.w	r2, r3, #1
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006152:	f003 0304 	and.w	r3, r3, #4
 8006156:	2b00      	cmp	r3, #0
 8006158:	d00a      	beq.n	8006170 <HAL_UART_IRQHandler+0xb0>
 800615a:	69fb      	ldr	r3, [r7, #28]
 800615c:	f003 0301 	and.w	r3, r3, #1
 8006160:	2b00      	cmp	r3, #0
 8006162:	d005      	beq.n	8006170 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006168:	f043 0202 	orr.w	r2, r3, #2
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006172:	f003 0302 	and.w	r3, r3, #2
 8006176:	2b00      	cmp	r3, #0
 8006178:	d00a      	beq.n	8006190 <HAL_UART_IRQHandler+0xd0>
 800617a:	69fb      	ldr	r3, [r7, #28]
 800617c:	f003 0301 	and.w	r3, r3, #1
 8006180:	2b00      	cmp	r3, #0
 8006182:	d005      	beq.n	8006190 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006188:	f043 0204 	orr.w	r2, r3, #4
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8006190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006192:	f003 0308 	and.w	r3, r3, #8
 8006196:	2b00      	cmp	r3, #0
 8006198:	d00f      	beq.n	80061ba <HAL_UART_IRQHandler+0xfa>
 800619a:	6a3b      	ldr	r3, [r7, #32]
 800619c:	f003 0320 	and.w	r3, r3, #32
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d104      	bne.n	80061ae <HAL_UART_IRQHandler+0xee>
 80061a4:	69fb      	ldr	r3, [r7, #28]
 80061a6:	f003 0301 	and.w	r3, r3, #1
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d005      	beq.n	80061ba <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061b2:	f043 0208 	orr.w	r2, r3, #8
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061be:	2b00      	cmp	r3, #0
 80061c0:	f000 811e 	beq.w	8006400 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80061c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061c6:	f003 0320 	and.w	r3, r3, #32
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d007      	beq.n	80061de <HAL_UART_IRQHandler+0x11e>
 80061ce:	6a3b      	ldr	r3, [r7, #32]
 80061d0:	f003 0320 	and.w	r3, r3, #32
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d002      	beq.n	80061de <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80061d8:	6878      	ldr	r0, [r7, #4]
 80061da:	f000 fa62 	bl	80066a2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	695b      	ldr	r3, [r3, #20]
 80061e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	bf14      	ite	ne
 80061ec:	2301      	movne	r3, #1
 80061ee:	2300      	moveq	r3, #0
 80061f0:	b2db      	uxtb	r3, r3
 80061f2:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061f8:	f003 0308 	and.w	r3, r3, #8
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d102      	bne.n	8006206 <HAL_UART_IRQHandler+0x146>
 8006200:	697b      	ldr	r3, [r7, #20]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d031      	beq.n	800626a <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006206:	6878      	ldr	r0, [r7, #4]
 8006208:	f000 f9a4 	bl	8006554 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	695b      	ldr	r3, [r3, #20]
 8006212:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006216:	2b00      	cmp	r3, #0
 8006218:	d023      	beq.n	8006262 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	695a      	ldr	r2, [r3, #20]
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006228:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800622e:	2b00      	cmp	r3, #0
 8006230:	d013      	beq.n	800625a <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006236:	4a76      	ldr	r2, [pc, #472]	; (8006410 <HAL_UART_IRQHandler+0x350>)
 8006238:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800623e:	4618      	mov	r0, r3
 8006240:	f7fd fd02 	bl	8003c48 <HAL_DMA_Abort_IT>
 8006244:	4603      	mov	r3, r0
 8006246:	2b00      	cmp	r3, #0
 8006248:	d016      	beq.n	8006278 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800624e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006250:	687a      	ldr	r2, [r7, #4]
 8006252:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006254:	4610      	mov	r0, r2
 8006256:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006258:	e00e      	b.n	8006278 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800625a:	6878      	ldr	r0, [r7, #4]
 800625c:	f000 f8e3 	bl	8006426 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006260:	e00a      	b.n	8006278 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006262:	6878      	ldr	r0, [r7, #4]
 8006264:	f000 f8df 	bl	8006426 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006268:	e006      	b.n	8006278 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f000 f8db 	bl	8006426 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2200      	movs	r2, #0
 8006274:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006276:	e0c3      	b.n	8006400 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006278:	bf00      	nop
    return;
 800627a:	e0c1      	b.n	8006400 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006280:	2b01      	cmp	r3, #1
 8006282:	f040 80a1 	bne.w	80063c8 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8006286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006288:	f003 0310 	and.w	r3, r3, #16
 800628c:	2b00      	cmp	r3, #0
 800628e:	f000 809b 	beq.w	80063c8 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8006292:	6a3b      	ldr	r3, [r7, #32]
 8006294:	f003 0310 	and.w	r3, r3, #16
 8006298:	2b00      	cmp	r3, #0
 800629a:	f000 8095 	beq.w	80063c8 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800629e:	2300      	movs	r3, #0
 80062a0:	60fb      	str	r3, [r7, #12]
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	60fb      	str	r3, [r7, #12]
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	685b      	ldr	r3, [r3, #4]
 80062b0:	60fb      	str	r3, [r7, #12]
 80062b2:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	695b      	ldr	r3, [r3, #20]
 80062ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d04e      	beq.n	8006360 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	685b      	ldr	r3, [r3, #4]
 80062ca:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80062cc:	8a3b      	ldrh	r3, [r7, #16]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	f000 8098 	beq.w	8006404 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80062d8:	8a3a      	ldrh	r2, [r7, #16]
 80062da:	429a      	cmp	r2, r3
 80062dc:	f080 8092 	bcs.w	8006404 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	8a3a      	ldrh	r2, [r7, #16]
 80062e4:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062ea:	699b      	ldr	r3, [r3, #24]
 80062ec:	2b20      	cmp	r3, #32
 80062ee:	d02b      	beq.n	8006348 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	68da      	ldr	r2, [r3, #12]
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80062fe:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	695a      	ldr	r2, [r3, #20]
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f022 0201 	bic.w	r2, r2, #1
 800630e:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	695a      	ldr	r2, [r3, #20]
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800631e:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2220      	movs	r2, #32
 8006324:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2200      	movs	r2, #0
 800632c:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	68da      	ldr	r2, [r3, #12]
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f022 0210 	bic.w	r2, r2, #16
 800633c:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006342:	4618      	mov	r0, r3
 8006344:	f7fd fc46 	bl	8003bd4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006350:	b29b      	uxth	r3, r3
 8006352:	1ad3      	subs	r3, r2, r3
 8006354:	b29b      	uxth	r3, r3
 8006356:	4619      	mov	r1, r3
 8006358:	6878      	ldr	r0, [r7, #4]
 800635a:	f000 f86d 	bl	8006438 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800635e:	e051      	b.n	8006404 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006368:	b29b      	uxth	r3, r3
 800636a:	1ad3      	subs	r3, r2, r3
 800636c:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006372:	b29b      	uxth	r3, r3
 8006374:	2b00      	cmp	r3, #0
 8006376:	d047      	beq.n	8006408 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8006378:	8a7b      	ldrh	r3, [r7, #18]
 800637a:	2b00      	cmp	r3, #0
 800637c:	d044      	beq.n	8006408 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	68da      	ldr	r2, [r3, #12]
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800638c:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	695a      	ldr	r2, [r3, #20]
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f022 0201 	bic.w	r2, r2, #1
 800639c:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2220      	movs	r2, #32
 80063a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2200      	movs	r2, #0
 80063aa:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	68da      	ldr	r2, [r3, #12]
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f022 0210 	bic.w	r2, r2, #16
 80063ba:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80063bc:	8a7b      	ldrh	r3, [r7, #18]
 80063be:	4619      	mov	r1, r3
 80063c0:	6878      	ldr	r0, [r7, #4]
 80063c2:	f000 f839 	bl	8006438 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80063c6:	e01f      	b.n	8006408 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80063c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d008      	beq.n	80063e4 <HAL_UART_IRQHandler+0x324>
 80063d2:	6a3b      	ldr	r3, [r7, #32]
 80063d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d003      	beq.n	80063e4 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 80063dc:	6878      	ldr	r0, [r7, #4]
 80063de:	f000 f8f9 	bl	80065d4 <UART_Transmit_IT>
    return;
 80063e2:	e012      	b.n	800640a <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80063e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d00d      	beq.n	800640a <HAL_UART_IRQHandler+0x34a>
 80063ee:	6a3b      	ldr	r3, [r7, #32]
 80063f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d008      	beq.n	800640a <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 80063f8:	6878      	ldr	r0, [r7, #4]
 80063fa:	f000 f93a 	bl	8006672 <UART_EndTransmit_IT>
    return;
 80063fe:	e004      	b.n	800640a <HAL_UART_IRQHandler+0x34a>
    return;
 8006400:	bf00      	nop
 8006402:	e002      	b.n	800640a <HAL_UART_IRQHandler+0x34a>
      return;
 8006404:	bf00      	nop
 8006406:	e000      	b.n	800640a <HAL_UART_IRQHandler+0x34a>
      return;
 8006408:	bf00      	nop
  }
}
 800640a:	3728      	adds	r7, #40	; 0x28
 800640c:	46bd      	mov	sp, r7
 800640e:	bd80      	pop	{r7, pc}
 8006410:	080065ad 	.word	0x080065ad

08006414 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006414:	b480      	push	{r7}
 8006416:	b083      	sub	sp, #12
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800641c:	bf00      	nop
 800641e:	370c      	adds	r7, #12
 8006420:	46bd      	mov	sp, r7
 8006422:	bc80      	pop	{r7}
 8006424:	4770      	bx	lr

08006426 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006426:	b480      	push	{r7}
 8006428:	b083      	sub	sp, #12
 800642a:	af00      	add	r7, sp, #0
 800642c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800642e:	bf00      	nop
 8006430:	370c      	adds	r7, #12
 8006432:	46bd      	mov	sp, r7
 8006434:	bc80      	pop	{r7}
 8006436:	4770      	bx	lr

08006438 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006438:	b480      	push	{r7}
 800643a:	b083      	sub	sp, #12
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
 8006440:	460b      	mov	r3, r1
 8006442:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006444:	bf00      	nop
 8006446:	370c      	adds	r7, #12
 8006448:	46bd      	mov	sp, r7
 800644a:	bc80      	pop	{r7}
 800644c:	4770      	bx	lr

0800644e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800644e:	b580      	push	{r7, lr}
 8006450:	b084      	sub	sp, #16
 8006452:	af00      	add	r7, sp, #0
 8006454:	60f8      	str	r0, [r7, #12]
 8006456:	60b9      	str	r1, [r7, #8]
 8006458:	603b      	str	r3, [r7, #0]
 800645a:	4613      	mov	r3, r2
 800645c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800645e:	e02c      	b.n	80064ba <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006460:	69bb      	ldr	r3, [r7, #24]
 8006462:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006466:	d028      	beq.n	80064ba <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006468:	69bb      	ldr	r3, [r7, #24]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d007      	beq.n	800647e <UART_WaitOnFlagUntilTimeout+0x30>
 800646e:	f7fc ff7f 	bl	8003370 <HAL_GetTick>
 8006472:	4602      	mov	r2, r0
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	1ad3      	subs	r3, r2, r3
 8006478:	69ba      	ldr	r2, [r7, #24]
 800647a:	429a      	cmp	r2, r3
 800647c:	d21d      	bcs.n	80064ba <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	68da      	ldr	r2, [r3, #12]
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800648c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	695a      	ldr	r2, [r3, #20]
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f022 0201 	bic.w	r2, r2, #1
 800649c:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	2220      	movs	r2, #32
 80064a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	2220      	movs	r2, #32
 80064aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	2200      	movs	r2, #0
 80064b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80064b6:	2303      	movs	r3, #3
 80064b8:	e00f      	b.n	80064da <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	681a      	ldr	r2, [r3, #0]
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	4013      	ands	r3, r2
 80064c4:	68ba      	ldr	r2, [r7, #8]
 80064c6:	429a      	cmp	r2, r3
 80064c8:	bf0c      	ite	eq
 80064ca:	2301      	moveq	r3, #1
 80064cc:	2300      	movne	r3, #0
 80064ce:	b2db      	uxtb	r3, r3
 80064d0:	461a      	mov	r2, r3
 80064d2:	79fb      	ldrb	r3, [r7, #7]
 80064d4:	429a      	cmp	r2, r3
 80064d6:	d0c3      	beq.n	8006460 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80064d8:	2300      	movs	r3, #0
}
 80064da:	4618      	mov	r0, r3
 80064dc:	3710      	adds	r7, #16
 80064de:	46bd      	mov	sp, r7
 80064e0:	bd80      	pop	{r7, pc}

080064e2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80064e2:	b480      	push	{r7}
 80064e4:	b085      	sub	sp, #20
 80064e6:	af00      	add	r7, sp, #0
 80064e8:	60f8      	str	r0, [r7, #12]
 80064ea:	60b9      	str	r1, [r7, #8]
 80064ec:	4613      	mov	r3, r2
 80064ee:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	68ba      	ldr	r2, [r7, #8]
 80064f4:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	88fa      	ldrh	r2, [r7, #6]
 80064fa:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	88fa      	ldrh	r2, [r7, #6]
 8006500:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	2200      	movs	r2, #0
 8006506:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	2222      	movs	r2, #34	; 0x22
 800650c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	2200      	movs	r2, #0
 8006514:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	68da      	ldr	r2, [r3, #12]
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006526:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	695a      	ldr	r2, [r3, #20]
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f042 0201 	orr.w	r2, r2, #1
 8006536:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	68da      	ldr	r2, [r3, #12]
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f042 0220 	orr.w	r2, r2, #32
 8006546:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006548:	2300      	movs	r3, #0
}
 800654a:	4618      	mov	r0, r3
 800654c:	3714      	adds	r7, #20
 800654e:	46bd      	mov	sp, r7
 8006550:	bc80      	pop	{r7}
 8006552:	4770      	bx	lr

08006554 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006554:	b480      	push	{r7}
 8006556:	b083      	sub	sp, #12
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	68da      	ldr	r2, [r3, #12]
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800656a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	695a      	ldr	r2, [r3, #20]
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f022 0201 	bic.w	r2, r2, #1
 800657a:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006580:	2b01      	cmp	r3, #1
 8006582:	d107      	bne.n	8006594 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	68da      	ldr	r2, [r3, #12]
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f022 0210 	bic.w	r2, r2, #16
 8006592:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2220      	movs	r2, #32
 8006598:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2200      	movs	r2, #0
 80065a0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80065a2:	bf00      	nop
 80065a4:	370c      	adds	r7, #12
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bc80      	pop	{r7}
 80065aa:	4770      	bx	lr

080065ac <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80065ac:	b580      	push	{r7, lr}
 80065ae:	b084      	sub	sp, #16
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065b8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	2200      	movs	r2, #0
 80065be:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	2200      	movs	r2, #0
 80065c4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80065c6:	68f8      	ldr	r0, [r7, #12]
 80065c8:	f7ff ff2d 	bl	8006426 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80065cc:	bf00      	nop
 80065ce:	3710      	adds	r7, #16
 80065d0:	46bd      	mov	sp, r7
 80065d2:	bd80      	pop	{r7, pc}

080065d4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80065d4:	b480      	push	{r7}
 80065d6:	b085      	sub	sp, #20
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065e2:	b2db      	uxtb	r3, r3
 80065e4:	2b21      	cmp	r3, #33	; 0x21
 80065e6:	d13e      	bne.n	8006666 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	689b      	ldr	r3, [r3, #8]
 80065ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065f0:	d114      	bne.n	800661c <UART_Transmit_IT+0x48>
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	691b      	ldr	r3, [r3, #16]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d110      	bne.n	800661c <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6a1b      	ldr	r3, [r3, #32]
 80065fe:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	881b      	ldrh	r3, [r3, #0]
 8006604:	461a      	mov	r2, r3
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800660e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	6a1b      	ldr	r3, [r3, #32]
 8006614:	1c9a      	adds	r2, r3, #2
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	621a      	str	r2, [r3, #32]
 800661a:	e008      	b.n	800662e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6a1b      	ldr	r3, [r3, #32]
 8006620:	1c59      	adds	r1, r3, #1
 8006622:	687a      	ldr	r2, [r7, #4]
 8006624:	6211      	str	r1, [r2, #32]
 8006626:	781a      	ldrb	r2, [r3, #0]
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006632:	b29b      	uxth	r3, r3
 8006634:	3b01      	subs	r3, #1
 8006636:	b29b      	uxth	r3, r3
 8006638:	687a      	ldr	r2, [r7, #4]
 800663a:	4619      	mov	r1, r3
 800663c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800663e:	2b00      	cmp	r3, #0
 8006640:	d10f      	bne.n	8006662 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	68da      	ldr	r2, [r3, #12]
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006650:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	68da      	ldr	r2, [r3, #12]
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006660:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006662:	2300      	movs	r3, #0
 8006664:	e000      	b.n	8006668 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006666:	2302      	movs	r3, #2
  }
}
 8006668:	4618      	mov	r0, r3
 800666a:	3714      	adds	r7, #20
 800666c:	46bd      	mov	sp, r7
 800666e:	bc80      	pop	{r7}
 8006670:	4770      	bx	lr

08006672 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006672:	b580      	push	{r7, lr}
 8006674:	b082      	sub	sp, #8
 8006676:	af00      	add	r7, sp, #0
 8006678:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	68da      	ldr	r2, [r3, #12]
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006688:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2220      	movs	r2, #32
 800668e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006692:	6878      	ldr	r0, [r7, #4]
 8006694:	f7ff febe 	bl	8006414 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006698:	2300      	movs	r3, #0
}
 800669a:	4618      	mov	r0, r3
 800669c:	3708      	adds	r7, #8
 800669e:	46bd      	mov	sp, r7
 80066a0:	bd80      	pop	{r7, pc}

080066a2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80066a2:	b580      	push	{r7, lr}
 80066a4:	b086      	sub	sp, #24
 80066a6:	af00      	add	r7, sp, #0
 80066a8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80066b0:	b2db      	uxtb	r3, r3
 80066b2:	2b22      	cmp	r3, #34	; 0x22
 80066b4:	f040 8099 	bne.w	80067ea <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	689b      	ldr	r3, [r3, #8]
 80066bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066c0:	d117      	bne.n	80066f2 <UART_Receive_IT+0x50>
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	691b      	ldr	r3, [r3, #16]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d113      	bne.n	80066f2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80066ca:	2300      	movs	r3, #0
 80066cc:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066d2:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	685b      	ldr	r3, [r3, #4]
 80066da:	b29b      	uxth	r3, r3
 80066dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066e0:	b29a      	uxth	r2, r3
 80066e2:	693b      	ldr	r3, [r7, #16]
 80066e4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066ea:	1c9a      	adds	r2, r3, #2
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	629a      	str	r2, [r3, #40]	; 0x28
 80066f0:	e026      	b.n	8006740 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066f6:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80066f8:	2300      	movs	r3, #0
 80066fa:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	689b      	ldr	r3, [r3, #8]
 8006700:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006704:	d007      	beq.n	8006716 <UART_Receive_IT+0x74>
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	689b      	ldr	r3, [r3, #8]
 800670a:	2b00      	cmp	r3, #0
 800670c:	d10a      	bne.n	8006724 <UART_Receive_IT+0x82>
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	691b      	ldr	r3, [r3, #16]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d106      	bne.n	8006724 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	685b      	ldr	r3, [r3, #4]
 800671c:	b2da      	uxtb	r2, r3
 800671e:	697b      	ldr	r3, [r7, #20]
 8006720:	701a      	strb	r2, [r3, #0]
 8006722:	e008      	b.n	8006736 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	685b      	ldr	r3, [r3, #4]
 800672a:	b2db      	uxtb	r3, r3
 800672c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006730:	b2da      	uxtb	r2, r3
 8006732:	697b      	ldr	r3, [r7, #20]
 8006734:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800673a:	1c5a      	adds	r2, r3, #1
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006744:	b29b      	uxth	r3, r3
 8006746:	3b01      	subs	r3, #1
 8006748:	b29b      	uxth	r3, r3
 800674a:	687a      	ldr	r2, [r7, #4]
 800674c:	4619      	mov	r1, r3
 800674e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006750:	2b00      	cmp	r3, #0
 8006752:	d148      	bne.n	80067e6 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	68da      	ldr	r2, [r3, #12]
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f022 0220 	bic.w	r2, r2, #32
 8006762:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	68da      	ldr	r2, [r3, #12]
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006772:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	695a      	ldr	r2, [r3, #20]
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f022 0201 	bic.w	r2, r2, #1
 8006782:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2220      	movs	r2, #32
 8006788:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006790:	2b01      	cmp	r3, #1
 8006792:	d123      	bne.n	80067dc <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2200      	movs	r2, #0
 8006798:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	68da      	ldr	r2, [r3, #12]
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f022 0210 	bic.w	r2, r2, #16
 80067a8:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f003 0310 	and.w	r3, r3, #16
 80067b4:	2b10      	cmp	r3, #16
 80067b6:	d10a      	bne.n	80067ce <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80067b8:	2300      	movs	r3, #0
 80067ba:	60fb      	str	r3, [r7, #12]
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	60fb      	str	r3, [r7, #12]
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	685b      	ldr	r3, [r3, #4]
 80067ca:	60fb      	str	r3, [r7, #12]
 80067cc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80067d2:	4619      	mov	r1, r3
 80067d4:	6878      	ldr	r0, [r7, #4]
 80067d6:	f7ff fe2f 	bl	8006438 <HAL_UARTEx_RxEventCallback>
 80067da:	e002      	b.n	80067e2 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80067dc:	6878      	ldr	r0, [r7, #4]
 80067de:	f7fb fda5 	bl	800232c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80067e2:	2300      	movs	r3, #0
 80067e4:	e002      	b.n	80067ec <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80067e6:	2300      	movs	r3, #0
 80067e8:	e000      	b.n	80067ec <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80067ea:	2302      	movs	r3, #2
  }
}
 80067ec:	4618      	mov	r0, r3
 80067ee:	3718      	adds	r7, #24
 80067f0:	46bd      	mov	sp, r7
 80067f2:	bd80      	pop	{r7, pc}

080067f4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80067f4:	b580      	push	{r7, lr}
 80067f6:	b084      	sub	sp, #16
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	691b      	ldr	r3, [r3, #16]
 8006802:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	68da      	ldr	r2, [r3, #12]
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	430a      	orrs	r2, r1
 8006810:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	689a      	ldr	r2, [r3, #8]
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	691b      	ldr	r3, [r3, #16]
 800681a:	431a      	orrs	r2, r3
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	695b      	ldr	r3, [r3, #20]
 8006820:	4313      	orrs	r3, r2
 8006822:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	68db      	ldr	r3, [r3, #12]
 800682a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800682e:	f023 030c 	bic.w	r3, r3, #12
 8006832:	687a      	ldr	r2, [r7, #4]
 8006834:	6812      	ldr	r2, [r2, #0]
 8006836:	68b9      	ldr	r1, [r7, #8]
 8006838:	430b      	orrs	r3, r1
 800683a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	695b      	ldr	r3, [r3, #20]
 8006842:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	699a      	ldr	r2, [r3, #24]
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	430a      	orrs	r2, r1
 8006850:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	4a2c      	ldr	r2, [pc, #176]	; (8006908 <UART_SetConfig+0x114>)
 8006858:	4293      	cmp	r3, r2
 800685a:	d103      	bne.n	8006864 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800685c:	f7fe fafa 	bl	8004e54 <HAL_RCC_GetPCLK2Freq>
 8006860:	60f8      	str	r0, [r7, #12]
 8006862:	e002      	b.n	800686a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006864:	f7fe fae2 	bl	8004e2c <HAL_RCC_GetPCLK1Freq>
 8006868:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800686a:	68fa      	ldr	r2, [r7, #12]
 800686c:	4613      	mov	r3, r2
 800686e:	009b      	lsls	r3, r3, #2
 8006870:	4413      	add	r3, r2
 8006872:	009a      	lsls	r2, r3, #2
 8006874:	441a      	add	r2, r3
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	685b      	ldr	r3, [r3, #4]
 800687a:	009b      	lsls	r3, r3, #2
 800687c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006880:	4a22      	ldr	r2, [pc, #136]	; (800690c <UART_SetConfig+0x118>)
 8006882:	fba2 2303 	umull	r2, r3, r2, r3
 8006886:	095b      	lsrs	r3, r3, #5
 8006888:	0119      	lsls	r1, r3, #4
 800688a:	68fa      	ldr	r2, [r7, #12]
 800688c:	4613      	mov	r3, r2
 800688e:	009b      	lsls	r3, r3, #2
 8006890:	4413      	add	r3, r2
 8006892:	009a      	lsls	r2, r3, #2
 8006894:	441a      	add	r2, r3
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	685b      	ldr	r3, [r3, #4]
 800689a:	009b      	lsls	r3, r3, #2
 800689c:	fbb2 f2f3 	udiv	r2, r2, r3
 80068a0:	4b1a      	ldr	r3, [pc, #104]	; (800690c <UART_SetConfig+0x118>)
 80068a2:	fba3 0302 	umull	r0, r3, r3, r2
 80068a6:	095b      	lsrs	r3, r3, #5
 80068a8:	2064      	movs	r0, #100	; 0x64
 80068aa:	fb00 f303 	mul.w	r3, r0, r3
 80068ae:	1ad3      	subs	r3, r2, r3
 80068b0:	011b      	lsls	r3, r3, #4
 80068b2:	3332      	adds	r3, #50	; 0x32
 80068b4:	4a15      	ldr	r2, [pc, #84]	; (800690c <UART_SetConfig+0x118>)
 80068b6:	fba2 2303 	umull	r2, r3, r2, r3
 80068ba:	095b      	lsrs	r3, r3, #5
 80068bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80068c0:	4419      	add	r1, r3
 80068c2:	68fa      	ldr	r2, [r7, #12]
 80068c4:	4613      	mov	r3, r2
 80068c6:	009b      	lsls	r3, r3, #2
 80068c8:	4413      	add	r3, r2
 80068ca:	009a      	lsls	r2, r3, #2
 80068cc:	441a      	add	r2, r3
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	685b      	ldr	r3, [r3, #4]
 80068d2:	009b      	lsls	r3, r3, #2
 80068d4:	fbb2 f2f3 	udiv	r2, r2, r3
 80068d8:	4b0c      	ldr	r3, [pc, #48]	; (800690c <UART_SetConfig+0x118>)
 80068da:	fba3 0302 	umull	r0, r3, r3, r2
 80068de:	095b      	lsrs	r3, r3, #5
 80068e0:	2064      	movs	r0, #100	; 0x64
 80068e2:	fb00 f303 	mul.w	r3, r0, r3
 80068e6:	1ad3      	subs	r3, r2, r3
 80068e8:	011b      	lsls	r3, r3, #4
 80068ea:	3332      	adds	r3, #50	; 0x32
 80068ec:	4a07      	ldr	r2, [pc, #28]	; (800690c <UART_SetConfig+0x118>)
 80068ee:	fba2 2303 	umull	r2, r3, r2, r3
 80068f2:	095b      	lsrs	r3, r3, #5
 80068f4:	f003 020f 	and.w	r2, r3, #15
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	440a      	add	r2, r1
 80068fe:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006900:	bf00      	nop
 8006902:	3710      	adds	r7, #16
 8006904:	46bd      	mov	sp, r7
 8006906:	bd80      	pop	{r7, pc}
 8006908:	40013800 	.word	0x40013800
 800690c:	51eb851f 	.word	0x51eb851f

08006910 <__errno>:
 8006910:	4b01      	ldr	r3, [pc, #4]	; (8006918 <__errno+0x8>)
 8006912:	6818      	ldr	r0, [r3, #0]
 8006914:	4770      	bx	lr
 8006916:	bf00      	nop
 8006918:	2000000c 	.word	0x2000000c

0800691c <__libc_init_array>:
 800691c:	b570      	push	{r4, r5, r6, lr}
 800691e:	2600      	movs	r6, #0
 8006920:	4d0c      	ldr	r5, [pc, #48]	; (8006954 <__libc_init_array+0x38>)
 8006922:	4c0d      	ldr	r4, [pc, #52]	; (8006958 <__libc_init_array+0x3c>)
 8006924:	1b64      	subs	r4, r4, r5
 8006926:	10a4      	asrs	r4, r4, #2
 8006928:	42a6      	cmp	r6, r4
 800692a:	d109      	bne.n	8006940 <__libc_init_array+0x24>
 800692c:	f005 f862 	bl	800b9f4 <_init>
 8006930:	2600      	movs	r6, #0
 8006932:	4d0a      	ldr	r5, [pc, #40]	; (800695c <__libc_init_array+0x40>)
 8006934:	4c0a      	ldr	r4, [pc, #40]	; (8006960 <__libc_init_array+0x44>)
 8006936:	1b64      	subs	r4, r4, r5
 8006938:	10a4      	asrs	r4, r4, #2
 800693a:	42a6      	cmp	r6, r4
 800693c:	d105      	bne.n	800694a <__libc_init_array+0x2e>
 800693e:	bd70      	pop	{r4, r5, r6, pc}
 8006940:	f855 3b04 	ldr.w	r3, [r5], #4
 8006944:	4798      	blx	r3
 8006946:	3601      	adds	r6, #1
 8006948:	e7ee      	b.n	8006928 <__libc_init_array+0xc>
 800694a:	f855 3b04 	ldr.w	r3, [r5], #4
 800694e:	4798      	blx	r3
 8006950:	3601      	adds	r6, #1
 8006952:	e7f2      	b.n	800693a <__libc_init_array+0x1e>
 8006954:	0800c294 	.word	0x0800c294
 8006958:	0800c294 	.word	0x0800c294
 800695c:	0800c294 	.word	0x0800c294
 8006960:	0800c298 	.word	0x0800c298

08006964 <memset>:
 8006964:	4603      	mov	r3, r0
 8006966:	4402      	add	r2, r0
 8006968:	4293      	cmp	r3, r2
 800696a:	d100      	bne.n	800696e <memset+0xa>
 800696c:	4770      	bx	lr
 800696e:	f803 1b01 	strb.w	r1, [r3], #1
 8006972:	e7f9      	b.n	8006968 <memset+0x4>

08006974 <__cvt>:
 8006974:	2b00      	cmp	r3, #0
 8006976:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800697a:	461f      	mov	r7, r3
 800697c:	bfbb      	ittet	lt
 800697e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8006982:	461f      	movlt	r7, r3
 8006984:	2300      	movge	r3, #0
 8006986:	232d      	movlt	r3, #45	; 0x2d
 8006988:	b088      	sub	sp, #32
 800698a:	4614      	mov	r4, r2
 800698c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800698e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006990:	7013      	strb	r3, [r2, #0]
 8006992:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006994:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8006998:	f023 0820 	bic.w	r8, r3, #32
 800699c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80069a0:	d005      	beq.n	80069ae <__cvt+0x3a>
 80069a2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80069a6:	d100      	bne.n	80069aa <__cvt+0x36>
 80069a8:	3501      	adds	r5, #1
 80069aa:	2302      	movs	r3, #2
 80069ac:	e000      	b.n	80069b0 <__cvt+0x3c>
 80069ae:	2303      	movs	r3, #3
 80069b0:	aa07      	add	r2, sp, #28
 80069b2:	9204      	str	r2, [sp, #16]
 80069b4:	aa06      	add	r2, sp, #24
 80069b6:	e9cd a202 	strd	sl, r2, [sp, #8]
 80069ba:	e9cd 3500 	strd	r3, r5, [sp]
 80069be:	4622      	mov	r2, r4
 80069c0:	463b      	mov	r3, r7
 80069c2:	f001 fe31 	bl	8008628 <_dtoa_r>
 80069c6:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80069ca:	4606      	mov	r6, r0
 80069cc:	d102      	bne.n	80069d4 <__cvt+0x60>
 80069ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80069d0:	07db      	lsls	r3, r3, #31
 80069d2:	d522      	bpl.n	8006a1a <__cvt+0xa6>
 80069d4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80069d8:	eb06 0905 	add.w	r9, r6, r5
 80069dc:	d110      	bne.n	8006a00 <__cvt+0x8c>
 80069de:	7833      	ldrb	r3, [r6, #0]
 80069e0:	2b30      	cmp	r3, #48	; 0x30
 80069e2:	d10a      	bne.n	80069fa <__cvt+0x86>
 80069e4:	2200      	movs	r2, #0
 80069e6:	2300      	movs	r3, #0
 80069e8:	4620      	mov	r0, r4
 80069ea:	4639      	mov	r1, r7
 80069ec:	f7fa f8fc 	bl	8000be8 <__aeabi_dcmpeq>
 80069f0:	b918      	cbnz	r0, 80069fa <__cvt+0x86>
 80069f2:	f1c5 0501 	rsb	r5, r5, #1
 80069f6:	f8ca 5000 	str.w	r5, [sl]
 80069fa:	f8da 3000 	ldr.w	r3, [sl]
 80069fe:	4499      	add	r9, r3
 8006a00:	2200      	movs	r2, #0
 8006a02:	2300      	movs	r3, #0
 8006a04:	4620      	mov	r0, r4
 8006a06:	4639      	mov	r1, r7
 8006a08:	f7fa f8ee 	bl	8000be8 <__aeabi_dcmpeq>
 8006a0c:	b108      	cbz	r0, 8006a12 <__cvt+0x9e>
 8006a0e:	f8cd 901c 	str.w	r9, [sp, #28]
 8006a12:	2230      	movs	r2, #48	; 0x30
 8006a14:	9b07      	ldr	r3, [sp, #28]
 8006a16:	454b      	cmp	r3, r9
 8006a18:	d307      	bcc.n	8006a2a <__cvt+0xb6>
 8006a1a:	4630      	mov	r0, r6
 8006a1c:	9b07      	ldr	r3, [sp, #28]
 8006a1e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006a20:	1b9b      	subs	r3, r3, r6
 8006a22:	6013      	str	r3, [r2, #0]
 8006a24:	b008      	add	sp, #32
 8006a26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a2a:	1c59      	adds	r1, r3, #1
 8006a2c:	9107      	str	r1, [sp, #28]
 8006a2e:	701a      	strb	r2, [r3, #0]
 8006a30:	e7f0      	b.n	8006a14 <__cvt+0xa0>

08006a32 <__exponent>:
 8006a32:	4603      	mov	r3, r0
 8006a34:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006a36:	2900      	cmp	r1, #0
 8006a38:	f803 2b02 	strb.w	r2, [r3], #2
 8006a3c:	bfb6      	itet	lt
 8006a3e:	222d      	movlt	r2, #45	; 0x2d
 8006a40:	222b      	movge	r2, #43	; 0x2b
 8006a42:	4249      	neglt	r1, r1
 8006a44:	2909      	cmp	r1, #9
 8006a46:	7042      	strb	r2, [r0, #1]
 8006a48:	dd2b      	ble.n	8006aa2 <__exponent+0x70>
 8006a4a:	f10d 0407 	add.w	r4, sp, #7
 8006a4e:	46a4      	mov	ip, r4
 8006a50:	270a      	movs	r7, #10
 8006a52:	fb91 f6f7 	sdiv	r6, r1, r7
 8006a56:	460a      	mov	r2, r1
 8006a58:	46a6      	mov	lr, r4
 8006a5a:	fb07 1516 	mls	r5, r7, r6, r1
 8006a5e:	2a63      	cmp	r2, #99	; 0x63
 8006a60:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8006a64:	4631      	mov	r1, r6
 8006a66:	f104 34ff 	add.w	r4, r4, #4294967295
 8006a6a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006a6e:	dcf0      	bgt.n	8006a52 <__exponent+0x20>
 8006a70:	3130      	adds	r1, #48	; 0x30
 8006a72:	f1ae 0502 	sub.w	r5, lr, #2
 8006a76:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006a7a:	4629      	mov	r1, r5
 8006a7c:	1c44      	adds	r4, r0, #1
 8006a7e:	4561      	cmp	r1, ip
 8006a80:	d30a      	bcc.n	8006a98 <__exponent+0x66>
 8006a82:	f10d 0209 	add.w	r2, sp, #9
 8006a86:	eba2 020e 	sub.w	r2, r2, lr
 8006a8a:	4565      	cmp	r5, ip
 8006a8c:	bf88      	it	hi
 8006a8e:	2200      	movhi	r2, #0
 8006a90:	4413      	add	r3, r2
 8006a92:	1a18      	subs	r0, r3, r0
 8006a94:	b003      	add	sp, #12
 8006a96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a98:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006a9c:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006aa0:	e7ed      	b.n	8006a7e <__exponent+0x4c>
 8006aa2:	2330      	movs	r3, #48	; 0x30
 8006aa4:	3130      	adds	r1, #48	; 0x30
 8006aa6:	7083      	strb	r3, [r0, #2]
 8006aa8:	70c1      	strb	r1, [r0, #3]
 8006aaa:	1d03      	adds	r3, r0, #4
 8006aac:	e7f1      	b.n	8006a92 <__exponent+0x60>
	...

08006ab0 <_printf_float>:
 8006ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ab4:	b091      	sub	sp, #68	; 0x44
 8006ab6:	460c      	mov	r4, r1
 8006ab8:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8006abc:	4616      	mov	r6, r2
 8006abe:	461f      	mov	r7, r3
 8006ac0:	4605      	mov	r5, r0
 8006ac2:	f002 ff05 	bl	80098d0 <_localeconv_r>
 8006ac6:	6803      	ldr	r3, [r0, #0]
 8006ac8:	4618      	mov	r0, r3
 8006aca:	9309      	str	r3, [sp, #36]	; 0x24
 8006acc:	f7f9 fbac 	bl	8000228 <strlen>
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	930e      	str	r3, [sp, #56]	; 0x38
 8006ad4:	f8d8 3000 	ldr.w	r3, [r8]
 8006ad8:	900a      	str	r0, [sp, #40]	; 0x28
 8006ada:	3307      	adds	r3, #7
 8006adc:	f023 0307 	bic.w	r3, r3, #7
 8006ae0:	f103 0208 	add.w	r2, r3, #8
 8006ae4:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006ae8:	f8d4 b000 	ldr.w	fp, [r4]
 8006aec:	f8c8 2000 	str.w	r2, [r8]
 8006af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006af4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006af8:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8006afc:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8006b00:	930b      	str	r3, [sp, #44]	; 0x2c
 8006b02:	f04f 32ff 	mov.w	r2, #4294967295
 8006b06:	4640      	mov	r0, r8
 8006b08:	4b9c      	ldr	r3, [pc, #624]	; (8006d7c <_printf_float+0x2cc>)
 8006b0a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006b0c:	f7fa f89e 	bl	8000c4c <__aeabi_dcmpun>
 8006b10:	bb70      	cbnz	r0, 8006b70 <_printf_float+0xc0>
 8006b12:	f04f 32ff 	mov.w	r2, #4294967295
 8006b16:	4640      	mov	r0, r8
 8006b18:	4b98      	ldr	r3, [pc, #608]	; (8006d7c <_printf_float+0x2cc>)
 8006b1a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006b1c:	f7fa f878 	bl	8000c10 <__aeabi_dcmple>
 8006b20:	bb30      	cbnz	r0, 8006b70 <_printf_float+0xc0>
 8006b22:	2200      	movs	r2, #0
 8006b24:	2300      	movs	r3, #0
 8006b26:	4640      	mov	r0, r8
 8006b28:	4651      	mov	r1, sl
 8006b2a:	f7fa f867 	bl	8000bfc <__aeabi_dcmplt>
 8006b2e:	b110      	cbz	r0, 8006b36 <_printf_float+0x86>
 8006b30:	232d      	movs	r3, #45	; 0x2d
 8006b32:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b36:	4b92      	ldr	r3, [pc, #584]	; (8006d80 <_printf_float+0x2d0>)
 8006b38:	4892      	ldr	r0, [pc, #584]	; (8006d84 <_printf_float+0x2d4>)
 8006b3a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006b3e:	bf94      	ite	ls
 8006b40:	4698      	movls	r8, r3
 8006b42:	4680      	movhi	r8, r0
 8006b44:	2303      	movs	r3, #3
 8006b46:	f04f 0a00 	mov.w	sl, #0
 8006b4a:	6123      	str	r3, [r4, #16]
 8006b4c:	f02b 0304 	bic.w	r3, fp, #4
 8006b50:	6023      	str	r3, [r4, #0]
 8006b52:	4633      	mov	r3, r6
 8006b54:	4621      	mov	r1, r4
 8006b56:	4628      	mov	r0, r5
 8006b58:	9700      	str	r7, [sp, #0]
 8006b5a:	aa0f      	add	r2, sp, #60	; 0x3c
 8006b5c:	f000 f9d4 	bl	8006f08 <_printf_common>
 8006b60:	3001      	adds	r0, #1
 8006b62:	f040 8090 	bne.w	8006c86 <_printf_float+0x1d6>
 8006b66:	f04f 30ff 	mov.w	r0, #4294967295
 8006b6a:	b011      	add	sp, #68	; 0x44
 8006b6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b70:	4642      	mov	r2, r8
 8006b72:	4653      	mov	r3, sl
 8006b74:	4640      	mov	r0, r8
 8006b76:	4651      	mov	r1, sl
 8006b78:	f7fa f868 	bl	8000c4c <__aeabi_dcmpun>
 8006b7c:	b148      	cbz	r0, 8006b92 <_printf_float+0xe2>
 8006b7e:	f1ba 0f00 	cmp.w	sl, #0
 8006b82:	bfb8      	it	lt
 8006b84:	232d      	movlt	r3, #45	; 0x2d
 8006b86:	4880      	ldr	r0, [pc, #512]	; (8006d88 <_printf_float+0x2d8>)
 8006b88:	bfb8      	it	lt
 8006b8a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006b8e:	4b7f      	ldr	r3, [pc, #508]	; (8006d8c <_printf_float+0x2dc>)
 8006b90:	e7d3      	b.n	8006b3a <_printf_float+0x8a>
 8006b92:	6863      	ldr	r3, [r4, #4]
 8006b94:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8006b98:	1c5a      	adds	r2, r3, #1
 8006b9a:	d142      	bne.n	8006c22 <_printf_float+0x172>
 8006b9c:	2306      	movs	r3, #6
 8006b9e:	6063      	str	r3, [r4, #4]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	9206      	str	r2, [sp, #24]
 8006ba4:	aa0e      	add	r2, sp, #56	; 0x38
 8006ba6:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8006baa:	aa0d      	add	r2, sp, #52	; 0x34
 8006bac:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8006bb0:	9203      	str	r2, [sp, #12]
 8006bb2:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8006bb6:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006bba:	6023      	str	r3, [r4, #0]
 8006bbc:	6863      	ldr	r3, [r4, #4]
 8006bbe:	4642      	mov	r2, r8
 8006bc0:	9300      	str	r3, [sp, #0]
 8006bc2:	4628      	mov	r0, r5
 8006bc4:	4653      	mov	r3, sl
 8006bc6:	910b      	str	r1, [sp, #44]	; 0x2c
 8006bc8:	f7ff fed4 	bl	8006974 <__cvt>
 8006bcc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006bce:	4680      	mov	r8, r0
 8006bd0:	2947      	cmp	r1, #71	; 0x47
 8006bd2:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006bd4:	d108      	bne.n	8006be8 <_printf_float+0x138>
 8006bd6:	1cc8      	adds	r0, r1, #3
 8006bd8:	db02      	blt.n	8006be0 <_printf_float+0x130>
 8006bda:	6863      	ldr	r3, [r4, #4]
 8006bdc:	4299      	cmp	r1, r3
 8006bde:	dd40      	ble.n	8006c62 <_printf_float+0x1b2>
 8006be0:	f1a9 0902 	sub.w	r9, r9, #2
 8006be4:	fa5f f989 	uxtb.w	r9, r9
 8006be8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006bec:	d81f      	bhi.n	8006c2e <_printf_float+0x17e>
 8006bee:	464a      	mov	r2, r9
 8006bf0:	3901      	subs	r1, #1
 8006bf2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006bf6:	910d      	str	r1, [sp, #52]	; 0x34
 8006bf8:	f7ff ff1b 	bl	8006a32 <__exponent>
 8006bfc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006bfe:	4682      	mov	sl, r0
 8006c00:	1813      	adds	r3, r2, r0
 8006c02:	2a01      	cmp	r2, #1
 8006c04:	6123      	str	r3, [r4, #16]
 8006c06:	dc02      	bgt.n	8006c0e <_printf_float+0x15e>
 8006c08:	6822      	ldr	r2, [r4, #0]
 8006c0a:	07d2      	lsls	r2, r2, #31
 8006c0c:	d501      	bpl.n	8006c12 <_printf_float+0x162>
 8006c0e:	3301      	adds	r3, #1
 8006c10:	6123      	str	r3, [r4, #16]
 8006c12:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d09b      	beq.n	8006b52 <_printf_float+0xa2>
 8006c1a:	232d      	movs	r3, #45	; 0x2d
 8006c1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c20:	e797      	b.n	8006b52 <_printf_float+0xa2>
 8006c22:	2947      	cmp	r1, #71	; 0x47
 8006c24:	d1bc      	bne.n	8006ba0 <_printf_float+0xf0>
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d1ba      	bne.n	8006ba0 <_printf_float+0xf0>
 8006c2a:	2301      	movs	r3, #1
 8006c2c:	e7b7      	b.n	8006b9e <_printf_float+0xee>
 8006c2e:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8006c32:	d118      	bne.n	8006c66 <_printf_float+0x1b6>
 8006c34:	2900      	cmp	r1, #0
 8006c36:	6863      	ldr	r3, [r4, #4]
 8006c38:	dd0b      	ble.n	8006c52 <_printf_float+0x1a2>
 8006c3a:	6121      	str	r1, [r4, #16]
 8006c3c:	b913      	cbnz	r3, 8006c44 <_printf_float+0x194>
 8006c3e:	6822      	ldr	r2, [r4, #0]
 8006c40:	07d0      	lsls	r0, r2, #31
 8006c42:	d502      	bpl.n	8006c4a <_printf_float+0x19a>
 8006c44:	3301      	adds	r3, #1
 8006c46:	440b      	add	r3, r1
 8006c48:	6123      	str	r3, [r4, #16]
 8006c4a:	f04f 0a00 	mov.w	sl, #0
 8006c4e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006c50:	e7df      	b.n	8006c12 <_printf_float+0x162>
 8006c52:	b913      	cbnz	r3, 8006c5a <_printf_float+0x1aa>
 8006c54:	6822      	ldr	r2, [r4, #0]
 8006c56:	07d2      	lsls	r2, r2, #31
 8006c58:	d501      	bpl.n	8006c5e <_printf_float+0x1ae>
 8006c5a:	3302      	adds	r3, #2
 8006c5c:	e7f4      	b.n	8006c48 <_printf_float+0x198>
 8006c5e:	2301      	movs	r3, #1
 8006c60:	e7f2      	b.n	8006c48 <_printf_float+0x198>
 8006c62:	f04f 0967 	mov.w	r9, #103	; 0x67
 8006c66:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006c68:	4299      	cmp	r1, r3
 8006c6a:	db05      	blt.n	8006c78 <_printf_float+0x1c8>
 8006c6c:	6823      	ldr	r3, [r4, #0]
 8006c6e:	6121      	str	r1, [r4, #16]
 8006c70:	07d8      	lsls	r0, r3, #31
 8006c72:	d5ea      	bpl.n	8006c4a <_printf_float+0x19a>
 8006c74:	1c4b      	adds	r3, r1, #1
 8006c76:	e7e7      	b.n	8006c48 <_printf_float+0x198>
 8006c78:	2900      	cmp	r1, #0
 8006c7a:	bfcc      	ite	gt
 8006c7c:	2201      	movgt	r2, #1
 8006c7e:	f1c1 0202 	rsble	r2, r1, #2
 8006c82:	4413      	add	r3, r2
 8006c84:	e7e0      	b.n	8006c48 <_printf_float+0x198>
 8006c86:	6823      	ldr	r3, [r4, #0]
 8006c88:	055a      	lsls	r2, r3, #21
 8006c8a:	d407      	bmi.n	8006c9c <_printf_float+0x1ec>
 8006c8c:	6923      	ldr	r3, [r4, #16]
 8006c8e:	4642      	mov	r2, r8
 8006c90:	4631      	mov	r1, r6
 8006c92:	4628      	mov	r0, r5
 8006c94:	47b8      	blx	r7
 8006c96:	3001      	adds	r0, #1
 8006c98:	d12b      	bne.n	8006cf2 <_printf_float+0x242>
 8006c9a:	e764      	b.n	8006b66 <_printf_float+0xb6>
 8006c9c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006ca0:	f240 80dd 	bls.w	8006e5e <_printf_float+0x3ae>
 8006ca4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006ca8:	2200      	movs	r2, #0
 8006caa:	2300      	movs	r3, #0
 8006cac:	f7f9 ff9c 	bl	8000be8 <__aeabi_dcmpeq>
 8006cb0:	2800      	cmp	r0, #0
 8006cb2:	d033      	beq.n	8006d1c <_printf_float+0x26c>
 8006cb4:	2301      	movs	r3, #1
 8006cb6:	4631      	mov	r1, r6
 8006cb8:	4628      	mov	r0, r5
 8006cba:	4a35      	ldr	r2, [pc, #212]	; (8006d90 <_printf_float+0x2e0>)
 8006cbc:	47b8      	blx	r7
 8006cbe:	3001      	adds	r0, #1
 8006cc0:	f43f af51 	beq.w	8006b66 <_printf_float+0xb6>
 8006cc4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006cc8:	429a      	cmp	r2, r3
 8006cca:	db02      	blt.n	8006cd2 <_printf_float+0x222>
 8006ccc:	6823      	ldr	r3, [r4, #0]
 8006cce:	07d8      	lsls	r0, r3, #31
 8006cd0:	d50f      	bpl.n	8006cf2 <_printf_float+0x242>
 8006cd2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006cd6:	4631      	mov	r1, r6
 8006cd8:	4628      	mov	r0, r5
 8006cda:	47b8      	blx	r7
 8006cdc:	3001      	adds	r0, #1
 8006cde:	f43f af42 	beq.w	8006b66 <_printf_float+0xb6>
 8006ce2:	f04f 0800 	mov.w	r8, #0
 8006ce6:	f104 091a 	add.w	r9, r4, #26
 8006cea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006cec:	3b01      	subs	r3, #1
 8006cee:	4543      	cmp	r3, r8
 8006cf0:	dc09      	bgt.n	8006d06 <_printf_float+0x256>
 8006cf2:	6823      	ldr	r3, [r4, #0]
 8006cf4:	079b      	lsls	r3, r3, #30
 8006cf6:	f100 8102 	bmi.w	8006efe <_printf_float+0x44e>
 8006cfa:	68e0      	ldr	r0, [r4, #12]
 8006cfc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006cfe:	4298      	cmp	r0, r3
 8006d00:	bfb8      	it	lt
 8006d02:	4618      	movlt	r0, r3
 8006d04:	e731      	b.n	8006b6a <_printf_float+0xba>
 8006d06:	2301      	movs	r3, #1
 8006d08:	464a      	mov	r2, r9
 8006d0a:	4631      	mov	r1, r6
 8006d0c:	4628      	mov	r0, r5
 8006d0e:	47b8      	blx	r7
 8006d10:	3001      	adds	r0, #1
 8006d12:	f43f af28 	beq.w	8006b66 <_printf_float+0xb6>
 8006d16:	f108 0801 	add.w	r8, r8, #1
 8006d1a:	e7e6      	b.n	8006cea <_printf_float+0x23a>
 8006d1c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	dc38      	bgt.n	8006d94 <_printf_float+0x2e4>
 8006d22:	2301      	movs	r3, #1
 8006d24:	4631      	mov	r1, r6
 8006d26:	4628      	mov	r0, r5
 8006d28:	4a19      	ldr	r2, [pc, #100]	; (8006d90 <_printf_float+0x2e0>)
 8006d2a:	47b8      	blx	r7
 8006d2c:	3001      	adds	r0, #1
 8006d2e:	f43f af1a 	beq.w	8006b66 <_printf_float+0xb6>
 8006d32:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006d36:	4313      	orrs	r3, r2
 8006d38:	d102      	bne.n	8006d40 <_printf_float+0x290>
 8006d3a:	6823      	ldr	r3, [r4, #0]
 8006d3c:	07d9      	lsls	r1, r3, #31
 8006d3e:	d5d8      	bpl.n	8006cf2 <_printf_float+0x242>
 8006d40:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006d44:	4631      	mov	r1, r6
 8006d46:	4628      	mov	r0, r5
 8006d48:	47b8      	blx	r7
 8006d4a:	3001      	adds	r0, #1
 8006d4c:	f43f af0b 	beq.w	8006b66 <_printf_float+0xb6>
 8006d50:	f04f 0900 	mov.w	r9, #0
 8006d54:	f104 0a1a 	add.w	sl, r4, #26
 8006d58:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d5a:	425b      	negs	r3, r3
 8006d5c:	454b      	cmp	r3, r9
 8006d5e:	dc01      	bgt.n	8006d64 <_printf_float+0x2b4>
 8006d60:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006d62:	e794      	b.n	8006c8e <_printf_float+0x1de>
 8006d64:	2301      	movs	r3, #1
 8006d66:	4652      	mov	r2, sl
 8006d68:	4631      	mov	r1, r6
 8006d6a:	4628      	mov	r0, r5
 8006d6c:	47b8      	blx	r7
 8006d6e:	3001      	adds	r0, #1
 8006d70:	f43f aef9 	beq.w	8006b66 <_printf_float+0xb6>
 8006d74:	f109 0901 	add.w	r9, r9, #1
 8006d78:	e7ee      	b.n	8006d58 <_printf_float+0x2a8>
 8006d7a:	bf00      	nop
 8006d7c:	7fefffff 	.word	0x7fefffff
 8006d80:	0800bdc8 	.word	0x0800bdc8
 8006d84:	0800bdcc 	.word	0x0800bdcc
 8006d88:	0800bdd4 	.word	0x0800bdd4
 8006d8c:	0800bdd0 	.word	0x0800bdd0
 8006d90:	0800c1d9 	.word	0x0800c1d9
 8006d94:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006d96:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006d98:	429a      	cmp	r2, r3
 8006d9a:	bfa8      	it	ge
 8006d9c:	461a      	movge	r2, r3
 8006d9e:	2a00      	cmp	r2, #0
 8006da0:	4691      	mov	r9, r2
 8006da2:	dc37      	bgt.n	8006e14 <_printf_float+0x364>
 8006da4:	f04f 0b00 	mov.w	fp, #0
 8006da8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006dac:	f104 021a 	add.w	r2, r4, #26
 8006db0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006db4:	ebaa 0309 	sub.w	r3, sl, r9
 8006db8:	455b      	cmp	r3, fp
 8006dba:	dc33      	bgt.n	8006e24 <_printf_float+0x374>
 8006dbc:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006dc0:	429a      	cmp	r2, r3
 8006dc2:	db3b      	blt.n	8006e3c <_printf_float+0x38c>
 8006dc4:	6823      	ldr	r3, [r4, #0]
 8006dc6:	07da      	lsls	r2, r3, #31
 8006dc8:	d438      	bmi.n	8006e3c <_printf_float+0x38c>
 8006dca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006dcc:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006dce:	eba2 030a 	sub.w	r3, r2, sl
 8006dd2:	eba2 0901 	sub.w	r9, r2, r1
 8006dd6:	4599      	cmp	r9, r3
 8006dd8:	bfa8      	it	ge
 8006dda:	4699      	movge	r9, r3
 8006ddc:	f1b9 0f00 	cmp.w	r9, #0
 8006de0:	dc34      	bgt.n	8006e4c <_printf_float+0x39c>
 8006de2:	f04f 0800 	mov.w	r8, #0
 8006de6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006dea:	f104 0a1a 	add.w	sl, r4, #26
 8006dee:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006df2:	1a9b      	subs	r3, r3, r2
 8006df4:	eba3 0309 	sub.w	r3, r3, r9
 8006df8:	4543      	cmp	r3, r8
 8006dfa:	f77f af7a 	ble.w	8006cf2 <_printf_float+0x242>
 8006dfe:	2301      	movs	r3, #1
 8006e00:	4652      	mov	r2, sl
 8006e02:	4631      	mov	r1, r6
 8006e04:	4628      	mov	r0, r5
 8006e06:	47b8      	blx	r7
 8006e08:	3001      	adds	r0, #1
 8006e0a:	f43f aeac 	beq.w	8006b66 <_printf_float+0xb6>
 8006e0e:	f108 0801 	add.w	r8, r8, #1
 8006e12:	e7ec      	b.n	8006dee <_printf_float+0x33e>
 8006e14:	4613      	mov	r3, r2
 8006e16:	4631      	mov	r1, r6
 8006e18:	4642      	mov	r2, r8
 8006e1a:	4628      	mov	r0, r5
 8006e1c:	47b8      	blx	r7
 8006e1e:	3001      	adds	r0, #1
 8006e20:	d1c0      	bne.n	8006da4 <_printf_float+0x2f4>
 8006e22:	e6a0      	b.n	8006b66 <_printf_float+0xb6>
 8006e24:	2301      	movs	r3, #1
 8006e26:	4631      	mov	r1, r6
 8006e28:	4628      	mov	r0, r5
 8006e2a:	920b      	str	r2, [sp, #44]	; 0x2c
 8006e2c:	47b8      	blx	r7
 8006e2e:	3001      	adds	r0, #1
 8006e30:	f43f ae99 	beq.w	8006b66 <_printf_float+0xb6>
 8006e34:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006e36:	f10b 0b01 	add.w	fp, fp, #1
 8006e3a:	e7b9      	b.n	8006db0 <_printf_float+0x300>
 8006e3c:	4631      	mov	r1, r6
 8006e3e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006e42:	4628      	mov	r0, r5
 8006e44:	47b8      	blx	r7
 8006e46:	3001      	adds	r0, #1
 8006e48:	d1bf      	bne.n	8006dca <_printf_float+0x31a>
 8006e4a:	e68c      	b.n	8006b66 <_printf_float+0xb6>
 8006e4c:	464b      	mov	r3, r9
 8006e4e:	4631      	mov	r1, r6
 8006e50:	4628      	mov	r0, r5
 8006e52:	eb08 020a 	add.w	r2, r8, sl
 8006e56:	47b8      	blx	r7
 8006e58:	3001      	adds	r0, #1
 8006e5a:	d1c2      	bne.n	8006de2 <_printf_float+0x332>
 8006e5c:	e683      	b.n	8006b66 <_printf_float+0xb6>
 8006e5e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006e60:	2a01      	cmp	r2, #1
 8006e62:	dc01      	bgt.n	8006e68 <_printf_float+0x3b8>
 8006e64:	07db      	lsls	r3, r3, #31
 8006e66:	d537      	bpl.n	8006ed8 <_printf_float+0x428>
 8006e68:	2301      	movs	r3, #1
 8006e6a:	4642      	mov	r2, r8
 8006e6c:	4631      	mov	r1, r6
 8006e6e:	4628      	mov	r0, r5
 8006e70:	47b8      	blx	r7
 8006e72:	3001      	adds	r0, #1
 8006e74:	f43f ae77 	beq.w	8006b66 <_printf_float+0xb6>
 8006e78:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006e7c:	4631      	mov	r1, r6
 8006e7e:	4628      	mov	r0, r5
 8006e80:	47b8      	blx	r7
 8006e82:	3001      	adds	r0, #1
 8006e84:	f43f ae6f 	beq.w	8006b66 <_printf_float+0xb6>
 8006e88:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	2300      	movs	r3, #0
 8006e90:	f7f9 feaa 	bl	8000be8 <__aeabi_dcmpeq>
 8006e94:	b9d8      	cbnz	r0, 8006ece <_printf_float+0x41e>
 8006e96:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e98:	f108 0201 	add.w	r2, r8, #1
 8006e9c:	3b01      	subs	r3, #1
 8006e9e:	4631      	mov	r1, r6
 8006ea0:	4628      	mov	r0, r5
 8006ea2:	47b8      	blx	r7
 8006ea4:	3001      	adds	r0, #1
 8006ea6:	d10e      	bne.n	8006ec6 <_printf_float+0x416>
 8006ea8:	e65d      	b.n	8006b66 <_printf_float+0xb6>
 8006eaa:	2301      	movs	r3, #1
 8006eac:	464a      	mov	r2, r9
 8006eae:	4631      	mov	r1, r6
 8006eb0:	4628      	mov	r0, r5
 8006eb2:	47b8      	blx	r7
 8006eb4:	3001      	adds	r0, #1
 8006eb6:	f43f ae56 	beq.w	8006b66 <_printf_float+0xb6>
 8006eba:	f108 0801 	add.w	r8, r8, #1
 8006ebe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ec0:	3b01      	subs	r3, #1
 8006ec2:	4543      	cmp	r3, r8
 8006ec4:	dcf1      	bgt.n	8006eaa <_printf_float+0x3fa>
 8006ec6:	4653      	mov	r3, sl
 8006ec8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006ecc:	e6e0      	b.n	8006c90 <_printf_float+0x1e0>
 8006ece:	f04f 0800 	mov.w	r8, #0
 8006ed2:	f104 091a 	add.w	r9, r4, #26
 8006ed6:	e7f2      	b.n	8006ebe <_printf_float+0x40e>
 8006ed8:	2301      	movs	r3, #1
 8006eda:	4642      	mov	r2, r8
 8006edc:	e7df      	b.n	8006e9e <_printf_float+0x3ee>
 8006ede:	2301      	movs	r3, #1
 8006ee0:	464a      	mov	r2, r9
 8006ee2:	4631      	mov	r1, r6
 8006ee4:	4628      	mov	r0, r5
 8006ee6:	47b8      	blx	r7
 8006ee8:	3001      	adds	r0, #1
 8006eea:	f43f ae3c 	beq.w	8006b66 <_printf_float+0xb6>
 8006eee:	f108 0801 	add.w	r8, r8, #1
 8006ef2:	68e3      	ldr	r3, [r4, #12]
 8006ef4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006ef6:	1a5b      	subs	r3, r3, r1
 8006ef8:	4543      	cmp	r3, r8
 8006efa:	dcf0      	bgt.n	8006ede <_printf_float+0x42e>
 8006efc:	e6fd      	b.n	8006cfa <_printf_float+0x24a>
 8006efe:	f04f 0800 	mov.w	r8, #0
 8006f02:	f104 0919 	add.w	r9, r4, #25
 8006f06:	e7f4      	b.n	8006ef2 <_printf_float+0x442>

08006f08 <_printf_common>:
 8006f08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f0c:	4616      	mov	r6, r2
 8006f0e:	4699      	mov	r9, r3
 8006f10:	688a      	ldr	r2, [r1, #8]
 8006f12:	690b      	ldr	r3, [r1, #16]
 8006f14:	4607      	mov	r7, r0
 8006f16:	4293      	cmp	r3, r2
 8006f18:	bfb8      	it	lt
 8006f1a:	4613      	movlt	r3, r2
 8006f1c:	6033      	str	r3, [r6, #0]
 8006f1e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006f22:	460c      	mov	r4, r1
 8006f24:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006f28:	b10a      	cbz	r2, 8006f2e <_printf_common+0x26>
 8006f2a:	3301      	adds	r3, #1
 8006f2c:	6033      	str	r3, [r6, #0]
 8006f2e:	6823      	ldr	r3, [r4, #0]
 8006f30:	0699      	lsls	r1, r3, #26
 8006f32:	bf42      	ittt	mi
 8006f34:	6833      	ldrmi	r3, [r6, #0]
 8006f36:	3302      	addmi	r3, #2
 8006f38:	6033      	strmi	r3, [r6, #0]
 8006f3a:	6825      	ldr	r5, [r4, #0]
 8006f3c:	f015 0506 	ands.w	r5, r5, #6
 8006f40:	d106      	bne.n	8006f50 <_printf_common+0x48>
 8006f42:	f104 0a19 	add.w	sl, r4, #25
 8006f46:	68e3      	ldr	r3, [r4, #12]
 8006f48:	6832      	ldr	r2, [r6, #0]
 8006f4a:	1a9b      	subs	r3, r3, r2
 8006f4c:	42ab      	cmp	r3, r5
 8006f4e:	dc28      	bgt.n	8006fa2 <_printf_common+0x9a>
 8006f50:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006f54:	1e13      	subs	r3, r2, #0
 8006f56:	6822      	ldr	r2, [r4, #0]
 8006f58:	bf18      	it	ne
 8006f5a:	2301      	movne	r3, #1
 8006f5c:	0692      	lsls	r2, r2, #26
 8006f5e:	d42d      	bmi.n	8006fbc <_printf_common+0xb4>
 8006f60:	4649      	mov	r1, r9
 8006f62:	4638      	mov	r0, r7
 8006f64:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006f68:	47c0      	blx	r8
 8006f6a:	3001      	adds	r0, #1
 8006f6c:	d020      	beq.n	8006fb0 <_printf_common+0xa8>
 8006f6e:	6823      	ldr	r3, [r4, #0]
 8006f70:	68e5      	ldr	r5, [r4, #12]
 8006f72:	f003 0306 	and.w	r3, r3, #6
 8006f76:	2b04      	cmp	r3, #4
 8006f78:	bf18      	it	ne
 8006f7a:	2500      	movne	r5, #0
 8006f7c:	6832      	ldr	r2, [r6, #0]
 8006f7e:	f04f 0600 	mov.w	r6, #0
 8006f82:	68a3      	ldr	r3, [r4, #8]
 8006f84:	bf08      	it	eq
 8006f86:	1aad      	subeq	r5, r5, r2
 8006f88:	6922      	ldr	r2, [r4, #16]
 8006f8a:	bf08      	it	eq
 8006f8c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006f90:	4293      	cmp	r3, r2
 8006f92:	bfc4      	itt	gt
 8006f94:	1a9b      	subgt	r3, r3, r2
 8006f96:	18ed      	addgt	r5, r5, r3
 8006f98:	341a      	adds	r4, #26
 8006f9a:	42b5      	cmp	r5, r6
 8006f9c:	d11a      	bne.n	8006fd4 <_printf_common+0xcc>
 8006f9e:	2000      	movs	r0, #0
 8006fa0:	e008      	b.n	8006fb4 <_printf_common+0xac>
 8006fa2:	2301      	movs	r3, #1
 8006fa4:	4652      	mov	r2, sl
 8006fa6:	4649      	mov	r1, r9
 8006fa8:	4638      	mov	r0, r7
 8006faa:	47c0      	blx	r8
 8006fac:	3001      	adds	r0, #1
 8006fae:	d103      	bne.n	8006fb8 <_printf_common+0xb0>
 8006fb0:	f04f 30ff 	mov.w	r0, #4294967295
 8006fb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fb8:	3501      	adds	r5, #1
 8006fba:	e7c4      	b.n	8006f46 <_printf_common+0x3e>
 8006fbc:	2030      	movs	r0, #48	; 0x30
 8006fbe:	18e1      	adds	r1, r4, r3
 8006fc0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006fc4:	1c5a      	adds	r2, r3, #1
 8006fc6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006fca:	4422      	add	r2, r4
 8006fcc:	3302      	adds	r3, #2
 8006fce:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006fd2:	e7c5      	b.n	8006f60 <_printf_common+0x58>
 8006fd4:	2301      	movs	r3, #1
 8006fd6:	4622      	mov	r2, r4
 8006fd8:	4649      	mov	r1, r9
 8006fda:	4638      	mov	r0, r7
 8006fdc:	47c0      	blx	r8
 8006fde:	3001      	adds	r0, #1
 8006fe0:	d0e6      	beq.n	8006fb0 <_printf_common+0xa8>
 8006fe2:	3601      	adds	r6, #1
 8006fe4:	e7d9      	b.n	8006f9a <_printf_common+0x92>
	...

08006fe8 <_printf_i>:
 8006fe8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006fec:	460c      	mov	r4, r1
 8006fee:	7e27      	ldrb	r7, [r4, #24]
 8006ff0:	4691      	mov	r9, r2
 8006ff2:	2f78      	cmp	r7, #120	; 0x78
 8006ff4:	4680      	mov	r8, r0
 8006ff6:	469a      	mov	sl, r3
 8006ff8:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006ffa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006ffe:	d807      	bhi.n	8007010 <_printf_i+0x28>
 8007000:	2f62      	cmp	r7, #98	; 0x62
 8007002:	d80a      	bhi.n	800701a <_printf_i+0x32>
 8007004:	2f00      	cmp	r7, #0
 8007006:	f000 80d9 	beq.w	80071bc <_printf_i+0x1d4>
 800700a:	2f58      	cmp	r7, #88	; 0x58
 800700c:	f000 80a4 	beq.w	8007158 <_printf_i+0x170>
 8007010:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007014:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007018:	e03a      	b.n	8007090 <_printf_i+0xa8>
 800701a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800701e:	2b15      	cmp	r3, #21
 8007020:	d8f6      	bhi.n	8007010 <_printf_i+0x28>
 8007022:	a001      	add	r0, pc, #4	; (adr r0, 8007028 <_printf_i+0x40>)
 8007024:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007028:	08007081 	.word	0x08007081
 800702c:	08007095 	.word	0x08007095
 8007030:	08007011 	.word	0x08007011
 8007034:	08007011 	.word	0x08007011
 8007038:	08007011 	.word	0x08007011
 800703c:	08007011 	.word	0x08007011
 8007040:	08007095 	.word	0x08007095
 8007044:	08007011 	.word	0x08007011
 8007048:	08007011 	.word	0x08007011
 800704c:	08007011 	.word	0x08007011
 8007050:	08007011 	.word	0x08007011
 8007054:	080071a3 	.word	0x080071a3
 8007058:	080070c5 	.word	0x080070c5
 800705c:	08007185 	.word	0x08007185
 8007060:	08007011 	.word	0x08007011
 8007064:	08007011 	.word	0x08007011
 8007068:	080071c5 	.word	0x080071c5
 800706c:	08007011 	.word	0x08007011
 8007070:	080070c5 	.word	0x080070c5
 8007074:	08007011 	.word	0x08007011
 8007078:	08007011 	.word	0x08007011
 800707c:	0800718d 	.word	0x0800718d
 8007080:	680b      	ldr	r3, [r1, #0]
 8007082:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007086:	1d1a      	adds	r2, r3, #4
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	600a      	str	r2, [r1, #0]
 800708c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007090:	2301      	movs	r3, #1
 8007092:	e0a4      	b.n	80071de <_printf_i+0x1f6>
 8007094:	6825      	ldr	r5, [r4, #0]
 8007096:	6808      	ldr	r0, [r1, #0]
 8007098:	062e      	lsls	r6, r5, #24
 800709a:	f100 0304 	add.w	r3, r0, #4
 800709e:	d50a      	bpl.n	80070b6 <_printf_i+0xce>
 80070a0:	6805      	ldr	r5, [r0, #0]
 80070a2:	600b      	str	r3, [r1, #0]
 80070a4:	2d00      	cmp	r5, #0
 80070a6:	da03      	bge.n	80070b0 <_printf_i+0xc8>
 80070a8:	232d      	movs	r3, #45	; 0x2d
 80070aa:	426d      	negs	r5, r5
 80070ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80070b0:	230a      	movs	r3, #10
 80070b2:	485e      	ldr	r0, [pc, #376]	; (800722c <_printf_i+0x244>)
 80070b4:	e019      	b.n	80070ea <_printf_i+0x102>
 80070b6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80070ba:	6805      	ldr	r5, [r0, #0]
 80070bc:	600b      	str	r3, [r1, #0]
 80070be:	bf18      	it	ne
 80070c0:	b22d      	sxthne	r5, r5
 80070c2:	e7ef      	b.n	80070a4 <_printf_i+0xbc>
 80070c4:	680b      	ldr	r3, [r1, #0]
 80070c6:	6825      	ldr	r5, [r4, #0]
 80070c8:	1d18      	adds	r0, r3, #4
 80070ca:	6008      	str	r0, [r1, #0]
 80070cc:	0628      	lsls	r0, r5, #24
 80070ce:	d501      	bpl.n	80070d4 <_printf_i+0xec>
 80070d0:	681d      	ldr	r5, [r3, #0]
 80070d2:	e002      	b.n	80070da <_printf_i+0xf2>
 80070d4:	0669      	lsls	r1, r5, #25
 80070d6:	d5fb      	bpl.n	80070d0 <_printf_i+0xe8>
 80070d8:	881d      	ldrh	r5, [r3, #0]
 80070da:	2f6f      	cmp	r7, #111	; 0x6f
 80070dc:	bf0c      	ite	eq
 80070de:	2308      	moveq	r3, #8
 80070e0:	230a      	movne	r3, #10
 80070e2:	4852      	ldr	r0, [pc, #328]	; (800722c <_printf_i+0x244>)
 80070e4:	2100      	movs	r1, #0
 80070e6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80070ea:	6866      	ldr	r6, [r4, #4]
 80070ec:	2e00      	cmp	r6, #0
 80070ee:	bfa8      	it	ge
 80070f0:	6821      	ldrge	r1, [r4, #0]
 80070f2:	60a6      	str	r6, [r4, #8]
 80070f4:	bfa4      	itt	ge
 80070f6:	f021 0104 	bicge.w	r1, r1, #4
 80070fa:	6021      	strge	r1, [r4, #0]
 80070fc:	b90d      	cbnz	r5, 8007102 <_printf_i+0x11a>
 80070fe:	2e00      	cmp	r6, #0
 8007100:	d04d      	beq.n	800719e <_printf_i+0x1b6>
 8007102:	4616      	mov	r6, r2
 8007104:	fbb5 f1f3 	udiv	r1, r5, r3
 8007108:	fb03 5711 	mls	r7, r3, r1, r5
 800710c:	5dc7      	ldrb	r7, [r0, r7]
 800710e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007112:	462f      	mov	r7, r5
 8007114:	42bb      	cmp	r3, r7
 8007116:	460d      	mov	r5, r1
 8007118:	d9f4      	bls.n	8007104 <_printf_i+0x11c>
 800711a:	2b08      	cmp	r3, #8
 800711c:	d10b      	bne.n	8007136 <_printf_i+0x14e>
 800711e:	6823      	ldr	r3, [r4, #0]
 8007120:	07df      	lsls	r7, r3, #31
 8007122:	d508      	bpl.n	8007136 <_printf_i+0x14e>
 8007124:	6923      	ldr	r3, [r4, #16]
 8007126:	6861      	ldr	r1, [r4, #4]
 8007128:	4299      	cmp	r1, r3
 800712a:	bfde      	ittt	le
 800712c:	2330      	movle	r3, #48	; 0x30
 800712e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007132:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007136:	1b92      	subs	r2, r2, r6
 8007138:	6122      	str	r2, [r4, #16]
 800713a:	464b      	mov	r3, r9
 800713c:	4621      	mov	r1, r4
 800713e:	4640      	mov	r0, r8
 8007140:	f8cd a000 	str.w	sl, [sp]
 8007144:	aa03      	add	r2, sp, #12
 8007146:	f7ff fedf 	bl	8006f08 <_printf_common>
 800714a:	3001      	adds	r0, #1
 800714c:	d14c      	bne.n	80071e8 <_printf_i+0x200>
 800714e:	f04f 30ff 	mov.w	r0, #4294967295
 8007152:	b004      	add	sp, #16
 8007154:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007158:	4834      	ldr	r0, [pc, #208]	; (800722c <_printf_i+0x244>)
 800715a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800715e:	680e      	ldr	r6, [r1, #0]
 8007160:	6823      	ldr	r3, [r4, #0]
 8007162:	f856 5b04 	ldr.w	r5, [r6], #4
 8007166:	061f      	lsls	r7, r3, #24
 8007168:	600e      	str	r6, [r1, #0]
 800716a:	d514      	bpl.n	8007196 <_printf_i+0x1ae>
 800716c:	07d9      	lsls	r1, r3, #31
 800716e:	bf44      	itt	mi
 8007170:	f043 0320 	orrmi.w	r3, r3, #32
 8007174:	6023      	strmi	r3, [r4, #0]
 8007176:	b91d      	cbnz	r5, 8007180 <_printf_i+0x198>
 8007178:	6823      	ldr	r3, [r4, #0]
 800717a:	f023 0320 	bic.w	r3, r3, #32
 800717e:	6023      	str	r3, [r4, #0]
 8007180:	2310      	movs	r3, #16
 8007182:	e7af      	b.n	80070e4 <_printf_i+0xfc>
 8007184:	6823      	ldr	r3, [r4, #0]
 8007186:	f043 0320 	orr.w	r3, r3, #32
 800718a:	6023      	str	r3, [r4, #0]
 800718c:	2378      	movs	r3, #120	; 0x78
 800718e:	4828      	ldr	r0, [pc, #160]	; (8007230 <_printf_i+0x248>)
 8007190:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007194:	e7e3      	b.n	800715e <_printf_i+0x176>
 8007196:	065e      	lsls	r6, r3, #25
 8007198:	bf48      	it	mi
 800719a:	b2ad      	uxthmi	r5, r5
 800719c:	e7e6      	b.n	800716c <_printf_i+0x184>
 800719e:	4616      	mov	r6, r2
 80071a0:	e7bb      	b.n	800711a <_printf_i+0x132>
 80071a2:	680b      	ldr	r3, [r1, #0]
 80071a4:	6826      	ldr	r6, [r4, #0]
 80071a6:	1d1d      	adds	r5, r3, #4
 80071a8:	6960      	ldr	r0, [r4, #20]
 80071aa:	600d      	str	r5, [r1, #0]
 80071ac:	0635      	lsls	r5, r6, #24
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	d501      	bpl.n	80071b6 <_printf_i+0x1ce>
 80071b2:	6018      	str	r0, [r3, #0]
 80071b4:	e002      	b.n	80071bc <_printf_i+0x1d4>
 80071b6:	0671      	lsls	r1, r6, #25
 80071b8:	d5fb      	bpl.n	80071b2 <_printf_i+0x1ca>
 80071ba:	8018      	strh	r0, [r3, #0]
 80071bc:	2300      	movs	r3, #0
 80071be:	4616      	mov	r6, r2
 80071c0:	6123      	str	r3, [r4, #16]
 80071c2:	e7ba      	b.n	800713a <_printf_i+0x152>
 80071c4:	680b      	ldr	r3, [r1, #0]
 80071c6:	1d1a      	adds	r2, r3, #4
 80071c8:	600a      	str	r2, [r1, #0]
 80071ca:	681e      	ldr	r6, [r3, #0]
 80071cc:	2100      	movs	r1, #0
 80071ce:	4630      	mov	r0, r6
 80071d0:	6862      	ldr	r2, [r4, #4]
 80071d2:	f002 fbad 	bl	8009930 <memchr>
 80071d6:	b108      	cbz	r0, 80071dc <_printf_i+0x1f4>
 80071d8:	1b80      	subs	r0, r0, r6
 80071da:	6060      	str	r0, [r4, #4]
 80071dc:	6863      	ldr	r3, [r4, #4]
 80071de:	6123      	str	r3, [r4, #16]
 80071e0:	2300      	movs	r3, #0
 80071e2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80071e6:	e7a8      	b.n	800713a <_printf_i+0x152>
 80071e8:	4632      	mov	r2, r6
 80071ea:	4649      	mov	r1, r9
 80071ec:	4640      	mov	r0, r8
 80071ee:	6923      	ldr	r3, [r4, #16]
 80071f0:	47d0      	blx	sl
 80071f2:	3001      	adds	r0, #1
 80071f4:	d0ab      	beq.n	800714e <_printf_i+0x166>
 80071f6:	6823      	ldr	r3, [r4, #0]
 80071f8:	079b      	lsls	r3, r3, #30
 80071fa:	d413      	bmi.n	8007224 <_printf_i+0x23c>
 80071fc:	68e0      	ldr	r0, [r4, #12]
 80071fe:	9b03      	ldr	r3, [sp, #12]
 8007200:	4298      	cmp	r0, r3
 8007202:	bfb8      	it	lt
 8007204:	4618      	movlt	r0, r3
 8007206:	e7a4      	b.n	8007152 <_printf_i+0x16a>
 8007208:	2301      	movs	r3, #1
 800720a:	4632      	mov	r2, r6
 800720c:	4649      	mov	r1, r9
 800720e:	4640      	mov	r0, r8
 8007210:	47d0      	blx	sl
 8007212:	3001      	adds	r0, #1
 8007214:	d09b      	beq.n	800714e <_printf_i+0x166>
 8007216:	3501      	adds	r5, #1
 8007218:	68e3      	ldr	r3, [r4, #12]
 800721a:	9903      	ldr	r1, [sp, #12]
 800721c:	1a5b      	subs	r3, r3, r1
 800721e:	42ab      	cmp	r3, r5
 8007220:	dcf2      	bgt.n	8007208 <_printf_i+0x220>
 8007222:	e7eb      	b.n	80071fc <_printf_i+0x214>
 8007224:	2500      	movs	r5, #0
 8007226:	f104 0619 	add.w	r6, r4, #25
 800722a:	e7f5      	b.n	8007218 <_printf_i+0x230>
 800722c:	0800bdd8 	.word	0x0800bdd8
 8007230:	0800bde9 	.word	0x0800bde9

08007234 <_scanf_float>:
 8007234:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007238:	b087      	sub	sp, #28
 800723a:	9303      	str	r3, [sp, #12]
 800723c:	688b      	ldr	r3, [r1, #8]
 800723e:	4617      	mov	r7, r2
 8007240:	1e5a      	subs	r2, r3, #1
 8007242:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8007246:	bf85      	ittet	hi
 8007248:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800724c:	195b      	addhi	r3, r3, r5
 800724e:	2300      	movls	r3, #0
 8007250:	9302      	strhi	r3, [sp, #8]
 8007252:	bf88      	it	hi
 8007254:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007258:	468b      	mov	fp, r1
 800725a:	f04f 0500 	mov.w	r5, #0
 800725e:	bf8c      	ite	hi
 8007260:	608b      	strhi	r3, [r1, #8]
 8007262:	9302      	strls	r3, [sp, #8]
 8007264:	680b      	ldr	r3, [r1, #0]
 8007266:	4680      	mov	r8, r0
 8007268:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800726c:	f84b 3b1c 	str.w	r3, [fp], #28
 8007270:	460c      	mov	r4, r1
 8007272:	465e      	mov	r6, fp
 8007274:	46aa      	mov	sl, r5
 8007276:	46a9      	mov	r9, r5
 8007278:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800727c:	9501      	str	r5, [sp, #4]
 800727e:	68a2      	ldr	r2, [r4, #8]
 8007280:	b152      	cbz	r2, 8007298 <_scanf_float+0x64>
 8007282:	683b      	ldr	r3, [r7, #0]
 8007284:	781b      	ldrb	r3, [r3, #0]
 8007286:	2b4e      	cmp	r3, #78	; 0x4e
 8007288:	d864      	bhi.n	8007354 <_scanf_float+0x120>
 800728a:	2b40      	cmp	r3, #64	; 0x40
 800728c:	d83c      	bhi.n	8007308 <_scanf_float+0xd4>
 800728e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8007292:	b2c8      	uxtb	r0, r1
 8007294:	280e      	cmp	r0, #14
 8007296:	d93a      	bls.n	800730e <_scanf_float+0xda>
 8007298:	f1b9 0f00 	cmp.w	r9, #0
 800729c:	d003      	beq.n	80072a6 <_scanf_float+0x72>
 800729e:	6823      	ldr	r3, [r4, #0]
 80072a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80072a4:	6023      	str	r3, [r4, #0]
 80072a6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80072aa:	f1ba 0f01 	cmp.w	sl, #1
 80072ae:	f200 8113 	bhi.w	80074d8 <_scanf_float+0x2a4>
 80072b2:	455e      	cmp	r6, fp
 80072b4:	f200 8105 	bhi.w	80074c2 <_scanf_float+0x28e>
 80072b8:	2501      	movs	r5, #1
 80072ba:	4628      	mov	r0, r5
 80072bc:	b007      	add	sp, #28
 80072be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072c2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80072c6:	2a0d      	cmp	r2, #13
 80072c8:	d8e6      	bhi.n	8007298 <_scanf_float+0x64>
 80072ca:	a101      	add	r1, pc, #4	; (adr r1, 80072d0 <_scanf_float+0x9c>)
 80072cc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80072d0:	0800740f 	.word	0x0800740f
 80072d4:	08007299 	.word	0x08007299
 80072d8:	08007299 	.word	0x08007299
 80072dc:	08007299 	.word	0x08007299
 80072e0:	0800746f 	.word	0x0800746f
 80072e4:	08007447 	.word	0x08007447
 80072e8:	08007299 	.word	0x08007299
 80072ec:	08007299 	.word	0x08007299
 80072f0:	0800741d 	.word	0x0800741d
 80072f4:	08007299 	.word	0x08007299
 80072f8:	08007299 	.word	0x08007299
 80072fc:	08007299 	.word	0x08007299
 8007300:	08007299 	.word	0x08007299
 8007304:	080073d5 	.word	0x080073d5
 8007308:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800730c:	e7db      	b.n	80072c6 <_scanf_float+0x92>
 800730e:	290e      	cmp	r1, #14
 8007310:	d8c2      	bhi.n	8007298 <_scanf_float+0x64>
 8007312:	a001      	add	r0, pc, #4	; (adr r0, 8007318 <_scanf_float+0xe4>)
 8007314:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007318:	080073c7 	.word	0x080073c7
 800731c:	08007299 	.word	0x08007299
 8007320:	080073c7 	.word	0x080073c7
 8007324:	0800745b 	.word	0x0800745b
 8007328:	08007299 	.word	0x08007299
 800732c:	08007375 	.word	0x08007375
 8007330:	080073b1 	.word	0x080073b1
 8007334:	080073b1 	.word	0x080073b1
 8007338:	080073b1 	.word	0x080073b1
 800733c:	080073b1 	.word	0x080073b1
 8007340:	080073b1 	.word	0x080073b1
 8007344:	080073b1 	.word	0x080073b1
 8007348:	080073b1 	.word	0x080073b1
 800734c:	080073b1 	.word	0x080073b1
 8007350:	080073b1 	.word	0x080073b1
 8007354:	2b6e      	cmp	r3, #110	; 0x6e
 8007356:	d809      	bhi.n	800736c <_scanf_float+0x138>
 8007358:	2b60      	cmp	r3, #96	; 0x60
 800735a:	d8b2      	bhi.n	80072c2 <_scanf_float+0x8e>
 800735c:	2b54      	cmp	r3, #84	; 0x54
 800735e:	d077      	beq.n	8007450 <_scanf_float+0x21c>
 8007360:	2b59      	cmp	r3, #89	; 0x59
 8007362:	d199      	bne.n	8007298 <_scanf_float+0x64>
 8007364:	2d07      	cmp	r5, #7
 8007366:	d197      	bne.n	8007298 <_scanf_float+0x64>
 8007368:	2508      	movs	r5, #8
 800736a:	e029      	b.n	80073c0 <_scanf_float+0x18c>
 800736c:	2b74      	cmp	r3, #116	; 0x74
 800736e:	d06f      	beq.n	8007450 <_scanf_float+0x21c>
 8007370:	2b79      	cmp	r3, #121	; 0x79
 8007372:	e7f6      	b.n	8007362 <_scanf_float+0x12e>
 8007374:	6821      	ldr	r1, [r4, #0]
 8007376:	05c8      	lsls	r0, r1, #23
 8007378:	d51a      	bpl.n	80073b0 <_scanf_float+0x17c>
 800737a:	9b02      	ldr	r3, [sp, #8]
 800737c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8007380:	6021      	str	r1, [r4, #0]
 8007382:	f109 0901 	add.w	r9, r9, #1
 8007386:	b11b      	cbz	r3, 8007390 <_scanf_float+0x15c>
 8007388:	3b01      	subs	r3, #1
 800738a:	3201      	adds	r2, #1
 800738c:	9302      	str	r3, [sp, #8]
 800738e:	60a2      	str	r2, [r4, #8]
 8007390:	68a3      	ldr	r3, [r4, #8]
 8007392:	3b01      	subs	r3, #1
 8007394:	60a3      	str	r3, [r4, #8]
 8007396:	6923      	ldr	r3, [r4, #16]
 8007398:	3301      	adds	r3, #1
 800739a:	6123      	str	r3, [r4, #16]
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	3b01      	subs	r3, #1
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	607b      	str	r3, [r7, #4]
 80073a4:	f340 8084 	ble.w	80074b0 <_scanf_float+0x27c>
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	3301      	adds	r3, #1
 80073ac:	603b      	str	r3, [r7, #0]
 80073ae:	e766      	b.n	800727e <_scanf_float+0x4a>
 80073b0:	eb1a 0f05 	cmn.w	sl, r5
 80073b4:	f47f af70 	bne.w	8007298 <_scanf_float+0x64>
 80073b8:	6822      	ldr	r2, [r4, #0]
 80073ba:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80073be:	6022      	str	r2, [r4, #0]
 80073c0:	f806 3b01 	strb.w	r3, [r6], #1
 80073c4:	e7e4      	b.n	8007390 <_scanf_float+0x15c>
 80073c6:	6822      	ldr	r2, [r4, #0]
 80073c8:	0610      	lsls	r0, r2, #24
 80073ca:	f57f af65 	bpl.w	8007298 <_scanf_float+0x64>
 80073ce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80073d2:	e7f4      	b.n	80073be <_scanf_float+0x18a>
 80073d4:	f1ba 0f00 	cmp.w	sl, #0
 80073d8:	d10e      	bne.n	80073f8 <_scanf_float+0x1c4>
 80073da:	f1b9 0f00 	cmp.w	r9, #0
 80073de:	d10e      	bne.n	80073fe <_scanf_float+0x1ca>
 80073e0:	6822      	ldr	r2, [r4, #0]
 80073e2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80073e6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80073ea:	d108      	bne.n	80073fe <_scanf_float+0x1ca>
 80073ec:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80073f0:	f04f 0a01 	mov.w	sl, #1
 80073f4:	6022      	str	r2, [r4, #0]
 80073f6:	e7e3      	b.n	80073c0 <_scanf_float+0x18c>
 80073f8:	f1ba 0f02 	cmp.w	sl, #2
 80073fc:	d055      	beq.n	80074aa <_scanf_float+0x276>
 80073fe:	2d01      	cmp	r5, #1
 8007400:	d002      	beq.n	8007408 <_scanf_float+0x1d4>
 8007402:	2d04      	cmp	r5, #4
 8007404:	f47f af48 	bne.w	8007298 <_scanf_float+0x64>
 8007408:	3501      	adds	r5, #1
 800740a:	b2ed      	uxtb	r5, r5
 800740c:	e7d8      	b.n	80073c0 <_scanf_float+0x18c>
 800740e:	f1ba 0f01 	cmp.w	sl, #1
 8007412:	f47f af41 	bne.w	8007298 <_scanf_float+0x64>
 8007416:	f04f 0a02 	mov.w	sl, #2
 800741a:	e7d1      	b.n	80073c0 <_scanf_float+0x18c>
 800741c:	b97d      	cbnz	r5, 800743e <_scanf_float+0x20a>
 800741e:	f1b9 0f00 	cmp.w	r9, #0
 8007422:	f47f af3c 	bne.w	800729e <_scanf_float+0x6a>
 8007426:	6822      	ldr	r2, [r4, #0]
 8007428:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800742c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007430:	f47f af39 	bne.w	80072a6 <_scanf_float+0x72>
 8007434:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007438:	2501      	movs	r5, #1
 800743a:	6022      	str	r2, [r4, #0]
 800743c:	e7c0      	b.n	80073c0 <_scanf_float+0x18c>
 800743e:	2d03      	cmp	r5, #3
 8007440:	d0e2      	beq.n	8007408 <_scanf_float+0x1d4>
 8007442:	2d05      	cmp	r5, #5
 8007444:	e7de      	b.n	8007404 <_scanf_float+0x1d0>
 8007446:	2d02      	cmp	r5, #2
 8007448:	f47f af26 	bne.w	8007298 <_scanf_float+0x64>
 800744c:	2503      	movs	r5, #3
 800744e:	e7b7      	b.n	80073c0 <_scanf_float+0x18c>
 8007450:	2d06      	cmp	r5, #6
 8007452:	f47f af21 	bne.w	8007298 <_scanf_float+0x64>
 8007456:	2507      	movs	r5, #7
 8007458:	e7b2      	b.n	80073c0 <_scanf_float+0x18c>
 800745a:	6822      	ldr	r2, [r4, #0]
 800745c:	0591      	lsls	r1, r2, #22
 800745e:	f57f af1b 	bpl.w	8007298 <_scanf_float+0x64>
 8007462:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8007466:	6022      	str	r2, [r4, #0]
 8007468:	f8cd 9004 	str.w	r9, [sp, #4]
 800746c:	e7a8      	b.n	80073c0 <_scanf_float+0x18c>
 800746e:	6822      	ldr	r2, [r4, #0]
 8007470:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8007474:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8007478:	d006      	beq.n	8007488 <_scanf_float+0x254>
 800747a:	0550      	lsls	r0, r2, #21
 800747c:	f57f af0c 	bpl.w	8007298 <_scanf_float+0x64>
 8007480:	f1b9 0f00 	cmp.w	r9, #0
 8007484:	f43f af0f 	beq.w	80072a6 <_scanf_float+0x72>
 8007488:	0591      	lsls	r1, r2, #22
 800748a:	bf58      	it	pl
 800748c:	9901      	ldrpl	r1, [sp, #4]
 800748e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007492:	bf58      	it	pl
 8007494:	eba9 0101 	subpl.w	r1, r9, r1
 8007498:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800749c:	f04f 0900 	mov.w	r9, #0
 80074a0:	bf58      	it	pl
 80074a2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80074a6:	6022      	str	r2, [r4, #0]
 80074a8:	e78a      	b.n	80073c0 <_scanf_float+0x18c>
 80074aa:	f04f 0a03 	mov.w	sl, #3
 80074ae:	e787      	b.n	80073c0 <_scanf_float+0x18c>
 80074b0:	4639      	mov	r1, r7
 80074b2:	4640      	mov	r0, r8
 80074b4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80074b8:	4798      	blx	r3
 80074ba:	2800      	cmp	r0, #0
 80074bc:	f43f aedf 	beq.w	800727e <_scanf_float+0x4a>
 80074c0:	e6ea      	b.n	8007298 <_scanf_float+0x64>
 80074c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80074c6:	463a      	mov	r2, r7
 80074c8:	4640      	mov	r0, r8
 80074ca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80074ce:	4798      	blx	r3
 80074d0:	6923      	ldr	r3, [r4, #16]
 80074d2:	3b01      	subs	r3, #1
 80074d4:	6123      	str	r3, [r4, #16]
 80074d6:	e6ec      	b.n	80072b2 <_scanf_float+0x7e>
 80074d8:	1e6b      	subs	r3, r5, #1
 80074da:	2b06      	cmp	r3, #6
 80074dc:	d825      	bhi.n	800752a <_scanf_float+0x2f6>
 80074de:	2d02      	cmp	r5, #2
 80074e0:	d836      	bhi.n	8007550 <_scanf_float+0x31c>
 80074e2:	455e      	cmp	r6, fp
 80074e4:	f67f aee8 	bls.w	80072b8 <_scanf_float+0x84>
 80074e8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80074ec:	463a      	mov	r2, r7
 80074ee:	4640      	mov	r0, r8
 80074f0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80074f4:	4798      	blx	r3
 80074f6:	6923      	ldr	r3, [r4, #16]
 80074f8:	3b01      	subs	r3, #1
 80074fa:	6123      	str	r3, [r4, #16]
 80074fc:	e7f1      	b.n	80074e2 <_scanf_float+0x2ae>
 80074fe:	9802      	ldr	r0, [sp, #8]
 8007500:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007504:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8007508:	463a      	mov	r2, r7
 800750a:	9002      	str	r0, [sp, #8]
 800750c:	4640      	mov	r0, r8
 800750e:	4798      	blx	r3
 8007510:	6923      	ldr	r3, [r4, #16]
 8007512:	3b01      	subs	r3, #1
 8007514:	6123      	str	r3, [r4, #16]
 8007516:	f10a 3aff 	add.w	sl, sl, #4294967295
 800751a:	fa5f fa8a 	uxtb.w	sl, sl
 800751e:	f1ba 0f02 	cmp.w	sl, #2
 8007522:	d1ec      	bne.n	80074fe <_scanf_float+0x2ca>
 8007524:	3d03      	subs	r5, #3
 8007526:	b2ed      	uxtb	r5, r5
 8007528:	1b76      	subs	r6, r6, r5
 800752a:	6823      	ldr	r3, [r4, #0]
 800752c:	05da      	lsls	r2, r3, #23
 800752e:	d52f      	bpl.n	8007590 <_scanf_float+0x35c>
 8007530:	055b      	lsls	r3, r3, #21
 8007532:	d510      	bpl.n	8007556 <_scanf_float+0x322>
 8007534:	455e      	cmp	r6, fp
 8007536:	f67f aebf 	bls.w	80072b8 <_scanf_float+0x84>
 800753a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800753e:	463a      	mov	r2, r7
 8007540:	4640      	mov	r0, r8
 8007542:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007546:	4798      	blx	r3
 8007548:	6923      	ldr	r3, [r4, #16]
 800754a:	3b01      	subs	r3, #1
 800754c:	6123      	str	r3, [r4, #16]
 800754e:	e7f1      	b.n	8007534 <_scanf_float+0x300>
 8007550:	46aa      	mov	sl, r5
 8007552:	9602      	str	r6, [sp, #8]
 8007554:	e7df      	b.n	8007516 <_scanf_float+0x2e2>
 8007556:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800755a:	6923      	ldr	r3, [r4, #16]
 800755c:	2965      	cmp	r1, #101	; 0x65
 800755e:	f103 33ff 	add.w	r3, r3, #4294967295
 8007562:	f106 35ff 	add.w	r5, r6, #4294967295
 8007566:	6123      	str	r3, [r4, #16]
 8007568:	d00c      	beq.n	8007584 <_scanf_float+0x350>
 800756a:	2945      	cmp	r1, #69	; 0x45
 800756c:	d00a      	beq.n	8007584 <_scanf_float+0x350>
 800756e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007572:	463a      	mov	r2, r7
 8007574:	4640      	mov	r0, r8
 8007576:	4798      	blx	r3
 8007578:	6923      	ldr	r3, [r4, #16]
 800757a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800757e:	3b01      	subs	r3, #1
 8007580:	1eb5      	subs	r5, r6, #2
 8007582:	6123      	str	r3, [r4, #16]
 8007584:	463a      	mov	r2, r7
 8007586:	4640      	mov	r0, r8
 8007588:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800758c:	4798      	blx	r3
 800758e:	462e      	mov	r6, r5
 8007590:	6825      	ldr	r5, [r4, #0]
 8007592:	f015 0510 	ands.w	r5, r5, #16
 8007596:	d159      	bne.n	800764c <_scanf_float+0x418>
 8007598:	7035      	strb	r5, [r6, #0]
 800759a:	6823      	ldr	r3, [r4, #0]
 800759c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80075a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80075a4:	d11c      	bne.n	80075e0 <_scanf_float+0x3ac>
 80075a6:	9b01      	ldr	r3, [sp, #4]
 80075a8:	454b      	cmp	r3, r9
 80075aa:	eba3 0209 	sub.w	r2, r3, r9
 80075ae:	d124      	bne.n	80075fa <_scanf_float+0x3c6>
 80075b0:	2200      	movs	r2, #0
 80075b2:	4659      	mov	r1, fp
 80075b4:	4640      	mov	r0, r8
 80075b6:	f000 fef7 	bl	80083a8 <_strtod_r>
 80075ba:	f8d4 c000 	ldr.w	ip, [r4]
 80075be:	9b03      	ldr	r3, [sp, #12]
 80075c0:	f01c 0f02 	tst.w	ip, #2
 80075c4:	4606      	mov	r6, r0
 80075c6:	460f      	mov	r7, r1
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	d021      	beq.n	8007610 <_scanf_float+0x3dc>
 80075cc:	9903      	ldr	r1, [sp, #12]
 80075ce:	1d1a      	adds	r2, r3, #4
 80075d0:	600a      	str	r2, [r1, #0]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	e9c3 6700 	strd	r6, r7, [r3]
 80075d8:	68e3      	ldr	r3, [r4, #12]
 80075da:	3301      	adds	r3, #1
 80075dc:	60e3      	str	r3, [r4, #12]
 80075de:	e66c      	b.n	80072ba <_scanf_float+0x86>
 80075e0:	9b04      	ldr	r3, [sp, #16]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d0e4      	beq.n	80075b0 <_scanf_float+0x37c>
 80075e6:	9905      	ldr	r1, [sp, #20]
 80075e8:	230a      	movs	r3, #10
 80075ea:	462a      	mov	r2, r5
 80075ec:	4640      	mov	r0, r8
 80075ee:	3101      	adds	r1, #1
 80075f0:	f000 ff66 	bl	80084c0 <_strtol_r>
 80075f4:	9b04      	ldr	r3, [sp, #16]
 80075f6:	9e05      	ldr	r6, [sp, #20]
 80075f8:	1ac2      	subs	r2, r0, r3
 80075fa:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80075fe:	429e      	cmp	r6, r3
 8007600:	bf28      	it	cs
 8007602:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8007606:	4630      	mov	r0, r6
 8007608:	4911      	ldr	r1, [pc, #68]	; (8007650 <_scanf_float+0x41c>)
 800760a:	f000 f829 	bl	8007660 <siprintf>
 800760e:	e7cf      	b.n	80075b0 <_scanf_float+0x37c>
 8007610:	f01c 0f04 	tst.w	ip, #4
 8007614:	f103 0e04 	add.w	lr, r3, #4
 8007618:	d003      	beq.n	8007622 <_scanf_float+0x3ee>
 800761a:	9903      	ldr	r1, [sp, #12]
 800761c:	f8c1 e000 	str.w	lr, [r1]
 8007620:	e7d7      	b.n	80075d2 <_scanf_float+0x39e>
 8007622:	9a03      	ldr	r2, [sp, #12]
 8007624:	f8c2 e000 	str.w	lr, [r2]
 8007628:	f8d3 8000 	ldr.w	r8, [r3]
 800762c:	4602      	mov	r2, r0
 800762e:	460b      	mov	r3, r1
 8007630:	f7f9 fb0c 	bl	8000c4c <__aeabi_dcmpun>
 8007634:	b128      	cbz	r0, 8007642 <_scanf_float+0x40e>
 8007636:	4807      	ldr	r0, [pc, #28]	; (8007654 <_scanf_float+0x420>)
 8007638:	f000 f80e 	bl	8007658 <nanf>
 800763c:	f8c8 0000 	str.w	r0, [r8]
 8007640:	e7ca      	b.n	80075d8 <_scanf_float+0x3a4>
 8007642:	4630      	mov	r0, r6
 8007644:	4639      	mov	r1, r7
 8007646:	f7f9 fb5f 	bl	8000d08 <__aeabi_d2f>
 800764a:	e7f7      	b.n	800763c <_scanf_float+0x408>
 800764c:	2500      	movs	r5, #0
 800764e:	e634      	b.n	80072ba <_scanf_float+0x86>
 8007650:	0800bdfa 	.word	0x0800bdfa
 8007654:	0800c22b 	.word	0x0800c22b

08007658 <nanf>:
 8007658:	4800      	ldr	r0, [pc, #0]	; (800765c <nanf+0x4>)
 800765a:	4770      	bx	lr
 800765c:	7fc00000 	.word	0x7fc00000

08007660 <siprintf>:
 8007660:	b40e      	push	{r1, r2, r3}
 8007662:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007666:	b500      	push	{lr}
 8007668:	b09c      	sub	sp, #112	; 0x70
 800766a:	ab1d      	add	r3, sp, #116	; 0x74
 800766c:	9002      	str	r0, [sp, #8]
 800766e:	9006      	str	r0, [sp, #24]
 8007670:	9107      	str	r1, [sp, #28]
 8007672:	9104      	str	r1, [sp, #16]
 8007674:	4808      	ldr	r0, [pc, #32]	; (8007698 <siprintf+0x38>)
 8007676:	4909      	ldr	r1, [pc, #36]	; (800769c <siprintf+0x3c>)
 8007678:	f853 2b04 	ldr.w	r2, [r3], #4
 800767c:	9105      	str	r1, [sp, #20]
 800767e:	6800      	ldr	r0, [r0, #0]
 8007680:	a902      	add	r1, sp, #8
 8007682:	9301      	str	r3, [sp, #4]
 8007684:	f002 ff38 	bl	800a4f8 <_svfiprintf_r>
 8007688:	2200      	movs	r2, #0
 800768a:	9b02      	ldr	r3, [sp, #8]
 800768c:	701a      	strb	r2, [r3, #0]
 800768e:	b01c      	add	sp, #112	; 0x70
 8007690:	f85d eb04 	ldr.w	lr, [sp], #4
 8007694:	b003      	add	sp, #12
 8007696:	4770      	bx	lr
 8007698:	2000000c 	.word	0x2000000c
 800769c:	ffff0208 	.word	0xffff0208

080076a0 <siscanf>:
 80076a0:	b40e      	push	{r1, r2, r3}
 80076a2:	f44f 7201 	mov.w	r2, #516	; 0x204
 80076a6:	b530      	push	{r4, r5, lr}
 80076a8:	b09c      	sub	sp, #112	; 0x70
 80076aa:	ac1f      	add	r4, sp, #124	; 0x7c
 80076ac:	f854 5b04 	ldr.w	r5, [r4], #4
 80076b0:	f8ad 2014 	strh.w	r2, [sp, #20]
 80076b4:	9002      	str	r0, [sp, #8]
 80076b6:	9006      	str	r0, [sp, #24]
 80076b8:	f7f8 fdb6 	bl	8000228 <strlen>
 80076bc:	4b0b      	ldr	r3, [pc, #44]	; (80076ec <siscanf+0x4c>)
 80076be:	9003      	str	r0, [sp, #12]
 80076c0:	930b      	str	r3, [sp, #44]	; 0x2c
 80076c2:	2300      	movs	r3, #0
 80076c4:	930f      	str	r3, [sp, #60]	; 0x3c
 80076c6:	9314      	str	r3, [sp, #80]	; 0x50
 80076c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80076cc:	9007      	str	r0, [sp, #28]
 80076ce:	4808      	ldr	r0, [pc, #32]	; (80076f0 <siscanf+0x50>)
 80076d0:	f8ad 3016 	strh.w	r3, [sp, #22]
 80076d4:	462a      	mov	r2, r5
 80076d6:	4623      	mov	r3, r4
 80076d8:	a902      	add	r1, sp, #8
 80076da:	6800      	ldr	r0, [r0, #0]
 80076dc:	9401      	str	r4, [sp, #4]
 80076de:	f003 f865 	bl	800a7ac <__ssvfiscanf_r>
 80076e2:	b01c      	add	sp, #112	; 0x70
 80076e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80076e8:	b003      	add	sp, #12
 80076ea:	4770      	bx	lr
 80076ec:	08007717 	.word	0x08007717
 80076f0:	2000000c 	.word	0x2000000c

080076f4 <__sread>:
 80076f4:	b510      	push	{r4, lr}
 80076f6:	460c      	mov	r4, r1
 80076f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076fc:	f003 fb1a 	bl	800ad34 <_read_r>
 8007700:	2800      	cmp	r0, #0
 8007702:	bfab      	itete	ge
 8007704:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007706:	89a3      	ldrhlt	r3, [r4, #12]
 8007708:	181b      	addge	r3, r3, r0
 800770a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800770e:	bfac      	ite	ge
 8007710:	6563      	strge	r3, [r4, #84]	; 0x54
 8007712:	81a3      	strhlt	r3, [r4, #12]
 8007714:	bd10      	pop	{r4, pc}

08007716 <__seofread>:
 8007716:	2000      	movs	r0, #0
 8007718:	4770      	bx	lr

0800771a <__swrite>:
 800771a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800771e:	461f      	mov	r7, r3
 8007720:	898b      	ldrh	r3, [r1, #12]
 8007722:	4605      	mov	r5, r0
 8007724:	05db      	lsls	r3, r3, #23
 8007726:	460c      	mov	r4, r1
 8007728:	4616      	mov	r6, r2
 800772a:	d505      	bpl.n	8007738 <__swrite+0x1e>
 800772c:	2302      	movs	r3, #2
 800772e:	2200      	movs	r2, #0
 8007730:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007734:	f002 f8d0 	bl	80098d8 <_lseek_r>
 8007738:	89a3      	ldrh	r3, [r4, #12]
 800773a:	4632      	mov	r2, r6
 800773c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007740:	81a3      	strh	r3, [r4, #12]
 8007742:	4628      	mov	r0, r5
 8007744:	463b      	mov	r3, r7
 8007746:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800774a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800774e:	f000 beb9 	b.w	80084c4 <_write_r>

08007752 <__sseek>:
 8007752:	b510      	push	{r4, lr}
 8007754:	460c      	mov	r4, r1
 8007756:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800775a:	f002 f8bd 	bl	80098d8 <_lseek_r>
 800775e:	1c43      	adds	r3, r0, #1
 8007760:	89a3      	ldrh	r3, [r4, #12]
 8007762:	bf15      	itete	ne
 8007764:	6560      	strne	r0, [r4, #84]	; 0x54
 8007766:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800776a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800776e:	81a3      	strheq	r3, [r4, #12]
 8007770:	bf18      	it	ne
 8007772:	81a3      	strhne	r3, [r4, #12]
 8007774:	bd10      	pop	{r4, pc}

08007776 <__sclose>:
 8007776:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800777a:	f000 beb5 	b.w	80084e8 <_close_r>

0800777e <sulp>:
 800777e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007782:	460f      	mov	r7, r1
 8007784:	4690      	mov	r8, r2
 8007786:	f002 fc5f 	bl	800a048 <__ulp>
 800778a:	4604      	mov	r4, r0
 800778c:	460d      	mov	r5, r1
 800778e:	f1b8 0f00 	cmp.w	r8, #0
 8007792:	d011      	beq.n	80077b8 <sulp+0x3a>
 8007794:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8007798:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800779c:	2b00      	cmp	r3, #0
 800779e:	dd0b      	ble.n	80077b8 <sulp+0x3a>
 80077a0:	2400      	movs	r4, #0
 80077a2:	051b      	lsls	r3, r3, #20
 80077a4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80077a8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80077ac:	4622      	mov	r2, r4
 80077ae:	462b      	mov	r3, r5
 80077b0:	f7f8 ffb2 	bl	8000718 <__aeabi_dmul>
 80077b4:	4604      	mov	r4, r0
 80077b6:	460d      	mov	r5, r1
 80077b8:	4620      	mov	r0, r4
 80077ba:	4629      	mov	r1, r5
 80077bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080077c0 <_strtod_l>:
 80077c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077c4:	469b      	mov	fp, r3
 80077c6:	2300      	movs	r3, #0
 80077c8:	b0a1      	sub	sp, #132	; 0x84
 80077ca:	931c      	str	r3, [sp, #112]	; 0x70
 80077cc:	4ba1      	ldr	r3, [pc, #644]	; (8007a54 <_strtod_l+0x294>)
 80077ce:	4682      	mov	sl, r0
 80077d0:	681f      	ldr	r7, [r3, #0]
 80077d2:	460e      	mov	r6, r1
 80077d4:	4638      	mov	r0, r7
 80077d6:	9217      	str	r2, [sp, #92]	; 0x5c
 80077d8:	f7f8 fd26 	bl	8000228 <strlen>
 80077dc:	f04f 0800 	mov.w	r8, #0
 80077e0:	4604      	mov	r4, r0
 80077e2:	f04f 0900 	mov.w	r9, #0
 80077e6:	961b      	str	r6, [sp, #108]	; 0x6c
 80077e8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80077ea:	781a      	ldrb	r2, [r3, #0]
 80077ec:	2a2b      	cmp	r2, #43	; 0x2b
 80077ee:	d04c      	beq.n	800788a <_strtod_l+0xca>
 80077f0:	d83a      	bhi.n	8007868 <_strtod_l+0xa8>
 80077f2:	2a0d      	cmp	r2, #13
 80077f4:	d833      	bhi.n	800785e <_strtod_l+0x9e>
 80077f6:	2a08      	cmp	r2, #8
 80077f8:	d833      	bhi.n	8007862 <_strtod_l+0xa2>
 80077fa:	2a00      	cmp	r2, #0
 80077fc:	d03d      	beq.n	800787a <_strtod_l+0xba>
 80077fe:	2300      	movs	r3, #0
 8007800:	930c      	str	r3, [sp, #48]	; 0x30
 8007802:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8007804:	782b      	ldrb	r3, [r5, #0]
 8007806:	2b30      	cmp	r3, #48	; 0x30
 8007808:	f040 80af 	bne.w	800796a <_strtod_l+0x1aa>
 800780c:	786b      	ldrb	r3, [r5, #1]
 800780e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007812:	2b58      	cmp	r3, #88	; 0x58
 8007814:	d16c      	bne.n	80078f0 <_strtod_l+0x130>
 8007816:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007818:	4650      	mov	r0, sl
 800781a:	9301      	str	r3, [sp, #4]
 800781c:	ab1c      	add	r3, sp, #112	; 0x70
 800781e:	9300      	str	r3, [sp, #0]
 8007820:	4a8d      	ldr	r2, [pc, #564]	; (8007a58 <_strtod_l+0x298>)
 8007822:	f8cd b008 	str.w	fp, [sp, #8]
 8007826:	ab1d      	add	r3, sp, #116	; 0x74
 8007828:	a91b      	add	r1, sp, #108	; 0x6c
 800782a:	f001 fd53 	bl	80092d4 <__gethex>
 800782e:	f010 0607 	ands.w	r6, r0, #7
 8007832:	4604      	mov	r4, r0
 8007834:	d005      	beq.n	8007842 <_strtod_l+0x82>
 8007836:	2e06      	cmp	r6, #6
 8007838:	d129      	bne.n	800788e <_strtod_l+0xce>
 800783a:	2300      	movs	r3, #0
 800783c:	3501      	adds	r5, #1
 800783e:	951b      	str	r5, [sp, #108]	; 0x6c
 8007840:	930c      	str	r3, [sp, #48]	; 0x30
 8007842:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007844:	2b00      	cmp	r3, #0
 8007846:	f040 8596 	bne.w	8008376 <_strtod_l+0xbb6>
 800784a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800784c:	b1d3      	cbz	r3, 8007884 <_strtod_l+0xc4>
 800784e:	4642      	mov	r2, r8
 8007850:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007854:	4610      	mov	r0, r2
 8007856:	4619      	mov	r1, r3
 8007858:	b021      	add	sp, #132	; 0x84
 800785a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800785e:	2a20      	cmp	r2, #32
 8007860:	d1cd      	bne.n	80077fe <_strtod_l+0x3e>
 8007862:	3301      	adds	r3, #1
 8007864:	931b      	str	r3, [sp, #108]	; 0x6c
 8007866:	e7bf      	b.n	80077e8 <_strtod_l+0x28>
 8007868:	2a2d      	cmp	r2, #45	; 0x2d
 800786a:	d1c8      	bne.n	80077fe <_strtod_l+0x3e>
 800786c:	2201      	movs	r2, #1
 800786e:	920c      	str	r2, [sp, #48]	; 0x30
 8007870:	1c5a      	adds	r2, r3, #1
 8007872:	921b      	str	r2, [sp, #108]	; 0x6c
 8007874:	785b      	ldrb	r3, [r3, #1]
 8007876:	2b00      	cmp	r3, #0
 8007878:	d1c3      	bne.n	8007802 <_strtod_l+0x42>
 800787a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800787c:	961b      	str	r6, [sp, #108]	; 0x6c
 800787e:	2b00      	cmp	r3, #0
 8007880:	f040 8577 	bne.w	8008372 <_strtod_l+0xbb2>
 8007884:	4642      	mov	r2, r8
 8007886:	464b      	mov	r3, r9
 8007888:	e7e4      	b.n	8007854 <_strtod_l+0x94>
 800788a:	2200      	movs	r2, #0
 800788c:	e7ef      	b.n	800786e <_strtod_l+0xae>
 800788e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8007890:	b13a      	cbz	r2, 80078a2 <_strtod_l+0xe2>
 8007892:	2135      	movs	r1, #53	; 0x35
 8007894:	a81e      	add	r0, sp, #120	; 0x78
 8007896:	f002 fcdb 	bl	800a250 <__copybits>
 800789a:	4650      	mov	r0, sl
 800789c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800789e:	f002 f8a3 	bl	80099e8 <_Bfree>
 80078a2:	3e01      	subs	r6, #1
 80078a4:	2e05      	cmp	r6, #5
 80078a6:	d807      	bhi.n	80078b8 <_strtod_l+0xf8>
 80078a8:	e8df f006 	tbb	[pc, r6]
 80078ac:	1d180b0e 	.word	0x1d180b0e
 80078b0:	030e      	.short	0x030e
 80078b2:	f04f 0900 	mov.w	r9, #0
 80078b6:	46c8      	mov	r8, r9
 80078b8:	0721      	lsls	r1, r4, #28
 80078ba:	d5c2      	bpl.n	8007842 <_strtod_l+0x82>
 80078bc:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 80078c0:	e7bf      	b.n	8007842 <_strtod_l+0x82>
 80078c2:	e9dd 891e 	ldrd	r8, r9, [sp, #120]	; 0x78
 80078c6:	e7f7      	b.n	80078b8 <_strtod_l+0xf8>
 80078c8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80078ca:	e9dd 831e 	ldrd	r8, r3, [sp, #120]	; 0x78
 80078ce:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80078d2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80078d6:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80078da:	e7ed      	b.n	80078b8 <_strtod_l+0xf8>
 80078dc:	f04f 0800 	mov.w	r8, #0
 80078e0:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8007a5c <_strtod_l+0x29c>
 80078e4:	e7e8      	b.n	80078b8 <_strtod_l+0xf8>
 80078e6:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80078ea:	f04f 38ff 	mov.w	r8, #4294967295
 80078ee:	e7e3      	b.n	80078b8 <_strtod_l+0xf8>
 80078f0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80078f2:	1c5a      	adds	r2, r3, #1
 80078f4:	921b      	str	r2, [sp, #108]	; 0x6c
 80078f6:	785b      	ldrb	r3, [r3, #1]
 80078f8:	2b30      	cmp	r3, #48	; 0x30
 80078fa:	d0f9      	beq.n	80078f0 <_strtod_l+0x130>
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d0a0      	beq.n	8007842 <_strtod_l+0x82>
 8007900:	2301      	movs	r3, #1
 8007902:	9307      	str	r3, [sp, #28]
 8007904:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007906:	220a      	movs	r2, #10
 8007908:	9308      	str	r3, [sp, #32]
 800790a:	2300      	movs	r3, #0
 800790c:	469b      	mov	fp, r3
 800790e:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8007912:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8007914:	7805      	ldrb	r5, [r0, #0]
 8007916:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 800791a:	b2d9      	uxtb	r1, r3
 800791c:	2909      	cmp	r1, #9
 800791e:	d926      	bls.n	800796e <_strtod_l+0x1ae>
 8007920:	4622      	mov	r2, r4
 8007922:	4639      	mov	r1, r7
 8007924:	f003 fa68 	bl	800adf8 <strncmp>
 8007928:	2800      	cmp	r0, #0
 800792a:	d032      	beq.n	8007992 <_strtod_l+0x1d2>
 800792c:	2000      	movs	r0, #0
 800792e:	462b      	mov	r3, r5
 8007930:	465c      	mov	r4, fp
 8007932:	4602      	mov	r2, r0
 8007934:	9004      	str	r0, [sp, #16]
 8007936:	2b65      	cmp	r3, #101	; 0x65
 8007938:	d001      	beq.n	800793e <_strtod_l+0x17e>
 800793a:	2b45      	cmp	r3, #69	; 0x45
 800793c:	d113      	bne.n	8007966 <_strtod_l+0x1a6>
 800793e:	b91c      	cbnz	r4, 8007948 <_strtod_l+0x188>
 8007940:	9b07      	ldr	r3, [sp, #28]
 8007942:	4303      	orrs	r3, r0
 8007944:	d099      	beq.n	800787a <_strtod_l+0xba>
 8007946:	2400      	movs	r4, #0
 8007948:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800794a:	1c73      	adds	r3, r6, #1
 800794c:	931b      	str	r3, [sp, #108]	; 0x6c
 800794e:	7873      	ldrb	r3, [r6, #1]
 8007950:	2b2b      	cmp	r3, #43	; 0x2b
 8007952:	d078      	beq.n	8007a46 <_strtod_l+0x286>
 8007954:	2b2d      	cmp	r3, #45	; 0x2d
 8007956:	d07b      	beq.n	8007a50 <_strtod_l+0x290>
 8007958:	2700      	movs	r7, #0
 800795a:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800795e:	2909      	cmp	r1, #9
 8007960:	f240 8082 	bls.w	8007a68 <_strtod_l+0x2a8>
 8007964:	961b      	str	r6, [sp, #108]	; 0x6c
 8007966:	2500      	movs	r5, #0
 8007968:	e09e      	b.n	8007aa8 <_strtod_l+0x2e8>
 800796a:	2300      	movs	r3, #0
 800796c:	e7c9      	b.n	8007902 <_strtod_l+0x142>
 800796e:	f1bb 0f08 	cmp.w	fp, #8
 8007972:	bfd5      	itete	le
 8007974:	9906      	ldrle	r1, [sp, #24]
 8007976:	9905      	ldrgt	r1, [sp, #20]
 8007978:	fb02 3301 	mlale	r3, r2, r1, r3
 800797c:	fb02 3301 	mlagt	r3, r2, r1, r3
 8007980:	f100 0001 	add.w	r0, r0, #1
 8007984:	bfd4      	ite	le
 8007986:	9306      	strle	r3, [sp, #24]
 8007988:	9305      	strgt	r3, [sp, #20]
 800798a:	f10b 0b01 	add.w	fp, fp, #1
 800798e:	901b      	str	r0, [sp, #108]	; 0x6c
 8007990:	e7bf      	b.n	8007912 <_strtod_l+0x152>
 8007992:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007994:	191a      	adds	r2, r3, r4
 8007996:	921b      	str	r2, [sp, #108]	; 0x6c
 8007998:	5d1b      	ldrb	r3, [r3, r4]
 800799a:	f1bb 0f00 	cmp.w	fp, #0
 800799e:	d036      	beq.n	8007a0e <_strtod_l+0x24e>
 80079a0:	465c      	mov	r4, fp
 80079a2:	9004      	str	r0, [sp, #16]
 80079a4:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80079a8:	2a09      	cmp	r2, #9
 80079aa:	d912      	bls.n	80079d2 <_strtod_l+0x212>
 80079ac:	2201      	movs	r2, #1
 80079ae:	e7c2      	b.n	8007936 <_strtod_l+0x176>
 80079b0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80079b2:	3001      	adds	r0, #1
 80079b4:	1c5a      	adds	r2, r3, #1
 80079b6:	921b      	str	r2, [sp, #108]	; 0x6c
 80079b8:	785b      	ldrb	r3, [r3, #1]
 80079ba:	2b30      	cmp	r3, #48	; 0x30
 80079bc:	d0f8      	beq.n	80079b0 <_strtod_l+0x1f0>
 80079be:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80079c2:	2a08      	cmp	r2, #8
 80079c4:	f200 84dc 	bhi.w	8008380 <_strtod_l+0xbc0>
 80079c8:	9004      	str	r0, [sp, #16]
 80079ca:	2000      	movs	r0, #0
 80079cc:	4604      	mov	r4, r0
 80079ce:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80079d0:	9208      	str	r2, [sp, #32]
 80079d2:	3b30      	subs	r3, #48	; 0x30
 80079d4:	f100 0201 	add.w	r2, r0, #1
 80079d8:	d013      	beq.n	8007a02 <_strtod_l+0x242>
 80079da:	9904      	ldr	r1, [sp, #16]
 80079dc:	1905      	adds	r5, r0, r4
 80079de:	4411      	add	r1, r2
 80079e0:	9104      	str	r1, [sp, #16]
 80079e2:	4622      	mov	r2, r4
 80079e4:	210a      	movs	r1, #10
 80079e6:	42aa      	cmp	r2, r5
 80079e8:	d113      	bne.n	8007a12 <_strtod_l+0x252>
 80079ea:	1822      	adds	r2, r4, r0
 80079ec:	2a08      	cmp	r2, #8
 80079ee:	f104 0401 	add.w	r4, r4, #1
 80079f2:	4404      	add	r4, r0
 80079f4:	dc1b      	bgt.n	8007a2e <_strtod_l+0x26e>
 80079f6:	220a      	movs	r2, #10
 80079f8:	9906      	ldr	r1, [sp, #24]
 80079fa:	fb02 3301 	mla	r3, r2, r1, r3
 80079fe:	9306      	str	r3, [sp, #24]
 8007a00:	2200      	movs	r2, #0
 8007a02:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007a04:	4610      	mov	r0, r2
 8007a06:	1c59      	adds	r1, r3, #1
 8007a08:	911b      	str	r1, [sp, #108]	; 0x6c
 8007a0a:	785b      	ldrb	r3, [r3, #1]
 8007a0c:	e7ca      	b.n	80079a4 <_strtod_l+0x1e4>
 8007a0e:	4658      	mov	r0, fp
 8007a10:	e7d3      	b.n	80079ba <_strtod_l+0x1fa>
 8007a12:	2a08      	cmp	r2, #8
 8007a14:	dc04      	bgt.n	8007a20 <_strtod_l+0x260>
 8007a16:	9f06      	ldr	r7, [sp, #24]
 8007a18:	434f      	muls	r7, r1
 8007a1a:	9706      	str	r7, [sp, #24]
 8007a1c:	3201      	adds	r2, #1
 8007a1e:	e7e2      	b.n	80079e6 <_strtod_l+0x226>
 8007a20:	1c57      	adds	r7, r2, #1
 8007a22:	2f10      	cmp	r7, #16
 8007a24:	bfde      	ittt	le
 8007a26:	9f05      	ldrle	r7, [sp, #20]
 8007a28:	434f      	mulle	r7, r1
 8007a2a:	9705      	strle	r7, [sp, #20]
 8007a2c:	e7f6      	b.n	8007a1c <_strtod_l+0x25c>
 8007a2e:	2c10      	cmp	r4, #16
 8007a30:	bfdf      	itttt	le
 8007a32:	220a      	movle	r2, #10
 8007a34:	9905      	ldrle	r1, [sp, #20]
 8007a36:	fb02 3301 	mlale	r3, r2, r1, r3
 8007a3a:	9305      	strle	r3, [sp, #20]
 8007a3c:	e7e0      	b.n	8007a00 <_strtod_l+0x240>
 8007a3e:	2300      	movs	r3, #0
 8007a40:	2201      	movs	r2, #1
 8007a42:	9304      	str	r3, [sp, #16]
 8007a44:	e77c      	b.n	8007940 <_strtod_l+0x180>
 8007a46:	2700      	movs	r7, #0
 8007a48:	1cb3      	adds	r3, r6, #2
 8007a4a:	931b      	str	r3, [sp, #108]	; 0x6c
 8007a4c:	78b3      	ldrb	r3, [r6, #2]
 8007a4e:	e784      	b.n	800795a <_strtod_l+0x19a>
 8007a50:	2701      	movs	r7, #1
 8007a52:	e7f9      	b.n	8007a48 <_strtod_l+0x288>
 8007a54:	0800c050 	.word	0x0800c050
 8007a58:	0800be00 	.word	0x0800be00
 8007a5c:	7ff00000 	.word	0x7ff00000
 8007a60:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007a62:	1c59      	adds	r1, r3, #1
 8007a64:	911b      	str	r1, [sp, #108]	; 0x6c
 8007a66:	785b      	ldrb	r3, [r3, #1]
 8007a68:	2b30      	cmp	r3, #48	; 0x30
 8007a6a:	d0f9      	beq.n	8007a60 <_strtod_l+0x2a0>
 8007a6c:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8007a70:	2908      	cmp	r1, #8
 8007a72:	f63f af78 	bhi.w	8007966 <_strtod_l+0x1a6>
 8007a76:	f04f 0e0a 	mov.w	lr, #10
 8007a7a:	f1a3 0c30 	sub.w	ip, r3, #48	; 0x30
 8007a7e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007a80:	9309      	str	r3, [sp, #36]	; 0x24
 8007a82:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007a84:	1c59      	adds	r1, r3, #1
 8007a86:	911b      	str	r1, [sp, #108]	; 0x6c
 8007a88:	785b      	ldrb	r3, [r3, #1]
 8007a8a:	f1a3 0530 	sub.w	r5, r3, #48	; 0x30
 8007a8e:	2d09      	cmp	r5, #9
 8007a90:	d935      	bls.n	8007afe <_strtod_l+0x33e>
 8007a92:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007a94:	1b49      	subs	r1, r1, r5
 8007a96:	2908      	cmp	r1, #8
 8007a98:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8007a9c:	dc02      	bgt.n	8007aa4 <_strtod_l+0x2e4>
 8007a9e:	4565      	cmp	r5, ip
 8007aa0:	bfa8      	it	ge
 8007aa2:	4665      	movge	r5, ip
 8007aa4:	b107      	cbz	r7, 8007aa8 <_strtod_l+0x2e8>
 8007aa6:	426d      	negs	r5, r5
 8007aa8:	2c00      	cmp	r4, #0
 8007aaa:	d14c      	bne.n	8007b46 <_strtod_l+0x386>
 8007aac:	9907      	ldr	r1, [sp, #28]
 8007aae:	4301      	orrs	r1, r0
 8007ab0:	f47f aec7 	bne.w	8007842 <_strtod_l+0x82>
 8007ab4:	2a00      	cmp	r2, #0
 8007ab6:	f47f aee0 	bne.w	800787a <_strtod_l+0xba>
 8007aba:	2b69      	cmp	r3, #105	; 0x69
 8007abc:	d026      	beq.n	8007b0c <_strtod_l+0x34c>
 8007abe:	dc23      	bgt.n	8007b08 <_strtod_l+0x348>
 8007ac0:	2b49      	cmp	r3, #73	; 0x49
 8007ac2:	d023      	beq.n	8007b0c <_strtod_l+0x34c>
 8007ac4:	2b4e      	cmp	r3, #78	; 0x4e
 8007ac6:	f47f aed8 	bne.w	800787a <_strtod_l+0xba>
 8007aca:	499c      	ldr	r1, [pc, #624]	; (8007d3c <_strtod_l+0x57c>)
 8007acc:	a81b      	add	r0, sp, #108	; 0x6c
 8007ace:	f001 fe4f 	bl	8009770 <__match>
 8007ad2:	2800      	cmp	r0, #0
 8007ad4:	f43f aed1 	beq.w	800787a <_strtod_l+0xba>
 8007ad8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007ada:	781b      	ldrb	r3, [r3, #0]
 8007adc:	2b28      	cmp	r3, #40	; 0x28
 8007ade:	d12c      	bne.n	8007b3a <_strtod_l+0x37a>
 8007ae0:	4997      	ldr	r1, [pc, #604]	; (8007d40 <_strtod_l+0x580>)
 8007ae2:	aa1e      	add	r2, sp, #120	; 0x78
 8007ae4:	a81b      	add	r0, sp, #108	; 0x6c
 8007ae6:	f001 fe57 	bl	8009798 <__hexnan>
 8007aea:	2805      	cmp	r0, #5
 8007aec:	d125      	bne.n	8007b3a <_strtod_l+0x37a>
 8007aee:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007af0:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 8007af4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8007af8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8007afc:	e6a1      	b.n	8007842 <_strtod_l+0x82>
 8007afe:	fb0e 3c0c 	mla	ip, lr, ip, r3
 8007b02:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8007b06:	e7bc      	b.n	8007a82 <_strtod_l+0x2c2>
 8007b08:	2b6e      	cmp	r3, #110	; 0x6e
 8007b0a:	e7dc      	b.n	8007ac6 <_strtod_l+0x306>
 8007b0c:	498d      	ldr	r1, [pc, #564]	; (8007d44 <_strtod_l+0x584>)
 8007b0e:	a81b      	add	r0, sp, #108	; 0x6c
 8007b10:	f001 fe2e 	bl	8009770 <__match>
 8007b14:	2800      	cmp	r0, #0
 8007b16:	f43f aeb0 	beq.w	800787a <_strtod_l+0xba>
 8007b1a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007b1c:	498a      	ldr	r1, [pc, #552]	; (8007d48 <_strtod_l+0x588>)
 8007b1e:	3b01      	subs	r3, #1
 8007b20:	a81b      	add	r0, sp, #108	; 0x6c
 8007b22:	931b      	str	r3, [sp, #108]	; 0x6c
 8007b24:	f001 fe24 	bl	8009770 <__match>
 8007b28:	b910      	cbnz	r0, 8007b30 <_strtod_l+0x370>
 8007b2a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007b2c:	3301      	adds	r3, #1
 8007b2e:	931b      	str	r3, [sp, #108]	; 0x6c
 8007b30:	f04f 0800 	mov.w	r8, #0
 8007b34:	f8df 9220 	ldr.w	r9, [pc, #544]	; 8007d58 <_strtod_l+0x598>
 8007b38:	e683      	b.n	8007842 <_strtod_l+0x82>
 8007b3a:	4884      	ldr	r0, [pc, #528]	; (8007d4c <_strtod_l+0x58c>)
 8007b3c:	f003 f90c 	bl	800ad58 <nan>
 8007b40:	4680      	mov	r8, r0
 8007b42:	4689      	mov	r9, r1
 8007b44:	e67d      	b.n	8007842 <_strtod_l+0x82>
 8007b46:	9b04      	ldr	r3, [sp, #16]
 8007b48:	f1bb 0f00 	cmp.w	fp, #0
 8007b4c:	bf08      	it	eq
 8007b4e:	46a3      	moveq	fp, r4
 8007b50:	1aeb      	subs	r3, r5, r3
 8007b52:	2c10      	cmp	r4, #16
 8007b54:	9806      	ldr	r0, [sp, #24]
 8007b56:	4626      	mov	r6, r4
 8007b58:	9307      	str	r3, [sp, #28]
 8007b5a:	bfa8      	it	ge
 8007b5c:	2610      	movge	r6, #16
 8007b5e:	f7f8 fd61 	bl	8000624 <__aeabi_ui2d>
 8007b62:	2c09      	cmp	r4, #9
 8007b64:	4680      	mov	r8, r0
 8007b66:	4689      	mov	r9, r1
 8007b68:	dd13      	ble.n	8007b92 <_strtod_l+0x3d2>
 8007b6a:	4b79      	ldr	r3, [pc, #484]	; (8007d50 <_strtod_l+0x590>)
 8007b6c:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007b70:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007b74:	f7f8 fdd0 	bl	8000718 <__aeabi_dmul>
 8007b78:	4680      	mov	r8, r0
 8007b7a:	9805      	ldr	r0, [sp, #20]
 8007b7c:	4689      	mov	r9, r1
 8007b7e:	f7f8 fd51 	bl	8000624 <__aeabi_ui2d>
 8007b82:	4602      	mov	r2, r0
 8007b84:	460b      	mov	r3, r1
 8007b86:	4640      	mov	r0, r8
 8007b88:	4649      	mov	r1, r9
 8007b8a:	f7f8 fc0f 	bl	80003ac <__adddf3>
 8007b8e:	4680      	mov	r8, r0
 8007b90:	4689      	mov	r9, r1
 8007b92:	2c0f      	cmp	r4, #15
 8007b94:	dc36      	bgt.n	8007c04 <_strtod_l+0x444>
 8007b96:	9b07      	ldr	r3, [sp, #28]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	f43f ae52 	beq.w	8007842 <_strtod_l+0x82>
 8007b9e:	dd22      	ble.n	8007be6 <_strtod_l+0x426>
 8007ba0:	2b16      	cmp	r3, #22
 8007ba2:	dc09      	bgt.n	8007bb8 <_strtod_l+0x3f8>
 8007ba4:	4c6a      	ldr	r4, [pc, #424]	; (8007d50 <_strtod_l+0x590>)
 8007ba6:	4642      	mov	r2, r8
 8007ba8:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
 8007bac:	464b      	mov	r3, r9
 8007bae:	e9d4 0100 	ldrd	r0, r1, [r4]
 8007bb2:	f7f8 fdb1 	bl	8000718 <__aeabi_dmul>
 8007bb6:	e7c3      	b.n	8007b40 <_strtod_l+0x380>
 8007bb8:	9a07      	ldr	r2, [sp, #28]
 8007bba:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8007bbe:	4293      	cmp	r3, r2
 8007bc0:	db20      	blt.n	8007c04 <_strtod_l+0x444>
 8007bc2:	4d63      	ldr	r5, [pc, #396]	; (8007d50 <_strtod_l+0x590>)
 8007bc4:	f1c4 040f 	rsb	r4, r4, #15
 8007bc8:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8007bcc:	4642      	mov	r2, r8
 8007bce:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007bd2:	464b      	mov	r3, r9
 8007bd4:	f7f8 fda0 	bl	8000718 <__aeabi_dmul>
 8007bd8:	9b07      	ldr	r3, [sp, #28]
 8007bda:	1b1c      	subs	r4, r3, r4
 8007bdc:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8007be0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007be4:	e7e5      	b.n	8007bb2 <_strtod_l+0x3f2>
 8007be6:	9b07      	ldr	r3, [sp, #28]
 8007be8:	3316      	adds	r3, #22
 8007bea:	db0b      	blt.n	8007c04 <_strtod_l+0x444>
 8007bec:	9b04      	ldr	r3, [sp, #16]
 8007bee:	4a58      	ldr	r2, [pc, #352]	; (8007d50 <_strtod_l+0x590>)
 8007bf0:	1b5d      	subs	r5, r3, r5
 8007bf2:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8007bf6:	4640      	mov	r0, r8
 8007bf8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007bfc:	4649      	mov	r1, r9
 8007bfe:	f7f8 feb5 	bl	800096c <__aeabi_ddiv>
 8007c02:	e79d      	b.n	8007b40 <_strtod_l+0x380>
 8007c04:	9b07      	ldr	r3, [sp, #28]
 8007c06:	1ba6      	subs	r6, r4, r6
 8007c08:	441e      	add	r6, r3
 8007c0a:	2e00      	cmp	r6, #0
 8007c0c:	dd71      	ble.n	8007cf2 <_strtod_l+0x532>
 8007c0e:	f016 030f 	ands.w	r3, r6, #15
 8007c12:	d00a      	beq.n	8007c2a <_strtod_l+0x46a>
 8007c14:	494e      	ldr	r1, [pc, #312]	; (8007d50 <_strtod_l+0x590>)
 8007c16:	4642      	mov	r2, r8
 8007c18:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007c1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007c20:	464b      	mov	r3, r9
 8007c22:	f7f8 fd79 	bl	8000718 <__aeabi_dmul>
 8007c26:	4680      	mov	r8, r0
 8007c28:	4689      	mov	r9, r1
 8007c2a:	f036 060f 	bics.w	r6, r6, #15
 8007c2e:	d050      	beq.n	8007cd2 <_strtod_l+0x512>
 8007c30:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 8007c34:	dd27      	ble.n	8007c86 <_strtod_l+0x4c6>
 8007c36:	f04f 0b00 	mov.w	fp, #0
 8007c3a:	f8cd b010 	str.w	fp, [sp, #16]
 8007c3e:	f8cd b020 	str.w	fp, [sp, #32]
 8007c42:	f8cd b018 	str.w	fp, [sp, #24]
 8007c46:	2322      	movs	r3, #34	; 0x22
 8007c48:	f04f 0800 	mov.w	r8, #0
 8007c4c:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8007d58 <_strtod_l+0x598>
 8007c50:	f8ca 3000 	str.w	r3, [sl]
 8007c54:	9b08      	ldr	r3, [sp, #32]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	f43f adf3 	beq.w	8007842 <_strtod_l+0x82>
 8007c5c:	4650      	mov	r0, sl
 8007c5e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007c60:	f001 fec2 	bl	80099e8 <_Bfree>
 8007c64:	4650      	mov	r0, sl
 8007c66:	9906      	ldr	r1, [sp, #24]
 8007c68:	f001 febe 	bl	80099e8 <_Bfree>
 8007c6c:	4650      	mov	r0, sl
 8007c6e:	9904      	ldr	r1, [sp, #16]
 8007c70:	f001 feba 	bl	80099e8 <_Bfree>
 8007c74:	4650      	mov	r0, sl
 8007c76:	9908      	ldr	r1, [sp, #32]
 8007c78:	f001 feb6 	bl	80099e8 <_Bfree>
 8007c7c:	4659      	mov	r1, fp
 8007c7e:	4650      	mov	r0, sl
 8007c80:	f001 feb2 	bl	80099e8 <_Bfree>
 8007c84:	e5dd      	b.n	8007842 <_strtod_l+0x82>
 8007c86:	2300      	movs	r3, #0
 8007c88:	4640      	mov	r0, r8
 8007c8a:	4649      	mov	r1, r9
 8007c8c:	461f      	mov	r7, r3
 8007c8e:	1136      	asrs	r6, r6, #4
 8007c90:	2e01      	cmp	r6, #1
 8007c92:	dc21      	bgt.n	8007cd8 <_strtod_l+0x518>
 8007c94:	b10b      	cbz	r3, 8007c9a <_strtod_l+0x4da>
 8007c96:	4680      	mov	r8, r0
 8007c98:	4689      	mov	r9, r1
 8007c9a:	4b2e      	ldr	r3, [pc, #184]	; (8007d54 <_strtod_l+0x594>)
 8007c9c:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8007ca0:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8007ca4:	4642      	mov	r2, r8
 8007ca6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007caa:	464b      	mov	r3, r9
 8007cac:	f7f8 fd34 	bl	8000718 <__aeabi_dmul>
 8007cb0:	4b29      	ldr	r3, [pc, #164]	; (8007d58 <_strtod_l+0x598>)
 8007cb2:	460a      	mov	r2, r1
 8007cb4:	400b      	ands	r3, r1
 8007cb6:	4929      	ldr	r1, [pc, #164]	; (8007d5c <_strtod_l+0x59c>)
 8007cb8:	4680      	mov	r8, r0
 8007cba:	428b      	cmp	r3, r1
 8007cbc:	d8bb      	bhi.n	8007c36 <_strtod_l+0x476>
 8007cbe:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007cc2:	428b      	cmp	r3, r1
 8007cc4:	bf86      	itte	hi
 8007cc6:	f04f 38ff 	movhi.w	r8, #4294967295
 8007cca:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8007d60 <_strtod_l+0x5a0>
 8007cce:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	9305      	str	r3, [sp, #20]
 8007cd6:	e07e      	b.n	8007dd6 <_strtod_l+0x616>
 8007cd8:	07f2      	lsls	r2, r6, #31
 8007cda:	d507      	bpl.n	8007cec <_strtod_l+0x52c>
 8007cdc:	4b1d      	ldr	r3, [pc, #116]	; (8007d54 <_strtod_l+0x594>)
 8007cde:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ce6:	f7f8 fd17 	bl	8000718 <__aeabi_dmul>
 8007cea:	2301      	movs	r3, #1
 8007cec:	3701      	adds	r7, #1
 8007cee:	1076      	asrs	r6, r6, #1
 8007cf0:	e7ce      	b.n	8007c90 <_strtod_l+0x4d0>
 8007cf2:	d0ee      	beq.n	8007cd2 <_strtod_l+0x512>
 8007cf4:	4276      	negs	r6, r6
 8007cf6:	f016 020f 	ands.w	r2, r6, #15
 8007cfa:	d00a      	beq.n	8007d12 <_strtod_l+0x552>
 8007cfc:	4b14      	ldr	r3, [pc, #80]	; (8007d50 <_strtod_l+0x590>)
 8007cfe:	4640      	mov	r0, r8
 8007d00:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007d04:	4649      	mov	r1, r9
 8007d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d0a:	f7f8 fe2f 	bl	800096c <__aeabi_ddiv>
 8007d0e:	4680      	mov	r8, r0
 8007d10:	4689      	mov	r9, r1
 8007d12:	1136      	asrs	r6, r6, #4
 8007d14:	d0dd      	beq.n	8007cd2 <_strtod_l+0x512>
 8007d16:	2e1f      	cmp	r6, #31
 8007d18:	dd24      	ble.n	8007d64 <_strtod_l+0x5a4>
 8007d1a:	f04f 0b00 	mov.w	fp, #0
 8007d1e:	f8cd b010 	str.w	fp, [sp, #16]
 8007d22:	f8cd b020 	str.w	fp, [sp, #32]
 8007d26:	f8cd b018 	str.w	fp, [sp, #24]
 8007d2a:	2322      	movs	r3, #34	; 0x22
 8007d2c:	f04f 0800 	mov.w	r8, #0
 8007d30:	f04f 0900 	mov.w	r9, #0
 8007d34:	f8ca 3000 	str.w	r3, [sl]
 8007d38:	e78c      	b.n	8007c54 <_strtod_l+0x494>
 8007d3a:	bf00      	nop
 8007d3c:	0800bdd5 	.word	0x0800bdd5
 8007d40:	0800be14 	.word	0x0800be14
 8007d44:	0800bdcd 	.word	0x0800bdcd
 8007d48:	0800bf54 	.word	0x0800bf54
 8007d4c:	0800c22b 	.word	0x0800c22b
 8007d50:	0800c0f0 	.word	0x0800c0f0
 8007d54:	0800c0c8 	.word	0x0800c0c8
 8007d58:	7ff00000 	.word	0x7ff00000
 8007d5c:	7ca00000 	.word	0x7ca00000
 8007d60:	7fefffff 	.word	0x7fefffff
 8007d64:	f016 0310 	ands.w	r3, r6, #16
 8007d68:	bf18      	it	ne
 8007d6a:	236a      	movne	r3, #106	; 0x6a
 8007d6c:	4640      	mov	r0, r8
 8007d6e:	9305      	str	r3, [sp, #20]
 8007d70:	4649      	mov	r1, r9
 8007d72:	2300      	movs	r3, #0
 8007d74:	4fb2      	ldr	r7, [pc, #712]	; (8008040 <_strtod_l+0x880>)
 8007d76:	07f2      	lsls	r2, r6, #31
 8007d78:	d504      	bpl.n	8007d84 <_strtod_l+0x5c4>
 8007d7a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d7e:	f7f8 fccb 	bl	8000718 <__aeabi_dmul>
 8007d82:	2301      	movs	r3, #1
 8007d84:	1076      	asrs	r6, r6, #1
 8007d86:	f107 0708 	add.w	r7, r7, #8
 8007d8a:	d1f4      	bne.n	8007d76 <_strtod_l+0x5b6>
 8007d8c:	b10b      	cbz	r3, 8007d92 <_strtod_l+0x5d2>
 8007d8e:	4680      	mov	r8, r0
 8007d90:	4689      	mov	r9, r1
 8007d92:	9b05      	ldr	r3, [sp, #20]
 8007d94:	b1bb      	cbz	r3, 8007dc6 <_strtod_l+0x606>
 8007d96:	f3c9 530a 	ubfx	r3, r9, #20, #11
 8007d9a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	4649      	mov	r1, r9
 8007da2:	dd10      	ble.n	8007dc6 <_strtod_l+0x606>
 8007da4:	2b1f      	cmp	r3, #31
 8007da6:	f340 812b 	ble.w	8008000 <_strtod_l+0x840>
 8007daa:	2b34      	cmp	r3, #52	; 0x34
 8007dac:	bfd8      	it	le
 8007dae:	f04f 32ff 	movle.w	r2, #4294967295
 8007db2:	f04f 0800 	mov.w	r8, #0
 8007db6:	bfcf      	iteee	gt
 8007db8:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8007dbc:	3b20      	suble	r3, #32
 8007dbe:	fa02 f303 	lslle.w	r3, r2, r3
 8007dc2:	ea03 0901 	andle.w	r9, r3, r1
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	2300      	movs	r3, #0
 8007dca:	4640      	mov	r0, r8
 8007dcc:	4649      	mov	r1, r9
 8007dce:	f7f8 ff0b 	bl	8000be8 <__aeabi_dcmpeq>
 8007dd2:	2800      	cmp	r0, #0
 8007dd4:	d1a1      	bne.n	8007d1a <_strtod_l+0x55a>
 8007dd6:	9b06      	ldr	r3, [sp, #24]
 8007dd8:	465a      	mov	r2, fp
 8007dda:	9300      	str	r3, [sp, #0]
 8007ddc:	4650      	mov	r0, sl
 8007dde:	4623      	mov	r3, r4
 8007de0:	9908      	ldr	r1, [sp, #32]
 8007de2:	f001 fe6d 	bl	8009ac0 <__s2b>
 8007de6:	9008      	str	r0, [sp, #32]
 8007de8:	2800      	cmp	r0, #0
 8007dea:	f43f af24 	beq.w	8007c36 <_strtod_l+0x476>
 8007dee:	9b04      	ldr	r3, [sp, #16]
 8007df0:	f04f 0b00 	mov.w	fp, #0
 8007df4:	1b5d      	subs	r5, r3, r5
 8007df6:	9b07      	ldr	r3, [sp, #28]
 8007df8:	f8cd b010 	str.w	fp, [sp, #16]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	bfb4      	ite	lt
 8007e00:	462b      	movlt	r3, r5
 8007e02:	2300      	movge	r3, #0
 8007e04:	930e      	str	r3, [sp, #56]	; 0x38
 8007e06:	9b07      	ldr	r3, [sp, #28]
 8007e08:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007e0c:	9316      	str	r3, [sp, #88]	; 0x58
 8007e0e:	9b08      	ldr	r3, [sp, #32]
 8007e10:	4650      	mov	r0, sl
 8007e12:	6859      	ldr	r1, [r3, #4]
 8007e14:	f001 fda8 	bl	8009968 <_Balloc>
 8007e18:	9006      	str	r0, [sp, #24]
 8007e1a:	2800      	cmp	r0, #0
 8007e1c:	f43f af13 	beq.w	8007c46 <_strtod_l+0x486>
 8007e20:	9b08      	ldr	r3, [sp, #32]
 8007e22:	300c      	adds	r0, #12
 8007e24:	691a      	ldr	r2, [r3, #16]
 8007e26:	f103 010c 	add.w	r1, r3, #12
 8007e2a:	3202      	adds	r2, #2
 8007e2c:	0092      	lsls	r2, r2, #2
 8007e2e:	f001 fd8d 	bl	800994c <memcpy>
 8007e32:	ab1e      	add	r3, sp, #120	; 0x78
 8007e34:	9301      	str	r3, [sp, #4]
 8007e36:	ab1d      	add	r3, sp, #116	; 0x74
 8007e38:	9300      	str	r3, [sp, #0]
 8007e3a:	4642      	mov	r2, r8
 8007e3c:	464b      	mov	r3, r9
 8007e3e:	4650      	mov	r0, sl
 8007e40:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
 8007e44:	f002 f97a 	bl	800a13c <__d2b>
 8007e48:	901c      	str	r0, [sp, #112]	; 0x70
 8007e4a:	2800      	cmp	r0, #0
 8007e4c:	f43f aefb 	beq.w	8007c46 <_strtod_l+0x486>
 8007e50:	2101      	movs	r1, #1
 8007e52:	4650      	mov	r0, sl
 8007e54:	f001 fecc 	bl	8009bf0 <__i2b>
 8007e58:	4603      	mov	r3, r0
 8007e5a:	9004      	str	r0, [sp, #16]
 8007e5c:	2800      	cmp	r0, #0
 8007e5e:	f43f aef2 	beq.w	8007c46 <_strtod_l+0x486>
 8007e62:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8007e64:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007e66:	2d00      	cmp	r5, #0
 8007e68:	bfab      	itete	ge
 8007e6a:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8007e6c:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8007e6e:	18ee      	addge	r6, r5, r3
 8007e70:	1b5c      	sublt	r4, r3, r5
 8007e72:	9b05      	ldr	r3, [sp, #20]
 8007e74:	bfa8      	it	ge
 8007e76:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 8007e78:	eba5 0503 	sub.w	r5, r5, r3
 8007e7c:	4415      	add	r5, r2
 8007e7e:	4b71      	ldr	r3, [pc, #452]	; (8008044 <_strtod_l+0x884>)
 8007e80:	f105 35ff 	add.w	r5, r5, #4294967295
 8007e84:	bfb8      	it	lt
 8007e86:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8007e88:	429d      	cmp	r5, r3
 8007e8a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007e8e:	f280 80c9 	bge.w	8008024 <_strtod_l+0x864>
 8007e92:	1b5b      	subs	r3, r3, r5
 8007e94:	2b1f      	cmp	r3, #31
 8007e96:	f04f 0701 	mov.w	r7, #1
 8007e9a:	eba2 0203 	sub.w	r2, r2, r3
 8007e9e:	f300 80b6 	bgt.w	800800e <_strtod_l+0x84e>
 8007ea2:	2500      	movs	r5, #0
 8007ea4:	fa07 f303 	lsl.w	r3, r7, r3
 8007ea8:	930f      	str	r3, [sp, #60]	; 0x3c
 8007eaa:	18b7      	adds	r7, r6, r2
 8007eac:	9b05      	ldr	r3, [sp, #20]
 8007eae:	42be      	cmp	r6, r7
 8007eb0:	4414      	add	r4, r2
 8007eb2:	441c      	add	r4, r3
 8007eb4:	4633      	mov	r3, r6
 8007eb6:	bfa8      	it	ge
 8007eb8:	463b      	movge	r3, r7
 8007eba:	42a3      	cmp	r3, r4
 8007ebc:	bfa8      	it	ge
 8007ebe:	4623      	movge	r3, r4
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	bfc2      	ittt	gt
 8007ec4:	1aff      	subgt	r7, r7, r3
 8007ec6:	1ae4      	subgt	r4, r4, r3
 8007ec8:	1af6      	subgt	r6, r6, r3
 8007eca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	dd17      	ble.n	8007f00 <_strtod_l+0x740>
 8007ed0:	461a      	mov	r2, r3
 8007ed2:	4650      	mov	r0, sl
 8007ed4:	9904      	ldr	r1, [sp, #16]
 8007ed6:	f001 ff45 	bl	8009d64 <__pow5mult>
 8007eda:	9004      	str	r0, [sp, #16]
 8007edc:	2800      	cmp	r0, #0
 8007ede:	f43f aeb2 	beq.w	8007c46 <_strtod_l+0x486>
 8007ee2:	4601      	mov	r1, r0
 8007ee4:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8007ee6:	4650      	mov	r0, sl
 8007ee8:	f001 fe98 	bl	8009c1c <__multiply>
 8007eec:	9009      	str	r0, [sp, #36]	; 0x24
 8007eee:	2800      	cmp	r0, #0
 8007ef0:	f43f aea9 	beq.w	8007c46 <_strtod_l+0x486>
 8007ef4:	4650      	mov	r0, sl
 8007ef6:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007ef8:	f001 fd76 	bl	80099e8 <_Bfree>
 8007efc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007efe:	931c      	str	r3, [sp, #112]	; 0x70
 8007f00:	2f00      	cmp	r7, #0
 8007f02:	f300 8093 	bgt.w	800802c <_strtod_l+0x86c>
 8007f06:	9b07      	ldr	r3, [sp, #28]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	dd08      	ble.n	8007f1e <_strtod_l+0x75e>
 8007f0c:	4650      	mov	r0, sl
 8007f0e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007f10:	9906      	ldr	r1, [sp, #24]
 8007f12:	f001 ff27 	bl	8009d64 <__pow5mult>
 8007f16:	9006      	str	r0, [sp, #24]
 8007f18:	2800      	cmp	r0, #0
 8007f1a:	f43f ae94 	beq.w	8007c46 <_strtod_l+0x486>
 8007f1e:	2c00      	cmp	r4, #0
 8007f20:	dd08      	ble.n	8007f34 <_strtod_l+0x774>
 8007f22:	4622      	mov	r2, r4
 8007f24:	4650      	mov	r0, sl
 8007f26:	9906      	ldr	r1, [sp, #24]
 8007f28:	f001 ff76 	bl	8009e18 <__lshift>
 8007f2c:	9006      	str	r0, [sp, #24]
 8007f2e:	2800      	cmp	r0, #0
 8007f30:	f43f ae89 	beq.w	8007c46 <_strtod_l+0x486>
 8007f34:	2e00      	cmp	r6, #0
 8007f36:	dd08      	ble.n	8007f4a <_strtod_l+0x78a>
 8007f38:	4632      	mov	r2, r6
 8007f3a:	4650      	mov	r0, sl
 8007f3c:	9904      	ldr	r1, [sp, #16]
 8007f3e:	f001 ff6b 	bl	8009e18 <__lshift>
 8007f42:	9004      	str	r0, [sp, #16]
 8007f44:	2800      	cmp	r0, #0
 8007f46:	f43f ae7e 	beq.w	8007c46 <_strtod_l+0x486>
 8007f4a:	4650      	mov	r0, sl
 8007f4c:	9a06      	ldr	r2, [sp, #24]
 8007f4e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007f50:	f001 ffea 	bl	8009f28 <__mdiff>
 8007f54:	4683      	mov	fp, r0
 8007f56:	2800      	cmp	r0, #0
 8007f58:	f43f ae75 	beq.w	8007c46 <_strtod_l+0x486>
 8007f5c:	2400      	movs	r4, #0
 8007f5e:	68c3      	ldr	r3, [r0, #12]
 8007f60:	9904      	ldr	r1, [sp, #16]
 8007f62:	60c4      	str	r4, [r0, #12]
 8007f64:	930d      	str	r3, [sp, #52]	; 0x34
 8007f66:	f001 ffc3 	bl	8009ef0 <__mcmp>
 8007f6a:	42a0      	cmp	r0, r4
 8007f6c:	da70      	bge.n	8008050 <_strtod_l+0x890>
 8007f6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007f70:	ea53 0308 	orrs.w	r3, r3, r8
 8007f74:	f040 8096 	bne.w	80080a4 <_strtod_l+0x8e4>
 8007f78:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	f040 8091 	bne.w	80080a4 <_strtod_l+0x8e4>
 8007f82:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007f86:	0d1b      	lsrs	r3, r3, #20
 8007f88:	051b      	lsls	r3, r3, #20
 8007f8a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007f8e:	f240 8089 	bls.w	80080a4 <_strtod_l+0x8e4>
 8007f92:	f8db 3014 	ldr.w	r3, [fp, #20]
 8007f96:	b923      	cbnz	r3, 8007fa2 <_strtod_l+0x7e2>
 8007f98:	f8db 3010 	ldr.w	r3, [fp, #16]
 8007f9c:	2b01      	cmp	r3, #1
 8007f9e:	f340 8081 	ble.w	80080a4 <_strtod_l+0x8e4>
 8007fa2:	4659      	mov	r1, fp
 8007fa4:	2201      	movs	r2, #1
 8007fa6:	4650      	mov	r0, sl
 8007fa8:	f001 ff36 	bl	8009e18 <__lshift>
 8007fac:	9904      	ldr	r1, [sp, #16]
 8007fae:	4683      	mov	fp, r0
 8007fb0:	f001 ff9e 	bl	8009ef0 <__mcmp>
 8007fb4:	2800      	cmp	r0, #0
 8007fb6:	dd75      	ble.n	80080a4 <_strtod_l+0x8e4>
 8007fb8:	9905      	ldr	r1, [sp, #20]
 8007fba:	464b      	mov	r3, r9
 8007fbc:	4a22      	ldr	r2, [pc, #136]	; (8008048 <_strtod_l+0x888>)
 8007fbe:	2900      	cmp	r1, #0
 8007fc0:	f000 8091 	beq.w	80080e6 <_strtod_l+0x926>
 8007fc4:	ea02 0109 	and.w	r1, r2, r9
 8007fc8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007fcc:	f300 808b 	bgt.w	80080e6 <_strtod_l+0x926>
 8007fd0:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007fd4:	f77f aea9 	ble.w	8007d2a <_strtod_l+0x56a>
 8007fd8:	2300      	movs	r3, #0
 8007fda:	4a1c      	ldr	r2, [pc, #112]	; (800804c <_strtod_l+0x88c>)
 8007fdc:	4640      	mov	r0, r8
 8007fde:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8007fe2:	4649      	mov	r1, r9
 8007fe4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007fe8:	f7f8 fb96 	bl	8000718 <__aeabi_dmul>
 8007fec:	460b      	mov	r3, r1
 8007fee:	4303      	orrs	r3, r0
 8007ff0:	bf08      	it	eq
 8007ff2:	2322      	moveq	r3, #34	; 0x22
 8007ff4:	4680      	mov	r8, r0
 8007ff6:	4689      	mov	r9, r1
 8007ff8:	bf08      	it	eq
 8007ffa:	f8ca 3000 	streq.w	r3, [sl]
 8007ffe:	e62d      	b.n	8007c5c <_strtod_l+0x49c>
 8008000:	f04f 32ff 	mov.w	r2, #4294967295
 8008004:	fa02 f303 	lsl.w	r3, r2, r3
 8008008:	ea03 0808 	and.w	r8, r3, r8
 800800c:	e6db      	b.n	8007dc6 <_strtod_l+0x606>
 800800e:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8008012:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8008016:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 800801a:	35e2      	adds	r5, #226	; 0xe2
 800801c:	fa07 f505 	lsl.w	r5, r7, r5
 8008020:	970f      	str	r7, [sp, #60]	; 0x3c
 8008022:	e742      	b.n	8007eaa <_strtod_l+0x6ea>
 8008024:	2301      	movs	r3, #1
 8008026:	2500      	movs	r5, #0
 8008028:	930f      	str	r3, [sp, #60]	; 0x3c
 800802a:	e73e      	b.n	8007eaa <_strtod_l+0x6ea>
 800802c:	463a      	mov	r2, r7
 800802e:	4650      	mov	r0, sl
 8008030:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008032:	f001 fef1 	bl	8009e18 <__lshift>
 8008036:	901c      	str	r0, [sp, #112]	; 0x70
 8008038:	2800      	cmp	r0, #0
 800803a:	f47f af64 	bne.w	8007f06 <_strtod_l+0x746>
 800803e:	e602      	b.n	8007c46 <_strtod_l+0x486>
 8008040:	0800be28 	.word	0x0800be28
 8008044:	fffffc02 	.word	0xfffffc02
 8008048:	7ff00000 	.word	0x7ff00000
 800804c:	39500000 	.word	0x39500000
 8008050:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8008054:	d166      	bne.n	8008124 <_strtod_l+0x964>
 8008056:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008058:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800805c:	b35a      	cbz	r2, 80080b6 <_strtod_l+0x8f6>
 800805e:	4a9c      	ldr	r2, [pc, #624]	; (80082d0 <_strtod_l+0xb10>)
 8008060:	4293      	cmp	r3, r2
 8008062:	d12c      	bne.n	80080be <_strtod_l+0x8fe>
 8008064:	9b05      	ldr	r3, [sp, #20]
 8008066:	4640      	mov	r0, r8
 8008068:	b303      	cbz	r3, 80080ac <_strtod_l+0x8ec>
 800806a:	464b      	mov	r3, r9
 800806c:	4a99      	ldr	r2, [pc, #612]	; (80082d4 <_strtod_l+0xb14>)
 800806e:	f04f 31ff 	mov.w	r1, #4294967295
 8008072:	401a      	ands	r2, r3
 8008074:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8008078:	d81b      	bhi.n	80080b2 <_strtod_l+0x8f2>
 800807a:	0d12      	lsrs	r2, r2, #20
 800807c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008080:	fa01 f303 	lsl.w	r3, r1, r3
 8008084:	4298      	cmp	r0, r3
 8008086:	d11a      	bne.n	80080be <_strtod_l+0x8fe>
 8008088:	4b93      	ldr	r3, [pc, #588]	; (80082d8 <_strtod_l+0xb18>)
 800808a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800808c:	429a      	cmp	r2, r3
 800808e:	d102      	bne.n	8008096 <_strtod_l+0x8d6>
 8008090:	3001      	adds	r0, #1
 8008092:	f43f add8 	beq.w	8007c46 <_strtod_l+0x486>
 8008096:	f04f 0800 	mov.w	r8, #0
 800809a:	4b8e      	ldr	r3, [pc, #568]	; (80082d4 <_strtod_l+0xb14>)
 800809c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800809e:	401a      	ands	r2, r3
 80080a0:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 80080a4:	9b05      	ldr	r3, [sp, #20]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d196      	bne.n	8007fd8 <_strtod_l+0x818>
 80080aa:	e5d7      	b.n	8007c5c <_strtod_l+0x49c>
 80080ac:	f04f 33ff 	mov.w	r3, #4294967295
 80080b0:	e7e8      	b.n	8008084 <_strtod_l+0x8c4>
 80080b2:	460b      	mov	r3, r1
 80080b4:	e7e6      	b.n	8008084 <_strtod_l+0x8c4>
 80080b6:	ea53 0308 	orrs.w	r3, r3, r8
 80080ba:	f43f af7d 	beq.w	8007fb8 <_strtod_l+0x7f8>
 80080be:	b1e5      	cbz	r5, 80080fa <_strtod_l+0x93a>
 80080c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080c2:	421d      	tst	r5, r3
 80080c4:	d0ee      	beq.n	80080a4 <_strtod_l+0x8e4>
 80080c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80080c8:	4640      	mov	r0, r8
 80080ca:	4649      	mov	r1, r9
 80080cc:	9a05      	ldr	r2, [sp, #20]
 80080ce:	b1c3      	cbz	r3, 8008102 <_strtod_l+0x942>
 80080d0:	f7ff fb55 	bl	800777e <sulp>
 80080d4:	4602      	mov	r2, r0
 80080d6:	460b      	mov	r3, r1
 80080d8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80080dc:	f7f8 f966 	bl	80003ac <__adddf3>
 80080e0:	4680      	mov	r8, r0
 80080e2:	4689      	mov	r9, r1
 80080e4:	e7de      	b.n	80080a4 <_strtod_l+0x8e4>
 80080e6:	4013      	ands	r3, r2
 80080e8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80080ec:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80080f0:	f04f 38ff 	mov.w	r8, #4294967295
 80080f4:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80080f8:	e7d4      	b.n	80080a4 <_strtod_l+0x8e4>
 80080fa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80080fc:	ea13 0f08 	tst.w	r3, r8
 8008100:	e7e0      	b.n	80080c4 <_strtod_l+0x904>
 8008102:	f7ff fb3c 	bl	800777e <sulp>
 8008106:	4602      	mov	r2, r0
 8008108:	460b      	mov	r3, r1
 800810a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800810e:	f7f8 f94b 	bl	80003a8 <__aeabi_dsub>
 8008112:	2200      	movs	r2, #0
 8008114:	2300      	movs	r3, #0
 8008116:	4680      	mov	r8, r0
 8008118:	4689      	mov	r9, r1
 800811a:	f7f8 fd65 	bl	8000be8 <__aeabi_dcmpeq>
 800811e:	2800      	cmp	r0, #0
 8008120:	d0c0      	beq.n	80080a4 <_strtod_l+0x8e4>
 8008122:	e602      	b.n	8007d2a <_strtod_l+0x56a>
 8008124:	4658      	mov	r0, fp
 8008126:	9904      	ldr	r1, [sp, #16]
 8008128:	f002 f864 	bl	800a1f4 <__ratio>
 800812c:	2200      	movs	r2, #0
 800812e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008132:	4606      	mov	r6, r0
 8008134:	460f      	mov	r7, r1
 8008136:	f7f8 fd6b 	bl	8000c10 <__aeabi_dcmple>
 800813a:	2800      	cmp	r0, #0
 800813c:	d075      	beq.n	800822a <_strtod_l+0xa6a>
 800813e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008140:	2b00      	cmp	r3, #0
 8008142:	d047      	beq.n	80081d4 <_strtod_l+0xa14>
 8008144:	2600      	movs	r6, #0
 8008146:	4f65      	ldr	r7, [pc, #404]	; (80082dc <_strtod_l+0xb1c>)
 8008148:	4d64      	ldr	r5, [pc, #400]	; (80082dc <_strtod_l+0xb1c>)
 800814a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800814c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008150:	0d1b      	lsrs	r3, r3, #20
 8008152:	051b      	lsls	r3, r3, #20
 8008154:	930f      	str	r3, [sp, #60]	; 0x3c
 8008156:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008158:	4b61      	ldr	r3, [pc, #388]	; (80082e0 <_strtod_l+0xb20>)
 800815a:	429a      	cmp	r2, r3
 800815c:	f040 80c8 	bne.w	80082f0 <_strtod_l+0xb30>
 8008160:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008164:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8008168:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800816a:	4640      	mov	r0, r8
 800816c:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8008170:	4649      	mov	r1, r9
 8008172:	f001 ff69 	bl	800a048 <__ulp>
 8008176:	4602      	mov	r2, r0
 8008178:	460b      	mov	r3, r1
 800817a:	4630      	mov	r0, r6
 800817c:	4639      	mov	r1, r7
 800817e:	f7f8 facb 	bl	8000718 <__aeabi_dmul>
 8008182:	4642      	mov	r2, r8
 8008184:	464b      	mov	r3, r9
 8008186:	f7f8 f911 	bl	80003ac <__adddf3>
 800818a:	460b      	mov	r3, r1
 800818c:	4951      	ldr	r1, [pc, #324]	; (80082d4 <_strtod_l+0xb14>)
 800818e:	4a55      	ldr	r2, [pc, #340]	; (80082e4 <_strtod_l+0xb24>)
 8008190:	4019      	ands	r1, r3
 8008192:	4291      	cmp	r1, r2
 8008194:	4680      	mov	r8, r0
 8008196:	d95e      	bls.n	8008256 <_strtod_l+0xa96>
 8008198:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800819a:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800819e:	4293      	cmp	r3, r2
 80081a0:	d103      	bne.n	80081aa <_strtod_l+0x9ea>
 80081a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80081a4:	3301      	adds	r3, #1
 80081a6:	f43f ad4e 	beq.w	8007c46 <_strtod_l+0x486>
 80081aa:	f04f 38ff 	mov.w	r8, #4294967295
 80081ae:	f8df 9128 	ldr.w	r9, [pc, #296]	; 80082d8 <_strtod_l+0xb18>
 80081b2:	4650      	mov	r0, sl
 80081b4:	991c      	ldr	r1, [sp, #112]	; 0x70
 80081b6:	f001 fc17 	bl	80099e8 <_Bfree>
 80081ba:	4650      	mov	r0, sl
 80081bc:	9906      	ldr	r1, [sp, #24]
 80081be:	f001 fc13 	bl	80099e8 <_Bfree>
 80081c2:	4650      	mov	r0, sl
 80081c4:	9904      	ldr	r1, [sp, #16]
 80081c6:	f001 fc0f 	bl	80099e8 <_Bfree>
 80081ca:	4659      	mov	r1, fp
 80081cc:	4650      	mov	r0, sl
 80081ce:	f001 fc0b 	bl	80099e8 <_Bfree>
 80081d2:	e61c      	b.n	8007e0e <_strtod_l+0x64e>
 80081d4:	f1b8 0f00 	cmp.w	r8, #0
 80081d8:	d119      	bne.n	800820e <_strtod_l+0xa4e>
 80081da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80081e0:	b9e3      	cbnz	r3, 800821c <_strtod_l+0xa5c>
 80081e2:	2200      	movs	r2, #0
 80081e4:	4630      	mov	r0, r6
 80081e6:	4639      	mov	r1, r7
 80081e8:	4b3c      	ldr	r3, [pc, #240]	; (80082dc <_strtod_l+0xb1c>)
 80081ea:	f7f8 fd07 	bl	8000bfc <__aeabi_dcmplt>
 80081ee:	b9c8      	cbnz	r0, 8008224 <_strtod_l+0xa64>
 80081f0:	2200      	movs	r2, #0
 80081f2:	4630      	mov	r0, r6
 80081f4:	4639      	mov	r1, r7
 80081f6:	4b3c      	ldr	r3, [pc, #240]	; (80082e8 <_strtod_l+0xb28>)
 80081f8:	f7f8 fa8e 	bl	8000718 <__aeabi_dmul>
 80081fc:	4604      	mov	r4, r0
 80081fe:	460d      	mov	r5, r1
 8008200:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8008204:	9418      	str	r4, [sp, #96]	; 0x60
 8008206:	9319      	str	r3, [sp, #100]	; 0x64
 8008208:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 800820c:	e79d      	b.n	800814a <_strtod_l+0x98a>
 800820e:	f1b8 0f01 	cmp.w	r8, #1
 8008212:	d103      	bne.n	800821c <_strtod_l+0xa5c>
 8008214:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008216:	2b00      	cmp	r3, #0
 8008218:	f43f ad87 	beq.w	8007d2a <_strtod_l+0x56a>
 800821c:	2600      	movs	r6, #0
 800821e:	2400      	movs	r4, #0
 8008220:	4f32      	ldr	r7, [pc, #200]	; (80082ec <_strtod_l+0xb2c>)
 8008222:	e791      	b.n	8008148 <_strtod_l+0x988>
 8008224:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8008226:	4d30      	ldr	r5, [pc, #192]	; (80082e8 <_strtod_l+0xb28>)
 8008228:	e7ea      	b.n	8008200 <_strtod_l+0xa40>
 800822a:	4b2f      	ldr	r3, [pc, #188]	; (80082e8 <_strtod_l+0xb28>)
 800822c:	2200      	movs	r2, #0
 800822e:	4630      	mov	r0, r6
 8008230:	4639      	mov	r1, r7
 8008232:	f7f8 fa71 	bl	8000718 <__aeabi_dmul>
 8008236:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008238:	4604      	mov	r4, r0
 800823a:	460d      	mov	r5, r1
 800823c:	b933      	cbnz	r3, 800824c <_strtod_l+0xa8c>
 800823e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008242:	9010      	str	r0, [sp, #64]	; 0x40
 8008244:	9311      	str	r3, [sp, #68]	; 0x44
 8008246:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800824a:	e77e      	b.n	800814a <_strtod_l+0x98a>
 800824c:	4602      	mov	r2, r0
 800824e:	460b      	mov	r3, r1
 8008250:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8008254:	e7f7      	b.n	8008246 <_strtod_l+0xa86>
 8008256:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800825a:	9b05      	ldr	r3, [sp, #20]
 800825c:	2b00      	cmp	r3, #0
 800825e:	d1a8      	bne.n	80081b2 <_strtod_l+0x9f2>
 8008260:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008264:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008266:	0d1b      	lsrs	r3, r3, #20
 8008268:	051b      	lsls	r3, r3, #20
 800826a:	429a      	cmp	r2, r3
 800826c:	d1a1      	bne.n	80081b2 <_strtod_l+0x9f2>
 800826e:	4620      	mov	r0, r4
 8008270:	4629      	mov	r1, r5
 8008272:	f7f8 ff35 	bl	80010e0 <__aeabi_d2lz>
 8008276:	f7f8 fa21 	bl	80006bc <__aeabi_l2d>
 800827a:	4602      	mov	r2, r0
 800827c:	460b      	mov	r3, r1
 800827e:	4620      	mov	r0, r4
 8008280:	4629      	mov	r1, r5
 8008282:	f7f8 f891 	bl	80003a8 <__aeabi_dsub>
 8008286:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008288:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800828c:	ea43 0308 	orr.w	r3, r3, r8
 8008290:	4313      	orrs	r3, r2
 8008292:	4604      	mov	r4, r0
 8008294:	460d      	mov	r5, r1
 8008296:	d066      	beq.n	8008366 <_strtod_l+0xba6>
 8008298:	a309      	add	r3, pc, #36	; (adr r3, 80082c0 <_strtod_l+0xb00>)
 800829a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800829e:	f7f8 fcad 	bl	8000bfc <__aeabi_dcmplt>
 80082a2:	2800      	cmp	r0, #0
 80082a4:	f47f acda 	bne.w	8007c5c <_strtod_l+0x49c>
 80082a8:	a307      	add	r3, pc, #28	; (adr r3, 80082c8 <_strtod_l+0xb08>)
 80082aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082ae:	4620      	mov	r0, r4
 80082b0:	4629      	mov	r1, r5
 80082b2:	f7f8 fcc1 	bl	8000c38 <__aeabi_dcmpgt>
 80082b6:	2800      	cmp	r0, #0
 80082b8:	f43f af7b 	beq.w	80081b2 <_strtod_l+0x9f2>
 80082bc:	e4ce      	b.n	8007c5c <_strtod_l+0x49c>
 80082be:	bf00      	nop
 80082c0:	94a03595 	.word	0x94a03595
 80082c4:	3fdfffff 	.word	0x3fdfffff
 80082c8:	35afe535 	.word	0x35afe535
 80082cc:	3fe00000 	.word	0x3fe00000
 80082d0:	000fffff 	.word	0x000fffff
 80082d4:	7ff00000 	.word	0x7ff00000
 80082d8:	7fefffff 	.word	0x7fefffff
 80082dc:	3ff00000 	.word	0x3ff00000
 80082e0:	7fe00000 	.word	0x7fe00000
 80082e4:	7c9fffff 	.word	0x7c9fffff
 80082e8:	3fe00000 	.word	0x3fe00000
 80082ec:	bff00000 	.word	0xbff00000
 80082f0:	9b05      	ldr	r3, [sp, #20]
 80082f2:	b313      	cbz	r3, 800833a <_strtod_l+0xb7a>
 80082f4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80082f6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80082fa:	d81e      	bhi.n	800833a <_strtod_l+0xb7a>
 80082fc:	a326      	add	r3, pc, #152	; (adr r3, 8008398 <_strtod_l+0xbd8>)
 80082fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008302:	4620      	mov	r0, r4
 8008304:	4629      	mov	r1, r5
 8008306:	f7f8 fc83 	bl	8000c10 <__aeabi_dcmple>
 800830a:	b190      	cbz	r0, 8008332 <_strtod_l+0xb72>
 800830c:	4629      	mov	r1, r5
 800830e:	4620      	mov	r0, r4
 8008310:	f7f8 fcda 	bl	8000cc8 <__aeabi_d2uiz>
 8008314:	2801      	cmp	r0, #1
 8008316:	bf38      	it	cc
 8008318:	2001      	movcc	r0, #1
 800831a:	f7f8 f983 	bl	8000624 <__aeabi_ui2d>
 800831e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008320:	4604      	mov	r4, r0
 8008322:	460d      	mov	r5, r1
 8008324:	b9d3      	cbnz	r3, 800835c <_strtod_l+0xb9c>
 8008326:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800832a:	9012      	str	r0, [sp, #72]	; 0x48
 800832c:	9313      	str	r3, [sp, #76]	; 0x4c
 800832e:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8008332:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008334:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8008338:	1a9f      	subs	r7, r3, r2
 800833a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800833e:	f001 fe83 	bl	800a048 <__ulp>
 8008342:	4602      	mov	r2, r0
 8008344:	460b      	mov	r3, r1
 8008346:	4630      	mov	r0, r6
 8008348:	4639      	mov	r1, r7
 800834a:	f7f8 f9e5 	bl	8000718 <__aeabi_dmul>
 800834e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008352:	f7f8 f82b 	bl	80003ac <__adddf3>
 8008356:	4680      	mov	r8, r0
 8008358:	4689      	mov	r9, r1
 800835a:	e77e      	b.n	800825a <_strtod_l+0xa9a>
 800835c:	4602      	mov	r2, r0
 800835e:	460b      	mov	r3, r1
 8008360:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8008364:	e7e3      	b.n	800832e <_strtod_l+0xb6e>
 8008366:	a30e      	add	r3, pc, #56	; (adr r3, 80083a0 <_strtod_l+0xbe0>)
 8008368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800836c:	f7f8 fc46 	bl	8000bfc <__aeabi_dcmplt>
 8008370:	e7a1      	b.n	80082b6 <_strtod_l+0xaf6>
 8008372:	2300      	movs	r3, #0
 8008374:	930c      	str	r3, [sp, #48]	; 0x30
 8008376:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008378:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800837a:	6013      	str	r3, [r2, #0]
 800837c:	f7ff ba65 	b.w	800784a <_strtod_l+0x8a>
 8008380:	2b65      	cmp	r3, #101	; 0x65
 8008382:	f43f ab5c 	beq.w	8007a3e <_strtod_l+0x27e>
 8008386:	2b45      	cmp	r3, #69	; 0x45
 8008388:	f43f ab59 	beq.w	8007a3e <_strtod_l+0x27e>
 800838c:	2201      	movs	r2, #1
 800838e:	f7ff bb8d 	b.w	8007aac <_strtod_l+0x2ec>
 8008392:	bf00      	nop
 8008394:	f3af 8000 	nop.w
 8008398:	ffc00000 	.word	0xffc00000
 800839c:	41dfffff 	.word	0x41dfffff
 80083a0:	94a03595 	.word	0x94a03595
 80083a4:	3fcfffff 	.word	0x3fcfffff

080083a8 <_strtod_r>:
 80083a8:	4b01      	ldr	r3, [pc, #4]	; (80083b0 <_strtod_r+0x8>)
 80083aa:	f7ff ba09 	b.w	80077c0 <_strtod_l>
 80083ae:	bf00      	nop
 80083b0:	20000074 	.word	0x20000074

080083b4 <_strtol_l.isra.0>:
 80083b4:	2b01      	cmp	r3, #1
 80083b6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083ba:	4686      	mov	lr, r0
 80083bc:	d001      	beq.n	80083c2 <_strtol_l.isra.0+0xe>
 80083be:	2b24      	cmp	r3, #36	; 0x24
 80083c0:	d906      	bls.n	80083d0 <_strtol_l.isra.0+0x1c>
 80083c2:	f7fe faa5 	bl	8006910 <__errno>
 80083c6:	2316      	movs	r3, #22
 80083c8:	6003      	str	r3, [r0, #0]
 80083ca:	2000      	movs	r0, #0
 80083cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083d0:	468c      	mov	ip, r1
 80083d2:	4e3a      	ldr	r6, [pc, #232]	; (80084bc <_strtol_l.isra.0+0x108>)
 80083d4:	4660      	mov	r0, ip
 80083d6:	f81c 4b01 	ldrb.w	r4, [ip], #1
 80083da:	5da5      	ldrb	r5, [r4, r6]
 80083dc:	f015 0508 	ands.w	r5, r5, #8
 80083e0:	d1f8      	bne.n	80083d4 <_strtol_l.isra.0+0x20>
 80083e2:	2c2d      	cmp	r4, #45	; 0x2d
 80083e4:	d133      	bne.n	800844e <_strtol_l.isra.0+0x9a>
 80083e6:	f04f 0801 	mov.w	r8, #1
 80083ea:	f89c 4000 	ldrb.w	r4, [ip]
 80083ee:	f100 0c02 	add.w	ip, r0, #2
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d05d      	beq.n	80084b2 <_strtol_l.isra.0+0xfe>
 80083f6:	2b10      	cmp	r3, #16
 80083f8:	d10c      	bne.n	8008414 <_strtol_l.isra.0+0x60>
 80083fa:	2c30      	cmp	r4, #48	; 0x30
 80083fc:	d10a      	bne.n	8008414 <_strtol_l.isra.0+0x60>
 80083fe:	f89c 0000 	ldrb.w	r0, [ip]
 8008402:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8008406:	2858      	cmp	r0, #88	; 0x58
 8008408:	d14e      	bne.n	80084a8 <_strtol_l.isra.0+0xf4>
 800840a:	2310      	movs	r3, #16
 800840c:	f89c 4001 	ldrb.w	r4, [ip, #1]
 8008410:	f10c 0c02 	add.w	ip, ip, #2
 8008414:	2500      	movs	r5, #0
 8008416:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
 800841a:	3f01      	subs	r7, #1
 800841c:	fbb7 f9f3 	udiv	r9, r7, r3
 8008420:	4628      	mov	r0, r5
 8008422:	fb03 7a19 	mls	sl, r3, r9, r7
 8008426:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 800842a:	2e09      	cmp	r6, #9
 800842c:	d818      	bhi.n	8008460 <_strtol_l.isra.0+0xac>
 800842e:	4634      	mov	r4, r6
 8008430:	42a3      	cmp	r3, r4
 8008432:	dd24      	ble.n	800847e <_strtol_l.isra.0+0xca>
 8008434:	2d00      	cmp	r5, #0
 8008436:	db1f      	blt.n	8008478 <_strtol_l.isra.0+0xc4>
 8008438:	4581      	cmp	r9, r0
 800843a:	d31d      	bcc.n	8008478 <_strtol_l.isra.0+0xc4>
 800843c:	d101      	bne.n	8008442 <_strtol_l.isra.0+0x8e>
 800843e:	45a2      	cmp	sl, r4
 8008440:	db1a      	blt.n	8008478 <_strtol_l.isra.0+0xc4>
 8008442:	2501      	movs	r5, #1
 8008444:	fb00 4003 	mla	r0, r0, r3, r4
 8008448:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800844c:	e7eb      	b.n	8008426 <_strtol_l.isra.0+0x72>
 800844e:	2c2b      	cmp	r4, #43	; 0x2b
 8008450:	bf08      	it	eq
 8008452:	f89c 4000 	ldrbeq.w	r4, [ip]
 8008456:	46a8      	mov	r8, r5
 8008458:	bf08      	it	eq
 800845a:	f100 0c02 	addeq.w	ip, r0, #2
 800845e:	e7c8      	b.n	80083f2 <_strtol_l.isra.0+0x3e>
 8008460:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 8008464:	2e19      	cmp	r6, #25
 8008466:	d801      	bhi.n	800846c <_strtol_l.isra.0+0xb8>
 8008468:	3c37      	subs	r4, #55	; 0x37
 800846a:	e7e1      	b.n	8008430 <_strtol_l.isra.0+0x7c>
 800846c:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 8008470:	2e19      	cmp	r6, #25
 8008472:	d804      	bhi.n	800847e <_strtol_l.isra.0+0xca>
 8008474:	3c57      	subs	r4, #87	; 0x57
 8008476:	e7db      	b.n	8008430 <_strtol_l.isra.0+0x7c>
 8008478:	f04f 35ff 	mov.w	r5, #4294967295
 800847c:	e7e4      	b.n	8008448 <_strtol_l.isra.0+0x94>
 800847e:	2d00      	cmp	r5, #0
 8008480:	da08      	bge.n	8008494 <_strtol_l.isra.0+0xe0>
 8008482:	2322      	movs	r3, #34	; 0x22
 8008484:	4638      	mov	r0, r7
 8008486:	f8ce 3000 	str.w	r3, [lr]
 800848a:	2a00      	cmp	r2, #0
 800848c:	d09e      	beq.n	80083cc <_strtol_l.isra.0+0x18>
 800848e:	f10c 31ff 	add.w	r1, ip, #4294967295
 8008492:	e007      	b.n	80084a4 <_strtol_l.isra.0+0xf0>
 8008494:	f1b8 0f00 	cmp.w	r8, #0
 8008498:	d000      	beq.n	800849c <_strtol_l.isra.0+0xe8>
 800849a:	4240      	negs	r0, r0
 800849c:	2a00      	cmp	r2, #0
 800849e:	d095      	beq.n	80083cc <_strtol_l.isra.0+0x18>
 80084a0:	2d00      	cmp	r5, #0
 80084a2:	d1f4      	bne.n	800848e <_strtol_l.isra.0+0xda>
 80084a4:	6011      	str	r1, [r2, #0]
 80084a6:	e791      	b.n	80083cc <_strtol_l.isra.0+0x18>
 80084a8:	2430      	movs	r4, #48	; 0x30
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d1b2      	bne.n	8008414 <_strtol_l.isra.0+0x60>
 80084ae:	2308      	movs	r3, #8
 80084b0:	e7b0      	b.n	8008414 <_strtol_l.isra.0+0x60>
 80084b2:	2c30      	cmp	r4, #48	; 0x30
 80084b4:	d0a3      	beq.n	80083fe <_strtol_l.isra.0+0x4a>
 80084b6:	230a      	movs	r3, #10
 80084b8:	e7ac      	b.n	8008414 <_strtol_l.isra.0+0x60>
 80084ba:	bf00      	nop
 80084bc:	0800be51 	.word	0x0800be51

080084c0 <_strtol_r>:
 80084c0:	f7ff bf78 	b.w	80083b4 <_strtol_l.isra.0>

080084c4 <_write_r>:
 80084c4:	b538      	push	{r3, r4, r5, lr}
 80084c6:	4604      	mov	r4, r0
 80084c8:	4608      	mov	r0, r1
 80084ca:	4611      	mov	r1, r2
 80084cc:	2200      	movs	r2, #0
 80084ce:	4d05      	ldr	r5, [pc, #20]	; (80084e4 <_write_r+0x20>)
 80084d0:	602a      	str	r2, [r5, #0]
 80084d2:	461a      	mov	r2, r3
 80084d4:	f7fa fabe 	bl	8002a54 <_write>
 80084d8:	1c43      	adds	r3, r0, #1
 80084da:	d102      	bne.n	80084e2 <_write_r+0x1e>
 80084dc:	682b      	ldr	r3, [r5, #0]
 80084de:	b103      	cbz	r3, 80084e2 <_write_r+0x1e>
 80084e0:	6023      	str	r3, [r4, #0]
 80084e2:	bd38      	pop	{r3, r4, r5, pc}
 80084e4:	20000418 	.word	0x20000418

080084e8 <_close_r>:
 80084e8:	b538      	push	{r3, r4, r5, lr}
 80084ea:	2300      	movs	r3, #0
 80084ec:	4d05      	ldr	r5, [pc, #20]	; (8008504 <_close_r+0x1c>)
 80084ee:	4604      	mov	r4, r0
 80084f0:	4608      	mov	r0, r1
 80084f2:	602b      	str	r3, [r5, #0]
 80084f4:	f7fa faca 	bl	8002a8c <_close>
 80084f8:	1c43      	adds	r3, r0, #1
 80084fa:	d102      	bne.n	8008502 <_close_r+0x1a>
 80084fc:	682b      	ldr	r3, [r5, #0]
 80084fe:	b103      	cbz	r3, 8008502 <_close_r+0x1a>
 8008500:	6023      	str	r3, [r4, #0]
 8008502:	bd38      	pop	{r3, r4, r5, pc}
 8008504:	20000418 	.word	0x20000418

08008508 <quorem>:
 8008508:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800850c:	6903      	ldr	r3, [r0, #16]
 800850e:	690c      	ldr	r4, [r1, #16]
 8008510:	4607      	mov	r7, r0
 8008512:	42a3      	cmp	r3, r4
 8008514:	f2c0 8083 	blt.w	800861e <quorem+0x116>
 8008518:	3c01      	subs	r4, #1
 800851a:	f100 0514 	add.w	r5, r0, #20
 800851e:	f101 0814 	add.w	r8, r1, #20
 8008522:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008526:	9301      	str	r3, [sp, #4]
 8008528:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800852c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008530:	3301      	adds	r3, #1
 8008532:	429a      	cmp	r2, r3
 8008534:	fbb2 f6f3 	udiv	r6, r2, r3
 8008538:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800853c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008540:	d332      	bcc.n	80085a8 <quorem+0xa0>
 8008542:	f04f 0e00 	mov.w	lr, #0
 8008546:	4640      	mov	r0, r8
 8008548:	46ac      	mov	ip, r5
 800854a:	46f2      	mov	sl, lr
 800854c:	f850 2b04 	ldr.w	r2, [r0], #4
 8008550:	b293      	uxth	r3, r2
 8008552:	fb06 e303 	mla	r3, r6, r3, lr
 8008556:	0c12      	lsrs	r2, r2, #16
 8008558:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800855c:	fb06 e202 	mla	r2, r6, r2, lr
 8008560:	b29b      	uxth	r3, r3
 8008562:	ebaa 0303 	sub.w	r3, sl, r3
 8008566:	f8dc a000 	ldr.w	sl, [ip]
 800856a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800856e:	fa1f fa8a 	uxth.w	sl, sl
 8008572:	4453      	add	r3, sl
 8008574:	fa1f fa82 	uxth.w	sl, r2
 8008578:	f8dc 2000 	ldr.w	r2, [ip]
 800857c:	4581      	cmp	r9, r0
 800857e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8008582:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008586:	b29b      	uxth	r3, r3
 8008588:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800858c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008590:	f84c 3b04 	str.w	r3, [ip], #4
 8008594:	d2da      	bcs.n	800854c <quorem+0x44>
 8008596:	f855 300b 	ldr.w	r3, [r5, fp]
 800859a:	b92b      	cbnz	r3, 80085a8 <quorem+0xa0>
 800859c:	9b01      	ldr	r3, [sp, #4]
 800859e:	3b04      	subs	r3, #4
 80085a0:	429d      	cmp	r5, r3
 80085a2:	461a      	mov	r2, r3
 80085a4:	d32f      	bcc.n	8008606 <quorem+0xfe>
 80085a6:	613c      	str	r4, [r7, #16]
 80085a8:	4638      	mov	r0, r7
 80085aa:	f001 fca1 	bl	8009ef0 <__mcmp>
 80085ae:	2800      	cmp	r0, #0
 80085b0:	db25      	blt.n	80085fe <quorem+0xf6>
 80085b2:	4628      	mov	r0, r5
 80085b4:	f04f 0c00 	mov.w	ip, #0
 80085b8:	3601      	adds	r6, #1
 80085ba:	f858 1b04 	ldr.w	r1, [r8], #4
 80085be:	f8d0 e000 	ldr.w	lr, [r0]
 80085c2:	b28b      	uxth	r3, r1
 80085c4:	ebac 0303 	sub.w	r3, ip, r3
 80085c8:	fa1f f28e 	uxth.w	r2, lr
 80085cc:	4413      	add	r3, r2
 80085ce:	0c0a      	lsrs	r2, r1, #16
 80085d0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80085d4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80085d8:	b29b      	uxth	r3, r3
 80085da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80085de:	45c1      	cmp	r9, r8
 80085e0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80085e4:	f840 3b04 	str.w	r3, [r0], #4
 80085e8:	d2e7      	bcs.n	80085ba <quorem+0xb2>
 80085ea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80085ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80085f2:	b922      	cbnz	r2, 80085fe <quorem+0xf6>
 80085f4:	3b04      	subs	r3, #4
 80085f6:	429d      	cmp	r5, r3
 80085f8:	461a      	mov	r2, r3
 80085fa:	d30a      	bcc.n	8008612 <quorem+0x10a>
 80085fc:	613c      	str	r4, [r7, #16]
 80085fe:	4630      	mov	r0, r6
 8008600:	b003      	add	sp, #12
 8008602:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008606:	6812      	ldr	r2, [r2, #0]
 8008608:	3b04      	subs	r3, #4
 800860a:	2a00      	cmp	r2, #0
 800860c:	d1cb      	bne.n	80085a6 <quorem+0x9e>
 800860e:	3c01      	subs	r4, #1
 8008610:	e7c6      	b.n	80085a0 <quorem+0x98>
 8008612:	6812      	ldr	r2, [r2, #0]
 8008614:	3b04      	subs	r3, #4
 8008616:	2a00      	cmp	r2, #0
 8008618:	d1f0      	bne.n	80085fc <quorem+0xf4>
 800861a:	3c01      	subs	r4, #1
 800861c:	e7eb      	b.n	80085f6 <quorem+0xee>
 800861e:	2000      	movs	r0, #0
 8008620:	e7ee      	b.n	8008600 <quorem+0xf8>
 8008622:	0000      	movs	r0, r0
 8008624:	0000      	movs	r0, r0
	...

08008628 <_dtoa_r>:
 8008628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800862c:	4616      	mov	r6, r2
 800862e:	461f      	mov	r7, r3
 8008630:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008632:	b099      	sub	sp, #100	; 0x64
 8008634:	4605      	mov	r5, r0
 8008636:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800863a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800863e:	b974      	cbnz	r4, 800865e <_dtoa_r+0x36>
 8008640:	2010      	movs	r0, #16
 8008642:	f001 f95b 	bl	80098fc <malloc>
 8008646:	4602      	mov	r2, r0
 8008648:	6268      	str	r0, [r5, #36]	; 0x24
 800864a:	b920      	cbnz	r0, 8008656 <_dtoa_r+0x2e>
 800864c:	21ea      	movs	r1, #234	; 0xea
 800864e:	4bae      	ldr	r3, [pc, #696]	; (8008908 <_dtoa_r+0x2e0>)
 8008650:	48ae      	ldr	r0, [pc, #696]	; (800890c <_dtoa_r+0x2e4>)
 8008652:	f002 fca7 	bl	800afa4 <__assert_func>
 8008656:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800865a:	6004      	str	r4, [r0, #0]
 800865c:	60c4      	str	r4, [r0, #12]
 800865e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008660:	6819      	ldr	r1, [r3, #0]
 8008662:	b151      	cbz	r1, 800867a <_dtoa_r+0x52>
 8008664:	685a      	ldr	r2, [r3, #4]
 8008666:	2301      	movs	r3, #1
 8008668:	4093      	lsls	r3, r2
 800866a:	604a      	str	r2, [r1, #4]
 800866c:	608b      	str	r3, [r1, #8]
 800866e:	4628      	mov	r0, r5
 8008670:	f001 f9ba 	bl	80099e8 <_Bfree>
 8008674:	2200      	movs	r2, #0
 8008676:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008678:	601a      	str	r2, [r3, #0]
 800867a:	1e3b      	subs	r3, r7, #0
 800867c:	bfaf      	iteee	ge
 800867e:	2300      	movge	r3, #0
 8008680:	2201      	movlt	r2, #1
 8008682:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008686:	9305      	strlt	r3, [sp, #20]
 8008688:	bfa8      	it	ge
 800868a:	f8c8 3000 	strge.w	r3, [r8]
 800868e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8008692:	4b9f      	ldr	r3, [pc, #636]	; (8008910 <_dtoa_r+0x2e8>)
 8008694:	bfb8      	it	lt
 8008696:	f8c8 2000 	strlt.w	r2, [r8]
 800869a:	ea33 0309 	bics.w	r3, r3, r9
 800869e:	d119      	bne.n	80086d4 <_dtoa_r+0xac>
 80086a0:	f242 730f 	movw	r3, #9999	; 0x270f
 80086a4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80086a6:	6013      	str	r3, [r2, #0]
 80086a8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80086ac:	4333      	orrs	r3, r6
 80086ae:	f000 8580 	beq.w	80091b2 <_dtoa_r+0xb8a>
 80086b2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80086b4:	b953      	cbnz	r3, 80086cc <_dtoa_r+0xa4>
 80086b6:	4b97      	ldr	r3, [pc, #604]	; (8008914 <_dtoa_r+0x2ec>)
 80086b8:	e022      	b.n	8008700 <_dtoa_r+0xd8>
 80086ba:	4b97      	ldr	r3, [pc, #604]	; (8008918 <_dtoa_r+0x2f0>)
 80086bc:	9308      	str	r3, [sp, #32]
 80086be:	3308      	adds	r3, #8
 80086c0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80086c2:	6013      	str	r3, [r2, #0]
 80086c4:	9808      	ldr	r0, [sp, #32]
 80086c6:	b019      	add	sp, #100	; 0x64
 80086c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086cc:	4b91      	ldr	r3, [pc, #580]	; (8008914 <_dtoa_r+0x2ec>)
 80086ce:	9308      	str	r3, [sp, #32]
 80086d0:	3303      	adds	r3, #3
 80086d2:	e7f5      	b.n	80086c0 <_dtoa_r+0x98>
 80086d4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80086d8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80086dc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80086e0:	2200      	movs	r2, #0
 80086e2:	2300      	movs	r3, #0
 80086e4:	f7f8 fa80 	bl	8000be8 <__aeabi_dcmpeq>
 80086e8:	4680      	mov	r8, r0
 80086ea:	b158      	cbz	r0, 8008704 <_dtoa_r+0xdc>
 80086ec:	2301      	movs	r3, #1
 80086ee:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80086f0:	6013      	str	r3, [r2, #0]
 80086f2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	f000 8559 	beq.w	80091ac <_dtoa_r+0xb84>
 80086fa:	4888      	ldr	r0, [pc, #544]	; (800891c <_dtoa_r+0x2f4>)
 80086fc:	6018      	str	r0, [r3, #0]
 80086fe:	1e43      	subs	r3, r0, #1
 8008700:	9308      	str	r3, [sp, #32]
 8008702:	e7df      	b.n	80086c4 <_dtoa_r+0x9c>
 8008704:	ab16      	add	r3, sp, #88	; 0x58
 8008706:	9301      	str	r3, [sp, #4]
 8008708:	ab17      	add	r3, sp, #92	; 0x5c
 800870a:	9300      	str	r3, [sp, #0]
 800870c:	4628      	mov	r0, r5
 800870e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008712:	f001 fd13 	bl	800a13c <__d2b>
 8008716:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800871a:	4682      	mov	sl, r0
 800871c:	2c00      	cmp	r4, #0
 800871e:	d07e      	beq.n	800881e <_dtoa_r+0x1f6>
 8008720:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008724:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008726:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800872a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800872e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8008732:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8008736:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800873a:	2200      	movs	r2, #0
 800873c:	4b78      	ldr	r3, [pc, #480]	; (8008920 <_dtoa_r+0x2f8>)
 800873e:	f7f7 fe33 	bl	80003a8 <__aeabi_dsub>
 8008742:	a36b      	add	r3, pc, #428	; (adr r3, 80088f0 <_dtoa_r+0x2c8>)
 8008744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008748:	f7f7 ffe6 	bl	8000718 <__aeabi_dmul>
 800874c:	a36a      	add	r3, pc, #424	; (adr r3, 80088f8 <_dtoa_r+0x2d0>)
 800874e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008752:	f7f7 fe2b 	bl	80003ac <__adddf3>
 8008756:	4606      	mov	r6, r0
 8008758:	4620      	mov	r0, r4
 800875a:	460f      	mov	r7, r1
 800875c:	f7f7 ff72 	bl	8000644 <__aeabi_i2d>
 8008760:	a367      	add	r3, pc, #412	; (adr r3, 8008900 <_dtoa_r+0x2d8>)
 8008762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008766:	f7f7 ffd7 	bl	8000718 <__aeabi_dmul>
 800876a:	4602      	mov	r2, r0
 800876c:	460b      	mov	r3, r1
 800876e:	4630      	mov	r0, r6
 8008770:	4639      	mov	r1, r7
 8008772:	f7f7 fe1b 	bl	80003ac <__adddf3>
 8008776:	4606      	mov	r6, r0
 8008778:	460f      	mov	r7, r1
 800877a:	f7f8 fa7d 	bl	8000c78 <__aeabi_d2iz>
 800877e:	2200      	movs	r2, #0
 8008780:	4681      	mov	r9, r0
 8008782:	2300      	movs	r3, #0
 8008784:	4630      	mov	r0, r6
 8008786:	4639      	mov	r1, r7
 8008788:	f7f8 fa38 	bl	8000bfc <__aeabi_dcmplt>
 800878c:	b148      	cbz	r0, 80087a2 <_dtoa_r+0x17a>
 800878e:	4648      	mov	r0, r9
 8008790:	f7f7 ff58 	bl	8000644 <__aeabi_i2d>
 8008794:	4632      	mov	r2, r6
 8008796:	463b      	mov	r3, r7
 8008798:	f7f8 fa26 	bl	8000be8 <__aeabi_dcmpeq>
 800879c:	b908      	cbnz	r0, 80087a2 <_dtoa_r+0x17a>
 800879e:	f109 39ff 	add.w	r9, r9, #4294967295
 80087a2:	f1b9 0f16 	cmp.w	r9, #22
 80087a6:	d857      	bhi.n	8008858 <_dtoa_r+0x230>
 80087a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80087ac:	4b5d      	ldr	r3, [pc, #372]	; (8008924 <_dtoa_r+0x2fc>)
 80087ae:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80087b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087b6:	f7f8 fa21 	bl	8000bfc <__aeabi_dcmplt>
 80087ba:	2800      	cmp	r0, #0
 80087bc:	d04e      	beq.n	800885c <_dtoa_r+0x234>
 80087be:	2300      	movs	r3, #0
 80087c0:	f109 39ff 	add.w	r9, r9, #4294967295
 80087c4:	930f      	str	r3, [sp, #60]	; 0x3c
 80087c6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80087c8:	1b1c      	subs	r4, r3, r4
 80087ca:	1e63      	subs	r3, r4, #1
 80087cc:	9309      	str	r3, [sp, #36]	; 0x24
 80087ce:	bf49      	itett	mi
 80087d0:	f1c4 0301 	rsbmi	r3, r4, #1
 80087d4:	2300      	movpl	r3, #0
 80087d6:	9306      	strmi	r3, [sp, #24]
 80087d8:	2300      	movmi	r3, #0
 80087da:	bf54      	ite	pl
 80087dc:	9306      	strpl	r3, [sp, #24]
 80087de:	9309      	strmi	r3, [sp, #36]	; 0x24
 80087e0:	f1b9 0f00 	cmp.w	r9, #0
 80087e4:	db3c      	blt.n	8008860 <_dtoa_r+0x238>
 80087e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087e8:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80087ec:	444b      	add	r3, r9
 80087ee:	9309      	str	r3, [sp, #36]	; 0x24
 80087f0:	2300      	movs	r3, #0
 80087f2:	930a      	str	r3, [sp, #40]	; 0x28
 80087f4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80087f6:	2b09      	cmp	r3, #9
 80087f8:	d86c      	bhi.n	80088d4 <_dtoa_r+0x2ac>
 80087fa:	2b05      	cmp	r3, #5
 80087fc:	bfc4      	itt	gt
 80087fe:	3b04      	subgt	r3, #4
 8008800:	9322      	strgt	r3, [sp, #136]	; 0x88
 8008802:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008804:	bfc8      	it	gt
 8008806:	2400      	movgt	r4, #0
 8008808:	f1a3 0302 	sub.w	r3, r3, #2
 800880c:	bfd8      	it	le
 800880e:	2401      	movle	r4, #1
 8008810:	2b03      	cmp	r3, #3
 8008812:	f200 808b 	bhi.w	800892c <_dtoa_r+0x304>
 8008816:	e8df f003 	tbb	[pc, r3]
 800881a:	4f2d      	.short	0x4f2d
 800881c:	5b4d      	.short	0x5b4d
 800881e:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8008822:	441c      	add	r4, r3
 8008824:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8008828:	2b20      	cmp	r3, #32
 800882a:	bfc3      	ittte	gt
 800882c:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008830:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8008834:	fa09 f303 	lslgt.w	r3, r9, r3
 8008838:	f1c3 0320 	rsble	r3, r3, #32
 800883c:	bfc6      	itte	gt
 800883e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008842:	4318      	orrgt	r0, r3
 8008844:	fa06 f003 	lslle.w	r0, r6, r3
 8008848:	f7f7 feec 	bl	8000624 <__aeabi_ui2d>
 800884c:	2301      	movs	r3, #1
 800884e:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8008852:	3c01      	subs	r4, #1
 8008854:	9313      	str	r3, [sp, #76]	; 0x4c
 8008856:	e770      	b.n	800873a <_dtoa_r+0x112>
 8008858:	2301      	movs	r3, #1
 800885a:	e7b3      	b.n	80087c4 <_dtoa_r+0x19c>
 800885c:	900f      	str	r0, [sp, #60]	; 0x3c
 800885e:	e7b2      	b.n	80087c6 <_dtoa_r+0x19e>
 8008860:	9b06      	ldr	r3, [sp, #24]
 8008862:	eba3 0309 	sub.w	r3, r3, r9
 8008866:	9306      	str	r3, [sp, #24]
 8008868:	f1c9 0300 	rsb	r3, r9, #0
 800886c:	930a      	str	r3, [sp, #40]	; 0x28
 800886e:	2300      	movs	r3, #0
 8008870:	930e      	str	r3, [sp, #56]	; 0x38
 8008872:	e7bf      	b.n	80087f4 <_dtoa_r+0x1cc>
 8008874:	2300      	movs	r3, #0
 8008876:	930b      	str	r3, [sp, #44]	; 0x2c
 8008878:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800887a:	2b00      	cmp	r3, #0
 800887c:	dc59      	bgt.n	8008932 <_dtoa_r+0x30a>
 800887e:	f04f 0b01 	mov.w	fp, #1
 8008882:	465b      	mov	r3, fp
 8008884:	f8cd b008 	str.w	fp, [sp, #8]
 8008888:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800888c:	2200      	movs	r2, #0
 800888e:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8008890:	6042      	str	r2, [r0, #4]
 8008892:	2204      	movs	r2, #4
 8008894:	f102 0614 	add.w	r6, r2, #20
 8008898:	429e      	cmp	r6, r3
 800889a:	6841      	ldr	r1, [r0, #4]
 800889c:	d94f      	bls.n	800893e <_dtoa_r+0x316>
 800889e:	4628      	mov	r0, r5
 80088a0:	f001 f862 	bl	8009968 <_Balloc>
 80088a4:	9008      	str	r0, [sp, #32]
 80088a6:	2800      	cmp	r0, #0
 80088a8:	d14d      	bne.n	8008946 <_dtoa_r+0x31e>
 80088aa:	4602      	mov	r2, r0
 80088ac:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80088b0:	4b1d      	ldr	r3, [pc, #116]	; (8008928 <_dtoa_r+0x300>)
 80088b2:	e6cd      	b.n	8008650 <_dtoa_r+0x28>
 80088b4:	2301      	movs	r3, #1
 80088b6:	e7de      	b.n	8008876 <_dtoa_r+0x24e>
 80088b8:	2300      	movs	r3, #0
 80088ba:	930b      	str	r3, [sp, #44]	; 0x2c
 80088bc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80088be:	eb09 0b03 	add.w	fp, r9, r3
 80088c2:	f10b 0301 	add.w	r3, fp, #1
 80088c6:	2b01      	cmp	r3, #1
 80088c8:	9302      	str	r3, [sp, #8]
 80088ca:	bfb8      	it	lt
 80088cc:	2301      	movlt	r3, #1
 80088ce:	e7dd      	b.n	800888c <_dtoa_r+0x264>
 80088d0:	2301      	movs	r3, #1
 80088d2:	e7f2      	b.n	80088ba <_dtoa_r+0x292>
 80088d4:	2401      	movs	r4, #1
 80088d6:	2300      	movs	r3, #0
 80088d8:	940b      	str	r4, [sp, #44]	; 0x2c
 80088da:	9322      	str	r3, [sp, #136]	; 0x88
 80088dc:	f04f 3bff 	mov.w	fp, #4294967295
 80088e0:	2200      	movs	r2, #0
 80088e2:	2312      	movs	r3, #18
 80088e4:	f8cd b008 	str.w	fp, [sp, #8]
 80088e8:	9223      	str	r2, [sp, #140]	; 0x8c
 80088ea:	e7cf      	b.n	800888c <_dtoa_r+0x264>
 80088ec:	f3af 8000 	nop.w
 80088f0:	636f4361 	.word	0x636f4361
 80088f4:	3fd287a7 	.word	0x3fd287a7
 80088f8:	8b60c8b3 	.word	0x8b60c8b3
 80088fc:	3fc68a28 	.word	0x3fc68a28
 8008900:	509f79fb 	.word	0x509f79fb
 8008904:	3fd34413 	.word	0x3fd34413
 8008908:	0800bf5e 	.word	0x0800bf5e
 800890c:	0800bf75 	.word	0x0800bf75
 8008910:	7ff00000 	.word	0x7ff00000
 8008914:	0800bf5a 	.word	0x0800bf5a
 8008918:	0800bf51 	.word	0x0800bf51
 800891c:	0800c1da 	.word	0x0800c1da
 8008920:	3ff80000 	.word	0x3ff80000
 8008924:	0800c0f0 	.word	0x0800c0f0
 8008928:	0800bfd4 	.word	0x0800bfd4
 800892c:	2301      	movs	r3, #1
 800892e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008930:	e7d4      	b.n	80088dc <_dtoa_r+0x2b4>
 8008932:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8008936:	465b      	mov	r3, fp
 8008938:	f8cd b008 	str.w	fp, [sp, #8]
 800893c:	e7a6      	b.n	800888c <_dtoa_r+0x264>
 800893e:	3101      	adds	r1, #1
 8008940:	6041      	str	r1, [r0, #4]
 8008942:	0052      	lsls	r2, r2, #1
 8008944:	e7a6      	b.n	8008894 <_dtoa_r+0x26c>
 8008946:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008948:	9a08      	ldr	r2, [sp, #32]
 800894a:	601a      	str	r2, [r3, #0]
 800894c:	9b02      	ldr	r3, [sp, #8]
 800894e:	2b0e      	cmp	r3, #14
 8008950:	f200 80a8 	bhi.w	8008aa4 <_dtoa_r+0x47c>
 8008954:	2c00      	cmp	r4, #0
 8008956:	f000 80a5 	beq.w	8008aa4 <_dtoa_r+0x47c>
 800895a:	f1b9 0f00 	cmp.w	r9, #0
 800895e:	dd34      	ble.n	80089ca <_dtoa_r+0x3a2>
 8008960:	4a9a      	ldr	r2, [pc, #616]	; (8008bcc <_dtoa_r+0x5a4>)
 8008962:	f009 030f 	and.w	r3, r9, #15
 8008966:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800896a:	f419 7f80 	tst.w	r9, #256	; 0x100
 800896e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008972:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8008976:	ea4f 1429 	mov.w	r4, r9, asr #4
 800897a:	d016      	beq.n	80089aa <_dtoa_r+0x382>
 800897c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008980:	4b93      	ldr	r3, [pc, #588]	; (8008bd0 <_dtoa_r+0x5a8>)
 8008982:	2703      	movs	r7, #3
 8008984:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008988:	f7f7 fff0 	bl	800096c <__aeabi_ddiv>
 800898c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008990:	f004 040f 	and.w	r4, r4, #15
 8008994:	4e8e      	ldr	r6, [pc, #568]	; (8008bd0 <_dtoa_r+0x5a8>)
 8008996:	b954      	cbnz	r4, 80089ae <_dtoa_r+0x386>
 8008998:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800899c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80089a0:	f7f7 ffe4 	bl	800096c <__aeabi_ddiv>
 80089a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80089a8:	e029      	b.n	80089fe <_dtoa_r+0x3d6>
 80089aa:	2702      	movs	r7, #2
 80089ac:	e7f2      	b.n	8008994 <_dtoa_r+0x36c>
 80089ae:	07e1      	lsls	r1, r4, #31
 80089b0:	d508      	bpl.n	80089c4 <_dtoa_r+0x39c>
 80089b2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80089b6:	e9d6 2300 	ldrd	r2, r3, [r6]
 80089ba:	f7f7 fead 	bl	8000718 <__aeabi_dmul>
 80089be:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80089c2:	3701      	adds	r7, #1
 80089c4:	1064      	asrs	r4, r4, #1
 80089c6:	3608      	adds	r6, #8
 80089c8:	e7e5      	b.n	8008996 <_dtoa_r+0x36e>
 80089ca:	f000 80a5 	beq.w	8008b18 <_dtoa_r+0x4f0>
 80089ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80089d2:	f1c9 0400 	rsb	r4, r9, #0
 80089d6:	4b7d      	ldr	r3, [pc, #500]	; (8008bcc <_dtoa_r+0x5a4>)
 80089d8:	f004 020f 	and.w	r2, r4, #15
 80089dc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80089e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089e4:	f7f7 fe98 	bl	8000718 <__aeabi_dmul>
 80089e8:	2702      	movs	r7, #2
 80089ea:	2300      	movs	r3, #0
 80089ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80089f0:	4e77      	ldr	r6, [pc, #476]	; (8008bd0 <_dtoa_r+0x5a8>)
 80089f2:	1124      	asrs	r4, r4, #4
 80089f4:	2c00      	cmp	r4, #0
 80089f6:	f040 8084 	bne.w	8008b02 <_dtoa_r+0x4da>
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d1d2      	bne.n	80089a4 <_dtoa_r+0x37c>
 80089fe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	f000 808b 	beq.w	8008b1c <_dtoa_r+0x4f4>
 8008a06:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8008a0a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8008a0e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008a12:	2200      	movs	r2, #0
 8008a14:	4b6f      	ldr	r3, [pc, #444]	; (8008bd4 <_dtoa_r+0x5ac>)
 8008a16:	f7f8 f8f1 	bl	8000bfc <__aeabi_dcmplt>
 8008a1a:	2800      	cmp	r0, #0
 8008a1c:	d07e      	beq.n	8008b1c <_dtoa_r+0x4f4>
 8008a1e:	9b02      	ldr	r3, [sp, #8]
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d07b      	beq.n	8008b1c <_dtoa_r+0x4f4>
 8008a24:	f1bb 0f00 	cmp.w	fp, #0
 8008a28:	dd38      	ble.n	8008a9c <_dtoa_r+0x474>
 8008a2a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008a2e:	2200      	movs	r2, #0
 8008a30:	4b69      	ldr	r3, [pc, #420]	; (8008bd8 <_dtoa_r+0x5b0>)
 8008a32:	f7f7 fe71 	bl	8000718 <__aeabi_dmul>
 8008a36:	465c      	mov	r4, fp
 8008a38:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008a3c:	f109 38ff 	add.w	r8, r9, #4294967295
 8008a40:	3701      	adds	r7, #1
 8008a42:	4638      	mov	r0, r7
 8008a44:	f7f7 fdfe 	bl	8000644 <__aeabi_i2d>
 8008a48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008a4c:	f7f7 fe64 	bl	8000718 <__aeabi_dmul>
 8008a50:	2200      	movs	r2, #0
 8008a52:	4b62      	ldr	r3, [pc, #392]	; (8008bdc <_dtoa_r+0x5b4>)
 8008a54:	f7f7 fcaa 	bl	80003ac <__adddf3>
 8008a58:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8008a5c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008a60:	9611      	str	r6, [sp, #68]	; 0x44
 8008a62:	2c00      	cmp	r4, #0
 8008a64:	d15d      	bne.n	8008b22 <_dtoa_r+0x4fa>
 8008a66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	4b5c      	ldr	r3, [pc, #368]	; (8008be0 <_dtoa_r+0x5b8>)
 8008a6e:	f7f7 fc9b 	bl	80003a8 <__aeabi_dsub>
 8008a72:	4602      	mov	r2, r0
 8008a74:	460b      	mov	r3, r1
 8008a76:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008a7a:	4633      	mov	r3, r6
 8008a7c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008a7e:	f7f8 f8db 	bl	8000c38 <__aeabi_dcmpgt>
 8008a82:	2800      	cmp	r0, #0
 8008a84:	f040 829e 	bne.w	8008fc4 <_dtoa_r+0x99c>
 8008a88:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008a8c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008a8e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008a92:	f7f8 f8b3 	bl	8000bfc <__aeabi_dcmplt>
 8008a96:	2800      	cmp	r0, #0
 8008a98:	f040 8292 	bne.w	8008fc0 <_dtoa_r+0x998>
 8008a9c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8008aa0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008aa4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	f2c0 8153 	blt.w	8008d52 <_dtoa_r+0x72a>
 8008aac:	f1b9 0f0e 	cmp.w	r9, #14
 8008ab0:	f300 814f 	bgt.w	8008d52 <_dtoa_r+0x72a>
 8008ab4:	4b45      	ldr	r3, [pc, #276]	; (8008bcc <_dtoa_r+0x5a4>)
 8008ab6:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8008aba:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008abe:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8008ac2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	f280 80db 	bge.w	8008c80 <_dtoa_r+0x658>
 8008aca:	9b02      	ldr	r3, [sp, #8]
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	f300 80d7 	bgt.w	8008c80 <_dtoa_r+0x658>
 8008ad2:	f040 8274 	bne.w	8008fbe <_dtoa_r+0x996>
 8008ad6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008ada:	2200      	movs	r2, #0
 8008adc:	4b40      	ldr	r3, [pc, #256]	; (8008be0 <_dtoa_r+0x5b8>)
 8008ade:	f7f7 fe1b 	bl	8000718 <__aeabi_dmul>
 8008ae2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008ae6:	f7f8 f89d 	bl	8000c24 <__aeabi_dcmpge>
 8008aea:	9c02      	ldr	r4, [sp, #8]
 8008aec:	4626      	mov	r6, r4
 8008aee:	2800      	cmp	r0, #0
 8008af0:	f040 824a 	bne.w	8008f88 <_dtoa_r+0x960>
 8008af4:	2331      	movs	r3, #49	; 0x31
 8008af6:	9f08      	ldr	r7, [sp, #32]
 8008af8:	f109 0901 	add.w	r9, r9, #1
 8008afc:	f807 3b01 	strb.w	r3, [r7], #1
 8008b00:	e246      	b.n	8008f90 <_dtoa_r+0x968>
 8008b02:	07e2      	lsls	r2, r4, #31
 8008b04:	d505      	bpl.n	8008b12 <_dtoa_r+0x4ea>
 8008b06:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008b0a:	f7f7 fe05 	bl	8000718 <__aeabi_dmul>
 8008b0e:	2301      	movs	r3, #1
 8008b10:	3701      	adds	r7, #1
 8008b12:	1064      	asrs	r4, r4, #1
 8008b14:	3608      	adds	r6, #8
 8008b16:	e76d      	b.n	80089f4 <_dtoa_r+0x3cc>
 8008b18:	2702      	movs	r7, #2
 8008b1a:	e770      	b.n	80089fe <_dtoa_r+0x3d6>
 8008b1c:	46c8      	mov	r8, r9
 8008b1e:	9c02      	ldr	r4, [sp, #8]
 8008b20:	e78f      	b.n	8008a42 <_dtoa_r+0x41a>
 8008b22:	9908      	ldr	r1, [sp, #32]
 8008b24:	4b29      	ldr	r3, [pc, #164]	; (8008bcc <_dtoa_r+0x5a4>)
 8008b26:	4421      	add	r1, r4
 8008b28:	9112      	str	r1, [sp, #72]	; 0x48
 8008b2a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008b2c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008b30:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8008b34:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008b38:	2900      	cmp	r1, #0
 8008b3a:	d055      	beq.n	8008be8 <_dtoa_r+0x5c0>
 8008b3c:	2000      	movs	r0, #0
 8008b3e:	4929      	ldr	r1, [pc, #164]	; (8008be4 <_dtoa_r+0x5bc>)
 8008b40:	f7f7 ff14 	bl	800096c <__aeabi_ddiv>
 8008b44:	463b      	mov	r3, r7
 8008b46:	4632      	mov	r2, r6
 8008b48:	f7f7 fc2e 	bl	80003a8 <__aeabi_dsub>
 8008b4c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008b50:	9f08      	ldr	r7, [sp, #32]
 8008b52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008b56:	f7f8 f88f 	bl	8000c78 <__aeabi_d2iz>
 8008b5a:	4604      	mov	r4, r0
 8008b5c:	f7f7 fd72 	bl	8000644 <__aeabi_i2d>
 8008b60:	4602      	mov	r2, r0
 8008b62:	460b      	mov	r3, r1
 8008b64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008b68:	f7f7 fc1e 	bl	80003a8 <__aeabi_dsub>
 8008b6c:	4602      	mov	r2, r0
 8008b6e:	460b      	mov	r3, r1
 8008b70:	3430      	adds	r4, #48	; 0x30
 8008b72:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008b76:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008b7a:	f807 4b01 	strb.w	r4, [r7], #1
 8008b7e:	f7f8 f83d 	bl	8000bfc <__aeabi_dcmplt>
 8008b82:	2800      	cmp	r0, #0
 8008b84:	d174      	bne.n	8008c70 <_dtoa_r+0x648>
 8008b86:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008b8a:	2000      	movs	r0, #0
 8008b8c:	4911      	ldr	r1, [pc, #68]	; (8008bd4 <_dtoa_r+0x5ac>)
 8008b8e:	f7f7 fc0b 	bl	80003a8 <__aeabi_dsub>
 8008b92:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008b96:	f7f8 f831 	bl	8000bfc <__aeabi_dcmplt>
 8008b9a:	2800      	cmp	r0, #0
 8008b9c:	f040 80b6 	bne.w	8008d0c <_dtoa_r+0x6e4>
 8008ba0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008ba2:	429f      	cmp	r7, r3
 8008ba4:	f43f af7a 	beq.w	8008a9c <_dtoa_r+0x474>
 8008ba8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008bac:	2200      	movs	r2, #0
 8008bae:	4b0a      	ldr	r3, [pc, #40]	; (8008bd8 <_dtoa_r+0x5b0>)
 8008bb0:	f7f7 fdb2 	bl	8000718 <__aeabi_dmul>
 8008bb4:	2200      	movs	r2, #0
 8008bb6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008bba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008bbe:	4b06      	ldr	r3, [pc, #24]	; (8008bd8 <_dtoa_r+0x5b0>)
 8008bc0:	f7f7 fdaa 	bl	8000718 <__aeabi_dmul>
 8008bc4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008bc8:	e7c3      	b.n	8008b52 <_dtoa_r+0x52a>
 8008bca:	bf00      	nop
 8008bcc:	0800c0f0 	.word	0x0800c0f0
 8008bd0:	0800c0c8 	.word	0x0800c0c8
 8008bd4:	3ff00000 	.word	0x3ff00000
 8008bd8:	40240000 	.word	0x40240000
 8008bdc:	401c0000 	.word	0x401c0000
 8008be0:	40140000 	.word	0x40140000
 8008be4:	3fe00000 	.word	0x3fe00000
 8008be8:	4630      	mov	r0, r6
 8008bea:	4639      	mov	r1, r7
 8008bec:	f7f7 fd94 	bl	8000718 <__aeabi_dmul>
 8008bf0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008bf2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008bf6:	9c08      	ldr	r4, [sp, #32]
 8008bf8:	9314      	str	r3, [sp, #80]	; 0x50
 8008bfa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008bfe:	f7f8 f83b 	bl	8000c78 <__aeabi_d2iz>
 8008c02:	9015      	str	r0, [sp, #84]	; 0x54
 8008c04:	f7f7 fd1e 	bl	8000644 <__aeabi_i2d>
 8008c08:	4602      	mov	r2, r0
 8008c0a:	460b      	mov	r3, r1
 8008c0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c10:	f7f7 fbca 	bl	80003a8 <__aeabi_dsub>
 8008c14:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008c16:	4606      	mov	r6, r0
 8008c18:	3330      	adds	r3, #48	; 0x30
 8008c1a:	f804 3b01 	strb.w	r3, [r4], #1
 8008c1e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008c20:	460f      	mov	r7, r1
 8008c22:	429c      	cmp	r4, r3
 8008c24:	f04f 0200 	mov.w	r2, #0
 8008c28:	d124      	bne.n	8008c74 <_dtoa_r+0x64c>
 8008c2a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008c2e:	4bb3      	ldr	r3, [pc, #716]	; (8008efc <_dtoa_r+0x8d4>)
 8008c30:	f7f7 fbbc 	bl	80003ac <__adddf3>
 8008c34:	4602      	mov	r2, r0
 8008c36:	460b      	mov	r3, r1
 8008c38:	4630      	mov	r0, r6
 8008c3a:	4639      	mov	r1, r7
 8008c3c:	f7f7 fffc 	bl	8000c38 <__aeabi_dcmpgt>
 8008c40:	2800      	cmp	r0, #0
 8008c42:	d162      	bne.n	8008d0a <_dtoa_r+0x6e2>
 8008c44:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008c48:	2000      	movs	r0, #0
 8008c4a:	49ac      	ldr	r1, [pc, #688]	; (8008efc <_dtoa_r+0x8d4>)
 8008c4c:	f7f7 fbac 	bl	80003a8 <__aeabi_dsub>
 8008c50:	4602      	mov	r2, r0
 8008c52:	460b      	mov	r3, r1
 8008c54:	4630      	mov	r0, r6
 8008c56:	4639      	mov	r1, r7
 8008c58:	f7f7 ffd0 	bl	8000bfc <__aeabi_dcmplt>
 8008c5c:	2800      	cmp	r0, #0
 8008c5e:	f43f af1d 	beq.w	8008a9c <_dtoa_r+0x474>
 8008c62:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8008c64:	1e7b      	subs	r3, r7, #1
 8008c66:	9314      	str	r3, [sp, #80]	; 0x50
 8008c68:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8008c6c:	2b30      	cmp	r3, #48	; 0x30
 8008c6e:	d0f8      	beq.n	8008c62 <_dtoa_r+0x63a>
 8008c70:	46c1      	mov	r9, r8
 8008c72:	e03a      	b.n	8008cea <_dtoa_r+0x6c2>
 8008c74:	4ba2      	ldr	r3, [pc, #648]	; (8008f00 <_dtoa_r+0x8d8>)
 8008c76:	f7f7 fd4f 	bl	8000718 <__aeabi_dmul>
 8008c7a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008c7e:	e7bc      	b.n	8008bfa <_dtoa_r+0x5d2>
 8008c80:	9f08      	ldr	r7, [sp, #32]
 8008c82:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008c86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c8a:	f7f7 fe6f 	bl	800096c <__aeabi_ddiv>
 8008c8e:	f7f7 fff3 	bl	8000c78 <__aeabi_d2iz>
 8008c92:	4604      	mov	r4, r0
 8008c94:	f7f7 fcd6 	bl	8000644 <__aeabi_i2d>
 8008c98:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008c9c:	f7f7 fd3c 	bl	8000718 <__aeabi_dmul>
 8008ca0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8008ca4:	460b      	mov	r3, r1
 8008ca6:	4602      	mov	r2, r0
 8008ca8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008cac:	f7f7 fb7c 	bl	80003a8 <__aeabi_dsub>
 8008cb0:	f807 6b01 	strb.w	r6, [r7], #1
 8008cb4:	9e08      	ldr	r6, [sp, #32]
 8008cb6:	9b02      	ldr	r3, [sp, #8]
 8008cb8:	1bbe      	subs	r6, r7, r6
 8008cba:	42b3      	cmp	r3, r6
 8008cbc:	d13a      	bne.n	8008d34 <_dtoa_r+0x70c>
 8008cbe:	4602      	mov	r2, r0
 8008cc0:	460b      	mov	r3, r1
 8008cc2:	f7f7 fb73 	bl	80003ac <__adddf3>
 8008cc6:	4602      	mov	r2, r0
 8008cc8:	460b      	mov	r3, r1
 8008cca:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008cce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008cd2:	f7f7 ffb1 	bl	8000c38 <__aeabi_dcmpgt>
 8008cd6:	bb58      	cbnz	r0, 8008d30 <_dtoa_r+0x708>
 8008cd8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008cdc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ce0:	f7f7 ff82 	bl	8000be8 <__aeabi_dcmpeq>
 8008ce4:	b108      	cbz	r0, 8008cea <_dtoa_r+0x6c2>
 8008ce6:	07e1      	lsls	r1, r4, #31
 8008ce8:	d422      	bmi.n	8008d30 <_dtoa_r+0x708>
 8008cea:	4628      	mov	r0, r5
 8008cec:	4651      	mov	r1, sl
 8008cee:	f000 fe7b 	bl	80099e8 <_Bfree>
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	703b      	strb	r3, [r7, #0]
 8008cf6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008cf8:	f109 0001 	add.w	r0, r9, #1
 8008cfc:	6018      	str	r0, [r3, #0]
 8008cfe:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	f43f acdf 	beq.w	80086c4 <_dtoa_r+0x9c>
 8008d06:	601f      	str	r7, [r3, #0]
 8008d08:	e4dc      	b.n	80086c4 <_dtoa_r+0x9c>
 8008d0a:	4627      	mov	r7, r4
 8008d0c:	463b      	mov	r3, r7
 8008d0e:	461f      	mov	r7, r3
 8008d10:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008d14:	2a39      	cmp	r2, #57	; 0x39
 8008d16:	d107      	bne.n	8008d28 <_dtoa_r+0x700>
 8008d18:	9a08      	ldr	r2, [sp, #32]
 8008d1a:	429a      	cmp	r2, r3
 8008d1c:	d1f7      	bne.n	8008d0e <_dtoa_r+0x6e6>
 8008d1e:	2230      	movs	r2, #48	; 0x30
 8008d20:	9908      	ldr	r1, [sp, #32]
 8008d22:	f108 0801 	add.w	r8, r8, #1
 8008d26:	700a      	strb	r2, [r1, #0]
 8008d28:	781a      	ldrb	r2, [r3, #0]
 8008d2a:	3201      	adds	r2, #1
 8008d2c:	701a      	strb	r2, [r3, #0]
 8008d2e:	e79f      	b.n	8008c70 <_dtoa_r+0x648>
 8008d30:	46c8      	mov	r8, r9
 8008d32:	e7eb      	b.n	8008d0c <_dtoa_r+0x6e4>
 8008d34:	2200      	movs	r2, #0
 8008d36:	4b72      	ldr	r3, [pc, #456]	; (8008f00 <_dtoa_r+0x8d8>)
 8008d38:	f7f7 fcee 	bl	8000718 <__aeabi_dmul>
 8008d3c:	4602      	mov	r2, r0
 8008d3e:	460b      	mov	r3, r1
 8008d40:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008d44:	2200      	movs	r2, #0
 8008d46:	2300      	movs	r3, #0
 8008d48:	f7f7 ff4e 	bl	8000be8 <__aeabi_dcmpeq>
 8008d4c:	2800      	cmp	r0, #0
 8008d4e:	d098      	beq.n	8008c82 <_dtoa_r+0x65a>
 8008d50:	e7cb      	b.n	8008cea <_dtoa_r+0x6c2>
 8008d52:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008d54:	2a00      	cmp	r2, #0
 8008d56:	f000 80cd 	beq.w	8008ef4 <_dtoa_r+0x8cc>
 8008d5a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008d5c:	2a01      	cmp	r2, #1
 8008d5e:	f300 80af 	bgt.w	8008ec0 <_dtoa_r+0x898>
 8008d62:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008d64:	2a00      	cmp	r2, #0
 8008d66:	f000 80a7 	beq.w	8008eb8 <_dtoa_r+0x890>
 8008d6a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008d6e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008d70:	9f06      	ldr	r7, [sp, #24]
 8008d72:	9a06      	ldr	r2, [sp, #24]
 8008d74:	2101      	movs	r1, #1
 8008d76:	441a      	add	r2, r3
 8008d78:	9206      	str	r2, [sp, #24]
 8008d7a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008d7c:	4628      	mov	r0, r5
 8008d7e:	441a      	add	r2, r3
 8008d80:	9209      	str	r2, [sp, #36]	; 0x24
 8008d82:	f000 ff35 	bl	8009bf0 <__i2b>
 8008d86:	4606      	mov	r6, r0
 8008d88:	2f00      	cmp	r7, #0
 8008d8a:	dd0c      	ble.n	8008da6 <_dtoa_r+0x77e>
 8008d8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	dd09      	ble.n	8008da6 <_dtoa_r+0x77e>
 8008d92:	42bb      	cmp	r3, r7
 8008d94:	bfa8      	it	ge
 8008d96:	463b      	movge	r3, r7
 8008d98:	9a06      	ldr	r2, [sp, #24]
 8008d9a:	1aff      	subs	r7, r7, r3
 8008d9c:	1ad2      	subs	r2, r2, r3
 8008d9e:	9206      	str	r2, [sp, #24]
 8008da0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008da2:	1ad3      	subs	r3, r2, r3
 8008da4:	9309      	str	r3, [sp, #36]	; 0x24
 8008da6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008da8:	b1f3      	cbz	r3, 8008de8 <_dtoa_r+0x7c0>
 8008daa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	f000 80a9 	beq.w	8008f04 <_dtoa_r+0x8dc>
 8008db2:	2c00      	cmp	r4, #0
 8008db4:	dd10      	ble.n	8008dd8 <_dtoa_r+0x7b0>
 8008db6:	4631      	mov	r1, r6
 8008db8:	4622      	mov	r2, r4
 8008dba:	4628      	mov	r0, r5
 8008dbc:	f000 ffd2 	bl	8009d64 <__pow5mult>
 8008dc0:	4652      	mov	r2, sl
 8008dc2:	4601      	mov	r1, r0
 8008dc4:	4606      	mov	r6, r0
 8008dc6:	4628      	mov	r0, r5
 8008dc8:	f000 ff28 	bl	8009c1c <__multiply>
 8008dcc:	4680      	mov	r8, r0
 8008dce:	4651      	mov	r1, sl
 8008dd0:	4628      	mov	r0, r5
 8008dd2:	f000 fe09 	bl	80099e8 <_Bfree>
 8008dd6:	46c2      	mov	sl, r8
 8008dd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008dda:	1b1a      	subs	r2, r3, r4
 8008ddc:	d004      	beq.n	8008de8 <_dtoa_r+0x7c0>
 8008dde:	4651      	mov	r1, sl
 8008de0:	4628      	mov	r0, r5
 8008de2:	f000 ffbf 	bl	8009d64 <__pow5mult>
 8008de6:	4682      	mov	sl, r0
 8008de8:	2101      	movs	r1, #1
 8008dea:	4628      	mov	r0, r5
 8008dec:	f000 ff00 	bl	8009bf0 <__i2b>
 8008df0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008df2:	4604      	mov	r4, r0
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	f340 8087 	ble.w	8008f08 <_dtoa_r+0x8e0>
 8008dfa:	461a      	mov	r2, r3
 8008dfc:	4601      	mov	r1, r0
 8008dfe:	4628      	mov	r0, r5
 8008e00:	f000 ffb0 	bl	8009d64 <__pow5mult>
 8008e04:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008e06:	4604      	mov	r4, r0
 8008e08:	2b01      	cmp	r3, #1
 8008e0a:	f340 8080 	ble.w	8008f0e <_dtoa_r+0x8e6>
 8008e0e:	f04f 0800 	mov.w	r8, #0
 8008e12:	6923      	ldr	r3, [r4, #16]
 8008e14:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008e18:	6918      	ldr	r0, [r3, #16]
 8008e1a:	f000 fe9b 	bl	8009b54 <__hi0bits>
 8008e1e:	f1c0 0020 	rsb	r0, r0, #32
 8008e22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e24:	4418      	add	r0, r3
 8008e26:	f010 001f 	ands.w	r0, r0, #31
 8008e2a:	f000 8092 	beq.w	8008f52 <_dtoa_r+0x92a>
 8008e2e:	f1c0 0320 	rsb	r3, r0, #32
 8008e32:	2b04      	cmp	r3, #4
 8008e34:	f340 808a 	ble.w	8008f4c <_dtoa_r+0x924>
 8008e38:	f1c0 001c 	rsb	r0, r0, #28
 8008e3c:	9b06      	ldr	r3, [sp, #24]
 8008e3e:	4407      	add	r7, r0
 8008e40:	4403      	add	r3, r0
 8008e42:	9306      	str	r3, [sp, #24]
 8008e44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e46:	4403      	add	r3, r0
 8008e48:	9309      	str	r3, [sp, #36]	; 0x24
 8008e4a:	9b06      	ldr	r3, [sp, #24]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	dd05      	ble.n	8008e5c <_dtoa_r+0x834>
 8008e50:	4651      	mov	r1, sl
 8008e52:	461a      	mov	r2, r3
 8008e54:	4628      	mov	r0, r5
 8008e56:	f000 ffdf 	bl	8009e18 <__lshift>
 8008e5a:	4682      	mov	sl, r0
 8008e5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	dd05      	ble.n	8008e6e <_dtoa_r+0x846>
 8008e62:	4621      	mov	r1, r4
 8008e64:	461a      	mov	r2, r3
 8008e66:	4628      	mov	r0, r5
 8008e68:	f000 ffd6 	bl	8009e18 <__lshift>
 8008e6c:	4604      	mov	r4, r0
 8008e6e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d070      	beq.n	8008f56 <_dtoa_r+0x92e>
 8008e74:	4621      	mov	r1, r4
 8008e76:	4650      	mov	r0, sl
 8008e78:	f001 f83a 	bl	8009ef0 <__mcmp>
 8008e7c:	2800      	cmp	r0, #0
 8008e7e:	da6a      	bge.n	8008f56 <_dtoa_r+0x92e>
 8008e80:	2300      	movs	r3, #0
 8008e82:	4651      	mov	r1, sl
 8008e84:	220a      	movs	r2, #10
 8008e86:	4628      	mov	r0, r5
 8008e88:	f000 fdd0 	bl	8009a2c <__multadd>
 8008e8c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e8e:	4682      	mov	sl, r0
 8008e90:	f109 39ff 	add.w	r9, r9, #4294967295
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	f000 8193 	beq.w	80091c0 <_dtoa_r+0xb98>
 8008e9a:	4631      	mov	r1, r6
 8008e9c:	2300      	movs	r3, #0
 8008e9e:	220a      	movs	r2, #10
 8008ea0:	4628      	mov	r0, r5
 8008ea2:	f000 fdc3 	bl	8009a2c <__multadd>
 8008ea6:	f1bb 0f00 	cmp.w	fp, #0
 8008eaa:	4606      	mov	r6, r0
 8008eac:	f300 8093 	bgt.w	8008fd6 <_dtoa_r+0x9ae>
 8008eb0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008eb2:	2b02      	cmp	r3, #2
 8008eb4:	dc57      	bgt.n	8008f66 <_dtoa_r+0x93e>
 8008eb6:	e08e      	b.n	8008fd6 <_dtoa_r+0x9ae>
 8008eb8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008eba:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008ebe:	e756      	b.n	8008d6e <_dtoa_r+0x746>
 8008ec0:	9b02      	ldr	r3, [sp, #8]
 8008ec2:	1e5c      	subs	r4, r3, #1
 8008ec4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ec6:	42a3      	cmp	r3, r4
 8008ec8:	bfb7      	itett	lt
 8008eca:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008ecc:	1b1c      	subge	r4, r3, r4
 8008ece:	1ae2      	sublt	r2, r4, r3
 8008ed0:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008ed2:	bfbe      	ittt	lt
 8008ed4:	940a      	strlt	r4, [sp, #40]	; 0x28
 8008ed6:	189b      	addlt	r3, r3, r2
 8008ed8:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008eda:	9b02      	ldr	r3, [sp, #8]
 8008edc:	bfb8      	it	lt
 8008ede:	2400      	movlt	r4, #0
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	bfbb      	ittet	lt
 8008ee4:	9b06      	ldrlt	r3, [sp, #24]
 8008ee6:	9a02      	ldrlt	r2, [sp, #8]
 8008ee8:	9f06      	ldrge	r7, [sp, #24]
 8008eea:	1a9f      	sublt	r7, r3, r2
 8008eec:	bfac      	ite	ge
 8008eee:	9b02      	ldrge	r3, [sp, #8]
 8008ef0:	2300      	movlt	r3, #0
 8008ef2:	e73e      	b.n	8008d72 <_dtoa_r+0x74a>
 8008ef4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008ef6:	9f06      	ldr	r7, [sp, #24]
 8008ef8:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8008efa:	e745      	b.n	8008d88 <_dtoa_r+0x760>
 8008efc:	3fe00000 	.word	0x3fe00000
 8008f00:	40240000 	.word	0x40240000
 8008f04:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008f06:	e76a      	b.n	8008dde <_dtoa_r+0x7b6>
 8008f08:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008f0a:	2b01      	cmp	r3, #1
 8008f0c:	dc19      	bgt.n	8008f42 <_dtoa_r+0x91a>
 8008f0e:	9b04      	ldr	r3, [sp, #16]
 8008f10:	b9bb      	cbnz	r3, 8008f42 <_dtoa_r+0x91a>
 8008f12:	9b05      	ldr	r3, [sp, #20]
 8008f14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008f18:	b99b      	cbnz	r3, 8008f42 <_dtoa_r+0x91a>
 8008f1a:	9b05      	ldr	r3, [sp, #20]
 8008f1c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008f20:	0d1b      	lsrs	r3, r3, #20
 8008f22:	051b      	lsls	r3, r3, #20
 8008f24:	b183      	cbz	r3, 8008f48 <_dtoa_r+0x920>
 8008f26:	f04f 0801 	mov.w	r8, #1
 8008f2a:	9b06      	ldr	r3, [sp, #24]
 8008f2c:	3301      	adds	r3, #1
 8008f2e:	9306      	str	r3, [sp, #24]
 8008f30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f32:	3301      	adds	r3, #1
 8008f34:	9309      	str	r3, [sp, #36]	; 0x24
 8008f36:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	f47f af6a 	bne.w	8008e12 <_dtoa_r+0x7ea>
 8008f3e:	2001      	movs	r0, #1
 8008f40:	e76f      	b.n	8008e22 <_dtoa_r+0x7fa>
 8008f42:	f04f 0800 	mov.w	r8, #0
 8008f46:	e7f6      	b.n	8008f36 <_dtoa_r+0x90e>
 8008f48:	4698      	mov	r8, r3
 8008f4a:	e7f4      	b.n	8008f36 <_dtoa_r+0x90e>
 8008f4c:	f43f af7d 	beq.w	8008e4a <_dtoa_r+0x822>
 8008f50:	4618      	mov	r0, r3
 8008f52:	301c      	adds	r0, #28
 8008f54:	e772      	b.n	8008e3c <_dtoa_r+0x814>
 8008f56:	9b02      	ldr	r3, [sp, #8]
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	dc36      	bgt.n	8008fca <_dtoa_r+0x9a2>
 8008f5c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008f5e:	2b02      	cmp	r3, #2
 8008f60:	dd33      	ble.n	8008fca <_dtoa_r+0x9a2>
 8008f62:	f8dd b008 	ldr.w	fp, [sp, #8]
 8008f66:	f1bb 0f00 	cmp.w	fp, #0
 8008f6a:	d10d      	bne.n	8008f88 <_dtoa_r+0x960>
 8008f6c:	4621      	mov	r1, r4
 8008f6e:	465b      	mov	r3, fp
 8008f70:	2205      	movs	r2, #5
 8008f72:	4628      	mov	r0, r5
 8008f74:	f000 fd5a 	bl	8009a2c <__multadd>
 8008f78:	4601      	mov	r1, r0
 8008f7a:	4604      	mov	r4, r0
 8008f7c:	4650      	mov	r0, sl
 8008f7e:	f000 ffb7 	bl	8009ef0 <__mcmp>
 8008f82:	2800      	cmp	r0, #0
 8008f84:	f73f adb6 	bgt.w	8008af4 <_dtoa_r+0x4cc>
 8008f88:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008f8a:	9f08      	ldr	r7, [sp, #32]
 8008f8c:	ea6f 0903 	mvn.w	r9, r3
 8008f90:	f04f 0800 	mov.w	r8, #0
 8008f94:	4621      	mov	r1, r4
 8008f96:	4628      	mov	r0, r5
 8008f98:	f000 fd26 	bl	80099e8 <_Bfree>
 8008f9c:	2e00      	cmp	r6, #0
 8008f9e:	f43f aea4 	beq.w	8008cea <_dtoa_r+0x6c2>
 8008fa2:	f1b8 0f00 	cmp.w	r8, #0
 8008fa6:	d005      	beq.n	8008fb4 <_dtoa_r+0x98c>
 8008fa8:	45b0      	cmp	r8, r6
 8008faa:	d003      	beq.n	8008fb4 <_dtoa_r+0x98c>
 8008fac:	4641      	mov	r1, r8
 8008fae:	4628      	mov	r0, r5
 8008fb0:	f000 fd1a 	bl	80099e8 <_Bfree>
 8008fb4:	4631      	mov	r1, r6
 8008fb6:	4628      	mov	r0, r5
 8008fb8:	f000 fd16 	bl	80099e8 <_Bfree>
 8008fbc:	e695      	b.n	8008cea <_dtoa_r+0x6c2>
 8008fbe:	2400      	movs	r4, #0
 8008fc0:	4626      	mov	r6, r4
 8008fc2:	e7e1      	b.n	8008f88 <_dtoa_r+0x960>
 8008fc4:	46c1      	mov	r9, r8
 8008fc6:	4626      	mov	r6, r4
 8008fc8:	e594      	b.n	8008af4 <_dtoa_r+0x4cc>
 8008fca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008fcc:	f8dd b008 	ldr.w	fp, [sp, #8]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	f000 80fc 	beq.w	80091ce <_dtoa_r+0xba6>
 8008fd6:	2f00      	cmp	r7, #0
 8008fd8:	dd05      	ble.n	8008fe6 <_dtoa_r+0x9be>
 8008fda:	4631      	mov	r1, r6
 8008fdc:	463a      	mov	r2, r7
 8008fde:	4628      	mov	r0, r5
 8008fe0:	f000 ff1a 	bl	8009e18 <__lshift>
 8008fe4:	4606      	mov	r6, r0
 8008fe6:	f1b8 0f00 	cmp.w	r8, #0
 8008fea:	d05c      	beq.n	80090a6 <_dtoa_r+0xa7e>
 8008fec:	4628      	mov	r0, r5
 8008fee:	6871      	ldr	r1, [r6, #4]
 8008ff0:	f000 fcba 	bl	8009968 <_Balloc>
 8008ff4:	4607      	mov	r7, r0
 8008ff6:	b928      	cbnz	r0, 8009004 <_dtoa_r+0x9dc>
 8008ff8:	4602      	mov	r2, r0
 8008ffa:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008ffe:	4b7e      	ldr	r3, [pc, #504]	; (80091f8 <_dtoa_r+0xbd0>)
 8009000:	f7ff bb26 	b.w	8008650 <_dtoa_r+0x28>
 8009004:	6932      	ldr	r2, [r6, #16]
 8009006:	f106 010c 	add.w	r1, r6, #12
 800900a:	3202      	adds	r2, #2
 800900c:	0092      	lsls	r2, r2, #2
 800900e:	300c      	adds	r0, #12
 8009010:	f000 fc9c 	bl	800994c <memcpy>
 8009014:	2201      	movs	r2, #1
 8009016:	4639      	mov	r1, r7
 8009018:	4628      	mov	r0, r5
 800901a:	f000 fefd 	bl	8009e18 <__lshift>
 800901e:	46b0      	mov	r8, r6
 8009020:	4606      	mov	r6, r0
 8009022:	9b08      	ldr	r3, [sp, #32]
 8009024:	3301      	adds	r3, #1
 8009026:	9302      	str	r3, [sp, #8]
 8009028:	9b08      	ldr	r3, [sp, #32]
 800902a:	445b      	add	r3, fp
 800902c:	930a      	str	r3, [sp, #40]	; 0x28
 800902e:	9b04      	ldr	r3, [sp, #16]
 8009030:	f003 0301 	and.w	r3, r3, #1
 8009034:	9309      	str	r3, [sp, #36]	; 0x24
 8009036:	9b02      	ldr	r3, [sp, #8]
 8009038:	4621      	mov	r1, r4
 800903a:	4650      	mov	r0, sl
 800903c:	f103 3bff 	add.w	fp, r3, #4294967295
 8009040:	f7ff fa62 	bl	8008508 <quorem>
 8009044:	4603      	mov	r3, r0
 8009046:	4641      	mov	r1, r8
 8009048:	3330      	adds	r3, #48	; 0x30
 800904a:	9004      	str	r0, [sp, #16]
 800904c:	4650      	mov	r0, sl
 800904e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009050:	f000 ff4e 	bl	8009ef0 <__mcmp>
 8009054:	4632      	mov	r2, r6
 8009056:	9006      	str	r0, [sp, #24]
 8009058:	4621      	mov	r1, r4
 800905a:	4628      	mov	r0, r5
 800905c:	f000 ff64 	bl	8009f28 <__mdiff>
 8009060:	68c2      	ldr	r2, [r0, #12]
 8009062:	4607      	mov	r7, r0
 8009064:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009066:	bb02      	cbnz	r2, 80090aa <_dtoa_r+0xa82>
 8009068:	4601      	mov	r1, r0
 800906a:	4650      	mov	r0, sl
 800906c:	f000 ff40 	bl	8009ef0 <__mcmp>
 8009070:	4602      	mov	r2, r0
 8009072:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009074:	4639      	mov	r1, r7
 8009076:	4628      	mov	r0, r5
 8009078:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800907c:	f000 fcb4 	bl	80099e8 <_Bfree>
 8009080:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009082:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009084:	9f02      	ldr	r7, [sp, #8]
 8009086:	ea43 0102 	orr.w	r1, r3, r2
 800908a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800908c:	430b      	orrs	r3, r1
 800908e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009090:	d10d      	bne.n	80090ae <_dtoa_r+0xa86>
 8009092:	2b39      	cmp	r3, #57	; 0x39
 8009094:	d027      	beq.n	80090e6 <_dtoa_r+0xabe>
 8009096:	9a06      	ldr	r2, [sp, #24]
 8009098:	2a00      	cmp	r2, #0
 800909a:	dd01      	ble.n	80090a0 <_dtoa_r+0xa78>
 800909c:	9b04      	ldr	r3, [sp, #16]
 800909e:	3331      	adds	r3, #49	; 0x31
 80090a0:	f88b 3000 	strb.w	r3, [fp]
 80090a4:	e776      	b.n	8008f94 <_dtoa_r+0x96c>
 80090a6:	4630      	mov	r0, r6
 80090a8:	e7b9      	b.n	800901e <_dtoa_r+0x9f6>
 80090aa:	2201      	movs	r2, #1
 80090ac:	e7e2      	b.n	8009074 <_dtoa_r+0xa4c>
 80090ae:	9906      	ldr	r1, [sp, #24]
 80090b0:	2900      	cmp	r1, #0
 80090b2:	db04      	blt.n	80090be <_dtoa_r+0xa96>
 80090b4:	9822      	ldr	r0, [sp, #136]	; 0x88
 80090b6:	4301      	orrs	r1, r0
 80090b8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80090ba:	4301      	orrs	r1, r0
 80090bc:	d120      	bne.n	8009100 <_dtoa_r+0xad8>
 80090be:	2a00      	cmp	r2, #0
 80090c0:	ddee      	ble.n	80090a0 <_dtoa_r+0xa78>
 80090c2:	4651      	mov	r1, sl
 80090c4:	2201      	movs	r2, #1
 80090c6:	4628      	mov	r0, r5
 80090c8:	9302      	str	r3, [sp, #8]
 80090ca:	f000 fea5 	bl	8009e18 <__lshift>
 80090ce:	4621      	mov	r1, r4
 80090d0:	4682      	mov	sl, r0
 80090d2:	f000 ff0d 	bl	8009ef0 <__mcmp>
 80090d6:	2800      	cmp	r0, #0
 80090d8:	9b02      	ldr	r3, [sp, #8]
 80090da:	dc02      	bgt.n	80090e2 <_dtoa_r+0xaba>
 80090dc:	d1e0      	bne.n	80090a0 <_dtoa_r+0xa78>
 80090de:	07da      	lsls	r2, r3, #31
 80090e0:	d5de      	bpl.n	80090a0 <_dtoa_r+0xa78>
 80090e2:	2b39      	cmp	r3, #57	; 0x39
 80090e4:	d1da      	bne.n	800909c <_dtoa_r+0xa74>
 80090e6:	2339      	movs	r3, #57	; 0x39
 80090e8:	f88b 3000 	strb.w	r3, [fp]
 80090ec:	463b      	mov	r3, r7
 80090ee:	461f      	mov	r7, r3
 80090f0:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80090f4:	3b01      	subs	r3, #1
 80090f6:	2a39      	cmp	r2, #57	; 0x39
 80090f8:	d050      	beq.n	800919c <_dtoa_r+0xb74>
 80090fa:	3201      	adds	r2, #1
 80090fc:	701a      	strb	r2, [r3, #0]
 80090fe:	e749      	b.n	8008f94 <_dtoa_r+0x96c>
 8009100:	2a00      	cmp	r2, #0
 8009102:	dd03      	ble.n	800910c <_dtoa_r+0xae4>
 8009104:	2b39      	cmp	r3, #57	; 0x39
 8009106:	d0ee      	beq.n	80090e6 <_dtoa_r+0xabe>
 8009108:	3301      	adds	r3, #1
 800910a:	e7c9      	b.n	80090a0 <_dtoa_r+0xa78>
 800910c:	9a02      	ldr	r2, [sp, #8]
 800910e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009110:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009114:	428a      	cmp	r2, r1
 8009116:	d02a      	beq.n	800916e <_dtoa_r+0xb46>
 8009118:	4651      	mov	r1, sl
 800911a:	2300      	movs	r3, #0
 800911c:	220a      	movs	r2, #10
 800911e:	4628      	mov	r0, r5
 8009120:	f000 fc84 	bl	8009a2c <__multadd>
 8009124:	45b0      	cmp	r8, r6
 8009126:	4682      	mov	sl, r0
 8009128:	f04f 0300 	mov.w	r3, #0
 800912c:	f04f 020a 	mov.w	r2, #10
 8009130:	4641      	mov	r1, r8
 8009132:	4628      	mov	r0, r5
 8009134:	d107      	bne.n	8009146 <_dtoa_r+0xb1e>
 8009136:	f000 fc79 	bl	8009a2c <__multadd>
 800913a:	4680      	mov	r8, r0
 800913c:	4606      	mov	r6, r0
 800913e:	9b02      	ldr	r3, [sp, #8]
 8009140:	3301      	adds	r3, #1
 8009142:	9302      	str	r3, [sp, #8]
 8009144:	e777      	b.n	8009036 <_dtoa_r+0xa0e>
 8009146:	f000 fc71 	bl	8009a2c <__multadd>
 800914a:	4631      	mov	r1, r6
 800914c:	4680      	mov	r8, r0
 800914e:	2300      	movs	r3, #0
 8009150:	220a      	movs	r2, #10
 8009152:	4628      	mov	r0, r5
 8009154:	f000 fc6a 	bl	8009a2c <__multadd>
 8009158:	4606      	mov	r6, r0
 800915a:	e7f0      	b.n	800913e <_dtoa_r+0xb16>
 800915c:	f1bb 0f00 	cmp.w	fp, #0
 8009160:	bfcc      	ite	gt
 8009162:	465f      	movgt	r7, fp
 8009164:	2701      	movle	r7, #1
 8009166:	f04f 0800 	mov.w	r8, #0
 800916a:	9a08      	ldr	r2, [sp, #32]
 800916c:	4417      	add	r7, r2
 800916e:	4651      	mov	r1, sl
 8009170:	2201      	movs	r2, #1
 8009172:	4628      	mov	r0, r5
 8009174:	9302      	str	r3, [sp, #8]
 8009176:	f000 fe4f 	bl	8009e18 <__lshift>
 800917a:	4621      	mov	r1, r4
 800917c:	4682      	mov	sl, r0
 800917e:	f000 feb7 	bl	8009ef0 <__mcmp>
 8009182:	2800      	cmp	r0, #0
 8009184:	dcb2      	bgt.n	80090ec <_dtoa_r+0xac4>
 8009186:	d102      	bne.n	800918e <_dtoa_r+0xb66>
 8009188:	9b02      	ldr	r3, [sp, #8]
 800918a:	07db      	lsls	r3, r3, #31
 800918c:	d4ae      	bmi.n	80090ec <_dtoa_r+0xac4>
 800918e:	463b      	mov	r3, r7
 8009190:	461f      	mov	r7, r3
 8009192:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009196:	2a30      	cmp	r2, #48	; 0x30
 8009198:	d0fa      	beq.n	8009190 <_dtoa_r+0xb68>
 800919a:	e6fb      	b.n	8008f94 <_dtoa_r+0x96c>
 800919c:	9a08      	ldr	r2, [sp, #32]
 800919e:	429a      	cmp	r2, r3
 80091a0:	d1a5      	bne.n	80090ee <_dtoa_r+0xac6>
 80091a2:	2331      	movs	r3, #49	; 0x31
 80091a4:	f109 0901 	add.w	r9, r9, #1
 80091a8:	7013      	strb	r3, [r2, #0]
 80091aa:	e6f3      	b.n	8008f94 <_dtoa_r+0x96c>
 80091ac:	4b13      	ldr	r3, [pc, #76]	; (80091fc <_dtoa_r+0xbd4>)
 80091ae:	f7ff baa7 	b.w	8008700 <_dtoa_r+0xd8>
 80091b2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	f47f aa80 	bne.w	80086ba <_dtoa_r+0x92>
 80091ba:	4b11      	ldr	r3, [pc, #68]	; (8009200 <_dtoa_r+0xbd8>)
 80091bc:	f7ff baa0 	b.w	8008700 <_dtoa_r+0xd8>
 80091c0:	f1bb 0f00 	cmp.w	fp, #0
 80091c4:	dc03      	bgt.n	80091ce <_dtoa_r+0xba6>
 80091c6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80091c8:	2b02      	cmp	r3, #2
 80091ca:	f73f aecc 	bgt.w	8008f66 <_dtoa_r+0x93e>
 80091ce:	9f08      	ldr	r7, [sp, #32]
 80091d0:	4621      	mov	r1, r4
 80091d2:	4650      	mov	r0, sl
 80091d4:	f7ff f998 	bl	8008508 <quorem>
 80091d8:	9a08      	ldr	r2, [sp, #32]
 80091da:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80091de:	f807 3b01 	strb.w	r3, [r7], #1
 80091e2:	1aba      	subs	r2, r7, r2
 80091e4:	4593      	cmp	fp, r2
 80091e6:	ddb9      	ble.n	800915c <_dtoa_r+0xb34>
 80091e8:	4651      	mov	r1, sl
 80091ea:	2300      	movs	r3, #0
 80091ec:	220a      	movs	r2, #10
 80091ee:	4628      	mov	r0, r5
 80091f0:	f000 fc1c 	bl	8009a2c <__multadd>
 80091f4:	4682      	mov	sl, r0
 80091f6:	e7eb      	b.n	80091d0 <_dtoa_r+0xba8>
 80091f8:	0800bfd4 	.word	0x0800bfd4
 80091fc:	0800c1d9 	.word	0x0800c1d9
 8009200:	0800bf51 	.word	0x0800bf51

08009204 <rshift>:
 8009204:	6903      	ldr	r3, [r0, #16]
 8009206:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800920a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800920e:	f100 0414 	add.w	r4, r0, #20
 8009212:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009216:	dd46      	ble.n	80092a6 <rshift+0xa2>
 8009218:	f011 011f 	ands.w	r1, r1, #31
 800921c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009220:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009224:	d10c      	bne.n	8009240 <rshift+0x3c>
 8009226:	4629      	mov	r1, r5
 8009228:	f100 0710 	add.w	r7, r0, #16
 800922c:	42b1      	cmp	r1, r6
 800922e:	d335      	bcc.n	800929c <rshift+0x98>
 8009230:	1a9b      	subs	r3, r3, r2
 8009232:	009b      	lsls	r3, r3, #2
 8009234:	1eea      	subs	r2, r5, #3
 8009236:	4296      	cmp	r6, r2
 8009238:	bf38      	it	cc
 800923a:	2300      	movcc	r3, #0
 800923c:	4423      	add	r3, r4
 800923e:	e015      	b.n	800926c <rshift+0x68>
 8009240:	46a1      	mov	r9, r4
 8009242:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009246:	f1c1 0820 	rsb	r8, r1, #32
 800924a:	40cf      	lsrs	r7, r1
 800924c:	f105 0e04 	add.w	lr, r5, #4
 8009250:	4576      	cmp	r6, lr
 8009252:	46f4      	mov	ip, lr
 8009254:	d816      	bhi.n	8009284 <rshift+0x80>
 8009256:	1a9b      	subs	r3, r3, r2
 8009258:	009a      	lsls	r2, r3, #2
 800925a:	3a04      	subs	r2, #4
 800925c:	3501      	adds	r5, #1
 800925e:	42ae      	cmp	r6, r5
 8009260:	bf38      	it	cc
 8009262:	2200      	movcc	r2, #0
 8009264:	18a3      	adds	r3, r4, r2
 8009266:	50a7      	str	r7, [r4, r2]
 8009268:	b107      	cbz	r7, 800926c <rshift+0x68>
 800926a:	3304      	adds	r3, #4
 800926c:	42a3      	cmp	r3, r4
 800926e:	eba3 0204 	sub.w	r2, r3, r4
 8009272:	bf08      	it	eq
 8009274:	2300      	moveq	r3, #0
 8009276:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800927a:	6102      	str	r2, [r0, #16]
 800927c:	bf08      	it	eq
 800927e:	6143      	streq	r3, [r0, #20]
 8009280:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009284:	f8dc c000 	ldr.w	ip, [ip]
 8009288:	fa0c fc08 	lsl.w	ip, ip, r8
 800928c:	ea4c 0707 	orr.w	r7, ip, r7
 8009290:	f849 7b04 	str.w	r7, [r9], #4
 8009294:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009298:	40cf      	lsrs	r7, r1
 800929a:	e7d9      	b.n	8009250 <rshift+0x4c>
 800929c:	f851 cb04 	ldr.w	ip, [r1], #4
 80092a0:	f847 cf04 	str.w	ip, [r7, #4]!
 80092a4:	e7c2      	b.n	800922c <rshift+0x28>
 80092a6:	4623      	mov	r3, r4
 80092a8:	e7e0      	b.n	800926c <rshift+0x68>

080092aa <__hexdig_fun>:
 80092aa:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80092ae:	2b09      	cmp	r3, #9
 80092b0:	d802      	bhi.n	80092b8 <__hexdig_fun+0xe>
 80092b2:	3820      	subs	r0, #32
 80092b4:	b2c0      	uxtb	r0, r0
 80092b6:	4770      	bx	lr
 80092b8:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80092bc:	2b05      	cmp	r3, #5
 80092be:	d801      	bhi.n	80092c4 <__hexdig_fun+0x1a>
 80092c0:	3847      	subs	r0, #71	; 0x47
 80092c2:	e7f7      	b.n	80092b4 <__hexdig_fun+0xa>
 80092c4:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80092c8:	2b05      	cmp	r3, #5
 80092ca:	d801      	bhi.n	80092d0 <__hexdig_fun+0x26>
 80092cc:	3827      	subs	r0, #39	; 0x27
 80092ce:	e7f1      	b.n	80092b4 <__hexdig_fun+0xa>
 80092d0:	2000      	movs	r0, #0
 80092d2:	4770      	bx	lr

080092d4 <__gethex>:
 80092d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092d8:	b08b      	sub	sp, #44	; 0x2c
 80092da:	9306      	str	r3, [sp, #24]
 80092dc:	4bb9      	ldr	r3, [pc, #740]	; (80095c4 <__gethex+0x2f0>)
 80092de:	9002      	str	r0, [sp, #8]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	468b      	mov	fp, r1
 80092e4:	4618      	mov	r0, r3
 80092e6:	4690      	mov	r8, r2
 80092e8:	9303      	str	r3, [sp, #12]
 80092ea:	f7f6 ff9d 	bl	8000228 <strlen>
 80092ee:	4682      	mov	sl, r0
 80092f0:	9b03      	ldr	r3, [sp, #12]
 80092f2:	f8db 2000 	ldr.w	r2, [fp]
 80092f6:	4403      	add	r3, r0
 80092f8:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80092fc:	9307      	str	r3, [sp, #28]
 80092fe:	1c93      	adds	r3, r2, #2
 8009300:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009304:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009308:	32fe      	adds	r2, #254	; 0xfe
 800930a:	18d1      	adds	r1, r2, r3
 800930c:	461f      	mov	r7, r3
 800930e:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009312:	9101      	str	r1, [sp, #4]
 8009314:	2830      	cmp	r0, #48	; 0x30
 8009316:	d0f8      	beq.n	800930a <__gethex+0x36>
 8009318:	f7ff ffc7 	bl	80092aa <__hexdig_fun>
 800931c:	4604      	mov	r4, r0
 800931e:	2800      	cmp	r0, #0
 8009320:	d13a      	bne.n	8009398 <__gethex+0xc4>
 8009322:	4652      	mov	r2, sl
 8009324:	4638      	mov	r0, r7
 8009326:	9903      	ldr	r1, [sp, #12]
 8009328:	f001 fd66 	bl	800adf8 <strncmp>
 800932c:	4605      	mov	r5, r0
 800932e:	2800      	cmp	r0, #0
 8009330:	d166      	bne.n	8009400 <__gethex+0x12c>
 8009332:	f817 000a 	ldrb.w	r0, [r7, sl]
 8009336:	eb07 060a 	add.w	r6, r7, sl
 800933a:	f7ff ffb6 	bl	80092aa <__hexdig_fun>
 800933e:	2800      	cmp	r0, #0
 8009340:	d060      	beq.n	8009404 <__gethex+0x130>
 8009342:	4633      	mov	r3, r6
 8009344:	7818      	ldrb	r0, [r3, #0]
 8009346:	461f      	mov	r7, r3
 8009348:	2830      	cmp	r0, #48	; 0x30
 800934a:	f103 0301 	add.w	r3, r3, #1
 800934e:	d0f9      	beq.n	8009344 <__gethex+0x70>
 8009350:	f7ff ffab 	bl	80092aa <__hexdig_fun>
 8009354:	2301      	movs	r3, #1
 8009356:	fab0 f480 	clz	r4, r0
 800935a:	4635      	mov	r5, r6
 800935c:	0964      	lsrs	r4, r4, #5
 800935e:	9301      	str	r3, [sp, #4]
 8009360:	463a      	mov	r2, r7
 8009362:	4616      	mov	r6, r2
 8009364:	7830      	ldrb	r0, [r6, #0]
 8009366:	3201      	adds	r2, #1
 8009368:	f7ff ff9f 	bl	80092aa <__hexdig_fun>
 800936c:	2800      	cmp	r0, #0
 800936e:	d1f8      	bne.n	8009362 <__gethex+0x8e>
 8009370:	4652      	mov	r2, sl
 8009372:	4630      	mov	r0, r6
 8009374:	9903      	ldr	r1, [sp, #12]
 8009376:	f001 fd3f 	bl	800adf8 <strncmp>
 800937a:	b980      	cbnz	r0, 800939e <__gethex+0xca>
 800937c:	b94d      	cbnz	r5, 8009392 <__gethex+0xbe>
 800937e:	eb06 050a 	add.w	r5, r6, sl
 8009382:	462a      	mov	r2, r5
 8009384:	4616      	mov	r6, r2
 8009386:	7830      	ldrb	r0, [r6, #0]
 8009388:	3201      	adds	r2, #1
 800938a:	f7ff ff8e 	bl	80092aa <__hexdig_fun>
 800938e:	2800      	cmp	r0, #0
 8009390:	d1f8      	bne.n	8009384 <__gethex+0xb0>
 8009392:	1bad      	subs	r5, r5, r6
 8009394:	00ad      	lsls	r5, r5, #2
 8009396:	e004      	b.n	80093a2 <__gethex+0xce>
 8009398:	2400      	movs	r4, #0
 800939a:	4625      	mov	r5, r4
 800939c:	e7e0      	b.n	8009360 <__gethex+0x8c>
 800939e:	2d00      	cmp	r5, #0
 80093a0:	d1f7      	bne.n	8009392 <__gethex+0xbe>
 80093a2:	7833      	ldrb	r3, [r6, #0]
 80093a4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80093a8:	2b50      	cmp	r3, #80	; 0x50
 80093aa:	d139      	bne.n	8009420 <__gethex+0x14c>
 80093ac:	7873      	ldrb	r3, [r6, #1]
 80093ae:	2b2b      	cmp	r3, #43	; 0x2b
 80093b0:	d02a      	beq.n	8009408 <__gethex+0x134>
 80093b2:	2b2d      	cmp	r3, #45	; 0x2d
 80093b4:	d02c      	beq.n	8009410 <__gethex+0x13c>
 80093b6:	f04f 0900 	mov.w	r9, #0
 80093ba:	1c71      	adds	r1, r6, #1
 80093bc:	7808      	ldrb	r0, [r1, #0]
 80093be:	f7ff ff74 	bl	80092aa <__hexdig_fun>
 80093c2:	1e43      	subs	r3, r0, #1
 80093c4:	b2db      	uxtb	r3, r3
 80093c6:	2b18      	cmp	r3, #24
 80093c8:	d82a      	bhi.n	8009420 <__gethex+0x14c>
 80093ca:	f1a0 0210 	sub.w	r2, r0, #16
 80093ce:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80093d2:	f7ff ff6a 	bl	80092aa <__hexdig_fun>
 80093d6:	1e43      	subs	r3, r0, #1
 80093d8:	b2db      	uxtb	r3, r3
 80093da:	2b18      	cmp	r3, #24
 80093dc:	d91b      	bls.n	8009416 <__gethex+0x142>
 80093de:	f1b9 0f00 	cmp.w	r9, #0
 80093e2:	d000      	beq.n	80093e6 <__gethex+0x112>
 80093e4:	4252      	negs	r2, r2
 80093e6:	4415      	add	r5, r2
 80093e8:	f8cb 1000 	str.w	r1, [fp]
 80093ec:	b1d4      	cbz	r4, 8009424 <__gethex+0x150>
 80093ee:	9b01      	ldr	r3, [sp, #4]
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	bf14      	ite	ne
 80093f4:	2700      	movne	r7, #0
 80093f6:	2706      	moveq	r7, #6
 80093f8:	4638      	mov	r0, r7
 80093fa:	b00b      	add	sp, #44	; 0x2c
 80093fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009400:	463e      	mov	r6, r7
 8009402:	4625      	mov	r5, r4
 8009404:	2401      	movs	r4, #1
 8009406:	e7cc      	b.n	80093a2 <__gethex+0xce>
 8009408:	f04f 0900 	mov.w	r9, #0
 800940c:	1cb1      	adds	r1, r6, #2
 800940e:	e7d5      	b.n	80093bc <__gethex+0xe8>
 8009410:	f04f 0901 	mov.w	r9, #1
 8009414:	e7fa      	b.n	800940c <__gethex+0x138>
 8009416:	230a      	movs	r3, #10
 8009418:	fb03 0202 	mla	r2, r3, r2, r0
 800941c:	3a10      	subs	r2, #16
 800941e:	e7d6      	b.n	80093ce <__gethex+0xfa>
 8009420:	4631      	mov	r1, r6
 8009422:	e7e1      	b.n	80093e8 <__gethex+0x114>
 8009424:	4621      	mov	r1, r4
 8009426:	1bf3      	subs	r3, r6, r7
 8009428:	3b01      	subs	r3, #1
 800942a:	2b07      	cmp	r3, #7
 800942c:	dc0a      	bgt.n	8009444 <__gethex+0x170>
 800942e:	9802      	ldr	r0, [sp, #8]
 8009430:	f000 fa9a 	bl	8009968 <_Balloc>
 8009434:	4604      	mov	r4, r0
 8009436:	b940      	cbnz	r0, 800944a <__gethex+0x176>
 8009438:	4602      	mov	r2, r0
 800943a:	21de      	movs	r1, #222	; 0xde
 800943c:	4b62      	ldr	r3, [pc, #392]	; (80095c8 <__gethex+0x2f4>)
 800943e:	4863      	ldr	r0, [pc, #396]	; (80095cc <__gethex+0x2f8>)
 8009440:	f001 fdb0 	bl	800afa4 <__assert_func>
 8009444:	3101      	adds	r1, #1
 8009446:	105b      	asrs	r3, r3, #1
 8009448:	e7ef      	b.n	800942a <__gethex+0x156>
 800944a:	f04f 0b00 	mov.w	fp, #0
 800944e:	f100 0914 	add.w	r9, r0, #20
 8009452:	f1ca 0301 	rsb	r3, sl, #1
 8009456:	f8cd 9010 	str.w	r9, [sp, #16]
 800945a:	f8cd b004 	str.w	fp, [sp, #4]
 800945e:	9308      	str	r3, [sp, #32]
 8009460:	42b7      	cmp	r7, r6
 8009462:	d33f      	bcc.n	80094e4 <__gethex+0x210>
 8009464:	9f04      	ldr	r7, [sp, #16]
 8009466:	9b01      	ldr	r3, [sp, #4]
 8009468:	f847 3b04 	str.w	r3, [r7], #4
 800946c:	eba7 0709 	sub.w	r7, r7, r9
 8009470:	10bf      	asrs	r7, r7, #2
 8009472:	6127      	str	r7, [r4, #16]
 8009474:	4618      	mov	r0, r3
 8009476:	f000 fb6d 	bl	8009b54 <__hi0bits>
 800947a:	017f      	lsls	r7, r7, #5
 800947c:	f8d8 6000 	ldr.w	r6, [r8]
 8009480:	1a3f      	subs	r7, r7, r0
 8009482:	42b7      	cmp	r7, r6
 8009484:	dd62      	ble.n	800954c <__gethex+0x278>
 8009486:	1bbf      	subs	r7, r7, r6
 8009488:	4639      	mov	r1, r7
 800948a:	4620      	mov	r0, r4
 800948c:	f000 ff03 	bl	800a296 <__any_on>
 8009490:	4682      	mov	sl, r0
 8009492:	b1a8      	cbz	r0, 80094c0 <__gethex+0x1ec>
 8009494:	f04f 0a01 	mov.w	sl, #1
 8009498:	1e7b      	subs	r3, r7, #1
 800949a:	1159      	asrs	r1, r3, #5
 800949c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80094a0:	f003 021f 	and.w	r2, r3, #31
 80094a4:	fa0a f202 	lsl.w	r2, sl, r2
 80094a8:	420a      	tst	r2, r1
 80094aa:	d009      	beq.n	80094c0 <__gethex+0x1ec>
 80094ac:	4553      	cmp	r3, sl
 80094ae:	dd05      	ble.n	80094bc <__gethex+0x1e8>
 80094b0:	4620      	mov	r0, r4
 80094b2:	1eb9      	subs	r1, r7, #2
 80094b4:	f000 feef 	bl	800a296 <__any_on>
 80094b8:	2800      	cmp	r0, #0
 80094ba:	d144      	bne.n	8009546 <__gethex+0x272>
 80094bc:	f04f 0a02 	mov.w	sl, #2
 80094c0:	4639      	mov	r1, r7
 80094c2:	4620      	mov	r0, r4
 80094c4:	f7ff fe9e 	bl	8009204 <rshift>
 80094c8:	443d      	add	r5, r7
 80094ca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80094ce:	42ab      	cmp	r3, r5
 80094d0:	da4a      	bge.n	8009568 <__gethex+0x294>
 80094d2:	4621      	mov	r1, r4
 80094d4:	9802      	ldr	r0, [sp, #8]
 80094d6:	f000 fa87 	bl	80099e8 <_Bfree>
 80094da:	2300      	movs	r3, #0
 80094dc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80094de:	27a3      	movs	r7, #163	; 0xa3
 80094e0:	6013      	str	r3, [r2, #0]
 80094e2:	e789      	b.n	80093f8 <__gethex+0x124>
 80094e4:	1e73      	subs	r3, r6, #1
 80094e6:	9a07      	ldr	r2, [sp, #28]
 80094e8:	9305      	str	r3, [sp, #20]
 80094ea:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80094ee:	4293      	cmp	r3, r2
 80094f0:	d019      	beq.n	8009526 <__gethex+0x252>
 80094f2:	f1bb 0f20 	cmp.w	fp, #32
 80094f6:	d107      	bne.n	8009508 <__gethex+0x234>
 80094f8:	9b04      	ldr	r3, [sp, #16]
 80094fa:	9a01      	ldr	r2, [sp, #4]
 80094fc:	f843 2b04 	str.w	r2, [r3], #4
 8009500:	9304      	str	r3, [sp, #16]
 8009502:	2300      	movs	r3, #0
 8009504:	469b      	mov	fp, r3
 8009506:	9301      	str	r3, [sp, #4]
 8009508:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800950c:	f7ff fecd 	bl	80092aa <__hexdig_fun>
 8009510:	9b01      	ldr	r3, [sp, #4]
 8009512:	f000 000f 	and.w	r0, r0, #15
 8009516:	fa00 f00b 	lsl.w	r0, r0, fp
 800951a:	4303      	orrs	r3, r0
 800951c:	9301      	str	r3, [sp, #4]
 800951e:	f10b 0b04 	add.w	fp, fp, #4
 8009522:	9b05      	ldr	r3, [sp, #20]
 8009524:	e00d      	b.n	8009542 <__gethex+0x26e>
 8009526:	9b05      	ldr	r3, [sp, #20]
 8009528:	9a08      	ldr	r2, [sp, #32]
 800952a:	4413      	add	r3, r2
 800952c:	42bb      	cmp	r3, r7
 800952e:	d3e0      	bcc.n	80094f2 <__gethex+0x21e>
 8009530:	4618      	mov	r0, r3
 8009532:	4652      	mov	r2, sl
 8009534:	9903      	ldr	r1, [sp, #12]
 8009536:	9309      	str	r3, [sp, #36]	; 0x24
 8009538:	f001 fc5e 	bl	800adf8 <strncmp>
 800953c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800953e:	2800      	cmp	r0, #0
 8009540:	d1d7      	bne.n	80094f2 <__gethex+0x21e>
 8009542:	461e      	mov	r6, r3
 8009544:	e78c      	b.n	8009460 <__gethex+0x18c>
 8009546:	f04f 0a03 	mov.w	sl, #3
 800954a:	e7b9      	b.n	80094c0 <__gethex+0x1ec>
 800954c:	da09      	bge.n	8009562 <__gethex+0x28e>
 800954e:	1bf7      	subs	r7, r6, r7
 8009550:	4621      	mov	r1, r4
 8009552:	463a      	mov	r2, r7
 8009554:	9802      	ldr	r0, [sp, #8]
 8009556:	f000 fc5f 	bl	8009e18 <__lshift>
 800955a:	4604      	mov	r4, r0
 800955c:	1bed      	subs	r5, r5, r7
 800955e:	f100 0914 	add.w	r9, r0, #20
 8009562:	f04f 0a00 	mov.w	sl, #0
 8009566:	e7b0      	b.n	80094ca <__gethex+0x1f6>
 8009568:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800956c:	42a8      	cmp	r0, r5
 800956e:	dd71      	ble.n	8009654 <__gethex+0x380>
 8009570:	1b45      	subs	r5, r0, r5
 8009572:	42ae      	cmp	r6, r5
 8009574:	dc34      	bgt.n	80095e0 <__gethex+0x30c>
 8009576:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800957a:	2b02      	cmp	r3, #2
 800957c:	d028      	beq.n	80095d0 <__gethex+0x2fc>
 800957e:	2b03      	cmp	r3, #3
 8009580:	d02a      	beq.n	80095d8 <__gethex+0x304>
 8009582:	2b01      	cmp	r3, #1
 8009584:	d115      	bne.n	80095b2 <__gethex+0x2de>
 8009586:	42ae      	cmp	r6, r5
 8009588:	d113      	bne.n	80095b2 <__gethex+0x2de>
 800958a:	2e01      	cmp	r6, #1
 800958c:	d10b      	bne.n	80095a6 <__gethex+0x2d2>
 800958e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009592:	9a06      	ldr	r2, [sp, #24]
 8009594:	2762      	movs	r7, #98	; 0x62
 8009596:	6013      	str	r3, [r2, #0]
 8009598:	2301      	movs	r3, #1
 800959a:	6123      	str	r3, [r4, #16]
 800959c:	f8c9 3000 	str.w	r3, [r9]
 80095a0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80095a2:	601c      	str	r4, [r3, #0]
 80095a4:	e728      	b.n	80093f8 <__gethex+0x124>
 80095a6:	4620      	mov	r0, r4
 80095a8:	1e71      	subs	r1, r6, #1
 80095aa:	f000 fe74 	bl	800a296 <__any_on>
 80095ae:	2800      	cmp	r0, #0
 80095b0:	d1ed      	bne.n	800958e <__gethex+0x2ba>
 80095b2:	4621      	mov	r1, r4
 80095b4:	9802      	ldr	r0, [sp, #8]
 80095b6:	f000 fa17 	bl	80099e8 <_Bfree>
 80095ba:	2300      	movs	r3, #0
 80095bc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80095be:	2750      	movs	r7, #80	; 0x50
 80095c0:	6013      	str	r3, [r2, #0]
 80095c2:	e719      	b.n	80093f8 <__gethex+0x124>
 80095c4:	0800c050 	.word	0x0800c050
 80095c8:	0800bfd4 	.word	0x0800bfd4
 80095cc:	0800bfe5 	.word	0x0800bfe5
 80095d0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d1ed      	bne.n	80095b2 <__gethex+0x2de>
 80095d6:	e7da      	b.n	800958e <__gethex+0x2ba>
 80095d8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d1d7      	bne.n	800958e <__gethex+0x2ba>
 80095de:	e7e8      	b.n	80095b2 <__gethex+0x2de>
 80095e0:	1e6f      	subs	r7, r5, #1
 80095e2:	f1ba 0f00 	cmp.w	sl, #0
 80095e6:	d132      	bne.n	800964e <__gethex+0x37a>
 80095e8:	b127      	cbz	r7, 80095f4 <__gethex+0x320>
 80095ea:	4639      	mov	r1, r7
 80095ec:	4620      	mov	r0, r4
 80095ee:	f000 fe52 	bl	800a296 <__any_on>
 80095f2:	4682      	mov	sl, r0
 80095f4:	2101      	movs	r1, #1
 80095f6:	117b      	asrs	r3, r7, #5
 80095f8:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80095fc:	f007 071f 	and.w	r7, r7, #31
 8009600:	fa01 f707 	lsl.w	r7, r1, r7
 8009604:	421f      	tst	r7, r3
 8009606:	f04f 0702 	mov.w	r7, #2
 800960a:	4629      	mov	r1, r5
 800960c:	4620      	mov	r0, r4
 800960e:	bf18      	it	ne
 8009610:	f04a 0a02 	orrne.w	sl, sl, #2
 8009614:	1b76      	subs	r6, r6, r5
 8009616:	f7ff fdf5 	bl	8009204 <rshift>
 800961a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800961e:	f1ba 0f00 	cmp.w	sl, #0
 8009622:	d048      	beq.n	80096b6 <__gethex+0x3e2>
 8009624:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009628:	2b02      	cmp	r3, #2
 800962a:	d015      	beq.n	8009658 <__gethex+0x384>
 800962c:	2b03      	cmp	r3, #3
 800962e:	d017      	beq.n	8009660 <__gethex+0x38c>
 8009630:	2b01      	cmp	r3, #1
 8009632:	d109      	bne.n	8009648 <__gethex+0x374>
 8009634:	f01a 0f02 	tst.w	sl, #2
 8009638:	d006      	beq.n	8009648 <__gethex+0x374>
 800963a:	f8d9 0000 	ldr.w	r0, [r9]
 800963e:	ea4a 0a00 	orr.w	sl, sl, r0
 8009642:	f01a 0f01 	tst.w	sl, #1
 8009646:	d10e      	bne.n	8009666 <__gethex+0x392>
 8009648:	f047 0710 	orr.w	r7, r7, #16
 800964c:	e033      	b.n	80096b6 <__gethex+0x3e2>
 800964e:	f04f 0a01 	mov.w	sl, #1
 8009652:	e7cf      	b.n	80095f4 <__gethex+0x320>
 8009654:	2701      	movs	r7, #1
 8009656:	e7e2      	b.n	800961e <__gethex+0x34a>
 8009658:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800965a:	f1c3 0301 	rsb	r3, r3, #1
 800965e:	9315      	str	r3, [sp, #84]	; 0x54
 8009660:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009662:	2b00      	cmp	r3, #0
 8009664:	d0f0      	beq.n	8009648 <__gethex+0x374>
 8009666:	f04f 0c00 	mov.w	ip, #0
 800966a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800966e:	f104 0314 	add.w	r3, r4, #20
 8009672:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009676:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800967a:	4618      	mov	r0, r3
 800967c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009680:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009684:	d01c      	beq.n	80096c0 <__gethex+0x3ec>
 8009686:	3201      	adds	r2, #1
 8009688:	6002      	str	r2, [r0, #0]
 800968a:	2f02      	cmp	r7, #2
 800968c:	f104 0314 	add.w	r3, r4, #20
 8009690:	d13d      	bne.n	800970e <__gethex+0x43a>
 8009692:	f8d8 2000 	ldr.w	r2, [r8]
 8009696:	3a01      	subs	r2, #1
 8009698:	42b2      	cmp	r2, r6
 800969a:	d10a      	bne.n	80096b2 <__gethex+0x3de>
 800969c:	2201      	movs	r2, #1
 800969e:	1171      	asrs	r1, r6, #5
 80096a0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80096a4:	f006 061f 	and.w	r6, r6, #31
 80096a8:	fa02 f606 	lsl.w	r6, r2, r6
 80096ac:	421e      	tst	r6, r3
 80096ae:	bf18      	it	ne
 80096b0:	4617      	movne	r7, r2
 80096b2:	f047 0720 	orr.w	r7, r7, #32
 80096b6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80096b8:	601c      	str	r4, [r3, #0]
 80096ba:	9b06      	ldr	r3, [sp, #24]
 80096bc:	601d      	str	r5, [r3, #0]
 80096be:	e69b      	b.n	80093f8 <__gethex+0x124>
 80096c0:	4299      	cmp	r1, r3
 80096c2:	f843 cc04 	str.w	ip, [r3, #-4]
 80096c6:	d8d8      	bhi.n	800967a <__gethex+0x3a6>
 80096c8:	68a3      	ldr	r3, [r4, #8]
 80096ca:	459b      	cmp	fp, r3
 80096cc:	db17      	blt.n	80096fe <__gethex+0x42a>
 80096ce:	6861      	ldr	r1, [r4, #4]
 80096d0:	9802      	ldr	r0, [sp, #8]
 80096d2:	3101      	adds	r1, #1
 80096d4:	f000 f948 	bl	8009968 <_Balloc>
 80096d8:	4681      	mov	r9, r0
 80096da:	b918      	cbnz	r0, 80096e4 <__gethex+0x410>
 80096dc:	4602      	mov	r2, r0
 80096de:	2184      	movs	r1, #132	; 0x84
 80096e0:	4b19      	ldr	r3, [pc, #100]	; (8009748 <__gethex+0x474>)
 80096e2:	e6ac      	b.n	800943e <__gethex+0x16a>
 80096e4:	6922      	ldr	r2, [r4, #16]
 80096e6:	f104 010c 	add.w	r1, r4, #12
 80096ea:	3202      	adds	r2, #2
 80096ec:	0092      	lsls	r2, r2, #2
 80096ee:	300c      	adds	r0, #12
 80096f0:	f000 f92c 	bl	800994c <memcpy>
 80096f4:	4621      	mov	r1, r4
 80096f6:	9802      	ldr	r0, [sp, #8]
 80096f8:	f000 f976 	bl	80099e8 <_Bfree>
 80096fc:	464c      	mov	r4, r9
 80096fe:	6923      	ldr	r3, [r4, #16]
 8009700:	1c5a      	adds	r2, r3, #1
 8009702:	6122      	str	r2, [r4, #16]
 8009704:	2201      	movs	r2, #1
 8009706:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800970a:	615a      	str	r2, [r3, #20]
 800970c:	e7bd      	b.n	800968a <__gethex+0x3b6>
 800970e:	6922      	ldr	r2, [r4, #16]
 8009710:	455a      	cmp	r2, fp
 8009712:	dd0b      	ble.n	800972c <__gethex+0x458>
 8009714:	2101      	movs	r1, #1
 8009716:	4620      	mov	r0, r4
 8009718:	f7ff fd74 	bl	8009204 <rshift>
 800971c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009720:	3501      	adds	r5, #1
 8009722:	42ab      	cmp	r3, r5
 8009724:	f6ff aed5 	blt.w	80094d2 <__gethex+0x1fe>
 8009728:	2701      	movs	r7, #1
 800972a:	e7c2      	b.n	80096b2 <__gethex+0x3de>
 800972c:	f016 061f 	ands.w	r6, r6, #31
 8009730:	d0fa      	beq.n	8009728 <__gethex+0x454>
 8009732:	449a      	add	sl, r3
 8009734:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8009738:	f000 fa0c 	bl	8009b54 <__hi0bits>
 800973c:	f1c6 0620 	rsb	r6, r6, #32
 8009740:	42b0      	cmp	r0, r6
 8009742:	dbe7      	blt.n	8009714 <__gethex+0x440>
 8009744:	e7f0      	b.n	8009728 <__gethex+0x454>
 8009746:	bf00      	nop
 8009748:	0800bfd4 	.word	0x0800bfd4

0800974c <L_shift>:
 800974c:	f1c2 0208 	rsb	r2, r2, #8
 8009750:	0092      	lsls	r2, r2, #2
 8009752:	b570      	push	{r4, r5, r6, lr}
 8009754:	f1c2 0620 	rsb	r6, r2, #32
 8009758:	6843      	ldr	r3, [r0, #4]
 800975a:	6804      	ldr	r4, [r0, #0]
 800975c:	fa03 f506 	lsl.w	r5, r3, r6
 8009760:	432c      	orrs	r4, r5
 8009762:	40d3      	lsrs	r3, r2
 8009764:	6004      	str	r4, [r0, #0]
 8009766:	f840 3f04 	str.w	r3, [r0, #4]!
 800976a:	4288      	cmp	r0, r1
 800976c:	d3f4      	bcc.n	8009758 <L_shift+0xc>
 800976e:	bd70      	pop	{r4, r5, r6, pc}

08009770 <__match>:
 8009770:	b530      	push	{r4, r5, lr}
 8009772:	6803      	ldr	r3, [r0, #0]
 8009774:	3301      	adds	r3, #1
 8009776:	f811 4b01 	ldrb.w	r4, [r1], #1
 800977a:	b914      	cbnz	r4, 8009782 <__match+0x12>
 800977c:	6003      	str	r3, [r0, #0]
 800977e:	2001      	movs	r0, #1
 8009780:	bd30      	pop	{r4, r5, pc}
 8009782:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009786:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800978a:	2d19      	cmp	r5, #25
 800978c:	bf98      	it	ls
 800978e:	3220      	addls	r2, #32
 8009790:	42a2      	cmp	r2, r4
 8009792:	d0f0      	beq.n	8009776 <__match+0x6>
 8009794:	2000      	movs	r0, #0
 8009796:	e7f3      	b.n	8009780 <__match+0x10>

08009798 <__hexnan>:
 8009798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800979c:	2500      	movs	r5, #0
 800979e:	680b      	ldr	r3, [r1, #0]
 80097a0:	4682      	mov	sl, r0
 80097a2:	115e      	asrs	r6, r3, #5
 80097a4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80097a8:	f013 031f 	ands.w	r3, r3, #31
 80097ac:	bf18      	it	ne
 80097ae:	3604      	addne	r6, #4
 80097b0:	1f37      	subs	r7, r6, #4
 80097b2:	4690      	mov	r8, r2
 80097b4:	46b9      	mov	r9, r7
 80097b6:	463c      	mov	r4, r7
 80097b8:	46ab      	mov	fp, r5
 80097ba:	b087      	sub	sp, #28
 80097bc:	6801      	ldr	r1, [r0, #0]
 80097be:	9301      	str	r3, [sp, #4]
 80097c0:	f846 5c04 	str.w	r5, [r6, #-4]
 80097c4:	9502      	str	r5, [sp, #8]
 80097c6:	784a      	ldrb	r2, [r1, #1]
 80097c8:	1c4b      	adds	r3, r1, #1
 80097ca:	9303      	str	r3, [sp, #12]
 80097cc:	b342      	cbz	r2, 8009820 <__hexnan+0x88>
 80097ce:	4610      	mov	r0, r2
 80097d0:	9105      	str	r1, [sp, #20]
 80097d2:	9204      	str	r2, [sp, #16]
 80097d4:	f7ff fd69 	bl	80092aa <__hexdig_fun>
 80097d8:	2800      	cmp	r0, #0
 80097da:	d14f      	bne.n	800987c <__hexnan+0xe4>
 80097dc:	9a04      	ldr	r2, [sp, #16]
 80097de:	9905      	ldr	r1, [sp, #20]
 80097e0:	2a20      	cmp	r2, #32
 80097e2:	d818      	bhi.n	8009816 <__hexnan+0x7e>
 80097e4:	9b02      	ldr	r3, [sp, #8]
 80097e6:	459b      	cmp	fp, r3
 80097e8:	dd13      	ble.n	8009812 <__hexnan+0x7a>
 80097ea:	454c      	cmp	r4, r9
 80097ec:	d206      	bcs.n	80097fc <__hexnan+0x64>
 80097ee:	2d07      	cmp	r5, #7
 80097f0:	dc04      	bgt.n	80097fc <__hexnan+0x64>
 80097f2:	462a      	mov	r2, r5
 80097f4:	4649      	mov	r1, r9
 80097f6:	4620      	mov	r0, r4
 80097f8:	f7ff ffa8 	bl	800974c <L_shift>
 80097fc:	4544      	cmp	r4, r8
 80097fe:	d950      	bls.n	80098a2 <__hexnan+0x10a>
 8009800:	2300      	movs	r3, #0
 8009802:	f1a4 0904 	sub.w	r9, r4, #4
 8009806:	f844 3c04 	str.w	r3, [r4, #-4]
 800980a:	461d      	mov	r5, r3
 800980c:	464c      	mov	r4, r9
 800980e:	f8cd b008 	str.w	fp, [sp, #8]
 8009812:	9903      	ldr	r1, [sp, #12]
 8009814:	e7d7      	b.n	80097c6 <__hexnan+0x2e>
 8009816:	2a29      	cmp	r2, #41	; 0x29
 8009818:	d156      	bne.n	80098c8 <__hexnan+0x130>
 800981a:	3102      	adds	r1, #2
 800981c:	f8ca 1000 	str.w	r1, [sl]
 8009820:	f1bb 0f00 	cmp.w	fp, #0
 8009824:	d050      	beq.n	80098c8 <__hexnan+0x130>
 8009826:	454c      	cmp	r4, r9
 8009828:	d206      	bcs.n	8009838 <__hexnan+0xa0>
 800982a:	2d07      	cmp	r5, #7
 800982c:	dc04      	bgt.n	8009838 <__hexnan+0xa0>
 800982e:	462a      	mov	r2, r5
 8009830:	4649      	mov	r1, r9
 8009832:	4620      	mov	r0, r4
 8009834:	f7ff ff8a 	bl	800974c <L_shift>
 8009838:	4544      	cmp	r4, r8
 800983a:	d934      	bls.n	80098a6 <__hexnan+0x10e>
 800983c:	4623      	mov	r3, r4
 800983e:	f1a8 0204 	sub.w	r2, r8, #4
 8009842:	f853 1b04 	ldr.w	r1, [r3], #4
 8009846:	429f      	cmp	r7, r3
 8009848:	f842 1f04 	str.w	r1, [r2, #4]!
 800984c:	d2f9      	bcs.n	8009842 <__hexnan+0xaa>
 800984e:	1b3b      	subs	r3, r7, r4
 8009850:	f023 0303 	bic.w	r3, r3, #3
 8009854:	3304      	adds	r3, #4
 8009856:	3401      	adds	r4, #1
 8009858:	3e03      	subs	r6, #3
 800985a:	42b4      	cmp	r4, r6
 800985c:	bf88      	it	hi
 800985e:	2304      	movhi	r3, #4
 8009860:	2200      	movs	r2, #0
 8009862:	4443      	add	r3, r8
 8009864:	f843 2b04 	str.w	r2, [r3], #4
 8009868:	429f      	cmp	r7, r3
 800986a:	d2fb      	bcs.n	8009864 <__hexnan+0xcc>
 800986c:	683b      	ldr	r3, [r7, #0]
 800986e:	b91b      	cbnz	r3, 8009878 <__hexnan+0xe0>
 8009870:	4547      	cmp	r7, r8
 8009872:	d127      	bne.n	80098c4 <__hexnan+0x12c>
 8009874:	2301      	movs	r3, #1
 8009876:	603b      	str	r3, [r7, #0]
 8009878:	2005      	movs	r0, #5
 800987a:	e026      	b.n	80098ca <__hexnan+0x132>
 800987c:	3501      	adds	r5, #1
 800987e:	2d08      	cmp	r5, #8
 8009880:	f10b 0b01 	add.w	fp, fp, #1
 8009884:	dd06      	ble.n	8009894 <__hexnan+0xfc>
 8009886:	4544      	cmp	r4, r8
 8009888:	d9c3      	bls.n	8009812 <__hexnan+0x7a>
 800988a:	2300      	movs	r3, #0
 800988c:	2501      	movs	r5, #1
 800988e:	f844 3c04 	str.w	r3, [r4, #-4]
 8009892:	3c04      	subs	r4, #4
 8009894:	6822      	ldr	r2, [r4, #0]
 8009896:	f000 000f 	and.w	r0, r0, #15
 800989a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800989e:	6022      	str	r2, [r4, #0]
 80098a0:	e7b7      	b.n	8009812 <__hexnan+0x7a>
 80098a2:	2508      	movs	r5, #8
 80098a4:	e7b5      	b.n	8009812 <__hexnan+0x7a>
 80098a6:	9b01      	ldr	r3, [sp, #4]
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d0df      	beq.n	800986c <__hexnan+0xd4>
 80098ac:	f04f 32ff 	mov.w	r2, #4294967295
 80098b0:	f1c3 0320 	rsb	r3, r3, #32
 80098b4:	fa22 f303 	lsr.w	r3, r2, r3
 80098b8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80098bc:	401a      	ands	r2, r3
 80098be:	f846 2c04 	str.w	r2, [r6, #-4]
 80098c2:	e7d3      	b.n	800986c <__hexnan+0xd4>
 80098c4:	3f04      	subs	r7, #4
 80098c6:	e7d1      	b.n	800986c <__hexnan+0xd4>
 80098c8:	2004      	movs	r0, #4
 80098ca:	b007      	add	sp, #28
 80098cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080098d0 <_localeconv_r>:
 80098d0:	4800      	ldr	r0, [pc, #0]	; (80098d4 <_localeconv_r+0x4>)
 80098d2:	4770      	bx	lr
 80098d4:	20000164 	.word	0x20000164

080098d8 <_lseek_r>:
 80098d8:	b538      	push	{r3, r4, r5, lr}
 80098da:	4604      	mov	r4, r0
 80098dc:	4608      	mov	r0, r1
 80098de:	4611      	mov	r1, r2
 80098e0:	2200      	movs	r2, #0
 80098e2:	4d05      	ldr	r5, [pc, #20]	; (80098f8 <_lseek_r+0x20>)
 80098e4:	602a      	str	r2, [r5, #0]
 80098e6:	461a      	mov	r2, r3
 80098e8:	f7f9 f8f4 	bl	8002ad4 <_lseek>
 80098ec:	1c43      	adds	r3, r0, #1
 80098ee:	d102      	bne.n	80098f6 <_lseek_r+0x1e>
 80098f0:	682b      	ldr	r3, [r5, #0]
 80098f2:	b103      	cbz	r3, 80098f6 <_lseek_r+0x1e>
 80098f4:	6023      	str	r3, [r4, #0]
 80098f6:	bd38      	pop	{r3, r4, r5, pc}
 80098f8:	20000418 	.word	0x20000418

080098fc <malloc>:
 80098fc:	4b02      	ldr	r3, [pc, #8]	; (8009908 <malloc+0xc>)
 80098fe:	4601      	mov	r1, r0
 8009900:	6818      	ldr	r0, [r3, #0]
 8009902:	f000 bd43 	b.w	800a38c <_malloc_r>
 8009906:	bf00      	nop
 8009908:	2000000c 	.word	0x2000000c

0800990c <__ascii_mbtowc>:
 800990c:	b082      	sub	sp, #8
 800990e:	b901      	cbnz	r1, 8009912 <__ascii_mbtowc+0x6>
 8009910:	a901      	add	r1, sp, #4
 8009912:	b142      	cbz	r2, 8009926 <__ascii_mbtowc+0x1a>
 8009914:	b14b      	cbz	r3, 800992a <__ascii_mbtowc+0x1e>
 8009916:	7813      	ldrb	r3, [r2, #0]
 8009918:	600b      	str	r3, [r1, #0]
 800991a:	7812      	ldrb	r2, [r2, #0]
 800991c:	1e10      	subs	r0, r2, #0
 800991e:	bf18      	it	ne
 8009920:	2001      	movne	r0, #1
 8009922:	b002      	add	sp, #8
 8009924:	4770      	bx	lr
 8009926:	4610      	mov	r0, r2
 8009928:	e7fb      	b.n	8009922 <__ascii_mbtowc+0x16>
 800992a:	f06f 0001 	mvn.w	r0, #1
 800992e:	e7f8      	b.n	8009922 <__ascii_mbtowc+0x16>

08009930 <memchr>:
 8009930:	4603      	mov	r3, r0
 8009932:	b510      	push	{r4, lr}
 8009934:	b2c9      	uxtb	r1, r1
 8009936:	4402      	add	r2, r0
 8009938:	4293      	cmp	r3, r2
 800993a:	4618      	mov	r0, r3
 800993c:	d101      	bne.n	8009942 <memchr+0x12>
 800993e:	2000      	movs	r0, #0
 8009940:	e003      	b.n	800994a <memchr+0x1a>
 8009942:	7804      	ldrb	r4, [r0, #0]
 8009944:	3301      	adds	r3, #1
 8009946:	428c      	cmp	r4, r1
 8009948:	d1f6      	bne.n	8009938 <memchr+0x8>
 800994a:	bd10      	pop	{r4, pc}

0800994c <memcpy>:
 800994c:	440a      	add	r2, r1
 800994e:	4291      	cmp	r1, r2
 8009950:	f100 33ff 	add.w	r3, r0, #4294967295
 8009954:	d100      	bne.n	8009958 <memcpy+0xc>
 8009956:	4770      	bx	lr
 8009958:	b510      	push	{r4, lr}
 800995a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800995e:	4291      	cmp	r1, r2
 8009960:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009964:	d1f9      	bne.n	800995a <memcpy+0xe>
 8009966:	bd10      	pop	{r4, pc}

08009968 <_Balloc>:
 8009968:	b570      	push	{r4, r5, r6, lr}
 800996a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800996c:	4604      	mov	r4, r0
 800996e:	460d      	mov	r5, r1
 8009970:	b976      	cbnz	r6, 8009990 <_Balloc+0x28>
 8009972:	2010      	movs	r0, #16
 8009974:	f7ff ffc2 	bl	80098fc <malloc>
 8009978:	4602      	mov	r2, r0
 800997a:	6260      	str	r0, [r4, #36]	; 0x24
 800997c:	b920      	cbnz	r0, 8009988 <_Balloc+0x20>
 800997e:	2166      	movs	r1, #102	; 0x66
 8009980:	4b17      	ldr	r3, [pc, #92]	; (80099e0 <_Balloc+0x78>)
 8009982:	4818      	ldr	r0, [pc, #96]	; (80099e4 <_Balloc+0x7c>)
 8009984:	f001 fb0e 	bl	800afa4 <__assert_func>
 8009988:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800998c:	6006      	str	r6, [r0, #0]
 800998e:	60c6      	str	r6, [r0, #12]
 8009990:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009992:	68f3      	ldr	r3, [r6, #12]
 8009994:	b183      	cbz	r3, 80099b8 <_Balloc+0x50>
 8009996:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009998:	68db      	ldr	r3, [r3, #12]
 800999a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800999e:	b9b8      	cbnz	r0, 80099d0 <_Balloc+0x68>
 80099a0:	2101      	movs	r1, #1
 80099a2:	fa01 f605 	lsl.w	r6, r1, r5
 80099a6:	1d72      	adds	r2, r6, #5
 80099a8:	4620      	mov	r0, r4
 80099aa:	0092      	lsls	r2, r2, #2
 80099ac:	f000 fc94 	bl	800a2d8 <_calloc_r>
 80099b0:	b160      	cbz	r0, 80099cc <_Balloc+0x64>
 80099b2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80099b6:	e00e      	b.n	80099d6 <_Balloc+0x6e>
 80099b8:	2221      	movs	r2, #33	; 0x21
 80099ba:	2104      	movs	r1, #4
 80099bc:	4620      	mov	r0, r4
 80099be:	f000 fc8b 	bl	800a2d8 <_calloc_r>
 80099c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80099c4:	60f0      	str	r0, [r6, #12]
 80099c6:	68db      	ldr	r3, [r3, #12]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d1e4      	bne.n	8009996 <_Balloc+0x2e>
 80099cc:	2000      	movs	r0, #0
 80099ce:	bd70      	pop	{r4, r5, r6, pc}
 80099d0:	6802      	ldr	r2, [r0, #0]
 80099d2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80099d6:	2300      	movs	r3, #0
 80099d8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80099dc:	e7f7      	b.n	80099ce <_Balloc+0x66>
 80099de:	bf00      	nop
 80099e0:	0800bf5e 	.word	0x0800bf5e
 80099e4:	0800c064 	.word	0x0800c064

080099e8 <_Bfree>:
 80099e8:	b570      	push	{r4, r5, r6, lr}
 80099ea:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80099ec:	4605      	mov	r5, r0
 80099ee:	460c      	mov	r4, r1
 80099f0:	b976      	cbnz	r6, 8009a10 <_Bfree+0x28>
 80099f2:	2010      	movs	r0, #16
 80099f4:	f7ff ff82 	bl	80098fc <malloc>
 80099f8:	4602      	mov	r2, r0
 80099fa:	6268      	str	r0, [r5, #36]	; 0x24
 80099fc:	b920      	cbnz	r0, 8009a08 <_Bfree+0x20>
 80099fe:	218a      	movs	r1, #138	; 0x8a
 8009a00:	4b08      	ldr	r3, [pc, #32]	; (8009a24 <_Bfree+0x3c>)
 8009a02:	4809      	ldr	r0, [pc, #36]	; (8009a28 <_Bfree+0x40>)
 8009a04:	f001 face 	bl	800afa4 <__assert_func>
 8009a08:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009a0c:	6006      	str	r6, [r0, #0]
 8009a0e:	60c6      	str	r6, [r0, #12]
 8009a10:	b13c      	cbz	r4, 8009a22 <_Bfree+0x3a>
 8009a12:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009a14:	6862      	ldr	r2, [r4, #4]
 8009a16:	68db      	ldr	r3, [r3, #12]
 8009a18:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009a1c:	6021      	str	r1, [r4, #0]
 8009a1e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009a22:	bd70      	pop	{r4, r5, r6, pc}
 8009a24:	0800bf5e 	.word	0x0800bf5e
 8009a28:	0800c064 	.word	0x0800c064

08009a2c <__multadd>:
 8009a2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a30:	4698      	mov	r8, r3
 8009a32:	460c      	mov	r4, r1
 8009a34:	2300      	movs	r3, #0
 8009a36:	690e      	ldr	r6, [r1, #16]
 8009a38:	4607      	mov	r7, r0
 8009a3a:	f101 0014 	add.w	r0, r1, #20
 8009a3e:	6805      	ldr	r5, [r0, #0]
 8009a40:	3301      	adds	r3, #1
 8009a42:	b2a9      	uxth	r1, r5
 8009a44:	fb02 8101 	mla	r1, r2, r1, r8
 8009a48:	0c2d      	lsrs	r5, r5, #16
 8009a4a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8009a4e:	fb02 c505 	mla	r5, r2, r5, ip
 8009a52:	b289      	uxth	r1, r1
 8009a54:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8009a58:	429e      	cmp	r6, r3
 8009a5a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8009a5e:	f840 1b04 	str.w	r1, [r0], #4
 8009a62:	dcec      	bgt.n	8009a3e <__multadd+0x12>
 8009a64:	f1b8 0f00 	cmp.w	r8, #0
 8009a68:	d022      	beq.n	8009ab0 <__multadd+0x84>
 8009a6a:	68a3      	ldr	r3, [r4, #8]
 8009a6c:	42b3      	cmp	r3, r6
 8009a6e:	dc19      	bgt.n	8009aa4 <__multadd+0x78>
 8009a70:	6861      	ldr	r1, [r4, #4]
 8009a72:	4638      	mov	r0, r7
 8009a74:	3101      	adds	r1, #1
 8009a76:	f7ff ff77 	bl	8009968 <_Balloc>
 8009a7a:	4605      	mov	r5, r0
 8009a7c:	b928      	cbnz	r0, 8009a8a <__multadd+0x5e>
 8009a7e:	4602      	mov	r2, r0
 8009a80:	21b5      	movs	r1, #181	; 0xb5
 8009a82:	4b0d      	ldr	r3, [pc, #52]	; (8009ab8 <__multadd+0x8c>)
 8009a84:	480d      	ldr	r0, [pc, #52]	; (8009abc <__multadd+0x90>)
 8009a86:	f001 fa8d 	bl	800afa4 <__assert_func>
 8009a8a:	6922      	ldr	r2, [r4, #16]
 8009a8c:	f104 010c 	add.w	r1, r4, #12
 8009a90:	3202      	adds	r2, #2
 8009a92:	0092      	lsls	r2, r2, #2
 8009a94:	300c      	adds	r0, #12
 8009a96:	f7ff ff59 	bl	800994c <memcpy>
 8009a9a:	4621      	mov	r1, r4
 8009a9c:	4638      	mov	r0, r7
 8009a9e:	f7ff ffa3 	bl	80099e8 <_Bfree>
 8009aa2:	462c      	mov	r4, r5
 8009aa4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8009aa8:	3601      	adds	r6, #1
 8009aaa:	f8c3 8014 	str.w	r8, [r3, #20]
 8009aae:	6126      	str	r6, [r4, #16]
 8009ab0:	4620      	mov	r0, r4
 8009ab2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ab6:	bf00      	nop
 8009ab8:	0800bfd4 	.word	0x0800bfd4
 8009abc:	0800c064 	.word	0x0800c064

08009ac0 <__s2b>:
 8009ac0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ac4:	4615      	mov	r5, r2
 8009ac6:	2209      	movs	r2, #9
 8009ac8:	461f      	mov	r7, r3
 8009aca:	3308      	adds	r3, #8
 8009acc:	460c      	mov	r4, r1
 8009ace:	fb93 f3f2 	sdiv	r3, r3, r2
 8009ad2:	4606      	mov	r6, r0
 8009ad4:	2201      	movs	r2, #1
 8009ad6:	2100      	movs	r1, #0
 8009ad8:	429a      	cmp	r2, r3
 8009ada:	db09      	blt.n	8009af0 <__s2b+0x30>
 8009adc:	4630      	mov	r0, r6
 8009ade:	f7ff ff43 	bl	8009968 <_Balloc>
 8009ae2:	b940      	cbnz	r0, 8009af6 <__s2b+0x36>
 8009ae4:	4602      	mov	r2, r0
 8009ae6:	21ce      	movs	r1, #206	; 0xce
 8009ae8:	4b18      	ldr	r3, [pc, #96]	; (8009b4c <__s2b+0x8c>)
 8009aea:	4819      	ldr	r0, [pc, #100]	; (8009b50 <__s2b+0x90>)
 8009aec:	f001 fa5a 	bl	800afa4 <__assert_func>
 8009af0:	0052      	lsls	r2, r2, #1
 8009af2:	3101      	adds	r1, #1
 8009af4:	e7f0      	b.n	8009ad8 <__s2b+0x18>
 8009af6:	9b08      	ldr	r3, [sp, #32]
 8009af8:	2d09      	cmp	r5, #9
 8009afa:	6143      	str	r3, [r0, #20]
 8009afc:	f04f 0301 	mov.w	r3, #1
 8009b00:	6103      	str	r3, [r0, #16]
 8009b02:	dd16      	ble.n	8009b32 <__s2b+0x72>
 8009b04:	f104 0909 	add.w	r9, r4, #9
 8009b08:	46c8      	mov	r8, r9
 8009b0a:	442c      	add	r4, r5
 8009b0c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009b10:	4601      	mov	r1, r0
 8009b12:	220a      	movs	r2, #10
 8009b14:	4630      	mov	r0, r6
 8009b16:	3b30      	subs	r3, #48	; 0x30
 8009b18:	f7ff ff88 	bl	8009a2c <__multadd>
 8009b1c:	45a0      	cmp	r8, r4
 8009b1e:	d1f5      	bne.n	8009b0c <__s2b+0x4c>
 8009b20:	f1a5 0408 	sub.w	r4, r5, #8
 8009b24:	444c      	add	r4, r9
 8009b26:	1b2d      	subs	r5, r5, r4
 8009b28:	1963      	adds	r3, r4, r5
 8009b2a:	42bb      	cmp	r3, r7
 8009b2c:	db04      	blt.n	8009b38 <__s2b+0x78>
 8009b2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b32:	2509      	movs	r5, #9
 8009b34:	340a      	adds	r4, #10
 8009b36:	e7f6      	b.n	8009b26 <__s2b+0x66>
 8009b38:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009b3c:	4601      	mov	r1, r0
 8009b3e:	220a      	movs	r2, #10
 8009b40:	4630      	mov	r0, r6
 8009b42:	3b30      	subs	r3, #48	; 0x30
 8009b44:	f7ff ff72 	bl	8009a2c <__multadd>
 8009b48:	e7ee      	b.n	8009b28 <__s2b+0x68>
 8009b4a:	bf00      	nop
 8009b4c:	0800bfd4 	.word	0x0800bfd4
 8009b50:	0800c064 	.word	0x0800c064

08009b54 <__hi0bits>:
 8009b54:	0c02      	lsrs	r2, r0, #16
 8009b56:	0412      	lsls	r2, r2, #16
 8009b58:	4603      	mov	r3, r0
 8009b5a:	b9ca      	cbnz	r2, 8009b90 <__hi0bits+0x3c>
 8009b5c:	0403      	lsls	r3, r0, #16
 8009b5e:	2010      	movs	r0, #16
 8009b60:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009b64:	bf04      	itt	eq
 8009b66:	021b      	lsleq	r3, r3, #8
 8009b68:	3008      	addeq	r0, #8
 8009b6a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8009b6e:	bf04      	itt	eq
 8009b70:	011b      	lsleq	r3, r3, #4
 8009b72:	3004      	addeq	r0, #4
 8009b74:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009b78:	bf04      	itt	eq
 8009b7a:	009b      	lsleq	r3, r3, #2
 8009b7c:	3002      	addeq	r0, #2
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	db05      	blt.n	8009b8e <__hi0bits+0x3a>
 8009b82:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8009b86:	f100 0001 	add.w	r0, r0, #1
 8009b8a:	bf08      	it	eq
 8009b8c:	2020      	moveq	r0, #32
 8009b8e:	4770      	bx	lr
 8009b90:	2000      	movs	r0, #0
 8009b92:	e7e5      	b.n	8009b60 <__hi0bits+0xc>

08009b94 <__lo0bits>:
 8009b94:	6803      	ldr	r3, [r0, #0]
 8009b96:	4602      	mov	r2, r0
 8009b98:	f013 0007 	ands.w	r0, r3, #7
 8009b9c:	d00b      	beq.n	8009bb6 <__lo0bits+0x22>
 8009b9e:	07d9      	lsls	r1, r3, #31
 8009ba0:	d422      	bmi.n	8009be8 <__lo0bits+0x54>
 8009ba2:	0798      	lsls	r0, r3, #30
 8009ba4:	bf49      	itett	mi
 8009ba6:	085b      	lsrmi	r3, r3, #1
 8009ba8:	089b      	lsrpl	r3, r3, #2
 8009baa:	2001      	movmi	r0, #1
 8009bac:	6013      	strmi	r3, [r2, #0]
 8009bae:	bf5c      	itt	pl
 8009bb0:	2002      	movpl	r0, #2
 8009bb2:	6013      	strpl	r3, [r2, #0]
 8009bb4:	4770      	bx	lr
 8009bb6:	b299      	uxth	r1, r3
 8009bb8:	b909      	cbnz	r1, 8009bbe <__lo0bits+0x2a>
 8009bba:	2010      	movs	r0, #16
 8009bbc:	0c1b      	lsrs	r3, r3, #16
 8009bbe:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009bc2:	bf04      	itt	eq
 8009bc4:	0a1b      	lsreq	r3, r3, #8
 8009bc6:	3008      	addeq	r0, #8
 8009bc8:	0719      	lsls	r1, r3, #28
 8009bca:	bf04      	itt	eq
 8009bcc:	091b      	lsreq	r3, r3, #4
 8009bce:	3004      	addeq	r0, #4
 8009bd0:	0799      	lsls	r1, r3, #30
 8009bd2:	bf04      	itt	eq
 8009bd4:	089b      	lsreq	r3, r3, #2
 8009bd6:	3002      	addeq	r0, #2
 8009bd8:	07d9      	lsls	r1, r3, #31
 8009bda:	d403      	bmi.n	8009be4 <__lo0bits+0x50>
 8009bdc:	085b      	lsrs	r3, r3, #1
 8009bde:	f100 0001 	add.w	r0, r0, #1
 8009be2:	d003      	beq.n	8009bec <__lo0bits+0x58>
 8009be4:	6013      	str	r3, [r2, #0]
 8009be6:	4770      	bx	lr
 8009be8:	2000      	movs	r0, #0
 8009bea:	4770      	bx	lr
 8009bec:	2020      	movs	r0, #32
 8009bee:	4770      	bx	lr

08009bf0 <__i2b>:
 8009bf0:	b510      	push	{r4, lr}
 8009bf2:	460c      	mov	r4, r1
 8009bf4:	2101      	movs	r1, #1
 8009bf6:	f7ff feb7 	bl	8009968 <_Balloc>
 8009bfa:	4602      	mov	r2, r0
 8009bfc:	b928      	cbnz	r0, 8009c0a <__i2b+0x1a>
 8009bfe:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009c02:	4b04      	ldr	r3, [pc, #16]	; (8009c14 <__i2b+0x24>)
 8009c04:	4804      	ldr	r0, [pc, #16]	; (8009c18 <__i2b+0x28>)
 8009c06:	f001 f9cd 	bl	800afa4 <__assert_func>
 8009c0a:	2301      	movs	r3, #1
 8009c0c:	6144      	str	r4, [r0, #20]
 8009c0e:	6103      	str	r3, [r0, #16]
 8009c10:	bd10      	pop	{r4, pc}
 8009c12:	bf00      	nop
 8009c14:	0800bfd4 	.word	0x0800bfd4
 8009c18:	0800c064 	.word	0x0800c064

08009c1c <__multiply>:
 8009c1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c20:	4614      	mov	r4, r2
 8009c22:	690a      	ldr	r2, [r1, #16]
 8009c24:	6923      	ldr	r3, [r4, #16]
 8009c26:	460d      	mov	r5, r1
 8009c28:	429a      	cmp	r2, r3
 8009c2a:	bfbe      	ittt	lt
 8009c2c:	460b      	movlt	r3, r1
 8009c2e:	4625      	movlt	r5, r4
 8009c30:	461c      	movlt	r4, r3
 8009c32:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8009c36:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009c3a:	68ab      	ldr	r3, [r5, #8]
 8009c3c:	6869      	ldr	r1, [r5, #4]
 8009c3e:	eb0a 0709 	add.w	r7, sl, r9
 8009c42:	42bb      	cmp	r3, r7
 8009c44:	b085      	sub	sp, #20
 8009c46:	bfb8      	it	lt
 8009c48:	3101      	addlt	r1, #1
 8009c4a:	f7ff fe8d 	bl	8009968 <_Balloc>
 8009c4e:	b930      	cbnz	r0, 8009c5e <__multiply+0x42>
 8009c50:	4602      	mov	r2, r0
 8009c52:	f240 115d 	movw	r1, #349	; 0x15d
 8009c56:	4b41      	ldr	r3, [pc, #260]	; (8009d5c <__multiply+0x140>)
 8009c58:	4841      	ldr	r0, [pc, #260]	; (8009d60 <__multiply+0x144>)
 8009c5a:	f001 f9a3 	bl	800afa4 <__assert_func>
 8009c5e:	f100 0614 	add.w	r6, r0, #20
 8009c62:	4633      	mov	r3, r6
 8009c64:	2200      	movs	r2, #0
 8009c66:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8009c6a:	4543      	cmp	r3, r8
 8009c6c:	d31e      	bcc.n	8009cac <__multiply+0x90>
 8009c6e:	f105 0c14 	add.w	ip, r5, #20
 8009c72:	f104 0314 	add.w	r3, r4, #20
 8009c76:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8009c7a:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8009c7e:	9202      	str	r2, [sp, #8]
 8009c80:	ebac 0205 	sub.w	r2, ip, r5
 8009c84:	3a15      	subs	r2, #21
 8009c86:	f022 0203 	bic.w	r2, r2, #3
 8009c8a:	3204      	adds	r2, #4
 8009c8c:	f105 0115 	add.w	r1, r5, #21
 8009c90:	458c      	cmp	ip, r1
 8009c92:	bf38      	it	cc
 8009c94:	2204      	movcc	r2, #4
 8009c96:	9201      	str	r2, [sp, #4]
 8009c98:	9a02      	ldr	r2, [sp, #8]
 8009c9a:	9303      	str	r3, [sp, #12]
 8009c9c:	429a      	cmp	r2, r3
 8009c9e:	d808      	bhi.n	8009cb2 <__multiply+0x96>
 8009ca0:	2f00      	cmp	r7, #0
 8009ca2:	dc55      	bgt.n	8009d50 <__multiply+0x134>
 8009ca4:	6107      	str	r7, [r0, #16]
 8009ca6:	b005      	add	sp, #20
 8009ca8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cac:	f843 2b04 	str.w	r2, [r3], #4
 8009cb0:	e7db      	b.n	8009c6a <__multiply+0x4e>
 8009cb2:	f8b3 a000 	ldrh.w	sl, [r3]
 8009cb6:	f1ba 0f00 	cmp.w	sl, #0
 8009cba:	d020      	beq.n	8009cfe <__multiply+0xe2>
 8009cbc:	46b1      	mov	r9, r6
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	f105 0e14 	add.w	lr, r5, #20
 8009cc4:	f85e 4b04 	ldr.w	r4, [lr], #4
 8009cc8:	f8d9 b000 	ldr.w	fp, [r9]
 8009ccc:	b2a1      	uxth	r1, r4
 8009cce:	fa1f fb8b 	uxth.w	fp, fp
 8009cd2:	fb0a b101 	mla	r1, sl, r1, fp
 8009cd6:	4411      	add	r1, r2
 8009cd8:	f8d9 2000 	ldr.w	r2, [r9]
 8009cdc:	0c24      	lsrs	r4, r4, #16
 8009cde:	0c12      	lsrs	r2, r2, #16
 8009ce0:	fb0a 2404 	mla	r4, sl, r4, r2
 8009ce4:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8009ce8:	b289      	uxth	r1, r1
 8009cea:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009cee:	45f4      	cmp	ip, lr
 8009cf0:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8009cf4:	f849 1b04 	str.w	r1, [r9], #4
 8009cf8:	d8e4      	bhi.n	8009cc4 <__multiply+0xa8>
 8009cfa:	9901      	ldr	r1, [sp, #4]
 8009cfc:	5072      	str	r2, [r6, r1]
 8009cfe:	9a03      	ldr	r2, [sp, #12]
 8009d00:	3304      	adds	r3, #4
 8009d02:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009d06:	f1b9 0f00 	cmp.w	r9, #0
 8009d0a:	d01f      	beq.n	8009d4c <__multiply+0x130>
 8009d0c:	46b6      	mov	lr, r6
 8009d0e:	f04f 0a00 	mov.w	sl, #0
 8009d12:	6834      	ldr	r4, [r6, #0]
 8009d14:	f105 0114 	add.w	r1, r5, #20
 8009d18:	880a      	ldrh	r2, [r1, #0]
 8009d1a:	f8be b002 	ldrh.w	fp, [lr, #2]
 8009d1e:	b2a4      	uxth	r4, r4
 8009d20:	fb09 b202 	mla	r2, r9, r2, fp
 8009d24:	4492      	add	sl, r2
 8009d26:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8009d2a:	f84e 4b04 	str.w	r4, [lr], #4
 8009d2e:	f851 4b04 	ldr.w	r4, [r1], #4
 8009d32:	f8be 2000 	ldrh.w	r2, [lr]
 8009d36:	0c24      	lsrs	r4, r4, #16
 8009d38:	fb09 2404 	mla	r4, r9, r4, r2
 8009d3c:	458c      	cmp	ip, r1
 8009d3e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8009d42:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009d46:	d8e7      	bhi.n	8009d18 <__multiply+0xfc>
 8009d48:	9a01      	ldr	r2, [sp, #4]
 8009d4a:	50b4      	str	r4, [r6, r2]
 8009d4c:	3604      	adds	r6, #4
 8009d4e:	e7a3      	b.n	8009c98 <__multiply+0x7c>
 8009d50:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d1a5      	bne.n	8009ca4 <__multiply+0x88>
 8009d58:	3f01      	subs	r7, #1
 8009d5a:	e7a1      	b.n	8009ca0 <__multiply+0x84>
 8009d5c:	0800bfd4 	.word	0x0800bfd4
 8009d60:	0800c064 	.word	0x0800c064

08009d64 <__pow5mult>:
 8009d64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d68:	4615      	mov	r5, r2
 8009d6a:	f012 0203 	ands.w	r2, r2, #3
 8009d6e:	4606      	mov	r6, r0
 8009d70:	460f      	mov	r7, r1
 8009d72:	d007      	beq.n	8009d84 <__pow5mult+0x20>
 8009d74:	4c25      	ldr	r4, [pc, #148]	; (8009e0c <__pow5mult+0xa8>)
 8009d76:	3a01      	subs	r2, #1
 8009d78:	2300      	movs	r3, #0
 8009d7a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009d7e:	f7ff fe55 	bl	8009a2c <__multadd>
 8009d82:	4607      	mov	r7, r0
 8009d84:	10ad      	asrs	r5, r5, #2
 8009d86:	d03d      	beq.n	8009e04 <__pow5mult+0xa0>
 8009d88:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009d8a:	b97c      	cbnz	r4, 8009dac <__pow5mult+0x48>
 8009d8c:	2010      	movs	r0, #16
 8009d8e:	f7ff fdb5 	bl	80098fc <malloc>
 8009d92:	4602      	mov	r2, r0
 8009d94:	6270      	str	r0, [r6, #36]	; 0x24
 8009d96:	b928      	cbnz	r0, 8009da4 <__pow5mult+0x40>
 8009d98:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009d9c:	4b1c      	ldr	r3, [pc, #112]	; (8009e10 <__pow5mult+0xac>)
 8009d9e:	481d      	ldr	r0, [pc, #116]	; (8009e14 <__pow5mult+0xb0>)
 8009da0:	f001 f900 	bl	800afa4 <__assert_func>
 8009da4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009da8:	6004      	str	r4, [r0, #0]
 8009daa:	60c4      	str	r4, [r0, #12]
 8009dac:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009db0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009db4:	b94c      	cbnz	r4, 8009dca <__pow5mult+0x66>
 8009db6:	f240 2171 	movw	r1, #625	; 0x271
 8009dba:	4630      	mov	r0, r6
 8009dbc:	f7ff ff18 	bl	8009bf0 <__i2b>
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	4604      	mov	r4, r0
 8009dc4:	f8c8 0008 	str.w	r0, [r8, #8]
 8009dc8:	6003      	str	r3, [r0, #0]
 8009dca:	f04f 0900 	mov.w	r9, #0
 8009dce:	07eb      	lsls	r3, r5, #31
 8009dd0:	d50a      	bpl.n	8009de8 <__pow5mult+0x84>
 8009dd2:	4639      	mov	r1, r7
 8009dd4:	4622      	mov	r2, r4
 8009dd6:	4630      	mov	r0, r6
 8009dd8:	f7ff ff20 	bl	8009c1c <__multiply>
 8009ddc:	4680      	mov	r8, r0
 8009dde:	4639      	mov	r1, r7
 8009de0:	4630      	mov	r0, r6
 8009de2:	f7ff fe01 	bl	80099e8 <_Bfree>
 8009de6:	4647      	mov	r7, r8
 8009de8:	106d      	asrs	r5, r5, #1
 8009dea:	d00b      	beq.n	8009e04 <__pow5mult+0xa0>
 8009dec:	6820      	ldr	r0, [r4, #0]
 8009dee:	b938      	cbnz	r0, 8009e00 <__pow5mult+0x9c>
 8009df0:	4622      	mov	r2, r4
 8009df2:	4621      	mov	r1, r4
 8009df4:	4630      	mov	r0, r6
 8009df6:	f7ff ff11 	bl	8009c1c <__multiply>
 8009dfa:	6020      	str	r0, [r4, #0]
 8009dfc:	f8c0 9000 	str.w	r9, [r0]
 8009e00:	4604      	mov	r4, r0
 8009e02:	e7e4      	b.n	8009dce <__pow5mult+0x6a>
 8009e04:	4638      	mov	r0, r7
 8009e06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e0a:	bf00      	nop
 8009e0c:	0800c1b8 	.word	0x0800c1b8
 8009e10:	0800bf5e 	.word	0x0800bf5e
 8009e14:	0800c064 	.word	0x0800c064

08009e18 <__lshift>:
 8009e18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e1c:	460c      	mov	r4, r1
 8009e1e:	4607      	mov	r7, r0
 8009e20:	4691      	mov	r9, r2
 8009e22:	6923      	ldr	r3, [r4, #16]
 8009e24:	6849      	ldr	r1, [r1, #4]
 8009e26:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009e2a:	68a3      	ldr	r3, [r4, #8]
 8009e2c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009e30:	f108 0601 	add.w	r6, r8, #1
 8009e34:	42b3      	cmp	r3, r6
 8009e36:	db0b      	blt.n	8009e50 <__lshift+0x38>
 8009e38:	4638      	mov	r0, r7
 8009e3a:	f7ff fd95 	bl	8009968 <_Balloc>
 8009e3e:	4605      	mov	r5, r0
 8009e40:	b948      	cbnz	r0, 8009e56 <__lshift+0x3e>
 8009e42:	4602      	mov	r2, r0
 8009e44:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009e48:	4b27      	ldr	r3, [pc, #156]	; (8009ee8 <__lshift+0xd0>)
 8009e4a:	4828      	ldr	r0, [pc, #160]	; (8009eec <__lshift+0xd4>)
 8009e4c:	f001 f8aa 	bl	800afa4 <__assert_func>
 8009e50:	3101      	adds	r1, #1
 8009e52:	005b      	lsls	r3, r3, #1
 8009e54:	e7ee      	b.n	8009e34 <__lshift+0x1c>
 8009e56:	2300      	movs	r3, #0
 8009e58:	f100 0114 	add.w	r1, r0, #20
 8009e5c:	f100 0210 	add.w	r2, r0, #16
 8009e60:	4618      	mov	r0, r3
 8009e62:	4553      	cmp	r3, sl
 8009e64:	db33      	blt.n	8009ece <__lshift+0xb6>
 8009e66:	6920      	ldr	r0, [r4, #16]
 8009e68:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009e6c:	f104 0314 	add.w	r3, r4, #20
 8009e70:	f019 091f 	ands.w	r9, r9, #31
 8009e74:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009e78:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009e7c:	d02b      	beq.n	8009ed6 <__lshift+0xbe>
 8009e7e:	468a      	mov	sl, r1
 8009e80:	2200      	movs	r2, #0
 8009e82:	f1c9 0e20 	rsb	lr, r9, #32
 8009e86:	6818      	ldr	r0, [r3, #0]
 8009e88:	fa00 f009 	lsl.w	r0, r0, r9
 8009e8c:	4302      	orrs	r2, r0
 8009e8e:	f84a 2b04 	str.w	r2, [sl], #4
 8009e92:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e96:	459c      	cmp	ip, r3
 8009e98:	fa22 f20e 	lsr.w	r2, r2, lr
 8009e9c:	d8f3      	bhi.n	8009e86 <__lshift+0x6e>
 8009e9e:	ebac 0304 	sub.w	r3, ip, r4
 8009ea2:	3b15      	subs	r3, #21
 8009ea4:	f023 0303 	bic.w	r3, r3, #3
 8009ea8:	3304      	adds	r3, #4
 8009eaa:	f104 0015 	add.w	r0, r4, #21
 8009eae:	4584      	cmp	ip, r0
 8009eb0:	bf38      	it	cc
 8009eb2:	2304      	movcc	r3, #4
 8009eb4:	50ca      	str	r2, [r1, r3]
 8009eb6:	b10a      	cbz	r2, 8009ebc <__lshift+0xa4>
 8009eb8:	f108 0602 	add.w	r6, r8, #2
 8009ebc:	3e01      	subs	r6, #1
 8009ebe:	4638      	mov	r0, r7
 8009ec0:	4621      	mov	r1, r4
 8009ec2:	612e      	str	r6, [r5, #16]
 8009ec4:	f7ff fd90 	bl	80099e8 <_Bfree>
 8009ec8:	4628      	mov	r0, r5
 8009eca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ece:	f842 0f04 	str.w	r0, [r2, #4]!
 8009ed2:	3301      	adds	r3, #1
 8009ed4:	e7c5      	b.n	8009e62 <__lshift+0x4a>
 8009ed6:	3904      	subs	r1, #4
 8009ed8:	f853 2b04 	ldr.w	r2, [r3], #4
 8009edc:	459c      	cmp	ip, r3
 8009ede:	f841 2f04 	str.w	r2, [r1, #4]!
 8009ee2:	d8f9      	bhi.n	8009ed8 <__lshift+0xc0>
 8009ee4:	e7ea      	b.n	8009ebc <__lshift+0xa4>
 8009ee6:	bf00      	nop
 8009ee8:	0800bfd4 	.word	0x0800bfd4
 8009eec:	0800c064 	.word	0x0800c064

08009ef0 <__mcmp>:
 8009ef0:	4603      	mov	r3, r0
 8009ef2:	690a      	ldr	r2, [r1, #16]
 8009ef4:	6900      	ldr	r0, [r0, #16]
 8009ef6:	b530      	push	{r4, r5, lr}
 8009ef8:	1a80      	subs	r0, r0, r2
 8009efa:	d10d      	bne.n	8009f18 <__mcmp+0x28>
 8009efc:	3314      	adds	r3, #20
 8009efe:	3114      	adds	r1, #20
 8009f00:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009f04:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009f08:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009f0c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009f10:	4295      	cmp	r5, r2
 8009f12:	d002      	beq.n	8009f1a <__mcmp+0x2a>
 8009f14:	d304      	bcc.n	8009f20 <__mcmp+0x30>
 8009f16:	2001      	movs	r0, #1
 8009f18:	bd30      	pop	{r4, r5, pc}
 8009f1a:	42a3      	cmp	r3, r4
 8009f1c:	d3f4      	bcc.n	8009f08 <__mcmp+0x18>
 8009f1e:	e7fb      	b.n	8009f18 <__mcmp+0x28>
 8009f20:	f04f 30ff 	mov.w	r0, #4294967295
 8009f24:	e7f8      	b.n	8009f18 <__mcmp+0x28>
	...

08009f28 <__mdiff>:
 8009f28:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f2c:	460c      	mov	r4, r1
 8009f2e:	4606      	mov	r6, r0
 8009f30:	4611      	mov	r1, r2
 8009f32:	4620      	mov	r0, r4
 8009f34:	4692      	mov	sl, r2
 8009f36:	f7ff ffdb 	bl	8009ef0 <__mcmp>
 8009f3a:	1e05      	subs	r5, r0, #0
 8009f3c:	d111      	bne.n	8009f62 <__mdiff+0x3a>
 8009f3e:	4629      	mov	r1, r5
 8009f40:	4630      	mov	r0, r6
 8009f42:	f7ff fd11 	bl	8009968 <_Balloc>
 8009f46:	4602      	mov	r2, r0
 8009f48:	b928      	cbnz	r0, 8009f56 <__mdiff+0x2e>
 8009f4a:	f240 2132 	movw	r1, #562	; 0x232
 8009f4e:	4b3c      	ldr	r3, [pc, #240]	; (800a040 <__mdiff+0x118>)
 8009f50:	483c      	ldr	r0, [pc, #240]	; (800a044 <__mdiff+0x11c>)
 8009f52:	f001 f827 	bl	800afa4 <__assert_func>
 8009f56:	2301      	movs	r3, #1
 8009f58:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009f5c:	4610      	mov	r0, r2
 8009f5e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f62:	bfa4      	itt	ge
 8009f64:	4653      	movge	r3, sl
 8009f66:	46a2      	movge	sl, r4
 8009f68:	4630      	mov	r0, r6
 8009f6a:	f8da 1004 	ldr.w	r1, [sl, #4]
 8009f6e:	bfa6      	itte	ge
 8009f70:	461c      	movge	r4, r3
 8009f72:	2500      	movge	r5, #0
 8009f74:	2501      	movlt	r5, #1
 8009f76:	f7ff fcf7 	bl	8009968 <_Balloc>
 8009f7a:	4602      	mov	r2, r0
 8009f7c:	b918      	cbnz	r0, 8009f86 <__mdiff+0x5e>
 8009f7e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009f82:	4b2f      	ldr	r3, [pc, #188]	; (800a040 <__mdiff+0x118>)
 8009f84:	e7e4      	b.n	8009f50 <__mdiff+0x28>
 8009f86:	f100 0814 	add.w	r8, r0, #20
 8009f8a:	f8da 7010 	ldr.w	r7, [sl, #16]
 8009f8e:	60c5      	str	r5, [r0, #12]
 8009f90:	f04f 0c00 	mov.w	ip, #0
 8009f94:	f10a 0514 	add.w	r5, sl, #20
 8009f98:	f10a 0010 	add.w	r0, sl, #16
 8009f9c:	46c2      	mov	sl, r8
 8009f9e:	6926      	ldr	r6, [r4, #16]
 8009fa0:	f104 0914 	add.w	r9, r4, #20
 8009fa4:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8009fa8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009fac:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8009fb0:	f859 3b04 	ldr.w	r3, [r9], #4
 8009fb4:	fa1f f18b 	uxth.w	r1, fp
 8009fb8:	4461      	add	r1, ip
 8009fba:	fa1f fc83 	uxth.w	ip, r3
 8009fbe:	0c1b      	lsrs	r3, r3, #16
 8009fc0:	eba1 010c 	sub.w	r1, r1, ip
 8009fc4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009fc8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009fcc:	b289      	uxth	r1, r1
 8009fce:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8009fd2:	454e      	cmp	r6, r9
 8009fd4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8009fd8:	f84a 3b04 	str.w	r3, [sl], #4
 8009fdc:	d8e6      	bhi.n	8009fac <__mdiff+0x84>
 8009fde:	1b33      	subs	r3, r6, r4
 8009fe0:	3b15      	subs	r3, #21
 8009fe2:	f023 0303 	bic.w	r3, r3, #3
 8009fe6:	3415      	adds	r4, #21
 8009fe8:	3304      	adds	r3, #4
 8009fea:	42a6      	cmp	r6, r4
 8009fec:	bf38      	it	cc
 8009fee:	2304      	movcc	r3, #4
 8009ff0:	441d      	add	r5, r3
 8009ff2:	4443      	add	r3, r8
 8009ff4:	461e      	mov	r6, r3
 8009ff6:	462c      	mov	r4, r5
 8009ff8:	4574      	cmp	r4, lr
 8009ffa:	d30e      	bcc.n	800a01a <__mdiff+0xf2>
 8009ffc:	f10e 0103 	add.w	r1, lr, #3
 800a000:	1b49      	subs	r1, r1, r5
 800a002:	f021 0103 	bic.w	r1, r1, #3
 800a006:	3d03      	subs	r5, #3
 800a008:	45ae      	cmp	lr, r5
 800a00a:	bf38      	it	cc
 800a00c:	2100      	movcc	r1, #0
 800a00e:	4419      	add	r1, r3
 800a010:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800a014:	b18b      	cbz	r3, 800a03a <__mdiff+0x112>
 800a016:	6117      	str	r7, [r2, #16]
 800a018:	e7a0      	b.n	8009f5c <__mdiff+0x34>
 800a01a:	f854 8b04 	ldr.w	r8, [r4], #4
 800a01e:	fa1f f188 	uxth.w	r1, r8
 800a022:	4461      	add	r1, ip
 800a024:	1408      	asrs	r0, r1, #16
 800a026:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800a02a:	b289      	uxth	r1, r1
 800a02c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a030:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a034:	f846 1b04 	str.w	r1, [r6], #4
 800a038:	e7de      	b.n	8009ff8 <__mdiff+0xd0>
 800a03a:	3f01      	subs	r7, #1
 800a03c:	e7e8      	b.n	800a010 <__mdiff+0xe8>
 800a03e:	bf00      	nop
 800a040:	0800bfd4 	.word	0x0800bfd4
 800a044:	0800c064 	.word	0x0800c064

0800a048 <__ulp>:
 800a048:	4b11      	ldr	r3, [pc, #68]	; (800a090 <__ulp+0x48>)
 800a04a:	400b      	ands	r3, r1
 800a04c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800a050:	2b00      	cmp	r3, #0
 800a052:	dd02      	ble.n	800a05a <__ulp+0x12>
 800a054:	2000      	movs	r0, #0
 800a056:	4619      	mov	r1, r3
 800a058:	4770      	bx	lr
 800a05a:	425b      	negs	r3, r3
 800a05c:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800a060:	f04f 0000 	mov.w	r0, #0
 800a064:	f04f 0100 	mov.w	r1, #0
 800a068:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a06c:	da04      	bge.n	800a078 <__ulp+0x30>
 800a06e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800a072:	fa43 f102 	asr.w	r1, r3, r2
 800a076:	4770      	bx	lr
 800a078:	f1a2 0314 	sub.w	r3, r2, #20
 800a07c:	2b1e      	cmp	r3, #30
 800a07e:	bfd6      	itet	le
 800a080:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800a084:	2301      	movgt	r3, #1
 800a086:	fa22 f303 	lsrle.w	r3, r2, r3
 800a08a:	4618      	mov	r0, r3
 800a08c:	4770      	bx	lr
 800a08e:	bf00      	nop
 800a090:	7ff00000 	.word	0x7ff00000

0800a094 <__b2d>:
 800a094:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a098:	6907      	ldr	r7, [r0, #16]
 800a09a:	f100 0914 	add.w	r9, r0, #20
 800a09e:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800a0a2:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800a0a6:	f1a7 0804 	sub.w	r8, r7, #4
 800a0aa:	4630      	mov	r0, r6
 800a0ac:	f7ff fd52 	bl	8009b54 <__hi0bits>
 800a0b0:	f1c0 0320 	rsb	r3, r0, #32
 800a0b4:	280a      	cmp	r0, #10
 800a0b6:	600b      	str	r3, [r1, #0]
 800a0b8:	491f      	ldr	r1, [pc, #124]	; (800a138 <__b2d+0xa4>)
 800a0ba:	dc17      	bgt.n	800a0ec <__b2d+0x58>
 800a0bc:	45c1      	cmp	r9, r8
 800a0be:	bf28      	it	cs
 800a0c0:	2200      	movcs	r2, #0
 800a0c2:	f1c0 0c0b 	rsb	ip, r0, #11
 800a0c6:	fa26 f30c 	lsr.w	r3, r6, ip
 800a0ca:	bf38      	it	cc
 800a0cc:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800a0d0:	ea43 0501 	orr.w	r5, r3, r1
 800a0d4:	f100 0315 	add.w	r3, r0, #21
 800a0d8:	fa06 f303 	lsl.w	r3, r6, r3
 800a0dc:	fa22 f20c 	lsr.w	r2, r2, ip
 800a0e0:	ea43 0402 	orr.w	r4, r3, r2
 800a0e4:	4620      	mov	r0, r4
 800a0e6:	4629      	mov	r1, r5
 800a0e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a0ec:	45c1      	cmp	r9, r8
 800a0ee:	bf2e      	itee	cs
 800a0f0:	2200      	movcs	r2, #0
 800a0f2:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800a0f6:	f1a7 0808 	subcc.w	r8, r7, #8
 800a0fa:	f1b0 030b 	subs.w	r3, r0, #11
 800a0fe:	d016      	beq.n	800a12e <__b2d+0x9a>
 800a100:	f1c3 0720 	rsb	r7, r3, #32
 800a104:	fa22 f107 	lsr.w	r1, r2, r7
 800a108:	45c8      	cmp	r8, r9
 800a10a:	fa06 f603 	lsl.w	r6, r6, r3
 800a10e:	ea46 0601 	orr.w	r6, r6, r1
 800a112:	bf94      	ite	ls
 800a114:	2100      	movls	r1, #0
 800a116:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800a11a:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 800a11e:	fa02 f003 	lsl.w	r0, r2, r3
 800a122:	40f9      	lsrs	r1, r7
 800a124:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800a128:	ea40 0401 	orr.w	r4, r0, r1
 800a12c:	e7da      	b.n	800a0e4 <__b2d+0x50>
 800a12e:	4614      	mov	r4, r2
 800a130:	ea46 0501 	orr.w	r5, r6, r1
 800a134:	e7d6      	b.n	800a0e4 <__b2d+0x50>
 800a136:	bf00      	nop
 800a138:	3ff00000 	.word	0x3ff00000

0800a13c <__d2b>:
 800a13c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800a140:	2101      	movs	r1, #1
 800a142:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800a146:	4690      	mov	r8, r2
 800a148:	461d      	mov	r5, r3
 800a14a:	f7ff fc0d 	bl	8009968 <_Balloc>
 800a14e:	4604      	mov	r4, r0
 800a150:	b930      	cbnz	r0, 800a160 <__d2b+0x24>
 800a152:	4602      	mov	r2, r0
 800a154:	f240 310a 	movw	r1, #778	; 0x30a
 800a158:	4b24      	ldr	r3, [pc, #144]	; (800a1ec <__d2b+0xb0>)
 800a15a:	4825      	ldr	r0, [pc, #148]	; (800a1f0 <__d2b+0xb4>)
 800a15c:	f000 ff22 	bl	800afa4 <__assert_func>
 800a160:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800a164:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800a168:	bb2d      	cbnz	r5, 800a1b6 <__d2b+0x7a>
 800a16a:	9301      	str	r3, [sp, #4]
 800a16c:	f1b8 0300 	subs.w	r3, r8, #0
 800a170:	d026      	beq.n	800a1c0 <__d2b+0x84>
 800a172:	4668      	mov	r0, sp
 800a174:	9300      	str	r3, [sp, #0]
 800a176:	f7ff fd0d 	bl	8009b94 <__lo0bits>
 800a17a:	9900      	ldr	r1, [sp, #0]
 800a17c:	b1f0      	cbz	r0, 800a1bc <__d2b+0x80>
 800a17e:	9a01      	ldr	r2, [sp, #4]
 800a180:	f1c0 0320 	rsb	r3, r0, #32
 800a184:	fa02 f303 	lsl.w	r3, r2, r3
 800a188:	430b      	orrs	r3, r1
 800a18a:	40c2      	lsrs	r2, r0
 800a18c:	6163      	str	r3, [r4, #20]
 800a18e:	9201      	str	r2, [sp, #4]
 800a190:	9b01      	ldr	r3, [sp, #4]
 800a192:	2b00      	cmp	r3, #0
 800a194:	bf14      	ite	ne
 800a196:	2102      	movne	r1, #2
 800a198:	2101      	moveq	r1, #1
 800a19a:	61a3      	str	r3, [r4, #24]
 800a19c:	6121      	str	r1, [r4, #16]
 800a19e:	b1c5      	cbz	r5, 800a1d2 <__d2b+0x96>
 800a1a0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a1a4:	4405      	add	r5, r0
 800a1a6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a1aa:	603d      	str	r5, [r7, #0]
 800a1ac:	6030      	str	r0, [r6, #0]
 800a1ae:	4620      	mov	r0, r4
 800a1b0:	b002      	add	sp, #8
 800a1b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a1b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a1ba:	e7d6      	b.n	800a16a <__d2b+0x2e>
 800a1bc:	6161      	str	r1, [r4, #20]
 800a1be:	e7e7      	b.n	800a190 <__d2b+0x54>
 800a1c0:	a801      	add	r0, sp, #4
 800a1c2:	f7ff fce7 	bl	8009b94 <__lo0bits>
 800a1c6:	2101      	movs	r1, #1
 800a1c8:	9b01      	ldr	r3, [sp, #4]
 800a1ca:	6121      	str	r1, [r4, #16]
 800a1cc:	6163      	str	r3, [r4, #20]
 800a1ce:	3020      	adds	r0, #32
 800a1d0:	e7e5      	b.n	800a19e <__d2b+0x62>
 800a1d2:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800a1d6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a1da:	6038      	str	r0, [r7, #0]
 800a1dc:	6918      	ldr	r0, [r3, #16]
 800a1de:	f7ff fcb9 	bl	8009b54 <__hi0bits>
 800a1e2:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800a1e6:	6031      	str	r1, [r6, #0]
 800a1e8:	e7e1      	b.n	800a1ae <__d2b+0x72>
 800a1ea:	bf00      	nop
 800a1ec:	0800bfd4 	.word	0x0800bfd4
 800a1f0:	0800c064 	.word	0x0800c064

0800a1f4 <__ratio>:
 800a1f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1f8:	4688      	mov	r8, r1
 800a1fa:	4669      	mov	r1, sp
 800a1fc:	4681      	mov	r9, r0
 800a1fe:	f7ff ff49 	bl	800a094 <__b2d>
 800a202:	460f      	mov	r7, r1
 800a204:	4604      	mov	r4, r0
 800a206:	460d      	mov	r5, r1
 800a208:	4640      	mov	r0, r8
 800a20a:	a901      	add	r1, sp, #4
 800a20c:	f7ff ff42 	bl	800a094 <__b2d>
 800a210:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a214:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a218:	468b      	mov	fp, r1
 800a21a:	eba3 0c02 	sub.w	ip, r3, r2
 800a21e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a222:	1a9b      	subs	r3, r3, r2
 800a224:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a228:	2b00      	cmp	r3, #0
 800a22a:	bfd5      	itete	le
 800a22c:	460a      	movle	r2, r1
 800a22e:	462a      	movgt	r2, r5
 800a230:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a234:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a238:	bfd8      	it	le
 800a23a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800a23e:	465b      	mov	r3, fp
 800a240:	4602      	mov	r2, r0
 800a242:	4639      	mov	r1, r7
 800a244:	4620      	mov	r0, r4
 800a246:	f7f6 fb91 	bl	800096c <__aeabi_ddiv>
 800a24a:	b003      	add	sp, #12
 800a24c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a250 <__copybits>:
 800a250:	3901      	subs	r1, #1
 800a252:	b570      	push	{r4, r5, r6, lr}
 800a254:	1149      	asrs	r1, r1, #5
 800a256:	6914      	ldr	r4, [r2, #16]
 800a258:	3101      	adds	r1, #1
 800a25a:	f102 0314 	add.w	r3, r2, #20
 800a25e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a262:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a266:	1f05      	subs	r5, r0, #4
 800a268:	42a3      	cmp	r3, r4
 800a26a:	d30c      	bcc.n	800a286 <__copybits+0x36>
 800a26c:	1aa3      	subs	r3, r4, r2
 800a26e:	3b11      	subs	r3, #17
 800a270:	f023 0303 	bic.w	r3, r3, #3
 800a274:	3211      	adds	r2, #17
 800a276:	42a2      	cmp	r2, r4
 800a278:	bf88      	it	hi
 800a27a:	2300      	movhi	r3, #0
 800a27c:	4418      	add	r0, r3
 800a27e:	2300      	movs	r3, #0
 800a280:	4288      	cmp	r0, r1
 800a282:	d305      	bcc.n	800a290 <__copybits+0x40>
 800a284:	bd70      	pop	{r4, r5, r6, pc}
 800a286:	f853 6b04 	ldr.w	r6, [r3], #4
 800a28a:	f845 6f04 	str.w	r6, [r5, #4]!
 800a28e:	e7eb      	b.n	800a268 <__copybits+0x18>
 800a290:	f840 3b04 	str.w	r3, [r0], #4
 800a294:	e7f4      	b.n	800a280 <__copybits+0x30>

0800a296 <__any_on>:
 800a296:	f100 0214 	add.w	r2, r0, #20
 800a29a:	6900      	ldr	r0, [r0, #16]
 800a29c:	114b      	asrs	r3, r1, #5
 800a29e:	4298      	cmp	r0, r3
 800a2a0:	b510      	push	{r4, lr}
 800a2a2:	db11      	blt.n	800a2c8 <__any_on+0x32>
 800a2a4:	dd0a      	ble.n	800a2bc <__any_on+0x26>
 800a2a6:	f011 011f 	ands.w	r1, r1, #31
 800a2aa:	d007      	beq.n	800a2bc <__any_on+0x26>
 800a2ac:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a2b0:	fa24 f001 	lsr.w	r0, r4, r1
 800a2b4:	fa00 f101 	lsl.w	r1, r0, r1
 800a2b8:	428c      	cmp	r4, r1
 800a2ba:	d10b      	bne.n	800a2d4 <__any_on+0x3e>
 800a2bc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a2c0:	4293      	cmp	r3, r2
 800a2c2:	d803      	bhi.n	800a2cc <__any_on+0x36>
 800a2c4:	2000      	movs	r0, #0
 800a2c6:	bd10      	pop	{r4, pc}
 800a2c8:	4603      	mov	r3, r0
 800a2ca:	e7f7      	b.n	800a2bc <__any_on+0x26>
 800a2cc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a2d0:	2900      	cmp	r1, #0
 800a2d2:	d0f5      	beq.n	800a2c0 <__any_on+0x2a>
 800a2d4:	2001      	movs	r0, #1
 800a2d6:	e7f6      	b.n	800a2c6 <__any_on+0x30>

0800a2d8 <_calloc_r>:
 800a2d8:	b538      	push	{r3, r4, r5, lr}
 800a2da:	fb02 f501 	mul.w	r5, r2, r1
 800a2de:	4629      	mov	r1, r5
 800a2e0:	f000 f854 	bl	800a38c <_malloc_r>
 800a2e4:	4604      	mov	r4, r0
 800a2e6:	b118      	cbz	r0, 800a2f0 <_calloc_r+0x18>
 800a2e8:	462a      	mov	r2, r5
 800a2ea:	2100      	movs	r1, #0
 800a2ec:	f7fc fb3a 	bl	8006964 <memset>
 800a2f0:	4620      	mov	r0, r4
 800a2f2:	bd38      	pop	{r3, r4, r5, pc}

0800a2f4 <_free_r>:
 800a2f4:	b538      	push	{r3, r4, r5, lr}
 800a2f6:	4605      	mov	r5, r0
 800a2f8:	2900      	cmp	r1, #0
 800a2fa:	d043      	beq.n	800a384 <_free_r+0x90>
 800a2fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a300:	1f0c      	subs	r4, r1, #4
 800a302:	2b00      	cmp	r3, #0
 800a304:	bfb8      	it	lt
 800a306:	18e4      	addlt	r4, r4, r3
 800a308:	f001 f850 	bl	800b3ac <__malloc_lock>
 800a30c:	4a1e      	ldr	r2, [pc, #120]	; (800a388 <_free_r+0x94>)
 800a30e:	6813      	ldr	r3, [r2, #0]
 800a310:	4610      	mov	r0, r2
 800a312:	b933      	cbnz	r3, 800a322 <_free_r+0x2e>
 800a314:	6063      	str	r3, [r4, #4]
 800a316:	6014      	str	r4, [r2, #0]
 800a318:	4628      	mov	r0, r5
 800a31a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a31e:	f001 b84b 	b.w	800b3b8 <__malloc_unlock>
 800a322:	42a3      	cmp	r3, r4
 800a324:	d90a      	bls.n	800a33c <_free_r+0x48>
 800a326:	6821      	ldr	r1, [r4, #0]
 800a328:	1862      	adds	r2, r4, r1
 800a32a:	4293      	cmp	r3, r2
 800a32c:	bf01      	itttt	eq
 800a32e:	681a      	ldreq	r2, [r3, #0]
 800a330:	685b      	ldreq	r3, [r3, #4]
 800a332:	1852      	addeq	r2, r2, r1
 800a334:	6022      	streq	r2, [r4, #0]
 800a336:	6063      	str	r3, [r4, #4]
 800a338:	6004      	str	r4, [r0, #0]
 800a33a:	e7ed      	b.n	800a318 <_free_r+0x24>
 800a33c:	461a      	mov	r2, r3
 800a33e:	685b      	ldr	r3, [r3, #4]
 800a340:	b10b      	cbz	r3, 800a346 <_free_r+0x52>
 800a342:	42a3      	cmp	r3, r4
 800a344:	d9fa      	bls.n	800a33c <_free_r+0x48>
 800a346:	6811      	ldr	r1, [r2, #0]
 800a348:	1850      	adds	r0, r2, r1
 800a34a:	42a0      	cmp	r0, r4
 800a34c:	d10b      	bne.n	800a366 <_free_r+0x72>
 800a34e:	6820      	ldr	r0, [r4, #0]
 800a350:	4401      	add	r1, r0
 800a352:	1850      	adds	r0, r2, r1
 800a354:	4283      	cmp	r3, r0
 800a356:	6011      	str	r1, [r2, #0]
 800a358:	d1de      	bne.n	800a318 <_free_r+0x24>
 800a35a:	6818      	ldr	r0, [r3, #0]
 800a35c:	685b      	ldr	r3, [r3, #4]
 800a35e:	4401      	add	r1, r0
 800a360:	6011      	str	r1, [r2, #0]
 800a362:	6053      	str	r3, [r2, #4]
 800a364:	e7d8      	b.n	800a318 <_free_r+0x24>
 800a366:	d902      	bls.n	800a36e <_free_r+0x7a>
 800a368:	230c      	movs	r3, #12
 800a36a:	602b      	str	r3, [r5, #0]
 800a36c:	e7d4      	b.n	800a318 <_free_r+0x24>
 800a36e:	6820      	ldr	r0, [r4, #0]
 800a370:	1821      	adds	r1, r4, r0
 800a372:	428b      	cmp	r3, r1
 800a374:	bf01      	itttt	eq
 800a376:	6819      	ldreq	r1, [r3, #0]
 800a378:	685b      	ldreq	r3, [r3, #4]
 800a37a:	1809      	addeq	r1, r1, r0
 800a37c:	6021      	streq	r1, [r4, #0]
 800a37e:	6063      	str	r3, [r4, #4]
 800a380:	6054      	str	r4, [r2, #4]
 800a382:	e7c9      	b.n	800a318 <_free_r+0x24>
 800a384:	bd38      	pop	{r3, r4, r5, pc}
 800a386:	bf00      	nop
 800a388:	20000200 	.word	0x20000200

0800a38c <_malloc_r>:
 800a38c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a38e:	1ccd      	adds	r5, r1, #3
 800a390:	f025 0503 	bic.w	r5, r5, #3
 800a394:	3508      	adds	r5, #8
 800a396:	2d0c      	cmp	r5, #12
 800a398:	bf38      	it	cc
 800a39a:	250c      	movcc	r5, #12
 800a39c:	2d00      	cmp	r5, #0
 800a39e:	4606      	mov	r6, r0
 800a3a0:	db01      	blt.n	800a3a6 <_malloc_r+0x1a>
 800a3a2:	42a9      	cmp	r1, r5
 800a3a4:	d903      	bls.n	800a3ae <_malloc_r+0x22>
 800a3a6:	230c      	movs	r3, #12
 800a3a8:	6033      	str	r3, [r6, #0]
 800a3aa:	2000      	movs	r0, #0
 800a3ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a3ae:	f000 fffd 	bl	800b3ac <__malloc_lock>
 800a3b2:	4921      	ldr	r1, [pc, #132]	; (800a438 <_malloc_r+0xac>)
 800a3b4:	680a      	ldr	r2, [r1, #0]
 800a3b6:	4614      	mov	r4, r2
 800a3b8:	b99c      	cbnz	r4, 800a3e2 <_malloc_r+0x56>
 800a3ba:	4f20      	ldr	r7, [pc, #128]	; (800a43c <_malloc_r+0xb0>)
 800a3bc:	683b      	ldr	r3, [r7, #0]
 800a3be:	b923      	cbnz	r3, 800a3ca <_malloc_r+0x3e>
 800a3c0:	4621      	mov	r1, r4
 800a3c2:	4630      	mov	r0, r6
 800a3c4:	f000 fcce 	bl	800ad64 <_sbrk_r>
 800a3c8:	6038      	str	r0, [r7, #0]
 800a3ca:	4629      	mov	r1, r5
 800a3cc:	4630      	mov	r0, r6
 800a3ce:	f000 fcc9 	bl	800ad64 <_sbrk_r>
 800a3d2:	1c43      	adds	r3, r0, #1
 800a3d4:	d123      	bne.n	800a41e <_malloc_r+0x92>
 800a3d6:	230c      	movs	r3, #12
 800a3d8:	4630      	mov	r0, r6
 800a3da:	6033      	str	r3, [r6, #0]
 800a3dc:	f000 ffec 	bl	800b3b8 <__malloc_unlock>
 800a3e0:	e7e3      	b.n	800a3aa <_malloc_r+0x1e>
 800a3e2:	6823      	ldr	r3, [r4, #0]
 800a3e4:	1b5b      	subs	r3, r3, r5
 800a3e6:	d417      	bmi.n	800a418 <_malloc_r+0x8c>
 800a3e8:	2b0b      	cmp	r3, #11
 800a3ea:	d903      	bls.n	800a3f4 <_malloc_r+0x68>
 800a3ec:	6023      	str	r3, [r4, #0]
 800a3ee:	441c      	add	r4, r3
 800a3f0:	6025      	str	r5, [r4, #0]
 800a3f2:	e004      	b.n	800a3fe <_malloc_r+0x72>
 800a3f4:	6863      	ldr	r3, [r4, #4]
 800a3f6:	42a2      	cmp	r2, r4
 800a3f8:	bf0c      	ite	eq
 800a3fa:	600b      	streq	r3, [r1, #0]
 800a3fc:	6053      	strne	r3, [r2, #4]
 800a3fe:	4630      	mov	r0, r6
 800a400:	f000 ffda 	bl	800b3b8 <__malloc_unlock>
 800a404:	f104 000b 	add.w	r0, r4, #11
 800a408:	1d23      	adds	r3, r4, #4
 800a40a:	f020 0007 	bic.w	r0, r0, #7
 800a40e:	1ac2      	subs	r2, r0, r3
 800a410:	d0cc      	beq.n	800a3ac <_malloc_r+0x20>
 800a412:	1a1b      	subs	r3, r3, r0
 800a414:	50a3      	str	r3, [r4, r2]
 800a416:	e7c9      	b.n	800a3ac <_malloc_r+0x20>
 800a418:	4622      	mov	r2, r4
 800a41a:	6864      	ldr	r4, [r4, #4]
 800a41c:	e7cc      	b.n	800a3b8 <_malloc_r+0x2c>
 800a41e:	1cc4      	adds	r4, r0, #3
 800a420:	f024 0403 	bic.w	r4, r4, #3
 800a424:	42a0      	cmp	r0, r4
 800a426:	d0e3      	beq.n	800a3f0 <_malloc_r+0x64>
 800a428:	1a21      	subs	r1, r4, r0
 800a42a:	4630      	mov	r0, r6
 800a42c:	f000 fc9a 	bl	800ad64 <_sbrk_r>
 800a430:	3001      	adds	r0, #1
 800a432:	d1dd      	bne.n	800a3f0 <_malloc_r+0x64>
 800a434:	e7cf      	b.n	800a3d6 <_malloc_r+0x4a>
 800a436:	bf00      	nop
 800a438:	20000200 	.word	0x20000200
 800a43c:	20000204 	.word	0x20000204

0800a440 <__ssputs_r>:
 800a440:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a444:	688e      	ldr	r6, [r1, #8]
 800a446:	4682      	mov	sl, r0
 800a448:	429e      	cmp	r6, r3
 800a44a:	460c      	mov	r4, r1
 800a44c:	4690      	mov	r8, r2
 800a44e:	461f      	mov	r7, r3
 800a450:	d838      	bhi.n	800a4c4 <__ssputs_r+0x84>
 800a452:	898a      	ldrh	r2, [r1, #12]
 800a454:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a458:	d032      	beq.n	800a4c0 <__ssputs_r+0x80>
 800a45a:	6825      	ldr	r5, [r4, #0]
 800a45c:	6909      	ldr	r1, [r1, #16]
 800a45e:	3301      	adds	r3, #1
 800a460:	eba5 0901 	sub.w	r9, r5, r1
 800a464:	6965      	ldr	r5, [r4, #20]
 800a466:	444b      	add	r3, r9
 800a468:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a46c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a470:	106d      	asrs	r5, r5, #1
 800a472:	429d      	cmp	r5, r3
 800a474:	bf38      	it	cc
 800a476:	461d      	movcc	r5, r3
 800a478:	0553      	lsls	r3, r2, #21
 800a47a:	d531      	bpl.n	800a4e0 <__ssputs_r+0xa0>
 800a47c:	4629      	mov	r1, r5
 800a47e:	f7ff ff85 	bl	800a38c <_malloc_r>
 800a482:	4606      	mov	r6, r0
 800a484:	b950      	cbnz	r0, 800a49c <__ssputs_r+0x5c>
 800a486:	230c      	movs	r3, #12
 800a488:	f04f 30ff 	mov.w	r0, #4294967295
 800a48c:	f8ca 3000 	str.w	r3, [sl]
 800a490:	89a3      	ldrh	r3, [r4, #12]
 800a492:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a496:	81a3      	strh	r3, [r4, #12]
 800a498:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a49c:	464a      	mov	r2, r9
 800a49e:	6921      	ldr	r1, [r4, #16]
 800a4a0:	f7ff fa54 	bl	800994c <memcpy>
 800a4a4:	89a3      	ldrh	r3, [r4, #12]
 800a4a6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a4aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a4ae:	81a3      	strh	r3, [r4, #12]
 800a4b0:	6126      	str	r6, [r4, #16]
 800a4b2:	444e      	add	r6, r9
 800a4b4:	6026      	str	r6, [r4, #0]
 800a4b6:	463e      	mov	r6, r7
 800a4b8:	6165      	str	r5, [r4, #20]
 800a4ba:	eba5 0509 	sub.w	r5, r5, r9
 800a4be:	60a5      	str	r5, [r4, #8]
 800a4c0:	42be      	cmp	r6, r7
 800a4c2:	d900      	bls.n	800a4c6 <__ssputs_r+0x86>
 800a4c4:	463e      	mov	r6, r7
 800a4c6:	4632      	mov	r2, r6
 800a4c8:	4641      	mov	r1, r8
 800a4ca:	6820      	ldr	r0, [r4, #0]
 800a4cc:	f000 ff54 	bl	800b378 <memmove>
 800a4d0:	68a3      	ldr	r3, [r4, #8]
 800a4d2:	6822      	ldr	r2, [r4, #0]
 800a4d4:	1b9b      	subs	r3, r3, r6
 800a4d6:	4432      	add	r2, r6
 800a4d8:	2000      	movs	r0, #0
 800a4da:	60a3      	str	r3, [r4, #8]
 800a4dc:	6022      	str	r2, [r4, #0]
 800a4de:	e7db      	b.n	800a498 <__ssputs_r+0x58>
 800a4e0:	462a      	mov	r2, r5
 800a4e2:	f000 ff6f 	bl	800b3c4 <_realloc_r>
 800a4e6:	4606      	mov	r6, r0
 800a4e8:	2800      	cmp	r0, #0
 800a4ea:	d1e1      	bne.n	800a4b0 <__ssputs_r+0x70>
 800a4ec:	4650      	mov	r0, sl
 800a4ee:	6921      	ldr	r1, [r4, #16]
 800a4f0:	f7ff ff00 	bl	800a2f4 <_free_r>
 800a4f4:	e7c7      	b.n	800a486 <__ssputs_r+0x46>
	...

0800a4f8 <_svfiprintf_r>:
 800a4f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4fc:	4698      	mov	r8, r3
 800a4fe:	898b      	ldrh	r3, [r1, #12]
 800a500:	4607      	mov	r7, r0
 800a502:	061b      	lsls	r3, r3, #24
 800a504:	460d      	mov	r5, r1
 800a506:	4614      	mov	r4, r2
 800a508:	b09d      	sub	sp, #116	; 0x74
 800a50a:	d50e      	bpl.n	800a52a <_svfiprintf_r+0x32>
 800a50c:	690b      	ldr	r3, [r1, #16]
 800a50e:	b963      	cbnz	r3, 800a52a <_svfiprintf_r+0x32>
 800a510:	2140      	movs	r1, #64	; 0x40
 800a512:	f7ff ff3b 	bl	800a38c <_malloc_r>
 800a516:	6028      	str	r0, [r5, #0]
 800a518:	6128      	str	r0, [r5, #16]
 800a51a:	b920      	cbnz	r0, 800a526 <_svfiprintf_r+0x2e>
 800a51c:	230c      	movs	r3, #12
 800a51e:	603b      	str	r3, [r7, #0]
 800a520:	f04f 30ff 	mov.w	r0, #4294967295
 800a524:	e0d1      	b.n	800a6ca <_svfiprintf_r+0x1d2>
 800a526:	2340      	movs	r3, #64	; 0x40
 800a528:	616b      	str	r3, [r5, #20]
 800a52a:	2300      	movs	r3, #0
 800a52c:	9309      	str	r3, [sp, #36]	; 0x24
 800a52e:	2320      	movs	r3, #32
 800a530:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a534:	2330      	movs	r3, #48	; 0x30
 800a536:	f04f 0901 	mov.w	r9, #1
 800a53a:	f8cd 800c 	str.w	r8, [sp, #12]
 800a53e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a6e4 <_svfiprintf_r+0x1ec>
 800a542:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a546:	4623      	mov	r3, r4
 800a548:	469a      	mov	sl, r3
 800a54a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a54e:	b10a      	cbz	r2, 800a554 <_svfiprintf_r+0x5c>
 800a550:	2a25      	cmp	r2, #37	; 0x25
 800a552:	d1f9      	bne.n	800a548 <_svfiprintf_r+0x50>
 800a554:	ebba 0b04 	subs.w	fp, sl, r4
 800a558:	d00b      	beq.n	800a572 <_svfiprintf_r+0x7a>
 800a55a:	465b      	mov	r3, fp
 800a55c:	4622      	mov	r2, r4
 800a55e:	4629      	mov	r1, r5
 800a560:	4638      	mov	r0, r7
 800a562:	f7ff ff6d 	bl	800a440 <__ssputs_r>
 800a566:	3001      	adds	r0, #1
 800a568:	f000 80aa 	beq.w	800a6c0 <_svfiprintf_r+0x1c8>
 800a56c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a56e:	445a      	add	r2, fp
 800a570:	9209      	str	r2, [sp, #36]	; 0x24
 800a572:	f89a 3000 	ldrb.w	r3, [sl]
 800a576:	2b00      	cmp	r3, #0
 800a578:	f000 80a2 	beq.w	800a6c0 <_svfiprintf_r+0x1c8>
 800a57c:	2300      	movs	r3, #0
 800a57e:	f04f 32ff 	mov.w	r2, #4294967295
 800a582:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a586:	f10a 0a01 	add.w	sl, sl, #1
 800a58a:	9304      	str	r3, [sp, #16]
 800a58c:	9307      	str	r3, [sp, #28]
 800a58e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a592:	931a      	str	r3, [sp, #104]	; 0x68
 800a594:	4654      	mov	r4, sl
 800a596:	2205      	movs	r2, #5
 800a598:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a59c:	4851      	ldr	r0, [pc, #324]	; (800a6e4 <_svfiprintf_r+0x1ec>)
 800a59e:	f7ff f9c7 	bl	8009930 <memchr>
 800a5a2:	9a04      	ldr	r2, [sp, #16]
 800a5a4:	b9d8      	cbnz	r0, 800a5de <_svfiprintf_r+0xe6>
 800a5a6:	06d0      	lsls	r0, r2, #27
 800a5a8:	bf44      	itt	mi
 800a5aa:	2320      	movmi	r3, #32
 800a5ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a5b0:	0711      	lsls	r1, r2, #28
 800a5b2:	bf44      	itt	mi
 800a5b4:	232b      	movmi	r3, #43	; 0x2b
 800a5b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a5ba:	f89a 3000 	ldrb.w	r3, [sl]
 800a5be:	2b2a      	cmp	r3, #42	; 0x2a
 800a5c0:	d015      	beq.n	800a5ee <_svfiprintf_r+0xf6>
 800a5c2:	4654      	mov	r4, sl
 800a5c4:	2000      	movs	r0, #0
 800a5c6:	f04f 0c0a 	mov.w	ip, #10
 800a5ca:	9a07      	ldr	r2, [sp, #28]
 800a5cc:	4621      	mov	r1, r4
 800a5ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a5d2:	3b30      	subs	r3, #48	; 0x30
 800a5d4:	2b09      	cmp	r3, #9
 800a5d6:	d94e      	bls.n	800a676 <_svfiprintf_r+0x17e>
 800a5d8:	b1b0      	cbz	r0, 800a608 <_svfiprintf_r+0x110>
 800a5da:	9207      	str	r2, [sp, #28]
 800a5dc:	e014      	b.n	800a608 <_svfiprintf_r+0x110>
 800a5de:	eba0 0308 	sub.w	r3, r0, r8
 800a5e2:	fa09 f303 	lsl.w	r3, r9, r3
 800a5e6:	4313      	orrs	r3, r2
 800a5e8:	46a2      	mov	sl, r4
 800a5ea:	9304      	str	r3, [sp, #16]
 800a5ec:	e7d2      	b.n	800a594 <_svfiprintf_r+0x9c>
 800a5ee:	9b03      	ldr	r3, [sp, #12]
 800a5f0:	1d19      	adds	r1, r3, #4
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	9103      	str	r1, [sp, #12]
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	bfbb      	ittet	lt
 800a5fa:	425b      	neglt	r3, r3
 800a5fc:	f042 0202 	orrlt.w	r2, r2, #2
 800a600:	9307      	strge	r3, [sp, #28]
 800a602:	9307      	strlt	r3, [sp, #28]
 800a604:	bfb8      	it	lt
 800a606:	9204      	strlt	r2, [sp, #16]
 800a608:	7823      	ldrb	r3, [r4, #0]
 800a60a:	2b2e      	cmp	r3, #46	; 0x2e
 800a60c:	d10c      	bne.n	800a628 <_svfiprintf_r+0x130>
 800a60e:	7863      	ldrb	r3, [r4, #1]
 800a610:	2b2a      	cmp	r3, #42	; 0x2a
 800a612:	d135      	bne.n	800a680 <_svfiprintf_r+0x188>
 800a614:	9b03      	ldr	r3, [sp, #12]
 800a616:	3402      	adds	r4, #2
 800a618:	1d1a      	adds	r2, r3, #4
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	9203      	str	r2, [sp, #12]
 800a61e:	2b00      	cmp	r3, #0
 800a620:	bfb8      	it	lt
 800a622:	f04f 33ff 	movlt.w	r3, #4294967295
 800a626:	9305      	str	r3, [sp, #20]
 800a628:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a6f4 <_svfiprintf_r+0x1fc>
 800a62c:	2203      	movs	r2, #3
 800a62e:	4650      	mov	r0, sl
 800a630:	7821      	ldrb	r1, [r4, #0]
 800a632:	f7ff f97d 	bl	8009930 <memchr>
 800a636:	b140      	cbz	r0, 800a64a <_svfiprintf_r+0x152>
 800a638:	2340      	movs	r3, #64	; 0x40
 800a63a:	eba0 000a 	sub.w	r0, r0, sl
 800a63e:	fa03 f000 	lsl.w	r0, r3, r0
 800a642:	9b04      	ldr	r3, [sp, #16]
 800a644:	3401      	adds	r4, #1
 800a646:	4303      	orrs	r3, r0
 800a648:	9304      	str	r3, [sp, #16]
 800a64a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a64e:	2206      	movs	r2, #6
 800a650:	4825      	ldr	r0, [pc, #148]	; (800a6e8 <_svfiprintf_r+0x1f0>)
 800a652:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a656:	f7ff f96b 	bl	8009930 <memchr>
 800a65a:	2800      	cmp	r0, #0
 800a65c:	d038      	beq.n	800a6d0 <_svfiprintf_r+0x1d8>
 800a65e:	4b23      	ldr	r3, [pc, #140]	; (800a6ec <_svfiprintf_r+0x1f4>)
 800a660:	bb1b      	cbnz	r3, 800a6aa <_svfiprintf_r+0x1b2>
 800a662:	9b03      	ldr	r3, [sp, #12]
 800a664:	3307      	adds	r3, #7
 800a666:	f023 0307 	bic.w	r3, r3, #7
 800a66a:	3308      	adds	r3, #8
 800a66c:	9303      	str	r3, [sp, #12]
 800a66e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a670:	4433      	add	r3, r6
 800a672:	9309      	str	r3, [sp, #36]	; 0x24
 800a674:	e767      	b.n	800a546 <_svfiprintf_r+0x4e>
 800a676:	460c      	mov	r4, r1
 800a678:	2001      	movs	r0, #1
 800a67a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a67e:	e7a5      	b.n	800a5cc <_svfiprintf_r+0xd4>
 800a680:	2300      	movs	r3, #0
 800a682:	f04f 0c0a 	mov.w	ip, #10
 800a686:	4619      	mov	r1, r3
 800a688:	3401      	adds	r4, #1
 800a68a:	9305      	str	r3, [sp, #20]
 800a68c:	4620      	mov	r0, r4
 800a68e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a692:	3a30      	subs	r2, #48	; 0x30
 800a694:	2a09      	cmp	r2, #9
 800a696:	d903      	bls.n	800a6a0 <_svfiprintf_r+0x1a8>
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d0c5      	beq.n	800a628 <_svfiprintf_r+0x130>
 800a69c:	9105      	str	r1, [sp, #20]
 800a69e:	e7c3      	b.n	800a628 <_svfiprintf_r+0x130>
 800a6a0:	4604      	mov	r4, r0
 800a6a2:	2301      	movs	r3, #1
 800a6a4:	fb0c 2101 	mla	r1, ip, r1, r2
 800a6a8:	e7f0      	b.n	800a68c <_svfiprintf_r+0x194>
 800a6aa:	ab03      	add	r3, sp, #12
 800a6ac:	9300      	str	r3, [sp, #0]
 800a6ae:	462a      	mov	r2, r5
 800a6b0:	4638      	mov	r0, r7
 800a6b2:	4b0f      	ldr	r3, [pc, #60]	; (800a6f0 <_svfiprintf_r+0x1f8>)
 800a6b4:	a904      	add	r1, sp, #16
 800a6b6:	f7fc f9fb 	bl	8006ab0 <_printf_float>
 800a6ba:	1c42      	adds	r2, r0, #1
 800a6bc:	4606      	mov	r6, r0
 800a6be:	d1d6      	bne.n	800a66e <_svfiprintf_r+0x176>
 800a6c0:	89ab      	ldrh	r3, [r5, #12]
 800a6c2:	065b      	lsls	r3, r3, #25
 800a6c4:	f53f af2c 	bmi.w	800a520 <_svfiprintf_r+0x28>
 800a6c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a6ca:	b01d      	add	sp, #116	; 0x74
 800a6cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6d0:	ab03      	add	r3, sp, #12
 800a6d2:	9300      	str	r3, [sp, #0]
 800a6d4:	462a      	mov	r2, r5
 800a6d6:	4638      	mov	r0, r7
 800a6d8:	4b05      	ldr	r3, [pc, #20]	; (800a6f0 <_svfiprintf_r+0x1f8>)
 800a6da:	a904      	add	r1, sp, #16
 800a6dc:	f7fc fc84 	bl	8006fe8 <_printf_i>
 800a6e0:	e7eb      	b.n	800a6ba <_svfiprintf_r+0x1c2>
 800a6e2:	bf00      	nop
 800a6e4:	0800c1c4 	.word	0x0800c1c4
 800a6e8:	0800c1ce 	.word	0x0800c1ce
 800a6ec:	08006ab1 	.word	0x08006ab1
 800a6f0:	0800a441 	.word	0x0800a441
 800a6f4:	0800c1ca 	.word	0x0800c1ca

0800a6f8 <_sungetc_r>:
 800a6f8:	b538      	push	{r3, r4, r5, lr}
 800a6fa:	1c4b      	adds	r3, r1, #1
 800a6fc:	4614      	mov	r4, r2
 800a6fe:	d103      	bne.n	800a708 <_sungetc_r+0x10>
 800a700:	f04f 35ff 	mov.w	r5, #4294967295
 800a704:	4628      	mov	r0, r5
 800a706:	bd38      	pop	{r3, r4, r5, pc}
 800a708:	8993      	ldrh	r3, [r2, #12]
 800a70a:	b2cd      	uxtb	r5, r1
 800a70c:	f023 0320 	bic.w	r3, r3, #32
 800a710:	8193      	strh	r3, [r2, #12]
 800a712:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a714:	6852      	ldr	r2, [r2, #4]
 800a716:	b18b      	cbz	r3, 800a73c <_sungetc_r+0x44>
 800a718:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a71a:	4293      	cmp	r3, r2
 800a71c:	dd08      	ble.n	800a730 <_sungetc_r+0x38>
 800a71e:	6823      	ldr	r3, [r4, #0]
 800a720:	1e5a      	subs	r2, r3, #1
 800a722:	6022      	str	r2, [r4, #0]
 800a724:	f803 5c01 	strb.w	r5, [r3, #-1]
 800a728:	6863      	ldr	r3, [r4, #4]
 800a72a:	3301      	adds	r3, #1
 800a72c:	6063      	str	r3, [r4, #4]
 800a72e:	e7e9      	b.n	800a704 <_sungetc_r+0xc>
 800a730:	4621      	mov	r1, r4
 800a732:	f000 fbf1 	bl	800af18 <__submore>
 800a736:	2800      	cmp	r0, #0
 800a738:	d0f1      	beq.n	800a71e <_sungetc_r+0x26>
 800a73a:	e7e1      	b.n	800a700 <_sungetc_r+0x8>
 800a73c:	6921      	ldr	r1, [r4, #16]
 800a73e:	6823      	ldr	r3, [r4, #0]
 800a740:	b151      	cbz	r1, 800a758 <_sungetc_r+0x60>
 800a742:	4299      	cmp	r1, r3
 800a744:	d208      	bcs.n	800a758 <_sungetc_r+0x60>
 800a746:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800a74a:	42a9      	cmp	r1, r5
 800a74c:	d104      	bne.n	800a758 <_sungetc_r+0x60>
 800a74e:	3b01      	subs	r3, #1
 800a750:	3201      	adds	r2, #1
 800a752:	6023      	str	r3, [r4, #0]
 800a754:	6062      	str	r2, [r4, #4]
 800a756:	e7d5      	b.n	800a704 <_sungetc_r+0xc>
 800a758:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800a75c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a760:	6363      	str	r3, [r4, #52]	; 0x34
 800a762:	2303      	movs	r3, #3
 800a764:	63a3      	str	r3, [r4, #56]	; 0x38
 800a766:	4623      	mov	r3, r4
 800a768:	f803 5f46 	strb.w	r5, [r3, #70]!
 800a76c:	6023      	str	r3, [r4, #0]
 800a76e:	2301      	movs	r3, #1
 800a770:	e7dc      	b.n	800a72c <_sungetc_r+0x34>

0800a772 <__ssrefill_r>:
 800a772:	b510      	push	{r4, lr}
 800a774:	460c      	mov	r4, r1
 800a776:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800a778:	b169      	cbz	r1, 800a796 <__ssrefill_r+0x24>
 800a77a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a77e:	4299      	cmp	r1, r3
 800a780:	d001      	beq.n	800a786 <__ssrefill_r+0x14>
 800a782:	f7ff fdb7 	bl	800a2f4 <_free_r>
 800a786:	2000      	movs	r0, #0
 800a788:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a78a:	6360      	str	r0, [r4, #52]	; 0x34
 800a78c:	6063      	str	r3, [r4, #4]
 800a78e:	b113      	cbz	r3, 800a796 <__ssrefill_r+0x24>
 800a790:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a792:	6023      	str	r3, [r4, #0]
 800a794:	bd10      	pop	{r4, pc}
 800a796:	6923      	ldr	r3, [r4, #16]
 800a798:	f04f 30ff 	mov.w	r0, #4294967295
 800a79c:	6023      	str	r3, [r4, #0]
 800a79e:	2300      	movs	r3, #0
 800a7a0:	6063      	str	r3, [r4, #4]
 800a7a2:	89a3      	ldrh	r3, [r4, #12]
 800a7a4:	f043 0320 	orr.w	r3, r3, #32
 800a7a8:	81a3      	strh	r3, [r4, #12]
 800a7aa:	e7f3      	b.n	800a794 <__ssrefill_r+0x22>

0800a7ac <__ssvfiscanf_r>:
 800a7ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7b0:	460c      	mov	r4, r1
 800a7b2:	2100      	movs	r1, #0
 800a7b4:	4606      	mov	r6, r0
 800a7b6:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 800a7ba:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800a7be:	49b3      	ldr	r1, [pc, #716]	; (800aa8c <__ssvfiscanf_r+0x2e0>)
 800a7c0:	f10d 0804 	add.w	r8, sp, #4
 800a7c4:	91a0      	str	r1, [sp, #640]	; 0x280
 800a7c6:	49b2      	ldr	r1, [pc, #712]	; (800aa90 <__ssvfiscanf_r+0x2e4>)
 800a7c8:	4fb2      	ldr	r7, [pc, #712]	; (800aa94 <__ssvfiscanf_r+0x2e8>)
 800a7ca:	f8df 92cc 	ldr.w	r9, [pc, #716]	; 800aa98 <__ssvfiscanf_r+0x2ec>
 800a7ce:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800a7d2:	91a1      	str	r1, [sp, #644]	; 0x284
 800a7d4:	9300      	str	r3, [sp, #0]
 800a7d6:	f892 a000 	ldrb.w	sl, [r2]
 800a7da:	f1ba 0f00 	cmp.w	sl, #0
 800a7de:	f000 8153 	beq.w	800aa88 <__ssvfiscanf_r+0x2dc>
 800a7e2:	f81a 3007 	ldrb.w	r3, [sl, r7]
 800a7e6:	1c55      	adds	r5, r2, #1
 800a7e8:	f013 0308 	ands.w	r3, r3, #8
 800a7ec:	d019      	beq.n	800a822 <__ssvfiscanf_r+0x76>
 800a7ee:	6863      	ldr	r3, [r4, #4]
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	dd0f      	ble.n	800a814 <__ssvfiscanf_r+0x68>
 800a7f4:	6823      	ldr	r3, [r4, #0]
 800a7f6:	781a      	ldrb	r2, [r3, #0]
 800a7f8:	5cba      	ldrb	r2, [r7, r2]
 800a7fa:	0712      	lsls	r2, r2, #28
 800a7fc:	d401      	bmi.n	800a802 <__ssvfiscanf_r+0x56>
 800a7fe:	462a      	mov	r2, r5
 800a800:	e7e9      	b.n	800a7d6 <__ssvfiscanf_r+0x2a>
 800a802:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a804:	3301      	adds	r3, #1
 800a806:	3201      	adds	r2, #1
 800a808:	9245      	str	r2, [sp, #276]	; 0x114
 800a80a:	6862      	ldr	r2, [r4, #4]
 800a80c:	6023      	str	r3, [r4, #0]
 800a80e:	3a01      	subs	r2, #1
 800a810:	6062      	str	r2, [r4, #4]
 800a812:	e7ec      	b.n	800a7ee <__ssvfiscanf_r+0x42>
 800a814:	4621      	mov	r1, r4
 800a816:	4630      	mov	r0, r6
 800a818:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a81a:	4798      	blx	r3
 800a81c:	2800      	cmp	r0, #0
 800a81e:	d0e9      	beq.n	800a7f4 <__ssvfiscanf_r+0x48>
 800a820:	e7ed      	b.n	800a7fe <__ssvfiscanf_r+0x52>
 800a822:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 800a826:	f040 8086 	bne.w	800a936 <__ssvfiscanf_r+0x18a>
 800a82a:	9341      	str	r3, [sp, #260]	; 0x104
 800a82c:	9343      	str	r3, [sp, #268]	; 0x10c
 800a82e:	7853      	ldrb	r3, [r2, #1]
 800a830:	2b2a      	cmp	r3, #42	; 0x2a
 800a832:	bf04      	itt	eq
 800a834:	2310      	moveq	r3, #16
 800a836:	1c95      	addeq	r5, r2, #2
 800a838:	f04f 020a 	mov.w	r2, #10
 800a83c:	bf08      	it	eq
 800a83e:	9341      	streq	r3, [sp, #260]	; 0x104
 800a840:	46ab      	mov	fp, r5
 800a842:	f81b 1b01 	ldrb.w	r1, [fp], #1
 800a846:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800a84a:	2b09      	cmp	r3, #9
 800a84c:	d91d      	bls.n	800a88a <__ssvfiscanf_r+0xde>
 800a84e:	2203      	movs	r2, #3
 800a850:	4891      	ldr	r0, [pc, #580]	; (800aa98 <__ssvfiscanf_r+0x2ec>)
 800a852:	f7ff f86d 	bl	8009930 <memchr>
 800a856:	b140      	cbz	r0, 800a86a <__ssvfiscanf_r+0xbe>
 800a858:	2301      	movs	r3, #1
 800a85a:	465d      	mov	r5, fp
 800a85c:	eba0 0009 	sub.w	r0, r0, r9
 800a860:	fa03 f000 	lsl.w	r0, r3, r0
 800a864:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a866:	4318      	orrs	r0, r3
 800a868:	9041      	str	r0, [sp, #260]	; 0x104
 800a86a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a86e:	2b78      	cmp	r3, #120	; 0x78
 800a870:	d806      	bhi.n	800a880 <__ssvfiscanf_r+0xd4>
 800a872:	2b57      	cmp	r3, #87	; 0x57
 800a874:	d810      	bhi.n	800a898 <__ssvfiscanf_r+0xec>
 800a876:	2b25      	cmp	r3, #37	; 0x25
 800a878:	d05d      	beq.n	800a936 <__ssvfiscanf_r+0x18a>
 800a87a:	d857      	bhi.n	800a92c <__ssvfiscanf_r+0x180>
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d075      	beq.n	800a96c <__ssvfiscanf_r+0x1c0>
 800a880:	2303      	movs	r3, #3
 800a882:	9347      	str	r3, [sp, #284]	; 0x11c
 800a884:	230a      	movs	r3, #10
 800a886:	9342      	str	r3, [sp, #264]	; 0x108
 800a888:	e082      	b.n	800a990 <__ssvfiscanf_r+0x1e4>
 800a88a:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800a88c:	465d      	mov	r5, fp
 800a88e:	fb02 1303 	mla	r3, r2, r3, r1
 800a892:	3b30      	subs	r3, #48	; 0x30
 800a894:	9343      	str	r3, [sp, #268]	; 0x10c
 800a896:	e7d3      	b.n	800a840 <__ssvfiscanf_r+0x94>
 800a898:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800a89c:	2a20      	cmp	r2, #32
 800a89e:	d8ef      	bhi.n	800a880 <__ssvfiscanf_r+0xd4>
 800a8a0:	a101      	add	r1, pc, #4	; (adr r1, 800a8a8 <__ssvfiscanf_r+0xfc>)
 800a8a2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a8a6:	bf00      	nop
 800a8a8:	0800a97b 	.word	0x0800a97b
 800a8ac:	0800a881 	.word	0x0800a881
 800a8b0:	0800a881 	.word	0x0800a881
 800a8b4:	0800a9d9 	.word	0x0800a9d9
 800a8b8:	0800a881 	.word	0x0800a881
 800a8bc:	0800a881 	.word	0x0800a881
 800a8c0:	0800a881 	.word	0x0800a881
 800a8c4:	0800a881 	.word	0x0800a881
 800a8c8:	0800a881 	.word	0x0800a881
 800a8cc:	0800a881 	.word	0x0800a881
 800a8d0:	0800a881 	.word	0x0800a881
 800a8d4:	0800a9ef 	.word	0x0800a9ef
 800a8d8:	0800a9c5 	.word	0x0800a9c5
 800a8dc:	0800a933 	.word	0x0800a933
 800a8e0:	0800a933 	.word	0x0800a933
 800a8e4:	0800a933 	.word	0x0800a933
 800a8e8:	0800a881 	.word	0x0800a881
 800a8ec:	0800a9c9 	.word	0x0800a9c9
 800a8f0:	0800a881 	.word	0x0800a881
 800a8f4:	0800a881 	.word	0x0800a881
 800a8f8:	0800a881 	.word	0x0800a881
 800a8fc:	0800a881 	.word	0x0800a881
 800a900:	0800a9ff 	.word	0x0800a9ff
 800a904:	0800a9d1 	.word	0x0800a9d1
 800a908:	0800a973 	.word	0x0800a973
 800a90c:	0800a881 	.word	0x0800a881
 800a910:	0800a881 	.word	0x0800a881
 800a914:	0800a9fb 	.word	0x0800a9fb
 800a918:	0800a881 	.word	0x0800a881
 800a91c:	0800a9c5 	.word	0x0800a9c5
 800a920:	0800a881 	.word	0x0800a881
 800a924:	0800a881 	.word	0x0800a881
 800a928:	0800a97b 	.word	0x0800a97b
 800a92c:	3b45      	subs	r3, #69	; 0x45
 800a92e:	2b02      	cmp	r3, #2
 800a930:	d8a6      	bhi.n	800a880 <__ssvfiscanf_r+0xd4>
 800a932:	2305      	movs	r3, #5
 800a934:	e02b      	b.n	800a98e <__ssvfiscanf_r+0x1e2>
 800a936:	6863      	ldr	r3, [r4, #4]
 800a938:	2b00      	cmp	r3, #0
 800a93a:	dd0d      	ble.n	800a958 <__ssvfiscanf_r+0x1ac>
 800a93c:	6823      	ldr	r3, [r4, #0]
 800a93e:	781a      	ldrb	r2, [r3, #0]
 800a940:	4552      	cmp	r2, sl
 800a942:	f040 80a1 	bne.w	800aa88 <__ssvfiscanf_r+0x2dc>
 800a946:	3301      	adds	r3, #1
 800a948:	6862      	ldr	r2, [r4, #4]
 800a94a:	6023      	str	r3, [r4, #0]
 800a94c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800a94e:	3a01      	subs	r2, #1
 800a950:	3301      	adds	r3, #1
 800a952:	6062      	str	r2, [r4, #4]
 800a954:	9345      	str	r3, [sp, #276]	; 0x114
 800a956:	e752      	b.n	800a7fe <__ssvfiscanf_r+0x52>
 800a958:	4621      	mov	r1, r4
 800a95a:	4630      	mov	r0, r6
 800a95c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a95e:	4798      	blx	r3
 800a960:	2800      	cmp	r0, #0
 800a962:	d0eb      	beq.n	800a93c <__ssvfiscanf_r+0x190>
 800a964:	9844      	ldr	r0, [sp, #272]	; 0x110
 800a966:	2800      	cmp	r0, #0
 800a968:	f040 8084 	bne.w	800aa74 <__ssvfiscanf_r+0x2c8>
 800a96c:	f04f 30ff 	mov.w	r0, #4294967295
 800a970:	e086      	b.n	800aa80 <__ssvfiscanf_r+0x2d4>
 800a972:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800a974:	f042 0220 	orr.w	r2, r2, #32
 800a978:	9241      	str	r2, [sp, #260]	; 0x104
 800a97a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800a97c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a980:	9241      	str	r2, [sp, #260]	; 0x104
 800a982:	2210      	movs	r2, #16
 800a984:	2b6f      	cmp	r3, #111	; 0x6f
 800a986:	bf34      	ite	cc
 800a988:	2303      	movcc	r3, #3
 800a98a:	2304      	movcs	r3, #4
 800a98c:	9242      	str	r2, [sp, #264]	; 0x108
 800a98e:	9347      	str	r3, [sp, #284]	; 0x11c
 800a990:	6863      	ldr	r3, [r4, #4]
 800a992:	2b00      	cmp	r3, #0
 800a994:	dd41      	ble.n	800aa1a <__ssvfiscanf_r+0x26e>
 800a996:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a998:	0659      	lsls	r1, r3, #25
 800a99a:	d404      	bmi.n	800a9a6 <__ssvfiscanf_r+0x1fa>
 800a99c:	6823      	ldr	r3, [r4, #0]
 800a99e:	781a      	ldrb	r2, [r3, #0]
 800a9a0:	5cba      	ldrb	r2, [r7, r2]
 800a9a2:	0712      	lsls	r2, r2, #28
 800a9a4:	d440      	bmi.n	800aa28 <__ssvfiscanf_r+0x27c>
 800a9a6:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800a9a8:	2b02      	cmp	r3, #2
 800a9aa:	dc4f      	bgt.n	800aa4c <__ssvfiscanf_r+0x2a0>
 800a9ac:	466b      	mov	r3, sp
 800a9ae:	4622      	mov	r2, r4
 800a9b0:	4630      	mov	r0, r6
 800a9b2:	a941      	add	r1, sp, #260	; 0x104
 800a9b4:	f000 f874 	bl	800aaa0 <_scanf_chars>
 800a9b8:	2801      	cmp	r0, #1
 800a9ba:	d065      	beq.n	800aa88 <__ssvfiscanf_r+0x2dc>
 800a9bc:	2802      	cmp	r0, #2
 800a9be:	f47f af1e 	bne.w	800a7fe <__ssvfiscanf_r+0x52>
 800a9c2:	e7cf      	b.n	800a964 <__ssvfiscanf_r+0x1b8>
 800a9c4:	220a      	movs	r2, #10
 800a9c6:	e7dd      	b.n	800a984 <__ssvfiscanf_r+0x1d8>
 800a9c8:	2300      	movs	r3, #0
 800a9ca:	9342      	str	r3, [sp, #264]	; 0x108
 800a9cc:	2303      	movs	r3, #3
 800a9ce:	e7de      	b.n	800a98e <__ssvfiscanf_r+0x1e2>
 800a9d0:	2308      	movs	r3, #8
 800a9d2:	9342      	str	r3, [sp, #264]	; 0x108
 800a9d4:	2304      	movs	r3, #4
 800a9d6:	e7da      	b.n	800a98e <__ssvfiscanf_r+0x1e2>
 800a9d8:	4629      	mov	r1, r5
 800a9da:	4640      	mov	r0, r8
 800a9dc:	f000 f9d2 	bl	800ad84 <__sccl>
 800a9e0:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a9e2:	4605      	mov	r5, r0
 800a9e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a9e8:	9341      	str	r3, [sp, #260]	; 0x104
 800a9ea:	2301      	movs	r3, #1
 800a9ec:	e7cf      	b.n	800a98e <__ssvfiscanf_r+0x1e2>
 800a9ee:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a9f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a9f4:	9341      	str	r3, [sp, #260]	; 0x104
 800a9f6:	2300      	movs	r3, #0
 800a9f8:	e7c9      	b.n	800a98e <__ssvfiscanf_r+0x1e2>
 800a9fa:	2302      	movs	r3, #2
 800a9fc:	e7c7      	b.n	800a98e <__ssvfiscanf_r+0x1e2>
 800a9fe:	9841      	ldr	r0, [sp, #260]	; 0x104
 800aa00:	06c3      	lsls	r3, r0, #27
 800aa02:	f53f aefc 	bmi.w	800a7fe <__ssvfiscanf_r+0x52>
 800aa06:	9b00      	ldr	r3, [sp, #0]
 800aa08:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800aa0a:	1d19      	adds	r1, r3, #4
 800aa0c:	9100      	str	r1, [sp, #0]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	07c0      	lsls	r0, r0, #31
 800aa12:	bf4c      	ite	mi
 800aa14:	801a      	strhmi	r2, [r3, #0]
 800aa16:	601a      	strpl	r2, [r3, #0]
 800aa18:	e6f1      	b.n	800a7fe <__ssvfiscanf_r+0x52>
 800aa1a:	4621      	mov	r1, r4
 800aa1c:	4630      	mov	r0, r6
 800aa1e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800aa20:	4798      	blx	r3
 800aa22:	2800      	cmp	r0, #0
 800aa24:	d0b7      	beq.n	800a996 <__ssvfiscanf_r+0x1ea>
 800aa26:	e79d      	b.n	800a964 <__ssvfiscanf_r+0x1b8>
 800aa28:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800aa2a:	3201      	adds	r2, #1
 800aa2c:	9245      	str	r2, [sp, #276]	; 0x114
 800aa2e:	6862      	ldr	r2, [r4, #4]
 800aa30:	3a01      	subs	r2, #1
 800aa32:	2a00      	cmp	r2, #0
 800aa34:	6062      	str	r2, [r4, #4]
 800aa36:	dd02      	ble.n	800aa3e <__ssvfiscanf_r+0x292>
 800aa38:	3301      	adds	r3, #1
 800aa3a:	6023      	str	r3, [r4, #0]
 800aa3c:	e7ae      	b.n	800a99c <__ssvfiscanf_r+0x1f0>
 800aa3e:	4621      	mov	r1, r4
 800aa40:	4630      	mov	r0, r6
 800aa42:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800aa44:	4798      	blx	r3
 800aa46:	2800      	cmp	r0, #0
 800aa48:	d0a8      	beq.n	800a99c <__ssvfiscanf_r+0x1f0>
 800aa4a:	e78b      	b.n	800a964 <__ssvfiscanf_r+0x1b8>
 800aa4c:	2b04      	cmp	r3, #4
 800aa4e:	dc06      	bgt.n	800aa5e <__ssvfiscanf_r+0x2b2>
 800aa50:	466b      	mov	r3, sp
 800aa52:	4622      	mov	r2, r4
 800aa54:	4630      	mov	r0, r6
 800aa56:	a941      	add	r1, sp, #260	; 0x104
 800aa58:	f000 f87a 	bl	800ab50 <_scanf_i>
 800aa5c:	e7ac      	b.n	800a9b8 <__ssvfiscanf_r+0x20c>
 800aa5e:	4b0f      	ldr	r3, [pc, #60]	; (800aa9c <__ssvfiscanf_r+0x2f0>)
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	f43f aecc 	beq.w	800a7fe <__ssvfiscanf_r+0x52>
 800aa66:	466b      	mov	r3, sp
 800aa68:	4622      	mov	r2, r4
 800aa6a:	4630      	mov	r0, r6
 800aa6c:	a941      	add	r1, sp, #260	; 0x104
 800aa6e:	f7fc fbe1 	bl	8007234 <_scanf_float>
 800aa72:	e7a1      	b.n	800a9b8 <__ssvfiscanf_r+0x20c>
 800aa74:	89a3      	ldrh	r3, [r4, #12]
 800aa76:	f013 0f40 	tst.w	r3, #64	; 0x40
 800aa7a:	bf18      	it	ne
 800aa7c:	f04f 30ff 	movne.w	r0, #4294967295
 800aa80:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 800aa84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa88:	9844      	ldr	r0, [sp, #272]	; 0x110
 800aa8a:	e7f9      	b.n	800aa80 <__ssvfiscanf_r+0x2d4>
 800aa8c:	0800a6f9 	.word	0x0800a6f9
 800aa90:	0800a773 	.word	0x0800a773
 800aa94:	0800be51 	.word	0x0800be51
 800aa98:	0800c1ca 	.word	0x0800c1ca
 800aa9c:	08007235 	.word	0x08007235

0800aaa0 <_scanf_chars>:
 800aaa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aaa4:	4615      	mov	r5, r2
 800aaa6:	688a      	ldr	r2, [r1, #8]
 800aaa8:	4680      	mov	r8, r0
 800aaaa:	460c      	mov	r4, r1
 800aaac:	b932      	cbnz	r2, 800aabc <_scanf_chars+0x1c>
 800aaae:	698a      	ldr	r2, [r1, #24]
 800aab0:	2a00      	cmp	r2, #0
 800aab2:	bf0c      	ite	eq
 800aab4:	2201      	moveq	r2, #1
 800aab6:	f04f 32ff 	movne.w	r2, #4294967295
 800aaba:	608a      	str	r2, [r1, #8]
 800aabc:	2700      	movs	r7, #0
 800aabe:	6822      	ldr	r2, [r4, #0]
 800aac0:	f8df 9088 	ldr.w	r9, [pc, #136]	; 800ab4c <_scanf_chars+0xac>
 800aac4:	06d1      	lsls	r1, r2, #27
 800aac6:	bf5f      	itttt	pl
 800aac8:	681a      	ldrpl	r2, [r3, #0]
 800aaca:	1d11      	addpl	r1, r2, #4
 800aacc:	6019      	strpl	r1, [r3, #0]
 800aace:	6816      	ldrpl	r6, [r2, #0]
 800aad0:	69a0      	ldr	r0, [r4, #24]
 800aad2:	b188      	cbz	r0, 800aaf8 <_scanf_chars+0x58>
 800aad4:	2801      	cmp	r0, #1
 800aad6:	d107      	bne.n	800aae8 <_scanf_chars+0x48>
 800aad8:	682b      	ldr	r3, [r5, #0]
 800aada:	781a      	ldrb	r2, [r3, #0]
 800aadc:	6963      	ldr	r3, [r4, #20]
 800aade:	5c9b      	ldrb	r3, [r3, r2]
 800aae0:	b953      	cbnz	r3, 800aaf8 <_scanf_chars+0x58>
 800aae2:	bb27      	cbnz	r7, 800ab2e <_scanf_chars+0x8e>
 800aae4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aae8:	2802      	cmp	r0, #2
 800aaea:	d120      	bne.n	800ab2e <_scanf_chars+0x8e>
 800aaec:	682b      	ldr	r3, [r5, #0]
 800aaee:	781b      	ldrb	r3, [r3, #0]
 800aaf0:	f813 3009 	ldrb.w	r3, [r3, r9]
 800aaf4:	071b      	lsls	r3, r3, #28
 800aaf6:	d41a      	bmi.n	800ab2e <_scanf_chars+0x8e>
 800aaf8:	6823      	ldr	r3, [r4, #0]
 800aafa:	3701      	adds	r7, #1
 800aafc:	06da      	lsls	r2, r3, #27
 800aafe:	bf5e      	ittt	pl
 800ab00:	682b      	ldrpl	r3, [r5, #0]
 800ab02:	781b      	ldrbpl	r3, [r3, #0]
 800ab04:	f806 3b01 	strbpl.w	r3, [r6], #1
 800ab08:	682a      	ldr	r2, [r5, #0]
 800ab0a:	686b      	ldr	r3, [r5, #4]
 800ab0c:	3201      	adds	r2, #1
 800ab0e:	602a      	str	r2, [r5, #0]
 800ab10:	68a2      	ldr	r2, [r4, #8]
 800ab12:	3b01      	subs	r3, #1
 800ab14:	3a01      	subs	r2, #1
 800ab16:	606b      	str	r3, [r5, #4]
 800ab18:	60a2      	str	r2, [r4, #8]
 800ab1a:	b142      	cbz	r2, 800ab2e <_scanf_chars+0x8e>
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	dcd7      	bgt.n	800aad0 <_scanf_chars+0x30>
 800ab20:	4629      	mov	r1, r5
 800ab22:	4640      	mov	r0, r8
 800ab24:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800ab28:	4798      	blx	r3
 800ab2a:	2800      	cmp	r0, #0
 800ab2c:	d0d0      	beq.n	800aad0 <_scanf_chars+0x30>
 800ab2e:	6823      	ldr	r3, [r4, #0]
 800ab30:	f013 0310 	ands.w	r3, r3, #16
 800ab34:	d105      	bne.n	800ab42 <_scanf_chars+0xa2>
 800ab36:	68e2      	ldr	r2, [r4, #12]
 800ab38:	3201      	adds	r2, #1
 800ab3a:	60e2      	str	r2, [r4, #12]
 800ab3c:	69a2      	ldr	r2, [r4, #24]
 800ab3e:	b102      	cbz	r2, 800ab42 <_scanf_chars+0xa2>
 800ab40:	7033      	strb	r3, [r6, #0]
 800ab42:	6923      	ldr	r3, [r4, #16]
 800ab44:	2000      	movs	r0, #0
 800ab46:	441f      	add	r7, r3
 800ab48:	6127      	str	r7, [r4, #16]
 800ab4a:	e7cb      	b.n	800aae4 <_scanf_chars+0x44>
 800ab4c:	0800be51 	.word	0x0800be51

0800ab50 <_scanf_i>:
 800ab50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab54:	460c      	mov	r4, r1
 800ab56:	4698      	mov	r8, r3
 800ab58:	4b72      	ldr	r3, [pc, #456]	; (800ad24 <_scanf_i+0x1d4>)
 800ab5a:	b087      	sub	sp, #28
 800ab5c:	4682      	mov	sl, r0
 800ab5e:	4616      	mov	r6, r2
 800ab60:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ab64:	ab03      	add	r3, sp, #12
 800ab66:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800ab6a:	4b6f      	ldr	r3, [pc, #444]	; (800ad28 <_scanf_i+0x1d8>)
 800ab6c:	69a1      	ldr	r1, [r4, #24]
 800ab6e:	4a6f      	ldr	r2, [pc, #444]	; (800ad2c <_scanf_i+0x1dc>)
 800ab70:	4627      	mov	r7, r4
 800ab72:	2903      	cmp	r1, #3
 800ab74:	bf18      	it	ne
 800ab76:	461a      	movne	r2, r3
 800ab78:	68a3      	ldr	r3, [r4, #8]
 800ab7a:	9201      	str	r2, [sp, #4]
 800ab7c:	1e5a      	subs	r2, r3, #1
 800ab7e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800ab82:	bf81      	itttt	hi
 800ab84:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800ab88:	eb03 0905 	addhi.w	r9, r3, r5
 800ab8c:	f240 135d 	movwhi	r3, #349	; 0x15d
 800ab90:	60a3      	strhi	r3, [r4, #8]
 800ab92:	f857 3b1c 	ldr.w	r3, [r7], #28
 800ab96:	bf98      	it	ls
 800ab98:	f04f 0900 	movls.w	r9, #0
 800ab9c:	463d      	mov	r5, r7
 800ab9e:	f04f 0b00 	mov.w	fp, #0
 800aba2:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800aba6:	6023      	str	r3, [r4, #0]
 800aba8:	6831      	ldr	r1, [r6, #0]
 800abaa:	ab03      	add	r3, sp, #12
 800abac:	2202      	movs	r2, #2
 800abae:	7809      	ldrb	r1, [r1, #0]
 800abb0:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800abb4:	f7fe febc 	bl	8009930 <memchr>
 800abb8:	b328      	cbz	r0, 800ac06 <_scanf_i+0xb6>
 800abba:	f1bb 0f01 	cmp.w	fp, #1
 800abbe:	d159      	bne.n	800ac74 <_scanf_i+0x124>
 800abc0:	6862      	ldr	r2, [r4, #4]
 800abc2:	b92a      	cbnz	r2, 800abd0 <_scanf_i+0x80>
 800abc4:	2308      	movs	r3, #8
 800abc6:	6822      	ldr	r2, [r4, #0]
 800abc8:	6063      	str	r3, [r4, #4]
 800abca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800abce:	6022      	str	r2, [r4, #0]
 800abd0:	6822      	ldr	r2, [r4, #0]
 800abd2:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800abd6:	6022      	str	r2, [r4, #0]
 800abd8:	68a2      	ldr	r2, [r4, #8]
 800abda:	1e51      	subs	r1, r2, #1
 800abdc:	60a1      	str	r1, [r4, #8]
 800abde:	b192      	cbz	r2, 800ac06 <_scanf_i+0xb6>
 800abe0:	6832      	ldr	r2, [r6, #0]
 800abe2:	1c51      	adds	r1, r2, #1
 800abe4:	6031      	str	r1, [r6, #0]
 800abe6:	7812      	ldrb	r2, [r2, #0]
 800abe8:	f805 2b01 	strb.w	r2, [r5], #1
 800abec:	6872      	ldr	r2, [r6, #4]
 800abee:	3a01      	subs	r2, #1
 800abf0:	2a00      	cmp	r2, #0
 800abf2:	6072      	str	r2, [r6, #4]
 800abf4:	dc07      	bgt.n	800ac06 <_scanf_i+0xb6>
 800abf6:	4631      	mov	r1, r6
 800abf8:	4650      	mov	r0, sl
 800abfa:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800abfe:	4790      	blx	r2
 800ac00:	2800      	cmp	r0, #0
 800ac02:	f040 8085 	bne.w	800ad10 <_scanf_i+0x1c0>
 800ac06:	f10b 0b01 	add.w	fp, fp, #1
 800ac0a:	f1bb 0f03 	cmp.w	fp, #3
 800ac0e:	d1cb      	bne.n	800aba8 <_scanf_i+0x58>
 800ac10:	6863      	ldr	r3, [r4, #4]
 800ac12:	b90b      	cbnz	r3, 800ac18 <_scanf_i+0xc8>
 800ac14:	230a      	movs	r3, #10
 800ac16:	6063      	str	r3, [r4, #4]
 800ac18:	6863      	ldr	r3, [r4, #4]
 800ac1a:	4945      	ldr	r1, [pc, #276]	; (800ad30 <_scanf_i+0x1e0>)
 800ac1c:	6960      	ldr	r0, [r4, #20]
 800ac1e:	1ac9      	subs	r1, r1, r3
 800ac20:	f000 f8b0 	bl	800ad84 <__sccl>
 800ac24:	f04f 0b00 	mov.w	fp, #0
 800ac28:	68a3      	ldr	r3, [r4, #8]
 800ac2a:	6822      	ldr	r2, [r4, #0]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d03d      	beq.n	800acac <_scanf_i+0x15c>
 800ac30:	6831      	ldr	r1, [r6, #0]
 800ac32:	6960      	ldr	r0, [r4, #20]
 800ac34:	f891 c000 	ldrb.w	ip, [r1]
 800ac38:	f810 000c 	ldrb.w	r0, [r0, ip]
 800ac3c:	2800      	cmp	r0, #0
 800ac3e:	d035      	beq.n	800acac <_scanf_i+0x15c>
 800ac40:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800ac44:	d124      	bne.n	800ac90 <_scanf_i+0x140>
 800ac46:	0510      	lsls	r0, r2, #20
 800ac48:	d522      	bpl.n	800ac90 <_scanf_i+0x140>
 800ac4a:	f10b 0b01 	add.w	fp, fp, #1
 800ac4e:	f1b9 0f00 	cmp.w	r9, #0
 800ac52:	d003      	beq.n	800ac5c <_scanf_i+0x10c>
 800ac54:	3301      	adds	r3, #1
 800ac56:	f109 39ff 	add.w	r9, r9, #4294967295
 800ac5a:	60a3      	str	r3, [r4, #8]
 800ac5c:	6873      	ldr	r3, [r6, #4]
 800ac5e:	3b01      	subs	r3, #1
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	6073      	str	r3, [r6, #4]
 800ac64:	dd1b      	ble.n	800ac9e <_scanf_i+0x14e>
 800ac66:	6833      	ldr	r3, [r6, #0]
 800ac68:	3301      	adds	r3, #1
 800ac6a:	6033      	str	r3, [r6, #0]
 800ac6c:	68a3      	ldr	r3, [r4, #8]
 800ac6e:	3b01      	subs	r3, #1
 800ac70:	60a3      	str	r3, [r4, #8]
 800ac72:	e7d9      	b.n	800ac28 <_scanf_i+0xd8>
 800ac74:	f1bb 0f02 	cmp.w	fp, #2
 800ac78:	d1ae      	bne.n	800abd8 <_scanf_i+0x88>
 800ac7a:	6822      	ldr	r2, [r4, #0]
 800ac7c:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800ac80:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800ac84:	d1bf      	bne.n	800ac06 <_scanf_i+0xb6>
 800ac86:	2310      	movs	r3, #16
 800ac88:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ac8c:	6063      	str	r3, [r4, #4]
 800ac8e:	e7a2      	b.n	800abd6 <_scanf_i+0x86>
 800ac90:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800ac94:	6022      	str	r2, [r4, #0]
 800ac96:	780b      	ldrb	r3, [r1, #0]
 800ac98:	f805 3b01 	strb.w	r3, [r5], #1
 800ac9c:	e7de      	b.n	800ac5c <_scanf_i+0x10c>
 800ac9e:	4631      	mov	r1, r6
 800aca0:	4650      	mov	r0, sl
 800aca2:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800aca6:	4798      	blx	r3
 800aca8:	2800      	cmp	r0, #0
 800acaa:	d0df      	beq.n	800ac6c <_scanf_i+0x11c>
 800acac:	6823      	ldr	r3, [r4, #0]
 800acae:	05d9      	lsls	r1, r3, #23
 800acb0:	d50d      	bpl.n	800acce <_scanf_i+0x17e>
 800acb2:	42bd      	cmp	r5, r7
 800acb4:	d909      	bls.n	800acca <_scanf_i+0x17a>
 800acb6:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800acba:	4632      	mov	r2, r6
 800acbc:	4650      	mov	r0, sl
 800acbe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800acc2:	f105 39ff 	add.w	r9, r5, #4294967295
 800acc6:	4798      	blx	r3
 800acc8:	464d      	mov	r5, r9
 800acca:	42bd      	cmp	r5, r7
 800accc:	d028      	beq.n	800ad20 <_scanf_i+0x1d0>
 800acce:	6822      	ldr	r2, [r4, #0]
 800acd0:	f012 0210 	ands.w	r2, r2, #16
 800acd4:	d113      	bne.n	800acfe <_scanf_i+0x1ae>
 800acd6:	702a      	strb	r2, [r5, #0]
 800acd8:	4639      	mov	r1, r7
 800acda:	6863      	ldr	r3, [r4, #4]
 800acdc:	4650      	mov	r0, sl
 800acde:	9e01      	ldr	r6, [sp, #4]
 800ace0:	47b0      	blx	r6
 800ace2:	f8d8 3000 	ldr.w	r3, [r8]
 800ace6:	6821      	ldr	r1, [r4, #0]
 800ace8:	1d1a      	adds	r2, r3, #4
 800acea:	f8c8 2000 	str.w	r2, [r8]
 800acee:	f011 0f20 	tst.w	r1, #32
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	d00f      	beq.n	800ad16 <_scanf_i+0x1c6>
 800acf6:	6018      	str	r0, [r3, #0]
 800acf8:	68e3      	ldr	r3, [r4, #12]
 800acfa:	3301      	adds	r3, #1
 800acfc:	60e3      	str	r3, [r4, #12]
 800acfe:	2000      	movs	r0, #0
 800ad00:	1bed      	subs	r5, r5, r7
 800ad02:	44ab      	add	fp, r5
 800ad04:	6925      	ldr	r5, [r4, #16]
 800ad06:	445d      	add	r5, fp
 800ad08:	6125      	str	r5, [r4, #16]
 800ad0a:	b007      	add	sp, #28
 800ad0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad10:	f04f 0b00 	mov.w	fp, #0
 800ad14:	e7ca      	b.n	800acac <_scanf_i+0x15c>
 800ad16:	07ca      	lsls	r2, r1, #31
 800ad18:	bf4c      	ite	mi
 800ad1a:	8018      	strhmi	r0, [r3, #0]
 800ad1c:	6018      	strpl	r0, [r3, #0]
 800ad1e:	e7eb      	b.n	800acf8 <_scanf_i+0x1a8>
 800ad20:	2001      	movs	r0, #1
 800ad22:	e7f2      	b.n	800ad0a <_scanf_i+0x1ba>
 800ad24:	0800bda0 	.word	0x0800bda0
 800ad28:	0800af15 	.word	0x0800af15
 800ad2c:	080084c1 	.word	0x080084c1
 800ad30:	0800c1ee 	.word	0x0800c1ee

0800ad34 <_read_r>:
 800ad34:	b538      	push	{r3, r4, r5, lr}
 800ad36:	4604      	mov	r4, r0
 800ad38:	4608      	mov	r0, r1
 800ad3a:	4611      	mov	r1, r2
 800ad3c:	2200      	movs	r2, #0
 800ad3e:	4d05      	ldr	r5, [pc, #20]	; (800ad54 <_read_r+0x20>)
 800ad40:	602a      	str	r2, [r5, #0]
 800ad42:	461a      	mov	r2, r3
 800ad44:	f7f7 fe69 	bl	8002a1a <_read>
 800ad48:	1c43      	adds	r3, r0, #1
 800ad4a:	d102      	bne.n	800ad52 <_read_r+0x1e>
 800ad4c:	682b      	ldr	r3, [r5, #0]
 800ad4e:	b103      	cbz	r3, 800ad52 <_read_r+0x1e>
 800ad50:	6023      	str	r3, [r4, #0]
 800ad52:	bd38      	pop	{r3, r4, r5, pc}
 800ad54:	20000418 	.word	0x20000418

0800ad58 <nan>:
 800ad58:	2000      	movs	r0, #0
 800ad5a:	4901      	ldr	r1, [pc, #4]	; (800ad60 <nan+0x8>)
 800ad5c:	4770      	bx	lr
 800ad5e:	bf00      	nop
 800ad60:	7ff80000 	.word	0x7ff80000

0800ad64 <_sbrk_r>:
 800ad64:	b538      	push	{r3, r4, r5, lr}
 800ad66:	2300      	movs	r3, #0
 800ad68:	4d05      	ldr	r5, [pc, #20]	; (800ad80 <_sbrk_r+0x1c>)
 800ad6a:	4604      	mov	r4, r0
 800ad6c:	4608      	mov	r0, r1
 800ad6e:	602b      	str	r3, [r5, #0]
 800ad70:	f7f7 febc 	bl	8002aec <_sbrk>
 800ad74:	1c43      	adds	r3, r0, #1
 800ad76:	d102      	bne.n	800ad7e <_sbrk_r+0x1a>
 800ad78:	682b      	ldr	r3, [r5, #0]
 800ad7a:	b103      	cbz	r3, 800ad7e <_sbrk_r+0x1a>
 800ad7c:	6023      	str	r3, [r4, #0]
 800ad7e:	bd38      	pop	{r3, r4, r5, pc}
 800ad80:	20000418 	.word	0x20000418

0800ad84 <__sccl>:
 800ad84:	b570      	push	{r4, r5, r6, lr}
 800ad86:	780b      	ldrb	r3, [r1, #0]
 800ad88:	4604      	mov	r4, r0
 800ad8a:	2b5e      	cmp	r3, #94	; 0x5e
 800ad8c:	bf13      	iteet	ne
 800ad8e:	2200      	movne	r2, #0
 800ad90:	2201      	moveq	r2, #1
 800ad92:	784b      	ldrbeq	r3, [r1, #1]
 800ad94:	1c48      	addne	r0, r1, #1
 800ad96:	bf08      	it	eq
 800ad98:	1c88      	addeq	r0, r1, #2
 800ad9a:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800ad9e:	1e61      	subs	r1, r4, #1
 800ada0:	f801 2f01 	strb.w	r2, [r1, #1]!
 800ada4:	42a9      	cmp	r1, r5
 800ada6:	d1fb      	bne.n	800ada0 <__sccl+0x1c>
 800ada8:	b90b      	cbnz	r3, 800adae <__sccl+0x2a>
 800adaa:	3801      	subs	r0, #1
 800adac:	bd70      	pop	{r4, r5, r6, pc}
 800adae:	f082 0101 	eor.w	r1, r2, #1
 800adb2:	54e1      	strb	r1, [r4, r3]
 800adb4:	1c42      	adds	r2, r0, #1
 800adb6:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 800adba:	4610      	mov	r0, r2
 800adbc:	2d2d      	cmp	r5, #45	; 0x2d
 800adbe:	f102 36ff 	add.w	r6, r2, #4294967295
 800adc2:	d006      	beq.n	800add2 <__sccl+0x4e>
 800adc4:	2d5d      	cmp	r5, #93	; 0x5d
 800adc6:	d0f1      	beq.n	800adac <__sccl+0x28>
 800adc8:	b90d      	cbnz	r5, 800adce <__sccl+0x4a>
 800adca:	4630      	mov	r0, r6
 800adcc:	e7ee      	b.n	800adac <__sccl+0x28>
 800adce:	462b      	mov	r3, r5
 800add0:	e7ef      	b.n	800adb2 <__sccl+0x2e>
 800add2:	7816      	ldrb	r6, [r2, #0]
 800add4:	2e5d      	cmp	r6, #93	; 0x5d
 800add6:	d0fa      	beq.n	800adce <__sccl+0x4a>
 800add8:	42b3      	cmp	r3, r6
 800adda:	dcf8      	bgt.n	800adce <__sccl+0x4a>
 800addc:	4618      	mov	r0, r3
 800adde:	3001      	adds	r0, #1
 800ade0:	4286      	cmp	r6, r0
 800ade2:	5421      	strb	r1, [r4, r0]
 800ade4:	dcfb      	bgt.n	800adde <__sccl+0x5a>
 800ade6:	43d8      	mvns	r0, r3
 800ade8:	4430      	add	r0, r6
 800adea:	42b3      	cmp	r3, r6
 800adec:	bfa8      	it	ge
 800adee:	2000      	movge	r0, #0
 800adf0:	1c5d      	adds	r5, r3, #1
 800adf2:	182b      	adds	r3, r5, r0
 800adf4:	3202      	adds	r2, #2
 800adf6:	e7de      	b.n	800adb6 <__sccl+0x32>

0800adf8 <strncmp>:
 800adf8:	b510      	push	{r4, lr}
 800adfa:	b16a      	cbz	r2, 800ae18 <strncmp+0x20>
 800adfc:	3901      	subs	r1, #1
 800adfe:	1884      	adds	r4, r0, r2
 800ae00:	f810 3b01 	ldrb.w	r3, [r0], #1
 800ae04:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800ae08:	4293      	cmp	r3, r2
 800ae0a:	d103      	bne.n	800ae14 <strncmp+0x1c>
 800ae0c:	42a0      	cmp	r0, r4
 800ae0e:	d001      	beq.n	800ae14 <strncmp+0x1c>
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d1f5      	bne.n	800ae00 <strncmp+0x8>
 800ae14:	1a98      	subs	r0, r3, r2
 800ae16:	bd10      	pop	{r4, pc}
 800ae18:	4610      	mov	r0, r2
 800ae1a:	e7fc      	b.n	800ae16 <strncmp+0x1e>

0800ae1c <_strtoul_l.isra.0>:
 800ae1c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ae20:	468c      	mov	ip, r1
 800ae22:	4686      	mov	lr, r0
 800ae24:	4e3a      	ldr	r6, [pc, #232]	; (800af10 <_strtoul_l.isra.0+0xf4>)
 800ae26:	4660      	mov	r0, ip
 800ae28:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800ae2c:	5da5      	ldrb	r5, [r4, r6]
 800ae2e:	f015 0508 	ands.w	r5, r5, #8
 800ae32:	d1f8      	bne.n	800ae26 <_strtoul_l.isra.0+0xa>
 800ae34:	2c2d      	cmp	r4, #45	; 0x2d
 800ae36:	d134      	bne.n	800aea2 <_strtoul_l.isra.0+0x86>
 800ae38:	f04f 0801 	mov.w	r8, #1
 800ae3c:	f89c 4000 	ldrb.w	r4, [ip]
 800ae40:	f100 0c02 	add.w	ip, r0, #2
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d05e      	beq.n	800af06 <_strtoul_l.isra.0+0xea>
 800ae48:	2b10      	cmp	r3, #16
 800ae4a:	d10c      	bne.n	800ae66 <_strtoul_l.isra.0+0x4a>
 800ae4c:	2c30      	cmp	r4, #48	; 0x30
 800ae4e:	d10a      	bne.n	800ae66 <_strtoul_l.isra.0+0x4a>
 800ae50:	f89c 0000 	ldrb.w	r0, [ip]
 800ae54:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800ae58:	2858      	cmp	r0, #88	; 0x58
 800ae5a:	d14f      	bne.n	800aefc <_strtoul_l.isra.0+0xe0>
 800ae5c:	2310      	movs	r3, #16
 800ae5e:	f89c 4001 	ldrb.w	r4, [ip, #1]
 800ae62:	f10c 0c02 	add.w	ip, ip, #2
 800ae66:	f04f 37ff 	mov.w	r7, #4294967295
 800ae6a:	fbb7 f7f3 	udiv	r7, r7, r3
 800ae6e:	2500      	movs	r5, #0
 800ae70:	fb03 f907 	mul.w	r9, r3, r7
 800ae74:	4628      	mov	r0, r5
 800ae76:	ea6f 0909 	mvn.w	r9, r9
 800ae7a:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 800ae7e:	2e09      	cmp	r6, #9
 800ae80:	d818      	bhi.n	800aeb4 <_strtoul_l.isra.0+0x98>
 800ae82:	4634      	mov	r4, r6
 800ae84:	42a3      	cmp	r3, r4
 800ae86:	dd24      	ble.n	800aed2 <_strtoul_l.isra.0+0xb6>
 800ae88:	2d00      	cmp	r5, #0
 800ae8a:	db1f      	blt.n	800aecc <_strtoul_l.isra.0+0xb0>
 800ae8c:	4287      	cmp	r7, r0
 800ae8e:	d31d      	bcc.n	800aecc <_strtoul_l.isra.0+0xb0>
 800ae90:	d101      	bne.n	800ae96 <_strtoul_l.isra.0+0x7a>
 800ae92:	45a1      	cmp	r9, r4
 800ae94:	db1a      	blt.n	800aecc <_strtoul_l.isra.0+0xb0>
 800ae96:	2501      	movs	r5, #1
 800ae98:	fb00 4003 	mla	r0, r0, r3, r4
 800ae9c:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800aea0:	e7eb      	b.n	800ae7a <_strtoul_l.isra.0+0x5e>
 800aea2:	2c2b      	cmp	r4, #43	; 0x2b
 800aea4:	bf08      	it	eq
 800aea6:	f89c 4000 	ldrbeq.w	r4, [ip]
 800aeaa:	46a8      	mov	r8, r5
 800aeac:	bf08      	it	eq
 800aeae:	f100 0c02 	addeq.w	ip, r0, #2
 800aeb2:	e7c7      	b.n	800ae44 <_strtoul_l.isra.0+0x28>
 800aeb4:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 800aeb8:	2e19      	cmp	r6, #25
 800aeba:	d801      	bhi.n	800aec0 <_strtoul_l.isra.0+0xa4>
 800aebc:	3c37      	subs	r4, #55	; 0x37
 800aebe:	e7e1      	b.n	800ae84 <_strtoul_l.isra.0+0x68>
 800aec0:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 800aec4:	2e19      	cmp	r6, #25
 800aec6:	d804      	bhi.n	800aed2 <_strtoul_l.isra.0+0xb6>
 800aec8:	3c57      	subs	r4, #87	; 0x57
 800aeca:	e7db      	b.n	800ae84 <_strtoul_l.isra.0+0x68>
 800aecc:	f04f 35ff 	mov.w	r5, #4294967295
 800aed0:	e7e4      	b.n	800ae9c <_strtoul_l.isra.0+0x80>
 800aed2:	2d00      	cmp	r5, #0
 800aed4:	da07      	bge.n	800aee6 <_strtoul_l.isra.0+0xca>
 800aed6:	2322      	movs	r3, #34	; 0x22
 800aed8:	f04f 30ff 	mov.w	r0, #4294967295
 800aedc:	f8ce 3000 	str.w	r3, [lr]
 800aee0:	b942      	cbnz	r2, 800aef4 <_strtoul_l.isra.0+0xd8>
 800aee2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aee6:	f1b8 0f00 	cmp.w	r8, #0
 800aeea:	d000      	beq.n	800aeee <_strtoul_l.isra.0+0xd2>
 800aeec:	4240      	negs	r0, r0
 800aeee:	2a00      	cmp	r2, #0
 800aef0:	d0f7      	beq.n	800aee2 <_strtoul_l.isra.0+0xc6>
 800aef2:	b10d      	cbz	r5, 800aef8 <_strtoul_l.isra.0+0xdc>
 800aef4:	f10c 31ff 	add.w	r1, ip, #4294967295
 800aef8:	6011      	str	r1, [r2, #0]
 800aefa:	e7f2      	b.n	800aee2 <_strtoul_l.isra.0+0xc6>
 800aefc:	2430      	movs	r4, #48	; 0x30
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d1b1      	bne.n	800ae66 <_strtoul_l.isra.0+0x4a>
 800af02:	2308      	movs	r3, #8
 800af04:	e7af      	b.n	800ae66 <_strtoul_l.isra.0+0x4a>
 800af06:	2c30      	cmp	r4, #48	; 0x30
 800af08:	d0a2      	beq.n	800ae50 <_strtoul_l.isra.0+0x34>
 800af0a:	230a      	movs	r3, #10
 800af0c:	e7ab      	b.n	800ae66 <_strtoul_l.isra.0+0x4a>
 800af0e:	bf00      	nop
 800af10:	0800be51 	.word	0x0800be51

0800af14 <_strtoul_r>:
 800af14:	f7ff bf82 	b.w	800ae1c <_strtoul_l.isra.0>

0800af18 <__submore>:
 800af18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af1c:	460c      	mov	r4, r1
 800af1e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800af20:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800af24:	4299      	cmp	r1, r3
 800af26:	d11b      	bne.n	800af60 <__submore+0x48>
 800af28:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800af2c:	f7ff fa2e 	bl	800a38c <_malloc_r>
 800af30:	b918      	cbnz	r0, 800af3a <__submore+0x22>
 800af32:	f04f 30ff 	mov.w	r0, #4294967295
 800af36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800af3e:	63a3      	str	r3, [r4, #56]	; 0x38
 800af40:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800af44:	6360      	str	r0, [r4, #52]	; 0x34
 800af46:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800af4a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800af4e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800af52:	7043      	strb	r3, [r0, #1]
 800af54:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800af58:	7003      	strb	r3, [r0, #0]
 800af5a:	6020      	str	r0, [r4, #0]
 800af5c:	2000      	movs	r0, #0
 800af5e:	e7ea      	b.n	800af36 <__submore+0x1e>
 800af60:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800af62:	0077      	lsls	r7, r6, #1
 800af64:	463a      	mov	r2, r7
 800af66:	f000 fa2d 	bl	800b3c4 <_realloc_r>
 800af6a:	4605      	mov	r5, r0
 800af6c:	2800      	cmp	r0, #0
 800af6e:	d0e0      	beq.n	800af32 <__submore+0x1a>
 800af70:	eb00 0806 	add.w	r8, r0, r6
 800af74:	4601      	mov	r1, r0
 800af76:	4632      	mov	r2, r6
 800af78:	4640      	mov	r0, r8
 800af7a:	f7fe fce7 	bl	800994c <memcpy>
 800af7e:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800af82:	f8c4 8000 	str.w	r8, [r4]
 800af86:	e7e9      	b.n	800af5c <__submore+0x44>

0800af88 <__ascii_wctomb>:
 800af88:	4603      	mov	r3, r0
 800af8a:	4608      	mov	r0, r1
 800af8c:	b141      	cbz	r1, 800afa0 <__ascii_wctomb+0x18>
 800af8e:	2aff      	cmp	r2, #255	; 0xff
 800af90:	d904      	bls.n	800af9c <__ascii_wctomb+0x14>
 800af92:	228a      	movs	r2, #138	; 0x8a
 800af94:	f04f 30ff 	mov.w	r0, #4294967295
 800af98:	601a      	str	r2, [r3, #0]
 800af9a:	4770      	bx	lr
 800af9c:	2001      	movs	r0, #1
 800af9e:	700a      	strb	r2, [r1, #0]
 800afa0:	4770      	bx	lr
	...

0800afa4 <__assert_func>:
 800afa4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800afa6:	4614      	mov	r4, r2
 800afa8:	461a      	mov	r2, r3
 800afaa:	4b09      	ldr	r3, [pc, #36]	; (800afd0 <__assert_func+0x2c>)
 800afac:	4605      	mov	r5, r0
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	68d8      	ldr	r0, [r3, #12]
 800afb2:	b14c      	cbz	r4, 800afc8 <__assert_func+0x24>
 800afb4:	4b07      	ldr	r3, [pc, #28]	; (800afd4 <__assert_func+0x30>)
 800afb6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800afba:	9100      	str	r1, [sp, #0]
 800afbc:	462b      	mov	r3, r5
 800afbe:	4906      	ldr	r1, [pc, #24]	; (800afd8 <__assert_func+0x34>)
 800afc0:	f000 f9a6 	bl	800b310 <fiprintf>
 800afc4:	f000 fc3c 	bl	800b840 <abort>
 800afc8:	4b04      	ldr	r3, [pc, #16]	; (800afdc <__assert_func+0x38>)
 800afca:	461c      	mov	r4, r3
 800afcc:	e7f3      	b.n	800afb6 <__assert_func+0x12>
 800afce:	bf00      	nop
 800afd0:	2000000c 	.word	0x2000000c
 800afd4:	0800c1f0 	.word	0x0800c1f0
 800afd8:	0800c1fd 	.word	0x0800c1fd
 800afdc:	0800c22b 	.word	0x0800c22b

0800afe0 <__sflush_r>:
 800afe0:	898a      	ldrh	r2, [r1, #12]
 800afe2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800afe6:	4605      	mov	r5, r0
 800afe8:	0710      	lsls	r0, r2, #28
 800afea:	460c      	mov	r4, r1
 800afec:	d458      	bmi.n	800b0a0 <__sflush_r+0xc0>
 800afee:	684b      	ldr	r3, [r1, #4]
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	dc05      	bgt.n	800b000 <__sflush_r+0x20>
 800aff4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	dc02      	bgt.n	800b000 <__sflush_r+0x20>
 800affa:	2000      	movs	r0, #0
 800affc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b000:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b002:	2e00      	cmp	r6, #0
 800b004:	d0f9      	beq.n	800affa <__sflush_r+0x1a>
 800b006:	2300      	movs	r3, #0
 800b008:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b00c:	682f      	ldr	r7, [r5, #0]
 800b00e:	602b      	str	r3, [r5, #0]
 800b010:	d032      	beq.n	800b078 <__sflush_r+0x98>
 800b012:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b014:	89a3      	ldrh	r3, [r4, #12]
 800b016:	075a      	lsls	r2, r3, #29
 800b018:	d505      	bpl.n	800b026 <__sflush_r+0x46>
 800b01a:	6863      	ldr	r3, [r4, #4]
 800b01c:	1ac0      	subs	r0, r0, r3
 800b01e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b020:	b10b      	cbz	r3, 800b026 <__sflush_r+0x46>
 800b022:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b024:	1ac0      	subs	r0, r0, r3
 800b026:	2300      	movs	r3, #0
 800b028:	4602      	mov	r2, r0
 800b02a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b02c:	4628      	mov	r0, r5
 800b02e:	6a21      	ldr	r1, [r4, #32]
 800b030:	47b0      	blx	r6
 800b032:	1c43      	adds	r3, r0, #1
 800b034:	89a3      	ldrh	r3, [r4, #12]
 800b036:	d106      	bne.n	800b046 <__sflush_r+0x66>
 800b038:	6829      	ldr	r1, [r5, #0]
 800b03a:	291d      	cmp	r1, #29
 800b03c:	d82c      	bhi.n	800b098 <__sflush_r+0xb8>
 800b03e:	4a2a      	ldr	r2, [pc, #168]	; (800b0e8 <__sflush_r+0x108>)
 800b040:	40ca      	lsrs	r2, r1
 800b042:	07d6      	lsls	r6, r2, #31
 800b044:	d528      	bpl.n	800b098 <__sflush_r+0xb8>
 800b046:	2200      	movs	r2, #0
 800b048:	6062      	str	r2, [r4, #4]
 800b04a:	6922      	ldr	r2, [r4, #16]
 800b04c:	04d9      	lsls	r1, r3, #19
 800b04e:	6022      	str	r2, [r4, #0]
 800b050:	d504      	bpl.n	800b05c <__sflush_r+0x7c>
 800b052:	1c42      	adds	r2, r0, #1
 800b054:	d101      	bne.n	800b05a <__sflush_r+0x7a>
 800b056:	682b      	ldr	r3, [r5, #0]
 800b058:	b903      	cbnz	r3, 800b05c <__sflush_r+0x7c>
 800b05a:	6560      	str	r0, [r4, #84]	; 0x54
 800b05c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b05e:	602f      	str	r7, [r5, #0]
 800b060:	2900      	cmp	r1, #0
 800b062:	d0ca      	beq.n	800affa <__sflush_r+0x1a>
 800b064:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b068:	4299      	cmp	r1, r3
 800b06a:	d002      	beq.n	800b072 <__sflush_r+0x92>
 800b06c:	4628      	mov	r0, r5
 800b06e:	f7ff f941 	bl	800a2f4 <_free_r>
 800b072:	2000      	movs	r0, #0
 800b074:	6360      	str	r0, [r4, #52]	; 0x34
 800b076:	e7c1      	b.n	800affc <__sflush_r+0x1c>
 800b078:	6a21      	ldr	r1, [r4, #32]
 800b07a:	2301      	movs	r3, #1
 800b07c:	4628      	mov	r0, r5
 800b07e:	47b0      	blx	r6
 800b080:	1c41      	adds	r1, r0, #1
 800b082:	d1c7      	bne.n	800b014 <__sflush_r+0x34>
 800b084:	682b      	ldr	r3, [r5, #0]
 800b086:	2b00      	cmp	r3, #0
 800b088:	d0c4      	beq.n	800b014 <__sflush_r+0x34>
 800b08a:	2b1d      	cmp	r3, #29
 800b08c:	d001      	beq.n	800b092 <__sflush_r+0xb2>
 800b08e:	2b16      	cmp	r3, #22
 800b090:	d101      	bne.n	800b096 <__sflush_r+0xb6>
 800b092:	602f      	str	r7, [r5, #0]
 800b094:	e7b1      	b.n	800affa <__sflush_r+0x1a>
 800b096:	89a3      	ldrh	r3, [r4, #12]
 800b098:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b09c:	81a3      	strh	r3, [r4, #12]
 800b09e:	e7ad      	b.n	800affc <__sflush_r+0x1c>
 800b0a0:	690f      	ldr	r7, [r1, #16]
 800b0a2:	2f00      	cmp	r7, #0
 800b0a4:	d0a9      	beq.n	800affa <__sflush_r+0x1a>
 800b0a6:	0793      	lsls	r3, r2, #30
 800b0a8:	bf18      	it	ne
 800b0aa:	2300      	movne	r3, #0
 800b0ac:	680e      	ldr	r6, [r1, #0]
 800b0ae:	bf08      	it	eq
 800b0b0:	694b      	ldreq	r3, [r1, #20]
 800b0b2:	eba6 0807 	sub.w	r8, r6, r7
 800b0b6:	600f      	str	r7, [r1, #0]
 800b0b8:	608b      	str	r3, [r1, #8]
 800b0ba:	f1b8 0f00 	cmp.w	r8, #0
 800b0be:	dd9c      	ble.n	800affa <__sflush_r+0x1a>
 800b0c0:	4643      	mov	r3, r8
 800b0c2:	463a      	mov	r2, r7
 800b0c4:	4628      	mov	r0, r5
 800b0c6:	6a21      	ldr	r1, [r4, #32]
 800b0c8:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b0ca:	47b0      	blx	r6
 800b0cc:	2800      	cmp	r0, #0
 800b0ce:	dc06      	bgt.n	800b0de <__sflush_r+0xfe>
 800b0d0:	89a3      	ldrh	r3, [r4, #12]
 800b0d2:	f04f 30ff 	mov.w	r0, #4294967295
 800b0d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b0da:	81a3      	strh	r3, [r4, #12]
 800b0dc:	e78e      	b.n	800affc <__sflush_r+0x1c>
 800b0de:	4407      	add	r7, r0
 800b0e0:	eba8 0800 	sub.w	r8, r8, r0
 800b0e4:	e7e9      	b.n	800b0ba <__sflush_r+0xda>
 800b0e6:	bf00      	nop
 800b0e8:	20400001 	.word	0x20400001

0800b0ec <_fflush_r>:
 800b0ec:	b538      	push	{r3, r4, r5, lr}
 800b0ee:	690b      	ldr	r3, [r1, #16]
 800b0f0:	4605      	mov	r5, r0
 800b0f2:	460c      	mov	r4, r1
 800b0f4:	b913      	cbnz	r3, 800b0fc <_fflush_r+0x10>
 800b0f6:	2500      	movs	r5, #0
 800b0f8:	4628      	mov	r0, r5
 800b0fa:	bd38      	pop	{r3, r4, r5, pc}
 800b0fc:	b118      	cbz	r0, 800b106 <_fflush_r+0x1a>
 800b0fe:	6983      	ldr	r3, [r0, #24]
 800b100:	b90b      	cbnz	r3, 800b106 <_fflush_r+0x1a>
 800b102:	f000 f887 	bl	800b214 <__sinit>
 800b106:	4b14      	ldr	r3, [pc, #80]	; (800b158 <_fflush_r+0x6c>)
 800b108:	429c      	cmp	r4, r3
 800b10a:	d11b      	bne.n	800b144 <_fflush_r+0x58>
 800b10c:	686c      	ldr	r4, [r5, #4]
 800b10e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b112:	2b00      	cmp	r3, #0
 800b114:	d0ef      	beq.n	800b0f6 <_fflush_r+0xa>
 800b116:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b118:	07d0      	lsls	r0, r2, #31
 800b11a:	d404      	bmi.n	800b126 <_fflush_r+0x3a>
 800b11c:	0599      	lsls	r1, r3, #22
 800b11e:	d402      	bmi.n	800b126 <_fflush_r+0x3a>
 800b120:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b122:	f000 f927 	bl	800b374 <__retarget_lock_acquire_recursive>
 800b126:	4628      	mov	r0, r5
 800b128:	4621      	mov	r1, r4
 800b12a:	f7ff ff59 	bl	800afe0 <__sflush_r>
 800b12e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b130:	4605      	mov	r5, r0
 800b132:	07da      	lsls	r2, r3, #31
 800b134:	d4e0      	bmi.n	800b0f8 <_fflush_r+0xc>
 800b136:	89a3      	ldrh	r3, [r4, #12]
 800b138:	059b      	lsls	r3, r3, #22
 800b13a:	d4dd      	bmi.n	800b0f8 <_fflush_r+0xc>
 800b13c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b13e:	f000 f91a 	bl	800b376 <__retarget_lock_release_recursive>
 800b142:	e7d9      	b.n	800b0f8 <_fflush_r+0xc>
 800b144:	4b05      	ldr	r3, [pc, #20]	; (800b15c <_fflush_r+0x70>)
 800b146:	429c      	cmp	r4, r3
 800b148:	d101      	bne.n	800b14e <_fflush_r+0x62>
 800b14a:	68ac      	ldr	r4, [r5, #8]
 800b14c:	e7df      	b.n	800b10e <_fflush_r+0x22>
 800b14e:	4b04      	ldr	r3, [pc, #16]	; (800b160 <_fflush_r+0x74>)
 800b150:	429c      	cmp	r4, r3
 800b152:	bf08      	it	eq
 800b154:	68ec      	ldreq	r4, [r5, #12]
 800b156:	e7da      	b.n	800b10e <_fflush_r+0x22>
 800b158:	0800c24c 	.word	0x0800c24c
 800b15c:	0800c26c 	.word	0x0800c26c
 800b160:	0800c22c 	.word	0x0800c22c

0800b164 <std>:
 800b164:	2300      	movs	r3, #0
 800b166:	b510      	push	{r4, lr}
 800b168:	4604      	mov	r4, r0
 800b16a:	e9c0 3300 	strd	r3, r3, [r0]
 800b16e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b172:	6083      	str	r3, [r0, #8]
 800b174:	8181      	strh	r1, [r0, #12]
 800b176:	6643      	str	r3, [r0, #100]	; 0x64
 800b178:	81c2      	strh	r2, [r0, #14]
 800b17a:	6183      	str	r3, [r0, #24]
 800b17c:	4619      	mov	r1, r3
 800b17e:	2208      	movs	r2, #8
 800b180:	305c      	adds	r0, #92	; 0x5c
 800b182:	f7fb fbef 	bl	8006964 <memset>
 800b186:	4b05      	ldr	r3, [pc, #20]	; (800b19c <std+0x38>)
 800b188:	6224      	str	r4, [r4, #32]
 800b18a:	6263      	str	r3, [r4, #36]	; 0x24
 800b18c:	4b04      	ldr	r3, [pc, #16]	; (800b1a0 <std+0x3c>)
 800b18e:	62a3      	str	r3, [r4, #40]	; 0x28
 800b190:	4b04      	ldr	r3, [pc, #16]	; (800b1a4 <std+0x40>)
 800b192:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b194:	4b04      	ldr	r3, [pc, #16]	; (800b1a8 <std+0x44>)
 800b196:	6323      	str	r3, [r4, #48]	; 0x30
 800b198:	bd10      	pop	{r4, pc}
 800b19a:	bf00      	nop
 800b19c:	080076f5 	.word	0x080076f5
 800b1a0:	0800771b 	.word	0x0800771b
 800b1a4:	08007753 	.word	0x08007753
 800b1a8:	08007777 	.word	0x08007777

0800b1ac <_cleanup_r>:
 800b1ac:	4901      	ldr	r1, [pc, #4]	; (800b1b4 <_cleanup_r+0x8>)
 800b1ae:	f000 b8c1 	b.w	800b334 <_fwalk_reent>
 800b1b2:	bf00      	nop
 800b1b4:	0800b0ed 	.word	0x0800b0ed

0800b1b8 <__sfmoreglue>:
 800b1b8:	b570      	push	{r4, r5, r6, lr}
 800b1ba:	2568      	movs	r5, #104	; 0x68
 800b1bc:	1e4a      	subs	r2, r1, #1
 800b1be:	4355      	muls	r5, r2
 800b1c0:	460e      	mov	r6, r1
 800b1c2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b1c6:	f7ff f8e1 	bl	800a38c <_malloc_r>
 800b1ca:	4604      	mov	r4, r0
 800b1cc:	b140      	cbz	r0, 800b1e0 <__sfmoreglue+0x28>
 800b1ce:	2100      	movs	r1, #0
 800b1d0:	e9c0 1600 	strd	r1, r6, [r0]
 800b1d4:	300c      	adds	r0, #12
 800b1d6:	60a0      	str	r0, [r4, #8]
 800b1d8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b1dc:	f7fb fbc2 	bl	8006964 <memset>
 800b1e0:	4620      	mov	r0, r4
 800b1e2:	bd70      	pop	{r4, r5, r6, pc}

0800b1e4 <__sfp_lock_acquire>:
 800b1e4:	4801      	ldr	r0, [pc, #4]	; (800b1ec <__sfp_lock_acquire+0x8>)
 800b1e6:	f000 b8c5 	b.w	800b374 <__retarget_lock_acquire_recursive>
 800b1ea:	bf00      	nop
 800b1ec:	20000424 	.word	0x20000424

0800b1f0 <__sfp_lock_release>:
 800b1f0:	4801      	ldr	r0, [pc, #4]	; (800b1f8 <__sfp_lock_release+0x8>)
 800b1f2:	f000 b8c0 	b.w	800b376 <__retarget_lock_release_recursive>
 800b1f6:	bf00      	nop
 800b1f8:	20000424 	.word	0x20000424

0800b1fc <__sinit_lock_acquire>:
 800b1fc:	4801      	ldr	r0, [pc, #4]	; (800b204 <__sinit_lock_acquire+0x8>)
 800b1fe:	f000 b8b9 	b.w	800b374 <__retarget_lock_acquire_recursive>
 800b202:	bf00      	nop
 800b204:	2000041f 	.word	0x2000041f

0800b208 <__sinit_lock_release>:
 800b208:	4801      	ldr	r0, [pc, #4]	; (800b210 <__sinit_lock_release+0x8>)
 800b20a:	f000 b8b4 	b.w	800b376 <__retarget_lock_release_recursive>
 800b20e:	bf00      	nop
 800b210:	2000041f 	.word	0x2000041f

0800b214 <__sinit>:
 800b214:	b510      	push	{r4, lr}
 800b216:	4604      	mov	r4, r0
 800b218:	f7ff fff0 	bl	800b1fc <__sinit_lock_acquire>
 800b21c:	69a3      	ldr	r3, [r4, #24]
 800b21e:	b11b      	cbz	r3, 800b228 <__sinit+0x14>
 800b220:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b224:	f7ff bff0 	b.w	800b208 <__sinit_lock_release>
 800b228:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b22c:	6523      	str	r3, [r4, #80]	; 0x50
 800b22e:	4b13      	ldr	r3, [pc, #76]	; (800b27c <__sinit+0x68>)
 800b230:	4a13      	ldr	r2, [pc, #76]	; (800b280 <__sinit+0x6c>)
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	62a2      	str	r2, [r4, #40]	; 0x28
 800b236:	42a3      	cmp	r3, r4
 800b238:	bf08      	it	eq
 800b23a:	2301      	moveq	r3, #1
 800b23c:	4620      	mov	r0, r4
 800b23e:	bf08      	it	eq
 800b240:	61a3      	streq	r3, [r4, #24]
 800b242:	f000 f81f 	bl	800b284 <__sfp>
 800b246:	6060      	str	r0, [r4, #4]
 800b248:	4620      	mov	r0, r4
 800b24a:	f000 f81b 	bl	800b284 <__sfp>
 800b24e:	60a0      	str	r0, [r4, #8]
 800b250:	4620      	mov	r0, r4
 800b252:	f000 f817 	bl	800b284 <__sfp>
 800b256:	2200      	movs	r2, #0
 800b258:	2104      	movs	r1, #4
 800b25a:	60e0      	str	r0, [r4, #12]
 800b25c:	6860      	ldr	r0, [r4, #4]
 800b25e:	f7ff ff81 	bl	800b164 <std>
 800b262:	2201      	movs	r2, #1
 800b264:	2109      	movs	r1, #9
 800b266:	68a0      	ldr	r0, [r4, #8]
 800b268:	f7ff ff7c 	bl	800b164 <std>
 800b26c:	2202      	movs	r2, #2
 800b26e:	2112      	movs	r1, #18
 800b270:	68e0      	ldr	r0, [r4, #12]
 800b272:	f7ff ff77 	bl	800b164 <std>
 800b276:	2301      	movs	r3, #1
 800b278:	61a3      	str	r3, [r4, #24]
 800b27a:	e7d1      	b.n	800b220 <__sinit+0xc>
 800b27c:	0800bdc4 	.word	0x0800bdc4
 800b280:	0800b1ad 	.word	0x0800b1ad

0800b284 <__sfp>:
 800b284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b286:	4607      	mov	r7, r0
 800b288:	f7ff ffac 	bl	800b1e4 <__sfp_lock_acquire>
 800b28c:	4b1e      	ldr	r3, [pc, #120]	; (800b308 <__sfp+0x84>)
 800b28e:	681e      	ldr	r6, [r3, #0]
 800b290:	69b3      	ldr	r3, [r6, #24]
 800b292:	b913      	cbnz	r3, 800b29a <__sfp+0x16>
 800b294:	4630      	mov	r0, r6
 800b296:	f7ff ffbd 	bl	800b214 <__sinit>
 800b29a:	3648      	adds	r6, #72	; 0x48
 800b29c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b2a0:	3b01      	subs	r3, #1
 800b2a2:	d503      	bpl.n	800b2ac <__sfp+0x28>
 800b2a4:	6833      	ldr	r3, [r6, #0]
 800b2a6:	b30b      	cbz	r3, 800b2ec <__sfp+0x68>
 800b2a8:	6836      	ldr	r6, [r6, #0]
 800b2aa:	e7f7      	b.n	800b29c <__sfp+0x18>
 800b2ac:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b2b0:	b9d5      	cbnz	r5, 800b2e8 <__sfp+0x64>
 800b2b2:	4b16      	ldr	r3, [pc, #88]	; (800b30c <__sfp+0x88>)
 800b2b4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b2b8:	60e3      	str	r3, [r4, #12]
 800b2ba:	6665      	str	r5, [r4, #100]	; 0x64
 800b2bc:	f000 f859 	bl	800b372 <__retarget_lock_init_recursive>
 800b2c0:	f7ff ff96 	bl	800b1f0 <__sfp_lock_release>
 800b2c4:	2208      	movs	r2, #8
 800b2c6:	4629      	mov	r1, r5
 800b2c8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b2cc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b2d0:	6025      	str	r5, [r4, #0]
 800b2d2:	61a5      	str	r5, [r4, #24]
 800b2d4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b2d8:	f7fb fb44 	bl	8006964 <memset>
 800b2dc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b2e0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b2e4:	4620      	mov	r0, r4
 800b2e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b2e8:	3468      	adds	r4, #104	; 0x68
 800b2ea:	e7d9      	b.n	800b2a0 <__sfp+0x1c>
 800b2ec:	2104      	movs	r1, #4
 800b2ee:	4638      	mov	r0, r7
 800b2f0:	f7ff ff62 	bl	800b1b8 <__sfmoreglue>
 800b2f4:	4604      	mov	r4, r0
 800b2f6:	6030      	str	r0, [r6, #0]
 800b2f8:	2800      	cmp	r0, #0
 800b2fa:	d1d5      	bne.n	800b2a8 <__sfp+0x24>
 800b2fc:	f7ff ff78 	bl	800b1f0 <__sfp_lock_release>
 800b300:	230c      	movs	r3, #12
 800b302:	603b      	str	r3, [r7, #0]
 800b304:	e7ee      	b.n	800b2e4 <__sfp+0x60>
 800b306:	bf00      	nop
 800b308:	0800bdc4 	.word	0x0800bdc4
 800b30c:	ffff0001 	.word	0xffff0001

0800b310 <fiprintf>:
 800b310:	b40e      	push	{r1, r2, r3}
 800b312:	b503      	push	{r0, r1, lr}
 800b314:	4601      	mov	r1, r0
 800b316:	ab03      	add	r3, sp, #12
 800b318:	4805      	ldr	r0, [pc, #20]	; (800b330 <fiprintf+0x20>)
 800b31a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b31e:	6800      	ldr	r0, [r0, #0]
 800b320:	9301      	str	r3, [sp, #4]
 800b322:	f000 f89d 	bl	800b460 <_vfiprintf_r>
 800b326:	b002      	add	sp, #8
 800b328:	f85d eb04 	ldr.w	lr, [sp], #4
 800b32c:	b003      	add	sp, #12
 800b32e:	4770      	bx	lr
 800b330:	2000000c 	.word	0x2000000c

0800b334 <_fwalk_reent>:
 800b334:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b338:	4606      	mov	r6, r0
 800b33a:	4688      	mov	r8, r1
 800b33c:	2700      	movs	r7, #0
 800b33e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b342:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b346:	f1b9 0901 	subs.w	r9, r9, #1
 800b34a:	d505      	bpl.n	800b358 <_fwalk_reent+0x24>
 800b34c:	6824      	ldr	r4, [r4, #0]
 800b34e:	2c00      	cmp	r4, #0
 800b350:	d1f7      	bne.n	800b342 <_fwalk_reent+0xe>
 800b352:	4638      	mov	r0, r7
 800b354:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b358:	89ab      	ldrh	r3, [r5, #12]
 800b35a:	2b01      	cmp	r3, #1
 800b35c:	d907      	bls.n	800b36e <_fwalk_reent+0x3a>
 800b35e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b362:	3301      	adds	r3, #1
 800b364:	d003      	beq.n	800b36e <_fwalk_reent+0x3a>
 800b366:	4629      	mov	r1, r5
 800b368:	4630      	mov	r0, r6
 800b36a:	47c0      	blx	r8
 800b36c:	4307      	orrs	r7, r0
 800b36e:	3568      	adds	r5, #104	; 0x68
 800b370:	e7e9      	b.n	800b346 <_fwalk_reent+0x12>

0800b372 <__retarget_lock_init_recursive>:
 800b372:	4770      	bx	lr

0800b374 <__retarget_lock_acquire_recursive>:
 800b374:	4770      	bx	lr

0800b376 <__retarget_lock_release_recursive>:
 800b376:	4770      	bx	lr

0800b378 <memmove>:
 800b378:	4288      	cmp	r0, r1
 800b37a:	b510      	push	{r4, lr}
 800b37c:	eb01 0402 	add.w	r4, r1, r2
 800b380:	d902      	bls.n	800b388 <memmove+0x10>
 800b382:	4284      	cmp	r4, r0
 800b384:	4623      	mov	r3, r4
 800b386:	d807      	bhi.n	800b398 <memmove+0x20>
 800b388:	1e43      	subs	r3, r0, #1
 800b38a:	42a1      	cmp	r1, r4
 800b38c:	d008      	beq.n	800b3a0 <memmove+0x28>
 800b38e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b392:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b396:	e7f8      	b.n	800b38a <memmove+0x12>
 800b398:	4601      	mov	r1, r0
 800b39a:	4402      	add	r2, r0
 800b39c:	428a      	cmp	r2, r1
 800b39e:	d100      	bne.n	800b3a2 <memmove+0x2a>
 800b3a0:	bd10      	pop	{r4, pc}
 800b3a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b3a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b3aa:	e7f7      	b.n	800b39c <memmove+0x24>

0800b3ac <__malloc_lock>:
 800b3ac:	4801      	ldr	r0, [pc, #4]	; (800b3b4 <__malloc_lock+0x8>)
 800b3ae:	f7ff bfe1 	b.w	800b374 <__retarget_lock_acquire_recursive>
 800b3b2:	bf00      	nop
 800b3b4:	20000420 	.word	0x20000420

0800b3b8 <__malloc_unlock>:
 800b3b8:	4801      	ldr	r0, [pc, #4]	; (800b3c0 <__malloc_unlock+0x8>)
 800b3ba:	f7ff bfdc 	b.w	800b376 <__retarget_lock_release_recursive>
 800b3be:	bf00      	nop
 800b3c0:	20000420 	.word	0x20000420

0800b3c4 <_realloc_r>:
 800b3c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3c6:	4607      	mov	r7, r0
 800b3c8:	4614      	mov	r4, r2
 800b3ca:	460e      	mov	r6, r1
 800b3cc:	b921      	cbnz	r1, 800b3d8 <_realloc_r+0x14>
 800b3ce:	4611      	mov	r1, r2
 800b3d0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b3d4:	f7fe bfda 	b.w	800a38c <_malloc_r>
 800b3d8:	b922      	cbnz	r2, 800b3e4 <_realloc_r+0x20>
 800b3da:	f7fe ff8b 	bl	800a2f4 <_free_r>
 800b3de:	4625      	mov	r5, r4
 800b3e0:	4628      	mov	r0, r5
 800b3e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b3e4:	f000 fa98 	bl	800b918 <_malloc_usable_size_r>
 800b3e8:	42a0      	cmp	r0, r4
 800b3ea:	d20f      	bcs.n	800b40c <_realloc_r+0x48>
 800b3ec:	4621      	mov	r1, r4
 800b3ee:	4638      	mov	r0, r7
 800b3f0:	f7fe ffcc 	bl	800a38c <_malloc_r>
 800b3f4:	4605      	mov	r5, r0
 800b3f6:	2800      	cmp	r0, #0
 800b3f8:	d0f2      	beq.n	800b3e0 <_realloc_r+0x1c>
 800b3fa:	4631      	mov	r1, r6
 800b3fc:	4622      	mov	r2, r4
 800b3fe:	f7fe faa5 	bl	800994c <memcpy>
 800b402:	4631      	mov	r1, r6
 800b404:	4638      	mov	r0, r7
 800b406:	f7fe ff75 	bl	800a2f4 <_free_r>
 800b40a:	e7e9      	b.n	800b3e0 <_realloc_r+0x1c>
 800b40c:	4635      	mov	r5, r6
 800b40e:	e7e7      	b.n	800b3e0 <_realloc_r+0x1c>

0800b410 <__sfputc_r>:
 800b410:	6893      	ldr	r3, [r2, #8]
 800b412:	b410      	push	{r4}
 800b414:	3b01      	subs	r3, #1
 800b416:	2b00      	cmp	r3, #0
 800b418:	6093      	str	r3, [r2, #8]
 800b41a:	da07      	bge.n	800b42c <__sfputc_r+0x1c>
 800b41c:	6994      	ldr	r4, [r2, #24]
 800b41e:	42a3      	cmp	r3, r4
 800b420:	db01      	blt.n	800b426 <__sfputc_r+0x16>
 800b422:	290a      	cmp	r1, #10
 800b424:	d102      	bne.n	800b42c <__sfputc_r+0x1c>
 800b426:	bc10      	pop	{r4}
 800b428:	f000 b94a 	b.w	800b6c0 <__swbuf_r>
 800b42c:	6813      	ldr	r3, [r2, #0]
 800b42e:	1c58      	adds	r0, r3, #1
 800b430:	6010      	str	r0, [r2, #0]
 800b432:	7019      	strb	r1, [r3, #0]
 800b434:	4608      	mov	r0, r1
 800b436:	bc10      	pop	{r4}
 800b438:	4770      	bx	lr

0800b43a <__sfputs_r>:
 800b43a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b43c:	4606      	mov	r6, r0
 800b43e:	460f      	mov	r7, r1
 800b440:	4614      	mov	r4, r2
 800b442:	18d5      	adds	r5, r2, r3
 800b444:	42ac      	cmp	r4, r5
 800b446:	d101      	bne.n	800b44c <__sfputs_r+0x12>
 800b448:	2000      	movs	r0, #0
 800b44a:	e007      	b.n	800b45c <__sfputs_r+0x22>
 800b44c:	463a      	mov	r2, r7
 800b44e:	4630      	mov	r0, r6
 800b450:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b454:	f7ff ffdc 	bl	800b410 <__sfputc_r>
 800b458:	1c43      	adds	r3, r0, #1
 800b45a:	d1f3      	bne.n	800b444 <__sfputs_r+0xa>
 800b45c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b460 <_vfiprintf_r>:
 800b460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b464:	460d      	mov	r5, r1
 800b466:	4614      	mov	r4, r2
 800b468:	4698      	mov	r8, r3
 800b46a:	4606      	mov	r6, r0
 800b46c:	b09d      	sub	sp, #116	; 0x74
 800b46e:	b118      	cbz	r0, 800b478 <_vfiprintf_r+0x18>
 800b470:	6983      	ldr	r3, [r0, #24]
 800b472:	b90b      	cbnz	r3, 800b478 <_vfiprintf_r+0x18>
 800b474:	f7ff fece 	bl	800b214 <__sinit>
 800b478:	4b89      	ldr	r3, [pc, #548]	; (800b6a0 <_vfiprintf_r+0x240>)
 800b47a:	429d      	cmp	r5, r3
 800b47c:	d11b      	bne.n	800b4b6 <_vfiprintf_r+0x56>
 800b47e:	6875      	ldr	r5, [r6, #4]
 800b480:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b482:	07d9      	lsls	r1, r3, #31
 800b484:	d405      	bmi.n	800b492 <_vfiprintf_r+0x32>
 800b486:	89ab      	ldrh	r3, [r5, #12]
 800b488:	059a      	lsls	r2, r3, #22
 800b48a:	d402      	bmi.n	800b492 <_vfiprintf_r+0x32>
 800b48c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b48e:	f7ff ff71 	bl	800b374 <__retarget_lock_acquire_recursive>
 800b492:	89ab      	ldrh	r3, [r5, #12]
 800b494:	071b      	lsls	r3, r3, #28
 800b496:	d501      	bpl.n	800b49c <_vfiprintf_r+0x3c>
 800b498:	692b      	ldr	r3, [r5, #16]
 800b49a:	b9eb      	cbnz	r3, 800b4d8 <_vfiprintf_r+0x78>
 800b49c:	4629      	mov	r1, r5
 800b49e:	4630      	mov	r0, r6
 800b4a0:	f000 f960 	bl	800b764 <__swsetup_r>
 800b4a4:	b1c0      	cbz	r0, 800b4d8 <_vfiprintf_r+0x78>
 800b4a6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b4a8:	07dc      	lsls	r4, r3, #31
 800b4aa:	d50e      	bpl.n	800b4ca <_vfiprintf_r+0x6a>
 800b4ac:	f04f 30ff 	mov.w	r0, #4294967295
 800b4b0:	b01d      	add	sp, #116	; 0x74
 800b4b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4b6:	4b7b      	ldr	r3, [pc, #492]	; (800b6a4 <_vfiprintf_r+0x244>)
 800b4b8:	429d      	cmp	r5, r3
 800b4ba:	d101      	bne.n	800b4c0 <_vfiprintf_r+0x60>
 800b4bc:	68b5      	ldr	r5, [r6, #8]
 800b4be:	e7df      	b.n	800b480 <_vfiprintf_r+0x20>
 800b4c0:	4b79      	ldr	r3, [pc, #484]	; (800b6a8 <_vfiprintf_r+0x248>)
 800b4c2:	429d      	cmp	r5, r3
 800b4c4:	bf08      	it	eq
 800b4c6:	68f5      	ldreq	r5, [r6, #12]
 800b4c8:	e7da      	b.n	800b480 <_vfiprintf_r+0x20>
 800b4ca:	89ab      	ldrh	r3, [r5, #12]
 800b4cc:	0598      	lsls	r0, r3, #22
 800b4ce:	d4ed      	bmi.n	800b4ac <_vfiprintf_r+0x4c>
 800b4d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b4d2:	f7ff ff50 	bl	800b376 <__retarget_lock_release_recursive>
 800b4d6:	e7e9      	b.n	800b4ac <_vfiprintf_r+0x4c>
 800b4d8:	2300      	movs	r3, #0
 800b4da:	9309      	str	r3, [sp, #36]	; 0x24
 800b4dc:	2320      	movs	r3, #32
 800b4de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b4e2:	2330      	movs	r3, #48	; 0x30
 800b4e4:	f04f 0901 	mov.w	r9, #1
 800b4e8:	f8cd 800c 	str.w	r8, [sp, #12]
 800b4ec:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800b6ac <_vfiprintf_r+0x24c>
 800b4f0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b4f4:	4623      	mov	r3, r4
 800b4f6:	469a      	mov	sl, r3
 800b4f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b4fc:	b10a      	cbz	r2, 800b502 <_vfiprintf_r+0xa2>
 800b4fe:	2a25      	cmp	r2, #37	; 0x25
 800b500:	d1f9      	bne.n	800b4f6 <_vfiprintf_r+0x96>
 800b502:	ebba 0b04 	subs.w	fp, sl, r4
 800b506:	d00b      	beq.n	800b520 <_vfiprintf_r+0xc0>
 800b508:	465b      	mov	r3, fp
 800b50a:	4622      	mov	r2, r4
 800b50c:	4629      	mov	r1, r5
 800b50e:	4630      	mov	r0, r6
 800b510:	f7ff ff93 	bl	800b43a <__sfputs_r>
 800b514:	3001      	adds	r0, #1
 800b516:	f000 80aa 	beq.w	800b66e <_vfiprintf_r+0x20e>
 800b51a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b51c:	445a      	add	r2, fp
 800b51e:	9209      	str	r2, [sp, #36]	; 0x24
 800b520:	f89a 3000 	ldrb.w	r3, [sl]
 800b524:	2b00      	cmp	r3, #0
 800b526:	f000 80a2 	beq.w	800b66e <_vfiprintf_r+0x20e>
 800b52a:	2300      	movs	r3, #0
 800b52c:	f04f 32ff 	mov.w	r2, #4294967295
 800b530:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b534:	f10a 0a01 	add.w	sl, sl, #1
 800b538:	9304      	str	r3, [sp, #16]
 800b53a:	9307      	str	r3, [sp, #28]
 800b53c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b540:	931a      	str	r3, [sp, #104]	; 0x68
 800b542:	4654      	mov	r4, sl
 800b544:	2205      	movs	r2, #5
 800b546:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b54a:	4858      	ldr	r0, [pc, #352]	; (800b6ac <_vfiprintf_r+0x24c>)
 800b54c:	f7fe f9f0 	bl	8009930 <memchr>
 800b550:	9a04      	ldr	r2, [sp, #16]
 800b552:	b9d8      	cbnz	r0, 800b58c <_vfiprintf_r+0x12c>
 800b554:	06d1      	lsls	r1, r2, #27
 800b556:	bf44      	itt	mi
 800b558:	2320      	movmi	r3, #32
 800b55a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b55e:	0713      	lsls	r3, r2, #28
 800b560:	bf44      	itt	mi
 800b562:	232b      	movmi	r3, #43	; 0x2b
 800b564:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b568:	f89a 3000 	ldrb.w	r3, [sl]
 800b56c:	2b2a      	cmp	r3, #42	; 0x2a
 800b56e:	d015      	beq.n	800b59c <_vfiprintf_r+0x13c>
 800b570:	4654      	mov	r4, sl
 800b572:	2000      	movs	r0, #0
 800b574:	f04f 0c0a 	mov.w	ip, #10
 800b578:	9a07      	ldr	r2, [sp, #28]
 800b57a:	4621      	mov	r1, r4
 800b57c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b580:	3b30      	subs	r3, #48	; 0x30
 800b582:	2b09      	cmp	r3, #9
 800b584:	d94e      	bls.n	800b624 <_vfiprintf_r+0x1c4>
 800b586:	b1b0      	cbz	r0, 800b5b6 <_vfiprintf_r+0x156>
 800b588:	9207      	str	r2, [sp, #28]
 800b58a:	e014      	b.n	800b5b6 <_vfiprintf_r+0x156>
 800b58c:	eba0 0308 	sub.w	r3, r0, r8
 800b590:	fa09 f303 	lsl.w	r3, r9, r3
 800b594:	4313      	orrs	r3, r2
 800b596:	46a2      	mov	sl, r4
 800b598:	9304      	str	r3, [sp, #16]
 800b59a:	e7d2      	b.n	800b542 <_vfiprintf_r+0xe2>
 800b59c:	9b03      	ldr	r3, [sp, #12]
 800b59e:	1d19      	adds	r1, r3, #4
 800b5a0:	681b      	ldr	r3, [r3, #0]
 800b5a2:	9103      	str	r1, [sp, #12]
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	bfbb      	ittet	lt
 800b5a8:	425b      	neglt	r3, r3
 800b5aa:	f042 0202 	orrlt.w	r2, r2, #2
 800b5ae:	9307      	strge	r3, [sp, #28]
 800b5b0:	9307      	strlt	r3, [sp, #28]
 800b5b2:	bfb8      	it	lt
 800b5b4:	9204      	strlt	r2, [sp, #16]
 800b5b6:	7823      	ldrb	r3, [r4, #0]
 800b5b8:	2b2e      	cmp	r3, #46	; 0x2e
 800b5ba:	d10c      	bne.n	800b5d6 <_vfiprintf_r+0x176>
 800b5bc:	7863      	ldrb	r3, [r4, #1]
 800b5be:	2b2a      	cmp	r3, #42	; 0x2a
 800b5c0:	d135      	bne.n	800b62e <_vfiprintf_r+0x1ce>
 800b5c2:	9b03      	ldr	r3, [sp, #12]
 800b5c4:	3402      	adds	r4, #2
 800b5c6:	1d1a      	adds	r2, r3, #4
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	9203      	str	r2, [sp, #12]
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	bfb8      	it	lt
 800b5d0:	f04f 33ff 	movlt.w	r3, #4294967295
 800b5d4:	9305      	str	r3, [sp, #20]
 800b5d6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b6bc <_vfiprintf_r+0x25c>
 800b5da:	2203      	movs	r2, #3
 800b5dc:	4650      	mov	r0, sl
 800b5de:	7821      	ldrb	r1, [r4, #0]
 800b5e0:	f7fe f9a6 	bl	8009930 <memchr>
 800b5e4:	b140      	cbz	r0, 800b5f8 <_vfiprintf_r+0x198>
 800b5e6:	2340      	movs	r3, #64	; 0x40
 800b5e8:	eba0 000a 	sub.w	r0, r0, sl
 800b5ec:	fa03 f000 	lsl.w	r0, r3, r0
 800b5f0:	9b04      	ldr	r3, [sp, #16]
 800b5f2:	3401      	adds	r4, #1
 800b5f4:	4303      	orrs	r3, r0
 800b5f6:	9304      	str	r3, [sp, #16]
 800b5f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b5fc:	2206      	movs	r2, #6
 800b5fe:	482c      	ldr	r0, [pc, #176]	; (800b6b0 <_vfiprintf_r+0x250>)
 800b600:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b604:	f7fe f994 	bl	8009930 <memchr>
 800b608:	2800      	cmp	r0, #0
 800b60a:	d03f      	beq.n	800b68c <_vfiprintf_r+0x22c>
 800b60c:	4b29      	ldr	r3, [pc, #164]	; (800b6b4 <_vfiprintf_r+0x254>)
 800b60e:	bb1b      	cbnz	r3, 800b658 <_vfiprintf_r+0x1f8>
 800b610:	9b03      	ldr	r3, [sp, #12]
 800b612:	3307      	adds	r3, #7
 800b614:	f023 0307 	bic.w	r3, r3, #7
 800b618:	3308      	adds	r3, #8
 800b61a:	9303      	str	r3, [sp, #12]
 800b61c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b61e:	443b      	add	r3, r7
 800b620:	9309      	str	r3, [sp, #36]	; 0x24
 800b622:	e767      	b.n	800b4f4 <_vfiprintf_r+0x94>
 800b624:	460c      	mov	r4, r1
 800b626:	2001      	movs	r0, #1
 800b628:	fb0c 3202 	mla	r2, ip, r2, r3
 800b62c:	e7a5      	b.n	800b57a <_vfiprintf_r+0x11a>
 800b62e:	2300      	movs	r3, #0
 800b630:	f04f 0c0a 	mov.w	ip, #10
 800b634:	4619      	mov	r1, r3
 800b636:	3401      	adds	r4, #1
 800b638:	9305      	str	r3, [sp, #20]
 800b63a:	4620      	mov	r0, r4
 800b63c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b640:	3a30      	subs	r2, #48	; 0x30
 800b642:	2a09      	cmp	r2, #9
 800b644:	d903      	bls.n	800b64e <_vfiprintf_r+0x1ee>
 800b646:	2b00      	cmp	r3, #0
 800b648:	d0c5      	beq.n	800b5d6 <_vfiprintf_r+0x176>
 800b64a:	9105      	str	r1, [sp, #20]
 800b64c:	e7c3      	b.n	800b5d6 <_vfiprintf_r+0x176>
 800b64e:	4604      	mov	r4, r0
 800b650:	2301      	movs	r3, #1
 800b652:	fb0c 2101 	mla	r1, ip, r1, r2
 800b656:	e7f0      	b.n	800b63a <_vfiprintf_r+0x1da>
 800b658:	ab03      	add	r3, sp, #12
 800b65a:	9300      	str	r3, [sp, #0]
 800b65c:	462a      	mov	r2, r5
 800b65e:	4630      	mov	r0, r6
 800b660:	4b15      	ldr	r3, [pc, #84]	; (800b6b8 <_vfiprintf_r+0x258>)
 800b662:	a904      	add	r1, sp, #16
 800b664:	f7fb fa24 	bl	8006ab0 <_printf_float>
 800b668:	4607      	mov	r7, r0
 800b66a:	1c78      	adds	r0, r7, #1
 800b66c:	d1d6      	bne.n	800b61c <_vfiprintf_r+0x1bc>
 800b66e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b670:	07d9      	lsls	r1, r3, #31
 800b672:	d405      	bmi.n	800b680 <_vfiprintf_r+0x220>
 800b674:	89ab      	ldrh	r3, [r5, #12]
 800b676:	059a      	lsls	r2, r3, #22
 800b678:	d402      	bmi.n	800b680 <_vfiprintf_r+0x220>
 800b67a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b67c:	f7ff fe7b 	bl	800b376 <__retarget_lock_release_recursive>
 800b680:	89ab      	ldrh	r3, [r5, #12]
 800b682:	065b      	lsls	r3, r3, #25
 800b684:	f53f af12 	bmi.w	800b4ac <_vfiprintf_r+0x4c>
 800b688:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b68a:	e711      	b.n	800b4b0 <_vfiprintf_r+0x50>
 800b68c:	ab03      	add	r3, sp, #12
 800b68e:	9300      	str	r3, [sp, #0]
 800b690:	462a      	mov	r2, r5
 800b692:	4630      	mov	r0, r6
 800b694:	4b08      	ldr	r3, [pc, #32]	; (800b6b8 <_vfiprintf_r+0x258>)
 800b696:	a904      	add	r1, sp, #16
 800b698:	f7fb fca6 	bl	8006fe8 <_printf_i>
 800b69c:	e7e4      	b.n	800b668 <_vfiprintf_r+0x208>
 800b69e:	bf00      	nop
 800b6a0:	0800c24c 	.word	0x0800c24c
 800b6a4:	0800c26c 	.word	0x0800c26c
 800b6a8:	0800c22c 	.word	0x0800c22c
 800b6ac:	0800c1c4 	.word	0x0800c1c4
 800b6b0:	0800c1ce 	.word	0x0800c1ce
 800b6b4:	08006ab1 	.word	0x08006ab1
 800b6b8:	0800b43b 	.word	0x0800b43b
 800b6bc:	0800c1ca 	.word	0x0800c1ca

0800b6c0 <__swbuf_r>:
 800b6c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6c2:	460e      	mov	r6, r1
 800b6c4:	4614      	mov	r4, r2
 800b6c6:	4605      	mov	r5, r0
 800b6c8:	b118      	cbz	r0, 800b6d2 <__swbuf_r+0x12>
 800b6ca:	6983      	ldr	r3, [r0, #24]
 800b6cc:	b90b      	cbnz	r3, 800b6d2 <__swbuf_r+0x12>
 800b6ce:	f7ff fda1 	bl	800b214 <__sinit>
 800b6d2:	4b21      	ldr	r3, [pc, #132]	; (800b758 <__swbuf_r+0x98>)
 800b6d4:	429c      	cmp	r4, r3
 800b6d6:	d12b      	bne.n	800b730 <__swbuf_r+0x70>
 800b6d8:	686c      	ldr	r4, [r5, #4]
 800b6da:	69a3      	ldr	r3, [r4, #24]
 800b6dc:	60a3      	str	r3, [r4, #8]
 800b6de:	89a3      	ldrh	r3, [r4, #12]
 800b6e0:	071a      	lsls	r2, r3, #28
 800b6e2:	d52f      	bpl.n	800b744 <__swbuf_r+0x84>
 800b6e4:	6923      	ldr	r3, [r4, #16]
 800b6e6:	b36b      	cbz	r3, 800b744 <__swbuf_r+0x84>
 800b6e8:	6923      	ldr	r3, [r4, #16]
 800b6ea:	6820      	ldr	r0, [r4, #0]
 800b6ec:	b2f6      	uxtb	r6, r6
 800b6ee:	1ac0      	subs	r0, r0, r3
 800b6f0:	6963      	ldr	r3, [r4, #20]
 800b6f2:	4637      	mov	r7, r6
 800b6f4:	4283      	cmp	r3, r0
 800b6f6:	dc04      	bgt.n	800b702 <__swbuf_r+0x42>
 800b6f8:	4621      	mov	r1, r4
 800b6fa:	4628      	mov	r0, r5
 800b6fc:	f7ff fcf6 	bl	800b0ec <_fflush_r>
 800b700:	bb30      	cbnz	r0, 800b750 <__swbuf_r+0x90>
 800b702:	68a3      	ldr	r3, [r4, #8]
 800b704:	3001      	adds	r0, #1
 800b706:	3b01      	subs	r3, #1
 800b708:	60a3      	str	r3, [r4, #8]
 800b70a:	6823      	ldr	r3, [r4, #0]
 800b70c:	1c5a      	adds	r2, r3, #1
 800b70e:	6022      	str	r2, [r4, #0]
 800b710:	701e      	strb	r6, [r3, #0]
 800b712:	6963      	ldr	r3, [r4, #20]
 800b714:	4283      	cmp	r3, r0
 800b716:	d004      	beq.n	800b722 <__swbuf_r+0x62>
 800b718:	89a3      	ldrh	r3, [r4, #12]
 800b71a:	07db      	lsls	r3, r3, #31
 800b71c:	d506      	bpl.n	800b72c <__swbuf_r+0x6c>
 800b71e:	2e0a      	cmp	r6, #10
 800b720:	d104      	bne.n	800b72c <__swbuf_r+0x6c>
 800b722:	4621      	mov	r1, r4
 800b724:	4628      	mov	r0, r5
 800b726:	f7ff fce1 	bl	800b0ec <_fflush_r>
 800b72a:	b988      	cbnz	r0, 800b750 <__swbuf_r+0x90>
 800b72c:	4638      	mov	r0, r7
 800b72e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b730:	4b0a      	ldr	r3, [pc, #40]	; (800b75c <__swbuf_r+0x9c>)
 800b732:	429c      	cmp	r4, r3
 800b734:	d101      	bne.n	800b73a <__swbuf_r+0x7a>
 800b736:	68ac      	ldr	r4, [r5, #8]
 800b738:	e7cf      	b.n	800b6da <__swbuf_r+0x1a>
 800b73a:	4b09      	ldr	r3, [pc, #36]	; (800b760 <__swbuf_r+0xa0>)
 800b73c:	429c      	cmp	r4, r3
 800b73e:	bf08      	it	eq
 800b740:	68ec      	ldreq	r4, [r5, #12]
 800b742:	e7ca      	b.n	800b6da <__swbuf_r+0x1a>
 800b744:	4621      	mov	r1, r4
 800b746:	4628      	mov	r0, r5
 800b748:	f000 f80c 	bl	800b764 <__swsetup_r>
 800b74c:	2800      	cmp	r0, #0
 800b74e:	d0cb      	beq.n	800b6e8 <__swbuf_r+0x28>
 800b750:	f04f 37ff 	mov.w	r7, #4294967295
 800b754:	e7ea      	b.n	800b72c <__swbuf_r+0x6c>
 800b756:	bf00      	nop
 800b758:	0800c24c 	.word	0x0800c24c
 800b75c:	0800c26c 	.word	0x0800c26c
 800b760:	0800c22c 	.word	0x0800c22c

0800b764 <__swsetup_r>:
 800b764:	4b32      	ldr	r3, [pc, #200]	; (800b830 <__swsetup_r+0xcc>)
 800b766:	b570      	push	{r4, r5, r6, lr}
 800b768:	681d      	ldr	r5, [r3, #0]
 800b76a:	4606      	mov	r6, r0
 800b76c:	460c      	mov	r4, r1
 800b76e:	b125      	cbz	r5, 800b77a <__swsetup_r+0x16>
 800b770:	69ab      	ldr	r3, [r5, #24]
 800b772:	b913      	cbnz	r3, 800b77a <__swsetup_r+0x16>
 800b774:	4628      	mov	r0, r5
 800b776:	f7ff fd4d 	bl	800b214 <__sinit>
 800b77a:	4b2e      	ldr	r3, [pc, #184]	; (800b834 <__swsetup_r+0xd0>)
 800b77c:	429c      	cmp	r4, r3
 800b77e:	d10f      	bne.n	800b7a0 <__swsetup_r+0x3c>
 800b780:	686c      	ldr	r4, [r5, #4]
 800b782:	89a3      	ldrh	r3, [r4, #12]
 800b784:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b788:	0719      	lsls	r1, r3, #28
 800b78a:	d42c      	bmi.n	800b7e6 <__swsetup_r+0x82>
 800b78c:	06dd      	lsls	r5, r3, #27
 800b78e:	d411      	bmi.n	800b7b4 <__swsetup_r+0x50>
 800b790:	2309      	movs	r3, #9
 800b792:	6033      	str	r3, [r6, #0]
 800b794:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b798:	f04f 30ff 	mov.w	r0, #4294967295
 800b79c:	81a3      	strh	r3, [r4, #12]
 800b79e:	e03e      	b.n	800b81e <__swsetup_r+0xba>
 800b7a0:	4b25      	ldr	r3, [pc, #148]	; (800b838 <__swsetup_r+0xd4>)
 800b7a2:	429c      	cmp	r4, r3
 800b7a4:	d101      	bne.n	800b7aa <__swsetup_r+0x46>
 800b7a6:	68ac      	ldr	r4, [r5, #8]
 800b7a8:	e7eb      	b.n	800b782 <__swsetup_r+0x1e>
 800b7aa:	4b24      	ldr	r3, [pc, #144]	; (800b83c <__swsetup_r+0xd8>)
 800b7ac:	429c      	cmp	r4, r3
 800b7ae:	bf08      	it	eq
 800b7b0:	68ec      	ldreq	r4, [r5, #12]
 800b7b2:	e7e6      	b.n	800b782 <__swsetup_r+0x1e>
 800b7b4:	0758      	lsls	r0, r3, #29
 800b7b6:	d512      	bpl.n	800b7de <__swsetup_r+0x7a>
 800b7b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b7ba:	b141      	cbz	r1, 800b7ce <__swsetup_r+0x6a>
 800b7bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b7c0:	4299      	cmp	r1, r3
 800b7c2:	d002      	beq.n	800b7ca <__swsetup_r+0x66>
 800b7c4:	4630      	mov	r0, r6
 800b7c6:	f7fe fd95 	bl	800a2f4 <_free_r>
 800b7ca:	2300      	movs	r3, #0
 800b7cc:	6363      	str	r3, [r4, #52]	; 0x34
 800b7ce:	89a3      	ldrh	r3, [r4, #12]
 800b7d0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b7d4:	81a3      	strh	r3, [r4, #12]
 800b7d6:	2300      	movs	r3, #0
 800b7d8:	6063      	str	r3, [r4, #4]
 800b7da:	6923      	ldr	r3, [r4, #16]
 800b7dc:	6023      	str	r3, [r4, #0]
 800b7de:	89a3      	ldrh	r3, [r4, #12]
 800b7e0:	f043 0308 	orr.w	r3, r3, #8
 800b7e4:	81a3      	strh	r3, [r4, #12]
 800b7e6:	6923      	ldr	r3, [r4, #16]
 800b7e8:	b94b      	cbnz	r3, 800b7fe <__swsetup_r+0x9a>
 800b7ea:	89a3      	ldrh	r3, [r4, #12]
 800b7ec:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b7f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b7f4:	d003      	beq.n	800b7fe <__swsetup_r+0x9a>
 800b7f6:	4621      	mov	r1, r4
 800b7f8:	4630      	mov	r0, r6
 800b7fa:	f000 f84d 	bl	800b898 <__smakebuf_r>
 800b7fe:	89a0      	ldrh	r0, [r4, #12]
 800b800:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b804:	f010 0301 	ands.w	r3, r0, #1
 800b808:	d00a      	beq.n	800b820 <__swsetup_r+0xbc>
 800b80a:	2300      	movs	r3, #0
 800b80c:	60a3      	str	r3, [r4, #8]
 800b80e:	6963      	ldr	r3, [r4, #20]
 800b810:	425b      	negs	r3, r3
 800b812:	61a3      	str	r3, [r4, #24]
 800b814:	6923      	ldr	r3, [r4, #16]
 800b816:	b943      	cbnz	r3, 800b82a <__swsetup_r+0xc6>
 800b818:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b81c:	d1ba      	bne.n	800b794 <__swsetup_r+0x30>
 800b81e:	bd70      	pop	{r4, r5, r6, pc}
 800b820:	0781      	lsls	r1, r0, #30
 800b822:	bf58      	it	pl
 800b824:	6963      	ldrpl	r3, [r4, #20]
 800b826:	60a3      	str	r3, [r4, #8]
 800b828:	e7f4      	b.n	800b814 <__swsetup_r+0xb0>
 800b82a:	2000      	movs	r0, #0
 800b82c:	e7f7      	b.n	800b81e <__swsetup_r+0xba>
 800b82e:	bf00      	nop
 800b830:	2000000c 	.word	0x2000000c
 800b834:	0800c24c 	.word	0x0800c24c
 800b838:	0800c26c 	.word	0x0800c26c
 800b83c:	0800c22c 	.word	0x0800c22c

0800b840 <abort>:
 800b840:	2006      	movs	r0, #6
 800b842:	b508      	push	{r3, lr}
 800b844:	f000 f898 	bl	800b978 <raise>
 800b848:	2001      	movs	r0, #1
 800b84a:	f7f7 f8dc 	bl	8002a06 <_exit>

0800b84e <__swhatbuf_r>:
 800b84e:	b570      	push	{r4, r5, r6, lr}
 800b850:	460e      	mov	r6, r1
 800b852:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b856:	4614      	mov	r4, r2
 800b858:	2900      	cmp	r1, #0
 800b85a:	461d      	mov	r5, r3
 800b85c:	b096      	sub	sp, #88	; 0x58
 800b85e:	da07      	bge.n	800b870 <__swhatbuf_r+0x22>
 800b860:	2300      	movs	r3, #0
 800b862:	602b      	str	r3, [r5, #0]
 800b864:	89b3      	ldrh	r3, [r6, #12]
 800b866:	061a      	lsls	r2, r3, #24
 800b868:	d410      	bmi.n	800b88c <__swhatbuf_r+0x3e>
 800b86a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b86e:	e00e      	b.n	800b88e <__swhatbuf_r+0x40>
 800b870:	466a      	mov	r2, sp
 800b872:	f000 f89d 	bl	800b9b0 <_fstat_r>
 800b876:	2800      	cmp	r0, #0
 800b878:	dbf2      	blt.n	800b860 <__swhatbuf_r+0x12>
 800b87a:	9a01      	ldr	r2, [sp, #4]
 800b87c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b880:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b884:	425a      	negs	r2, r3
 800b886:	415a      	adcs	r2, r3
 800b888:	602a      	str	r2, [r5, #0]
 800b88a:	e7ee      	b.n	800b86a <__swhatbuf_r+0x1c>
 800b88c:	2340      	movs	r3, #64	; 0x40
 800b88e:	2000      	movs	r0, #0
 800b890:	6023      	str	r3, [r4, #0]
 800b892:	b016      	add	sp, #88	; 0x58
 800b894:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b898 <__smakebuf_r>:
 800b898:	898b      	ldrh	r3, [r1, #12]
 800b89a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b89c:	079d      	lsls	r5, r3, #30
 800b89e:	4606      	mov	r6, r0
 800b8a0:	460c      	mov	r4, r1
 800b8a2:	d507      	bpl.n	800b8b4 <__smakebuf_r+0x1c>
 800b8a4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b8a8:	6023      	str	r3, [r4, #0]
 800b8aa:	6123      	str	r3, [r4, #16]
 800b8ac:	2301      	movs	r3, #1
 800b8ae:	6163      	str	r3, [r4, #20]
 800b8b0:	b002      	add	sp, #8
 800b8b2:	bd70      	pop	{r4, r5, r6, pc}
 800b8b4:	466a      	mov	r2, sp
 800b8b6:	ab01      	add	r3, sp, #4
 800b8b8:	f7ff ffc9 	bl	800b84e <__swhatbuf_r>
 800b8bc:	9900      	ldr	r1, [sp, #0]
 800b8be:	4605      	mov	r5, r0
 800b8c0:	4630      	mov	r0, r6
 800b8c2:	f7fe fd63 	bl	800a38c <_malloc_r>
 800b8c6:	b948      	cbnz	r0, 800b8dc <__smakebuf_r+0x44>
 800b8c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b8cc:	059a      	lsls	r2, r3, #22
 800b8ce:	d4ef      	bmi.n	800b8b0 <__smakebuf_r+0x18>
 800b8d0:	f023 0303 	bic.w	r3, r3, #3
 800b8d4:	f043 0302 	orr.w	r3, r3, #2
 800b8d8:	81a3      	strh	r3, [r4, #12]
 800b8da:	e7e3      	b.n	800b8a4 <__smakebuf_r+0xc>
 800b8dc:	4b0d      	ldr	r3, [pc, #52]	; (800b914 <__smakebuf_r+0x7c>)
 800b8de:	62b3      	str	r3, [r6, #40]	; 0x28
 800b8e0:	89a3      	ldrh	r3, [r4, #12]
 800b8e2:	6020      	str	r0, [r4, #0]
 800b8e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b8e8:	81a3      	strh	r3, [r4, #12]
 800b8ea:	9b00      	ldr	r3, [sp, #0]
 800b8ec:	6120      	str	r0, [r4, #16]
 800b8ee:	6163      	str	r3, [r4, #20]
 800b8f0:	9b01      	ldr	r3, [sp, #4]
 800b8f2:	b15b      	cbz	r3, 800b90c <__smakebuf_r+0x74>
 800b8f4:	4630      	mov	r0, r6
 800b8f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b8fa:	f000 f86b 	bl	800b9d4 <_isatty_r>
 800b8fe:	b128      	cbz	r0, 800b90c <__smakebuf_r+0x74>
 800b900:	89a3      	ldrh	r3, [r4, #12]
 800b902:	f023 0303 	bic.w	r3, r3, #3
 800b906:	f043 0301 	orr.w	r3, r3, #1
 800b90a:	81a3      	strh	r3, [r4, #12]
 800b90c:	89a0      	ldrh	r0, [r4, #12]
 800b90e:	4305      	orrs	r5, r0
 800b910:	81a5      	strh	r5, [r4, #12]
 800b912:	e7cd      	b.n	800b8b0 <__smakebuf_r+0x18>
 800b914:	0800b1ad 	.word	0x0800b1ad

0800b918 <_malloc_usable_size_r>:
 800b918:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b91c:	1f18      	subs	r0, r3, #4
 800b91e:	2b00      	cmp	r3, #0
 800b920:	bfbc      	itt	lt
 800b922:	580b      	ldrlt	r3, [r1, r0]
 800b924:	18c0      	addlt	r0, r0, r3
 800b926:	4770      	bx	lr

0800b928 <_raise_r>:
 800b928:	291f      	cmp	r1, #31
 800b92a:	b538      	push	{r3, r4, r5, lr}
 800b92c:	4604      	mov	r4, r0
 800b92e:	460d      	mov	r5, r1
 800b930:	d904      	bls.n	800b93c <_raise_r+0x14>
 800b932:	2316      	movs	r3, #22
 800b934:	6003      	str	r3, [r0, #0]
 800b936:	f04f 30ff 	mov.w	r0, #4294967295
 800b93a:	bd38      	pop	{r3, r4, r5, pc}
 800b93c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b93e:	b112      	cbz	r2, 800b946 <_raise_r+0x1e>
 800b940:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b944:	b94b      	cbnz	r3, 800b95a <_raise_r+0x32>
 800b946:	4620      	mov	r0, r4
 800b948:	f000 f830 	bl	800b9ac <_getpid_r>
 800b94c:	462a      	mov	r2, r5
 800b94e:	4601      	mov	r1, r0
 800b950:	4620      	mov	r0, r4
 800b952:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b956:	f000 b817 	b.w	800b988 <_kill_r>
 800b95a:	2b01      	cmp	r3, #1
 800b95c:	d00a      	beq.n	800b974 <_raise_r+0x4c>
 800b95e:	1c59      	adds	r1, r3, #1
 800b960:	d103      	bne.n	800b96a <_raise_r+0x42>
 800b962:	2316      	movs	r3, #22
 800b964:	6003      	str	r3, [r0, #0]
 800b966:	2001      	movs	r0, #1
 800b968:	e7e7      	b.n	800b93a <_raise_r+0x12>
 800b96a:	2400      	movs	r4, #0
 800b96c:	4628      	mov	r0, r5
 800b96e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b972:	4798      	blx	r3
 800b974:	2000      	movs	r0, #0
 800b976:	e7e0      	b.n	800b93a <_raise_r+0x12>

0800b978 <raise>:
 800b978:	4b02      	ldr	r3, [pc, #8]	; (800b984 <raise+0xc>)
 800b97a:	4601      	mov	r1, r0
 800b97c:	6818      	ldr	r0, [r3, #0]
 800b97e:	f7ff bfd3 	b.w	800b928 <_raise_r>
 800b982:	bf00      	nop
 800b984:	2000000c 	.word	0x2000000c

0800b988 <_kill_r>:
 800b988:	b538      	push	{r3, r4, r5, lr}
 800b98a:	2300      	movs	r3, #0
 800b98c:	4d06      	ldr	r5, [pc, #24]	; (800b9a8 <_kill_r+0x20>)
 800b98e:	4604      	mov	r4, r0
 800b990:	4608      	mov	r0, r1
 800b992:	4611      	mov	r1, r2
 800b994:	602b      	str	r3, [r5, #0]
 800b996:	f7f7 f826 	bl	80029e6 <_kill>
 800b99a:	1c43      	adds	r3, r0, #1
 800b99c:	d102      	bne.n	800b9a4 <_kill_r+0x1c>
 800b99e:	682b      	ldr	r3, [r5, #0]
 800b9a0:	b103      	cbz	r3, 800b9a4 <_kill_r+0x1c>
 800b9a2:	6023      	str	r3, [r4, #0]
 800b9a4:	bd38      	pop	{r3, r4, r5, pc}
 800b9a6:	bf00      	nop
 800b9a8:	20000418 	.word	0x20000418

0800b9ac <_getpid_r>:
 800b9ac:	f7f7 b814 	b.w	80029d8 <_getpid>

0800b9b0 <_fstat_r>:
 800b9b0:	b538      	push	{r3, r4, r5, lr}
 800b9b2:	2300      	movs	r3, #0
 800b9b4:	4d06      	ldr	r5, [pc, #24]	; (800b9d0 <_fstat_r+0x20>)
 800b9b6:	4604      	mov	r4, r0
 800b9b8:	4608      	mov	r0, r1
 800b9ba:	4611      	mov	r1, r2
 800b9bc:	602b      	str	r3, [r5, #0]
 800b9be:	f7f7 f870 	bl	8002aa2 <_fstat>
 800b9c2:	1c43      	adds	r3, r0, #1
 800b9c4:	d102      	bne.n	800b9cc <_fstat_r+0x1c>
 800b9c6:	682b      	ldr	r3, [r5, #0]
 800b9c8:	b103      	cbz	r3, 800b9cc <_fstat_r+0x1c>
 800b9ca:	6023      	str	r3, [r4, #0]
 800b9cc:	bd38      	pop	{r3, r4, r5, pc}
 800b9ce:	bf00      	nop
 800b9d0:	20000418 	.word	0x20000418

0800b9d4 <_isatty_r>:
 800b9d4:	b538      	push	{r3, r4, r5, lr}
 800b9d6:	2300      	movs	r3, #0
 800b9d8:	4d05      	ldr	r5, [pc, #20]	; (800b9f0 <_isatty_r+0x1c>)
 800b9da:	4604      	mov	r4, r0
 800b9dc:	4608      	mov	r0, r1
 800b9de:	602b      	str	r3, [r5, #0]
 800b9e0:	f7f7 f86e 	bl	8002ac0 <_isatty>
 800b9e4:	1c43      	adds	r3, r0, #1
 800b9e6:	d102      	bne.n	800b9ee <_isatty_r+0x1a>
 800b9e8:	682b      	ldr	r3, [r5, #0]
 800b9ea:	b103      	cbz	r3, 800b9ee <_isatty_r+0x1a>
 800b9ec:	6023      	str	r3, [r4, #0]
 800b9ee:	bd38      	pop	{r3, r4, r5, pc}
 800b9f0:	20000418 	.word	0x20000418

0800b9f4 <_init>:
 800b9f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9f6:	bf00      	nop
 800b9f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b9fa:	bc08      	pop	{r3}
 800b9fc:	469e      	mov	lr, r3
 800b9fe:	4770      	bx	lr

0800ba00 <_fini>:
 800ba00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba02:	bf00      	nop
 800ba04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba06:	bc08      	pop	{r3}
 800ba08:	469e      	mov	lr, r3
 800ba0a:	4770      	bx	lr
