{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543316480673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543316480674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 16:31:20 2018 " "Processing started: Tue Nov 27 16:31:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543316480674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543316480674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipeline_risc -c pipeline_risc " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline_risc -c pipeline_risc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543316480675 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1543316480860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage0-behave " "Found design unit 1: stage0-behave" {  } { { "stage0.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/stage0.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495041 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage0 " "Found entity 1: stage0" {  } { { "stage0.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/stage0.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543316495041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_Updated.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf_Updated.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rf-struct " "Found design unit 1: rf-struct" {  } { { "rf_Updated.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/rf_Updated.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495042 ""} { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "rf_Updated.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/rf_Updated.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543316495042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.vhd 8 4 " "Found 8 design units, including 4 entities, in source file reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16-WhatDoYouCare " "Found design unit 1: reg16-WhatDoYouCare" {  } { { "reg16.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/reg16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495043 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg8-WhatDoYouCare8 " "Found design unit 2: reg8-WhatDoYouCare8" {  } { { "reg16.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/reg16.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495043 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 reg3-WhatDoYouCare3 " "Found design unit 3: reg3-WhatDoYouCare3" {  } { { "reg16.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/reg16.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495043 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 reg1-WhatDoYouCare1 " "Found design unit 4: reg1-WhatDoYouCare1" {  } { { "reg16.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/reg16.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495043 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "reg16.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/reg16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495043 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg8 " "Found entity 2: reg8" {  } { { "reg16.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/reg16.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495043 ""} { "Info" "ISGN_ENTITY_NAME" "3 reg3 " "Found entity 3: reg3" {  } { { "reg16.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/reg16.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495043 ""} { "Info" "ISGN_ENTITY_NAME" "4 reg1 " "Found entity 4: reg1" {  } { { "reg16.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/reg16.vhd" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543316495043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nand16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NAND16-struct " "Found design unit 1: NAND16-struct" {  } { { "nand16.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/nand16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495044 ""} { "Info" "ISGN_ENTITY_NAME" "1 NAND16 " "Found entity 1: NAND16" {  } { { "nand16.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/nand16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543316495044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.vhd 6 3 " "Found 6 design units, including 3 entities, in source file mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8-behave " "Found design unit 1: mux8-behave" {  } { { "mux8.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/mux8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495044 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux4-rtl " "Found design unit 2: mux4-rtl" {  } { { "mux8.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/mux8.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495044 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux2-struct " "Found design unit 3: mux2-struct" {  } { { "mux8.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/mux8.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495044 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/mux8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495044 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4 " "Found entity 2: mux4" {  } { { "mux8.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/mux8.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495044 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux2 " "Found entity 3: mux2" {  } { { "mux8.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/mux8.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543316495044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behav " "Found design unit 1: memory-behav" {  } { { "memory.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/memory.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495045 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/memory.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543316495045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extenders.vhd 6 3 " "Found 6 design units, including 3 entities, in source file extenders.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE9-behave " "Found design unit 1: SE9-behave" {  } { { "extenders.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/extenders.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495046 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SE6-behave " "Found design unit 2: SE6-behave" {  } { { "extenders.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/extenders.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495046 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 LS7-behave " "Found design unit 3: LS7-behave" {  } { { "extenders.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/extenders.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495046 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE9 " "Found entity 1: SE9" {  } { { "extenders.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/extenders.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495046 ""} { "Info" "ISGN_ENTITY_NAME" "2 SE6 " "Found entity 2: SE6" {  } { { "extenders.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/extenders.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495046 ""} { "Info" "ISGN_ENTITY_NAME" "3 LS7 " "Found entity 3: LS7" {  } { { "extenders.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/extenders.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543316495046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder-behave " "Found design unit 1: encoder-behave" {  } { { "encoder.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/encoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495046 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/encoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543316495046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-struct " "Found design unit 1: decoder-struct" {  } { { "decoder.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495047 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543316495047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-struct " "Found design unit 1: alu-struct" {  } { { "alu.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/alu.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495048 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543316495048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder16.vhd 6 3 " "Found 6 design units, including 3 entities, in source file adder16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-Behave " "Found design unit 1: fulladder-Behave" {  } { { "adder16.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/adder16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495048 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 eightbitadder-struct " "Found design unit 2: eightbitadder-struct" {  } { { "adder16.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/adder16.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495048 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 adder16-struct " "Found design unit 3: adder16-struct" {  } { { "adder16.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/adder16.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495048 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "adder16.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/adder16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495048 ""} { "Info" "ISGN_ENTITY_NAME" "2 eightbitadder " "Found entity 2: eightbitadder" {  } { { "adder16.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/adder16.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495048 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder16 " "Found entity 3: adder16" {  } { { "adder16.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/adder16.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543316495048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_risc.vhd 0 0 " "Found 0 design units, including 0 entities, in source file pipeline_risc.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543316495049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behave " "Found design unit 1: datapath-behave" {  } { { "datapath.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495050 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543316495050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage1-behave " "Found design unit 1: stage1-behave" {  } { { "stage1.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/stage1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495050 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage1 " "Found entity 1: stage1" {  } { { "stage1.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/stage1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543316495050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage2-behave " "Found design unit 1: stage2-behave" {  } { { "stage2.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/stage2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495051 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage2 " "Found entity 1: stage2" {  } { { "stage2.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/stage2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543316495051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543316495051 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543316495117 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output_m50 datapath.vhd(56) " "VHDL Signal Declaration warning at datapath.vhd(56): used implicit default value for signal \"output_m50\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543316495119 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "input_pc datapath.vhd(56) " "VHDL Signal Declaration warning at datapath.vhd(56): used implicit default value for signal \"input_pc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543316495119 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p_reg2_pc datapath.vhd(56) " "Verilog HDL or VHDL warning at datapath.vhd(56): object \"p_reg2_pc\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543316495119 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p_reg2_SE9 datapath.vhd(56) " "Verilog HDL or VHDL warning at datapath.vhd(56): object \"p_reg2_SE9\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543316495119 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p_reg2_SE6 datapath.vhd(56) " "Verilog HDL or VHDL warning at datapath.vhd(56): object \"p_reg2_SE6\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543316495119 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p_reg2_LS7 datapath.vhd(56) " "Verilog HDL or VHDL warning at datapath.vhd(56): object \"p_reg2_LS7\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543316495119 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p_reg2_d1 datapath.vhd(56) " "Verilog HDL or VHDL warning at datapath.vhd(56): object \"p_reg2_d1\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543316495119 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p_reg2_d2 datapath.vhd(56) " "Verilog HDL or VHDL warning at datapath.vhd(56): object \"p_reg2_d2\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543316495119 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rf_write datapath.vhd(57) " "VHDL Signal Declaration warning at datapath.vhd(57): used implicit default value for signal \"rf_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543316495120 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p_reg0_m10 datapath.vhd(58) " "Verilog HDL or VHDL warning at datapath.vhd(58): object \"p_reg0_m10\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543316495120 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "p_reg4_rfa3 datapath.vhd(61) " "VHDL Signal Declaration warning at datapath.vhd(61): used implicit default value for signal \"p_reg4_rfa3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543316495120 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p_reg2_rfa3 datapath.vhd(61) " "Verilog HDL or VHDL warning at datapath.vhd(61): object \"p_reg2_rfa3\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543316495120 "|datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage0 stage0:stage0_1 " "Elaborating entity \"stage0\" for hierarchy \"stage0:stage0_1\"" {  } { { "datapath.vhd" "stage0_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543316495138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16 stage0:stage0_1\|reg16:PC " "Elaborating entity \"reg16\" for hierarchy \"stage0:stage0_1\|reg16:PC\"" {  } { { "stage0.vhd" "PC" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/stage0.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543316495140 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset reg16.vhd(15) " "VHDL Process Statement warning at reg16.vhd(15): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg16.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/reg16.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543316495141 "|datapath|stage0:stage0_1|reg16:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory stage0:stage0_1\|memory:InstrMem " "Elaborating entity \"memory\" for hierarchy \"stage0:stage0_1\|memory:InstrMem\"" {  } { { "stage0.vhd" "InstrMem" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/stage0.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543316495141 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_a memory.vhd(61) " "VHDL Process Statement warning at memory.vhd(61): signal \"mem_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/memory.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543316495142 "|datapath|stage0:stage0_1|memory:InstrMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 stage0:stage0_1\|mux2:M10 " "Elaborating entity \"mux2\" for hierarchy \"stage0:stage0_1\|mux2:M10\"" {  } { { "stage0.vhd" "M10" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/stage0.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543316495142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8 reg8:PR0_mux " "Elaborating entity \"reg8\" for hierarchy \"reg8:PR0_mux\"" {  } { { "datapath.vhd" "PR0_mux" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543316495144 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset reg16.vhd(43) " "VHDL Process Statement warning at reg16.vhd(43): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg16.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/reg16.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543316495144 "|datapath|reg8:PR0_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage1 stage1:stage1_1 " "Elaborating entity \"stage1\" for hierarchy \"stage1:stage1_1\"" {  } { { "datapath.vhd" "stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543316495145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder stage1:stage1_1\|encoder:PE " "Elaborating entity \"encoder\" for hierarchy \"stage1:stage1_1\|encoder:PE\"" {  } { { "stage1.vhd" "PE" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/stage1.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543316495146 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output encoder.vhd(13) " "VHDL Process Statement warning at encoder.vhd(13): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "encoder.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/encoder.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543316495147 "|datapath|stage1:stage1_1|encoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] encoder.vhd(13) " "Inferred latch for \"output\[0\]\" at encoder.vhd(13)" {  } { { "encoder.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/encoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543316495147 "|datapath|stage1:stage1_1|encoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] encoder.vhd(13) " "Inferred latch for \"output\[1\]\" at encoder.vhd(13)" {  } { { "encoder.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/encoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543316495147 "|datapath|stage1:stage1_1|encoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] encoder.vhd(13) " "Inferred latch for \"output\[2\]\" at encoder.vhd(13)" {  } { { "encoder.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/encoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543316495147 "|datapath|stage1:stage1_1|encoder:PE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder stage1:stage1_1\|decoder:DE " "Elaborating entity \"decoder\" for hierarchy \"stage1:stage1_1\|decoder:DE\"" {  } { { "stage1.vhd" "DE" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/stage1.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543316495147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg3 reg3:PR1_pe " "Elaborating entity \"reg3\" for hierarchy \"reg3:PR1_pe\"" {  } { { "datapath.vhd" "PR1_pe" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543316495148 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset reg16.vhd(70) " "VHDL Process Statement warning at reg16.vhd(70): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg16.vhd" "" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/reg16.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543316495149 "|datapath|reg3:PR1_pe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage2 stage2:stage2_2 " "Elaborating entity \"stage2\" for hierarchy \"stage2:stage2_2\"" {  } { { "datapath.vhd" "stage2_2" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543316495149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LS7 stage2:stage2_2\|LS7:LS7_1 " "Elaborating entity \"LS7\" for hierarchy \"stage2:stage2_2\|LS7:LS7_1\"" {  } { { "stage2.vhd" "LS7_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/stage2.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543316495157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE9 stage2:stage2_2\|SE9:SE9_1 " "Elaborating entity \"SE9\" for hierarchy \"stage2:stage2_2\|SE9:SE9_1\"" {  } { { "stage2.vhd" "SE9_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/stage2.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543316495160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE6 stage2:stage2_2\|SE6:SE6_1 " "Elaborating entity \"SE6\" for hierarchy \"stage2:stage2_2\|SE6:SE6_1\"" {  } { { "stage2.vhd" "SE6_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/stage2.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543316495164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 stage2:stage2_2\|mux2:m_20 " "Elaborating entity \"mux2\" for hierarchy \"stage2:stage2_2\|mux2:m_20\"" {  } { { "stage2.vhd" "m_20" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/stage2.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543316495166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 stage2:stage2_2\|mux2:m_21 " "Elaborating entity \"mux2\" for hierarchy \"stage2:stage2_2\|mux2:m_21\"" {  } { { "stage2.vhd" "m_21" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/stage2.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543316495169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 stage2:stage2_2\|mux2:m_22 " "Elaborating entity \"mux2\" for hierarchy \"stage2:stage2_2\|mux2:m_22\"" {  } { { "stage2.vhd" "m_22" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/stage2.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543316495172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 stage2:stage2_2\|mux2:m_23 " "Elaborating entity \"mux2\" for hierarchy \"stage2:stage2_2\|mux2:m_23\"" {  } { { "stage2.vhd" "m_23" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/stage2.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543316495173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf stage2:stage2_2\|rf:rf_1 " "Elaborating entity \"rf\" for hierarchy \"stage2:stage2_2\|rf:rf_1\"" {  } { { "stage2.vhd" "rf_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/stage2.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543316495175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 stage2:stage2_2\|rf:rf_1\|mux2:M1_2 " "Elaborating entity \"mux2\" for hierarchy \"stage2:stage2_2\|rf:rf_1\|mux2:M1_2\"" {  } { { "rf_Updated.vhd" "M1_2" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/rf_Updated.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543316495190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 stage2:stage2_2\|rf:rf_1\|mux8:M1 " "Elaborating entity \"mux8\" for hierarchy \"stage2:stage2_2\|rf:rf_1\|mux8:M1\"" {  } { { "rf_Updated.vhd" "M1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/rf_Updated.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543316495194 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_instr Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_instr\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495251 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_instr Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_instr\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495251 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_instr Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_instr\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495251 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_instr Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_instr\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495251 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_instr Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_instr\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495251 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_instr Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_instr\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495251 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_instr Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_instr\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495251 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_instr Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_instr\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495252 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_instr Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_instr\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495252 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_instr Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_instr\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495252 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_instr Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_instr\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495252 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_instr Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_instr\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495252 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_instr Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_instr\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495252 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_instr Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_instr\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495252 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_instr Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_instr\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495252 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_instr Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_instr\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495252 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_m10 Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_m10\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495252 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_m10 Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_m10\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495252 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_m10 Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_m10\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495252 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_m10 Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_m10\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495252 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_m10 Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_m10\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495252 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_m10 Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_m10\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495252 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_m10 Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_m10\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495252 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_m10 Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_m10\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495252 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_pc Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_pc\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495252 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_pc Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_pc\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495252 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_pc Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_pc\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495252 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_pc Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_pc\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495252 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_pc Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_pc\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495252 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_pc Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_pc\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495252 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_pc Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_pc\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495253 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_pc Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_pc\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495253 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_pc Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_pc\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495253 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_pc Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_pc\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495253 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_pc Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_pc\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495253 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_pc Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_pc\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495253 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_pc Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_pc\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495253 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_pc Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_pc\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495253 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_pc Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_pc\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495253 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "stage1:stage1_1 p_reg0_pc Output Input " "Port direction mismatch for entity \"stage1:stage1_1\" at port \"p_reg0_pc\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "datapath.vhd" "stage1:stage1_1" { Text "/home/sanidhya/Sem5/Microprocessor-309/Project/Pipeline-RISC/datapath.vhd" 68 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1543316495253 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1543316495260 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 40 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 40 errors, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1219 " "Peak virtual memory: 1219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543316495327 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 27 16:31:35 2018 " "Processing ended: Tue Nov 27 16:31:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543316495327 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543316495327 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543316495327 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543316495327 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 42 s 19 s " "Quartus Prime Full Compilation was unsuccessful. 42 errors, 19 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543316495456 ""}
