Received: from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1DD58606A31A
	for <qemu-riscv@archiver.kernel.org>; Mon, 26 Oct 2026 03:04:26 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (1024-bit key, unprotected) header.d=linux.alibaba.com header.i=@linux.alibaba.com header.a=rsa-sha256 header.s=default header.b=D67MWX6Y
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists1p.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-riscv-bounces@nongnu.org>)
	id 1xLB0E-0002I5-Ki; Sun, 25 Oct 2026 23:04:02 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <lyndra@linux.alibaba.com>)
 id 1xLB04-0002Go-TF; Sun, 25 Oct 2026 23:03:54 -0400
Received: from [115.124.30.101] (helo=out30-101.freemail.mail.aliyun.com)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <lyndra@linux.alibaba.com>)
 id 1xLAzy-0004aM-CM; Sun, 25 Oct 2026 23:03:52 -0400
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=linux.alibaba.com; s=default;
 t=1792983799; h=Message-ID:Date:MIME-Version:Subject:To:From:Content-Type;
 bh=MVIDWNiZgSMKDxZIQUpRAgC3TCPgnYbO/V9rGy9huRs=;
 b=D67MWX6YPSG0qkPzkKqgHzqomSOsG77g9EPKIpQyoC5kzVsHjJSt1dOq5C3zwZHKeg3H3zZFYgSuxbIa5Q7x0QeFtO6x47e6RaOOKMvN+I9Pg5JvjvAPrrh5LyjZDNWJDjrxoN3F9ourXPLrrlv4gmSAAGjN1ZuW/LaDTsrsRx4=
X-Alimail-AntiSpam: AC=PASS; BC=-1|-1; BR=01201311R141e4; CH=green; DM=||false|;
 DS=||; FP=0|-1|-1|-1|0|-1|-1|-1; HT=maildocker-contentspam033037026112;
 MF=lyndra@linux.alibaba.com; NM=1; PH=DS; RN=12; SR=0;
 TI=SMTPD_---0XDRX45m_1792983797; 
Received: from 30.166.81.249(mailfrom:lyndra@linux.alibaba.com
 fp:SMTPD_---0XDRX45m_1792983797 cluster:ay36) by smtp.aliyun-inc.com;
 Mon, 26 Oct 2026 11:03:18 +0800
Message-ID: <b7570d0b-0c22-410b-be3a-db05a53e95f7@linux.alibaba.com>
Date: Mon, 26 Oct 2026 11:03:17 +0800
X-Archived-By: <archiver.kernel.org>
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH v3 00/14] RISC-V TCG PMU correctness fixes
To: qemu-devel@nongnu.org
Cc: Zephyr Li <fritchleybohrer@gmail.com>, Palmer Dabbelt
 <palmer@dabbelt.com>, Alistair Francis <alistair.francis@wdc.com>,
 Weiwei Li <liwei1518@gmail.com>,
 Daniel Henrique Barboza <daniel.barboza@oss.qualcomm.com>,
 Liu Zhiwei <zhiwei_liu@linux.alibaba.com>,
 Chao Liu <chao.liu@processmission.com>, qemu-riscv@nongnu.org,
 Richard Henderson <richard.henderson@linaro.org>,
 Paolo Bonzini <pbonzini@redhat.com>,
 =?UTF-8?Q?Philippe_Mathieu-Daud=C3=A9?= <philmd@oss.qualcomm.com>
References: <20261010-riscv-pmu-correctness-v3-0-712bf814a7be@linux.alibaba.com>
From: TianCheng TANG <lyndra@linux.alibaba.com>
In-Reply-To: <20261010-riscv-pmu-correctness-v3-0-712bf814a7be@linux.alibaba.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit
X-Host-Lookup-Failed: Reverse DNS lookup failed for 115.124.30.101 (deferred)
Received-SPF: pass client-ip=115.124.30.101;
 envelope-from=lyndra@linux.alibaba.com;
 helo=out30-101.freemail.mail.aliyun.com
X-Spam_score_int: -88
X-Spam_score: -8.9
X-Spam_bar: --------
X-Spam_report: (-8.9 / 5.0 requ) BAYES_00=-1.9, DKIM_INVALID=0.1,
 DKIM_SIGNED=0.1, ENV_AND_HDR_SPF_MATCH=-0.5, RCVD_IN_DNSWL_NONE=-0.0001,
 RDNS_NONE=0.793, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, UNPARSEABLE_RELAY=0.001,
 USER_IN_DEF_SPF_WL=-7.5 autolearn=no autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-riscv@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-riscv.nongnu.org>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-riscv>
List-Post: <mailto:qemu-riscv@nongnu.org>
List-Help: <mailto:qemu-riscv-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=subscribe>
Sender: qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org
X-Spam-Status: No, score=-24.8 required=3.0 tests=BAYES_00,DKIM_SIGNED,
	DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,
	INCLUDES_CR_TRAILER,INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_PASS,
	SPF_PASS,UNPARSEABLE_RELAY,USER_AGENT_SANE_1,USER_IN_DEF_DKIM_WL
	autolearn=ham autolearn_force=no version=4.0.1
X-Spam-Checker-Version: SpamAssassin 4.0.1 (2024-03-26) on
	aws-us-west-2-korg-listserv-alma10-1

Hi Alistair,

Thanks for queuing Harshit's fix [1]. Patch 9 of this series reworks the
PMU overflow timer and removes the affected read path. The patches
carry Reviewed-by tags from Daniel and Chao.

Would you like me to rebase this series on riscv-to-apply.next and
send v4?

Thanks,
Tiancheng


[1] 
https://lore.kernel.org/qemu-devel/20261023093522.34335-1-harshit007k@gmail.com/

在 2026/10/10 14:04, TANG Tiancheng 写道:
> This series fixes RISC-V TCG PMU accounting, overflow notification, and
> migration. It is based on v3 of Zephyr Li's "target/riscv: fix RV32
> fixed counter accesses" [1], which is not included here.
>
> The patches allow multiple HPM counters to select the same event and
> preserve counts across selector, privilege-filter, and inhibit writes.
> They use consistent cycle/instruction sources and compute the shared
> overflow deadline from all eligible counters. Timer callbacks queue
> checks on the owner vCPU instead of racing MTTCG execution.
>
> Migration saves counter values including pending increments and restores
> destination-local source baselines, event mappings, and overflow
> scheduling. A new cpu/pmu-fixed subsection carries mcyclecfg/minstretcfg
> and identifies this format. All TCG CPUs require the subsection; loading
> older TCG streams without it is rejected. Source and destination still
> need compatible CPU configurations. KVM PMU migration is unchanged.
>
> The reset changes preserve the final counts in the old privilege/V mode
> before entering M-mode with V=0.
>
> TCG tests cover RV32/RV64 counter accesses, delegated registers, selector
> and filter changes, multiple counters per event, overflow notification
> with and without Sscofpmf, instruction exceptions, and reset. The RV32
> HPM tests also cover full-width accesses through the shared counter path.
>
> [1] https://lore.kernel.org/qemu-devel/20261008035150.2223-1-fritchleybohrer@gmail.com/
> Based-on: <20261008035150.2223-1-fritchleybohrer@gmail.com>
>
> Signed-off-by: TANG Tiancheng <lyndra@linux.alibaba.com>
> ---
> Changes in v3:
> - Rebase on master f9587d4045c6 and Zephyr Li's RV32 fix v3.
> - Replace "Earlier expiries" with "Timer expirations before the flag
>    is cleared" in patch 11's commit message.
> - Add a Fixes trailer to the virtualization-reset fix (patch 13).
> - Link to v2: https://lore.kernel.org/qemu-devel/20260910-riscv-pmu-correctness-v2-0-5da5159a0c64@linux.alibaba.com
>
> Changes in v2:
> - Rebase on current master and Zephyr Li's RV32 fix v2.
> - Register the system TCG tests with Meson and use -bios loading.
> - Merge smcdeleg-counter-rv32.S and smcdeleg-event-rv32.S into
>    smcdeleg-rv32.S (patch 6).
> - Use CSR names or local CSR-number macros in tests.
> - Use UINT32_MAX for delegated high-half write-mask checks (patch 6).
>    The caller already requires XLEN=32.
> - Link to v1: https://lore.kernel.org/qemu-devel/20260907-riscv-pmu-correctness-v1-0-5f1f41458989@linux.alibaba.com
>
> ---
> TANG Tiancheng (14):
>        target/riscv: Preserve PMU state across event selector writes
>        target/riscv: Support multiple counters per PMU event
>        target/riscv: Use VM-elapsed sources for fixed PMU events
>        target/riscv: Preserve MINH on delegated config reads
>        target/riscv: Preserve minstretcfgh on RV32 minstretcfg writes
>        target/riscv: Fix RV32 accesses to delegated PMU registers
>        target/riscv: Preserve fixed counters across PMU state changes
>        target/riscv: Require Sscofpmf for non-fixed event overflow
>        target/riscv: Rebuild fixed-event PMU overflow deadlines
>        target/riscv: Apply minstret exception accounting to HPM counters
>        target/riscv: Process PMU timer expiry on the owner vCPU
>        target/riscv: Migrate fixed PMU counter state
>        target/riscv: Clear virtualization mode on reset
>        target/riscv: Preserve fixed PMU state across reset
>
>   system/cpu-timers.c                         |   4 +-
>   system/cpus.c                               |   6 +-
>   target/riscv/cpu.c                          |  17 +
>   target/riscv/cpu.h                          |  14 +-
>   target/riscv/machine.c                      |  92 +++-
>   target/riscv/tcg/cpu_helper.c               |   2 +
>   target/riscv/tcg/csr.c                      | 278 +++-------
>   target/riscv/tcg/pmu.c                      | 793 +++++++++++++++++++---------
>   target/riscv/tcg/pmu.h                      |  29 +-
>   target/riscv/tcg/tcg-cpu.c                  |  10 +
>   tests/tcg/riscv32/pmu-fixed-rv32.S          |  90 ++++
>   tests/tcg/riscv32/pmu-minstretcfg-rv32.S    |  52 ++
>   tests/tcg/riscv32/smcdeleg-minh-rv32.S      |  78 +++
>   tests/tcg/riscv32/smcdeleg-rv32.S           | 115 ++++
>   tests/tcg/riscv32/sscofpmf-event-rv32.S     |  99 ++++
>   tests/tcg/riscv32/system/meson.build        |  35 ++
>   tests/tcg/riscv64/pmu-cycle-controls.S      | 107 ++++
>   tests/tcg/riscv64/pmu-lpad.S                |  72 +++
>   tests/tcg/riscv64/pmu-reset-vs.S            | 105 ++++
>   tests/tcg/riscv64/smcdeleg-minh.S           |  78 +++
>   tests/tcg/riscv64/smcdeleg-sxl32.S          | 233 ++++++++
>   tests/tcg/riscv64/sscofpmf-cycle-overflow.S |  58 ++
>   tests/tcg/riscv64/sscofpmf-event-overflow.S | 103 ++++
>   tests/tcg/riscv64/sscofpmf-overflow.S       | 134 +++++
>   tests/tcg/riscv64/system/meson.build        |  88 +++
>   tests/tcg/riscv64/test-minstret-ecall.S     |  26 +
>   26 files changed, 2252 insertions(+), 466 deletions(-)
> ---
> base-commit: f9587d4045c67cd0d8d8bdcd5d0bb5b6b395b63c
> change-id: 20260827-riscv-pmu-correctness-fa880fd9c48d
> prerequisite-message-id: <20261008035150.2223-1-fritchleybohrer@gmail.com>
> prerequisite-patch-id: fc09febb37e6eff15ef860aa49a5d4f85a0f2ee9
>
> Best regards,

