Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Fri Aug 04 15:04:30 2017
| Host         : 0397-JDD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file red_pitaya_top_timing_summary_routed.rpt -rpx red_pitaya_top_timing_summary_routed.rpx
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: i_hk/dna_clk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.188        0.000                      0                30354       -2.163      -58.853                     28                30354        1.000        0.000                       0                 12213  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
adc_clk           {0.000 4.000}        8.000           125.000         
  clk_fb          {0.000 4.000}        8.000           125.000         
  pll_adc_clk     {0.000 4.000}        8.000           125.000         
  pll_clk_adc_2x  {0.000 2.000}        4.000           250.000         
  pll_dac_clk_1x  {0.000 4.000}        8.000           125.000         
  pll_dac_clk_2p  {-0.500 1.500}       4.000           250.000         
  pll_dac_clk_2x  {0.000 2.000}        4.000           250.000         
clk_fpga_0        {0.000 4.000}        8.000           125.000         
clk_fpga_1        {0.000 2.000}        4.000           250.000         
clk_fpga_2        {0.000 10.000}       20.000          50.000          
clk_fpga_3        {0.000 2.500}        5.000           200.000         
rx_clk            {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                                                                                                                                             2.000        0.000                       0                     1  
  clk_fb                                                                                                                                                            6.751        0.000                       0                     2  
  pll_adc_clk           0.188        0.000                      0                24567        0.052        0.000                      0                24567        2.750        0.000                       0                 10509  
  pll_clk_adc_2x        0.260        0.000                      0                 3824        0.055        0.000                      0                 3824        1.020        0.000                       0                   798  
  pll_dac_clk_1x        0.403        0.000                      0                   45        0.203        0.000                      0                   45        3.500        0.000                       0                    47  
  pll_dac_clk_2p                                                                                                                                                    1.845        0.000                       0                     3  
  pll_dac_clk_2x                                                                                                                                                    1.845        0.000                       0                     3  
clk_fpga_3              0.266        0.000                      0                 1730        0.054        0.000                      0                 1730        1.000        0.000                       0                   850  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk         pll_adc_clk           5.940        0.000                      0                   28       -2.163      -58.853                     28                   28  
pll_clk_adc_2x  pll_adc_clk           0.854        0.000                      0                   64        0.135        0.000                      0                   64  
pll_adc_clk     pll_clk_adc_2x        0.630        0.000                      0                  136        0.085        0.000                      0                  136  
pll_adc_clk     pll_dac_clk_1x        5.002        0.000                      0                   28        0.182        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 i_ps/axi_slave_gp0/rd_do_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/registers_read_inst/DAC1_out_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        7.165ns  (logic 1.300ns (18.143%)  route 5.865ns (81.857%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 13.369 - 8.000 ) 
    Source Clock Delay      (SCD):    5.896ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.663     5.896    i_ps/axi_slave_gp0/adc_clk
    SLICE_X17Y53         FDRE                                         r  i_ps/axi_slave_gp0/rd_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.456     6.352 r  i_ps/axi_slave_gp0/rd_do_reg/Q
                         net (fo=78, routed)          1.351     7.703    i_ps/axi_slave_gp0/wr_do_reg_1
    SLICE_X11Y49         LUT3 (Prop_lut3_I1_O)        0.152     7.855 f  i_ps/axi_slave_gp0/FIFO_inst_i_18/O
                         net (fo=13, routed)          1.296     9.152    i_ps/axi_slave_gp0/read_address_reg[11]
    SLICE_X18Y63         LUT4 (Prop_lut4_I3_O)        0.326     9.478 r  i_ps/axi_slave_gp0/fifo_srst_i_5/O
                         net (fo=5, routed)           0.603    10.081    i_ps/axi_slave_gp0/fifo_srst_i_5_n_6
    SLICE_X19Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.205 r  i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_3/O
                         net (fo=10, routed)          0.528    10.733    i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_3_n_6
    SLICE_X20Y69         LUT5 (Prop_lut5_I1_O)        0.124    10.857 r  i_ps/axi_slave_gp0/counter0_out_reg[63]_i_2/O
                         net (fo=33, routed)          0.882    11.739    i_ps/axi_slave_gp0/counter0_out_reg[63]_i_2_n_6
    SLICE_X21Y75         LUT2 (Prop_lut2_I0_O)        0.118    11.857 r  i_ps/axi_slave_gp0/counter0_out_reg[63]_i_1/O
                         net (fo=160, routed)         1.205    13.061    dpll_wrapper_inst/registers_read_inst/sys_ren_o_reg_1[0]
    SLICE_X26Y81         FDRE                                         r  dpll_wrapper_inst/registers_read_inst/DAC1_out_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.479    13.369    dpll_wrapper_inst/registers_read_inst/adc_clk
    SLICE_X26Y81         FDRE                                         r  dpll_wrapper_inst/registers_read_inst/DAC1_out_reg_reg[1]/C
                         clock pessimism              0.357    13.726    
                         clock uncertainty           -0.069    13.657    
    SLICE_X26Y81         FDRE (Setup_fdre_C_CE)      -0.407    13.250    dpll_wrapper_inst/registers_read_inst/DAC1_out_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.250    
                         arrival time                         -13.061    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 i_ps/axi_slave_gp0/rd_do_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/registers_read_inst/dither0_lockin_output_reg_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 1.332ns (18.578%)  route 5.838ns (81.422%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.365ns = ( 13.365 - 8.000 ) 
    Source Clock Delay      (SCD):    5.896ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.663     5.896    i_ps/axi_slave_gp0/adc_clk
    SLICE_X17Y53         FDRE                                         r  i_ps/axi_slave_gp0/rd_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.456     6.352 r  i_ps/axi_slave_gp0/rd_do_reg/Q
                         net (fo=78, routed)          1.351     7.703    i_ps/axi_slave_gp0/wr_do_reg_1
    SLICE_X11Y49         LUT3 (Prop_lut3_I1_O)        0.152     7.855 f  i_ps/axi_slave_gp0/FIFO_inst_i_18/O
                         net (fo=13, routed)          1.296     9.152    i_ps/axi_slave_gp0/read_address_reg[11]
    SLICE_X18Y63         LUT4 (Prop_lut4_I3_O)        0.326     9.478 r  i_ps/axi_slave_gp0/fifo_srst_i_5/O
                         net (fo=5, routed)           0.603    10.081    i_ps/axi_slave_gp0/fifo_srst_i_5_n_6
    SLICE_X19Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.205 r  i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_3/O
                         net (fo=10, routed)          0.543    10.748    i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_3_n_6
    SLICE_X21Y69         LUT5 (Prop_lut5_I2_O)        0.124    10.872 r  i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_2/O
                         net (fo=33, routed)          1.202    12.073    i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_2_n_6
    SLICE_X25Y76         LUT2 (Prop_lut2_I0_O)        0.150    12.223 r  i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_1/O
                         net (fo=16, routed)          0.843    13.066    dpll_wrapper_inst/registers_read_inst/sys_ren_o_reg[0]
    SLICE_X32Y76         FDRE                                         r  dpll_wrapper_inst/registers_read_inst/dither0_lockin_output_reg_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.475    13.365    dpll_wrapper_inst/registers_read_inst/adc_clk
    SLICE_X32Y76         FDRE                                         r  dpll_wrapper_inst/registers_read_inst/dither0_lockin_output_reg_reg[33]/C
                         clock pessimism              0.357    13.722    
                         clock uncertainty           -0.069    13.653    
    SLICE_X32Y76         FDRE (Setup_fdre_C_CE)      -0.377    13.276    dpll_wrapper_inst/registers_read_inst/dither0_lockin_output_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         13.276    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 i_ps/axi_slave_gp0/rd_do_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/registers_read_inst/dither0_lockin_output_reg_reg[42]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 1.332ns (18.578%)  route 5.838ns (81.422%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.365ns = ( 13.365 - 8.000 ) 
    Source Clock Delay      (SCD):    5.896ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.663     5.896    i_ps/axi_slave_gp0/adc_clk
    SLICE_X17Y53         FDRE                                         r  i_ps/axi_slave_gp0/rd_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.456     6.352 r  i_ps/axi_slave_gp0/rd_do_reg/Q
                         net (fo=78, routed)          1.351     7.703    i_ps/axi_slave_gp0/wr_do_reg_1
    SLICE_X11Y49         LUT3 (Prop_lut3_I1_O)        0.152     7.855 f  i_ps/axi_slave_gp0/FIFO_inst_i_18/O
                         net (fo=13, routed)          1.296     9.152    i_ps/axi_slave_gp0/read_address_reg[11]
    SLICE_X18Y63         LUT4 (Prop_lut4_I3_O)        0.326     9.478 r  i_ps/axi_slave_gp0/fifo_srst_i_5/O
                         net (fo=5, routed)           0.603    10.081    i_ps/axi_slave_gp0/fifo_srst_i_5_n_6
    SLICE_X19Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.205 r  i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_3/O
                         net (fo=10, routed)          0.543    10.748    i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_3_n_6
    SLICE_X21Y69         LUT5 (Prop_lut5_I2_O)        0.124    10.872 r  i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_2/O
                         net (fo=33, routed)          1.202    12.073    i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_2_n_6
    SLICE_X25Y76         LUT2 (Prop_lut2_I0_O)        0.150    12.223 r  i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_1/O
                         net (fo=16, routed)          0.843    13.066    dpll_wrapper_inst/registers_read_inst/sys_ren_o_reg[0]
    SLICE_X32Y76         FDRE                                         r  dpll_wrapper_inst/registers_read_inst/dither0_lockin_output_reg_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.475    13.365    dpll_wrapper_inst/registers_read_inst/adc_clk
    SLICE_X32Y76         FDRE                                         r  dpll_wrapper_inst/registers_read_inst/dither0_lockin_output_reg_reg[42]/C
                         clock pessimism              0.357    13.722    
                         clock uncertainty           -0.069    13.653    
    SLICE_X32Y76         FDRE (Setup_fdre_C_CE)      -0.377    13.276    dpll_wrapper_inst/registers_read_inst/dither0_lockin_output_reg_reg[42]
  -------------------------------------------------------------------
                         required time                         13.276    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 i_ps/axi_slave_gp0/rd_do_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/registers_read_inst/dither0_lockin_output_reg_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 1.332ns (18.578%)  route 5.838ns (81.422%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.365ns = ( 13.365 - 8.000 ) 
    Source Clock Delay      (SCD):    5.896ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.663     5.896    i_ps/axi_slave_gp0/adc_clk
    SLICE_X17Y53         FDRE                                         r  i_ps/axi_slave_gp0/rd_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.456     6.352 r  i_ps/axi_slave_gp0/rd_do_reg/Q
                         net (fo=78, routed)          1.351     7.703    i_ps/axi_slave_gp0/wr_do_reg_1
    SLICE_X11Y49         LUT3 (Prop_lut3_I1_O)        0.152     7.855 f  i_ps/axi_slave_gp0/FIFO_inst_i_18/O
                         net (fo=13, routed)          1.296     9.152    i_ps/axi_slave_gp0/read_address_reg[11]
    SLICE_X18Y63         LUT4 (Prop_lut4_I3_O)        0.326     9.478 r  i_ps/axi_slave_gp0/fifo_srst_i_5/O
                         net (fo=5, routed)           0.603    10.081    i_ps/axi_slave_gp0/fifo_srst_i_5_n_6
    SLICE_X19Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.205 r  i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_3/O
                         net (fo=10, routed)          0.543    10.748    i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_3_n_6
    SLICE_X21Y69         LUT5 (Prop_lut5_I2_O)        0.124    10.872 r  i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_2/O
                         net (fo=33, routed)          1.202    12.073    i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_2_n_6
    SLICE_X25Y76         LUT2 (Prop_lut2_I0_O)        0.150    12.223 r  i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_1/O
                         net (fo=16, routed)          0.843    13.066    dpll_wrapper_inst/registers_read_inst/sys_ren_o_reg[0]
    SLICE_X32Y76         FDRE                                         r  dpll_wrapper_inst/registers_read_inst/dither0_lockin_output_reg_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.475    13.365    dpll_wrapper_inst/registers_read_inst/adc_clk
    SLICE_X32Y76         FDRE                                         r  dpll_wrapper_inst/registers_read_inst/dither0_lockin_output_reg_reg[44]/C
                         clock pessimism              0.357    13.722    
                         clock uncertainty           -0.069    13.653    
    SLICE_X32Y76         FDRE (Setup_fdre_C_CE)      -0.377    13.276    dpll_wrapper_inst/registers_read_inst/dither0_lockin_output_reg_reg[44]
  -------------------------------------------------------------------
                         required time                         13.276    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 i_ps/axi_slave_gp0/rd_do_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/registers_read_inst/dither0_lockin_output_reg_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 1.332ns (18.578%)  route 5.838ns (81.422%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.365ns = ( 13.365 - 8.000 ) 
    Source Clock Delay      (SCD):    5.896ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.663     5.896    i_ps/axi_slave_gp0/adc_clk
    SLICE_X17Y53         FDRE                                         r  i_ps/axi_slave_gp0/rd_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.456     6.352 r  i_ps/axi_slave_gp0/rd_do_reg/Q
                         net (fo=78, routed)          1.351     7.703    i_ps/axi_slave_gp0/wr_do_reg_1
    SLICE_X11Y49         LUT3 (Prop_lut3_I1_O)        0.152     7.855 f  i_ps/axi_slave_gp0/FIFO_inst_i_18/O
                         net (fo=13, routed)          1.296     9.152    i_ps/axi_slave_gp0/read_address_reg[11]
    SLICE_X18Y63         LUT4 (Prop_lut4_I3_O)        0.326     9.478 r  i_ps/axi_slave_gp0/fifo_srst_i_5/O
                         net (fo=5, routed)           0.603    10.081    i_ps/axi_slave_gp0/fifo_srst_i_5_n_6
    SLICE_X19Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.205 r  i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_3/O
                         net (fo=10, routed)          0.543    10.748    i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_3_n_6
    SLICE_X21Y69         LUT5 (Prop_lut5_I2_O)        0.124    10.872 r  i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_2/O
                         net (fo=33, routed)          1.202    12.073    i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_2_n_6
    SLICE_X25Y76         LUT2 (Prop_lut2_I0_O)        0.150    12.223 r  i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_1/O
                         net (fo=16, routed)          0.843    13.066    dpll_wrapper_inst/registers_read_inst/sys_ren_o_reg[0]
    SLICE_X32Y76         FDRE                                         r  dpll_wrapper_inst/registers_read_inst/dither0_lockin_output_reg_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.475    13.365    dpll_wrapper_inst/registers_read_inst/adc_clk
    SLICE_X32Y76         FDRE                                         r  dpll_wrapper_inst/registers_read_inst/dither0_lockin_output_reg_reg[45]/C
                         clock pessimism              0.357    13.722    
                         clock uncertainty           -0.069    13.653    
    SLICE_X32Y76         FDRE (Setup_fdre_C_CE)      -0.377    13.276    dpll_wrapper_inst/registers_read_inst/dither0_lockin_output_reg_reg[45]
  -------------------------------------------------------------------
                         required time                         13.276    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 i_ps/axi_slave_gp0/rd_do_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/registers_read_inst/dither0_lockin_output_reg_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        7.113ns  (logic 1.332ns (18.726%)  route 5.781ns (81.274%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 13.366 - 8.000 ) 
    Source Clock Delay      (SCD):    5.896ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.663     5.896    i_ps/axi_slave_gp0/adc_clk
    SLICE_X17Y53         FDRE                                         r  i_ps/axi_slave_gp0/rd_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.456     6.352 r  i_ps/axi_slave_gp0/rd_do_reg/Q
                         net (fo=78, routed)          1.351     7.703    i_ps/axi_slave_gp0/wr_do_reg_1
    SLICE_X11Y49         LUT3 (Prop_lut3_I1_O)        0.152     7.855 f  i_ps/axi_slave_gp0/FIFO_inst_i_18/O
                         net (fo=13, routed)          1.296     9.152    i_ps/axi_slave_gp0/read_address_reg[11]
    SLICE_X18Y63         LUT4 (Prop_lut4_I3_O)        0.326     9.478 r  i_ps/axi_slave_gp0/fifo_srst_i_5/O
                         net (fo=5, routed)           0.603    10.081    i_ps/axi_slave_gp0/fifo_srst_i_5_n_6
    SLICE_X19Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.205 r  i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_3/O
                         net (fo=10, routed)          0.543    10.748    i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_3_n_6
    SLICE_X21Y69         LUT5 (Prop_lut5_I2_O)        0.124    10.872 r  i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_2/O
                         net (fo=33, routed)          1.202    12.073    i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_2_n_6
    SLICE_X25Y76         LUT2 (Prop_lut2_I0_O)        0.150    12.223 r  i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_1/O
                         net (fo=16, routed)          0.786    13.009    dpll_wrapper_inst/registers_read_inst/sys_ren_o_reg[0]
    SLICE_X33Y77         FDRE                                         r  dpll_wrapper_inst/registers_read_inst/dither0_lockin_output_reg_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.476    13.366    dpll_wrapper_inst/registers_read_inst/adc_clk
    SLICE_X33Y77         FDRE                                         r  dpll_wrapper_inst/registers_read_inst/dither0_lockin_output_reg_reg[35]/C
                         clock pessimism              0.357    13.723    
                         clock uncertainty           -0.069    13.654    
    SLICE_X33Y77         FDRE (Setup_fdre_C_CE)      -0.413    13.241    dpll_wrapper_inst/registers_read_inst/dither0_lockin_output_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         13.241    
                         arrival time                         -13.009    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 i_ps/axi_slave_gp0/rd_do_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/registers_read_inst/dither0_lockin_output_reg_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        7.113ns  (logic 1.332ns (18.726%)  route 5.781ns (81.274%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 13.366 - 8.000 ) 
    Source Clock Delay      (SCD):    5.896ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.663     5.896    i_ps/axi_slave_gp0/adc_clk
    SLICE_X17Y53         FDRE                                         r  i_ps/axi_slave_gp0/rd_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.456     6.352 r  i_ps/axi_slave_gp0/rd_do_reg/Q
                         net (fo=78, routed)          1.351     7.703    i_ps/axi_slave_gp0/wr_do_reg_1
    SLICE_X11Y49         LUT3 (Prop_lut3_I1_O)        0.152     7.855 f  i_ps/axi_slave_gp0/FIFO_inst_i_18/O
                         net (fo=13, routed)          1.296     9.152    i_ps/axi_slave_gp0/read_address_reg[11]
    SLICE_X18Y63         LUT4 (Prop_lut4_I3_O)        0.326     9.478 r  i_ps/axi_slave_gp0/fifo_srst_i_5/O
                         net (fo=5, routed)           0.603    10.081    i_ps/axi_slave_gp0/fifo_srst_i_5_n_6
    SLICE_X19Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.205 r  i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_3/O
                         net (fo=10, routed)          0.543    10.748    i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_3_n_6
    SLICE_X21Y69         LUT5 (Prop_lut5_I2_O)        0.124    10.872 r  i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_2/O
                         net (fo=33, routed)          1.202    12.073    i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_2_n_6
    SLICE_X25Y76         LUT2 (Prop_lut2_I0_O)        0.150    12.223 r  i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_1/O
                         net (fo=16, routed)          0.786    13.009    dpll_wrapper_inst/registers_read_inst/sys_ren_o_reg[0]
    SLICE_X33Y77         FDRE                                         r  dpll_wrapper_inst/registers_read_inst/dither0_lockin_output_reg_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.476    13.366    dpll_wrapper_inst/registers_read_inst/adc_clk
    SLICE_X33Y77         FDRE                                         r  dpll_wrapper_inst/registers_read_inst/dither0_lockin_output_reg_reg[38]/C
                         clock pessimism              0.357    13.723    
                         clock uncertainty           -0.069    13.654    
    SLICE_X33Y77         FDRE (Setup_fdre_C_CE)      -0.413    13.241    dpll_wrapper_inst/registers_read_inst/dither0_lockin_output_reg_reg[38]
  -------------------------------------------------------------------
                         required time                         13.241    
                         arrival time                         -13.009    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 i_ps/axi_slave_gp0/rd_do_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/registers_read_inst/dither0_lockin_output_reg_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        7.110ns  (logic 1.332ns (18.733%)  route 5.778ns (81.267%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.365ns = ( 13.365 - 8.000 ) 
    Source Clock Delay      (SCD):    5.896ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.663     5.896    i_ps/axi_slave_gp0/adc_clk
    SLICE_X17Y53         FDRE                                         r  i_ps/axi_slave_gp0/rd_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.456     6.352 r  i_ps/axi_slave_gp0/rd_do_reg/Q
                         net (fo=78, routed)          1.351     7.703    i_ps/axi_slave_gp0/wr_do_reg_1
    SLICE_X11Y49         LUT3 (Prop_lut3_I1_O)        0.152     7.855 f  i_ps/axi_slave_gp0/FIFO_inst_i_18/O
                         net (fo=13, routed)          1.296     9.152    i_ps/axi_slave_gp0/read_address_reg[11]
    SLICE_X18Y63         LUT4 (Prop_lut4_I3_O)        0.326     9.478 r  i_ps/axi_slave_gp0/fifo_srst_i_5/O
                         net (fo=5, routed)           0.603    10.081    i_ps/axi_slave_gp0/fifo_srst_i_5_n_6
    SLICE_X19Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.205 r  i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_3/O
                         net (fo=10, routed)          0.543    10.748    i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_3_n_6
    SLICE_X21Y69         LUT5 (Prop_lut5_I2_O)        0.124    10.872 r  i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_2/O
                         net (fo=33, routed)          1.202    12.073    i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_2_n_6
    SLICE_X25Y76         LUT2 (Prop_lut2_I0_O)        0.150    12.223 r  i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_1/O
                         net (fo=16, routed)          0.783    13.007    dpll_wrapper_inst/registers_read_inst/sys_ren_o_reg[0]
    SLICE_X33Y76         FDRE                                         r  dpll_wrapper_inst/registers_read_inst/dither0_lockin_output_reg_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.475    13.365    dpll_wrapper_inst/registers_read_inst/adc_clk
    SLICE_X33Y76         FDRE                                         r  dpll_wrapper_inst/registers_read_inst/dither0_lockin_output_reg_reg[34]/C
                         clock pessimism              0.357    13.722    
                         clock uncertainty           -0.069    13.653    
    SLICE_X33Y76         FDRE (Setup_fdre_C_CE)      -0.413    13.240    dpll_wrapper_inst/registers_read_inst/dither0_lockin_output_reg_reg[34]
  -------------------------------------------------------------------
                         required time                         13.240    
                         arrival time                         -13.007    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 i_ps/axi_slave_gp0/rd_do_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/registers_read_inst/dither0_lockin_output_reg_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        7.110ns  (logic 1.332ns (18.733%)  route 5.778ns (81.267%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.365ns = ( 13.365 - 8.000 ) 
    Source Clock Delay      (SCD):    5.896ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.663     5.896    i_ps/axi_slave_gp0/adc_clk
    SLICE_X17Y53         FDRE                                         r  i_ps/axi_slave_gp0/rd_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.456     6.352 r  i_ps/axi_slave_gp0/rd_do_reg/Q
                         net (fo=78, routed)          1.351     7.703    i_ps/axi_slave_gp0/wr_do_reg_1
    SLICE_X11Y49         LUT3 (Prop_lut3_I1_O)        0.152     7.855 f  i_ps/axi_slave_gp0/FIFO_inst_i_18/O
                         net (fo=13, routed)          1.296     9.152    i_ps/axi_slave_gp0/read_address_reg[11]
    SLICE_X18Y63         LUT4 (Prop_lut4_I3_O)        0.326     9.478 r  i_ps/axi_slave_gp0/fifo_srst_i_5/O
                         net (fo=5, routed)           0.603    10.081    i_ps/axi_slave_gp0/fifo_srst_i_5_n_6
    SLICE_X19Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.205 r  i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_3/O
                         net (fo=10, routed)          0.543    10.748    i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_3_n_6
    SLICE_X21Y69         LUT5 (Prop_lut5_I2_O)        0.124    10.872 r  i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_2/O
                         net (fo=33, routed)          1.202    12.073    i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_2_n_6
    SLICE_X25Y76         LUT2 (Prop_lut2_I0_O)        0.150    12.223 r  i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_1/O
                         net (fo=16, routed)          0.783    13.007    dpll_wrapper_inst/registers_read_inst/sys_ren_o_reg[0]
    SLICE_X33Y76         FDRE                                         r  dpll_wrapper_inst/registers_read_inst/dither0_lockin_output_reg_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.475    13.365    dpll_wrapper_inst/registers_read_inst/adc_clk
    SLICE_X33Y76         FDRE                                         r  dpll_wrapper_inst/registers_read_inst/dither0_lockin_output_reg_reg[39]/C
                         clock pessimism              0.357    13.722    
                         clock uncertainty           -0.069    13.653    
    SLICE_X33Y76         FDRE (Setup_fdre_C_CE)      -0.413    13.240    dpll_wrapper_inst/registers_read_inst/dither0_lockin_output_reg_reg[39]
  -------------------------------------------------------------------
                         required time                         13.240    
                         arrival time                         -13.007    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 i_ps/axi_slave_gp0/rd_do_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/registers_read_inst/dither0_lockin_output_reg_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        7.110ns  (logic 1.332ns (18.733%)  route 5.778ns (81.267%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.365ns = ( 13.365 - 8.000 ) 
    Source Clock Delay      (SCD):    5.896ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.663     5.896    i_ps/axi_slave_gp0/adc_clk
    SLICE_X17Y53         FDRE                                         r  i_ps/axi_slave_gp0/rd_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.456     6.352 r  i_ps/axi_slave_gp0/rd_do_reg/Q
                         net (fo=78, routed)          1.351     7.703    i_ps/axi_slave_gp0/wr_do_reg_1
    SLICE_X11Y49         LUT3 (Prop_lut3_I1_O)        0.152     7.855 f  i_ps/axi_slave_gp0/FIFO_inst_i_18/O
                         net (fo=13, routed)          1.296     9.152    i_ps/axi_slave_gp0/read_address_reg[11]
    SLICE_X18Y63         LUT4 (Prop_lut4_I3_O)        0.326     9.478 r  i_ps/axi_slave_gp0/fifo_srst_i_5/O
                         net (fo=5, routed)           0.603    10.081    i_ps/axi_slave_gp0/fifo_srst_i_5_n_6
    SLICE_X19Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.205 r  i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_3/O
                         net (fo=10, routed)          0.543    10.748    i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_3_n_6
    SLICE_X21Y69         LUT5 (Prop_lut5_I2_O)        0.124    10.872 r  i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_2/O
                         net (fo=33, routed)          1.202    12.073    i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_2_n_6
    SLICE_X25Y76         LUT2 (Prop_lut2_I0_O)        0.150    12.223 r  i_ps/axi_slave_gp0/dither0_lockin_output_reg[63]_i_1/O
                         net (fo=16, routed)          0.783    13.007    dpll_wrapper_inst/registers_read_inst/sys_ren_o_reg[0]
    SLICE_X33Y76         FDRE                                         r  dpll_wrapper_inst/registers_read_inst/dither0_lockin_output_reg_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.475    13.365    dpll_wrapper_inst/registers_read_inst/adc_clk
    SLICE_X33Y76         FDRE                                         r  dpll_wrapper_inst/registers_read_inst/dither0_lockin_output_reg_reg[41]/C
                         clock pessimism              0.357    13.722    
                         clock uncertainty           -0.069    13.653    
    SLICE_X33Y76         FDRE (Setup_fdre_C_CE)      -0.413    13.240    dpll_wrapper_inst/registers_read_inst/dither0_lockin_output_reg_reg[41]
  -------------------------------------------------------------------
                         required time                         13.240    
                         arrival time                         -13.007    
  -------------------------------------------------------------------
                         slack                                  0.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/dual_type_frequency_counter_inst1/output_register_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/registers_read_inst/counter1_out_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.535%)  route 0.245ns (63.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.545     1.960    dpll_wrapper_inst/dual_type_frequency_counter_inst1/adc_clk
    SLICE_X23Y74         FDRE                                         r  dpll_wrapper_inst/dual_type_frequency_counter_inst1/output_register_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y74         FDRE (Prop_fdre_C_Q)         0.141     2.101 r  dpll_wrapper_inst/dual_type_frequency_counter_inst1/output_register_reg[16]/Q
                         net (fo=1, routed)           0.245     2.346    dpll_wrapper_inst/registers_read_inst/output_register_reg[63]_0[16]
    SLICE_X15Y74         FDRE                                         r  dpll_wrapper_inst/registers_read_inst/counter1_out_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.814     2.355    dpll_wrapper_inst/registers_read_inst/adc_clk
    SLICE_X15Y74         FDRE                                         r  dpll_wrapper_inst/registers_read_inst/counter1_out_reg_reg[16]/C
                         clock pessimism             -0.130     2.225    
    SLICE_X15Y74         FDRE (Hold_fdre_C_D)         0.070     2.295    dpll_wrapper_inst/registers_read_inst/counter1_out_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/phase_accumulator_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/output_register_rect_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.219%)  route 0.248ns (63.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.551     1.966    dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/adc_clk
    SLICE_X19Y78         FDRE                                         r  dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/phase_accumulator_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y78         FDRE (Prop_fdre_C_Q)         0.141     2.107 r  dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/phase_accumulator_reg[32]/Q
                         net (fo=5, routed)           0.248     2.356    dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/phase_accumulator_reg[32]
    SLICE_X22Y79         FDRE                                         r  dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/output_register_rect_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.816     2.357    dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/adc_clk
    SLICE_X22Y79         FDRE                                         r  dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/output_register_rect_reg[32]/C
                         clock pessimism             -0.130     2.227    
    SLICE_X22Y79         FDRE (Hold_fdre_C_D)         0.076     2.303    dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/output_register_rect_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/data_output_register_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.242%)  route 0.254ns (57.758%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.556     1.971    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X23Y13         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13         FDRE (Prop_fdre_C_Q)         0.141     2.112 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[13]/Q
                         net (fo=1, routed)           0.254     2.366    dpll_wrapper_inst/parallel_bus_register_ddc_filter_select/data_out_times_1_reg[15]_0[13]
    SLICE_X16Y16         LUT5 (Prop_lut5_I0_O)        0.045     2.411 r  dpll_wrapper_inst/parallel_bus_register_ddc_filter_select/ddc_frontend_lowpass_filter_inst_I/data_output_register[13]_i_1__0/O
                         net (fo=1, routed)           0.000     2.411    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/data_out_times_1_reg[15][13]
    SLICE_X16Y16         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/data_output_register_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.824     2.365    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/adc_clk
    SLICE_X16Y16         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/data_output_register_reg[13]/C
                         clock pessimism             -0.130     2.235    
    SLICE_X16Y16         FDRE (Hold_fdre_C_D)         0.121     2.356    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/data_output_register_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC0_inst/CORDIC_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/CORDIC_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.252ns (59.357%)  route 0.173ns (40.643%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.550     1.965    dpll_wrapper_inst/DDC0_inst/CORDIC_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X22Y22         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/CORDIC_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y22         FDRE (Prop_fdre_C_Q)         0.141     2.106 r  dpll_wrapper_inst/DDC0_inst/CORDIC_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=3, routed)           0.173     2.279    dpll_wrapper_inst/DDC0_inst/CORDIC_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[10]
    SLICE_X21Y21         LUT3 (Prop_lut3_I0_O)        0.045     2.324 r  dpll_wrapper_inst/DDC0_inst/CORDIC_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux_i_1/O
                         net (fo=1, routed)           0.000     2.324    dpll_wrapper_inst/DDC0_inst/CORDIC_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux_i_1_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.390 r  dpll_wrapper_inst/DDC0_inst/CORDIC_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.390    dpll_wrapper_inst/DDC0_inst/CORDIC_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[10]
    SLICE_X21Y21         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/CORDIC_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.818     2.359    dpll_wrapper_inst/DDC0_inst/CORDIC_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X21Y21         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/CORDIC_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                         clock pessimism             -0.130     2.229    
    SLICE_X21Y21         FDRE (Hold_fdre_C_D)         0.105     2.334    dpll_wrapper_inst/DDC0_inst/CORDIC_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/output_register_tri_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/dual_type_frequency_counter_inst1/output_register_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.060%)  route 0.200ns (48.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.546     1.961    dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/adc_clk
    SLICE_X20Y73         FDRE                                         r  dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/output_register_tri_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y73         FDRE (Prop_fdre_C_Q)         0.164     2.125 r  dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/output_register_tri_reg[16]/Q
                         net (fo=1, routed)           0.200     2.326    dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/output_register_tri_reg_n_6_[16]
    SLICE_X23Y74         LUT5 (Prop_lut5_I0_O)        0.045     2.371 r  dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/output_register[16]_i_1/O
                         net (fo=1, routed)           0.000     2.371    dpll_wrapper_inst/dual_type_frequency_counter_inst1/p_1_in[16]
    SLICE_X23Y74         FDRE                                         r  dpll_wrapper_inst/dual_type_frequency_counter_inst1/output_register_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.811     2.352    dpll_wrapper_inst/dual_type_frequency_counter_inst1/adc_clk
    SLICE_X23Y74         FDRE                                         r  dpll_wrapper_inst/dual_type_frequency_counter_inst1/output_register_reg[16]/C
                         clock pessimism             -0.130     2.222    
    SLICE_X23Y74         FDRE (Hold_fdre_C_D)         0.091     2.313    dpll_wrapper_inst/dual_type_frequency_counter_inst1/output_register_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_2_pts_filter_inst1/sum_register_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_2_pts_filter_inst2/in1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.288%)  route 0.248ns (63.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.559     1.974    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_2_pts_filter_inst1/adc_clk
    SLICE_X19Y34         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_2_pts_filter_inst1/sum_register_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.141     2.115 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_2_pts_filter_inst1/sum_register_reg[7]/Q
                         net (fo=3, routed)           0.248     2.363    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_2_pts_filter_inst2/D[7]
    SLICE_X22Y34         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_2_pts_filter_inst2/in1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.822     2.363    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_2_pts_filter_inst2/adc_clk
    SLICE_X22Y34         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_2_pts_filter_inst2/in1_reg[7]/C
                         clock pessimism             -0.130     2.233    
    SLICE_X22Y34         FDRE (Hold_fdre_C_D)         0.072     2.305    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_2_pts_filter_inst2/in1_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 i_ps/axi_master[0]/axi_awwr_pt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/axi_master[0]/axi_awfifo_reg_0_15_24_29/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.567     1.982    i_ps/axi_master[0]/adc_clk
    SLICE_X7Y2           FDRE                                         r  i_ps/axi_master[0]/axi_awwr_pt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     2.123 r  i_ps/axi_master[0]/axi_awwr_pt_reg[0]/Q
                         net (fo=60, routed)          0.241     2.364    i_ps/axi_master[0]/axi_awfifo_reg_0_15_24_29/ADDRD0
    SLICE_X6Y2           RAMD32                                       r  i_ps/axi_master[0]/axi_awfifo_reg_0_15_24_29/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.835     2.376    i_ps/axi_master[0]/axi_awfifo_reg_0_15_24_29/WCLK
    SLICE_X6Y2           RAMD32                                       r  i_ps/axi_master[0]/axi_awfifo_reg_0_15_24_29/RAMA/CLK
                         clock pessimism             -0.381     1.995    
    SLICE_X6Y2           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.305    i_ps/axi_master[0]/axi_awfifo_reg_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 i_ps/axi_master[0]/axi_awwr_pt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/axi_master[0]/axi_awfifo_reg_0_15_24_29/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.567     1.982    i_ps/axi_master[0]/adc_clk
    SLICE_X7Y2           FDRE                                         r  i_ps/axi_master[0]/axi_awwr_pt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     2.123 r  i_ps/axi_master[0]/axi_awwr_pt_reg[0]/Q
                         net (fo=60, routed)          0.241     2.364    i_ps/axi_master[0]/axi_awfifo_reg_0_15_24_29/ADDRD0
    SLICE_X6Y2           RAMD32                                       r  i_ps/axi_master[0]/axi_awfifo_reg_0_15_24_29/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.835     2.376    i_ps/axi_master[0]/axi_awfifo_reg_0_15_24_29/WCLK
    SLICE_X6Y2           RAMD32                                       r  i_ps/axi_master[0]/axi_awfifo_reg_0_15_24_29/RAMA_D1/CLK
                         clock pessimism             -0.381     1.995    
    SLICE_X6Y2           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.305    i_ps/axi_master[0]/axi_awfifo_reg_0_15_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 i_ps/axi_master[0]/axi_awwr_pt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/axi_master[0]/axi_awfifo_reg_0_15_24_29/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.567     1.982    i_ps/axi_master[0]/adc_clk
    SLICE_X7Y2           FDRE                                         r  i_ps/axi_master[0]/axi_awwr_pt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     2.123 r  i_ps/axi_master[0]/axi_awwr_pt_reg[0]/Q
                         net (fo=60, routed)          0.241     2.364    i_ps/axi_master[0]/axi_awfifo_reg_0_15_24_29/ADDRD0
    SLICE_X6Y2           RAMD32                                       r  i_ps/axi_master[0]/axi_awfifo_reg_0_15_24_29/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.835     2.376    i_ps/axi_master[0]/axi_awfifo_reg_0_15_24_29/WCLK
    SLICE_X6Y2           RAMD32                                       r  i_ps/axi_master[0]/axi_awfifo_reg_0_15_24_29/RAMB/CLK
                         clock pessimism             -0.381     1.995    
    SLICE_X6Y2           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.305    i_ps/axi_master[0]/axi_awfifo_reg_0_15_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 i_ps/axi_master[0]/axi_awwr_pt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/axi_master[0]/axi_awfifo_reg_0_15_24_29/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.567     1.982    i_ps/axi_master[0]/adc_clk
    SLICE_X7Y2           FDRE                                         r  i_ps/axi_master[0]/axi_awwr_pt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     2.123 r  i_ps/axi_master[0]/axi_awwr_pt_reg[0]/Q
                         net (fo=60, routed)          0.241     2.364    i_ps/axi_master[0]/axi_awfifo_reg_0_15_24_29/ADDRD0
    SLICE_X6Y2           RAMD32                                       r  i_ps/axi_master[0]/axi_awfifo_reg_0_15_24_29/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.835     2.376    i_ps/axi_master[0]/axi_awfifo_reg_0_15_24_29/WCLK
    SLICE_X6Y2           RAMD32                                       r  i_ps/axi_master[0]/axi_awfifo_reg_0_15_24_29/RAMB_D1/CLK
                         clock pessimism             -0.381     1.995    
    SLICE_X6Y2           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.305    i_ps/axi_master[0]/axi_awfifo_reg_0_15_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X0Y27     dpll_wrapper_inst/PLL1_loop_filters/IIR_LPF_inst/data_out_wide_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y0      dpll_wrapper_inst/PLL0_loop_filters/IIR_LPF_inst/data_out_wide_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y35     dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/output_mult_inst/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y8     addr_packed_inst/FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y8     addr_packed_inst/FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y1     i_scope/i_wr0/fifo_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y1     i_scope/i_wr0/fifo_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y3     i_scope/i_wr1/fifo_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y3     i_scope/i_wr1/fifo_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y1     dpll_wrapper_inst/DDC1_inst/LO_DDS_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X6Y1      i_ps/axi_master[0]/axi_awfifo_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X6Y1      i_ps/axi_master[0]/axi_awfifo_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X6Y1      i_ps/axi_master[0]/axi_awfifo_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X6Y1      i_ps/axi_master[0]/axi_awfifo_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X6Y1      i_ps/axi_master[0]/axi_awfifo_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X6Y1      i_ps/axi_master[0]/axi_awfifo_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X6Y1      i_ps/axi_master[0]/axi_awfifo_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X6Y1      i_ps/axi_master[0]/axi_awfifo_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X6Y1      i_ps/axi_master[0]/axi_awfifo_reg_0_15_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X6Y1      i_ps/axi_master[0]/axi_awfifo_reg_0_15_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y43    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_filter_16_pts_inst/delay_inst/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y43    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_filter_16_pts_inst/delay_inst/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y43    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_filter_16_pts_inst/delay_inst/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y43    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_filter_16_pts_inst/delay_inst/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y43    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_filter_16_pts_inst/delay_inst/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y43    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_filter_16_pts_inst/delay_inst/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y43    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_filter_16_pts_inst/delay_inst/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y43    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_filter_16_pts_inst/delay_inst/RAM_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y45    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_filter_16_pts_inst/delay_inst/RAM_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y45    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_filter_16_pts_inst/delay_inst/RAM_reg_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_adc_2x
  To Clock:  pll_clk_adc_2x

Setup :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.478ns (15.035%)  route 2.701ns (84.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns = ( 9.471 - 4.000 ) 
    Source Clock Delay      (SCD):    5.890ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.089     2.378 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754     4.132    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.657     5.890    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/CLK
    SLICE_X10Y70         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDRE (Prop_fdre_C_Q)         0.478     6.368 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/Q
                         net (fo=120, routed)         2.701     9.069    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/DATA_OUT[15]
    DSP48_X0Y34          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.084     6.205 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     7.799    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.581     9.471    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/aclk
    DSP48_X0Y34          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism              0.457     9.929    
                         clock uncertainty           -0.063     9.866    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.536     9.330    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                          9.330    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.478ns (15.035%)  route 2.701ns (84.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns = ( 9.471 - 4.000 ) 
    Source Clock Delay      (SCD):    5.890ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.089     2.378 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754     4.132    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.657     5.890    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/CLK
    SLICE_X10Y70         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDRE (Prop_fdre_C_Q)         0.478     6.368 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/Q
                         net (fo=120, routed)         2.701     9.069    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/DATA_OUT[15]
    DSP48_X0Y34          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.084     6.205 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     7.799    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.581     9.471    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/aclk
    DSP48_X0Y34          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism              0.457     9.929    
                         clock uncertainty           -0.063     9.866    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -0.536     9.330    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                          9.330    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.478ns (15.035%)  route 2.701ns (84.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns = ( 9.473 - 4.000 ) 
    Source Clock Delay      (SCD):    5.890ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.089     2.378 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754     4.132    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.657     5.890    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/CLK
    SLICE_X10Y70         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDRE (Prop_fdre_C_Q)         0.478     6.368 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/Q
                         net (fo=120, routed)         2.701     9.069    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/DATA_OUT[15]
    DSP48_X0Y35          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.084     6.205 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     7.799    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.583     9.473    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/aclk
    DSP48_X0Y35          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism              0.457     9.931    
                         clock uncertainty           -0.063     9.868    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.536     9.332    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                          9.332    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.478ns (15.291%)  route 2.648ns (84.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns = ( 9.471 - 4.000 ) 
    Source Clock Delay      (SCD):    5.890ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.089     2.378 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754     4.132    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.657     5.890    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/CLK
    SLICE_X10Y70         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDRE (Prop_fdre_C_Q)         0.478     6.368 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/Q
                         net (fo=120, routed)         2.648     9.016    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/DATA_OUT[15]
    DSP48_X0Y34          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.084     6.205 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     7.799    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.581     9.471    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/aclk
    DSP48_X0Y34          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism              0.457     9.929    
                         clock uncertainty           -0.063     9.866    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.536     9.330    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                          9.330    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.478ns (15.291%)  route 2.648ns (84.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns = ( 9.471 - 4.000 ) 
    Source Clock Delay      (SCD):    5.890ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.089     2.378 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754     4.132    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.657     5.890    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/CLK
    SLICE_X10Y70         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDRE (Prop_fdre_C_Q)         0.478     6.368 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/Q
                         net (fo=120, routed)         2.648     9.016    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/DATA_OUT[15]
    DSP48_X0Y34          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.084     6.205 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     7.799    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.581     9.471    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/aclk
    DSP48_X0Y34          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism              0.457     9.929    
                         clock uncertainty           -0.063     9.866    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.536     9.330    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                          9.330    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.478ns (15.291%)  route 2.648ns (84.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns = ( 9.471 - 4.000 ) 
    Source Clock Delay      (SCD):    5.890ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.089     2.378 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754     4.132    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.657     5.890    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/CLK
    SLICE_X10Y70         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDRE (Prop_fdre_C_Q)         0.478     6.368 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/Q
                         net (fo=120, routed)         2.648     9.016    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/DATA_OUT[15]
    DSP48_X0Y34          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.084     6.205 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     7.799    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.581     9.471    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/aclk
    DSP48_X0Y34          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism              0.457     9.929    
                         clock uncertainty           -0.063     9.866    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.536     9.330    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                          9.330    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        3.128ns  (logic 0.478ns (15.284%)  route 2.650ns (84.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns = ( 9.473 - 4.000 ) 
    Source Clock Delay      (SCD):    5.890ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.089     2.378 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754     4.132    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.657     5.890    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/CLK
    SLICE_X10Y70         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDRE (Prop_fdre_C_Q)         0.478     6.368 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/Q
                         net (fo=120, routed)         2.650     9.018    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/DATA_OUT[15]
    DSP48_X0Y35          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.084     6.205 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     7.799    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.583     9.473    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/aclk
    DSP48_X0Y35          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism              0.457     9.931    
                         clock uncertainty           -0.063     9.868    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.536     9.332    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                          9.332    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        3.128ns  (logic 0.478ns (15.284%)  route 2.650ns (84.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns = ( 9.473 - 4.000 ) 
    Source Clock Delay      (SCD):    5.890ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.089     2.378 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754     4.132    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.657     5.890    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/CLK
    SLICE_X10Y70         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDRE (Prop_fdre_C_Q)         0.478     6.368 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/Q
                         net (fo=120, routed)         2.650     9.018    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/DATA_OUT[15]
    DSP48_X0Y35          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.084     6.205 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     7.799    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.583     9.473    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/aclk
    DSP48_X0Y35          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism              0.457     9.931    
                         clock uncertainty           -0.063     9.868    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.536     9.332    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                          9.332    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        3.128ns  (logic 0.478ns (15.284%)  route 2.650ns (84.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns = ( 9.473 - 4.000 ) 
    Source Clock Delay      (SCD):    5.890ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.089     2.378 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754     4.132    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.657     5.890    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/CLK
    SLICE_X10Y70         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDRE (Prop_fdre_C_Q)         0.478     6.368 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/Q
                         net (fo=120, routed)         2.650     9.018    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/DATA_OUT[15]
    DSP48_X0Y35          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.084     6.205 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     7.799    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.583     9.473    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/aclk
    DSP48_X0Y35          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism              0.457     9.931    
                         clock uncertainty           -0.063     9.868    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -0.536     9.332    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                          9.332    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[0].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        3.128ns  (logic 0.478ns (15.282%)  route 2.650ns (84.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.475ns = ( 9.475 - 4.000 ) 
    Source Clock Delay      (SCD):    5.890ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.089     2.378 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754     4.132    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.657     5.890    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/CLK
    SLICE_X10Y70         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDRE (Prop_fdre_C_Q)         0.478     6.368 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/Q
                         net (fo=120, routed)         2.650     9.018    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[0].i_madd/i_addsub_mult_accum/DATA_OUT[15]
    DSP48_X0Y36          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[0].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.084     6.205 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     7.799    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.585     9.475    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[0].i_madd/i_addsub_mult_accum/aclk
    DSP48_X0Y36          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[0].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism              0.457     9.933    
                         clock uncertainty           -0.063     9.870    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.536     9.334    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[0].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                          9.334    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  0.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.924%)  route 0.201ns (55.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.051     0.893 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497     1.390    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.560     1.975    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/aclk
    SLICE_X20Y43         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDRE (Prop_fdre_C_Q)         0.164     2.139 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[1]/Q
                         net (fo=1, routed)           0.201     2.340    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/m_axis_data_tdata[1]
    SLICE_X23Y43         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.054     0.968 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544     1.512    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.828     2.369    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X23Y43         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[1]/C
                         clock pessimism             -0.130     2.239    
    SLICE_X23Y43         FDRE (Hold_fdre_C_D)         0.047     2.286    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_data_in/gen_reg.d_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.mem_reg[15][15]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.465%)  route 0.117ns (41.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.051     0.893 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497     1.390    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.555     1.970    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_data_in/aclk
    SLICE_X34Y19         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_data_in/gen_reg.d_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.164     2.134 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_data_in/gen_reg.d_reg_reg[15]/Q
                         net (fo=1, routed)           0.117     2.251    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/DATA_IN[15]
    SLICE_X32Y19         SRL16E                                       r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.mem_reg[15][15]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.054     0.968 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544     1.512    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.821     2.362    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/CLK
    SLICE_X32Y19         SRL16E                                       r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.mem_reg[15][15]_srl16/CLK
                         clock pessimism             -0.359     2.003    
    SLICE_X32Y19         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.186    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.mem_reg[15][15]_srl16
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_data_in/gen_reg.d_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.473%)  route 0.256ns (64.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.051     0.893 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497     1.390    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.557     1.972    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X23Y58         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y58         FDRE (Prop_fdre_C_Q)         0.141     2.113 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg_reg[12]/Q
                         net (fo=1, routed)           0.256     2.370    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_data_in/s_axis_data_tdata[12]
    SLICE_X21Y65         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_data_in/gen_reg.d_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.054     0.968 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544     1.512    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.823     2.364    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_data_in/aclk
    SLICE_X21Y65         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_data_in/gen_reg.d_reg_reg[12]/C
                         clock pessimism             -0.130     2.234    
    SLICE_X21Y65         FDRE (Hold_fdre_C_D)         0.070     2.304    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_data_in/gen_reg.d_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.900%)  route 0.263ns (65.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.051     0.893 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497     1.390    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.559     1.974    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X22Y50         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.141     2.115 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[2]/Q
                         net (fo=1, routed)           0.263     2.378    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N[2]
    SLICE_X19Y53         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.054     0.968 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544     1.512    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.830     2.371    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X19Y53         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg_reg[2]/C
                         clock pessimism             -0.130     2.241    
    SLICE_X19Y53         FDRE (Hold_fdre_C_D)         0.070     2.311    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.167%)  route 0.244ns (59.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.051     0.893 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497     1.390    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.560     1.975    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/aclk
    SLICE_X20Y44         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.164     2.139 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[8]/Q
                         net (fo=1, routed)           0.244     2.383    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/m_axis_data_tdata[8]
    SLICE_X23Y43         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.054     0.968 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544     1.512    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.828     2.369    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X23Y43         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[8]/C
                         clock pessimism             -0.130     2.239    
    SLICE_X23Y43         FDRE (Hold_fdre_C_D)         0.075     2.314    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.810%)  route 0.219ns (57.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.051     0.893 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497     1.390    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.560     1.975    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X16Y12         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y12         FDRE (Prop_fdre_C_Q)         0.164     2.139 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[1]/Q
                         net (fo=1, routed)           0.219     2.358    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N[1]
    SLICE_X22Y13         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.054     0.968 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544     1.512    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.823     2.364    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X22Y13         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[1]/C
                         clock pessimism             -0.130     2.234    
    SLICE_X22Y13         FDRE (Hold_fdre_C_D)         0.047     2.281    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.821%)  route 0.219ns (57.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.051     0.893 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497     1.390    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.560     1.975    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X16Y12         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y12         FDRE (Prop_fdre_C_Q)         0.164     2.139 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[13]/Q
                         net (fo=1, routed)           0.219     2.358    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N[13]
    SLICE_X22Y13         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.054     0.968 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544     1.512    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.823     2.364    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X22Y13         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[13]/C
                         clock pessimism             -0.130     2.234    
    SLICE_X22Y13         FDRE (Hold_fdre_C_D)         0.046     2.280    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.148ns (40.957%)  route 0.213ns (59.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.051     0.893 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497     1.390    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.560     1.975    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/aclk
    SLICE_X20Y43         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDRE (Prop_fdre_C_Q)         0.148     2.123 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[7]/Q
                         net (fo=1, routed)           0.213     2.337    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/m_axis_data_tdata[7]
    SLICE_X23Y43         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.054     0.968 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544     1.512    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.828     2.369    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X23Y43         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[7]/C
                         clock pessimism             -0.130     2.239    
    SLICE_X23Y43         FDRE (Hold_fdre_C_D)         0.019     2.258    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/base_max_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.761%)  route 0.303ns (68.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.051     0.893 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497     1.390    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.558     1.973    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/aclk
    SLICE_X15Y33         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/base_max_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     2.114 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/base_max_reg/Q
                         net (fo=3, routed)           0.303     2.417    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_latch_op/base_max_cntrl
    SLICE_X24Y36         SRL16E                                       r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.054     0.968 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544     1.512    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.823     2.364    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_latch_op/aclk
    SLICE_X24Y36         SRL16E                                       r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0]_srl4/CLK
                         clock pessimism             -0.130     2.234    
    SLICE_X24Y36         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.336    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                         -2.336    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.845%)  route 0.288ns (67.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.051     0.893 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497     1.390    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.557     1.972    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X25Y58         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y58         FDRE (Prop_fdre_C_Q)         0.141     2.113 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[4]/Q
                         net (fo=1, routed)           0.288     2.402    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N[4]
    SLICE_X20Y63         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.054     0.968 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544     1.512    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.824     2.365    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X20Y63         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg_reg[4]/C
                         clock pessimism             -0.130     2.235    
    SLICE_X20Y63         FDRE (Hold_fdre_C_D)         0.076     2.311    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_adc_2x
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT4 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            2.545         4.000       1.455      DSP48_X0Y19     dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[0].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.545         4.000       1.455      DSP48_X0Y36     dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[0].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.545         4.000       1.455      DSP48_X1Y9      dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[0].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.545         4.000       1.455      DSP48_X0Y7      dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[0].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y5   bufg_ser_clk/I
Min Period        n/a     DSP48E1/CLK        n/a            2.154         4.000       1.846      DSP48_X0Y3      dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[4].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         4.000       1.846      DSP48_X1Y8      dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         4.000       1.846      DSP48_X1Y3      dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[6].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         4.000       1.846      DSP48_X0Y14     dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[5].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         4.000       1.846      DSP48_X0Y34     dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT4
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X10Y10    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][4]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X10Y10    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][5]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X10Y11    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X10Y11    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X32Y19    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.mem_reg[15][10]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X32Y19    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.mem_reg[15][11]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X32Y19    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.mem_reg[15][12]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X32Y19    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.mem_reg[15][13]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X32Y19    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.mem_reg[15][14]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X32Y19    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.mem_reg[15][15]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X10Y68    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][17]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X10Y68    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][18]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X32Y9     dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][4]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X32Y9     dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][5]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X32Y10    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X32Y10    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X30Y10    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X10Y4     dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X10Y4     dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][15]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X10Y10    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][4]_srl1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_1x
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        0.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[9]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.456ns (18.133%)  route 2.059ns (81.867%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 9.430 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755     5.988    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     6.444 r  dac_rst_reg/Q
                         net (fo=17, routed)          2.059     8.503    dac_rst
    OLOGIC_X0Y63         ODDR                                         r  oddr_dac_dat[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.540     9.430    dac_clk_1x
    OLOGIC_X0Y63         ODDR                                         f  oddr_dac_dat[9]/C
                         clock pessimism              0.343     9.773    
                         clock uncertainty           -0.069     9.704    
    OLOGIC_X0Y63         ODDR (Setup_oddr_C_R)       -0.798     8.906    oddr_dac_dat[9]
  -------------------------------------------------------------------
                         required time                          8.906    
                         arrival time                          -8.503    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[3]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.456ns (18.217%)  route 2.047ns (81.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 9.428 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755     5.988    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     6.444 r  dac_rst_reg/Q
                         net (fo=17, routed)          2.047     8.491    dac_rst
    OLOGIC_X0Y81         ODDR                                         r  oddr_dac_dat[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.538     9.428    dac_clk_1x
    OLOGIC_X0Y81         ODDR                                         f  oddr_dac_dat[3]/C
                         clock pessimism              0.343     9.771    
                         clock uncertainty           -0.069     9.702    
    OLOGIC_X0Y81         ODDR (Setup_oddr_C_R)       -0.798     8.904    oddr_dac_dat[3]
  -------------------------------------------------------------------
                         required time                          8.904    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[11]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.456ns (18.269%)  route 2.040ns (81.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 9.425 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755     5.988    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     6.444 r  dac_rst_reg/Q
                         net (fo=17, routed)          2.040     8.484    dac_rst
    OLOGIC_X0Y69         ODDR                                         r  oddr_dac_dat[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.535     9.425    dac_clk_1x
    OLOGIC_X0Y69         ODDR                                         f  oddr_dac_dat[11]/C
                         clock pessimism              0.343     9.768    
                         clock uncertainty           -0.069     9.699    
    OLOGIC_X0Y69         ODDR (Setup_oddr_C_R)       -0.798     8.901    oddr_dac_dat[11]
  -------------------------------------------------------------------
                         required time                          8.901    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[6]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.456ns (18.262%)  route 2.041ns (81.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 9.429 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755     5.988    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     6.444 r  dac_rst_reg/Q
                         net (fo=17, routed)          2.041     8.485    dac_rst
    OLOGIC_X0Y66         ODDR                                         r  oddr_dac_dat[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.539     9.429    dac_clk_1x
    OLOGIC_X0Y66         ODDR                                         f  oddr_dac_dat[6]/C
                         clock pessimism              0.343     9.772    
                         clock uncertainty           -0.069     9.703    
    OLOGIC_X0Y66         ODDR (Setup_oddr_C_R)       -0.798     8.905    oddr_dac_dat[6]
  -------------------------------------------------------------------
                         required time                          8.905    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[10]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 0.456ns (18.320%)  route 2.033ns (81.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 9.425 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755     5.988    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     6.444 r  dac_rst_reg/Q
                         net (fo=17, routed)          2.033     8.477    dac_rst
    OLOGIC_X0Y70         ODDR                                         r  oddr_dac_dat[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.535     9.425    dac_clk_1x
    OLOGIC_X0Y70         ODDR                                         f  oddr_dac_dat[10]/C
                         clock pessimism              0.343     9.768    
                         clock uncertainty           -0.069     9.699    
    OLOGIC_X0Y70         ODDR (Setup_oddr_C_R)       -0.798     8.901    oddr_dac_dat[10]
  -------------------------------------------------------------------
                         required time                          8.901    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[2]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.456ns (18.405%)  route 2.022ns (81.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 9.428 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755     5.988    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     6.444 r  dac_rst_reg/Q
                         net (fo=17, routed)          2.022     8.466    dac_rst
    OLOGIC_X0Y82         ODDR                                         r  oddr_dac_dat[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.538     9.428    dac_clk_1x
    OLOGIC_X0Y82         ODDR                                         f  oddr_dac_dat[2]/C
                         clock pessimism              0.343     9.771    
                         clock uncertainty           -0.069     9.702    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_R)       -0.798     8.904    oddr_dac_dat[2]
  -------------------------------------------------------------------
                         required time                          8.904    
                         arrival time                          -8.466    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[13]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 0.456ns (18.392%)  route 2.023ns (81.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.434ns = ( 9.434 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755     5.988    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     6.444 r  dac_rst_reg/Q
                         net (fo=17, routed)          2.023     8.467    dac_rst
    OLOGIC_X0Y92         ODDR                                         r  oddr_dac_dat[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.544     9.434    dac_clk_1x
    OLOGIC_X0Y92         ODDR                                         f  oddr_dac_dat[13]/C
                         clock pessimism              0.343     9.777    
                         clock uncertainty           -0.069     9.708    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_R)       -0.798     8.910    oddr_dac_dat[13]
  -------------------------------------------------------------------
                         required time                          8.910    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[0]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.456ns (18.443%)  route 2.016ns (81.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 9.430 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755     5.988    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     6.444 r  dac_rst_reg/Q
                         net (fo=17, routed)          2.016     8.461    dac_rst
    OLOGIC_X0Y86         ODDR                                         r  oddr_dac_dat[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.540     9.430    dac_clk_1x
    OLOGIC_X0Y86         ODDR                                         f  oddr_dac_dat[0]/C
                         clock pessimism              0.343     9.773    
                         clock uncertainty           -0.069     9.704    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_R)       -0.798     8.906    oddr_dac_dat[0]
  -------------------------------------------------------------------
                         required time                          8.906    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[7]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.452ns  (logic 0.456ns (18.597%)  route 1.996ns (81.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 9.429 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755     5.988    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     6.444 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.996     8.440    dac_rst
    OLOGIC_X0Y65         ODDR                                         r  oddr_dac_dat[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.539     9.429    dac_clk_1x
    OLOGIC_X0Y65         ODDR                                         f  oddr_dac_dat[7]/C
                         clock pessimism              0.343     9.772    
                         clock uncertainty           -0.069     9.703    
    OLOGIC_X0Y65         ODDR (Setup_oddr_C_R)       -0.798     8.905    oddr_dac_dat[7]
  -------------------------------------------------------------------
                         required time                          8.905    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[8]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.456ns (18.613%)  route 1.994ns (81.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 9.430 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755     5.988    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     6.444 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.994     8.438    dac_rst
    OLOGIC_X0Y64         ODDR                                         r  oddr_dac_dat[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.540     9.430    dac_clk_1x
    OLOGIC_X0Y64         ODDR                                         f  oddr_dac_dat[8]/C
                         clock pessimism              0.343     9.773    
                         clock uncertainty           -0.069     9.704    
    OLOGIC_X0Y64         ODDR (Setup_oddr_C_R)       -0.798     8.906    oddr_dac_dat[8]
  -------------------------------------------------------------------
                         required time                          8.906    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  0.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[12]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.141ns (15.017%)  route 0.798ns (84.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.798     2.947    dac_rst
    OLOGIC_X0Y91         ODDR                                         r  oddr_dac_dat[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.853     2.394    dac_clk_1x
    OLOGIC_X0Y91         ODDR                                         r  oddr_dac_dat[12]/C
                         clock pessimism             -0.125     2.269    
    OLOGIC_X0Y91         ODDR (Hold_oddr_C_R)         0.476     2.745    oddr_dac_dat[12]
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[1]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.141ns (14.763%)  route 0.814ns (85.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.814     2.963    dac_rst
    OLOGIC_X0Y85         ODDR                                         r  oddr_dac_dat[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851     2.392    dac_clk_1x
    OLOGIC_X0Y85         ODDR                                         r  oddr_dac_dat[1]/C
                         clock pessimism             -0.125     2.267    
    OLOGIC_X0Y85         ODDR (Hold_oddr_C_R)         0.476     2.743    oddr_dac_dat[1]
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           2.963    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_sel/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.141ns (14.457%)  route 0.834ns (85.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.834     2.983    dac_rst
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.853     2.394    dac_clk_1x
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/C
                         clock pessimism             -0.125     2.269    
    OLOGIC_X0Y57         ODDR (Hold_oddr_C_R)         0.476     2.745    oddr_dac_sel
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[13]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.141ns (14.209%)  route 0.851ns (85.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.851     3.001    dac_rst
    OLOGIC_X0Y92         ODDR                                         r  oddr_dac_dat[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.853     2.394    dac_clk_1x
    OLOGIC_X0Y92         ODDR                                         r  oddr_dac_dat[13]/C
                         clock pessimism             -0.125     2.269    
    OLOGIC_X0Y92         ODDR (Hold_oddr_C_R)         0.476     2.745    oddr_dac_dat[13]
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[3]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.141ns (14.197%)  route 0.852ns (85.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.852     3.001    dac_rst
    OLOGIC_X0Y81         ODDR                                         r  oddr_dac_dat[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.849     2.390    dac_clk_1x
    OLOGIC_X0Y81         ODDR                                         r  oddr_dac_dat[3]/C
                         clock pessimism             -0.125     2.265    
    OLOGIC_X0Y81         ODDR (Hold_oddr_C_R)         0.476     2.741    oddr_dac_dat[3]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[5]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.141ns (14.126%)  route 0.857ns (85.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.857     3.006    dac_rst
    OLOGIC_X0Y79         ODDR                                         r  oddr_dac_dat[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.847     2.388    dac_clk_1x
    OLOGIC_X0Y79         ODDR                                         r  oddr_dac_dat[5]/C
                         clock pessimism             -0.125     2.263    
    OLOGIC_X0Y79         ODDR (Hold_oddr_C_R)         0.476     2.739    oddr_dac_dat[5]
  -------------------------------------------------------------------
                         required time                         -2.739    
                         arrival time                           3.006    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[8]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.141ns (13.990%)  route 0.867ns (86.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.867     3.016    dac_rst
    OLOGIC_X0Y64         ODDR                                         r  oddr_dac_dat[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851     2.392    dac_clk_1x
    OLOGIC_X0Y64         ODDR                                         r  oddr_dac_dat[8]/C
                         clock pessimism             -0.125     2.267    
    OLOGIC_X0Y64         ODDR (Hold_oddr_C_R)         0.476     2.743    oddr_dac_dat[8]
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[0]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.141ns (13.981%)  route 0.867ns (86.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.867     3.017    dac_rst
    OLOGIC_X0Y86         ODDR                                         r  oddr_dac_dat[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851     2.392    dac_clk_1x
    OLOGIC_X0Y86         ODDR                                         r  oddr_dac_dat[0]/C
                         clock pessimism             -0.125     2.267    
    OLOGIC_X0Y86         ODDR (Hold_oddr_C_R)         0.476     2.743    oddr_dac_dat[0]
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           3.017    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[2]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.141ns (13.966%)  route 0.869ns (86.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.869     3.018    dac_rst
    OLOGIC_X0Y82         ODDR                                         r  oddr_dac_dat[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.849     2.390    dac_clk_1x
    OLOGIC_X0Y82         ODDR                                         r  oddr_dac_dat[2]/C
                         clock pessimism             -0.125     2.265    
    OLOGIC_X0Y82         ODDR (Hold_oddr_C_R)         0.476     2.741    oddr_dac_dat[2]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           3.018    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[7]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.141ns (13.932%)  route 0.871ns (86.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.871     3.020    dac_rst
    OLOGIC_X0Y65         ODDR                                         r  oddr_dac_dat[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851     2.392    dac_clk_1x
    OLOGIC_X0Y65         ODDR                                         r  oddr_dac_dat[7]/C
                         clock pessimism             -0.125     2.267    
    OLOGIC_X0Y65         ODDR (Hold_oddr_C_R)         0.476     2.743    oddr_dac_dat[7]
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           3.020    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_1x
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   bufg_dac_clk_1x/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    oddr_dac_dat[0]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    oddr_dac_dat[10]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    oddr_dac_dat[11]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91    oddr_dac_dat[12]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92    oddr_dac_dat[13]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    oddr_dac_dat[1]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82    oddr_dac_dat[2]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    oddr_dac_dat[3]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    oddr_dac_dat[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y91    dac_dat_a_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y91    dac_dat_a_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y91    dac_dat_b_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y91    dac_dat_b_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y81    dac_dat_a_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y81    dac_dat_a_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y81    dac_dat_a_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y81    dac_dat_a_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y81    dac_dat_b_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y81    dac_dat_b_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y47    dac_rst_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y84    dac_dat_a_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y84    dac_dat_a_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y81    dac_dat_a_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y80    dac_dat_a_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y80    dac_dat_a_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y91    dac_dat_a_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y91    dac_dat_a_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y84    dac_dat_a_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y84    dac_dat_a_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2p
  To Clock:  pll_dac_clk_2p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2p
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y3   bufg_dac_clk_2p/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    oddr_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2x
  To Clock:  pll_dac_clk_2x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2x
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   bufg_dac_clk_2x/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    oddr_dac_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 2.719ns (57.877%)  route 1.979ns (42.123%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 7.684 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.668     2.976    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y59          FDRE                                         r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.456     3.432 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/Q
                         net (fo=8, routed)           0.515     3.947    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/timeout
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.124     4.071 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wready_INST_0/O
                         net (fo=5, routed)           0.461     4.532    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X8Y60          LUT6 (Prop_lut6_I2_O)        0.124     4.656 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_2/O
                         net (fo=26, routed)          0.648     5.304    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y60          LUT4 (Prop_lut4_I3_O)        0.124     5.428 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_16/O
                         net (fo=1, routed)           0.000     5.428    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_16_n_6
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.826 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.826    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_11_n_6
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.160 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_6/O[1]
                         net (fo=1, routed)           0.355     6.515    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[5]
    SLICE_X6Y61          LUT3 (Prop_lut3_I0_O)        0.303     6.818 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4/O
                         net (fo=1, routed)           0.000     6.818    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4_n_6
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.351 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.351    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_6
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.674 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.674    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_12
    SLICE_X6Y62          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.492     7.684    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y62          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.230     7.914    
                         clock uncertainty           -0.083     7.831    
    SLICE_X6Y62          FDRE (Setup_fdre_C_D)        0.109     7.940    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                          7.940    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 2.711ns (57.805%)  route 1.979ns (42.195%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 7.684 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.668     2.976    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y59          FDRE                                         r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.456     3.432 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/Q
                         net (fo=8, routed)           0.515     3.947    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/timeout
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.124     4.071 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wready_INST_0/O
                         net (fo=5, routed)           0.461     4.532    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X8Y60          LUT6 (Prop_lut6_I2_O)        0.124     4.656 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_2/O
                         net (fo=26, routed)          0.648     5.304    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y60          LUT4 (Prop_lut4_I3_O)        0.124     5.428 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_16/O
                         net (fo=1, routed)           0.000     5.428    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_16_n_6
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.826 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.826    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_11_n_6
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.160 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_6/O[1]
                         net (fo=1, routed)           0.355     6.515    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[5]
    SLICE_X6Y61          LUT3 (Prop_lut3_I0_O)        0.303     6.818 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4/O
                         net (fo=1, routed)           0.000     6.818    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4_n_6
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.351 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.351    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_6
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.666 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.666    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_10
    SLICE_X6Y62          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.492     7.684    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y62          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.230     7.914    
                         clock uncertainty           -0.083     7.831    
    SLICE_X6Y62          FDRE (Setup_fdre_C_D)        0.109     7.940    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                          7.940    
                         arrival time                          -7.666    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 2.635ns (57.110%)  route 1.979ns (42.890%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 7.684 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.668     2.976    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y59          FDRE                                         r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.456     3.432 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/Q
                         net (fo=8, routed)           0.515     3.947    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/timeout
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.124     4.071 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wready_INST_0/O
                         net (fo=5, routed)           0.461     4.532    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X8Y60          LUT6 (Prop_lut6_I2_O)        0.124     4.656 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_2/O
                         net (fo=26, routed)          0.648     5.304    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y60          LUT4 (Prop_lut4_I3_O)        0.124     5.428 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_16/O
                         net (fo=1, routed)           0.000     5.428    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_16_n_6
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.826 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.826    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_11_n_6
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.160 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_6/O[1]
                         net (fo=1, routed)           0.355     6.515    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[5]
    SLICE_X6Y61          LUT3 (Prop_lut3_I0_O)        0.303     6.818 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4/O
                         net (fo=1, routed)           0.000     6.818    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4_n_6
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.351 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.351    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_6
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.590 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.590    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_11
    SLICE_X6Y62          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.492     7.684    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y62          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.230     7.914    
                         clock uncertainty           -0.083     7.831    
    SLICE_X6Y62          FDRE (Setup_fdre_C_D)        0.109     7.940    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                          7.940    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 2.615ns (56.923%)  route 1.979ns (43.077%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 7.684 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.668     2.976    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y59          FDRE                                         r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.456     3.432 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/Q
                         net (fo=8, routed)           0.515     3.947    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/timeout
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.124     4.071 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wready_INST_0/O
                         net (fo=5, routed)           0.461     4.532    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X8Y60          LUT6 (Prop_lut6_I2_O)        0.124     4.656 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_2/O
                         net (fo=26, routed)          0.648     5.304    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y60          LUT4 (Prop_lut4_I3_O)        0.124     5.428 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_16/O
                         net (fo=1, routed)           0.000     5.428    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_16_n_6
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.826 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.826    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_11_n_6
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.160 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_6/O[1]
                         net (fo=1, routed)           0.355     6.515    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[5]
    SLICE_X6Y61          LUT3 (Prop_lut3_I0_O)        0.303     6.818 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4/O
                         net (fo=1, routed)           0.000     6.818    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4_n_6
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.351 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.351    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_6
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.570 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.570    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_13
    SLICE_X6Y62          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.492     7.684    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y62          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.230     7.914    
                         clock uncertainty           -0.083     7.831    
    SLICE_X6Y62          FDRE (Setup_fdre_C_D)        0.109     7.940    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                          7.940    
                         arrival time                          -7.570    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[4]
                            (rising edge-triggered cell XADC clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 0.828ns (22.220%)  route 2.898ns (77.780%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 7.666 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.668     2.976    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X9Y60          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.456     3.432 f  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=19, routed)          0.491     3.923    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/sel_first
    SLICE_X8Y61          LUT2 (Prop_lut2_I1_O)        0.124     4.047 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=8, routed)           0.919     4.966    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[38]
    SLICE_X2Y65          LUT6 (Prop_lut6_I4_O)        0.124     5.090 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_awaddr[6]_INST_0/O
                         net (fo=1, routed)           0.296     5.386    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awaddr[4]
    SLICE_X3Y65          LUT3 (Prop_lut3_I2_O)        0.124     5.510 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/XADC_INST_i_6/O
                         net (fo=25, routed)          1.193     6.702    i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/sel_first_reg[2]
    XADC_X0Y0            XADC                                         r  i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.474     7.666    i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.230     7.896    
                         clock uncertainty           -0.083     7.813    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[4])
                                                     -0.699     7.114    i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                          7.114    
                         arrival time                          -6.702    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[0]
                            (rising edge-triggered cell XADC clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 0.704ns (19.191%)  route 2.964ns (80.809%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 7.666 - 5.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.714     3.022    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X3Y61          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.456     3.478 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/Q
                         net (fo=3, routed)           1.227     4.705    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]
    SLICE_X8Y60          LUT6 (Prop_lut6_I1_O)        0.124     4.829 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_awaddr[2]_INST_0/O
                         net (fo=1, routed)           0.776     5.604    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awaddr[0]
    SLICE_X6Y64          LUT3 (Prop_lut3_I2_O)        0.124     5.728 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/XADC_INST_i_10/O
                         net (fo=25, routed)          0.962     6.690    i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/sel_first_reg[0]
    XADC_X0Y0            XADC                                         r  i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.474     7.666    i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.230     7.896    
                         clock uncertainty           -0.083     7.813    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[0])
                                                     -0.699     7.114    i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                          7.114    
                         arrival time                          -6.690    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[6]
                            (rising edge-triggered cell XADC clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.766ns (20.674%)  route 2.939ns (79.326%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 7.666 - 5.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.665     2.973    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X6Y63          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.518     3.491 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/Q
                         net (fo=2, routed)           1.229     4.720    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[8]
    SLICE_X5Y62          LUT6 (Prop_lut6_I1_O)        0.124     4.844 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_awaddr[8]_INST_0/O
                         net (fo=2, routed)           0.689     5.533    i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_awaddr[2]
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     5.657 r  i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST_i_4/O
                         net (fo=1, routed)           1.021     6.678    i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/bus2ip_addr[8]
    XADC_X0Y0            XADC                                         r  i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.474     7.666    i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.230     7.896    
                         clock uncertainty           -0.083     7.813    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[6])
                                                     -0.699     7.114    i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                          7.114    
                         arrival time                          -6.678    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 1.014ns (22.813%)  route 3.431ns (77.187%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.715     3.023    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X4Y59          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.518     3.541 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[35]/Q
                         net (fo=31, routed)          1.127     4.668    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/Q[35]
    SLICE_X7Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.792 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_offset_r[3]_i_2/O
                         net (fo=1, routed)           0.466     5.257    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_offset_r[3]_i_2_n_6
    SLICE_X7Y57          LUT6 (Prop_lut6_I1_O)        0.124     5.381 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_offset_r[3]_i_1/O
                         net (fo=5, routed)           0.846     6.227    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[47][1]
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.124     6.351 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[2]_i_1/O
                         net (fo=3, routed)           0.993     7.344    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/D[2]
    SLICE_X10Y58         LUT3 (Prop_lut3_I0_O)        0.124     7.468 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[2]_i_1/O
                         net (fo=1, routed)           0.000     7.468    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]_2[2]
    SLICE_X10Y58         FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.496     7.688    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X10Y58         FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/C
                         clock pessimism              0.230     7.918    
                         clock uncertainty           -0.083     7.835    
    SLICE_X10Y58         FDRE (Setup_fdre_C_D)        0.077     7.912    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -7.468    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 1.040ns (23.262%)  route 3.431ns (76.738%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.715     3.023    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X4Y59          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.518     3.541 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[35]/Q
                         net (fo=31, routed)          1.127     4.668    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/Q[35]
    SLICE_X7Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.792 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_offset_r[3]_i_2/O
                         net (fo=1, routed)           0.466     5.257    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_offset_r[3]_i_2_n_6
    SLICE_X7Y57          LUT6 (Prop_lut6_I1_O)        0.124     5.381 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_offset_r[3]_i_1/O
                         net (fo=5, routed)           0.846     6.227    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[47][1]
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.124     6.351 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[2]_i_1/O
                         net (fo=3, routed)           0.993     7.344    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/D[2]
    SLICE_X10Y58         LUT4 (Prop_lut4_I3_O)        0.150     7.494 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_1/O
                         net (fo=1, routed)           0.000     7.494    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]_2[3]
    SLICE_X10Y58         FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.496     7.688    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X10Y58         FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/C
                         clock pessimism              0.230     7.918    
                         clock uncertainty           -0.083     7.835    
    SLICE_X10Y58         FDRE (Setup_fdre_C_D)        0.118     7.953    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[2]
                            (rising edge-triggered cell XADC clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.766ns (20.836%)  route 2.910ns (79.164%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 7.666 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.668     2.976    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X8Y59          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.518     3.494 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=11, routed)          1.256     4.750    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[46][14]
    SLICE_X4Y61          LUT6 (Prop_lut6_I2_O)        0.124     4.874 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_awaddr[4]_INST_0/O
                         net (fo=5, routed)           0.732     5.606    i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_awaddr[1]
    SLICE_X6Y64          LUT3 (Prop_lut3_I2_O)        0.124     5.730 r  i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST_i_8/O
                         net (fo=1, routed)           0.923     6.652    i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/bus2ip_addr[4]
    XADC_X0Y0            XADC                                         r  i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.474     7.666    i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.230     7.896    
                         clock uncertainty           -0.083     7.813    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[2])
                                                     -0.699     7.114    i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                          7.114    
                         arrival time                          -6.652    
  -------------------------------------------------------------------
                         slack                                  0.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.583     0.924    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y53          FDRE                                         r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/Q
                         net (fo=1, routed)           0.113     1.178    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X4Y52          SRLC32E                                      r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.853     1.223    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y52          SRLC32E                                      r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism             -0.282     0.941    
    SLICE_X4Y52          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.215%)  route 0.176ns (51.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.584     0.925    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg/Q
                         net (fo=101, routed)         0.176     1.265    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0
    SLICE_X4Y48          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.854     1.224    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X4Y48          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[34]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y48          FDRE (Hold_fdre_C_CE)       -0.016     1.179    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.215%)  route 0.176ns (51.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.584     0.925    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg/Q
                         net (fo=101, routed)         0.176     1.265    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0
    SLICE_X4Y48          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.854     1.224    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X4Y48          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[35]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y48          FDRE (Hold_fdre_C_CE)       -0.016     1.179    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.215%)  route 0.176ns (51.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.584     0.925    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg/Q
                         net (fo=101, routed)         0.176     1.265    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0
    SLICE_X4Y48          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.854     1.224    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X4Y48          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[36]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y48          FDRE (Hold_fdre_C_CE)       -0.016     1.179    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.215%)  route 0.176ns (51.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.584     0.925    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg/Q
                         net (fo=101, routed)         0.176     1.265    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0
    SLICE_X4Y48          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.854     1.224    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X4Y48          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[37]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y48          FDRE (Hold_fdre_C_CE)       -0.016     1.179    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.215%)  route 0.176ns (51.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.584     0.925    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg/Q
                         net (fo=101, routed)         0.176     1.265    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0
    SLICE_X4Y48          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.854     1.224    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X4Y48          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[38]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y48          FDRE (Hold_fdre_C_CE)       -0.016     1.179    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.215%)  route 0.176ns (51.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.584     0.925    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg/Q
                         net (fo=101, routed)         0.176     1.265    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0
    SLICE_X4Y48          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.854     1.224    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X4Y48          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[41]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y48          FDRE (Hold_fdre_C_CE)       -0.016     1.179    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.215%)  route 0.176ns (51.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.584     0.925    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg/Q
                         net (fo=101, routed)         0.176     1.265    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0
    SLICE_X4Y48          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.854     1.224    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X4Y48          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[43]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y48          FDRE (Hold_fdre_C_CE)       -0.016     1.179    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.215%)  route 0.176ns (51.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.584     0.925    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg/Q
                         net (fo=101, routed)         0.176     1.265    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0
    SLICE_X4Y48          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.854     1.224    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X4Y48          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[46]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y48          FDRE (Hold_fdre_C_CE)       -0.016     1.179    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.479%)  route 0.169ns (54.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.583     0.924    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X3Y53          FDRE                                         r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/Q
                         net (fo=1, routed)           0.169     1.234    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X0Y51          SRLC32E                                      r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.851     1.221    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X0Y51          SRLC32E                                      r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.263     0.958    
    SLICE_X0Y51          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.141    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         5.000       1.000      XADC_X0Y0      i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I       n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X11Y65   i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X2Y65    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X13Y65   i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X2Y65    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X4Y63    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X4Y65    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X4Y65    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X4Y63    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y52    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y52    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y52    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y52    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y54    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y53    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y53    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y53    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y53    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X0Y53    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y54    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y53    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y53    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y53    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y52    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X0Y51    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X0Y50    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y53    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X0Y51    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X0Y50    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.940ns,  Total Violation        0.000ns
Hold  :           28  Failing Endpoints,  Worst Slack       -2.163ns,  Total Violation      -58.853ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 adc_dat_a_i[7]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 9.995 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y14                                               0.000     3.400 r  adc_dat_a_i[7] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[7]
    Y14                  IBUF (Prop_ibuf_I_O)         0.488     3.888 r  adc_dat_a_i_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000     3.888    adc_dat_a_i_IBUF[7]
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.580     9.995    adc_clk
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_a_reg[5]/C
                         clock pessimism              0.000     9.995    
                         clock uncertainty           -0.166     9.829    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.001     9.828    adc_dat_a_reg[5]
  -------------------------------------------------------------------
                         required time                          9.828    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 adc_dat_a_i[6]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.486ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 9.995 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W14                                               0.000     3.400 r  adc_dat_a_i[6] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.486     3.886 r  adc_dat_a_i_IBUF[6]_inst/O
                         net (fo=1, routed)           0.000     3.886    adc_dat_a_i_IBUF[6]
    ILOGIC_X0Y34         FDRE                                         r  adc_dat_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.580     9.995    adc_clk
    ILOGIC_X0Y34         FDRE                                         r  adc_dat_a_reg[4]/C
                         clock pessimism              0.000     9.995    
                         clock uncertainty           -0.166     9.829    
    ILOGIC_X0Y34         FDRE (Setup_fdre_C_D)       -0.001     9.828    adc_dat_a_reg[4]
  -------------------------------------------------------------------
                         required time                          9.828    
                         arrival time                          -3.886    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             5.953ns  (required time - arrival time)
  Source:                 adc_dat_a_i[13]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.472ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 9.991 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V15                                               0.000     3.400 r  adc_dat_a_i[13] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[13]
    V15                  IBUF (Prop_ibuf_I_O)         0.472     3.872 r  adc_dat_a_i_IBUF[13]_inst/O
                         net (fo=1, routed)           0.000     3.872    adc_dat_a_i_IBUF[13]
    ILOGIC_X0Y30         FDRE                                         r  adc_dat_a_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.576     9.991    adc_clk
    ILOGIC_X0Y30         FDRE                                         r  adc_dat_a_reg[11]/C
                         clock pessimism              0.000     9.991    
                         clock uncertainty           -0.166     9.825    
    ILOGIC_X0Y30         FDRE (Setup_fdre_C_D)       -0.001     9.824    adc_dat_a_reg[11]
  -------------------------------------------------------------------
                         required time                          9.824    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                  5.953    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 adc_dat_a_i[4]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.470ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 9.995 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y16                                               0.000     3.400 r  adc_dat_a_i[4] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[4]
    Y16                  IBUF (Prop_ibuf_I_O)         0.470     3.870 r  adc_dat_a_i_IBUF[4]_inst/O
                         net (fo=1, routed)           0.000     3.870    adc_dat_a_i_IBUF[4]
    ILOGIC_X0Y36         FDRE                                         r  adc_dat_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.580     9.995    adc_clk
    ILOGIC_X0Y36         FDRE                                         r  adc_dat_a_reg[2]/C
                         clock pessimism              0.000     9.995    
                         clock uncertainty           -0.166     9.829    
    ILOGIC_X0Y36         FDRE (Setup_fdre_C_D)       -0.001     9.828    adc_dat_a_reg[2]
  -------------------------------------------------------------------
                         required time                          9.828    
                         arrival time                          -3.870    
  -------------------------------------------------------------------
                         slack                                  5.959    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 adc_dat_a_i[5]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.465ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 9.991 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W15                                               0.000     3.400 r  adc_dat_a_i[5] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[5]
    W15                  IBUF (Prop_ibuf_I_O)         0.465     3.865 r  adc_dat_a_i_IBUF[5]_inst/O
                         net (fo=1, routed)           0.000     3.865    adc_dat_a_i_IBUF[5]
    ILOGIC_X0Y29         FDRE                                         r  adc_dat_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.576     9.991    adc_clk
    ILOGIC_X0Y29         FDRE                                         r  adc_dat_a_reg[3]/C
                         clock pessimism              0.000     9.991    
                         clock uncertainty           -0.166     9.825    
    ILOGIC_X0Y29         FDRE (Setup_fdre_C_D)       -0.001     9.824    adc_dat_a_reg[3]
  -------------------------------------------------------------------
                         required time                          9.824    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  5.959    

Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 adc_dat_a_i[2]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.463ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 9.995 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y17                                               0.000     3.400 r  adc_dat_a_i[2] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[2]
    Y17                  IBUF (Prop_ibuf_I_O)         0.463     3.863 r  adc_dat_a_i_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     3.863    adc_dat_a_i_IBUF[2]
    ILOGIC_X0Y35         FDRE                                         r  adc_dat_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.580     9.995    adc_clk
    ILOGIC_X0Y35         FDRE                                         r  adc_dat_a_reg[0]/C
                         clock pessimism              0.000     9.995    
                         clock uncertainty           -0.166     9.829    
    ILOGIC_X0Y35         FDRE (Setup_fdre_C_D)       -0.001     9.828    adc_dat_a_reg[0]
  -------------------------------------------------------------------
                         required time                          9.828    
                         arrival time                          -3.863    
  -------------------------------------------------------------------
                         slack                                  5.965    

Slack (MET) :             5.988ns  (required time - arrival time)
  Source:                 adc_dat_a_i[8]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.442ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 9.997 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W13                                               0.000     3.400 r  adc_dat_a_i[8] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[8]
    W13                  IBUF (Prop_ibuf_I_O)         0.442     3.842 r  adc_dat_a_i_IBUF[8]_inst/O
                         net (fo=1, routed)           0.000     3.842    adc_dat_a_i_IBUF[8]
    ILOGIC_X0Y41         FDRE                                         r  adc_dat_a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.582     9.997    adc_clk
    ILOGIC_X0Y41         FDRE                                         r  adc_dat_a_reg[6]/C
                         clock pessimism              0.000     9.997    
                         clock uncertainty           -0.166     9.831    
    ILOGIC_X0Y41         FDRE (Setup_fdre_C_D)       -0.001     9.830    adc_dat_a_reg[6]
  -------------------------------------------------------------------
                         required time                          9.830    
                         arrival time                          -3.842    
  -------------------------------------------------------------------
                         slack                                  5.988    

Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 adc_dat_a_i[9]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.435ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 9.997 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V12                                               0.000     3.400 r  adc_dat_a_i[9] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[9]
    V12                  IBUF (Prop_ibuf_I_O)         0.435     3.835 r  adc_dat_a_i_IBUF[9]_inst/O
                         net (fo=1, routed)           0.000     3.835    adc_dat_a_i_IBUF[9]
    ILOGIC_X0Y42         FDRE                                         r  adc_dat_a_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.582     9.997    adc_clk
    ILOGIC_X0Y42         FDRE                                         r  adc_dat_a_reg[7]/C
                         clock pessimism              0.000     9.997    
                         clock uncertainty           -0.166     9.831    
    ILOGIC_X0Y42         FDRE (Setup_fdre_C_D)       -0.001     9.830    adc_dat_a_reg[7]
  -------------------------------------------------------------------
                         required time                          9.830    
                         arrival time                          -3.835    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 adc_dat_a_i[14]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.431ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 9.993 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T16                                               0.000     3.400 r  adc_dat_a_i[14] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[14]
    T16                  IBUF (Prop_ibuf_I_O)         0.431     3.831 r  adc_dat_a_i_IBUF[14]_inst/O
                         net (fo=1, routed)           0.000     3.831    adc_dat_a_i_IBUF[14]
    ILOGIC_X0Y32         FDRE                                         r  adc_dat_a_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.578     9.993    adc_clk
    ILOGIC_X0Y32         FDRE                                         r  adc_dat_a_reg[12]/C
                         clock pessimism              0.000     9.993    
                         clock uncertainty           -0.166     9.827    
    ILOGIC_X0Y32         FDRE (Setup_fdre_C_D)       -0.001     9.826    adc_dat_a_reg[12]
  -------------------------------------------------------------------
                         required time                          9.826    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             6.009ns  (required time - arrival time)
  Source:                 adc_dat_a_i[10]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.422ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 9.997 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V13                                               0.000     3.400 r  adc_dat_a_i[10] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[10]
    V13                  IBUF (Prop_ibuf_I_O)         0.422     3.822 r  adc_dat_a_i_IBUF[10]_inst/O
                         net (fo=1, routed)           0.000     3.822    adc_dat_a_i_IBUF[10]
    ILOGIC_X0Y43         FDRE                                         r  adc_dat_a_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.582     9.997    adc_clk
    ILOGIC_X0Y43         FDRE                                         r  adc_dat_a_reg[8]/C
                         clock pessimism              0.000     9.997    
                         clock uncertainty           -0.166     9.831    
    ILOGIC_X0Y43         FDRE (Setup_fdre_C_D)       -0.001     9.830    adc_dat_a_reg[8]
  -------------------------------------------------------------------
                         required time                          9.830    
                         arrival time                          -3.822    
  -------------------------------------------------------------------
                         slack                                  6.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.163ns  (arrival time - required time)
  Source:                 adc_dat_b_i[3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.805ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    P16                                               0.000     3.400 r  adc_dat_b_i[3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_b_i[3]
    P16                  IBUF (Prop_ibuf_I_O)         0.805     4.205 r  adc_dat_b_i_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     4.205    adc_dat_b_i_IBUF[3]
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.777     6.011    adc_clk
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_b_reg[1]/C
                         clock pessimism              0.000     6.011    
                         clock uncertainty            0.166     6.176    
    ILOGIC_X0Y1          FDRE (Hold_fdre_C_D)         0.192     6.368    adc_dat_b_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.368    
                         arrival time                           4.205    
  -------------------------------------------------------------------
                         slack                                 -2.163    

Slack (VIOLATED) :        -2.154ns  (arrival time - required time)
  Source:                 adc_dat_b_i[2]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.811ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    R18                                               0.000     3.400 r  adc_dat_b_i[2] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_b_i[2]
    R18                  IBUF (Prop_ibuf_I_O)         0.811     4.211 r  adc_dat_b_i_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     4.211    adc_dat_b_i_IBUF[2]
    ILOGIC_X0Y9          FDRE                                         r  adc_dat_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.773     6.007    adc_clk
    ILOGIC_X0Y9          FDRE                                         r  adc_dat_b_reg[0]/C
                         clock pessimism              0.000     6.007    
                         clock uncertainty            0.166     6.172    
    ILOGIC_X0Y9          FDRE (Hold_fdre_C_D)         0.192     6.364    adc_dat_b_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.364    
                         arrival time                           4.211    
  -------------------------------------------------------------------
                         slack                                 -2.154    

Slack (VIOLATED) :        -2.152ns  (arrival time - required time)
  Source:                 adc_dat_b_i[8]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.816ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T19                                               0.000     3.400 r  adc_dat_b_i[8] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_b_i[8]
    T19                  IBUF (Prop_ibuf_I_O)         0.816     4.216 r  adc_dat_b_i_IBUF[8]_inst/O
                         net (fo=1, routed)           0.000     4.216    adc_dat_b_i_IBUF[8]
    ILOGIC_X0Y0          FDRE                                         r  adc_dat_b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.777     6.011    adc_clk
    ILOGIC_X0Y0          FDRE                                         r  adc_dat_b_reg[6]/C
                         clock pessimism              0.000     6.011    
                         clock uncertainty            0.166     6.176    
    ILOGIC_X0Y0          FDRE (Hold_fdre_C_D)         0.192     6.368    adc_dat_b_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.368    
                         arrival time                           4.216    
  -------------------------------------------------------------------
                         slack                                 -2.152    

Slack (VIOLATED) :        -2.142ns  (arrival time - required time)
  Source:                 adc_dat_b_i[12]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.823ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W19                                               0.000     3.400 r  adc_dat_b_i[12] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_b_i[12]
    W19                  IBUF (Prop_ibuf_I_O)         0.823     4.223 r  adc_dat_b_i_IBUF[12]_inst/O
                         net (fo=1, routed)           0.000     4.223    adc_dat_b_i_IBUF[12]
    ILOGIC_X0Y5          FDRE                                         r  adc_dat_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.774     6.008    adc_clk
    ILOGIC_X0Y5          FDRE                                         r  adc_dat_b_reg[10]/C
                         clock pessimism              0.000     6.008    
                         clock uncertainty            0.166     6.173    
    ILOGIC_X0Y5          FDRE (Hold_fdre_C_D)         0.192     6.365    adc_dat_b_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.365    
                         arrival time                           4.223    
  -------------------------------------------------------------------
                         slack                                 -2.142    

Slack (VIOLATED) :        -2.141ns  (arrival time - required time)
  Source:                 adc_dat_b_i[14]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_b_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.824ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W18                                               0.000     3.400 r  adc_dat_b_i[14] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_b_i[14]
    W18                  IBUF (Prop_ibuf_I_O)         0.824     4.224 r  adc_dat_b_i_IBUF[14]_inst/O
                         net (fo=1, routed)           0.000     4.224    adc_dat_b_i_IBUF[14]
    ILOGIC_X0Y6          FDRE                                         r  adc_dat_b_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.774     6.008    adc_clk
    ILOGIC_X0Y6          FDRE                                         r  adc_dat_b_reg[12]/C
                         clock pessimism              0.000     6.008    
                         clock uncertainty            0.166     6.173    
    ILOGIC_X0Y6          FDRE (Hold_fdre_C_D)         0.192     6.365    adc_dat_b_reg[12]
  -------------------------------------------------------------------
                         required time                         -6.365    
                         arrival time                           4.224    
  -------------------------------------------------------------------
                         slack                                 -2.141    

Slack (VIOLATED) :        -2.139ns  (arrival time - required time)
  Source:                 adc_dat_a_i[15]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.823ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V16                                               0.000     3.400 r  adc_dat_a_i[15] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[15]
    V16                  IBUF (Prop_ibuf_I_O)         0.823     4.223 r  adc_dat_a_i_IBUF[15]_inst/O
                         net (fo=1, routed)           0.000     4.223    adc_dat_a_i_IBUF[15]
    ILOGIC_X0Y14         FDRE                                         r  adc_dat_a_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.770     6.004    adc_clk
    ILOGIC_X0Y14         FDRE                                         r  adc_dat_a_reg[13]/C
                         clock pessimism              0.000     6.004    
                         clock uncertainty            0.166     6.169    
    ILOGIC_X0Y14         FDRE (Hold_fdre_C_D)         0.192     6.361    adc_dat_a_reg[13]
  -------------------------------------------------------------------
                         required time                         -6.361    
                         arrival time                           4.223    
  -------------------------------------------------------------------
                         slack                                 -2.139    

Slack (VIOLATED) :        -2.134ns  (arrival time - required time)
  Source:                 adc_dat_a_i[3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.828ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W16                                               0.000     3.400 r  adc_dat_a_i[3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[3]
    W16                  IBUF (Prop_ibuf_I_O)         0.828     4.228 r  adc_dat_a_i_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     4.228    adc_dat_a_i_IBUF[3]
    ILOGIC_X0Y13         FDRE                                         r  adc_dat_a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.770     6.004    adc_clk
    ILOGIC_X0Y13         FDRE                                         r  adc_dat_a_reg[1]/C
                         clock pessimism              0.000     6.004    
                         clock uncertainty            0.166     6.169    
    ILOGIC_X0Y13         FDRE (Hold_fdre_C_D)         0.192     6.361    adc_dat_a_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.361    
                         arrival time                           4.228    
  -------------------------------------------------------------------
                         slack                                 -2.134    

Slack (VIOLATED) :        -2.129ns  (arrival time - required time)
  Source:                 adc_dat_b_i[4]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.838ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    P18                                               0.000     3.400 r  adc_dat_b_i[4] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_b_i[4]
    P18                  IBUF (Prop_ibuf_I_O)         0.838     4.238 r  adc_dat_b_i_IBUF[4]_inst/O
                         net (fo=1, routed)           0.000     4.238    adc_dat_b_i_IBUF[4]
    ILOGIC_X0Y3          FDRE                                         r  adc_dat_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.776     6.010    adc_clk
    ILOGIC_X0Y3          FDRE                                         r  adc_dat_b_reg[2]/C
                         clock pessimism              0.000     6.010    
                         clock uncertainty            0.166     6.175    
    ILOGIC_X0Y3          FDRE (Hold_fdre_C_D)         0.192     6.367    adc_dat_b_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.367    
                         arrival time                           4.238    
  -------------------------------------------------------------------
                         slack                                 -2.129    

Slack (VIOLATED) :        -2.123ns  (arrival time - required time)
  Source:                 adc_dat_b_i[9]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.830ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        5.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    U20                                               0.000     3.400 r  adc_dat_b_i[9] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_b_i[9]
    U20                  IBUF (Prop_ibuf_I_O)         0.830     4.230 r  adc_dat_b_i_IBUF[9]_inst/O
                         net (fo=1, routed)           0.000     4.230    adc_dat_b_i_IBUF[9]
    ILOGIC_X0Y19         FDRE                                         r  adc_dat_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.762     5.996    adc_clk
    ILOGIC_X0Y19         FDRE                                         r  adc_dat_b_reg[7]/C
                         clock pessimism              0.000     5.996    
                         clock uncertainty            0.166     6.161    
    ILOGIC_X0Y19         FDRE (Hold_fdre_C_D)         0.192     6.353    adc_dat_b_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.353    
                         arrival time                           4.230    
  -------------------------------------------------------------------
                         slack                                 -2.123    

Slack (VIOLATED) :        -2.120ns  (arrival time - required time)
  Source:                 adc_dat_b_i[5]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.847ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    N17                                               0.000     3.400 r  adc_dat_b_i[5] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_b_i[5]
    N17                  IBUF (Prop_ibuf_I_O)         0.847     4.247 r  adc_dat_b_i_IBUF[5]_inst/O
                         net (fo=1, routed)           0.000     4.247    adc_dat_b_i_IBUF[5]
    ILOGIC_X0Y4          FDRE                                         r  adc_dat_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.776     6.010    adc_clk
    ILOGIC_X0Y4          FDRE                                         r  adc_dat_b_reg[3]/C
                         clock pessimism              0.000     6.010    
                         clock uncertainty            0.166     6.175    
    ILOGIC_X0Y4          FDRE (Hold_fdre_C_D)         0.192     6.367    adc_dat_b_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.367    
                         arrival time                           4.247    
  -------------------------------------------------------------------
                         slack                                 -2.120    





---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_adc_2x
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_adc_clk rise@8.000ns - pll_clk_adc_2x rise@4.000ns)
  Data Path Delay:        2.510ns  (logic 0.518ns (20.637%)  route 1.992ns (79.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 13.386 - 8.000 ) 
    Source Clock Delay      (SCD):    5.902ns = ( 9.902 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  i_clk/O
                         net (fo=1, routed)           1.306     6.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.089     6.378 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754     8.132    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     8.233 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.669     9.902    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X16Y13         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y13         FDRE (Prop_fdre_C_Q)         0.518    10.420 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[14]/Q
                         net (fo=1, routed)           1.992    12.412    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[14]
    SLICE_X15Y13         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.496    13.386    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X15Y13         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[14]/C
                         clock pessimism              0.173    13.560    
                         clock uncertainty           -0.189    13.371    
    SLICE_X15Y13         FDRE (Setup_fdre_C_D)       -0.105    13.266    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[14]
  -------------------------------------------------------------------
                         required time                         13.266    
                         arrival time                         -12.412    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_adc_clk rise@8.000ns - pll_clk_adc_2x rise@4.000ns)
  Data Path Delay:        2.348ns  (logic 0.518ns (22.064%)  route 1.830ns (77.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 13.386 - 8.000 ) 
    Source Clock Delay      (SCD):    5.902ns = ( 9.902 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  i_clk/O
                         net (fo=1, routed)           1.306     6.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.089     6.378 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754     8.132    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     8.233 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.669     9.902    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X16Y13         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y13         FDRE (Prop_fdre_C_Q)         0.518    10.420 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[15]/Q
                         net (fo=1, routed)           1.830    12.250    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[15]
    SLICE_X15Y13         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.496    13.386    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X15Y13         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[15]/C
                         clock pessimism              0.173    13.560    
                         clock uncertainty           -0.189    13.371    
    SLICE_X15Y13         FDRE (Setup_fdre_C_D)       -0.109    13.262    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[15]
  -------------------------------------------------------------------
                         required time                         13.262    
                         arrival time                         -12.250    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.074ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_adc_clk rise@8.000ns - pll_clk_adc_2x rise@4.000ns)
  Data Path Delay:        2.285ns  (logic 0.518ns (22.666%)  route 1.767ns (77.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 13.380 - 8.000 ) 
    Source Clock Delay      (SCD):    5.896ns = ( 9.896 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  i_clk/O
                         net (fo=1, routed)           1.306     6.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.089     6.378 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754     8.132    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     8.233 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.663     9.896    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X32Y18         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.518    10.414 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[13]/Q
                         net (fo=1, routed)           1.767    12.181    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[13]
    SLICE_X33Y18         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.490    13.380    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X33Y18         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[13]/C
                         clock pessimism              0.173    13.554    
                         clock uncertainty           -0.189    13.365    
    SLICE_X33Y18         FDRE (Setup_fdre_C_D)       -0.109    13.256    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[13]
  -------------------------------------------------------------------
                         required time                         13.256    
                         arrival time                         -12.181    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_adc_clk rise@8.000ns - pll_clk_adc_2x rise@4.000ns)
  Data Path Delay:        2.059ns  (logic 0.478ns (23.216%)  route 1.581ns (76.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 13.380 - 8.000 ) 
    Source Clock Delay      (SCD):    5.896ns = ( 9.896 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  i_clk/O
                         net (fo=1, routed)           1.306     6.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.089     6.378 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754     8.132    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     8.233 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.663     9.896    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X32Y18         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.478    10.374 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[10]/Q
                         net (fo=1, routed)           1.581    11.955    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[10]
    SLICE_X33Y18         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.490    13.380    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X33Y18         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[10]/C
                         clock pessimism              0.173    13.554    
                         clock uncertainty           -0.189    13.365    
    SLICE_X33Y18         FDRE (Setup_fdre_C_D)       -0.276    13.089    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[10]
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                         -11.955    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.158ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_adc_clk rise@8.000ns - pll_clk_adc_2x rise@4.000ns)
  Data Path Delay:        2.242ns  (logic 0.456ns (20.335%)  route 1.786ns (79.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 13.386 - 8.000 ) 
    Source Clock Delay      (SCD):    5.903ns = ( 9.903 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  i_clk/O
                         net (fo=1, routed)           1.306     6.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.089     6.378 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754     8.132    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     8.233 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.670     9.903    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X17Y12         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y12         FDRE (Prop_fdre_C_Q)         0.456    10.359 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[4]/Q
                         net (fo=1, routed)           1.786    12.146    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[4]
    SLICE_X19Y12         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.496    13.386    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X19Y12         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[4]/C
                         clock pessimism              0.173    13.560    
                         clock uncertainty           -0.189    13.371    
    SLICE_X19Y12         FDRE (Setup_fdre_C_D)       -0.067    13.304    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[4]
  -------------------------------------------------------------------
                         required time                         13.304    
                         arrival time                         -12.146    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.158ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_adc_clk rise@8.000ns - pll_clk_adc_2x rise@4.000ns)
  Data Path Delay:        2.249ns  (logic 0.518ns (23.029%)  route 1.731ns (76.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 13.379 - 8.000 ) 
    Source Clock Delay      (SCD):    5.895ns = ( 9.895 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  i_clk/O
                         net (fo=1, routed)           1.306     6.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.089     6.378 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754     8.132    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     8.233 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.662     9.895    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X28Y19         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.518    10.413 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[3]/Q
                         net (fo=1, routed)           1.731    12.145    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[3]
    SLICE_X26Y18         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.489    13.379    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X26Y18         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[3]/C
                         clock pessimism              0.173    13.553    
                         clock uncertainty           -0.189    13.364    
    SLICE_X26Y18         FDRE (Setup_fdre_C_D)       -0.061    13.303    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[3]
  -------------------------------------------------------------------
                         required time                         13.303    
                         arrival time                         -12.145    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_adc_clk rise@8.000ns - pll_clk_adc_2x rise@4.000ns)
  Data Path Delay:        2.242ns  (logic 0.456ns (20.338%)  route 1.786ns (79.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 13.378 - 8.000 ) 
    Source Clock Delay      (SCD):    5.893ns = ( 9.893 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  i_clk/O
                         net (fo=1, routed)           1.306     6.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.089     6.378 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754     8.132    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     8.233 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.660     9.893    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X35Y61         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456    10.349 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[11]/Q
                         net (fo=1, routed)           1.786    12.135    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[11]
    SLICE_X35Y60         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.488    13.378    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X35Y60         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[11]/C
                         clock pessimism              0.173    13.551    
                         clock uncertainty           -0.189    13.362    
    SLICE_X35Y60         FDRE (Setup_fdre_C_D)       -0.067    13.295    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[11]
  -------------------------------------------------------------------
                         required time                         13.295    
                         arrival time                         -12.135    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_adc_clk rise@8.000ns - pll_clk_adc_2x rise@4.000ns)
  Data Path Delay:        2.224ns  (logic 0.518ns (23.294%)  route 1.706ns (76.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.381ns = ( 13.381 - 8.000 ) 
    Source Clock Delay      (SCD):    5.895ns = ( 9.895 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  i_clk/O
                         net (fo=1, routed)           1.306     6.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.089     6.378 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754     8.132    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     8.233 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.662     9.895    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X28Y19         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.518    10.413 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[8]/Q
                         net (fo=1, routed)           1.706    12.119    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[8]
    SLICE_X28Y17         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.491    13.381    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X28Y17         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[8]/C
                         clock pessimism              0.173    13.555    
                         clock uncertainty           -0.189    13.366    
    SLICE_X28Y17         FDRE (Setup_fdre_C_D)       -0.058    13.308    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[8]
  -------------------------------------------------------------------
                         required time                         13.308    
                         arrival time                         -12.119    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.192ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_adc_clk rise@8.000ns - pll_clk_adc_2x rise@4.000ns)
  Data Path Delay:        2.173ns  (logic 0.518ns (23.834%)  route 1.655ns (76.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 13.386 - 8.000 ) 
    Source Clock Delay      (SCD):    5.902ns = ( 9.902 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  i_clk/O
                         net (fo=1, routed)           1.306     6.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.089     6.378 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754     8.132    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     8.233 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.669     9.902    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X16Y13         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y13         FDRE (Prop_fdre_C_Q)         0.518    10.420 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[12]/Q
                         net (fo=1, routed)           1.655    12.076    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[12]
    SLICE_X15Y13         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.496    13.386    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X15Y13         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[12]/C
                         clock pessimism              0.173    13.560    
                         clock uncertainty           -0.189    13.371    
    SLICE_X15Y13         FDRE (Setup_fdre_C_D)       -0.103    13.268    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[12]
  -------------------------------------------------------------------
                         required time                         13.268    
                         arrival time                         -12.076    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_adc_clk rise@8.000ns - pll_clk_adc_2x rise@4.000ns)
  Data Path Delay:        2.255ns  (logic 0.518ns (22.975%)  route 1.737ns (77.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.455ns = ( 13.455 - 8.000 ) 
    Source Clock Delay      (SCD):    5.893ns = ( 9.893 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  i_clk/O
                         net (fo=1, routed)           1.306     6.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.089     6.378 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754     8.132    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     8.233 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.660     9.893    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X34Y61         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.518    10.411 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[13]/Q
                         net (fo=1, routed)           1.737    12.148    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[13]
    SLICE_X37Y56         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.565    13.455    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X37Y56         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[13]/C
                         clock pessimism              0.173    13.628    
                         clock uncertainty           -0.189    13.439    
    SLICE_X37Y56         FDRE (Setup_fdre_C_D)       -0.067    13.372    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[13]
  -------------------------------------------------------------------
                         required time                         13.372    
                         arrival time                         -12.148    
  -------------------------------------------------------------------
                         slack                                  1.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.128ns (19.804%)  route 0.518ns (80.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.051     0.893 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497     1.390    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.559     1.974    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X21Y41         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.128     2.102 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[5]/Q
                         net (fo=1, routed)           0.518     2.620    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[5]
    SLICE_X22Y39         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.826     2.367    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X22Y39         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[5]/C
                         clock pessimism             -0.075     2.292    
                         clock uncertainty            0.189     2.481    
    SLICE_X22Y39         FDRE (Hold_fdre_C_D)         0.005     2.486    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.141ns (19.975%)  route 0.565ns (80.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.051     0.893 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497     1.390    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.559     1.974    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X33Y61         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.141     2.115 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[2]/Q
                         net (fo=1, routed)           0.565     2.680    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[2]
    SLICE_X33Y59         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.829     2.370    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X33Y59         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[2]/C
                         clock pessimism             -0.075     2.295    
                         clock uncertainty            0.189     2.484    
    SLICE_X33Y59         FDRE (Hold_fdre_C_D)         0.061     2.545    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.545    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.141ns (19.763%)  route 0.572ns (80.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.051     0.893 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497     1.390    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.559     1.974    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X21Y41         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.141     2.115 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[4]/Q
                         net (fo=1, routed)           0.572     2.688    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[4]
    SLICE_X22Y39         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.826     2.367    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X22Y39         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[4]/C
                         clock pessimism             -0.075     2.292    
                         clock uncertainty            0.189     2.481    
    SLICE_X22Y39         FDRE (Hold_fdre_C_D)         0.061     2.542    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.542    
                         arrival time                           2.688    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.141ns (19.710%)  route 0.574ns (80.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.051     0.893 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497     1.390    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.559     1.974    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X21Y41         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.141     2.115 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[3]/Q
                         net (fo=1, routed)           0.574     2.690    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[3]
    SLICE_X22Y39         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.826     2.367    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X22Y39         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[3]/C
                         clock pessimism             -0.075     2.292    
                         clock uncertainty            0.189     2.481    
    SLICE_X22Y39         FDRE (Hold_fdre_C_D)         0.059     2.540    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.540    
                         arrival time                           2.690    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.141ns (19.323%)  route 0.589ns (80.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.051     0.893 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497     1.390    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.557     1.972    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X29Y64         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.141     2.113 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[4]/Q
                         net (fo=1, routed)           0.589     2.702    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[4]
    SLICE_X31Y49         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.832     2.373    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X31Y49         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[4]/C
                         clock pessimism             -0.075     2.298    
                         clock uncertainty            0.189     2.487    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.059     2.546    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.546    
                         arrival time                           2.702    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.141ns (18.868%)  route 0.606ns (81.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.051     0.893 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497     1.390    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.559     1.974    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X21Y41         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.141     2.115 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[11]/Q
                         net (fo=1, routed)           0.606     2.721    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[11]
    SLICE_X23Y40         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.827     2.368    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X23Y40         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[11]/C
                         clock pessimism             -0.075     2.293    
                         clock uncertainty            0.189     2.482    
    SLICE_X23Y40         FDRE (Hold_fdre_C_D)         0.075     2.557    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.557    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.128ns (18.450%)  route 0.566ns (81.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.051     0.893 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497     1.390    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.560     1.975    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X22Y43         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.128     2.103 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[8]/Q
                         net (fo=1, routed)           0.566     2.669    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[8]
    SLICE_X22Y42         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.827     2.368    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X22Y42         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[8]/C
                         clock pessimism             -0.075     2.293    
                         clock uncertainty            0.189     2.482    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)         0.022     2.504    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.504    
                         arrival time                           2.669    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.164ns (21.786%)  route 0.589ns (78.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.051     0.893 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497     1.390    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.558     1.973    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X24Y39         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.164     2.137 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[1]/Q
                         net (fo=1, routed)           0.589     2.726    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[1]
    SLICE_X24Y38         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.826     2.367    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X24Y38         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[1]/C
                         clock pessimism             -0.075     2.292    
                         clock uncertainty            0.189     2.481    
    SLICE_X24Y38         FDRE (Hold_fdre_C_D)         0.076     2.557    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.557    
                         arrival time                           2.726    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.141ns (18.728%)  route 0.612ns (81.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.051     0.893 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497     1.390    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.559     1.974    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X19Y13         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.141     2.115 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[3]/Q
                         net (fo=1, routed)           0.612     2.727    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[3]
    SLICE_X19Y14         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.826     2.367    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X19Y14         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[3]/C
                         clock pessimism             -0.075     2.292    
                         clock uncertainty            0.189     2.481    
    SLICE_X19Y14         FDRE (Hold_fdre_C_D)         0.070     2.551    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                           2.727    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.141ns (19.043%)  route 0.599ns (80.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.051     0.893 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497     1.390    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.563     1.978    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X13Y12         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.141     2.119 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[5]/Q
                         net (fo=1, routed)           0.599     2.719    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[5]
    SLICE_X15Y13         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.826     2.367    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X15Y13         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[5]/C
                         clock pessimism             -0.075     2.292    
                         clock uncertainty            0.189     2.481    
    SLICE_X15Y13         FDRE (Hold_fdre_C_D)         0.060     2.541    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.541    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.178    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_clk_adc_2x

Setup :            0  Failing Endpoints,  Worst Slack        0.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.580ns (22.017%)  route 2.054ns (77.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 9.385 - 4.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.667     5.900    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X23Y9          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y9          FDRE (Prop_fdre_C_Q)         0.456     6.356 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/Q
                         net (fo=3, routed)           1.052     7.408    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1
    SLICE_X22Y9          LUT2 (Prop_lut2_I0_O)        0.124     7.532 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1__1/O
                         net (fo=17, routed)          1.002     8.534    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1__1_n_6
    SLICE_X21Y12         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.084     6.205 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     7.799    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.495     9.385    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X21Y12         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[0]/C
                         clock pessimism              0.173     9.559    
                         clock uncertainty           -0.189     9.370    
    SLICE_X21Y12         FDRE (Setup_fdre_C_CE)      -0.205     9.165    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[0]
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.580ns (22.017%)  route 2.054ns (77.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 9.385 - 4.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.667     5.900    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X23Y9          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y9          FDRE (Prop_fdre_C_Q)         0.456     6.356 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/Q
                         net (fo=3, routed)           1.052     7.408    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1
    SLICE_X22Y9          LUT2 (Prop_lut2_I0_O)        0.124     7.532 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1__1/O
                         net (fo=17, routed)          1.002     8.534    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1__1_n_6
    SLICE_X21Y12         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.084     6.205 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     7.799    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.495     9.385    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X21Y12         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[10]/C
                         clock pessimism              0.173     9.559    
                         clock uncertainty           -0.189     9.370    
    SLICE_X21Y12         FDRE (Setup_fdre_C_CE)      -0.205     9.165    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[10]
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.580ns (22.017%)  route 2.054ns (77.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 9.385 - 4.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.667     5.900    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X23Y9          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y9          FDRE (Prop_fdre_C_Q)         0.456     6.356 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/Q
                         net (fo=3, routed)           1.052     7.408    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1
    SLICE_X22Y9          LUT2 (Prop_lut2_I0_O)        0.124     7.532 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1__1/O
                         net (fo=17, routed)          1.002     8.534    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1__1_n_6
    SLICE_X21Y12         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.084     6.205 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     7.799    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.495     9.385    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X21Y12         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[13]/C
                         clock pessimism              0.173     9.559    
                         clock uncertainty           -0.189     9.370    
    SLICE_X21Y12         FDRE (Setup_fdre_C_CE)      -0.205     9.165    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[13]
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.580ns (22.066%)  route 2.048ns (77.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 9.386 - 4.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.667     5.900    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X23Y9          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y9          FDRE (Prop_fdre_C_Q)         0.456     6.356 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/Q
                         net (fo=3, routed)           1.052     7.408    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1
    SLICE_X22Y9          LUT2 (Prop_lut2_I0_O)        0.124     7.532 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1__1/O
                         net (fo=17, routed)          0.996     8.529    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1__1_n_6
    SLICE_X21Y11         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.084     6.205 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     7.799    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.496     9.386    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X21Y11         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[11]/C
                         clock pessimism              0.173     9.560    
                         clock uncertainty           -0.189     9.371    
    SLICE_X21Y11         FDRE (Setup_fdre_C_CE)      -0.205     9.166    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[11]
  -------------------------------------------------------------------
                         required time                          9.166    
                         arrival time                          -8.529    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.580ns (22.066%)  route 2.048ns (77.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 9.386 - 4.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.667     5.900    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X23Y9          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y9          FDRE (Prop_fdre_C_Q)         0.456     6.356 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/Q
                         net (fo=3, routed)           1.052     7.408    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1
    SLICE_X22Y9          LUT2 (Prop_lut2_I0_O)        0.124     7.532 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1__1/O
                         net (fo=17, routed)          0.996     8.529    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1__1_n_6
    SLICE_X21Y11         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.084     6.205 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     7.799    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.496     9.386    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X21Y11         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[12]/C
                         clock pessimism              0.173     9.560    
                         clock uncertainty           -0.189     9.371    
    SLICE_X21Y11         FDRE (Setup_fdre_C_CE)      -0.205     9.166    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[12]
  -------------------------------------------------------------------
                         required time                          9.166    
                         arrival time                          -8.529    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.580ns (22.066%)  route 2.048ns (77.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 9.386 - 4.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.667     5.900    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X23Y9          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y9          FDRE (Prop_fdre_C_Q)         0.456     6.356 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/Q
                         net (fo=3, routed)           1.052     7.408    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1
    SLICE_X22Y9          LUT2 (Prop_lut2_I0_O)        0.124     7.532 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1__1/O
                         net (fo=17, routed)          0.996     8.529    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1__1_n_6
    SLICE_X21Y11         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.084     6.205 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     7.799    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.496     9.386    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X21Y11         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[6]/C
                         clock pessimism              0.173     9.560    
                         clock uncertainty           -0.189     9.371    
    SLICE_X21Y11         FDRE (Setup_fdre_C_CE)      -0.205     9.166    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[6]
  -------------------------------------------------------------------
                         required time                          9.166    
                         arrival time                          -8.529    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.580ns (22.066%)  route 2.048ns (77.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 9.386 - 4.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.667     5.900    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X23Y9          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y9          FDRE (Prop_fdre_C_Q)         0.456     6.356 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/Q
                         net (fo=3, routed)           1.052     7.408    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1
    SLICE_X22Y9          LUT2 (Prop_lut2_I0_O)        0.124     7.532 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1__1/O
                         net (fo=17, routed)          0.996     8.529    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1__1_n_6
    SLICE_X21Y11         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.084     6.205 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     7.799    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.496     9.386    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X21Y11         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[8]/C
                         clock pessimism              0.173     9.560    
                         clock uncertainty           -0.189     9.371    
    SLICE_X21Y11         FDRE (Setup_fdre_C_CE)      -0.205     9.166    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[8]
  -------------------------------------------------------------------
                         required time                          9.166    
                         arrival time                          -8.529    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.580ns (22.066%)  route 2.048ns (77.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 9.386 - 4.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.667     5.900    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X23Y9          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y9          FDRE (Prop_fdre_C_Q)         0.456     6.356 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/Q
                         net (fo=3, routed)           1.052     7.408    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1
    SLICE_X22Y9          LUT2 (Prop_lut2_I0_O)        0.124     7.532 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1__1/O
                         net (fo=17, routed)          0.996     8.529    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1__1_n_6
    SLICE_X21Y11         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.084     6.205 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     7.799    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.496     9.386    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X21Y11         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[9]/C
                         clock pessimism              0.173     9.560    
                         clock uncertainty           -0.189     9.371    
    SLICE_X21Y11         FDRE (Setup_fdre_C_CE)      -0.205     9.166    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[9]
  -------------------------------------------------------------------
                         required time                          9.166    
                         arrival time                          -8.529    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 0.580ns (22.137%)  route 2.040ns (77.863%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.382ns = ( 9.382 - 4.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.667     5.900    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X23Y9          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y9          FDRE (Prop_fdre_C_Q)         0.456     6.356 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/Q
                         net (fo=3, routed)           1.052     7.408    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1
    SLICE_X22Y9          LUT2 (Prop_lut2_I0_O)        0.124     7.532 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1__1/O
                         net (fo=17, routed)          0.988     8.520    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1__1_n_6
    SLICE_X22Y11         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.084     6.205 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     7.799    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.492     9.382    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X22Y11         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[14]/C
                         clock pessimism              0.173     9.556    
                         clock uncertainty           -0.189     9.367    
    SLICE_X22Y11         FDRE (Setup_fdre_C_CE)      -0.205     9.162    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[14]
  -------------------------------------------------------------------
                         required time                          9.162    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 0.580ns (22.137%)  route 2.040ns (77.863%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.382ns = ( 9.382 - 4.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.667     5.900    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X23Y9          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y9          FDRE (Prop_fdre_C_Q)         0.456     6.356 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/Q
                         net (fo=3, routed)           1.052     7.408    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1
    SLICE_X22Y9          LUT2 (Prop_lut2_I0_O)        0.124     7.532 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1__1/O
                         net (fo=17, routed)          0.988     8.520    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1__1_n_6
    SLICE_X22Y11         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.084     6.205 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     7.799    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.492     9.382    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X22Y11         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[5]/C
                         clock pessimism              0.173     9.556    
                         clock uncertainty           -0.189     9.367    
    SLICE_X22Y11         FDRE (Setup_fdre_C_CE)      -0.205     9.162    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[5]
  -------------------------------------------------------------------
                         required time                          9.162    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                  0.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.186ns (27.231%)  route 0.497ns (72.769%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.559     1.974    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X23Y9          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y9          FDRE (Prop_fdre_C_Q)         0.141     2.115 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/Q
                         net (fo=3, routed)           0.497     2.612    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1
    SLICE_X22Y9          LUT2 (Prop_lut2_I0_O)        0.045     2.657 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1__1/O
                         net (fo=17, routed)          0.000     2.657    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1__1_n_6
    SLICE_X22Y9          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.054     0.968 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544     1.512    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.827     2.368    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X22Y9          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_reg/C
                         clock pessimism             -0.075     2.293    
                         clock uncertainty            0.189     2.482    
    SLICE_X22Y9          FDRE (Hold_fdre_C_D)         0.091     2.573    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_reg
  -------------------------------------------------------------------
                         required time                         -2.573    
                         arrival time                           2.657    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.186ns (33.039%)  route 0.377ns (66.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.567     1.982    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X11Y47         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141     2.123 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/Q
                         net (fo=3, routed)           0.155     2.278    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/flag_times_1
    SLICE_X11Y47         LUT2 (Prop_lut2_I0_O)        0.045     2.323 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1__0/O
                         net (fo=17, routed)          0.222     2.545    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1__0_n_6
    SLICE_X14Y50         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.054     0.968 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544     1.512    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.831     2.372    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X14Y50         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[1]/C
                         clock pessimism             -0.075     2.297    
                         clock uncertainty            0.189     2.486    
    SLICE_X14Y50         FDRE (Hold_fdre_C_CE)       -0.039     2.447    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_2_pts_filter_inst3/sum_register_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.141ns (19.448%)  route 0.584ns (80.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.562     1.977    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_2_pts_filter_inst3/adc_clk
    SLICE_X29Y41         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_2_pts_filter_inst3/sum_register_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     2.118 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_2_pts_filter_inst3/sum_register_reg[10]/Q
                         net (fo=1, routed)           0.584     2.702    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/Q[10]
    SLICE_X13Y55         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.054     0.968 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544     1.512    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.833     2.374    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X13Y55         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[10]/C
                         clock pessimism             -0.075     2.299    
                         clock uncertainty            0.189     2.488    
    SLICE_X13Y55         FDRE (Hold_fdre_C_D)         0.070     2.558    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.558    
                         arrival time                           2.702    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_2_pts_filter_inst3/sum_register_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.141ns (19.483%)  route 0.583ns (80.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.562     1.977    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_2_pts_filter_inst3/adc_clk
    SLICE_X29Y42         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_2_pts_filter_inst3/sum_register_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141     2.118 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_2_pts_filter_inst3/sum_register_reg[14]/Q
                         net (fo=1, routed)           0.583     2.701    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/Q[14]
    SLICE_X20Y59         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.054     0.968 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544     1.512    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.828     2.369    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X20Y59         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[14]/C
                         clock pessimism             -0.075     2.294    
                         clock uncertainty            0.189     2.483    
    SLICE_X20Y59         FDRE (Hold_fdre_C_D)         0.059     2.542    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.542    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_2_pts_filter_inst3/sum_register_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.520%)  route 0.581ns (80.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.562     1.977    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_2_pts_filter_inst3/adc_clk
    SLICE_X29Y40         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_2_pts_filter_inst3/sum_register_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.141     2.118 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_2_pts_filter_inst3/sum_register_reg[4]/Q
                         net (fo=1, routed)           0.581     2.700    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/Q[4]
    SLICE_X25Y58         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.054     0.968 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544     1.512    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.826     2.367    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X25Y58         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[4]/C
                         clock pessimism             -0.075     2.292    
                         clock uncertainty            0.189     2.481    
    SLICE_X25Y58         FDRE (Hold_fdre_C_D)         0.059     2.540    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.540    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_2_pts_filter_inst3/sum_register_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.141ns (19.436%)  route 0.584ns (80.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.554     1.969    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_2_pts_filter_inst3/adc_clk
    SLICE_X21Y17         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_2_pts_filter_inst3/sum_register_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y17         FDRE (Prop_fdre_C_Q)         0.141     2.110 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_2_pts_filter_inst3/sum_register_reg[11]/Q
                         net (fo=1, routed)           0.584     2.695    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/Q[11]
    SLICE_X21Y11         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.054     0.968 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544     1.512    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.828     2.369    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X21Y11         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[11]/C
                         clock pessimism             -0.075     2.294    
                         clock uncertainty            0.189     2.483    
    SLICE_X21Y11         FDRE (Hold_fdre_C_D)         0.046     2.529    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.529    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_2_pts_filter_inst3/sum_register_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.141ns (18.887%)  route 0.606ns (81.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.562     1.977    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_2_pts_filter_inst3/adc_clk
    SLICE_X29Y41         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_2_pts_filter_inst3/sum_register_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     2.118 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_2_pts_filter_inst3/sum_register_reg[11]/Q
                         net (fo=1, routed)           0.606     2.724    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/Q[11]
    SLICE_X24Y54         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.054     0.968 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544     1.512    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.827     2.368    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X24Y54         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[11]/C
                         clock pessimism             -0.075     2.293    
                         clock uncertainty            0.189     2.482    
    SLICE_X24Y54         FDRE (Hold_fdre_C_D)         0.076     2.558    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.558    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_2_pts_filter_inst3/sum_register_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.141ns (19.477%)  route 0.583ns (80.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.562     1.977    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_2_pts_filter_inst3/adc_clk
    SLICE_X29Y40         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_2_pts_filter_inst3/sum_register_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.141     2.118 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_2_pts_filter_inst3/sum_register_reg[6]/Q
                         net (fo=1, routed)           0.583     2.701    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/Q[6]
    SLICE_X24Y54         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.054     0.968 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544     1.512    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.827     2.368    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X24Y54         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[6]/C
                         clock pessimism             -0.075     2.293    
                         clock uncertainty            0.189     2.482    
    SLICE_X24Y54         FDRE (Hold_fdre_C_D)         0.053     2.535    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.535    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_2_pts_filter_inst3/sum_register_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.141ns (18.837%)  route 0.608ns (81.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.553     1.968    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_2_pts_filter_inst3/adc_clk
    SLICE_X21Y18         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_2_pts_filter_inst3/sum_register_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y18         FDRE (Prop_fdre_C_Q)         0.141     2.109 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_2_pts_filter_inst3/sum_register_reg[12]/Q
                         net (fo=1, routed)           0.608     2.717    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/Q[12]
    SLICE_X21Y11         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.054     0.968 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544     1.512    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.828     2.369    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X21Y11         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[12]/C
                         clock pessimism             -0.075     2.294    
                         clock uncertainty            0.189     2.483    
    SLICE_X21Y11         FDRE (Hold_fdre_C_D)         0.066     2.549    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           2.717    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_2_pts_filter_inst3/sum_register_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.141ns (18.707%)  route 0.613ns (81.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.586     2.001    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_2_pts_filter_inst3/adc_clk
    SLICE_X39Y14         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_2_pts_filter_inst3/sum_register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.141     2.142 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_2_pts_filter_inst3/sum_register_reg[1]/Q
                         net (fo=1, routed)           0.613     2.755    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/Q[1]
    SLICE_X38Y12         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.054     0.968 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544     1.512    pll_clk_adc_2x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.855     2.396    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X38Y12         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[1]/C
                         clock pessimism             -0.075     2.321    
                         clock uncertainty            0.189     2.510    
    SLICE_X38Y12         FDRE (Hold_fdre_C_D)         0.076     2.586    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.586    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.169    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        5.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 mux_vco/mux_b_out_reg[2]_inv/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.478ns (20.449%)  route 1.860ns (79.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.889ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.656     5.889    mux_vco/adc_clk
    SLICE_X30Y84         FDRE                                         r  mux_vco/mux_b_out_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.478     6.367 r  mux_vco/mux_b_out_reg[2]_inv/Q
                         net (fo=1, routed)           1.860     8.227    mux_vco_n_65
    SLICE_X42Y84         FDRE                                         r  dac_dat_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.560    13.450    dac_clk_1x
    SLICE_X42Y84         FDRE                                         r  dac_dat_b_reg[2]/C
                         clock pessimism              0.173    13.623    
                         clock uncertainty           -0.189    13.434    
    SLICE_X42Y84         FDRE (Setup_fdre_C_D)       -0.205    13.229    dac_dat_b_reg[2]
  -------------------------------------------------------------------
                         required time                         13.229    
                         arrival time                          -8.227    
  -------------------------------------------------------------------
                         slack                                  5.002    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 mux_vco/mux_b_out_reg[10]_inv/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.478ns (20.783%)  route 1.822ns (79.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.887ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.654     5.887    mux_vco/adc_clk
    SLICE_X30Y82         FDRE                                         r  mux_vco/mux_b_out_reg[10]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.478     6.365 r  mux_vco/mux_b_out_reg[10]_inv/Q
                         net (fo=1, routed)           1.822     8.187    mux_vco_n_57
    SLICE_X42Y80         FDRE                                         r  dac_dat_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.555    13.445    dac_clk_1x
    SLICE_X42Y80         FDRE                                         r  dac_dat_b_reg[10]/C
                         clock pessimism              0.173    13.618    
                         clock uncertainty           -0.189    13.429    
    SLICE_X42Y80         FDRE (Setup_fdre_C_D)       -0.208    13.221    dac_dat_b_reg[10]
  -------------------------------------------------------------------
                         required time                         13.221    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                  5.034    

Slack (MET) :             5.163ns  (required time - arrival time)
  Source:                 mux_vco/mux_a_out_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.518ns (22.378%)  route 1.797ns (77.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.889ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.656     5.889    mux_vco/adc_clk
    SLICE_X28Y84         FDRE                                         r  mux_vco/mux_a_out_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.518     6.407 r  mux_vco/mux_a_out_reg[0]_inv/Q
                         net (fo=1, routed)           1.797     8.204    mux_vco_n_53
    SLICE_X43Y84         FDRE                                         r  dac_dat_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.560    13.450    dac_clk_1x
    SLICE_X43Y84         FDRE                                         r  dac_dat_a_reg[0]/C
                         clock pessimism              0.173    13.623    
                         clock uncertainty           -0.189    13.434    
    SLICE_X43Y84         FDRE (Setup_fdre_C_D)       -0.067    13.367    dac_dat_a_reg[0]
  -------------------------------------------------------------------
                         required time                         13.367    
                         arrival time                          -8.204    
  -------------------------------------------------------------------
                         slack                                  5.163    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 mux_vco/mux_b_out_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 0.478ns (22.241%)  route 1.671ns (77.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.889ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.656     5.889    mux_vco/adc_clk
    SLICE_X30Y84         FDRE                                         r  mux_vco/mux_b_out_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.478     6.367 r  mux_vco/mux_b_out_reg[1]_inv/Q
                         net (fo=1, routed)           1.671     8.038    mux_vco_n_66
    SLICE_X42Y84         FDRE                                         r  dac_dat_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.560    13.450    dac_clk_1x
    SLICE_X42Y84         FDRE                                         r  dac_dat_b_reg[1]/C
                         clock pessimism              0.173    13.623    
                         clock uncertainty           -0.189    13.434    
    SLICE_X42Y84         FDRE (Setup_fdre_C_D)       -0.199    13.235    dac_dat_b_reg[1]
  -------------------------------------------------------------------
                         required time                         13.235    
                         arrival time                          -8.038    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 mux_vco/mux_b_out_reg[8]_inv/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.478ns (22.494%)  route 1.647ns (77.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.889ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.656     5.889    mux_vco/adc_clk
    SLICE_X30Y84         FDRE                                         r  mux_vco/mux_b_out_reg[8]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.478     6.367 r  mux_vco/mux_b_out_reg[8]_inv/Q
                         net (fo=1, routed)           1.647     8.014    mux_vco_n_59
    SLICE_X42Y80         FDRE                                         r  dac_dat_b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.555    13.445    dac_clk_1x
    SLICE_X42Y80         FDRE                                         r  dac_dat_b_reg[8]/C
                         clock pessimism              0.173    13.618    
                         clock uncertainty           -0.189    13.429    
    SLICE_X42Y80         FDRE (Setup_fdre_C_D)       -0.202    13.227    dac_dat_b_reg[8]
  -------------------------------------------------------------------
                         required time                         13.227    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 mux_vco/mux_a_out_reg[6]_inv/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.518ns (23.214%)  route 1.713ns (76.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.889ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.656     5.889    mux_vco/adc_clk
    SLICE_X30Y84         FDRE                                         r  mux_vco/mux_a_out_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.518     6.407 r  mux_vco/mux_a_out_reg[6]_inv/Q
                         net (fo=1, routed)           1.713     8.121    mux_vco_n_47
    SLICE_X43Y81         FDRE                                         r  dac_dat_a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.556    13.446    dac_clk_1x
    SLICE_X43Y81         FDRE                                         r  dac_dat_a_reg[6]/C
                         clock pessimism              0.173    13.619    
                         clock uncertainty           -0.189    13.430    
    SLICE_X43Y81         FDRE (Setup_fdre_C_D)       -0.058    13.372    dac_dat_a_reg[6]
  -------------------------------------------------------------------
                         required time                         13.372    
                         arrival time                          -8.121    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.268ns  (required time - arrival time)
  Source:                 mux_vco/mux_b_out_reg[5]_inv/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.419ns (20.366%)  route 1.638ns (79.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.887ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.654     5.887    mux_vco/adc_clk
    SLICE_X31Y82         FDRE                                         r  mux_vco/mux_b_out_reg[5]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDRE (Prop_fdre_C_Q)         0.419     6.306 r  mux_vco/mux_b_out_reg[5]_inv/Q
                         net (fo=1, routed)           1.638     7.944    mux_vco_n_62
    SLICE_X42Y80         FDRE                                         r  dac_dat_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.555    13.445    dac_clk_1x
    SLICE_X42Y80         FDRE                                         r  dac_dat_b_reg[5]/C
                         clock pessimism              0.173    13.618    
                         clock uncertainty           -0.189    13.429    
    SLICE_X42Y80         FDRE (Setup_fdre_C_D)       -0.217    13.212    dac_dat_b_reg[5]
  -------------------------------------------------------------------
                         required time                         13.212    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  5.268    

Slack (MET) :             5.272ns  (required time - arrival time)
  Source:                 mux_vco/mux_a_out_reg[11]_inv/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.518ns (23.517%)  route 1.685ns (76.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.887ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.654     5.887    mux_vco/adc_clk
    SLICE_X30Y82         FDRE                                         r  mux_vco/mux_a_out_reg[11]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.518     6.405 r  mux_vco/mux_a_out_reg[11]_inv/Q
                         net (fo=1, routed)           1.685     8.090    mux_vco_n_42
    SLICE_X43Y80         FDRE                                         r  dac_dat_a_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.555    13.445    dac_clk_1x
    SLICE_X43Y80         FDRE                                         r  dac_dat_a_reg[11]/C
                         clock pessimism              0.173    13.618    
                         clock uncertainty           -0.189    13.429    
    SLICE_X43Y80         FDRE (Setup_fdre_C_D)       -0.067    13.362    dac_dat_a_reg[11]
  -------------------------------------------------------------------
                         required time                         13.362    
                         arrival time                          -8.090    
  -------------------------------------------------------------------
                         slack                                  5.272    

Slack (MET) :             5.274ns  (required time - arrival time)
  Source:                 mux_vco/mux_a_out_reg[8]_inv/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.518ns (23.463%)  route 1.690ns (76.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.889ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.656     5.889    mux_vco/adc_clk
    SLICE_X30Y84         FDRE                                         r  mux_vco/mux_a_out_reg[8]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.518     6.407 r  mux_vco/mux_a_out_reg[8]_inv/Q
                         net (fo=1, routed)           1.690     8.097    mux_vco_n_45
    SLICE_X43Y80         FDRE                                         r  dac_dat_a_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.555    13.445    dac_clk_1x
    SLICE_X43Y80         FDRE                                         r  dac_dat_a_reg[8]/C
                         clock pessimism              0.173    13.618    
                         clock uncertainty           -0.189    13.429    
    SLICE_X43Y80         FDRE (Setup_fdre_C_D)       -0.058    13.371    dac_dat_a_reg[8]
  -------------------------------------------------------------------
                         required time                         13.371    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                  5.274    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 mux_vco/mux_a_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.518ns (23.254%)  route 1.710ns (76.746%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.455ns = ( 13.455 - 8.000 ) 
    Source Clock Delay      (SCD):    5.891ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=10514, routed)       1.658     5.891    mux_vco/adc_clk
    SLICE_X30Y86         FDRE                                         r  mux_vco/mux_a_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_fdre_C_Q)         0.518     6.409 r  mux_vco/mux_a_out_reg[13]/Q
                         net (fo=1, routed)           1.710     8.119    to_DAC0[13]
    SLICE_X42Y91         FDRE                                         r  dac_dat_a_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.565    13.455    dac_clk_1x
    SLICE_X42Y91         FDRE                                         r  dac_dat_a_reg[13]/C
                         clock pessimism              0.173    13.628    
                         clock uncertainty           -0.189    13.439    
    SLICE_X42Y91         FDRE (Setup_fdre_C_D)       -0.045    13.394    dac_dat_a_reg[13]
  -------------------------------------------------------------------
                         required time                         13.394    
                         arrival time                          -8.119    
  -------------------------------------------------------------------
                         slack                                  5.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 mux_vco/mux_b_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.148ns (20.224%)  route 0.584ns (79.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.557     1.972    mux_vco/adc_clk
    SLICE_X30Y86         FDRE                                         r  mux_vco/mux_b_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_fdre_C_Q)         0.148     2.120 r  mux_vco/mux_b_out_reg[13]/Q
                         net (fo=1, routed)           0.584     2.704    to_DAC1[13]
    SLICE_X42Y91         FDRE                                         r  dac_dat_b_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.859     2.400    dac_clk_1x
    SLICE_X42Y91         FDRE                                         r  dac_dat_b_reg[13]/C
                         clock pessimism             -0.075     2.325    
                         clock uncertainty            0.189     2.514    
    SLICE_X42Y91         FDRE (Hold_fdre_C_D)         0.009     2.523    dac_dat_b_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 mux_vco/mux_b_out_reg[3]_inv/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.128ns (17.589%)  route 0.600ns (82.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.554     1.969    mux_vco/adc_clk
    SLICE_X31Y81         FDRE                                         r  mux_vco/mux_b_out_reg[3]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.128     2.097 r  mux_vco/mux_b_out_reg[3]_inv/Q
                         net (fo=1, routed)           0.600     2.697    mux_vco_n_64
    SLICE_X42Y81         FDRE                                         r  dac_dat_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851     2.392    dac_clk_1x
    SLICE_X42Y81         FDRE                                         r  dac_dat_b_reg[3]/C
                         clock pessimism             -0.075     2.317    
                         clock uncertainty            0.189     2.506    
    SLICE_X42Y81         FDRE (Hold_fdre_C_D)        -0.002     2.504    dac_dat_b_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.504    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 mux_vco/mux_a_out_reg[5]_inv/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.141ns (17.587%)  route 0.661ns (82.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.555     1.970    mux_vco/adc_clk
    SLICE_X31Y82         FDRE                                         r  mux_vco/mux_a_out_reg[5]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDRE (Prop_fdre_C_Q)         0.141     2.111 r  mux_vco/mux_a_out_reg[5]_inv/Q
                         net (fo=1, routed)           0.661     2.772    mux_vco_n_48
    SLICE_X43Y81         FDRE                                         r  dac_dat_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851     2.392    dac_clk_1x
    SLICE_X43Y81         FDRE                                         r  dac_dat_a_reg[5]/C
                         clock pessimism             -0.075     2.317    
                         clock uncertainty            0.189     2.506    
    SLICE_X43Y81         FDRE (Hold_fdre_C_D)         0.070     2.576    dac_dat_a_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.576    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 mux_vco/mux_a_out_reg[12]_inv/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.164ns (20.582%)  route 0.633ns (79.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.557     1.972    mux_vco/adc_clk
    SLICE_X30Y86         FDRE                                         r  mux_vco/mux_a_out_reg[12]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_fdre_C_Q)         0.164     2.136 r  mux_vco/mux_a_out_reg[12]_inv/Q
                         net (fo=1, routed)           0.633     2.769    mux_vco_n_41
    SLICE_X42Y91         FDRE                                         r  dac_dat_a_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.859     2.400    dac_clk_1x
    SLICE_X42Y91         FDRE                                         r  dac_dat_a_reg[12]/C
                         clock pessimism             -0.075     2.325    
                         clock uncertainty            0.189     2.514    
    SLICE_X42Y91         FDRE (Hold_fdre_C_D)         0.059     2.573    dac_dat_a_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.573    
                         arrival time                           2.769    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 mux_vco/mux_a_out_reg[10]_inv/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.164ns (20.324%)  route 0.643ns (79.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.555     1.970    mux_vco/adc_clk
    SLICE_X30Y82         FDRE                                         r  mux_vco/mux_a_out_reg[10]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.164     2.134 r  mux_vco/mux_a_out_reg[10]_inv/Q
                         net (fo=1, routed)           0.643     2.777    mux_vco_n_43
    SLICE_X43Y81         FDRE                                         r  dac_dat_a_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851     2.392    dac_clk_1x
    SLICE_X43Y81         FDRE                                         r  dac_dat_a_reg[10]/C
                         clock pessimism             -0.075     2.317    
                         clock uncertainty            0.189     2.506    
    SLICE_X43Y81         FDRE (Hold_fdre_C_D)         0.070     2.576    dac_dat_a_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.576    
                         arrival time                           2.777    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 mux_vco/mux_a_out_reg[7]_inv/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.164ns (20.316%)  route 0.643ns (79.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.554     1.969    mux_vco/adc_clk
    SLICE_X30Y81         FDRE                                         r  mux_vco/mux_a_out_reg[7]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.164     2.133 r  mux_vco/mux_a_out_reg[7]_inv/Q
                         net (fo=1, routed)           0.643     2.777    mux_vco_n_46
    SLICE_X43Y80         FDRE                                         r  dac_dat_a_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.850     2.391    dac_clk_1x
    SLICE_X43Y80         FDRE                                         r  dac_dat_a_reg[7]/C
                         clock pessimism             -0.075     2.316    
                         clock uncertainty            0.189     2.505    
    SLICE_X43Y80         FDRE (Hold_fdre_C_D)         0.070     2.575    dac_dat_a_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.575    
                         arrival time                           2.777    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 mux_vco/mux_b_out_reg[6]_inv/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.148ns (19.509%)  route 0.611ns (80.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.557     1.972    mux_vco/adc_clk
    SLICE_X30Y84         FDRE                                         r  mux_vco/mux_b_out_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.148     2.120 r  mux_vco/mux_b_out_reg[6]_inv/Q
                         net (fo=1, routed)           0.611     2.731    mux_vco_n_61
    SLICE_X42Y81         FDRE                                         r  dac_dat_b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851     2.392    dac_clk_1x
    SLICE_X42Y81         FDRE                                         r  dac_dat_b_reg[6]/C
                         clock pessimism             -0.075     2.317    
                         clock uncertainty            0.189     2.506    
    SLICE_X42Y81         FDRE (Hold_fdre_C_D)         0.010     2.516    dac_dat_b_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.516    
                         arrival time                           2.731    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 mux_vco/mux_a_out_reg[4]_inv/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.164ns (20.105%)  route 0.652ns (79.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.555     1.970    mux_vco/adc_clk
    SLICE_X30Y82         FDRE                                         r  mux_vco/mux_a_out_reg[4]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.164     2.134 r  mux_vco/mux_a_out_reg[4]_inv/Q
                         net (fo=1, routed)           0.652     2.786    mux_vco_n_49
    SLICE_X43Y80         FDRE                                         r  dac_dat_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.850     2.391    dac_clk_1x
    SLICE_X43Y80         FDRE                                         r  dac_dat_a_reg[4]/C
                         clock pessimism             -0.075     2.316    
                         clock uncertainty            0.189     2.505    
    SLICE_X43Y80         FDRE (Hold_fdre_C_D)         0.066     2.571    dac_dat_a_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 mux_vco/mux_b_out_reg[7]_inv/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.148ns (19.450%)  route 0.613ns (80.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.554     1.969    mux_vco/adc_clk
    SLICE_X30Y81         FDRE                                         r  mux_vco/mux_b_out_reg[7]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.148     2.117 r  mux_vco/mux_b_out_reg[7]_inv/Q
                         net (fo=1, routed)           0.613     2.730    mux_vco_n_60
    SLICE_X42Y80         FDRE                                         r  dac_dat_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.850     2.391    dac_clk_1x
    SLICE_X42Y80         FDRE                                         r  dac_dat_b_reg[7]/C
                         clock pessimism             -0.075     2.316    
                         clock uncertainty            0.189     2.505    
    SLICE_X42Y80         FDRE (Hold_fdre_C_D)         0.010     2.515    dac_dat_b_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 mux_vco/mux_a_out_reg[2]_inv/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.164ns (19.987%)  route 0.657ns (80.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=10514, routed)       0.557     1.972    mux_vco/adc_clk
    SLICE_X30Y84         FDRE                                         r  mux_vco/mux_a_out_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.164     2.136 r  mux_vco/mux_a_out_reg[2]_inv/Q
                         net (fo=1, routed)           0.657     2.793    mux_vco_n_51
    SLICE_X42Y84         FDRE                                         r  dac_dat_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.854     2.395    dac_clk_1x
    SLICE_X42Y84         FDRE                                         r  dac_dat_a_reg[2]/C
                         clock pessimism             -0.075     2.320    
                         clock uncertainty            0.189     2.509    
    SLICE_X42Y84         FDRE (Hold_fdre_C_D)         0.059     2.568    dac_dat_a_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           2.793    
  -------------------------------------------------------------------
                         slack                                  0.225    





