# 8Ã—8 Wallace Tree Multiplier
This repository contains the implementation and testbench for an 8Ã—8 unsigned Wallace multiplier in Verilog at the gate/structural level.

## ğŸ‘¨â€ğŸ’» Skills & Tools Demonstrated

- Digital design with structural Verilog
- RTL development for combinational circuits
- Testbench creation and verification
- Simulation and debugging (Vivado/ModelSim)
- Formal documentation (LaTeX)

## ğŸ› ï¸ Features

- Fully structural 8Ã—8 Wallace multiplier
- Modular Verilog subcomponents (ANDs, Half/Full Adders)
- Exhaustive waveforms for non-trivial test vectors
- Detailed report and gate count analysis
- Diagrams (hand-drawn/LaTeX)

## ğŸ—ï¸ Repo Structure

`/src` # Verilog source code and testbenches

`/sim` # Simulation results (screenshots, scripts)

`/docs` # Design report, diagrams, gate count

## ğŸš¦ How to Run

1. Clone repo
2. Open Vivado or ModelSim.
3. Add files from `/src`.
4. Run testbenches and compare results (see `/sim` for reference).

## ğŸ“ Report Highlights

See `/docs/Project1_Report.pdf` for
- Block and gate diagrams
- Gate count
- Simulation analysis
- Reflections and learning

## ğŸ“ˆ Sample Result

Will add once finished
