

================================================================
== Vivado HLS Report for 'addRoundKey'
================================================================
* Date:           Tue Nov 19 22:02:57 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        encrypt.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.312 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15| 0.150 us | 0.150 us |   15|   15|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    128|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    343|    -|
|Register         |        -|      -|     128|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     128|    471|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |xor_ln226_10_fu_387_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln226_11_fu_393_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln226_12_fu_399_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln226_13_fu_405_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln226_14_fu_411_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln226_15_fu_418_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln226_1_fu_332_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln226_2_fu_339_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln226_3_fu_345_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln226_4_fu_351_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln226_5_fu_357_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln226_6_fu_363_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln226_7_fu_369_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln226_8_fu_375_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln226_9_fu_381_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln226_fu_325_p2     |    xor   |      0|  0|   8|           8|           8|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 128|         128|         128|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  85|         17|    1|         17|
    |state_address0  |  85|         17|    4|         68|
    |state_address1  |  85|         17|    4|         68|
    |state_d0        |  44|          9|    8|         72|
    |state_d1        |  44|          9|    8|         72|
    +----------------+----+-----------+-----+-----------+
    |Total           | 343|         69|   25|        297|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  16|   0|   16|          0|
    |reg_317                |   8|   0|    8|          0|
    |reg_321                |   8|   0|    8|          0|
    |state_load_10_reg_525  |   8|   0|    8|          0|
    |state_load_11_reg_530  |   8|   0|    8|          0|
    |state_load_12_reg_545  |   8|   0|    8|          0|
    |state_load_13_reg_550  |   8|   0|    8|          0|
    |state_load_2_reg_445   |   8|   0|    8|          0|
    |state_load_3_reg_450   |   8|   0|    8|          0|
    |state_load_4_reg_465   |   8|   0|    8|          0|
    |state_load_5_reg_470   |   8|   0|    8|          0|
    |state_load_6_reg_485   |   8|   0|    8|          0|
    |state_load_7_reg_490   |   8|   0|    8|          0|
    |state_load_8_reg_505   |   8|   0|    8|          0|
    |state_load_9_reg_510   |   8|   0|    8|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 128|   0|  128|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |  addRoundKey | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |  addRoundKey | return value |
|ap_start        |  in |    1| ap_ctrl_hs |  addRoundKey | return value |
|ap_done         | out |    1| ap_ctrl_hs |  addRoundKey | return value |
|ap_idle         | out |    1| ap_ctrl_hs |  addRoundKey | return value |
|ap_ready        | out |    1| ap_ctrl_hs |  addRoundKey | return value |
|state_address0  | out |    4|  ap_memory |     state    |     array    |
|state_ce0       | out |    1|  ap_memory |     state    |     array    |
|state_we0       | out |    1|  ap_memory |     state    |     array    |
|state_d0        | out |    8|  ap_memory |     state    |     array    |
|state_q0        |  in |    8|  ap_memory |     state    |     array    |
|state_address1  | out |    4|  ap_memory |     state    |     array    |
|state_ce1       | out |    1|  ap_memory |     state    |     array    |
|state_we1       | out |    1|  ap_memory |     state    |     array    |
|state_d1        | out |    8|  ap_memory |     state    |     array    |
|state_q1        |  in |    8|  ap_memory |     state    |     array    |
|p_read          |  in |    8|   ap_none  |    p_read    |    scalar    |
|p_read1         |  in |    8|   ap_none  |    p_read1   |    scalar    |
|p_read2         |  in |    8|   ap_none  |    p_read2   |    scalar    |
|p_read3         |  in |    8|   ap_none  |    p_read3   |    scalar    |
|p_read4         |  in |    8|   ap_none  |    p_read4   |    scalar    |
|p_read5         |  in |    8|   ap_none  |    p_read5   |    scalar    |
|p_read6         |  in |    8|   ap_none  |    p_read6   |    scalar    |
|p_read7         |  in |    8|   ap_none  |    p_read7   |    scalar    |
|p_read8         |  in |    8|   ap_none  |    p_read8   |    scalar    |
|p_read9         |  in |    8|   ap_none  |    p_read9   |    scalar    |
|p_read10        |  in |    8|   ap_none  |   p_read10   |    scalar    |
|p_read11        |  in |    8|   ap_none  |   p_read11   |    scalar    |
|p_read12        |  in |    8|   ap_none  |   p_read12   |    scalar    |
|p_read13        |  in |    8|   ap_none  |   p_read13   |    scalar    |
|p_read14        |  in |    8|   ap_none  |   p_read14   |    scalar    |
|p_read15        |  in |    8|   ap_none  |   p_read15   |    scalar    |
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%state_addr = getelementptr [16 x i8]* %state, i64 0, i64 0" [helper.cpp:226]   --->   Operation 17 'getelementptr' 'state_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (2.32ns)   --->   "%state_load = load i8* %state_addr, align 1" [helper.cpp:226]   --->   Operation 18 'load' 'state_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%state_addr_31 = getelementptr [16 x i8]* %state, i64 0, i64 1" [helper.cpp:226]   --->   Operation 19 'getelementptr' 'state_addr_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%state_load_1 = load i8* %state_addr_31, align 1" [helper.cpp:226]   --->   Operation 20 'load' 'state_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 21 [1/2] (2.32ns)   --->   "%state_load = load i8* %state_addr, align 1" [helper.cpp:226]   --->   Operation 21 'load' 'state_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 22 [1/2] (2.32ns)   --->   "%state_load_1 = load i8* %state_addr_31, align 1" [helper.cpp:226]   --->   Operation 22 'load' 'state_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%state_addr_32 = getelementptr [16 x i8]* %state, i64 0, i64 2" [helper.cpp:226]   --->   Operation 23 'getelementptr' 'state_addr_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (2.32ns)   --->   "%state_load_2 = load i8* %state_addr_32, align 1" [helper.cpp:226]   --->   Operation 24 'load' 'state_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%state_addr_33 = getelementptr [16 x i8]* %state, i64 0, i64 3" [helper.cpp:226]   --->   Operation 25 'getelementptr' 'state_addr_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (2.32ns)   --->   "%state_load_3 = load i8* %state_addr_33, align 1" [helper.cpp:226]   --->   Operation 26 'load' 'state_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 27 [1/2] (2.32ns)   --->   "%state_load_2 = load i8* %state_addr_32, align 1" [helper.cpp:226]   --->   Operation 27 'load' 'state_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 28 [1/2] (2.32ns)   --->   "%state_load_3 = load i8* %state_addr_33, align 1" [helper.cpp:226]   --->   Operation 28 'load' 'state_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%state_addr_34 = getelementptr [16 x i8]* %state, i64 0, i64 4" [helper.cpp:226]   --->   Operation 29 'getelementptr' 'state_addr_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (2.32ns)   --->   "%state_load_4 = load i8* %state_addr_34, align 1" [helper.cpp:226]   --->   Operation 30 'load' 'state_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%state_addr_35 = getelementptr [16 x i8]* %state, i64 0, i64 5" [helper.cpp:226]   --->   Operation 31 'getelementptr' 'state_addr_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (2.32ns)   --->   "%state_load_5 = load i8* %state_addr_35, align 1" [helper.cpp:226]   --->   Operation 32 'load' 'state_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 33 [1/2] (2.32ns)   --->   "%state_load_4 = load i8* %state_addr_34, align 1" [helper.cpp:226]   --->   Operation 33 'load' 'state_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 34 [1/2] (2.32ns)   --->   "%state_load_5 = load i8* %state_addr_35, align 1" [helper.cpp:226]   --->   Operation 34 'load' 'state_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%state_addr_36 = getelementptr [16 x i8]* %state, i64 0, i64 6" [helper.cpp:226]   --->   Operation 35 'getelementptr' 'state_addr_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [2/2] (2.32ns)   --->   "%state_load_6 = load i8* %state_addr_36, align 1" [helper.cpp:226]   --->   Operation 36 'load' 'state_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%state_addr_37 = getelementptr [16 x i8]* %state, i64 0, i64 7" [helper.cpp:226]   --->   Operation 37 'getelementptr' 'state_addr_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (2.32ns)   --->   "%state_load_7 = load i8* %state_addr_37, align 1" [helper.cpp:226]   --->   Operation 38 'load' 'state_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 39 [1/2] (2.32ns)   --->   "%state_load_6 = load i8* %state_addr_36, align 1" [helper.cpp:226]   --->   Operation 39 'load' 'state_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_5 : Operation 40 [1/2] (2.32ns)   --->   "%state_load_7 = load i8* %state_addr_37, align 1" [helper.cpp:226]   --->   Operation 40 'load' 'state_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%state_addr_38 = getelementptr [16 x i8]* %state, i64 0, i64 8" [helper.cpp:226]   --->   Operation 41 'getelementptr' 'state_addr_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [2/2] (2.32ns)   --->   "%state_load_8 = load i8* %state_addr_38, align 1" [helper.cpp:226]   --->   Operation 42 'load' 'state_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%state_addr_39 = getelementptr [16 x i8]* %state, i64 0, i64 9" [helper.cpp:226]   --->   Operation 43 'getelementptr' 'state_addr_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [2/2] (2.32ns)   --->   "%state_load_9 = load i8* %state_addr_39, align 1" [helper.cpp:226]   --->   Operation 44 'load' 'state_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 45 [1/2] (2.32ns)   --->   "%state_load_8 = load i8* %state_addr_38, align 1" [helper.cpp:226]   --->   Operation 45 'load' 'state_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_6 : Operation 46 [1/2] (2.32ns)   --->   "%state_load_9 = load i8* %state_addr_39, align 1" [helper.cpp:226]   --->   Operation 46 'load' 'state_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%state_addr_40 = getelementptr [16 x i8]* %state, i64 0, i64 10" [helper.cpp:226]   --->   Operation 47 'getelementptr' 'state_addr_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [2/2] (2.32ns)   --->   "%state_load_10 = load i8* %state_addr_40, align 1" [helper.cpp:226]   --->   Operation 48 'load' 'state_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%state_addr_41 = getelementptr [16 x i8]* %state, i64 0, i64 11" [helper.cpp:226]   --->   Operation 49 'getelementptr' 'state_addr_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [2/2] (2.32ns)   --->   "%state_load_11 = load i8* %state_addr_41, align 1" [helper.cpp:226]   --->   Operation 50 'load' 'state_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 51 [1/2] (2.32ns)   --->   "%state_load_10 = load i8* %state_addr_40, align 1" [helper.cpp:226]   --->   Operation 51 'load' 'state_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_7 : Operation 52 [1/2] (2.32ns)   --->   "%state_load_11 = load i8* %state_addr_41, align 1" [helper.cpp:226]   --->   Operation 52 'load' 'state_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%state_addr_42 = getelementptr [16 x i8]* %state, i64 0, i64 12" [helper.cpp:226]   --->   Operation 53 'getelementptr' 'state_addr_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [2/2] (2.32ns)   --->   "%state_load_12 = load i8* %state_addr_42, align 1" [helper.cpp:226]   --->   Operation 54 'load' 'state_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%state_addr_43 = getelementptr [16 x i8]* %state, i64 0, i64 13" [helper.cpp:226]   --->   Operation 55 'getelementptr' 'state_addr_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [2/2] (2.32ns)   --->   "%state_load_13 = load i8* %state_addr_43, align 1" [helper.cpp:226]   --->   Operation 56 'load' 'state_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 57 [1/2] (2.32ns)   --->   "%state_load_12 = load i8* %state_addr_42, align 1" [helper.cpp:226]   --->   Operation 57 'load' 'state_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_8 : Operation 58 [1/2] (2.32ns)   --->   "%state_load_13 = load i8* %state_addr_43, align 1" [helper.cpp:226]   --->   Operation 58 'load' 'state_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%state_addr_44 = getelementptr [16 x i8]* %state, i64 0, i64 14" [helper.cpp:226]   --->   Operation 59 'getelementptr' 'state_addr_44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [2/2] (2.32ns)   --->   "%state_load_14 = load i8* %state_addr_44, align 1" [helper.cpp:226]   --->   Operation 60 'load' 'state_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%state_addr_45 = getelementptr [16 x i8]* %state, i64 0, i64 15" [helper.cpp:226]   --->   Operation 61 'getelementptr' 'state_addr_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [2/2] (2.32ns)   --->   "%state_load_15 = load i8* %state_addr_45, align 1" [helper.cpp:226]   --->   Operation 62 'load' 'state_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 9 <SV = 8> <Delay = 3.31>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%p_read117 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read1)" [helper.cpp:222]   --->   Operation 63 'read' 'p_read117' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%p_read16 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read)" [helper.cpp:222]   --->   Operation 64 'read' 'p_read16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.99ns)   --->   "%xor_ln226 = xor i8 %state_load, %p_read16" [helper.cpp:226]   --->   Operation 65 'xor' 'xor_ln226' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 66 [1/1] (2.32ns)   --->   "store i8 %xor_ln226, i8* %state_addr, align 1" [helper.cpp:226]   --->   Operation 66 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_9 : Operation 67 [1/1] (0.99ns)   --->   "%xor_ln226_1 = xor i8 %state_load_1, %p_read117" [helper.cpp:226]   --->   Operation 67 'xor' 'xor_ln226_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 68 [1/1] (2.32ns)   --->   "store i8 %xor_ln226_1, i8* %state_addr_31, align 1" [helper.cpp:226]   --->   Operation 68 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_9 : Operation 69 [1/2] (2.32ns)   --->   "%state_load_14 = load i8* %state_addr_44, align 1" [helper.cpp:226]   --->   Operation 69 'load' 'state_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_9 : Operation 70 [1/2] (2.32ns)   --->   "%state_load_15 = load i8* %state_addr_45, align 1" [helper.cpp:226]   --->   Operation 70 'load' 'state_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 10 <SV = 9> <Delay = 3.31>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%p_read319 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read3)" [helper.cpp:222]   --->   Operation 71 'read' 'p_read319' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%p_read218 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read2)" [helper.cpp:222]   --->   Operation 72 'read' 'p_read218' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.99ns)   --->   "%xor_ln226_2 = xor i8 %state_load_2, %p_read218" [helper.cpp:226]   --->   Operation 73 'xor' 'xor_ln226_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 74 [1/1] (2.32ns)   --->   "store i8 %xor_ln226_2, i8* %state_addr_32, align 1" [helper.cpp:226]   --->   Operation 74 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_10 : Operation 75 [1/1] (0.99ns)   --->   "%xor_ln226_3 = xor i8 %state_load_3, %p_read319" [helper.cpp:226]   --->   Operation 75 'xor' 'xor_ln226_3' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 76 [1/1] (2.32ns)   --->   "store i8 %xor_ln226_3, i8* %state_addr_33, align 1" [helper.cpp:226]   --->   Operation 76 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 11 <SV = 10> <Delay = 3.31>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%p_read521 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read5)" [helper.cpp:222]   --->   Operation 77 'read' 'p_read521' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%p_read420 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read4)" [helper.cpp:222]   --->   Operation 78 'read' 'p_read420' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.99ns)   --->   "%xor_ln226_4 = xor i8 %state_load_4, %p_read420" [helper.cpp:226]   --->   Operation 79 'xor' 'xor_ln226_4' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 80 [1/1] (2.32ns)   --->   "store i8 %xor_ln226_4, i8* %state_addr_34, align 1" [helper.cpp:226]   --->   Operation 80 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_11 : Operation 81 [1/1] (0.99ns)   --->   "%xor_ln226_5 = xor i8 %state_load_5, %p_read521" [helper.cpp:226]   --->   Operation 81 'xor' 'xor_ln226_5' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 82 [1/1] (2.32ns)   --->   "store i8 %xor_ln226_5, i8* %state_addr_35, align 1" [helper.cpp:226]   --->   Operation 82 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 12 <SV = 11> <Delay = 3.31>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%p_read723 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read7)" [helper.cpp:222]   --->   Operation 83 'read' 'p_read723' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%p_read622 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read6)" [helper.cpp:222]   --->   Operation 84 'read' 'p_read622' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.99ns)   --->   "%xor_ln226_6 = xor i8 %state_load_6, %p_read622" [helper.cpp:226]   --->   Operation 85 'xor' 'xor_ln226_6' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 86 [1/1] (2.32ns)   --->   "store i8 %xor_ln226_6, i8* %state_addr_36, align 1" [helper.cpp:226]   --->   Operation 86 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_12 : Operation 87 [1/1] (0.99ns)   --->   "%xor_ln226_7 = xor i8 %state_load_7, %p_read723" [helper.cpp:226]   --->   Operation 87 'xor' 'xor_ln226_7' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 88 [1/1] (2.32ns)   --->   "store i8 %xor_ln226_7, i8* %state_addr_37, align 1" [helper.cpp:226]   --->   Operation 88 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 13 <SV = 12> <Delay = 3.31>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%p_read_22 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read9)" [helper.cpp:222]   --->   Operation 89 'read' 'p_read_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%p_read_23 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read8)" [helper.cpp:222]   --->   Operation 90 'read' 'p_read_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.99ns)   --->   "%xor_ln226_8 = xor i8 %state_load_8, %p_read_23" [helper.cpp:226]   --->   Operation 91 'xor' 'xor_ln226_8' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 92 [1/1] (2.32ns)   --->   "store i8 %xor_ln226_8, i8* %state_addr_38, align 1" [helper.cpp:226]   --->   Operation 92 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_13 : Operation 93 [1/1] (0.99ns)   --->   "%xor_ln226_9 = xor i8 %state_load_9, %p_read_22" [helper.cpp:226]   --->   Operation 93 'xor' 'xor_ln226_9' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 94 [1/1] (2.32ns)   --->   "store i8 %xor_ln226_9, i8* %state_addr_39, align 1" [helper.cpp:226]   --->   Operation 94 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 14 <SV = 13> <Delay = 3.31>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%p_read_20 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read11)" [helper.cpp:222]   --->   Operation 95 'read' 'p_read_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%p_read_21 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read10)" [helper.cpp:222]   --->   Operation 96 'read' 'p_read_21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (0.99ns)   --->   "%xor_ln226_10 = xor i8 %state_load_10, %p_read_21" [helper.cpp:226]   --->   Operation 97 'xor' 'xor_ln226_10' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 98 [1/1] (2.32ns)   --->   "store i8 %xor_ln226_10, i8* %state_addr_40, align 1" [helper.cpp:226]   --->   Operation 98 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_14 : Operation 99 [1/1] (0.99ns)   --->   "%xor_ln226_11 = xor i8 %state_load_11, %p_read_20" [helper.cpp:226]   --->   Operation 99 'xor' 'xor_ln226_11' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 100 [1/1] (2.32ns)   --->   "store i8 %xor_ln226_11, i8* %state_addr_41, align 1" [helper.cpp:226]   --->   Operation 100 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 15 <SV = 14> <Delay = 3.31>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%p_read_18 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read13)" [helper.cpp:222]   --->   Operation 101 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%p_read_19 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read12)" [helper.cpp:222]   --->   Operation 102 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 103 [1/1] (0.99ns)   --->   "%xor_ln226_12 = xor i8 %state_load_12, %p_read_19" [helper.cpp:226]   --->   Operation 103 'xor' 'xor_ln226_12' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 104 [1/1] (2.32ns)   --->   "store i8 %xor_ln226_12, i8* %state_addr_42, align 1" [helper.cpp:226]   --->   Operation 104 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_15 : Operation 105 [1/1] (0.99ns)   --->   "%xor_ln226_13 = xor i8 %state_load_13, %p_read_18" [helper.cpp:226]   --->   Operation 105 'xor' 'xor_ln226_13' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 106 [1/1] (2.32ns)   --->   "store i8 %xor_ln226_13, i8* %state_addr_43, align 1" [helper.cpp:226]   --->   Operation 106 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 16 <SV = 15> <Delay = 3.31>
ST_16 : Operation 107 [1/1] (0.00ns)   --->   "%p_read_16 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read15)" [helper.cpp:222]   --->   Operation 107 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 108 [1/1] (0.00ns)   --->   "%p_read_17 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read14)" [helper.cpp:222]   --->   Operation 108 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 109 [1/1] (0.99ns)   --->   "%xor_ln226_14 = xor i8 %state_load_14, %p_read_17" [helper.cpp:226]   --->   Operation 109 'xor' 'xor_ln226_14' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 110 [1/1] (2.32ns)   --->   "store i8 %xor_ln226_14, i8* %state_addr_44, align 1" [helper.cpp:226]   --->   Operation 110 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_16 : Operation 111 [1/1] (0.99ns)   --->   "%xor_ln226_15 = xor i8 %state_load_15, %p_read_16" [helper.cpp:226]   --->   Operation 111 'xor' 'xor_ln226_15' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 112 [1/1] (2.32ns)   --->   "store i8 %xor_ln226_15, i8* %state_addr_45, align 1" [helper.cpp:226]   --->   Operation 112 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "ret void" [helper.cpp:227]   --->   Operation 113 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
state_addr    (getelementptr) [ 00111111110000000]
state_addr_31 (getelementptr) [ 00111111110000000]
state_load    (load         ) [ 00011111110000000]
state_load_1  (load         ) [ 00011111110000000]
state_addr_32 (getelementptr) [ 00011111111000000]
state_addr_33 (getelementptr) [ 00011111111000000]
state_load_2  (load         ) [ 00001111111000000]
state_load_3  (load         ) [ 00001111111000000]
state_addr_34 (getelementptr) [ 00001111111100000]
state_addr_35 (getelementptr) [ 00001111111100000]
state_load_4  (load         ) [ 00000111111100000]
state_load_5  (load         ) [ 00000111111100000]
state_addr_36 (getelementptr) [ 00000111111110000]
state_addr_37 (getelementptr) [ 00000111111110000]
state_load_6  (load         ) [ 00000011111110000]
state_load_7  (load         ) [ 00000011111110000]
state_addr_38 (getelementptr) [ 00000011111111000]
state_addr_39 (getelementptr) [ 00000011111111000]
state_load_8  (load         ) [ 00000001111111000]
state_load_9  (load         ) [ 00000001111111000]
state_addr_40 (getelementptr) [ 00000001111111100]
state_addr_41 (getelementptr) [ 00000001111111100]
state_load_10 (load         ) [ 00000000111111100]
state_load_11 (load         ) [ 00000000111111100]
state_addr_42 (getelementptr) [ 00000000111111110]
state_addr_43 (getelementptr) [ 00000000111111110]
state_load_12 (load         ) [ 00000000011111110]
state_load_13 (load         ) [ 00000000011111110]
state_addr_44 (getelementptr) [ 00000000011111111]
state_addr_45 (getelementptr) [ 00000000011111111]
p_read117     (read         ) [ 00000000000000000]
p_read16      (read         ) [ 00000000000000000]
xor_ln226     (xor          ) [ 00000000000000000]
store_ln226   (store        ) [ 00000000000000000]
xor_ln226_1   (xor          ) [ 00000000000000000]
store_ln226   (store        ) [ 00000000000000000]
state_load_14 (load         ) [ 00000000001111111]
state_load_15 (load         ) [ 00000000001111111]
p_read319     (read         ) [ 00000000000000000]
p_read218     (read         ) [ 00000000000000000]
xor_ln226_2   (xor          ) [ 00000000000000000]
store_ln226   (store        ) [ 00000000000000000]
xor_ln226_3   (xor          ) [ 00000000000000000]
store_ln226   (store        ) [ 00000000000000000]
p_read521     (read         ) [ 00000000000000000]
p_read420     (read         ) [ 00000000000000000]
xor_ln226_4   (xor          ) [ 00000000000000000]
store_ln226   (store        ) [ 00000000000000000]
xor_ln226_5   (xor          ) [ 00000000000000000]
store_ln226   (store        ) [ 00000000000000000]
p_read723     (read         ) [ 00000000000000000]
p_read622     (read         ) [ 00000000000000000]
xor_ln226_6   (xor          ) [ 00000000000000000]
store_ln226   (store        ) [ 00000000000000000]
xor_ln226_7   (xor          ) [ 00000000000000000]
store_ln226   (store        ) [ 00000000000000000]
p_read_22     (read         ) [ 00000000000000000]
p_read_23     (read         ) [ 00000000000000000]
xor_ln226_8   (xor          ) [ 00000000000000000]
store_ln226   (store        ) [ 00000000000000000]
xor_ln226_9   (xor          ) [ 00000000000000000]
store_ln226   (store        ) [ 00000000000000000]
p_read_20     (read         ) [ 00000000000000000]
p_read_21     (read         ) [ 00000000000000000]
xor_ln226_10  (xor          ) [ 00000000000000000]
store_ln226   (store        ) [ 00000000000000000]
xor_ln226_11  (xor          ) [ 00000000000000000]
store_ln226   (store        ) [ 00000000000000000]
p_read_18     (read         ) [ 00000000000000000]
p_read_19     (read         ) [ 00000000000000000]
xor_ln226_12  (xor          ) [ 00000000000000000]
store_ln226   (store        ) [ 00000000000000000]
xor_ln226_13  (xor          ) [ 00000000000000000]
store_ln226   (store        ) [ 00000000000000000]
p_read_16     (read         ) [ 00000000000000000]
p_read_17     (read         ) [ 00000000000000000]
xor_ln226_14  (xor          ) [ 00000000000000000]
store_ln226   (store        ) [ 00000000000000000]
xor_ln226_15  (xor          ) [ 00000000000000000]
store_ln226   (store        ) [ 00000000000000000]
ret_ln227     (ret          ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_read15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read15"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="p_read117_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read117/9 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_read16_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read16/9 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_read319_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read319/10 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_read218_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read218/10 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_read521_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read521/11 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_read420_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read420/11 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_read723_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read723/12 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_read622_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read622/12 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_read_22_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_22/13 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_read_23_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_23/13 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_read_20_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_20/14 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_read_21_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_21/14 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_read_18_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_18/15 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_read_19_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_19/15 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_read_16_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_16/16 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_read_17_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_17/16 "/>
</bind>
</comp>

<comp id="164" class="1004" name="state_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="0" index="2" bw="0" slack="0"/>
<pin id="186" dir="0" index="4" bw="4" slack="0"/>
<pin id="187" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="188" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="8" slack="7"/>
<pin id="189" dir="1" index="7" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_load/1 state_load_1/1 state_load_2/2 state_load_3/2 state_load_4/3 state_load_5/3 state_load_6/4 state_load_7/4 state_load_8/5 state_load_9/5 state_load_10/6 state_load_11/6 state_load_12/7 state_load_13/7 state_load_14/8 state_load_15/8 store_ln226/9 store_ln226/9 store_ln226/10 store_ln226/10 store_ln226/11 store_ln226/11 store_ln226/12 store_ln226/12 store_ln226/13 store_ln226/13 store_ln226/14 store_ln226/14 store_ln226/15 store_ln226/15 store_ln226/16 store_ln226/16 "/>
</bind>
</comp>

<comp id="178" class="1004" name="state_addr_31_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_31/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="state_addr_32_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="3" slack="0"/>
<pin id="195" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_32/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="state_addr_33_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="3" slack="0"/>
<pin id="204" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_33/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="state_addr_34_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="4" slack="0"/>
<pin id="213" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_34/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="state_addr_35_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="4" slack="0"/>
<pin id="222" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_35/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="state_addr_36_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="4" slack="0"/>
<pin id="231" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_36/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="state_addr_37_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="4" slack="0"/>
<pin id="240" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_37/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="state_addr_38_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="5" slack="0"/>
<pin id="249" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_38/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="state_addr_39_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="5" slack="0"/>
<pin id="258" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_39/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="state_addr_40_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="5" slack="0"/>
<pin id="267" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_40/6 "/>
</bind>
</comp>

<comp id="272" class="1004" name="state_addr_41_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="5" slack="0"/>
<pin id="276" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_41/6 "/>
</bind>
</comp>

<comp id="281" class="1004" name="state_addr_42_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="5" slack="0"/>
<pin id="285" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_42/7 "/>
</bind>
</comp>

<comp id="290" class="1004" name="state_addr_43_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="5" slack="0"/>
<pin id="294" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_43/7 "/>
</bind>
</comp>

<comp id="299" class="1004" name="state_addr_44_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="5" slack="0"/>
<pin id="303" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_44/8 "/>
</bind>
</comp>

<comp id="308" class="1004" name="state_addr_45_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="5" slack="0"/>
<pin id="312" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_45/8 "/>
</bind>
</comp>

<comp id="317" class="1005" name="reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="7"/>
<pin id="319" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="state_load state_load_14 "/>
</bind>
</comp>

<comp id="321" class="1005" name="reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="7"/>
<pin id="323" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="state_load_1 state_load_15 "/>
</bind>
</comp>

<comp id="325" class="1004" name="xor_ln226_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="7"/>
<pin id="327" dir="0" index="1" bw="8" slack="0"/>
<pin id="328" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln226/9 "/>
</bind>
</comp>

<comp id="332" class="1004" name="xor_ln226_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="7"/>
<pin id="334" dir="0" index="1" bw="8" slack="0"/>
<pin id="335" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln226_1/9 "/>
</bind>
</comp>

<comp id="339" class="1004" name="xor_ln226_2_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="7"/>
<pin id="341" dir="0" index="1" bw="8" slack="0"/>
<pin id="342" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln226_2/10 "/>
</bind>
</comp>

<comp id="345" class="1004" name="xor_ln226_3_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="7"/>
<pin id="347" dir="0" index="1" bw="8" slack="0"/>
<pin id="348" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln226_3/10 "/>
</bind>
</comp>

<comp id="351" class="1004" name="xor_ln226_4_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="7"/>
<pin id="353" dir="0" index="1" bw="8" slack="0"/>
<pin id="354" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln226_4/11 "/>
</bind>
</comp>

<comp id="357" class="1004" name="xor_ln226_5_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="7"/>
<pin id="359" dir="0" index="1" bw="8" slack="0"/>
<pin id="360" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln226_5/11 "/>
</bind>
</comp>

<comp id="363" class="1004" name="xor_ln226_6_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="7"/>
<pin id="365" dir="0" index="1" bw="8" slack="0"/>
<pin id="366" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln226_6/12 "/>
</bind>
</comp>

<comp id="369" class="1004" name="xor_ln226_7_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="7"/>
<pin id="371" dir="0" index="1" bw="8" slack="0"/>
<pin id="372" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln226_7/12 "/>
</bind>
</comp>

<comp id="375" class="1004" name="xor_ln226_8_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="7"/>
<pin id="377" dir="0" index="1" bw="8" slack="0"/>
<pin id="378" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln226_8/13 "/>
</bind>
</comp>

<comp id="381" class="1004" name="xor_ln226_9_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="7"/>
<pin id="383" dir="0" index="1" bw="8" slack="0"/>
<pin id="384" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln226_9/13 "/>
</bind>
</comp>

<comp id="387" class="1004" name="xor_ln226_10_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="7"/>
<pin id="389" dir="0" index="1" bw="8" slack="0"/>
<pin id="390" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln226_10/14 "/>
</bind>
</comp>

<comp id="393" class="1004" name="xor_ln226_11_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="7"/>
<pin id="395" dir="0" index="1" bw="8" slack="0"/>
<pin id="396" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln226_11/14 "/>
</bind>
</comp>

<comp id="399" class="1004" name="xor_ln226_12_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="7"/>
<pin id="401" dir="0" index="1" bw="8" slack="0"/>
<pin id="402" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln226_12/15 "/>
</bind>
</comp>

<comp id="405" class="1004" name="xor_ln226_13_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="7"/>
<pin id="407" dir="0" index="1" bw="8" slack="0"/>
<pin id="408" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln226_13/15 "/>
</bind>
</comp>

<comp id="411" class="1004" name="xor_ln226_14_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="7"/>
<pin id="413" dir="0" index="1" bw="8" slack="0"/>
<pin id="414" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln226_14/16 "/>
</bind>
</comp>

<comp id="418" class="1004" name="xor_ln226_15_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="7"/>
<pin id="420" dir="0" index="1" bw="8" slack="0"/>
<pin id="421" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln226_15/16 "/>
</bind>
</comp>

<comp id="425" class="1005" name="state_addr_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="4" slack="1"/>
<pin id="427" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="430" class="1005" name="state_addr_31_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="1"/>
<pin id="432" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_31 "/>
</bind>
</comp>

<comp id="435" class="1005" name="state_addr_32_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="4" slack="1"/>
<pin id="437" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_32 "/>
</bind>
</comp>

<comp id="440" class="1005" name="state_addr_33_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="4" slack="1"/>
<pin id="442" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_33 "/>
</bind>
</comp>

<comp id="445" class="1005" name="state_load_2_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="7"/>
<pin id="447" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="state_load_2 "/>
</bind>
</comp>

<comp id="450" class="1005" name="state_load_3_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="7"/>
<pin id="452" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="state_load_3 "/>
</bind>
</comp>

<comp id="455" class="1005" name="state_addr_34_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="4" slack="1"/>
<pin id="457" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_34 "/>
</bind>
</comp>

<comp id="460" class="1005" name="state_addr_35_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="4" slack="1"/>
<pin id="462" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_35 "/>
</bind>
</comp>

<comp id="465" class="1005" name="state_load_4_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="7"/>
<pin id="467" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="state_load_4 "/>
</bind>
</comp>

<comp id="470" class="1005" name="state_load_5_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="7"/>
<pin id="472" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="state_load_5 "/>
</bind>
</comp>

<comp id="475" class="1005" name="state_addr_36_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="4" slack="1"/>
<pin id="477" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_36 "/>
</bind>
</comp>

<comp id="480" class="1005" name="state_addr_37_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="4" slack="1"/>
<pin id="482" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_37 "/>
</bind>
</comp>

<comp id="485" class="1005" name="state_load_6_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="7"/>
<pin id="487" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="state_load_6 "/>
</bind>
</comp>

<comp id="490" class="1005" name="state_load_7_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="7"/>
<pin id="492" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="state_load_7 "/>
</bind>
</comp>

<comp id="495" class="1005" name="state_addr_38_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="4" slack="1"/>
<pin id="497" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_38 "/>
</bind>
</comp>

<comp id="500" class="1005" name="state_addr_39_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="4" slack="1"/>
<pin id="502" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_39 "/>
</bind>
</comp>

<comp id="505" class="1005" name="state_load_8_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="7"/>
<pin id="507" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="state_load_8 "/>
</bind>
</comp>

<comp id="510" class="1005" name="state_load_9_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="7"/>
<pin id="512" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="state_load_9 "/>
</bind>
</comp>

<comp id="515" class="1005" name="state_addr_40_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="4" slack="1"/>
<pin id="517" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_40 "/>
</bind>
</comp>

<comp id="520" class="1005" name="state_addr_41_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="4" slack="1"/>
<pin id="522" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_41 "/>
</bind>
</comp>

<comp id="525" class="1005" name="state_load_10_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="7"/>
<pin id="527" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="state_load_10 "/>
</bind>
</comp>

<comp id="530" class="1005" name="state_load_11_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="7"/>
<pin id="532" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="state_load_11 "/>
</bind>
</comp>

<comp id="535" class="1005" name="state_addr_42_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="4" slack="1"/>
<pin id="537" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_42 "/>
</bind>
</comp>

<comp id="540" class="1005" name="state_addr_43_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="4" slack="1"/>
<pin id="542" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_43 "/>
</bind>
</comp>

<comp id="545" class="1005" name="state_load_12_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="8" slack="7"/>
<pin id="547" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="state_load_12 "/>
</bind>
</comp>

<comp id="550" class="1005" name="state_load_13_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="7"/>
<pin id="552" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="state_load_13 "/>
</bind>
</comp>

<comp id="555" class="1005" name="state_addr_44_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="4" slack="1"/>
<pin id="557" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_44 "/>
</bind>
</comp>

<comp id="560" class="1005" name="state_addr_45_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="4" slack="1"/>
<pin id="562" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_45 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="66" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="66" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="66" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="66" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="66" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="66" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="66" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="66" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="66" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="66" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="66" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="66" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="66" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="66" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="66" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="32" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="66" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="30" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="34" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="164" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="34" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="36" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="190"><net_src comp="178" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="196"><net_src comp="0" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="34" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="38" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="199"><net_src comp="191" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="34" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="40" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="208"><net_src comp="200" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="214"><net_src comp="0" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="42" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="217"><net_src comp="209" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="223"><net_src comp="0" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="34" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="44" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="226"><net_src comp="218" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="232"><net_src comp="0" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="34" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="46" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="235"><net_src comp="227" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="241"><net_src comp="0" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="34" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="48" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="244"><net_src comp="236" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="250"><net_src comp="0" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="34" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="50" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="253"><net_src comp="245" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="259"><net_src comp="0" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="34" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="52" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="262"><net_src comp="254" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="268"><net_src comp="0" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="34" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="54" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="271"><net_src comp="263" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="277"><net_src comp="0" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="34" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="56" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="280"><net_src comp="272" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="286"><net_src comp="0" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="34" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="58" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="289"><net_src comp="281" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="295"><net_src comp="0" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="34" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="60" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="298"><net_src comp="290" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="304"><net_src comp="0" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="34" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="62" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="307"><net_src comp="299" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="313"><net_src comp="0" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="34" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="64" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="316"><net_src comp="308" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="320"><net_src comp="172" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="172" pin="7"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="317" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="74" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="331"><net_src comp="325" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="336"><net_src comp="321" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="68" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="338"><net_src comp="332" pin="2"/><net_sink comp="172" pin=4"/></net>

<net id="343"><net_src comp="86" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="344"><net_src comp="339" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="349"><net_src comp="80" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="350"><net_src comp="345" pin="2"/><net_sink comp="172" pin=4"/></net>

<net id="355"><net_src comp="98" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="356"><net_src comp="351" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="361"><net_src comp="92" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="362"><net_src comp="357" pin="2"/><net_sink comp="172" pin=4"/></net>

<net id="367"><net_src comp="110" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="368"><net_src comp="363" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="373"><net_src comp="104" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="374"><net_src comp="369" pin="2"/><net_sink comp="172" pin=4"/></net>

<net id="379"><net_src comp="122" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="380"><net_src comp="375" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="385"><net_src comp="116" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="386"><net_src comp="381" pin="2"/><net_sink comp="172" pin=4"/></net>

<net id="391"><net_src comp="134" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="392"><net_src comp="387" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="397"><net_src comp="128" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="398"><net_src comp="393" pin="2"/><net_sink comp="172" pin=4"/></net>

<net id="403"><net_src comp="146" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="404"><net_src comp="399" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="409"><net_src comp="140" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="410"><net_src comp="405" pin="2"/><net_sink comp="172" pin=4"/></net>

<net id="415"><net_src comp="317" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="158" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="417"><net_src comp="411" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="422"><net_src comp="321" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="152" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="424"><net_src comp="418" pin="2"/><net_sink comp="172" pin=4"/></net>

<net id="428"><net_src comp="164" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="433"><net_src comp="178" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="438"><net_src comp="191" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="443"><net_src comp="200" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="448"><net_src comp="172" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="453"><net_src comp="172" pin="7"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="458"><net_src comp="209" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="463"><net_src comp="218" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="468"><net_src comp="172" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="473"><net_src comp="172" pin="7"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="478"><net_src comp="227" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="483"><net_src comp="236" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="488"><net_src comp="172" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="493"><net_src comp="172" pin="7"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="498"><net_src comp="245" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="503"><net_src comp="254" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="508"><net_src comp="172" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="513"><net_src comp="172" pin="7"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="518"><net_src comp="263" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="523"><net_src comp="272" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="528"><net_src comp="172" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="533"><net_src comp="172" pin="7"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="538"><net_src comp="281" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="543"><net_src comp="290" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="548"><net_src comp="172" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="553"><net_src comp="172" pin="7"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="558"><net_src comp="299" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="563"><net_src comp="308" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="172" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {9 10 11 12 13 14 15 16 }
 - Input state : 
	Port: addRoundKey : state | {1 2 3 4 5 6 7 8 9 }
	Port: addRoundKey : p_read | {9 }
	Port: addRoundKey : p_read1 | {9 }
	Port: addRoundKey : p_read2 | {10 }
	Port: addRoundKey : p_read3 | {10 }
	Port: addRoundKey : p_read4 | {11 }
	Port: addRoundKey : p_read5 | {11 }
	Port: addRoundKey : p_read6 | {12 }
	Port: addRoundKey : p_read7 | {12 }
	Port: addRoundKey : p_read8 | {13 }
	Port: addRoundKey : p_read9 | {13 }
	Port: addRoundKey : p_read10 | {14 }
	Port: addRoundKey : p_read11 | {14 }
	Port: addRoundKey : p_read12 | {15 }
	Port: addRoundKey : p_read13 | {15 }
	Port: addRoundKey : p_read14 | {16 }
	Port: addRoundKey : p_read15 | {16 }
  - Chain level:
	State 1
		state_load : 1
		state_load_1 : 1
	State 2
		state_load_2 : 1
		state_load_3 : 1
	State 3
		state_load_4 : 1
		state_load_5 : 1
	State 4
		state_load_6 : 1
		state_load_7 : 1
	State 5
		state_load_8 : 1
		state_load_9 : 1
	State 6
		state_load_10 : 1
		state_load_11 : 1
	State 7
		state_load_12 : 1
		state_load_13 : 1
	State 8
		state_load_14 : 1
		state_load_15 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    xor_ln226_fu_325   |    0    |    8    |
|          |   xor_ln226_1_fu_332  |    0    |    8    |
|          |   xor_ln226_2_fu_339  |    0    |    8    |
|          |   xor_ln226_3_fu_345  |    0    |    8    |
|          |   xor_ln226_4_fu_351  |    0    |    8    |
|          |   xor_ln226_5_fu_357  |    0    |    8    |
|          |   xor_ln226_6_fu_363  |    0    |    8    |
|    xor   |   xor_ln226_7_fu_369  |    0    |    8    |
|          |   xor_ln226_8_fu_375  |    0    |    8    |
|          |   xor_ln226_9_fu_381  |    0    |    8    |
|          |  xor_ln226_10_fu_387  |    0    |    8    |
|          |  xor_ln226_11_fu_393  |    0    |    8    |
|          |  xor_ln226_12_fu_399  |    0    |    8    |
|          |  xor_ln226_13_fu_405  |    0    |    8    |
|          |  xor_ln226_14_fu_411  |    0    |    8    |
|          |  xor_ln226_15_fu_418  |    0    |    8    |
|----------|-----------------------|---------|---------|
|          |  p_read117_read_fu_68 |    0    |    0    |
|          |  p_read16_read_fu_74  |    0    |    0    |
|          |  p_read319_read_fu_80 |    0    |    0    |
|          |  p_read218_read_fu_86 |    0    |    0    |
|          |  p_read521_read_fu_92 |    0    |    0    |
|          |  p_read420_read_fu_98 |    0    |    0    |
|          | p_read723_read_fu_104 |    0    |    0    |
|   read   | p_read622_read_fu_110 |    0    |    0    |
|          | p_read_22_read_fu_116 |    0    |    0    |
|          | p_read_23_read_fu_122 |    0    |    0    |
|          | p_read_20_read_fu_128 |    0    |    0    |
|          | p_read_21_read_fu_134 |    0    |    0    |
|          | p_read_18_read_fu_140 |    0    |    0    |
|          | p_read_19_read_fu_146 |    0    |    0    |
|          | p_read_16_read_fu_152 |    0    |    0    |
|          | p_read_17_read_fu_158 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   128   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|       reg_317       |    8   |
|       reg_321       |    8   |
|state_addr_31_reg_430|    4   |
|state_addr_32_reg_435|    4   |
|state_addr_33_reg_440|    4   |
|state_addr_34_reg_455|    4   |
|state_addr_35_reg_460|    4   |
|state_addr_36_reg_475|    4   |
|state_addr_37_reg_480|    4   |
|state_addr_38_reg_495|    4   |
|state_addr_39_reg_500|    4   |
|state_addr_40_reg_515|    4   |
|state_addr_41_reg_520|    4   |
|state_addr_42_reg_535|    4   |
|state_addr_43_reg_540|    4   |
|state_addr_44_reg_555|    4   |
|state_addr_45_reg_560|    4   |
|  state_addr_reg_425 |    4   |
|state_load_10_reg_525|    8   |
|state_load_11_reg_530|    8   |
|state_load_12_reg_545|    8   |
|state_load_13_reg_550|    8   |
| state_load_2_reg_445|    8   |
| state_load_3_reg_450|    8   |
| state_load_4_reg_465|    8   |
| state_load_5_reg_470|    8   |
| state_load_6_reg_485|    8   |
| state_load_7_reg_490|    8   |
| state_load_8_reg_505|    8   |
| state_load_9_reg_510|    8   |
+---------------------+--------+
|        Total        |   176  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_172 |  p0  |  16  |   4  |   64   ||    65   |
| grp_access_fu_172 |  p1  |   8  |   8  |   64   ||    41   |
| grp_access_fu_172 |  p2  |  16  |   0  |    0   ||    65   |
| grp_access_fu_172 |  p4  |   8  |   4  |   32   ||    41   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   160  ||  8.4008 ||   212   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   128  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    -   |   212  |
|  Register |    -   |   176  |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   176  |   340  |
+-----------+--------+--------+--------+
