# PipelinedProcessor

Pipelined Arm Processor in Verilog

## Main Decoder truth table

| **Op** | **Funct5** | **Funct4:1 (cmd)** | **Funct0** | **Type**    | **Branch** | **MemtoReg** | **MemW** | **ALUSrc** | **ImmSrc** | **RegW** | **RegSrc** | **ALUOp** |
| ------ | ---------- | ------------------ | ---------- | ----------- | ---------- | ------------ | -------- | ---------- | ---------- | -------- | ---------- | --------- |
| 00     | 0          | XXXX               | X          | DP Reg      | 0          | 0            | 0        | 0          | XX         | 1        | 00         | 1         |
| 00     | 1          | XXXX               | X          | DP Imm      | 0          | 0            | 0        | 1          | 00         | 1        | X0         | 1         |
| 01     | 0          | 1X00               | 0          | STR Offset  | 0          | X            | 1        | 1          | 01         | 0        | 10         | 0         |
| 01     | 0          | 1X00               | 1          | LDR Offset  | 0          | 1            | 0        | 1          | 01         | 1        | X0         | 0         |
| 01     | 0          | 1X01               | 0          | STR Pre     | 0          | X            | 1        | 1          | 01         | 0        | 10         | 0         |
| 01     | 0          | 1X01               | 1          | LDR Pre     | 0          | 1            | 0        | 1          | 01         | 1        | X0         | 0         |
| 01     | 0          | 0X00               | 0          | STR Post    | 0          | X            | 1        | 1          | 01         | 0        | 10         | 0         |
| 01     | 0          | 0X00               | 1          | LDR Post    | 0          | 1            | 0        | 1          | 01         | 1        | X0         | 0         |
| 01     | 1          | 0101               | 0          | STR Indexed | 0          | X            | 1        | 0          | XX         | 0        | 10         | 0         |
| 01     | 1          | 0101               | 1          | LDR Indexed | 0          | 1            | 0        | 0          | XX         | 1        | X0         | 0         |
| 10     | X          | 0000               | X          | B           | 1          | 0            | 0        | 1          | 10         | 0        | X1         | 0         |

## ALU Decoder truth table

| **ALUOp** | **Funct4:1 (cmd)** | **Funct0 (S)** | **Type** | **ALUControl1:0** | **FlagW1:0** | **NoWrite** |
| --------- | ------------------ | -------------- | -------- | ----------------- | ------------ | ----------- |
| 0         | X                  | X              | Not DP   | 00                | 00           | 0           |
| 1         | 0100               | 0              | ADD      | 00                | 00           | 0           |
| 1         | 0100               | 1              | ADD      | 00                | 11           | 0           |
| 1         | 0010               | 0              | SUB      | 01                | 00           | 0           |
| 1         | 0010               | 1              | SUB      | 01                | 11           | 0           |
| 1         | 0000               | 0              | AND      | 10                | 00           | 0           |
| 1         | 0000               | 1              | AND      | 10                | 10           | 0           |
| 1         | 1100               | 0              | ORR      | 11                | 00           | 0           |
| 1         | 1100               | 1              | ORR      | 11                | 10           | 0           |
| 1         | 1010               | 1              | CMP      | 01                | 11           | 1           |
