 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : khu_sensor_pad
Version: F-2011.09-SP5-3
Date   : Sat Sep 12 01:22:47 2020
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: V105WTP1250   Library: std150e_wst_105_p125
Wire Load Model Mode: enclosed

  Startpoint: UART_RXD (input port clocked by clk)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  input external delay                                    0.35      13.10 f
  UART_RXD (in)                                           0.00      13.10 f
  pad29/Y (phic)                                          1.31      14.41 f
  khu_sensor_top/UART_RXD (khu_sensor_top)                0.00      14.41 f
  khu_sensor_top/uart_controller/i_UART_RXD (uart_controller)
                                                          0.00      14.41 f
  khu_sensor_top/uart_controller/uart_rx/i_Rx_Serial (uart_rx)
                                                          0.00      14.41 f
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/D (fd3qd1_hd)
                                                          0.00      14.41 f
  data arrival time                                                 14.41

  clock clk_half (rise edge)                             24.00      24.00
  clock network delay (ideal)                             0.75      24.75
  clock uncertainty                                      -4.40      20.35
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)
                                                          0.00      20.35 r
  library setup time                                     -0.01      20.34
  data required time                                                20.34
  --------------------------------------------------------------------------
  data required time                                                20.34
  data arrival time                                                -14.41
  --------------------------------------------------------------------------
  slack (MET)                                                        5.93


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 f
  ADS1292_DRDY (in)                                       0.00       1.10 f
  pad20/Y (phic)                                          1.32       2.42 f
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.42 f
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.42 f
  khu_sensor_top/ads1292_controller/U422/Y (ao211d1_hd)
                                                          0.22       2.64 r
  khu_sensor_top/ads1292_controller/U419/Y (nd4d1_hd)     0.15       2.79 f
  khu_sensor_top/ads1292_controller/U401/Y (nr4d1_hd)     0.24       3.03 r
  khu_sensor_top/ads1292_controller/U400/Y (oa211d1_hd)
                                                          0.15       3.17 f
  khu_sensor_top/ads1292_controller/r_pstate_reg[0]/D (fd4qd1_hd)
                                                          0.00       3.17 f
  data arrival time                                                  3.17

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -2.20      10.55
  khu_sensor_top/ads1292_controller/r_pstate_reg[0]/CK (fd4qd1_hd)
                                                          0.00      10.55 r
  library setup time                                     -0.01      10.54
  data required time                                                10.54
  --------------------------------------------------------------------------
  data required time                                                10.54
  data arrival time                                                 -3.17
  --------------------------------------------------------------------------
  slack (MET)                                                        7.37


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 f
  ADS1292_DRDY (in)                                       0.00       1.10 f
  pad20/Y (phic)                                          1.32       2.42 f
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.42 f
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.42 f
  khu_sensor_top/ads1292_controller/U397/Y (nr2bd1_hd)
                                                          0.16       2.58 r
  khu_sensor_top/ads1292_controller/U375/Y (ao22d1_hd)
                                                          0.13       2.71 f
  khu_sensor_top/ads1292_controller/U374/Y (nd4d1_hd)     0.13       2.84 r
  khu_sensor_top/ads1292_controller/U373/Y (nr2d1_hd)     0.09       2.94 f
  khu_sensor_top/ads1292_controller/U372/Y (nd4d1_hd)     0.13       3.07 r
  khu_sensor_top/ads1292_controller/r_pstate_reg[2]/D (fd4qd1_hd)
                                                          0.00       3.07 r
  data arrival time                                                  3.07

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -2.20      10.55
  khu_sensor_top/ads1292_controller/r_pstate_reg[2]/CK (fd4qd1_hd)
                                                          0.00      10.55 r
  library setup time                                     -0.05      10.50
  data required time                                                10.50
  --------------------------------------------------------------------------
  data required time                                                10.50
  data arrival time                                                 -3.07
  --------------------------------------------------------------------------
  slack (MET)                                                        7.44


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 r
  ADS1292_DRDY (in)                                       0.00       1.10 r
  pad20/Y (phic)                                          1.24       2.34 r
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.34 r
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.34 r
  khu_sensor_top/ads1292_controller/U397/Y (nr2bd1_hd)
                                                          0.11       2.45 f
  khu_sensor_top/ads1292_controller/U390/Y (scg18d1_hd)
                                                          0.32       2.77 f
  khu_sensor_top/ads1292_controller/U386/Y (scg18d1_hd)
                                                          0.30       3.07 f
  khu_sensor_top/ads1292_controller/r_pstate_reg[1]/D (fd4qd1_hd)
                                                          0.00       3.07 f
  data arrival time                                                  3.07

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -2.20      10.55
  khu_sensor_top/ads1292_controller/r_pstate_reg[1]/CK (fd4qd1_hd)
                                                          0.00      10.55 r
  library setup time                                     -0.01      10.54
  data required time                                                10.54
  --------------------------------------------------------------------------
  data required time                                                10.54
  data arrival time                                                 -3.07
  --------------------------------------------------------------------------
  slack (MET)                                                        7.47


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_drdy_edge_counter_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 f
  ADS1292_DRDY (in)                                       0.00       1.10 f
  pad20/Y (phic)                                          1.32       2.42 f
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.42 f
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.42 f
  khu_sensor_top/ads1292_controller/U256/Y (oa211d1_hd)
                                                          0.30       2.72 r
  khu_sensor_top/ads1292_controller/U124/Y (clknd2d1_hd)
                                                          0.16       2.88 f
  khu_sensor_top/ads1292_controller/U252/Y (oa22d1_hd)
                                                          0.13       3.01 r
  khu_sensor_top/ads1292_controller/r_drdy_edge_counter_reg[0]/D (fd4qd1_hd)
                                                          0.00       3.01 r
  data arrival time                                                  3.01

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -2.20      10.55
  khu_sensor_top/ads1292_controller/r_drdy_edge_counter_reg[0]/CK (fd4qd1_hd)
                                                          0.00      10.55 r
  library setup time                                     -0.06      10.49
  data required time                                                10.49
  --------------------------------------------------------------------------
  data required time                                                10.49
  data arrival time                                                 -3.01
  --------------------------------------------------------------------------
  slack (MET)                                                        7.48


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_drdy_edge_counter_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 f
  ADS1292_DRDY (in)                                       0.00       1.10 f
  pad20/Y (phic)                                          1.32       2.42 f
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.42 f
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.42 f
  khu_sensor_top/ads1292_controller/U256/Y (oa211d1_hd)
                                                          0.30       2.72 r
  khu_sensor_top/ads1292_controller/U255/Y (ao21d1_hd)
                                                          0.15       2.87 f
  khu_sensor_top/ads1292_controller/U254/Y (ao21d1_hd)
                                                          0.12       2.98 r
  khu_sensor_top/ads1292_controller/r_drdy_edge_counter_reg[1]/D (fd4qd1_hd)
                                                          0.00       2.98 r
  data arrival time                                                  2.98

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -2.20      10.55
  khu_sensor_top/ads1292_controller/r_drdy_edge_counter_reg[1]/CK (fd4qd1_hd)
                                                          0.00      10.55 r
  library setup time                                     -0.05      10.50
  data required time                                                10.50
  --------------------------------------------------------------------------
  data required time                                                10.50
  data arrival time                                                 -2.98
  --------------------------------------------------------------------------
  slack (MET)                                                        7.52


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 f
  ADS1292_DRDY (in)                                       0.00       1.10 f
  pad20/Y (phic)                                          1.32       2.42 f
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.42 f
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.42 f
  khu_sensor_top/ads1292_controller/U412/Y (ao21d1_hd)
                                                          0.20       2.62 r
  khu_sensor_top/ads1292_controller/U361/Y (oa211d1_hd)
                                                          0.14       2.76 f
  khu_sensor_top/ads1292_controller/U360/Y (nr2d1_hd)     0.12       2.88 r
  khu_sensor_top/ads1292_controller/U359/Y (nd4d1_hd)     0.11       2.99 f
  khu_sensor_top/ads1292_controller/r_pstate_reg[4]/D (fd4qd1_hd)
                                                          0.00       2.99 f
  data arrival time                                                  2.99

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -2.20      10.55
  khu_sensor_top/ads1292_controller/r_pstate_reg[4]/CK (fd4qd1_hd)
                                                          0.00      10.55 r
  library setup time                                     -0.01      10.54
  data required time                                                10.54
  --------------------------------------------------------------------------
  data required time                                                10.54
  data arrival time                                                 -2.99
  --------------------------------------------------------------------------
  slack (MET)                                                        7.55


  Startpoint: ADS1292_MISO
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/spi_master/o_RX_Byte_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 f
  ADS1292_MISO (in)                                       0.00       1.10 f
  pad15/Y (phic)                                          1.32       2.42 f
  khu_sensor_top/ADS1292_MISO (khu_sensor_top)            0.00       2.42 f
  khu_sensor_top/ads1292_controller/i_SPI_MISO (ads1292_controller)
                                                          0.00       2.42 f
  khu_sensor_top/ads1292_controller/spi_master/i_SPI_MISO (spi_master)
                                                          0.00       2.42 f
  khu_sensor_top/ads1292_controller/spi_master/U100/Y (scg2d1_hd)
                                                          0.33       2.75 f
  khu_sensor_top/ads1292_controller/spi_master/o_RX_Byte_reg[0]/D (fd4qd1_hd)
                                                          0.00       2.75 f
  data arrival time                                                  2.75

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -2.20      10.55
  khu_sensor_top/ads1292_controller/spi_master/o_RX_Byte_reg[0]/CK (fd4qd1_hd)
                                                          0.00      10.55 r
  library setup time                                     -0.01      10.54
  data required time                                                10.54
  --------------------------------------------------------------------------
  data required time                                                10.54
  data arrival time                                                 -2.75
  --------------------------------------------------------------------------
  slack (MET)                                                        7.79


  Startpoint: ADS1292_MISO
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/spi_master/o_RX_Byte_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 r
  ADS1292_MISO (in)                                       0.00       1.10 r
  pad15/Y (phic)                                          1.24       2.34 r
  khu_sensor_top/ADS1292_MISO (khu_sensor_top)            0.00       2.34 r
  khu_sensor_top/ads1292_controller/i_SPI_MISO (ads1292_controller)
                                                          0.00       2.34 r
  khu_sensor_top/ads1292_controller/spi_master/i_SPI_MISO (spi_master)
                                                          0.00       2.34 r
  khu_sensor_top/ads1292_controller/spi_master/U9/Y (clknd2d1_hd)
                                                          0.15       2.49 f
  khu_sensor_top/ads1292_controller/spi_master/U26/Y (oa21d1_hd)
                                                          0.16       2.65 r
  khu_sensor_top/ads1292_controller/spi_master/o_RX_Byte_reg[7]/D (fd4qd1_hd)
                                                          0.00       2.65 r
  data arrival time                                                  2.65

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -2.20      10.55
  khu_sensor_top/ads1292_controller/spi_master/o_RX_Byte_reg[7]/CK (fd4qd1_hd)
                                                          0.00      10.55 r
  library setup time                                     -0.06      10.49
  data required time                                                10.49
  --------------------------------------------------------------------------
  data required time                                                10.49
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        7.84


  Startpoint: ADS1292_MISO
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/spi_master/o_RX_Byte_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 r
  ADS1292_MISO (in)                                       0.00       1.10 r
  pad15/Y (phic)                                          1.24       2.34 r
  khu_sensor_top/ADS1292_MISO (khu_sensor_top)            0.00       2.34 r
  khu_sensor_top/ads1292_controller/i_SPI_MISO (ads1292_controller)
                                                          0.00       2.34 r
  khu_sensor_top/ads1292_controller/spi_master/i_SPI_MISO (spi_master)
                                                          0.00       2.34 r
  khu_sensor_top/ads1292_controller/spi_master/U9/Y (clknd2d1_hd)
                                                          0.15       2.49 f
  khu_sensor_top/ads1292_controller/spi_master/U37/Y (oa21d1_hd)
                                                          0.16       2.65 r
  khu_sensor_top/ads1292_controller/spi_master/o_RX_Byte_reg[3]/D (fd4qd1_hd)
                                                          0.00       2.65 r
  data arrival time                                                  2.65

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -2.20      10.55
  khu_sensor_top/ads1292_controller/spi_master/o_RX_Byte_reg[3]/CK (fd4qd1_hd)
                                                          0.00      10.55 r
  library setup time                                     -0.06      10.49
  data required time                                                10.49
  --------------------------------------------------------------------------
  data required time                                                10.49
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        7.84


  Startpoint: khu_sensor_top/ads1292_controller/o_ADS1292_START_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ADS1292_START
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_controller/o_ADS1292_START_reg/CK (fd4qd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_controller/o_ADS1292_START_reg/Q (fd4qd1_hd)
                                                          0.87       1.62 r
  khu_sensor_top/ads1292_controller/o_ADS1292_START (ads1292_controller)
                                                          0.00       1.62 r
  khu_sensor_top/ADS1292_START (khu_sensor_top)           0.00       1.62 r
  pad5/PAD (phob12)                                       2.58       4.20 r
  ADS1292_START (out)                                     0.00       4.20 r
  data arrival time                                                  4.20

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -2.20      10.55
  output external delay                                  -0.50      10.05
  data required time                                                10.05
  --------------------------------------------------------------------------
  data required time                                                10.05
  data arrival time                                                 -4.20
  --------------------------------------------------------------------------
  slack (MET)                                                        5.85


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ADS1292_MOSI
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI_reg/CK (fd4qd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI_reg/Q (fd4qd1_hd)
                                                          0.86       1.61 r
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI (spi_master)
                                                          0.00       1.61 r
  khu_sensor_top/ads1292_controller/o_SPI_MOSI (ads1292_controller)
                                                          0.00       1.61 r
  khu_sensor_top/ADS1292_MOSI (khu_sensor_top)            0.00       1.61 r
  pad18/PAD (phob12)                                      2.58       4.19 r
  ADS1292_MOSI (out)                                      0.00       4.19 r
  data arrival time                                                  4.19

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -2.20      10.55
  output external delay                                  -0.50      10.05
  data required time                                                10.05
  --------------------------------------------------------------------------
  data required time                                                10.05
  data arrival time                                                 -4.19
  --------------------------------------------------------------------------
  slack (MET)                                                        5.86


  Startpoint: khu_sensor_top/ads1292_controller/o_SPI_CSN_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ADS1292_CSN
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_controller/o_SPI_CSN_reg/CK (fd3qd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_controller/o_SPI_CSN_reg/Q (fd3qd1_hd)
                                                          0.85       1.60 r
  khu_sensor_top/ads1292_controller/o_SPI_CSN (ads1292_controller)
                                                          0.00       1.60 r
  khu_sensor_top/ADS1292_CSN (khu_sensor_top)             0.00       1.60 r
  pad7/PAD (phob12)                                       2.58       4.18 r
  ADS1292_CSN (out)                                       0.00       4.18 r
  data arrival time                                                  4.18

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -2.20      10.55
  output external delay                                  -0.50      10.05
  data required time                                                10.05
  --------------------------------------------------------------------------
  data required time                                                10.05
  data arrival time                                                 -4.18
  --------------------------------------------------------------------------
  slack (MET)                                                        5.87


  Startpoint: khu_sensor_top/ads1292_controller/o_ADS1292_RESET_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ADS1292_RESET
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_controller/o_ADS1292_RESET_reg/CK (fd3qd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_controller/o_ADS1292_RESET_reg/Q (fd3qd1_hd)
                                                          0.85       1.60 r
  khu_sensor_top/ads1292_controller/o_ADS1292_RESET (ads1292_controller)
                                                          0.00       1.60 r
  khu_sensor_top/ADS1292_RESET (khu_sensor_top)           0.00       1.60 r
  pad3/PAD (phob12)                                       2.58       4.18 r
  ADS1292_RESET (out)                                     0.00       4.18 r
  data arrival time                                                  4.18

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -2.20      10.55
  output external delay                                  -0.50      10.05
  data required time                                                10.05
  --------------------------------------------------------------------------
  data required time                                                10.05
  data arrival time                                                 -4.18
  --------------------------------------------------------------------------
  slack (MET)                                                        5.87


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ADS1292_SCLK
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk_reg/CK (fd4qd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk_reg/Q (fd4qd1_hd)
                                                          0.85       1.60 r
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk (spi_master)
                                                          0.00       1.60 r
  khu_sensor_top/ads1292_controller/o_SPI_CLK (ads1292_controller)
                                                          0.00       1.60 r
  khu_sensor_top/ADS1292_SCLK (khu_sensor_top)            0.00       1.60 r
  pad12/PAD (phob12)                                      2.57       4.17 r
  ADS1292_SCLK (out)                                      0.00       4.17 r
  data arrival time                                                  4.17

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -2.20      10.55
  output external delay                                  -0.50      10.05
  data required time                                                10.05
  --------------------------------------------------------------------------
  data required time                                                10.05
  data arrival time                                                 -4.17
  --------------------------------------------------------------------------
  slack (MET)                                                        5.88


  Startpoint: khu_sensor_top/uart_controller/uart_tx/o_Tx_Serial_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: UART_TXD (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/uart_tx/o_Tx_Serial_reg/CK (fds2eqd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/uart_tx/o_Tx_Serial_reg/Q (fds2eqd1_hd)
                                                          0.84       1.59 r
  khu_sensor_top/uart_controller/uart_tx/o_Tx_Serial (uart_tx)
                                                          0.00       1.59 r
  khu_sensor_top/uart_controller/o_UART_TXD (uart_controller)
                                                          0.00       1.59 r
  khu_sensor_top/UART_TXD (khu_sensor_top)                0.00       1.59 r
  pad27/PAD (phob12)                                      2.57       4.16 r
  UART_TXD (out)                                          0.00       4.16 r
  data arrival time                                                  4.16

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -2.20      10.55
  output external delay                                  -0.50      10.05
  data required time                                                10.05
  --------------------------------------------------------------------------
  data required time                                                10.05
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        5.89


  Startpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[0]/CK (fd4qd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[0]/Q (fd4qd1_hd)
                                                          0.49       1.24 f
  khu_sensor_top/ads1292_controller/add_x_2/A[0] (ads1292_controller_DW01_inc_0)
                                                          0.00       1.24 f
  khu_sensor_top/ads1292_controller/add_x_2/U31/CO (had1_hd)
                                                          0.24       1.47 f
  khu_sensor_top/ads1292_controller/add_x_2/U30/CO (had1_hd)
                                                          0.21       1.68 f
  khu_sensor_top/ads1292_controller/add_x_2/U29/CO (had1_hd)
                                                          0.21       1.89 f
  khu_sensor_top/ads1292_controller/add_x_2/U28/CO (had1_hd)
                                                          0.21       2.09 f
  khu_sensor_top/ads1292_controller/add_x_2/U27/CO (had1_hd)
                                                          0.21       2.30 f
  khu_sensor_top/ads1292_controller/add_x_2/U26/CO (had1_hd)
                                                          0.21       2.51 f
  khu_sensor_top/ads1292_controller/add_x_2/U25/CO (had1_hd)
                                                          0.21       2.72 f
  khu_sensor_top/ads1292_controller/add_x_2/U24/CO (had1_hd)
                                                          0.21       2.92 f
  khu_sensor_top/ads1292_controller/add_x_2/U23/CO (had1_hd)
                                                          0.21       3.13 f
  khu_sensor_top/ads1292_controller/add_x_2/U22/CO (had1_hd)
                                                          0.21       3.34 f
  khu_sensor_top/ads1292_controller/add_x_2/U21/CO (had1_hd)
                                                          0.21       3.54 f
  khu_sensor_top/ads1292_controller/add_x_2/U20/CO (had1_hd)
                                                          0.21       3.75 f
  khu_sensor_top/ads1292_controller/add_x_2/U19/CO (had1_hd)
                                                          0.21       3.96 f
  khu_sensor_top/ads1292_controller/add_x_2/U18/CO (had1_hd)
                                                          0.21       4.17 f
  khu_sensor_top/ads1292_controller/add_x_2/U17/CO (had1_hd)
                                                          0.21       4.37 f
  khu_sensor_top/ads1292_controller/add_x_2/U16/CO (had1_hd)
                                                          0.21       4.58 f
  khu_sensor_top/ads1292_controller/add_x_2/U15/CO (had1_hd)
                                                          0.21       4.79 f
  khu_sensor_top/ads1292_controller/add_x_2/U14/CO (had1_hd)
                                                          0.21       4.99 f
  khu_sensor_top/ads1292_controller/add_x_2/U13/CO (had1_hd)
                                                          0.21       5.20 f
  khu_sensor_top/ads1292_controller/add_x_2/U12/CO (had1_hd)
                                                          0.21       5.41 f
  khu_sensor_top/ads1292_controller/add_x_2/U11/CO (had1_hd)
                                                          0.21       5.61 f
  khu_sensor_top/ads1292_controller/add_x_2/U10/CO (had1_hd)
                                                          0.21       5.82 f
  khu_sensor_top/ads1292_controller/add_x_2/U9/CO (had1_hd)
                                                          0.21       6.03 f
  khu_sensor_top/ads1292_controller/add_x_2/U8/CO (had1_hd)
                                                          0.21       6.24 f
  khu_sensor_top/ads1292_controller/add_x_2/U7/CO (had1_hd)
                                                          0.21       6.44 f
  khu_sensor_top/ads1292_controller/add_x_2/U6/CO (had1_hd)
                                                          0.21       6.65 f
  khu_sensor_top/ads1292_controller/add_x_2/U5/CO (had1_hd)
                                                          0.21       6.86 f
  khu_sensor_top/ads1292_controller/add_x_2/U4/CO (had1_hd)
                                                          0.21       7.06 f
  khu_sensor_top/ads1292_controller/add_x_2/U3/CO (had1_hd)
                                                          0.21       7.27 f
  khu_sensor_top/ads1292_controller/add_x_2/U2/CO (had1_hd)
                                                          0.19       7.46 f
  khu_sensor_top/ads1292_controller/add_x_2/U35/Y (xo2d1_hd)
                                                          0.32       7.78 f
  khu_sensor_top/ads1292_controller/add_x_2/SUM[31] (ads1292_controller_DW01_inc_0)
                                                          0.00       7.78 f
  khu_sensor_top/ads1292_controller/U63/Y (scg2d1_hd)     0.31       8.10 f
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[31]/D (fd4qd1_hd)
                                                          0.00       8.10 f
  data arrival time                                                  8.10

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -2.20      10.55
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[31]/CK (fd4qd1_hd)
                                                          0.00      10.55 r
  library setup time                                     -0.01      10.54
  data required time                                                10.54
  --------------------------------------------------------------------------
  data required time                                                10.54
  data arrival time                                                 -8.10
  --------------------------------------------------------------------------
  slack (MET)                                                        2.44


  Startpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[0]/CK (fd4qd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[0]/Q (fd4qd1_hd)
                                                          0.49       1.24 f
  khu_sensor_top/ads1292_controller/add_x_2/A[0] (ads1292_controller_DW01_inc_0)
                                                          0.00       1.24 f
  khu_sensor_top/ads1292_controller/add_x_2/U31/CO (had1_hd)
                                                          0.24       1.47 f
  khu_sensor_top/ads1292_controller/add_x_2/U30/CO (had1_hd)
                                                          0.21       1.68 f
  khu_sensor_top/ads1292_controller/add_x_2/U29/CO (had1_hd)
                                                          0.21       1.89 f
  khu_sensor_top/ads1292_controller/add_x_2/U28/CO (had1_hd)
                                                          0.21       2.09 f
  khu_sensor_top/ads1292_controller/add_x_2/U27/CO (had1_hd)
                                                          0.21       2.30 f
  khu_sensor_top/ads1292_controller/add_x_2/U26/CO (had1_hd)
                                                          0.21       2.51 f
  khu_sensor_top/ads1292_controller/add_x_2/U25/CO (had1_hd)
                                                          0.21       2.72 f
  khu_sensor_top/ads1292_controller/add_x_2/U24/CO (had1_hd)
                                                          0.21       2.92 f
  khu_sensor_top/ads1292_controller/add_x_2/U23/CO (had1_hd)
                                                          0.21       3.13 f
  khu_sensor_top/ads1292_controller/add_x_2/U22/CO (had1_hd)
                                                          0.21       3.34 f
  khu_sensor_top/ads1292_controller/add_x_2/U21/CO (had1_hd)
                                                          0.21       3.54 f
  khu_sensor_top/ads1292_controller/add_x_2/U20/CO (had1_hd)
                                                          0.21       3.75 f
  khu_sensor_top/ads1292_controller/add_x_2/U19/CO (had1_hd)
                                                          0.21       3.96 f
  khu_sensor_top/ads1292_controller/add_x_2/U18/CO (had1_hd)
                                                          0.21       4.17 f
  khu_sensor_top/ads1292_controller/add_x_2/U17/CO (had1_hd)
                                                          0.21       4.37 f
  khu_sensor_top/ads1292_controller/add_x_2/U16/CO (had1_hd)
                                                          0.21       4.58 f
  khu_sensor_top/ads1292_controller/add_x_2/U15/CO (had1_hd)
                                                          0.21       4.79 f
  khu_sensor_top/ads1292_controller/add_x_2/U14/CO (had1_hd)
                                                          0.21       4.99 f
  khu_sensor_top/ads1292_controller/add_x_2/U13/CO (had1_hd)
                                                          0.21       5.20 f
  khu_sensor_top/ads1292_controller/add_x_2/U12/CO (had1_hd)
                                                          0.21       5.41 f
  khu_sensor_top/ads1292_controller/add_x_2/U11/CO (had1_hd)
                                                          0.21       5.61 f
  khu_sensor_top/ads1292_controller/add_x_2/U10/CO (had1_hd)
                                                          0.21       5.82 f
  khu_sensor_top/ads1292_controller/add_x_2/U9/CO (had1_hd)
                                                          0.21       6.03 f
  khu_sensor_top/ads1292_controller/add_x_2/U8/CO (had1_hd)
                                                          0.21       6.24 f
  khu_sensor_top/ads1292_controller/add_x_2/U7/CO (had1_hd)
                                                          0.21       6.44 f
  khu_sensor_top/ads1292_controller/add_x_2/U6/CO (had1_hd)
                                                          0.21       6.65 f
  khu_sensor_top/ads1292_controller/add_x_2/U5/CO (had1_hd)
                                                          0.21       6.86 f
  khu_sensor_top/ads1292_controller/add_x_2/U4/CO (had1_hd)
                                                          0.21       7.06 f
  khu_sensor_top/ads1292_controller/add_x_2/U3/CO (had1_hd)
                                                          0.21       7.27 f
  khu_sensor_top/ads1292_controller/add_x_2/U2/S (had1_hd)
                                                          0.22       7.49 f
  khu_sensor_top/ads1292_controller/add_x_2/SUM[30] (ads1292_controller_DW01_inc_0)
                                                          0.00       7.49 f
  khu_sensor_top/ads1292_controller/U64/Y (scg2d1_hd)     0.32       7.81 f
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[30]/D (fd4qd1_hd)
                                                          0.00       7.81 f
  data arrival time                                                  7.81

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -2.20      10.55
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[30]/CK (fd4qd1_hd)
                                                          0.00      10.55 r
  library setup time                                     -0.01      10.54
  data required time                                                10.54
  --------------------------------------------------------------------------
  data required time                                                10.54
  data arrival time                                                 -7.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.73


  Startpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[0]/CK (fd4qd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[0]/Q (fd4qd1_hd)
                                                          0.49       1.24 f
  khu_sensor_top/ads1292_controller/add_x_2/A[0] (ads1292_controller_DW01_inc_0)
                                                          0.00       1.24 f
  khu_sensor_top/ads1292_controller/add_x_2/U31/CO (had1_hd)
                                                          0.24       1.47 f
  khu_sensor_top/ads1292_controller/add_x_2/U30/CO (had1_hd)
                                                          0.21       1.68 f
  khu_sensor_top/ads1292_controller/add_x_2/U29/CO (had1_hd)
                                                          0.21       1.89 f
  khu_sensor_top/ads1292_controller/add_x_2/U28/CO (had1_hd)
                                                          0.21       2.09 f
  khu_sensor_top/ads1292_controller/add_x_2/U27/CO (had1_hd)
                                                          0.21       2.30 f
  khu_sensor_top/ads1292_controller/add_x_2/U26/CO (had1_hd)
                                                          0.21       2.51 f
  khu_sensor_top/ads1292_controller/add_x_2/U25/CO (had1_hd)
                                                          0.21       2.72 f
  khu_sensor_top/ads1292_controller/add_x_2/U24/CO (had1_hd)
                                                          0.21       2.92 f
  khu_sensor_top/ads1292_controller/add_x_2/U23/CO (had1_hd)
                                                          0.21       3.13 f
  khu_sensor_top/ads1292_controller/add_x_2/U22/CO (had1_hd)
                                                          0.21       3.34 f
  khu_sensor_top/ads1292_controller/add_x_2/U21/CO (had1_hd)
                                                          0.21       3.54 f
  khu_sensor_top/ads1292_controller/add_x_2/U20/CO (had1_hd)
                                                          0.21       3.75 f
  khu_sensor_top/ads1292_controller/add_x_2/U19/CO (had1_hd)
                                                          0.21       3.96 f
  khu_sensor_top/ads1292_controller/add_x_2/U18/CO (had1_hd)
                                                          0.21       4.17 f
  khu_sensor_top/ads1292_controller/add_x_2/U17/CO (had1_hd)
                                                          0.21       4.37 f
  khu_sensor_top/ads1292_controller/add_x_2/U16/CO (had1_hd)
                                                          0.21       4.58 f
  khu_sensor_top/ads1292_controller/add_x_2/U15/CO (had1_hd)
                                                          0.21       4.79 f
  khu_sensor_top/ads1292_controller/add_x_2/U14/CO (had1_hd)
                                                          0.21       4.99 f
  khu_sensor_top/ads1292_controller/add_x_2/U13/CO (had1_hd)
                                                          0.21       5.20 f
  khu_sensor_top/ads1292_controller/add_x_2/U12/CO (had1_hd)
                                                          0.21       5.41 f
  khu_sensor_top/ads1292_controller/add_x_2/U11/CO (had1_hd)
                                                          0.21       5.61 f
  khu_sensor_top/ads1292_controller/add_x_2/U10/CO (had1_hd)
                                                          0.21       5.82 f
  khu_sensor_top/ads1292_controller/add_x_2/U9/CO (had1_hd)
                                                          0.21       6.03 f
  khu_sensor_top/ads1292_controller/add_x_2/U8/CO (had1_hd)
                                                          0.21       6.24 f
  khu_sensor_top/ads1292_controller/add_x_2/U7/CO (had1_hd)
                                                          0.21       6.44 f
  khu_sensor_top/ads1292_controller/add_x_2/U6/CO (had1_hd)
                                                          0.21       6.65 f
  khu_sensor_top/ads1292_controller/add_x_2/U5/CO (had1_hd)
                                                          0.21       6.86 f
  khu_sensor_top/ads1292_controller/add_x_2/U4/CO (had1_hd)
                                                          0.21       7.06 f
  khu_sensor_top/ads1292_controller/add_x_2/U3/S (had1_hd)
                                                          0.22       7.28 f
  khu_sensor_top/ads1292_controller/add_x_2/SUM[29] (ads1292_controller_DW01_inc_0)
                                                          0.00       7.28 f
  khu_sensor_top/ads1292_controller/U65/Y (scg2d1_hd)     0.32       7.60 f
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[29]/D (fd4qd1_hd)
                                                          0.00       7.60 f
  data arrival time                                                  7.60

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -2.20      10.55
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[29]/CK (fd4qd1_hd)
                                                          0.00      10.55 r
  library setup time                                     -0.01      10.54
  data required time                                                10.54
  --------------------------------------------------------------------------
  data required time                                                10.54
  data arrival time                                                 -7.60
  --------------------------------------------------------------------------
  slack (MET)                                                        2.94


  Startpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[0]/CK (fd4qd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[0]/Q (fd4qd1_hd)
                                                          0.49       1.24 f
  khu_sensor_top/ads1292_controller/add_x_2/A[0] (ads1292_controller_DW01_inc_0)
                                                          0.00       1.24 f
  khu_sensor_top/ads1292_controller/add_x_2/U31/CO (had1_hd)
                                                          0.24       1.47 f
  khu_sensor_top/ads1292_controller/add_x_2/U30/CO (had1_hd)
                                                          0.21       1.68 f
  khu_sensor_top/ads1292_controller/add_x_2/U29/CO (had1_hd)
                                                          0.21       1.89 f
  khu_sensor_top/ads1292_controller/add_x_2/U28/CO (had1_hd)
                                                          0.21       2.09 f
  khu_sensor_top/ads1292_controller/add_x_2/U27/CO (had1_hd)
                                                          0.21       2.30 f
  khu_sensor_top/ads1292_controller/add_x_2/U26/CO (had1_hd)
                                                          0.21       2.51 f
  khu_sensor_top/ads1292_controller/add_x_2/U25/CO (had1_hd)
                                                          0.21       2.72 f
  khu_sensor_top/ads1292_controller/add_x_2/U24/CO (had1_hd)
                                                          0.21       2.92 f
  khu_sensor_top/ads1292_controller/add_x_2/U23/CO (had1_hd)
                                                          0.21       3.13 f
  khu_sensor_top/ads1292_controller/add_x_2/U22/CO (had1_hd)
                                                          0.21       3.34 f
  khu_sensor_top/ads1292_controller/add_x_2/U21/CO (had1_hd)
                                                          0.21       3.54 f
  khu_sensor_top/ads1292_controller/add_x_2/U20/CO (had1_hd)
                                                          0.21       3.75 f
  khu_sensor_top/ads1292_controller/add_x_2/U19/CO (had1_hd)
                                                          0.21       3.96 f
  khu_sensor_top/ads1292_controller/add_x_2/U18/CO (had1_hd)
                                                          0.21       4.17 f
  khu_sensor_top/ads1292_controller/add_x_2/U17/CO (had1_hd)
                                                          0.21       4.37 f
  khu_sensor_top/ads1292_controller/add_x_2/U16/CO (had1_hd)
                                                          0.21       4.58 f
  khu_sensor_top/ads1292_controller/add_x_2/U15/CO (had1_hd)
                                                          0.21       4.79 f
  khu_sensor_top/ads1292_controller/add_x_2/U14/CO (had1_hd)
                                                          0.21       4.99 f
  khu_sensor_top/ads1292_controller/add_x_2/U13/CO (had1_hd)
                                                          0.21       5.20 f
  khu_sensor_top/ads1292_controller/add_x_2/U12/CO (had1_hd)
                                                          0.21       5.41 f
  khu_sensor_top/ads1292_controller/add_x_2/U11/CO (had1_hd)
                                                          0.21       5.61 f
  khu_sensor_top/ads1292_controller/add_x_2/U10/CO (had1_hd)
                                                          0.21       5.82 f
  khu_sensor_top/ads1292_controller/add_x_2/U9/CO (had1_hd)
                                                          0.21       6.03 f
  khu_sensor_top/ads1292_controller/add_x_2/U8/CO (had1_hd)
                                                          0.21       6.24 f
  khu_sensor_top/ads1292_controller/add_x_2/U7/CO (had1_hd)
                                                          0.21       6.44 f
  khu_sensor_top/ads1292_controller/add_x_2/U6/CO (had1_hd)
                                                          0.21       6.65 f
  khu_sensor_top/ads1292_controller/add_x_2/U5/CO (had1_hd)
                                                          0.21       6.86 f
  khu_sensor_top/ads1292_controller/add_x_2/U4/S (had1_hd)
                                                          0.22       7.08 f
  khu_sensor_top/ads1292_controller/add_x_2/SUM[28] (ads1292_controller_DW01_inc_0)
                                                          0.00       7.08 f
  khu_sensor_top/ads1292_controller/U66/Y (scg2d1_hd)     0.32       7.39 f
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[28]/D (fd4qd1_hd)
                                                          0.00       7.39 f
  data arrival time                                                  7.39

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -2.20      10.55
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[28]/CK (fd4qd1_hd)
                                                          0.00      10.55 r
  library setup time                                     -0.01      10.54
  data required time                                                10.54
  --------------------------------------------------------------------------
  data required time                                                10.54
  data arrival time                                                 -7.39
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[0]/CK (fd4qd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[0]/Q (fd4qd1_hd)
                                                          0.49       1.24 f
  khu_sensor_top/ads1292_controller/add_x_2/A[0] (ads1292_controller_DW01_inc_0)
                                                          0.00       1.24 f
  khu_sensor_top/ads1292_controller/add_x_2/U31/CO (had1_hd)
                                                          0.24       1.47 f
  khu_sensor_top/ads1292_controller/add_x_2/U30/CO (had1_hd)
                                                          0.21       1.68 f
  khu_sensor_top/ads1292_controller/add_x_2/U29/CO (had1_hd)
                                                          0.21       1.89 f
  khu_sensor_top/ads1292_controller/add_x_2/U28/CO (had1_hd)
                                                          0.21       2.09 f
  khu_sensor_top/ads1292_controller/add_x_2/U27/CO (had1_hd)
                                                          0.21       2.30 f
  khu_sensor_top/ads1292_controller/add_x_2/U26/CO (had1_hd)
                                                          0.21       2.51 f
  khu_sensor_top/ads1292_controller/add_x_2/U25/CO (had1_hd)
                                                          0.21       2.72 f
  khu_sensor_top/ads1292_controller/add_x_2/U24/CO (had1_hd)
                                                          0.21       2.92 f
  khu_sensor_top/ads1292_controller/add_x_2/U23/CO (had1_hd)
                                                          0.21       3.13 f
  khu_sensor_top/ads1292_controller/add_x_2/U22/CO (had1_hd)
                                                          0.21       3.34 f
  khu_sensor_top/ads1292_controller/add_x_2/U21/CO (had1_hd)
                                                          0.21       3.54 f
  khu_sensor_top/ads1292_controller/add_x_2/U20/CO (had1_hd)
                                                          0.21       3.75 f
  khu_sensor_top/ads1292_controller/add_x_2/U19/CO (had1_hd)
                                                          0.21       3.96 f
  khu_sensor_top/ads1292_controller/add_x_2/U18/CO (had1_hd)
                                                          0.21       4.17 f
  khu_sensor_top/ads1292_controller/add_x_2/U17/CO (had1_hd)
                                                          0.21       4.37 f
  khu_sensor_top/ads1292_controller/add_x_2/U16/CO (had1_hd)
                                                          0.21       4.58 f
  khu_sensor_top/ads1292_controller/add_x_2/U15/CO (had1_hd)
                                                          0.21       4.79 f
  khu_sensor_top/ads1292_controller/add_x_2/U14/CO (had1_hd)
                                                          0.21       4.99 f
  khu_sensor_top/ads1292_controller/add_x_2/U13/CO (had1_hd)
                                                          0.21       5.20 f
  khu_sensor_top/ads1292_controller/add_x_2/U12/CO (had1_hd)
                                                          0.21       5.41 f
  khu_sensor_top/ads1292_controller/add_x_2/U11/CO (had1_hd)
                                                          0.21       5.61 f
  khu_sensor_top/ads1292_controller/add_x_2/U10/CO (had1_hd)
                                                          0.21       5.82 f
  khu_sensor_top/ads1292_controller/add_x_2/U9/CO (had1_hd)
                                                          0.21       6.03 f
  khu_sensor_top/ads1292_controller/add_x_2/U8/CO (had1_hd)
                                                          0.21       6.24 f
  khu_sensor_top/ads1292_controller/add_x_2/U7/CO (had1_hd)
                                                          0.21       6.44 f
  khu_sensor_top/ads1292_controller/add_x_2/U6/CO (had1_hd)
                                                          0.21       6.65 f
  khu_sensor_top/ads1292_controller/add_x_2/U5/S (had1_hd)
                                                          0.22       6.87 f
  khu_sensor_top/ads1292_controller/add_x_2/SUM[27] (ads1292_controller_DW01_inc_0)
                                                          0.00       6.87 f
  khu_sensor_top/ads1292_controller/U67/Y (scg2d1_hd)     0.32       7.19 f
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[27]/D (fd4qd1_hd)
                                                          0.00       7.19 f
  data arrival time                                                  7.19

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -2.20      10.55
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[27]/CK (fd4qd1_hd)
                                                          0.00      10.55 r
  library setup time                                     -0.01      10.54
  data required time                                                10.54
  --------------------------------------------------------------------------
  data required time                                                10.54
  data arrival time                                                 -7.19
  --------------------------------------------------------------------------
  slack (MET)                                                        3.35


  Startpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[0]/CK (fd4qd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[0]/Q (fd4qd1_hd)
                                                          0.49       1.24 f
  khu_sensor_top/ads1292_controller/add_x_2/A[0] (ads1292_controller_DW01_inc_0)
                                                          0.00       1.24 f
  khu_sensor_top/ads1292_controller/add_x_2/U31/CO (had1_hd)
                                                          0.24       1.47 f
  khu_sensor_top/ads1292_controller/add_x_2/U30/CO (had1_hd)
                                                          0.21       1.68 f
  khu_sensor_top/ads1292_controller/add_x_2/U29/CO (had1_hd)
                                                          0.21       1.89 f
  khu_sensor_top/ads1292_controller/add_x_2/U28/CO (had1_hd)
                                                          0.21       2.09 f
  khu_sensor_top/ads1292_controller/add_x_2/U27/CO (had1_hd)
                                                          0.21       2.30 f
  khu_sensor_top/ads1292_controller/add_x_2/U26/CO (had1_hd)
                                                          0.21       2.51 f
  khu_sensor_top/ads1292_controller/add_x_2/U25/CO (had1_hd)
                                                          0.21       2.72 f
  khu_sensor_top/ads1292_controller/add_x_2/U24/CO (had1_hd)
                                                          0.21       2.92 f
  khu_sensor_top/ads1292_controller/add_x_2/U23/CO (had1_hd)
                                                          0.21       3.13 f
  khu_sensor_top/ads1292_controller/add_x_2/U22/CO (had1_hd)
                                                          0.21       3.34 f
  khu_sensor_top/ads1292_controller/add_x_2/U21/CO (had1_hd)
                                                          0.21       3.54 f
  khu_sensor_top/ads1292_controller/add_x_2/U20/CO (had1_hd)
                                                          0.21       3.75 f
  khu_sensor_top/ads1292_controller/add_x_2/U19/CO (had1_hd)
                                                          0.21       3.96 f
  khu_sensor_top/ads1292_controller/add_x_2/U18/CO (had1_hd)
                                                          0.21       4.17 f
  khu_sensor_top/ads1292_controller/add_x_2/U17/CO (had1_hd)
                                                          0.21       4.37 f
  khu_sensor_top/ads1292_controller/add_x_2/U16/CO (had1_hd)
                                                          0.21       4.58 f
  khu_sensor_top/ads1292_controller/add_x_2/U15/CO (had1_hd)
                                                          0.21       4.79 f
  khu_sensor_top/ads1292_controller/add_x_2/U14/CO (had1_hd)
                                                          0.21       4.99 f
  khu_sensor_top/ads1292_controller/add_x_2/U13/CO (had1_hd)
                                                          0.21       5.20 f
  khu_sensor_top/ads1292_controller/add_x_2/U12/CO (had1_hd)
                                                          0.21       5.41 f
  khu_sensor_top/ads1292_controller/add_x_2/U11/CO (had1_hd)
                                                          0.21       5.61 f
  khu_sensor_top/ads1292_controller/add_x_2/U10/CO (had1_hd)
                                                          0.21       5.82 f
  khu_sensor_top/ads1292_controller/add_x_2/U9/CO (had1_hd)
                                                          0.21       6.03 f
  khu_sensor_top/ads1292_controller/add_x_2/U8/CO (had1_hd)
                                                          0.21       6.24 f
  khu_sensor_top/ads1292_controller/add_x_2/U7/CO (had1_hd)
                                                          0.21       6.44 f
  khu_sensor_top/ads1292_controller/add_x_2/U6/S (had1_hd)
                                                          0.22       6.66 f
  khu_sensor_top/ads1292_controller/add_x_2/SUM[26] (ads1292_controller_DW01_inc_0)
                                                          0.00       6.66 f
  khu_sensor_top/ads1292_controller/U68/Y (scg2d1_hd)     0.32       6.98 f
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[26]/D (fd4qd1_hd)
                                                          0.00       6.98 f
  data arrival time                                                  6.98

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -2.20      10.55
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[26]/CK (fd4qd1_hd)
                                                          0.00      10.55 r
  library setup time                                     -0.01      10.54
  data required time                                                10.54
  --------------------------------------------------------------------------
  data required time                                                10.54
  data arrival time                                                 -6.98
  --------------------------------------------------------------------------
  slack (MET)                                                        3.56


  Startpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[0]/CK (fd4qd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[0]/Q (fd4qd1_hd)
                                                          0.49       1.24 f
  khu_sensor_top/ads1292_controller/add_x_2/A[0] (ads1292_controller_DW01_inc_0)
                                                          0.00       1.24 f
  khu_sensor_top/ads1292_controller/add_x_2/U31/CO (had1_hd)
                                                          0.24       1.47 f
  khu_sensor_top/ads1292_controller/add_x_2/U30/CO (had1_hd)
                                                          0.21       1.68 f
  khu_sensor_top/ads1292_controller/add_x_2/U29/CO (had1_hd)
                                                          0.21       1.89 f
  khu_sensor_top/ads1292_controller/add_x_2/U28/CO (had1_hd)
                                                          0.21       2.09 f
  khu_sensor_top/ads1292_controller/add_x_2/U27/CO (had1_hd)
                                                          0.21       2.30 f
  khu_sensor_top/ads1292_controller/add_x_2/U26/CO (had1_hd)
                                                          0.21       2.51 f
  khu_sensor_top/ads1292_controller/add_x_2/U25/CO (had1_hd)
                                                          0.21       2.72 f
  khu_sensor_top/ads1292_controller/add_x_2/U24/CO (had1_hd)
                                                          0.21       2.92 f
  khu_sensor_top/ads1292_controller/add_x_2/U23/CO (had1_hd)
                                                          0.21       3.13 f
  khu_sensor_top/ads1292_controller/add_x_2/U22/CO (had1_hd)
                                                          0.21       3.34 f
  khu_sensor_top/ads1292_controller/add_x_2/U21/CO (had1_hd)
                                                          0.21       3.54 f
  khu_sensor_top/ads1292_controller/add_x_2/U20/CO (had1_hd)
                                                          0.21       3.75 f
  khu_sensor_top/ads1292_controller/add_x_2/U19/CO (had1_hd)
                                                          0.21       3.96 f
  khu_sensor_top/ads1292_controller/add_x_2/U18/CO (had1_hd)
                                                          0.21       4.17 f
  khu_sensor_top/ads1292_controller/add_x_2/U17/CO (had1_hd)
                                                          0.21       4.37 f
  khu_sensor_top/ads1292_controller/add_x_2/U16/CO (had1_hd)
                                                          0.21       4.58 f
  khu_sensor_top/ads1292_controller/add_x_2/U15/CO (had1_hd)
                                                          0.21       4.79 f
  khu_sensor_top/ads1292_controller/add_x_2/U14/CO (had1_hd)
                                                          0.21       4.99 f
  khu_sensor_top/ads1292_controller/add_x_2/U13/CO (had1_hd)
                                                          0.21       5.20 f
  khu_sensor_top/ads1292_controller/add_x_2/U12/CO (had1_hd)
                                                          0.21       5.41 f
  khu_sensor_top/ads1292_controller/add_x_2/U11/CO (had1_hd)
                                                          0.21       5.61 f
  khu_sensor_top/ads1292_controller/add_x_2/U10/CO (had1_hd)
                                                          0.21       5.82 f
  khu_sensor_top/ads1292_controller/add_x_2/U9/CO (had1_hd)
                                                          0.21       6.03 f
  khu_sensor_top/ads1292_controller/add_x_2/U8/CO (had1_hd)
                                                          0.21       6.24 f
  khu_sensor_top/ads1292_controller/add_x_2/U7/S (had1_hd)
                                                          0.22       6.46 f
  khu_sensor_top/ads1292_controller/add_x_2/SUM[25] (ads1292_controller_DW01_inc_0)
                                                          0.00       6.46 f
  khu_sensor_top/ads1292_controller/U69/Y (scg2d1_hd)     0.32       6.77 f
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[25]/D (fd4qd1_hd)
                                                          0.00       6.77 f
  data arrival time                                                  6.77

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -2.20      10.55
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[25]/CK (fd4qd1_hd)
                                                          0.00      10.55 r
  library setup time                                     -0.01      10.54
  data required time                                                10.54
  --------------------------------------------------------------------------
  data required time                                                10.54
  data arrival time                                                 -6.77
  --------------------------------------------------------------------------
  slack (MET)                                                        3.77


  Startpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[0]/CK (fd4qd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[0]/Q (fd4qd1_hd)
                                                          0.49       1.24 f
  khu_sensor_top/ads1292_controller/add_x_2/A[0] (ads1292_controller_DW01_inc_0)
                                                          0.00       1.24 f
  khu_sensor_top/ads1292_controller/add_x_2/U31/CO (had1_hd)
                                                          0.24       1.47 f
  khu_sensor_top/ads1292_controller/add_x_2/U30/CO (had1_hd)
                                                          0.21       1.68 f
  khu_sensor_top/ads1292_controller/add_x_2/U29/CO (had1_hd)
                                                          0.21       1.89 f
  khu_sensor_top/ads1292_controller/add_x_2/U28/CO (had1_hd)
                                                          0.21       2.09 f
  khu_sensor_top/ads1292_controller/add_x_2/U27/CO (had1_hd)
                                                          0.21       2.30 f
  khu_sensor_top/ads1292_controller/add_x_2/U26/CO (had1_hd)
                                                          0.21       2.51 f
  khu_sensor_top/ads1292_controller/add_x_2/U25/CO (had1_hd)
                                                          0.21       2.72 f
  khu_sensor_top/ads1292_controller/add_x_2/U24/CO (had1_hd)
                                                          0.21       2.92 f
  khu_sensor_top/ads1292_controller/add_x_2/U23/CO (had1_hd)
                                                          0.21       3.13 f
  khu_sensor_top/ads1292_controller/add_x_2/U22/CO (had1_hd)
                                                          0.21       3.34 f
  khu_sensor_top/ads1292_controller/add_x_2/U21/CO (had1_hd)
                                                          0.21       3.54 f
  khu_sensor_top/ads1292_controller/add_x_2/U20/CO (had1_hd)
                                                          0.21       3.75 f
  khu_sensor_top/ads1292_controller/add_x_2/U19/CO (had1_hd)
                                                          0.21       3.96 f
  khu_sensor_top/ads1292_controller/add_x_2/U18/CO (had1_hd)
                                                          0.21       4.17 f
  khu_sensor_top/ads1292_controller/add_x_2/U17/CO (had1_hd)
                                                          0.21       4.37 f
  khu_sensor_top/ads1292_controller/add_x_2/U16/CO (had1_hd)
                                                          0.21       4.58 f
  khu_sensor_top/ads1292_controller/add_x_2/U15/CO (had1_hd)
                                                          0.21       4.79 f
  khu_sensor_top/ads1292_controller/add_x_2/U14/CO (had1_hd)
                                                          0.21       4.99 f
  khu_sensor_top/ads1292_controller/add_x_2/U13/CO (had1_hd)
                                                          0.21       5.20 f
  khu_sensor_top/ads1292_controller/add_x_2/U12/CO (had1_hd)
                                                          0.21       5.41 f
  khu_sensor_top/ads1292_controller/add_x_2/U11/CO (had1_hd)
                                                          0.21       5.61 f
  khu_sensor_top/ads1292_controller/add_x_2/U10/CO (had1_hd)
                                                          0.21       5.82 f
  khu_sensor_top/ads1292_controller/add_x_2/U9/CO (had1_hd)
                                                          0.21       6.03 f
  khu_sensor_top/ads1292_controller/add_x_2/U8/S (had1_hd)
                                                          0.22       6.25 f
  khu_sensor_top/ads1292_controller/add_x_2/SUM[24] (ads1292_controller_DW01_inc_0)
                                                          0.00       6.25 f
  khu_sensor_top/ads1292_controller/U70/Y (scg2d1_hd)     0.32       6.57 f
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[24]/D (fd4qd1_hd)
                                                          0.00       6.57 f
  data arrival time                                                  6.57

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -2.20      10.55
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[24]/CK (fd4qd1_hd)
                                                          0.00      10.55 r
  library setup time                                     -0.01      10.54
  data required time                                                10.54
  --------------------------------------------------------------------------
  data required time                                                10.54
  data arrival time                                                 -6.57
  --------------------------------------------------------------------------
  slack (MET)                                                        3.97


  Startpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[0]/CK (fd4qd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[0]/Q (fd4qd1_hd)
                                                          0.49       1.24 f
  khu_sensor_top/ads1292_controller/add_x_2/A[0] (ads1292_controller_DW01_inc_0)
                                                          0.00       1.24 f
  khu_sensor_top/ads1292_controller/add_x_2/U31/CO (had1_hd)
                                                          0.24       1.47 f
  khu_sensor_top/ads1292_controller/add_x_2/U30/CO (had1_hd)
                                                          0.21       1.68 f
  khu_sensor_top/ads1292_controller/add_x_2/U29/CO (had1_hd)
                                                          0.21       1.89 f
  khu_sensor_top/ads1292_controller/add_x_2/U28/CO (had1_hd)
                                                          0.21       2.09 f
  khu_sensor_top/ads1292_controller/add_x_2/U27/CO (had1_hd)
                                                          0.21       2.30 f
  khu_sensor_top/ads1292_controller/add_x_2/U26/CO (had1_hd)
                                                          0.21       2.51 f
  khu_sensor_top/ads1292_controller/add_x_2/U25/CO (had1_hd)
                                                          0.21       2.72 f
  khu_sensor_top/ads1292_controller/add_x_2/U24/CO (had1_hd)
                                                          0.21       2.92 f
  khu_sensor_top/ads1292_controller/add_x_2/U23/CO (had1_hd)
                                                          0.21       3.13 f
  khu_sensor_top/ads1292_controller/add_x_2/U22/CO (had1_hd)
                                                          0.21       3.34 f
  khu_sensor_top/ads1292_controller/add_x_2/U21/CO (had1_hd)
                                                          0.21       3.54 f
  khu_sensor_top/ads1292_controller/add_x_2/U20/CO (had1_hd)
                                                          0.21       3.75 f
  khu_sensor_top/ads1292_controller/add_x_2/U19/CO (had1_hd)
                                                          0.21       3.96 f
  khu_sensor_top/ads1292_controller/add_x_2/U18/CO (had1_hd)
                                                          0.21       4.17 f
  khu_sensor_top/ads1292_controller/add_x_2/U17/CO (had1_hd)
                                                          0.21       4.37 f
  khu_sensor_top/ads1292_controller/add_x_2/U16/CO (had1_hd)
                                                          0.21       4.58 f
  khu_sensor_top/ads1292_controller/add_x_2/U15/CO (had1_hd)
                                                          0.21       4.79 f
  khu_sensor_top/ads1292_controller/add_x_2/U14/CO (had1_hd)
                                                          0.21       4.99 f
  khu_sensor_top/ads1292_controller/add_x_2/U13/CO (had1_hd)
                                                          0.21       5.20 f
  khu_sensor_top/ads1292_controller/add_x_2/U12/CO (had1_hd)
                                                          0.21       5.41 f
  khu_sensor_top/ads1292_controller/add_x_2/U11/CO (had1_hd)
                                                          0.21       5.61 f
  khu_sensor_top/ads1292_controller/add_x_2/U10/CO (had1_hd)
                                                          0.21       5.82 f
  khu_sensor_top/ads1292_controller/add_x_2/U9/S (had1_hd)
                                                          0.22       6.04 f
  khu_sensor_top/ads1292_controller/add_x_2/SUM[23] (ads1292_controller_DW01_inc_0)
                                                          0.00       6.04 f
  khu_sensor_top/ads1292_controller/U71/Y (scg2d1_hd)     0.32       6.36 f
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[23]/D (fd4qd1_hd)
                                                          0.00       6.36 f
  data arrival time                                                  6.36

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -2.20      10.55
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[23]/CK (fd4qd1_hd)
                                                          0.00      10.55 r
  library setup time                                     -0.01      10.54
  data required time                                                10.54
  --------------------------------------------------------------------------
  data required time                                                10.54
  data arrival time                                                 -6.36
  --------------------------------------------------------------------------
  slack (MET)                                                        4.18


  Startpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[0]/CK (fd4qd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[0]/Q (fd4qd1_hd)
                                                          0.49       1.24 f
  khu_sensor_top/ads1292_controller/add_x_2/A[0] (ads1292_controller_DW01_inc_0)
                                                          0.00       1.24 f
  khu_sensor_top/ads1292_controller/add_x_2/U31/CO (had1_hd)
                                                          0.24       1.47 f
  khu_sensor_top/ads1292_controller/add_x_2/U30/CO (had1_hd)
                                                          0.21       1.68 f
  khu_sensor_top/ads1292_controller/add_x_2/U29/CO (had1_hd)
                                                          0.21       1.89 f
  khu_sensor_top/ads1292_controller/add_x_2/U28/CO (had1_hd)
                                                          0.21       2.09 f
  khu_sensor_top/ads1292_controller/add_x_2/U27/CO (had1_hd)
                                                          0.21       2.30 f
  khu_sensor_top/ads1292_controller/add_x_2/U26/CO (had1_hd)
                                                          0.21       2.51 f
  khu_sensor_top/ads1292_controller/add_x_2/U25/CO (had1_hd)
                                                          0.21       2.72 f
  khu_sensor_top/ads1292_controller/add_x_2/U24/CO (had1_hd)
                                                          0.21       2.92 f
  khu_sensor_top/ads1292_controller/add_x_2/U23/CO (had1_hd)
                                                          0.21       3.13 f
  khu_sensor_top/ads1292_controller/add_x_2/U22/CO (had1_hd)
                                                          0.21       3.34 f
  khu_sensor_top/ads1292_controller/add_x_2/U21/CO (had1_hd)
                                                          0.21       3.54 f
  khu_sensor_top/ads1292_controller/add_x_2/U20/CO (had1_hd)
                                                          0.21       3.75 f
  khu_sensor_top/ads1292_controller/add_x_2/U19/CO (had1_hd)
                                                          0.21       3.96 f
  khu_sensor_top/ads1292_controller/add_x_2/U18/CO (had1_hd)
                                                          0.21       4.17 f
  khu_sensor_top/ads1292_controller/add_x_2/U17/CO (had1_hd)
                                                          0.21       4.37 f
  khu_sensor_top/ads1292_controller/add_x_2/U16/CO (had1_hd)
                                                          0.21       4.58 f
  khu_sensor_top/ads1292_controller/add_x_2/U15/CO (had1_hd)
                                                          0.21       4.79 f
  khu_sensor_top/ads1292_controller/add_x_2/U14/CO (had1_hd)
                                                          0.21       4.99 f
  khu_sensor_top/ads1292_controller/add_x_2/U13/CO (had1_hd)
                                                          0.21       5.20 f
  khu_sensor_top/ads1292_controller/add_x_2/U12/CO (had1_hd)
                                                          0.21       5.41 f
  khu_sensor_top/ads1292_controller/add_x_2/U11/CO (had1_hd)
                                                          0.21       5.61 f
  khu_sensor_top/ads1292_controller/add_x_2/U10/S (had1_hd)
                                                          0.22       5.84 f
  khu_sensor_top/ads1292_controller/add_x_2/SUM[22] (ads1292_controller_DW01_inc_0)
                                                          0.00       5.84 f
  khu_sensor_top/ads1292_controller/U72/Y (scg2d1_hd)     0.32       6.15 f
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[22]/D (fd4qd1_hd)
                                                          0.00       6.15 f
  data arrival time                                                  6.15

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -2.20      10.55
  khu_sensor_top/ads1292_controller/r_clk_counter_reg[22]/CK (fd4qd1_hd)
                                                          0.00      10.55 r
  library setup time                                     -0.01      10.54
  data required time                                                10.54
  --------------------------------------------------------------------------
  data required time                                                10.54
  data arrival time                                                 -6.15
  --------------------------------------------------------------------------
  slack (MET)                                                        4.39


  Startpoint: khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/CK (fd4qd1_hd)
                                                          0.00 #    12.75 r
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/Q (fd4qd1_hd)
                                                          0.43      13.18 f
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID (ads1292_filter)
                                                          0.00      13.18 f
  khu_sensor_top/sensor_core/i_ADS1292_FILTERED_DATA_VALID (sensor_core)
                                                          0.00      13.18 f
  khu_sensor_top/sensor_core/U157/Y (clknd2d1_hd)         0.11      13.29 r
  khu_sensor_top/sensor_core/U301/Y (ivd1_hd)             0.08      13.37 f
  khu_sensor_top/sensor_core/U273/Y (nr2d1_hd)            0.55      13.92 r
  khu_sensor_top/sensor_core/U272/Y (nr2d1_hd)            0.50      14.42 f
  khu_sensor_top/sensor_core/U579/Y (scg2d1_hd)           0.41      14.84 f
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg[0]/D (fd4qd1_hd)
                                                          0.00      14.84 f
  data arrival time                                                 14.84

  clock clk_half (rise edge)                             24.00      24.00
  clock network delay (ideal)                             0.75      24.75
  clock uncertainty                                      -4.40      20.35
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg[0]/CK (fd4qd1_hd)
                                                          0.00      20.35 r
  library setup time                                     -0.01      20.34
  data required time                                                20.34
  --------------------------------------------------------------------------
  data required time                                                20.34
  data arrival time                                                -14.84
  --------------------------------------------------------------------------
  slack (MET)                                                        5.50


  Startpoint: khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/CK (fd4qd1_hd)
                                                          0.00 #    12.75 r
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/Q (fd4qd1_hd)
                                                          0.43      13.18 f
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID (ads1292_filter)
                                                          0.00      13.18 f
  khu_sensor_top/sensor_core/i_ADS1292_FILTERED_DATA_VALID (sensor_core)
                                                          0.00      13.18 f
  khu_sensor_top/sensor_core/U157/Y (clknd2d1_hd)         0.11      13.29 r
  khu_sensor_top/sensor_core/U301/Y (ivd1_hd)             0.08      13.37 f
  khu_sensor_top/sensor_core/U273/Y (nr2d1_hd)            0.55      13.92 r
  khu_sensor_top/sensor_core/U272/Y (nr2d1_hd)            0.50      14.42 f
  khu_sensor_top/sensor_core/U578/Y (scg2d1_hd)           0.41      14.84 f
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg[1]/D (fd4qd1_hd)
                                                          0.00      14.84 f
  data arrival time                                                 14.84

  clock clk_half (rise edge)                             24.00      24.00
  clock network delay (ideal)                             0.75      24.75
  clock uncertainty                                      -4.40      20.35
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg[1]/CK (fd4qd1_hd)
                                                          0.00      20.35 r
  library setup time                                     -0.01      20.34
  data required time                                                20.34
  --------------------------------------------------------------------------
  data required time                                                20.34
  data arrival time                                                -14.84
  --------------------------------------------------------------------------
  slack (MET)                                                        5.50


  Startpoint: khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/CK (fd4qd1_hd)
                                                          0.00 #    12.75 r
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/Q (fd4qd1_hd)
                                                          0.43      13.18 f
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID (ads1292_filter)
                                                          0.00      13.18 f
  khu_sensor_top/sensor_core/i_ADS1292_FILTERED_DATA_VALID (sensor_core)
                                                          0.00      13.18 f
  khu_sensor_top/sensor_core/U157/Y (clknd2d1_hd)         0.11      13.29 r
  khu_sensor_top/sensor_core/U301/Y (ivd1_hd)             0.08      13.37 f
  khu_sensor_top/sensor_core/U273/Y (nr2d1_hd)            0.55      13.92 r
  khu_sensor_top/sensor_core/U272/Y (nr2d1_hd)            0.50      14.42 f
  khu_sensor_top/sensor_core/U570/Y (scg2d1_hd)           0.41      14.84 f
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg[2]/D (fd4qd1_hd)
                                                          0.00      14.84 f
  data arrival time                                                 14.84

  clock clk_half (rise edge)                             24.00      24.00
  clock network delay (ideal)                             0.75      24.75
  clock uncertainty                                      -4.40      20.35
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg[2]/CK (fd4qd1_hd)
                                                          0.00      20.35 r
  library setup time                                     -0.01      20.34
  data required time                                                20.34
  --------------------------------------------------------------------------
  data required time                                                20.34
  data arrival time                                                -14.84
  --------------------------------------------------------------------------
  slack (MET)                                                        5.50


  Startpoint: khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/CK (fd4qd1_hd)
                                                          0.00 #    12.75 r
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/Q (fd4qd1_hd)
                                                          0.43      13.18 f
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID (ads1292_filter)
                                                          0.00      13.18 f
  khu_sensor_top/sensor_core/i_ADS1292_FILTERED_DATA_VALID (sensor_core)
                                                          0.00      13.18 f
  khu_sensor_top/sensor_core/U157/Y (clknd2d1_hd)         0.11      13.29 r
  khu_sensor_top/sensor_core/U301/Y (ivd1_hd)             0.08      13.37 f
  khu_sensor_top/sensor_core/U273/Y (nr2d1_hd)            0.55      13.92 r
  khu_sensor_top/sensor_core/U272/Y (nr2d1_hd)            0.50      14.42 f
  khu_sensor_top/sensor_core/U567/Y (scg2d1_hd)           0.41      14.84 f
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg[3]/D (fd4qd1_hd)
                                                          0.00      14.84 f
  data arrival time                                                 14.84

  clock clk_half (rise edge)                             24.00      24.00
  clock network delay (ideal)                             0.75      24.75
  clock uncertainty                                      -4.40      20.35
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg[3]/CK (fd4qd1_hd)
                                                          0.00      20.35 r
  library setup time                                     -0.01      20.34
  data required time                                                20.34
  --------------------------------------------------------------------------
  data required time                                                20.34
  data arrival time                                                -14.84
  --------------------------------------------------------------------------
  slack (MET)                                                        5.50


  Startpoint: khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/CK (fd4qd1_hd)
                                                          0.00 #    12.75 r
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/Q (fd4qd1_hd)
                                                          0.43      13.18 f
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID (ads1292_filter)
                                                          0.00      13.18 f
  khu_sensor_top/sensor_core/i_ADS1292_FILTERED_DATA_VALID (sensor_core)
                                                          0.00      13.18 f
  khu_sensor_top/sensor_core/U157/Y (clknd2d1_hd)         0.11      13.29 r
  khu_sensor_top/sensor_core/U301/Y (ivd1_hd)             0.08      13.37 f
  khu_sensor_top/sensor_core/U273/Y (nr2d1_hd)            0.55      13.92 r
  khu_sensor_top/sensor_core/U272/Y (nr2d1_hd)            0.50      14.42 f
  khu_sensor_top/sensor_core/U566/Y (scg2d1_hd)           0.41      14.84 f
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg[4]/D (fd4qd1_hd)
                                                          0.00      14.84 f
  data arrival time                                                 14.84

  clock clk_half (rise edge)                             24.00      24.00
  clock network delay (ideal)                             0.75      24.75
  clock uncertainty                                      -4.40      20.35
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg[4]/CK (fd4qd1_hd)
                                                          0.00      20.35 r
  library setup time                                     -0.01      20.34
  data required time                                                20.34
  --------------------------------------------------------------------------
  data required time                                                20.34
  data arrival time                                                -14.84
  --------------------------------------------------------------------------
  slack (MET)                                                        5.50


  Startpoint: khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/CK (fd4qd1_hd)
                                                          0.00 #    12.75 r
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/Q (fd4qd1_hd)
                                                          0.43      13.18 f
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID (ads1292_filter)
                                                          0.00      13.18 f
  khu_sensor_top/sensor_core/i_ADS1292_FILTERED_DATA_VALID (sensor_core)
                                                          0.00      13.18 f
  khu_sensor_top/sensor_core/U157/Y (clknd2d1_hd)         0.11      13.29 r
  khu_sensor_top/sensor_core/U301/Y (ivd1_hd)             0.08      13.37 f
  khu_sensor_top/sensor_core/U273/Y (nr2d1_hd)            0.55      13.92 r
  khu_sensor_top/sensor_core/U272/Y (nr2d1_hd)            0.50      14.42 f
  khu_sensor_top/sensor_core/U561/Y (scg2d1_hd)           0.41      14.84 f
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg[5]/D (fd4qd1_hd)
                                                          0.00      14.84 f
  data arrival time                                                 14.84

  clock clk_half (rise edge)                             24.00      24.00
  clock network delay (ideal)                             0.75      24.75
  clock uncertainty                                      -4.40      20.35
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg[5]/CK (fd4qd1_hd)
                                                          0.00      20.35 r
  library setup time                                     -0.01      20.34
  data required time                                                20.34
  --------------------------------------------------------------------------
  data required time                                                20.34
  data arrival time                                                -14.84
  --------------------------------------------------------------------------
  slack (MET)                                                        5.50


  Startpoint: khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/CK (fd4qd1_hd)
                                                          0.00 #    12.75 r
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/Q (fd4qd1_hd)
                                                          0.43      13.18 f
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID (ads1292_filter)
                                                          0.00      13.18 f
  khu_sensor_top/sensor_core/i_ADS1292_FILTERED_DATA_VALID (sensor_core)
                                                          0.00      13.18 f
  khu_sensor_top/sensor_core/U157/Y (clknd2d1_hd)         0.11      13.29 r
  khu_sensor_top/sensor_core/U301/Y (ivd1_hd)             0.08      13.37 f
  khu_sensor_top/sensor_core/U273/Y (nr2d1_hd)            0.55      13.92 r
  khu_sensor_top/sensor_core/U272/Y (nr2d1_hd)            0.50      14.42 f
  khu_sensor_top/sensor_core/U557/Y (scg2d1_hd)           0.41      14.84 f
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg[6]/D (fd4qd1_hd)
                                                          0.00      14.84 f
  data arrival time                                                 14.84

  clock clk_half (rise edge)                             24.00      24.00
  clock network delay (ideal)                             0.75      24.75
  clock uncertainty                                      -4.40      20.35
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg[6]/CK (fd4qd1_hd)
                                                          0.00      20.35 r
  library setup time                                     -0.01      20.34
  data required time                                                20.34
  --------------------------------------------------------------------------
  data required time                                                20.34
  data arrival time                                                -14.84
  --------------------------------------------------------------------------
  slack (MET)                                                        5.50


  Startpoint: khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/CK (fd4qd1_hd)
                                                          0.00 #    12.75 r
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/Q (fd4qd1_hd)
                                                          0.43      13.18 f
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID (ads1292_filter)
                                                          0.00      13.18 f
  khu_sensor_top/sensor_core/i_ADS1292_FILTERED_DATA_VALID (sensor_core)
                                                          0.00      13.18 f
  khu_sensor_top/sensor_core/U157/Y (clknd2d1_hd)         0.11      13.29 r
  khu_sensor_top/sensor_core/U301/Y (ivd1_hd)             0.08      13.37 f
  khu_sensor_top/sensor_core/U273/Y (nr2d1_hd)            0.55      13.92 r
  khu_sensor_top/sensor_core/U272/Y (nr2d1_hd)            0.50      14.42 f
  khu_sensor_top/sensor_core/U549/Y (scg2d1_hd)           0.41      14.84 f
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg[7]/D (fd4qd1_hd)
                                                          0.00      14.84 f
  data arrival time                                                 14.84

  clock clk_half (rise edge)                             24.00      24.00
  clock network delay (ideal)                             0.75      24.75
  clock uncertainty                                      -4.40      20.35
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg[7]/CK (fd4qd1_hd)
                                                          0.00      20.35 r
  library setup time                                     -0.01      20.34
  data required time                                                20.34
  --------------------------------------------------------------------------
  data required time                                                20.34
  data arrival time                                                -14.84
  --------------------------------------------------------------------------
  slack (MET)                                                        5.50


  Startpoint: khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg[8]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/CK (fd4qd1_hd)
                                                          0.00 #    12.75 r
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/Q (fd4qd1_hd)
                                                          0.43      13.18 f
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID (ads1292_filter)
                                                          0.00      13.18 f
  khu_sensor_top/sensor_core/i_ADS1292_FILTERED_DATA_VALID (sensor_core)
                                                          0.00      13.18 f
  khu_sensor_top/sensor_core/U157/Y (clknd2d1_hd)         0.11      13.29 r
  khu_sensor_top/sensor_core/U301/Y (ivd1_hd)             0.08      13.37 f
  khu_sensor_top/sensor_core/U273/Y (nr2d1_hd)            0.55      13.92 r
  khu_sensor_top/sensor_core/U272/Y (nr2d1_hd)            0.50      14.42 f
  khu_sensor_top/sensor_core/U546/Y (scg2d1_hd)           0.41      14.84 f
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg[8]/D (fd4qd1_hd)
                                                          0.00      14.84 f
  data arrival time                                                 14.84

  clock clk_half (rise edge)                             24.00      24.00
  clock network delay (ideal)                             0.75      24.75
  clock uncertainty                                      -4.40      20.35
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg[8]/CK (fd4qd1_hd)
                                                          0.00      20.35 r
  library setup time                                     -0.01      20.34
  data required time                                                20.34
  --------------------------------------------------------------------------
  data required time                                                20.34
  data arrival time                                                -14.84
  --------------------------------------------------------------------------
  slack (MET)                                                        5.50


  Startpoint: khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg[9]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/CK (fd4qd1_hd)
                                                          0.00 #    12.75 r
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/Q (fd4qd1_hd)
                                                          0.43      13.18 f
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID (ads1292_filter)
                                                          0.00      13.18 f
  khu_sensor_top/sensor_core/i_ADS1292_FILTERED_DATA_VALID (sensor_core)
                                                          0.00      13.18 f
  khu_sensor_top/sensor_core/U157/Y (clknd2d1_hd)         0.11      13.29 r
  khu_sensor_top/sensor_core/U301/Y (ivd1_hd)             0.08      13.37 f
  khu_sensor_top/sensor_core/U273/Y (nr2d1_hd)            0.55      13.92 r
  khu_sensor_top/sensor_core/U272/Y (nr2d1_hd)            0.50      14.42 f
  khu_sensor_top/sensor_core/U544/Y (scg2d1_hd)           0.41      14.84 f
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg[9]/D (fd4qd1_hd)
                                                          0.00      14.84 f
  data arrival time                                                 14.84

  clock clk_half (rise edge)                             24.00      24.00
  clock network delay (ideal)                             0.75      24.75
  clock uncertainty                                      -4.40      20.35
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg[9]/CK (fd4qd1_hd)
                                                          0.00      20.35 r
  library setup time                                     -0.01      20.34
  data required time                                                20.34
  --------------------------------------------------------------------------
  data required time                                                20.34
  data arrival time                                                -14.84
  --------------------------------------------------------------------------
  slack (MET)                                                        5.50


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[0]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_0_0)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[0]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[1]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_0_0)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[1]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[2]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_0_0)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[2]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[3]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_0_0)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[3]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[4]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_0_0)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[4]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[5]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_0_0)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[5]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[6]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_0_0)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[6]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[7]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_0_0)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[7]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[8]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_0_0)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[8]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[9]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_0_0)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[9]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
