## ìˆ«ì í‘œí˜„ë°©ì‹
- [ë¹„íŠ¸ìˆ˜]'[ê¸°ìˆ˜][ê°’]
    - ë¹„íŠ¸ìˆ˜: í‘œí˜„í•  ë¹„íŠ¸ í­ (optional)
    - ê¸°ìˆ˜(radix):
        - b â†’ 2ì§„ìˆ˜ (binary)
        - o â†’ 8ì§„ìˆ˜ (octal)
        - d â†’ 10ì§„ìˆ˜ (decimal)
        - h â†’ 16ì§„ìˆ˜ (hexadecimal)
    - ê°’: í•´ë‹¹ ì§„ë²•ì˜ ìˆ«ì
```verilog
4'b1010   // 4ë¹„íŠ¸ 2ì§„ìˆ˜: 1010 (decimal 10)
8'd25     // 8ë¹„íŠ¸ 10ì§„ìˆ˜: 00011001
12'hABC   // 12ë¹„íŠ¸ 16ì§„ìˆ˜: 1010 1011 1100
6'o77     // 6ë¹„íŠ¸ 8ì§„ìˆ˜: 111111 (decimal 63)
```
-----------------------------------------------------
## [IFë¬¸, Caseë¬¸] Condition
- **ê¸°ë³¸ if-else**
```verilog
if (cond) 
    out = a;
else 
    out = b;
```

- **if â€“ else if â€“ else if â€¦ â€“ else (ë‹¤ì¤‘ ë¶„ê¸°)**
```verilog
if (sel == 2'b00)
    out = a;
else if (sel == 2'b01)
    out = b;
else if (sel == 2'b10)
    out = c;
else
    out = d;
```

- 

- **ì—¬ëŸ¬ ì¤„ì„ ë¬¶ì„ ë•Œ**
```verilog
if() begin
end
// --------------
else if() begin
end
// --------------
else begin
end
```



1. **Blocking í• ë‹¹ [ = ] : ì¡°í•©ë…¼ë¦¬ì—ì„œ ì‚¬ìš© (always @*)**
2. **Non-Blocking í• ë‹¹ [ <= ] : ìˆœì°¨ë¡œì§ì—ì„œ ì‚¬ìš© (always @(posedge clk))**


-----------------------------------------------------------------------

## Modeling Styles
```verilog
not (y, a); // Gate-Level Modeling
```


```verilog
assign y = ~a; // Dataflow Modeling
```

```verilog
always @(*) begin // Behavioral Modeling
        y = ~a;
end
```
1. **always** : ê³„ì† ì‹¤í–‰ë˜ëŠ” í”„ë¡œì„¸ìŠ¤ ë¸”ë¡
        - Sensitivity listê°€ ë³€í•  ë•Œë§ˆë‹¤ ì‹¤í–‰
2. **@(...)** : Sensitivity List
        - @(*) : ëª¨ë“  ì‹ í˜¸ë¥¼ ê°ì§€
        - 
3. **begin ... end** : ì—¬ëŸ¬ ê°œì˜ ë¬¸ì¥ì„ í•œ ë¸”ë¡ìœ¼ë¡œ ë¬¶ì–´ì¤Œ

-------------------------------------------------------------------------------------------------

## reg ë³€ìˆ˜ ì„ ì–¸
**Verilogì—ì„œ regëŠ” ë³€ìˆ˜ íƒ€ì…**
1. ì¡°í•© ë…¼ë¦¬ ì‚¬ìš©ë˜ëŠ” ê²½ìš°
```verilog
reg y;

always @(*) begin
    y = ~a;
end
```

2. ìˆœì°¨ ë…¼ë¦¬ë¡œ ì‚¬ìš©ë˜ëŠ” ê²½ìš°
```verilog
reg y;

always @(posedge clk) begin
    y <= a;
end
```

3. ì´ˆê¸°ê°’ ì €ì¥ Testbench
- ì‹œë®¬ë ˆì´ì…˜ í™˜ê²½ì—ì„œ ë©”ëª¨ë¦¬ ë³€ìˆ˜ì²˜ëŸ¼ ì‚¬ìš©
```verilog
reg [7:0] data;
initial begin
    data = 8'b10101010;
end
```

-----------------------------------------------------------------------------------------------------------------------------------------

## ğŸ“Œ ê·œì¹™
```verilog
assign out = {a, b, c};
```
- aëŠ” outì˜ ìƒìœ„ ë¹„íŠ¸(MSB) ìª½ì— ë°°ì¹˜
- cëŠ” outì˜ í•˜ìœ„ ë¹„íŠ¸(LSB) ìª½ì— ë°°ì¹˜

 