Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Thu Jan 30 16:28:06 2020
| Host         : travis-job-33a54ba3-48d1-4a44-8c02-dac6d4f5c121 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a50t-fgg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.347        0.000                      0                11543        0.032        0.000                      0                11541        0.264        0.000                       0                  4054  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     1  
  pll_clk200           2.049        0.000                      0                   13        0.300        0.000                      0                   13        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                0.347        0.000                      0                11528        0.032        0.000                      0                11528        3.750        0.000                       0                  3958  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              pll_clk200          3.676        0.000                      0                    1                                                                        
              sys_clk             2.362        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.300ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.419ns (19.264%)  route 1.756ns (80.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.213ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=8, routed)           1.625     6.213    clk200_clk
    SLICE_X63Y50         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDPE (Prop_fdpe_C_Q)         0.419     6.632 r  FDPE_3/Q
                         net (fo=5, routed)           1.756     8.388    clk200_rst
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.861    clk200_clk
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.232    11.093    
                         clock uncertainty           -0.053    11.040    
    SLICE_X62Y25         FDSE (Setup_fdse_C_S)       -0.604    10.436    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.436    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.419ns (19.264%)  route 1.756ns (80.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.213ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=8, routed)           1.625     6.213    clk200_clk
    SLICE_X63Y50         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDPE (Prop_fdpe_C_Q)         0.419     6.632 r  FDPE_3/Q
                         net (fo=5, routed)           1.756     8.388    clk200_rst
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.861    clk200_clk
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.232    11.093    
                         clock uncertainty           -0.053    11.040    
    SLICE_X62Y25         FDSE (Setup_fdse_C_S)       -0.604    10.436    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.436    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.419ns (19.264%)  route 1.756ns (80.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.213ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=8, routed)           1.625     6.213    clk200_clk
    SLICE_X63Y50         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDPE (Prop_fdpe_C_Q)         0.419     6.632 r  FDPE_3/Q
                         net (fo=5, routed)           1.756     8.388    clk200_rst
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.861    clk200_clk
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.232    11.093    
                         clock uncertainty           -0.053    11.040    
    SLICE_X62Y25         FDSE (Setup_fdse_C_S)       -0.604    10.436    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.436    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.419ns (19.264%)  route 1.756ns (80.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.213ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=8, routed)           1.625     6.213    clk200_clk
    SLICE_X63Y50         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDPE (Prop_fdpe_C_Q)         0.419     6.632 r  FDPE_3/Q
                         net (fo=5, routed)           1.756     8.388    clk200_rst
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.861    clk200_clk
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.232    11.093    
                         clock uncertainty           -0.053    11.040    
    SLICE_X62Y25         FDSE (Setup_fdse_C_S)       -0.604    10.436    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.436    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.731ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.718ns (33.703%)  route 1.412ns (66.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.864ns = ( 10.864 - 5.000 ) 
    Source Clock Delay      (SCD):    6.213ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=8, routed)           1.625     6.213    clk200_clk
    SLICE_X63Y50         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDPE (Prop_fdpe_C_Q)         0.419     6.632 r  FDPE_3/Q
                         net (fo=5, routed)           1.412     8.044    clk200_rst
    SLICE_X63Y27         LUT6 (Prop_lut6_I5_O)        0.299     8.343 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.343    ic_reset_i_1_n_0
    SLICE_X63Y27         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.864    clk200_clk
    SLICE_X63Y27         FDRE                                         r  ic_reset_reg/C
                         clock pessimism              0.232    11.096    
                         clock uncertainty           -0.053    11.043    
    SLICE_X63Y27         FDRE (Setup_fdre_C_D)        0.031    11.074    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.074    
                         arrival time                          -8.343    
  -------------------------------------------------------------------
                         slack                                  2.731    

Slack (MET) :             2.854ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.580ns (30.713%)  route 1.308ns (69.287%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.208    clk200_clk
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDSE (Prop_fdse_C_Q)         0.456     6.664 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.929     7.594    reset_counter[2]
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.718 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.097    reset_counter[3]_i_1_n_0
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.861    clk200_clk
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.347    11.208    
                         clock uncertainty           -0.053    11.155    
    SLICE_X62Y25         FDSE (Setup_fdse_C_CE)      -0.205    10.950    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.950    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                  2.854    

Slack (MET) :             2.854ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.580ns (30.713%)  route 1.308ns (69.287%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.208    clk200_clk
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDSE (Prop_fdse_C_Q)         0.456     6.664 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.929     7.594    reset_counter[2]
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.718 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.097    reset_counter[3]_i_1_n_0
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.861    clk200_clk
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.347    11.208    
                         clock uncertainty           -0.053    11.155    
    SLICE_X62Y25         FDSE (Setup_fdse_C_CE)      -0.205    10.950    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.950    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                  2.854    

Slack (MET) :             2.854ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.580ns (30.713%)  route 1.308ns (69.287%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.208    clk200_clk
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDSE (Prop_fdse_C_Q)         0.456     6.664 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.929     7.594    reset_counter[2]
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.718 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.097    reset_counter[3]_i_1_n_0
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.861    clk200_clk
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.347    11.208    
                         clock uncertainty           -0.053    11.155    
    SLICE_X62Y25         FDSE (Setup_fdse_C_CE)      -0.205    10.950    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.950    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                  2.854    

Slack (MET) :             2.854ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.580ns (30.713%)  route 1.308ns (69.287%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.208    clk200_clk
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDSE (Prop_fdse_C_Q)         0.456     6.664 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.929     7.594    reset_counter[2]
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.718 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.097    reset_counter[3]_i_1_n_0
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.861    clk200_clk
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.347    11.208    
                         clock uncertainty           -0.053    11.155    
    SLICE_X62Y25         FDSE (Setup_fdse_C_CE)      -0.205    10.950    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.950    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                  2.854    

Slack (MET) :             3.074ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.580ns (30.489%)  route 1.322ns (69.511%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.208    clk200_clk
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDSE (Prop_fdse_C_Q)         0.456     6.664 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.322     7.986    reset_counter[0]
    SLICE_X62Y25         LUT1 (Prop_lut1_I0_O)        0.124     8.110 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.110    reset_counter0[0]
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.861    clk200_clk
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.347    11.208    
                         clock uncertainty           -0.053    11.155    
    SLICE_X62Y25         FDSE (Setup_fdse_C_D)        0.029    11.184    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                  3.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.600%)  route 0.222ns (54.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.864    clk200_clk
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDSE (Prop_fdse_C_Q)         0.141     2.005 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.222     2.227    reset_counter[0]
    SLICE_X63Y27         LUT6 (Prop_lut6_I1_O)        0.045     2.272 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.272    ic_reset_i_1_n_0
    SLICE_X63Y27         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.414    clk200_clk
    SLICE_X63Y27         FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.535     1.880    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.092     1.972    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.184ns (42.621%)  route 0.248ns (57.379%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.864    clk200_clk
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDSE (Prop_fdse_C_Q)         0.141     2.005 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.248     2.252    reset_counter[2]
    SLICE_X62Y25         LUT4 (Prop_lut4_I0_O)        0.043     2.295 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.295    reset_counter[3]_i_2_n_0
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.411    clk200_clk
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.864    
    SLICE_X62Y25         FDSE (Hold_fdse_C_D)         0.107     1.971    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.885%)  route 0.248ns (57.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.864    clk200_clk
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDSE (Prop_fdse_C_Q)         0.141     2.005 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.248     2.252    reset_counter[2]
    SLICE_X62Y25         LUT3 (Prop_lut3_I2_O)        0.045     2.297 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.297    reset_counter[2]_i_1_n_0
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.411    clk200_clk
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.864    
    SLICE_X62Y25         FDSE (Hold_fdse_C_D)         0.092     1.956    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.230ns (47.325%)  route 0.256ns (52.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.864    clk200_clk
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDSE (Prop_fdse_C_Q)         0.128     1.992 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.256     2.248    reset_counter[1]
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.102     2.350 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.350    reset_counter[1]_i_1_n_0
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.411    clk200_clk
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.864    
    SLICE_X62Y25         FDSE (Hold_fdse_C_D)         0.107     1.971    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.226ns (47.526%)  route 0.250ns (52.474%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.864    clk200_clk
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDSE (Prop_fdse_C_Q)         0.128     1.992 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.134     2.125    reset_counter[3]
    SLICE_X62Y25         LUT4 (Prop_lut4_I3_O)        0.098     2.223 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.339    reset_counter[3]_i_1_n_0
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.411    clk200_clk
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.864    
    SLICE_X62Y25         FDSE (Hold_fdse_C_CE)       -0.039     1.825    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.226ns (47.526%)  route 0.250ns (52.474%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.864    clk200_clk
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDSE (Prop_fdse_C_Q)         0.128     1.992 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.134     2.125    reset_counter[3]
    SLICE_X62Y25         LUT4 (Prop_lut4_I3_O)        0.098     2.223 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.339    reset_counter[3]_i_1_n_0
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.411    clk200_clk
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.864    
    SLICE_X62Y25         FDSE (Hold_fdse_C_CE)       -0.039     1.825    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.226ns (47.526%)  route 0.250ns (52.474%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.864    clk200_clk
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDSE (Prop_fdse_C_Q)         0.128     1.992 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.134     2.125    reset_counter[3]
    SLICE_X62Y25         LUT4 (Prop_lut4_I3_O)        0.098     2.223 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.339    reset_counter[3]_i_1_n_0
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.411    clk200_clk
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.864    
    SLICE_X62Y25         FDSE (Hold_fdse_C_CE)       -0.039     1.825    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.226ns (47.526%)  route 0.250ns (52.474%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.864    clk200_clk
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDSE (Prop_fdse_C_Q)         0.128     1.992 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.134     2.125    reset_counter[3]
    SLICE_X62Y25         LUT4 (Prop_lut4_I3_O)        0.098     2.223 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.339    reset_counter[3]_i_1_n_0
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.411    clk200_clk
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.864    
    SLICE_X62Y25         FDSE (Hold_fdse_C_CE)       -0.039     1.825    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.186ns (27.260%)  route 0.496ns (72.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.864    clk200_clk
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDSE (Prop_fdse_C_Q)         0.141     2.005 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.496     2.501    reset_counter[0]
    SLICE_X62Y25         LUT1 (Prop_lut1_I0_O)        0.045     2.546 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.546    reset_counter0[0]
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.411    clk200_clk
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.864    
    SLICE_X62Y25         FDSE (Hold_fdse_C_D)         0.091     1.955    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.128ns (14.097%)  route 0.780ns (85.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=8, routed)           0.592     1.872    clk200_clk
    SLICE_X63Y50         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDPE (Prop_fdpe_C_Q)         0.128     2.000 r  FDPE_3/Q
                         net (fo=5, routed)           0.780     2.780    clk200_rst
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.411    clk200_clk
    SLICE_X62Y25         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.280     2.132    
    SLICE_X62Y25         FDSE (Hold_fdse_C_S)        -0.072     2.060    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                  0.720    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X63Y50     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X63Y50     FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X62Y25     reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X62Y25     reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X62Y25     reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X62Y25     reset_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X63Y27     ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y25     reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y25     reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y25     reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y25     reset_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X63Y27     ic_reset_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X63Y50     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X63Y50     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X63Y50     FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X63Y50     FDPE_3/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y25     reset_counter_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X63Y50     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X63Y50     FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X63Y27     ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y25     reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y25     reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y25     reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y25     reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X63Y50     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X63Y50     FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y25     reset_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y4     ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y4     ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y9     ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y9     ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y29    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y8     OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/_zz_131__reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.234ns  (logic 3.916ns (42.407%)  route 5.318ns (57.593%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3961, routed)        1.602     1.602    sys_clk
    RAMB18_X2Y10         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.056 r  tag_mem_reg/DOADO[1]
                         net (fo=2, routed)           1.171     5.226    VexRiscv/IBusCachedPlugin_cache/DOADO[1]
    SLICE_X57Y25         LUT6 (Prop_lut6_I5_O)        0.124     5.350 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40/O
                         net (fo=1, routed)           0.000     5.350    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.882 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.882    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_32_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.996 f  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.974     6.970    VexRiscv/IBusCachedPlugin_cache/interface0_wb_sdram_ack0
    SLICE_X51Y26         LUT4 (Prop_lut4_I3_O)        0.118     7.088 f  VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_5/O
                         net (fo=1, routed)           0.730     7.819    VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_5_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I5_O)        0.326     8.145 r  VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_3/O
                         net (fo=4, routed)           0.862     9.007    VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_3_n_0
    SLICE_X46Y17         LUT5 (Prop_lut5_I2_O)        0.124     9.131 f  VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_1/O
                         net (fo=71, routed)          0.642     9.772    VexRiscv/IBusCachedPlugin_cache/dataCache_1__io_mem_cmd_s2mPipe_ready
    SLICE_X45Y17         LUT2 (Prop_lut2_I1_O)        0.124     9.896 r  VexRiscv/IBusCachedPlugin_cache/_zz_133_[2]_i_1/O
                         net (fo=68, routed)          0.940    10.836    VexRiscv/IBusCachedPlugin_cache_n_361
    SLICE_X32Y18         FDRE                                         r  VexRiscv/_zz_131__reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3961, routed)        1.438    11.438    VexRiscv/clk100
    SLICE_X32Y18         FDRE                                         r  VexRiscv/_zz_131__reg[16]/C
                         clock pessimism              0.007    11.445    
                         clock uncertainty           -0.057    11.389    
    SLICE_X32Y18         FDRE (Setup_fdre_C_CE)      -0.205    11.184    VexRiscv/_zz_131__reg[16]
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                         -10.836    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/_zz_131__reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.234ns  (logic 3.916ns (42.407%)  route 5.318ns (57.593%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3961, routed)        1.602     1.602    sys_clk
    RAMB18_X2Y10         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.056 r  tag_mem_reg/DOADO[1]
                         net (fo=2, routed)           1.171     5.226    VexRiscv/IBusCachedPlugin_cache/DOADO[1]
    SLICE_X57Y25         LUT6 (Prop_lut6_I5_O)        0.124     5.350 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40/O
                         net (fo=1, routed)           0.000     5.350    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.882 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.882    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_32_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.996 f  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.974     6.970    VexRiscv/IBusCachedPlugin_cache/interface0_wb_sdram_ack0
    SLICE_X51Y26         LUT4 (Prop_lut4_I3_O)        0.118     7.088 f  VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_5/O
                         net (fo=1, routed)           0.730     7.819    VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_5_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I5_O)        0.326     8.145 r  VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_3/O
                         net (fo=4, routed)           0.862     9.007    VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_3_n_0
    SLICE_X46Y17         LUT5 (Prop_lut5_I2_O)        0.124     9.131 f  VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_1/O
                         net (fo=71, routed)          0.642     9.772    VexRiscv/IBusCachedPlugin_cache/dataCache_1__io_mem_cmd_s2mPipe_ready
    SLICE_X45Y17         LUT2 (Prop_lut2_I1_O)        0.124     9.896 r  VexRiscv/IBusCachedPlugin_cache/_zz_133_[2]_i_1/O
                         net (fo=68, routed)          0.940    10.836    VexRiscv/IBusCachedPlugin_cache_n_361
    SLICE_X32Y18         FDRE                                         r  VexRiscv/_zz_131__reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3961, routed)        1.438    11.438    VexRiscv/clk100
    SLICE_X32Y18         FDRE                                         r  VexRiscv/_zz_131__reg[27]/C
                         clock pessimism              0.007    11.445    
                         clock uncertainty           -0.057    11.389    
    SLICE_X32Y18         FDRE (Setup_fdre_C_CE)      -0.205    11.184    VexRiscv/_zz_131__reg[27]
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                         -10.836    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/_zz_131__reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.234ns  (logic 3.916ns (42.407%)  route 5.318ns (57.593%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3961, routed)        1.602     1.602    sys_clk
    RAMB18_X2Y10         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.056 r  tag_mem_reg/DOADO[1]
                         net (fo=2, routed)           1.171     5.226    VexRiscv/IBusCachedPlugin_cache/DOADO[1]
    SLICE_X57Y25         LUT6 (Prop_lut6_I5_O)        0.124     5.350 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40/O
                         net (fo=1, routed)           0.000     5.350    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.882 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.882    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_32_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.996 f  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.974     6.970    VexRiscv/IBusCachedPlugin_cache/interface0_wb_sdram_ack0
    SLICE_X51Y26         LUT4 (Prop_lut4_I3_O)        0.118     7.088 f  VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_5/O
                         net (fo=1, routed)           0.730     7.819    VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_5_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I5_O)        0.326     8.145 r  VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_3/O
                         net (fo=4, routed)           0.862     9.007    VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_3_n_0
    SLICE_X46Y17         LUT5 (Prop_lut5_I2_O)        0.124     9.131 f  VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_1/O
                         net (fo=71, routed)          0.642     9.772    VexRiscv/IBusCachedPlugin_cache/dataCache_1__io_mem_cmd_s2mPipe_ready
    SLICE_X45Y17         LUT2 (Prop_lut2_I1_O)        0.124     9.896 r  VexRiscv/IBusCachedPlugin_cache/_zz_133_[2]_i_1/O
                         net (fo=68, routed)          0.940    10.836    VexRiscv/IBusCachedPlugin_cache_n_361
    SLICE_X32Y18         FDRE                                         r  VexRiscv/_zz_131__reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3961, routed)        1.438    11.438    VexRiscv/clk100
    SLICE_X32Y18         FDRE                                         r  VexRiscv/_zz_131__reg[28]/C
                         clock pessimism              0.007    11.445    
                         clock uncertainty           -0.057    11.389    
    SLICE_X32Y18         FDRE (Setup_fdre_C_CE)      -0.205    11.184    VexRiscv/_zz_131__reg[28]
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                         -10.836    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/_zz_131__reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.210ns  (logic 3.916ns (42.518%)  route 5.294ns (57.482%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3961, routed)        1.602     1.602    sys_clk
    RAMB18_X2Y10         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.056 r  tag_mem_reg/DOADO[1]
                         net (fo=2, routed)           1.171     5.226    VexRiscv/IBusCachedPlugin_cache/DOADO[1]
    SLICE_X57Y25         LUT6 (Prop_lut6_I5_O)        0.124     5.350 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40/O
                         net (fo=1, routed)           0.000     5.350    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.882 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.882    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_32_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.996 f  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.974     6.970    VexRiscv/IBusCachedPlugin_cache/interface0_wb_sdram_ack0
    SLICE_X51Y26         LUT4 (Prop_lut4_I3_O)        0.118     7.088 f  VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_5/O
                         net (fo=1, routed)           0.730     7.819    VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_5_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I5_O)        0.326     8.145 r  VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_3/O
                         net (fo=4, routed)           0.862     9.007    VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_3_n_0
    SLICE_X46Y17         LUT5 (Prop_lut5_I2_O)        0.124     9.131 f  VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_1/O
                         net (fo=71, routed)          0.642     9.772    VexRiscv/IBusCachedPlugin_cache/dataCache_1__io_mem_cmd_s2mPipe_ready
    SLICE_X45Y17         LUT2 (Prop_lut2_I1_O)        0.124     9.896 r  VexRiscv/IBusCachedPlugin_cache/_zz_133_[2]_i_1/O
                         net (fo=68, routed)          0.916    10.812    VexRiscv/IBusCachedPlugin_cache_n_361
    SLICE_X34Y18         FDRE                                         r  VexRiscv/_zz_131__reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3961, routed)        1.437    11.437    VexRiscv/clk100
    SLICE_X34Y18         FDRE                                         r  VexRiscv/_zz_131__reg[15]/C
                         clock pessimism              0.007    11.444    
                         clock uncertainty           -0.057    11.388    
    SLICE_X34Y18         FDRE (Setup_fdre_C_CE)      -0.169    11.219    VexRiscv/_zz_131__reg[15]
  -------------------------------------------------------------------
                         required time                         11.219    
                         arrival time                         -10.812    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/_zz_130__reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.220ns  (logic 3.916ns (42.474%)  route 5.304ns (57.526%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3961, routed)        1.602     1.602    sys_clk
    RAMB18_X2Y10         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.056 r  tag_mem_reg/DOADO[1]
                         net (fo=2, routed)           1.171     5.226    VexRiscv/IBusCachedPlugin_cache/DOADO[1]
    SLICE_X57Y25         LUT6 (Prop_lut6_I5_O)        0.124     5.350 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40/O
                         net (fo=1, routed)           0.000     5.350    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.882 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.882    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_32_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.996 f  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.974     6.970    VexRiscv/IBusCachedPlugin_cache/interface0_wb_sdram_ack0
    SLICE_X51Y26         LUT4 (Prop_lut4_I3_O)        0.118     7.088 f  VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_5/O
                         net (fo=1, routed)           0.730     7.819    VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_5_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I5_O)        0.326     8.145 r  VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_3/O
                         net (fo=4, routed)           0.862     9.007    VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_3_n_0
    SLICE_X46Y17         LUT5 (Prop_lut5_I2_O)        0.124     9.131 f  VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_1/O
                         net (fo=71, routed)          0.642     9.772    VexRiscv/IBusCachedPlugin_cache/dataCache_1__io_mem_cmd_s2mPipe_ready
    SLICE_X45Y17         LUT2 (Prop_lut2_I1_O)        0.124     9.896 r  VexRiscv/IBusCachedPlugin_cache/_zz_133_[2]_i_1/O
                         net (fo=68, routed)          0.925    10.822    VexRiscv/IBusCachedPlugin_cache_n_361
    SLICE_X50Y13         FDRE                                         r  VexRiscv/_zz_130__reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3961, routed)        1.450    11.450    VexRiscv/clk100
    SLICE_X50Y13         FDRE                                         r  VexRiscv/_zz_130__reg[6]/C
                         clock pessimism              0.079    11.529    
                         clock uncertainty           -0.057    11.473    
    SLICE_X50Y13         FDRE (Setup_fdre_C_CE)      -0.169    11.304    VexRiscv/_zz_130__reg[6]
  -------------------------------------------------------------------
                         required time                         11.304    
                         arrival time                         -10.822    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/_zz_130__reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.220ns  (logic 3.916ns (42.474%)  route 5.304ns (57.526%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3961, routed)        1.602     1.602    sys_clk
    RAMB18_X2Y10         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.056 r  tag_mem_reg/DOADO[1]
                         net (fo=2, routed)           1.171     5.226    VexRiscv/IBusCachedPlugin_cache/DOADO[1]
    SLICE_X57Y25         LUT6 (Prop_lut6_I5_O)        0.124     5.350 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40/O
                         net (fo=1, routed)           0.000     5.350    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.882 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.882    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_32_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.996 f  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.974     6.970    VexRiscv/IBusCachedPlugin_cache/interface0_wb_sdram_ack0
    SLICE_X51Y26         LUT4 (Prop_lut4_I3_O)        0.118     7.088 f  VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_5/O
                         net (fo=1, routed)           0.730     7.819    VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_5_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I5_O)        0.326     8.145 r  VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_3/O
                         net (fo=4, routed)           0.862     9.007    VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_3_n_0
    SLICE_X46Y17         LUT5 (Prop_lut5_I2_O)        0.124     9.131 f  VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_1/O
                         net (fo=71, routed)          0.642     9.772    VexRiscv/IBusCachedPlugin_cache/dataCache_1__io_mem_cmd_s2mPipe_ready
    SLICE_X45Y17         LUT2 (Prop_lut2_I1_O)        0.124     9.896 r  VexRiscv/IBusCachedPlugin_cache/_zz_133_[2]_i_1/O
                         net (fo=68, routed)          0.925    10.822    VexRiscv/IBusCachedPlugin_cache_n_361
    SLICE_X50Y13         FDRE                                         r  VexRiscv/_zz_130__reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3961, routed)        1.450    11.450    VexRiscv/clk100
    SLICE_X50Y13         FDRE                                         r  VexRiscv/_zz_130__reg[7]/C
                         clock pessimism              0.079    11.529    
                         clock uncertainty           -0.057    11.473    
    SLICE_X50Y13         FDRE (Setup_fdre_C_CE)      -0.169    11.304    VexRiscv/_zz_130__reg[7]
  -------------------------------------------------------------------
                         required time                         11.304    
                         arrival time                         -10.822    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/_zz_131__reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.220ns  (logic 3.916ns (42.474%)  route 5.304ns (57.526%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3961, routed)        1.602     1.602    sys_clk
    RAMB18_X2Y10         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.056 r  tag_mem_reg/DOADO[1]
                         net (fo=2, routed)           1.171     5.226    VexRiscv/IBusCachedPlugin_cache/DOADO[1]
    SLICE_X57Y25         LUT6 (Prop_lut6_I5_O)        0.124     5.350 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40/O
                         net (fo=1, routed)           0.000     5.350    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.882 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.882    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_32_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.996 f  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.974     6.970    VexRiscv/IBusCachedPlugin_cache/interface0_wb_sdram_ack0
    SLICE_X51Y26         LUT4 (Prop_lut4_I3_O)        0.118     7.088 f  VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_5/O
                         net (fo=1, routed)           0.730     7.819    VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_5_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I5_O)        0.326     8.145 r  VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_3/O
                         net (fo=4, routed)           0.862     9.007    VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_3_n_0
    SLICE_X46Y17         LUT5 (Prop_lut5_I2_O)        0.124     9.131 f  VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_1/O
                         net (fo=71, routed)          0.642     9.772    VexRiscv/IBusCachedPlugin_cache/dataCache_1__io_mem_cmd_s2mPipe_ready
    SLICE_X45Y17         LUT2 (Prop_lut2_I1_O)        0.124     9.896 r  VexRiscv/IBusCachedPlugin_cache/_zz_133_[2]_i_1/O
                         net (fo=68, routed)          0.925    10.822    VexRiscv/IBusCachedPlugin_cache_n_361
    SLICE_X50Y13         FDRE                                         r  VexRiscv/_zz_131__reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3961, routed)        1.450    11.450    VexRiscv/clk100
    SLICE_X50Y13         FDRE                                         r  VexRiscv/_zz_131__reg[2]/C
                         clock pessimism              0.079    11.529    
                         clock uncertainty           -0.057    11.473    
    SLICE_X50Y13         FDRE (Setup_fdre_C_CE)      -0.169    11.304    VexRiscv/_zz_131__reg[2]
  -------------------------------------------------------------------
                         required time                         11.304    
                         arrival time                         -10.822    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/_zz_131__reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.220ns  (logic 3.916ns (42.474%)  route 5.304ns (57.526%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3961, routed)        1.602     1.602    sys_clk
    RAMB18_X2Y10         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.056 r  tag_mem_reg/DOADO[1]
                         net (fo=2, routed)           1.171     5.226    VexRiscv/IBusCachedPlugin_cache/DOADO[1]
    SLICE_X57Y25         LUT6 (Prop_lut6_I5_O)        0.124     5.350 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40/O
                         net (fo=1, routed)           0.000     5.350    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.882 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.882    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_32_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.996 f  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.974     6.970    VexRiscv/IBusCachedPlugin_cache/interface0_wb_sdram_ack0
    SLICE_X51Y26         LUT4 (Prop_lut4_I3_O)        0.118     7.088 f  VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_5/O
                         net (fo=1, routed)           0.730     7.819    VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_5_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I5_O)        0.326     8.145 r  VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_3/O
                         net (fo=4, routed)           0.862     9.007    VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_3_n_0
    SLICE_X46Y17         LUT5 (Prop_lut5_I2_O)        0.124     9.131 f  VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_1/O
                         net (fo=71, routed)          0.642     9.772    VexRiscv/IBusCachedPlugin_cache/dataCache_1__io_mem_cmd_s2mPipe_ready
    SLICE_X45Y17         LUT2 (Prop_lut2_I1_O)        0.124     9.896 r  VexRiscv/IBusCachedPlugin_cache/_zz_133_[2]_i_1/O
                         net (fo=68, routed)          0.925    10.822    VexRiscv/IBusCachedPlugin_cache_n_361
    SLICE_X50Y13         FDRE                                         r  VexRiscv/_zz_131__reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3961, routed)        1.450    11.450    VexRiscv/clk100
    SLICE_X50Y13         FDRE                                         r  VexRiscv/_zz_131__reg[3]/C
                         clock pessimism              0.079    11.529    
                         clock uncertainty           -0.057    11.473    
    SLICE_X50Y13         FDRE (Setup_fdre_C_CE)      -0.169    11.304    VexRiscv/_zz_131__reg[3]
  -------------------------------------------------------------------
                         required time                         11.304    
                         arrival time                         -10.822    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/_zz_132__reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.220ns  (logic 3.916ns (42.474%)  route 5.304ns (57.526%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3961, routed)        1.602     1.602    sys_clk
    RAMB18_X2Y10         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.056 r  tag_mem_reg/DOADO[1]
                         net (fo=2, routed)           1.171     5.226    VexRiscv/IBusCachedPlugin_cache/DOADO[1]
    SLICE_X57Y25         LUT6 (Prop_lut6_I5_O)        0.124     5.350 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40/O
                         net (fo=1, routed)           0.000     5.350    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.882 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.882    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_32_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.996 f  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.974     6.970    VexRiscv/IBusCachedPlugin_cache/interface0_wb_sdram_ack0
    SLICE_X51Y26         LUT4 (Prop_lut4_I3_O)        0.118     7.088 f  VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_5/O
                         net (fo=1, routed)           0.730     7.819    VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_5_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I5_O)        0.326     8.145 r  VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_3/O
                         net (fo=4, routed)           0.862     9.007    VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_3_n_0
    SLICE_X46Y17         LUT5 (Prop_lut5_I2_O)        0.124     9.131 f  VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_1/O
                         net (fo=71, routed)          0.642     9.772    VexRiscv/IBusCachedPlugin_cache/dataCache_1__io_mem_cmd_s2mPipe_ready
    SLICE_X45Y17         LUT2 (Prop_lut2_I1_O)        0.124     9.896 r  VexRiscv/IBusCachedPlugin_cache/_zz_133_[2]_i_1/O
                         net (fo=68, routed)          0.925    10.822    VexRiscv/IBusCachedPlugin_cache_n_361
    SLICE_X50Y13         FDRE                                         r  VexRiscv/_zz_132__reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3961, routed)        1.450    11.450    VexRiscv/clk100
    SLICE_X50Y13         FDRE                                         r  VexRiscv/_zz_132__reg[0]/C
                         clock pessimism              0.079    11.529    
                         clock uncertainty           -0.057    11.473    
    SLICE_X50Y13         FDRE (Setup_fdre_C_CE)      -0.169    11.304    VexRiscv/_zz_132__reg[0]
  -------------------------------------------------------------------
                         required time                         11.304    
                         arrival time                         -10.822    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/_zz_132__reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.220ns  (logic 3.916ns (42.474%)  route 5.304ns (57.526%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3961, routed)        1.602     1.602    sys_clk
    RAMB18_X2Y10         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.056 r  tag_mem_reg/DOADO[1]
                         net (fo=2, routed)           1.171     5.226    VexRiscv/IBusCachedPlugin_cache/DOADO[1]
    SLICE_X57Y25         LUT6 (Prop_lut6_I5_O)        0.124     5.350 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40/O
                         net (fo=1, routed)           0.000     5.350    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.882 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.882    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_32_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.996 f  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.974     6.970    VexRiscv/IBusCachedPlugin_cache/interface0_wb_sdram_ack0
    SLICE_X51Y26         LUT4 (Prop_lut4_I3_O)        0.118     7.088 f  VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_5/O
                         net (fo=1, routed)           0.730     7.819    VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_5_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I5_O)        0.326     8.145 r  VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_3/O
                         net (fo=4, routed)           0.862     9.007    VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_3_n_0
    SLICE_X46Y17         LUT5 (Prop_lut5_I2_O)        0.124     9.131 f  VexRiscv/IBusCachedPlugin_cache/_zz_140_[2]_i_1/O
                         net (fo=71, routed)          0.642     9.772    VexRiscv/IBusCachedPlugin_cache/dataCache_1__io_mem_cmd_s2mPipe_ready
    SLICE_X45Y17         LUT2 (Prop_lut2_I1_O)        0.124     9.896 r  VexRiscv/IBusCachedPlugin_cache/_zz_133_[2]_i_1/O
                         net (fo=68, routed)          0.925    10.822    VexRiscv/IBusCachedPlugin_cache_n_361
    SLICE_X50Y13         FDRE                                         r  VexRiscv/_zz_132__reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3961, routed)        1.450    11.450    VexRiscv/clk100
    SLICE_X50Y13         FDRE                                         r  VexRiscv/_zz_132__reg[1]/C
                         clock pessimism              0.079    11.529    
                         clock uncertainty           -0.057    11.473    
    SLICE_X50Y13         FDRE (Setup_fdre_C_CE)      -0.169    11.304    VexRiscv/_zz_132__reg[1]
  -------------------------------------------------------------------
                         required time                         11.304    
                         arrival time                         -10.822    
  -------------------------------------------------------------------
                         slack                                  0.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.573%)  route 0.225ns (61.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3961, routed)        0.563     0.563    VexRiscv/clk100
    SLICE_X37Y11         FDRE                                         r  VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW_reg[0]/Q
                         net (fo=1, routed)           0.225     0.928    VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW[0]
    SLICE_X31Y11         FDRE                                         r  VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3961, routed)        0.832     0.832    VexRiscv/clk100
    SLICE_X31Y11         FDRE                                         r  VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW_reg[0]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X31Y11         FDRE (Hold_fdre_C_D)         0.070     0.897    VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3961, routed)        0.553     0.553    sys_clk
    SLICE_X43Y26         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.230     0.923    storage_reg_0_15_6_9/ADDRD0
    SLICE_X42Y26         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3961, routed)        0.820     0.820    storage_reg_0_15_6_9/WCLK
    SLICE_X42Y26         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.254     0.566    
    SLICE_X42Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.876    storage_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3961, routed)        0.553     0.553    sys_clk
    SLICE_X43Y26         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.230     0.923    storage_reg_0_15_6_9/ADDRD0
    SLICE_X42Y26         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3961, routed)        0.820     0.820    storage_reg_0_15_6_9/WCLK
    SLICE_X42Y26         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.254     0.566    
    SLICE_X42Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.876    storage_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3961, routed)        0.553     0.553    sys_clk
    SLICE_X43Y26         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.230     0.923    storage_reg_0_15_6_9/ADDRD0
    SLICE_X42Y26         RAMD32                                       r  storage_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3961, routed)        0.820     0.820    storage_reg_0_15_6_9/WCLK
    SLICE_X42Y26         RAMD32                                       r  storage_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.254     0.566    
    SLICE_X42Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.876    storage_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3961, routed)        0.553     0.553    sys_clk
    SLICE_X43Y26         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.230     0.923    storage_reg_0_15_6_9/ADDRD0
    SLICE_X42Y26         RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3961, routed)        0.820     0.820    storage_reg_0_15_6_9/WCLK
    SLICE_X42Y26         RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.254     0.566    
    SLICE_X42Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.876    storage_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3961, routed)        0.553     0.553    sys_clk
    SLICE_X43Y26         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.230     0.923    storage_reg_0_15_6_9/ADDRD0
    SLICE_X42Y26         RAMD32                                       r  storage_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3961, routed)        0.820     0.820    storage_reg_0_15_6_9/WCLK
    SLICE_X42Y26         RAMD32                                       r  storage_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.254     0.566    
    SLICE_X42Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.876    storage_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3961, routed)        0.553     0.553    sys_clk
    SLICE_X43Y26         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.230     0.923    storage_reg_0_15_6_9/ADDRD0
    SLICE_X42Y26         RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3961, routed)        0.820     0.820    storage_reg_0_15_6_9/WCLK
    SLICE_X42Y26         RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.254     0.566    
    SLICE_X42Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.876    storage_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3961, routed)        0.553     0.553    sys_clk
    SLICE_X43Y26         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.230     0.923    storage_reg_0_15_6_9/ADDRD0
    SLICE_X42Y26         RAMS32                                       r  storage_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3961, routed)        0.820     0.820    storage_reg_0_15_6_9/WCLK
    SLICE_X42Y26         RAMS32                                       r  storage_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.254     0.566    
    SLICE_X42Y26         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.876    storage_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3961, routed)        0.553     0.553    sys_clk
    SLICE_X43Y26         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.230     0.923    storage_reg_0_15_6_9/ADDRD0
    SLICE_X42Y26         RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3961, routed)        0.820     0.820    storage_reg_0_15_6_9/WCLK
    SLICE_X42Y26         RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.254     0.566    
    SLICE_X42Y26         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.876    storage_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 VexRiscv/dataCache_1_/stageB_request_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/_zz_131__reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.192%)  route 0.238ns (62.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3961, routed)        0.560     0.560    VexRiscv/dataCache_1_/clk100
    SLICE_X33Y16         FDRE                                         r  VexRiscv/dataCache_1_/stageB_request_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  VexRiscv/dataCache_1_/stageB_request_data_reg[9]/Q
                         net (fo=3, routed)           0.238     0.939    VexRiscv/dataCache_1__io_mem_cmd_payload_data[9]
    SLICE_X38Y17         FDRE                                         r  VexRiscv/_zz_131__reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3961, routed)        0.826     0.826    VexRiscv/clk100
    SLICE_X38Y17         FDRE                                         r  VexRiscv/_zz_131__reg[9]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X38Y17         FDRE (Hold_fdre_C_D)         0.063     0.884    VexRiscv/_zz_131__reg[9]
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y1   VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y4   VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y4   VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y0   VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y0   VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y1   VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y1   VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y3   VexRiscv/dataCache_1_/ways_0_data_symbol0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y4   VexRiscv/dataCache_1_/ways_0_data_symbol1_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y24  storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y24  storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y24  storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y24  storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y24  storage_1_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y24  storage_1_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y24  storage_1_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y24  storage_1_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y23  storage_1_reg_0_15_6_9/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y23  storage_1_reg_0_15_6_9/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y30  storage_2_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y30  storage_2_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y30  storage_2_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y30  storage_2_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y30  storage_2_reg_0_7_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y30  storage_2_reg_0_7_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y30  storage_2_reg_0_7_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y30  storage_2_reg_0_7_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35  storage_3_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35  storage_3_reg_0_7_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.676ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.676ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X63Y50         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    H4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     2.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.254    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.280 r  BUFG_3/O
                         net (fo=8, routed)           0.592     3.872    clk200_clk
    SLICE_X63Y50         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.872    
                         clock uncertainty           -0.125     3.747    
    SLICE_X63Y50         FDPE (Setup_fdpe_C_D)       -0.005     3.742    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.742    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.676    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.362ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.592ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X64Y50         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3961, routed)        0.592     2.592    sys_clk
    SLICE_X64Y50         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.592    
                         clock uncertainty           -0.129     2.462    
    SLICE_X64Y50         FDPE (Setup_fdpe_C_D)       -0.035     2.427    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.427    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.362    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal   |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock      |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
clk100    | cpu_reset        | FDPE           | -        |    -0.270 (r) | FAST    |     2.646 (r) | SLOW    | pll_clk200 |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.181 (r) | FAST    |     4.901 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.109 (f) | FAST    |     4.901 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.154 (r) | FAST    |     4.874 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.082 (f) | FAST    |     4.874 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.192 (r) | FAST    |     4.912 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.120 (f) | FAST    |     4.912 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.159 (r) | FAST    |     4.879 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.087 (f) | FAST    |     4.879 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.152 (r) | FAST    |     4.871 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.080 (f) | FAST    |     4.871 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.179 (r) | FAST    |     4.898 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.107 (f) | FAST    |     4.898 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.878 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.878 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.188 (r) | FAST    |     4.907 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.116 (f) | FAST    |     4.907 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.145 (r) | FAST    |     4.857 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.073 (f) | FAST    |     4.857 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.116 (r) | FAST    |     4.833 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.044 (f) | FAST    |     4.833 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.119 (r) | FAST    |     4.833 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.047 (f) | FAST    |     4.833 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.115 (r) | FAST    |     4.833 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.043 (f) | FAST    |     4.833 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.121 (r) | FAST    |     4.834 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.049 (f) | FAST    |     4.834 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.146 (r) | FAST    |     4.859 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.074 (f) | FAST    |     4.859 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.112 (r) | FAST    |     4.831 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.040 (f) | FAST    |     4.831 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.851 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.851 (f) | SLOW    | pll_sys4x  |
sys_clk   | cpu_reset        | FDPE           | -        |     2.655 (r) | SLOW    |    -0.345 (r) | FAST    |            |
sys_clk   | serial_rx        | FDRE           | -        |     1.755 (r) | SLOW    |    -0.154 (r) | FAST    |            |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     3.679 (r) | SLOW    |    -0.297 (r) | FAST    |            |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.475 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.389 (r) | SLOW    |      2.499 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.384 (r) | SLOW    |      2.490 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.362 (r) | SLOW    |      2.470 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.423 (r) | SLOW    |      2.527 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.390 (r) | SLOW    |      2.502 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.423 (r) | SLOW    |      2.527 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.406 (r) | SLOW    |      2.510 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.432 (r) | SLOW    |      2.537 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.387 (r) | SLOW    |      2.499 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.378 (r) | SLOW    |      2.489 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.424 (r) | SLOW    |      2.529 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.386 (r) | SLOW    |      2.493 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.426 (r) | SLOW    |      2.530 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.381 (r) | SLOW    |      2.492 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.389 (r) | SLOW    |      2.500 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.474 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.415 (r) | SLOW    |      2.519 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.413 (r) | SLOW    |      2.516 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.522 (r) | SLOW    |      2.472 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.531 (r) | SLOW    |      2.481 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.392 (r) | SLOW    |      2.496 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.433 (r) | SLOW    |      2.539 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.306 (r) | SLOW    |      2.164 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.188 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.307 (r) | SLOW    |      2.156 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.305 (r) | SLOW    |      2.184 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.191 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.164 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.305 (r) | SLOW    |      2.186 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.155 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.290 (r) | SLOW    |      2.184 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.223 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.293 (r) | SLOW    |      2.213 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.223 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.293 (r) | SLOW    |      2.212 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.290 (r) | SLOW    |      2.183 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.226 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.292 (r) | SLOW    |      2.193 (r) | FAST    | pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.425 (r) | SLOW    |      2.529 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.366 (r) | SLOW    |      2.475 (r) | FAST    | pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.453 (r) | FAST    | pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.410 (r) | SLOW    |      2.513 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.929 (r) | SLOW    |      2.756 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.922 (r) | SLOW    |      2.797 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.930 (r) | SLOW    |      2.760 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.796 (r) | FAST    | pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      7.044 (r) | SLOW    |      1.805 (r) | FAST    |               |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      6.444 (r) | SLOW    |      1.573 (r) | FAST    |               |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      7.184 (r) | SLOW    |      1.854 (r) | FAST    |               |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      6.744 (r) | SLOW    |      1.700 (r) | FAST    |               |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      6.294 (r) | SLOW    |      1.513 (r) | FAST    |               |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      6.584 (r) | SLOW    |      1.606 (r) | FAST    |               |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      6.894 (r) | SLOW    |      1.765 (r) | FAST    |               |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      6.444 (r) | SLOW    |      1.542 (r) | FAST    |               |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      7.327 (r) | SLOW    |      1.950 (r) | FAST    |               |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      6.734 (r) | SLOW    |      1.758 (r) | FAST    |               |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      6.874 (r) | SLOW    |      1.797 (r) | FAST    |               |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      6.884 (r) | SLOW    |      1.823 (r) | FAST    |               |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      7.024 (r) | SLOW    |      1.858 (r) | FAST    |               |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      6.511 (r) | SLOW    |      1.608 (r) | FAST    |               |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      7.024 (r) | SLOW    |      1.882 (r) | FAST    |               |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      7.174 (r) | SLOW    |      1.909 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      6.593 (r) | SLOW    |      1.579 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      7.020 (r) | SLOW    |      1.815 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      6.594 (r) | SLOW    |      1.583 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      7.021 (r) | SLOW    |      1.814 (r) | FAST    |               |
sys_clk   | serial_tx        | FDSE           | -     |      8.387 (r) | SLOW    |      2.682 (r) | FAST    |               |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |     10.575 (r) | SLOW    |      3.263 (r) | FAST    |               |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |     10.633 (r) | SLOW    |      3.362 (r) | FAST    |               |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         2.951 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.653 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.871 ns
Ideal Clock Offset to Actual Clock: 2.976 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.181 (r) | FAST    |   4.901 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.109 (f) | FAST    |   4.901 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.154 (r) | FAST    |   4.874 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.082 (f) | FAST    |   4.874 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.192 (r) | FAST    |   4.912 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.120 (f) | FAST    |   4.912 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.159 (r) | FAST    |   4.879 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.087 (f) | FAST    |   4.879 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.152 (r) | FAST    |   4.871 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.080 (f) | FAST    |   4.871 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.179 (r) | FAST    |   4.898 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.107 (f) | FAST    |   4.898 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.157 (r) | FAST    |   4.878 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.085 (f) | FAST    |   4.878 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.188 (r) | FAST    |   4.907 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.116 (f) | FAST    |   4.907 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.145 (r) | FAST    |   4.857 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.073 (f) | FAST    |   4.857 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.116 (r) | FAST    |   4.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.044 (f) | FAST    |   4.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.119 (r) | FAST    |   4.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.047 (f) | FAST    |   4.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.115 (r) | FAST    |   4.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.043 (f) | FAST    |   4.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.121 (r) | FAST    |   4.834 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.049 (f) | FAST    |   4.834 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.146 (r) | FAST    |   4.859 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.074 (f) | FAST    |   4.859 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.112 (r) | FAST    |   4.831 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.040 (f) | FAST    |   4.831 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.138 (r) | FAST    |   4.851 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.066 (f) | FAST    |   4.851 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.040 (f) | FAST    |   4.912 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.070 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.367 (r) | SLOW    |   2.475 (r) | FAST    |    0.005 |
ddram_a[1]         |   8.389 (r) | SLOW    |   2.499 (r) | FAST    |    0.030 |
ddram_a[2]         |   8.384 (r) | SLOW    |   2.490 (r) | FAST    |    0.022 |
ddram_a[3]         |   8.362 (r) | SLOW    |   2.470 (r) | FAST    |    0.000 |
ddram_a[4]         |   8.423 (r) | SLOW    |   2.527 (r) | FAST    |    0.061 |
ddram_a[5]         |   8.390 (r) | SLOW    |   2.502 (r) | FAST    |    0.033 |
ddram_a[6]         |   8.423 (r) | SLOW    |   2.527 (r) | FAST    |    0.061 |
ddram_a[7]         |   8.406 (r) | SLOW    |   2.510 (r) | FAST    |    0.044 |
ddram_a[8]         |   8.432 (r) | SLOW    |   2.537 (r) | FAST    |    0.070 |
ddram_a[9]         |   8.387 (r) | SLOW    |   2.499 (r) | FAST    |    0.030 |
ddram_a[10]        |   8.378 (r) | SLOW    |   2.489 (r) | FAST    |    0.019 |
ddram_a[11]        |   8.424 (r) | SLOW    |   2.529 (r) | FAST    |    0.062 |
ddram_a[12]        |   8.386 (r) | SLOW    |   2.493 (r) | FAST    |    0.024 |
ddram_a[13]        |   8.426 (r) | SLOW    |   2.530 (r) | FAST    |    0.064 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.432 (r) | SLOW    |   2.470 (r) | FAST    |    0.070 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.026 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.381 (r) | SLOW    |   2.492 (r) | FAST    |    0.018 |
ddram_ba[1]        |   8.389 (r) | SLOW    |   2.500 (r) | FAST    |    0.026 |
ddram_ba[2]        |   8.367 (r) | SLOW    |   2.474 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.389 (r) | SLOW    |   2.474 (r) | FAST    |    0.026 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.060 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.433 (r) | SLOW    |   2.539 (r) | FAST    |    0.060 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.433 (r) | SLOW    |   2.479 (r) | FAST    |    0.060 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.071 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.306 (r) | SLOW    |   2.164 (r) | FAST    |    0.016 |
ddram_dq[1]        |   9.304 (r) | SLOW    |   2.188 (r) | FAST    |    0.033 |
ddram_dq[2]        |   9.307 (r) | SLOW    |   2.156 (r) | FAST    |    0.017 |
ddram_dq[3]        |   9.305 (r) | SLOW    |   2.184 (r) | FAST    |    0.029 |
ddram_dq[4]        |   9.304 (r) | SLOW    |   2.191 (r) | FAST    |    0.036 |
ddram_dq[5]        |   9.304 (r) | SLOW    |   2.164 (r) | FAST    |    0.014 |
ddram_dq[6]        |   9.305 (r) | SLOW    |   2.186 (r) | FAST    |    0.031 |
ddram_dq[7]        |   9.304 (r) | SLOW    |   2.155 (r) | FAST    |    0.014 |
ddram_dq[8]        |   9.290 (r) | SLOW    |   2.184 (r) | FAST    |    0.029 |
ddram_dq[9]        |   9.300 (r) | SLOW    |   2.223 (r) | FAST    |    0.068 |
ddram_dq[10]       |   9.293 (r) | SLOW    |   2.213 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.300 (r) | SLOW    |   2.223 (r) | FAST    |    0.068 |
ddram_dq[12]       |   9.293 (r) | SLOW    |   2.212 (r) | FAST    |    0.057 |
ddram_dq[13]       |   9.290 (r) | SLOW    |   2.183 (r) | FAST    |    0.028 |
ddram_dq[14]       |   9.301 (r) | SLOW    |   2.226 (r) | FAST    |    0.071 |
ddram_dq[15]       |   9.292 (r) | SLOW    |   2.193 (r) | FAST    |    0.038 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.307 (r) | SLOW    |   2.155 (r) | FAST    |    0.071 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.033 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.044 (r) | SLOW    |   1.805 (r) | FAST    |    0.750 |
ddram_dq[1]        |   6.444 (r) | SLOW    |   1.573 (r) | FAST    |    0.150 |
ddram_dq[2]        |   7.184 (r) | SLOW    |   1.854 (r) | FAST    |    0.890 |
ddram_dq[3]        |   6.744 (r) | SLOW    |   1.700 (r) | FAST    |    0.450 |
ddram_dq[4]        |   6.294 (r) | SLOW    |   1.513 (r) | FAST    |    0.000 |
ddram_dq[5]        |   6.584 (r) | SLOW    |   1.606 (r) | FAST    |    0.290 |
ddram_dq[6]        |   6.894 (r) | SLOW    |   1.765 (r) | FAST    |    0.600 |
ddram_dq[7]        |   6.444 (r) | SLOW    |   1.542 (r) | FAST    |    0.150 |
ddram_dq[8]        |   7.327 (r) | SLOW    |   1.950 (r) | FAST    |    1.033 |
ddram_dq[9]        |   6.734 (r) | SLOW    |   1.758 (r) | FAST    |    0.440 |
ddram_dq[10]       |   6.874 (r) | SLOW    |   1.797 (r) | FAST    |    0.580 |
ddram_dq[11]       |   6.884 (r) | SLOW    |   1.823 (r) | FAST    |    0.590 |
ddram_dq[12]       |   7.024 (r) | SLOW    |   1.858 (r) | FAST    |    0.730 |
ddram_dq[13]       |   6.511 (r) | SLOW    |   1.608 (r) | FAST    |    0.217 |
ddram_dq[14]       |   7.024 (r) | SLOW    |   1.882 (r) | FAST    |    0.730 |
ddram_dq[15]       |   7.174 (r) | SLOW    |   1.909 (r) | FAST    |    0.880 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.327 (r) | SLOW    |   1.513 (r) | FAST    |    1.033 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.040 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.929 (r) | SLOW    |   2.756 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.922 (r) | SLOW    |   2.797 (r) | FAST    |    0.040 |
ddram_dqs_p[0]     |   9.930 (r) | SLOW    |   2.760 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.923 (r) | SLOW    |   2.796 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.930 (r) | SLOW    |   2.756 (r) | FAST    |    0.040 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.428 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.593 (r) | SLOW    |   1.579 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.020 (r) | SLOW    |   1.815 (r) | FAST    |    0.427 |
ddram_dqs_p[0]     |   6.594 (r) | SLOW    |   1.583 (r) | FAST    |    0.004 |
ddram_dqs_p[1]     |   7.021 (r) | SLOW    |   1.814 (r) | FAST    |    0.428 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.021 (r) | SLOW    |   1.579 (r) | FAST    |    0.428 |
-------------------+-------------+---------+-------------+---------+----------+




