Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Tue Feb 20 01:32:59 2018
| Host         : luigilinux running 64-bit openSUSE Leap 42.3
| Command      : report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
| Design       : main
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 15
+-----------+----------+------------------------+------------+
| Rule      | Severity | Description            | Violations |
+-----------+----------+------------------------+------------+
| DPIP-1    | Warning  | Input pipelining       | 6          |
| DPOP-1    | Warning  | PREG Output pipelining | 8          |
| RTSTAT-10 | Warning  | No routable loads      | 1          |
+-----------+----------+------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_63_reg_713_reg input design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_63_reg_713_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/v_tpg_mac_muladd_Bew_U43/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5_U/p input design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/v_tpg_mac_muladd_Bew_U43/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp1_reg_437_reg input design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp1_reg_437_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_725/tmp_63_reg_713_reg input design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_725/tmp_63_reg_713_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_725/v_tpg_mac_muladd_Bew_U58/design_1_v_tpg_0_1_v_tpg_mac_muladd_Bew_DSP48_5_U/p input design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_725/v_tpg_mac_muladd_Bew_U58/design_1_v_tpg_0_1_v_tpg_mac_muladd_Bew_DSP48_5_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_734/tmp1_reg_437_reg input design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_734/tmp1_reg_437_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/v_tpg_mac_muladd_Bew_U43/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5_U/p output design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/v_tpg_mac_muladd_Bew_U43/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/v_tpg_am_addmul_1Ngs_U69/design_1_v_tpg_0_0_v_tpg_am_addmul_1Ngs_DSP48_7_U/m_reg_reg output design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/v_tpg_am_addmul_1Ngs_U69/design_1_v_tpg_0_0_v_tpg_am_addmul_1Ngs_DSP48_7_U/m_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/v_tpg_mac_muladd_OgC_U70/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p output design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/v_tpg_mac_muladd_OgC_U70/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/v_tpg_mul_mul_9nsPgM_U71/design_1_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p_reg_reg output design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/v_tpg_mul_mul_9nsPgM_U71/design_1_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_725/v_tpg_mac_muladd_Bew_U58/design_1_v_tpg_0_1_v_tpg_mac_muladd_Bew_DSP48_5_U/p output design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_725/v_tpg_mac_muladd_Bew_U58/design_1_v_tpg_0_1_v_tpg_mac_muladd_Bew_DSP48_5_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_734/v_tpg_am_addmul_1Ngs_U84/design_1_v_tpg_0_1_v_tpg_am_addmul_1Ngs_DSP48_7_U/m_reg_reg output design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_734/v_tpg_am_addmul_1Ngs_U84/design_1_v_tpg_0_1_v_tpg_am_addmul_1Ngs_DSP48_7_U/m_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_734/v_tpg_mac_muladd_OgC_U85/design_1_v_tpg_0_1_v_tpg_mac_muladd_OgC_DSP48_8_U/p output design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_734/v_tpg_mac_muladd_OgC_U85/design_1_v_tpg_0_1_v_tpg_mac_muladd_OgC_DSP48_8_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_734/v_tpg_mul_mul_9nsPgM_U86/design_1_v_tpg_0_1_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p_reg_reg output design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_734/v_tpg_mul_mul_9nsPgM_U86/design_1_v_tpg_0_1_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
27 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14] (the first 15 of 25 listed).
Related violations: <none>


