/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
runnervmwhb2z
+ date
Thu Oct  9 18:37:09 UTC 2025
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1760035029
+ CACTUS_STARTTIME=1760035029
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.18.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.18.0
Compile date:      Oct 09 2025 (18:29:29)
Run date:          Oct 09 2025 (18:37:10+0000)
Run host:          runnervmwhb2z.sbo4f4120sjejcpudlippbucbf.ex.internal.cloudapp.net (pid=136509)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.10.0, API version 0x20800
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: runnervmwhb2z
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16379468KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=32c83f7f-06bd-0541-9fb2-803b0d2ff53a, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/hosted-compute-agent.service, OSName=Linux, OSRelease=6.11.0-1018-azure, OSVersion="#18~24.04.1-Ubuntu SMP Sat Jun 28 04:46:03 UTC 2025", HostName=runnervmwhb2z, Architecture=x86_64, hwlocVersion=2.10.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16379468KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00124889 sec
      iterations=10000000... time=0.0124962 sec
      iterations=100000000... time=0.124426 sec
      iterations=900000000... time=1.11978 sec
      iterations=900000000... time=0.840291 sec
      result: 6.44043 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00198743 sec
      iterations=10000000... time=0.0198179 sec
      iterations=100000000... time=0.198308 sec
      iterations=600000000... time=1.19142 sec
      result: 16.1152 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00157081 sec
      iterations=10000000... time=0.015532 sec
      iterations=100000000... time=0.155663 sec
      iterations=700000000... time=1.08836 sec
      result: 10.2907 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000125895 sec
      iterations=10000... time=0.00125181 sec
      iterations=100000... time=0.0124283 sec
      iterations=1000000... time=0.124257 sec
      iterations=9000000... time=1.11868 sec
      result: 1.24298 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000552678 sec
      iterations=10000... time=0.00518984 sec
      iterations=100000... time=0.051694 sec
      iterations=1000000... time=0.516643 sec
      iterations=2000000... time=1.03564 sec
      result: 5.17822 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=5.11001e-07 sec
      iterations=10... time=4.539e-06 sec
      iterations=100... time=3.4805e-05 sec
      iterations=1000... time=0.000318216 sec
      iterations=10000... time=0.0025853 sec
      iterations=100000... time=0.0245127 sec
      iterations=1000000... time=0.245104 sec
      iterations=4000000... time=0.980682 sec
      iterations=8000000... time=1.96103 sec
      result: 100.258 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=8.306e-06 sec
      iterations=10... time=5.6075e-05 sec
      iterations=100... time=0.000537165 sec
      iterations=1000... time=0.00485796 sec
      iterations=10000... time=0.0484457 sec
      iterations=100000... time=0.485159 sec
      iterations=200000... time=0.98802 sec
      iterations=400000... time=1.97832 sec
      result: 79.5052 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.166e-06 sec
      iterations=10000... time=3.2891e-05 sec
      iterations=100000... time=0.000253264 sec
      iterations=1000000... time=0.00249023 sec
      iterations=10000000... time=0.0249302 sec
      iterations=100000000... time=0.248729 sec
      iterations=400000000... time=0.994612 sec
      iterations=800000000... time=1.99043 sec
      result: 0.311004 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=1.1501e-05 sec
      iterations=10000... time=9.4397e-05 sec
      iterations=100000... time=0.000950559 sec
      iterations=1000000... time=0.00927709 sec
      iterations=10000000... time=0.0937491 sec
      iterations=100000000... time=0.935498 sec
      iterations=200000000... time=1.875 sec
      result: 1.17188 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=4.01e-07 sec
      iterations=10... time=3.557e-06 sec
      iterations=100... time=3.7811e-05 sec
      iterations=1000... time=0.000285344 sec
      iterations=10000... time=0.0027945 sec
      iterations=100000... time=0.0278183 sec
      iterations=1000000... time=0.279074 sec
      iterations=4000000... time=1.11355 sec
      result: 88.2799 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=2.3504e-05 sec
      iterations=10... time=6.8298e-05 sec
      iterations=100... time=0.00047031 sec
      iterations=1000... time=0.00447981 sec
      iterations=10000... time=0.0445781 sec
      iterations=100000... time=0.447879 sec
      iterations=200000... time=0.894943 sec
      iterations=400000... time=1.79094 sec
      result: 87.8233 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.7872e-05 sec
      iterations=10... time=0.000410118 sec
      iterations=100... time=0.0040531 sec
      iterations=1000... time=0.0369365 sec
      iterations=10000... time=0.379843 sec
      iterations=30000... time=1.11853 sec
      result: 0.0463464 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000186539 sec
      iterations=10... time=0.00218154 sec
      iterations=100... time=0.0211794 sec
      iterations=1000... time=0.208425 sec
      iterations=5000... time=1.0665 sec
      result: 0.114341 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00472338 sec
      iterations=10... time=0.0453004 sec
      iterations=100... time=0.438339 sec
      iterations=300... time=1.33836 sec
      result: 0.349882 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00132763 sec
      iterations=10000000... time=0.0124437 sec
      iterations=100000000... time=0.124452 sec
      iterations=900000000... time=1.11965 sec
      iterations=900000000... time=0.841036 sec
      result: 6.46053 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00198327 sec
      iterations=10000000... time=0.0198926 sec
      iterations=100000000... time=0.198442 sec
      iterations=600000000... time=1.19097 sec
      result: 16.1214 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00156333 sec
      iterations=10000000... time=0.015577 sec
      iterations=100000000... time=0.159174 sec
      iterations=700000000... time=1.08957 sec
      result: 10.2793 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000124443 sec
      iterations=10000... time=0.00124909 sec
      iterations=100000... time=0.0124422 sec
      iterations=1000000... time=0.12436 sec
      iterations=9000000... time=1.11917 sec
      result: 1.24352 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.000463572 sec
      iterations=10000... time=0.0045056 sec
      iterations=100000... time=0.0448135 sec
      iterations=1000000... time=0.446292 sec
      iterations=2000000... time=0.856121 sec
      iterations=4000000... time=1.79105 sec
      result: 4.47762 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.455e-07 sec
      iterations=10... time=3.271e-06 sec
      iterations=100... time=3.4329e-05 sec
      iterations=1000... time=0.000295378 sec
      iterations=10000... time=0.00254362 sec
      iterations=100000... time=0.0245036 sec
      iterations=1000000... time=0.245033 sec
      iterations=4000000... time=0.980328 sec
      iterations=8000000... time=1.9622 sec
      result: 100.198 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=8.125e-06 sec
      iterations=10... time=5.4006e-05 sec
      iterations=100... time=0.000493138 sec
      iterations=1000... time=0.00491811 sec
      iterations=10000... time=0.0491425 sec
      iterations=100000... time=0.49099 sec
      iterations=200000... time=0.985706 sec
      iterations=400000... time=1.96941 sec
      result: 79.8648 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=2.8305e-06 sec
      iterations=10000... time=2.7391e-05 sec
      iterations=100000... time=0.000249226 sec
      iterations=1000000... time=0.00249539 sec
      iterations=10000000... time=0.024869 sec
      iterations=100000000... time=0.248836 sec
      iterations=400000000... time=0.995303 sec
      iterations=800000000... time=1.9926 sec
      result: 0.311344 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=1.06895e-05 sec
      iterations=10000... time=0.000103093 sec
      iterations=100000... time=0.000890094 sec
      iterations=1000000... time=0.00898228 sec
      iterations=10000000... time=0.0897345 sec
      iterations=100000000... time=0.897383 sec
      iterations=200000000... time=1.79704 sec
      result: 1.12315 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.91e-07 sec
      iterations=10... time=3.487e-06 sec
      iterations=100... time=3.5617e-05 sec
      iterations=1000... time=0.000324892 sec
      iterations=10000... time=0.00276272 sec
      iterations=100000... time=0.0272661 sec
      iterations=1000000... time=0.272279 sec
      iterations=4000000... time=1.11823 sec
      result: 87.9106 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=9.9335e-06 sec
      iterations=10... time=6.2402e-05 sec
      iterations=100... time=0.000527436 sec
      iterations=1000... time=0.0047635 sec
      iterations=10000... time=0.052388 sec
      iterations=100000... time=0.464384 sec
      iterations=200000... time=0.928719 sec
      iterations=400000... time=1.85357 sec
      result: 84.8557 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=8.6015e-06 sec
      iterations=10... time=0.000116934 sec
      iterations=100... time=0.00102209 sec
      iterations=1000... time=0.010084 sec
      iterations=10000... time=0.100575 sec
      iterations=100000... time=0.997289 sec
      iterations=200000... time=2.02358 sec
      result: 0.170786 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=4.9457e-05 sec
      iterations=10... time=0.000564035 sec
      iterations=100... time=0.00552547 sec
      iterations=1000... time=0.0556343 sec
      iterations=10000... time=0.567726 sec
      iterations=20000... time=1.11289 sec
      result: 0.438299 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00109099 sec
      iterations=10... time=0.0124244 sec
      iterations=100... time=0.128583 sec
      iterations=900... time=1.29215 sec
      result: 1.08718 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):  10
INFO (PUGH):  1
INFO (PUGH): 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Thu Oct  9 18:38:19 UTC 2025
+ echo Done.
Done.
  Elapsed time: 70.2 s
