/*******************************************************************************
Copyright (C) 2019, Marvell International Ltd. and its affiliates
If you received this File from Marvell and you have entered into a commercial
license agreement (a "Commercial License") with Marvell, the File is licensed
to you under the terms of the applicable Commercial License.
*******************************************************************************/

/********************************************************************
This file contains functions global definitions specific to Marvell
CE Serdes IP: 5FFP_COMPHY_56G_PIPE5_X4_4PLL
********************************************************************/
#ifndef MCESD_N5XC56GP5X4_DEFS_H
#define MCESD_N5XC56GP5X4_DEFS_H

#ifdef N5XC56GP5X4

#if C_LINKAGE
#if defined __cplusplus
extern "C" {
#endif
#endif

/* MCU Firmware constants */
#define N5XC56GP5X4_FW_MAX_SIZE         32768       /* Firmware max size in DWORDS */
#define N5XC56GP5X4_FW_BASE_ADDR        0x20000     /* Firmware base address */

/* Squelch Detector Threshold Range constants */
#define N5XC56GP5X4_SQ_THRESH_MAX       0x1F

/* Temperature Sensor constants */
#define N5XC56GP5X4_TSENE_GAIN          950
#define N5XC56GP5X4_TSENE_OFFSET        1180000

/* Miscellaneous */
#define N5XC56GP5X4_TOTAL_LANES         4

/* PHY Mode */
typedef enum
{
    N5XC56GP5X4_PHYMODE_SAS         = 1,
    N5XC56GP5X4_PHYMODE_SATA        = 0,
    N5XC56GP5X4_PHYMODE_PCIE        = 3,
    N5XC56GP5X4_PHYMODE_USB3        = 5,
    N5XC56GP5X4_PHYMODE_SERDES      = 4
} E_N5XC56GP5X4_PHYMODE;

/* SERDES Speeds */
typedef enum
{
    N5XC56GP5X4_SERDES_1P0625G      = 0,    /* 1.0625 Gbps*/
    N5XC56GP5X4_SERDES_1P2288G      = 1,    /* 1.2288 Gbps */
    N5XC56GP5X4_SERDES_1P25G        = 2,    /* 1.25 Gbps */
    N5XC56GP5X4_SERDES_2P02752G     = 50,   /* 2.02752 Gbps */
    N5XC56GP5X4_SERDES_2P125G       = 3,    /* 2.125 Gbps */
    N5XC56GP5X4_SERDES_2P4576G      = 4,    /* 2.4576 Gbps */
    N5XC56GP5X4_SERDES_2P5G         = 5,    /* 2.5 Gbps */
    N5XC56GP5X4_SERDES_2P57812G     = 46,   /* 2.578125 Gbps */
    N5XC56GP5X4_SERDES_3P125G       = 6,    /* 3.125 Gbps */
    N5XC56GP5X4_SERDES_4P08804G     = 51,   /* 4.08804 Gbps */
    N5XC56GP5X4_SERDES_4P25G        = 7,    /* 4.25 Gbps */
    N5XC56GP5X4_SERDES_4P9152G      = 8,    /* 4.9152 Gbps */
    N5XC56GP5X4_SERDES_5G           = 9,    /* 5 Gbps */
    N5XC56GP5X4_SERDES_5P15625G     = 10,   /* 5.15625 Gbps */
    N5XC56GP5X4_SERDES_6P144G       = 11,   /* 6.144 Gbps */
    N5XC56GP5X4_SERDES_6P25G        = 12,   /* 6.25 Gbps */
    N5XC56GP5X4_SERDES_7P3728G      = 52,   /* 7.3728 Gbps */
    N5XC56GP5X4_SERDES_7P5G         = 13,   /* 7.5 Gbps */
    N5XC56GP5X4_SERDES_8P11008G     = 53,   /* 8.11008 Gbps */
    N5XC56GP5X4_SERDES_8P5G         = 14,   /* 8.5 Gbps*/
    N5XC56GP5X4_SERDES_9P8304G      = 15,   /* 9.8304 Gbps */
    N5XC56GP5X4_SERDES_10G          = 49,   /* 10 Gbps */
    N5XC56GP5X4_SERDES_10P137G      = 16,   /* 10.137 Gbps */
    N5XC56GP5X4_SERDES_10P3125G     = 17,   /* 10.3125 Gbps */
    N5XC56GP5X4_SERDES_10P5187G     = 18,   /* 10.51875 Gbps */
    N5XC56GP5X4_SERDES_12P1651G     = 19,   /* 12.16512 Gbps */
    N5XC56GP5X4_SERDES_12P1875G     = 20,   /* 12.1875 Gbps */
    N5XC56GP5X4_SERDES_12P5G        = 21,   /* 12.5 Gbps */
    N5XC56GP5X4_SERDES_12P8906G     = 22,   /* 12.8906 Gbps */
    N5XC56GP5X4_SERDES_14P025G      = 23,   /* 14.025 Gbps */
    N5XC56GP5X4_SERDES_14P7456G     = 54,   /* 14.7456 Gbps */
    N5XC56GP5X4_SERDES_15G          = 47,   /* 15 Gbps */
    N5XC56GP5X4_SERDES_16P2201G     = 55,   /* 16.22016 Gbps */
    N5XC56GP5X4_SERDES_20P625G      = 24,   /* 20.625 Gbps */
    N5XC56GP5X4_SERDES_24P3302G     = 25,   /* 24.33024 Gbps */
    N5XC56GP5X4_SERDES_25P7812G     = 26,   /* 25.78125 Gbps */
    N5XC56GP5X4_SERDES_26P5625G     = 27,   /* 26.5625 Gbps */
    N5XC56GP5X4_SERDES_275G         = 28,   /* 27.5 Gbps*/
    N5XC56GP5X4_SERDES_28P05G       = 29,   /* 28.05 Gbps */
    N5XC56GP5X4_SERDES_28P125G      = 30,   /* 28.125 Gbps */
    N5XC56GP5X4_SERDES_32G          = 48,   /* 32 Gbps */
    N5XC56GP5X4_SERDES_46P25G       = 32,   /* 46.25 Gbps */
    N5XC56GP5X4_SERDES_51P5625G     = 34,   /* 51.5625 Gbps */
    N5XC56GP5X4_SERDES_53P125G      = 35,   /* 53.125 Gbps */
    N5XC56GP5X4_SERDES_56G          = 42,   /* 56 Gbps */
    N5XC56GP5X4_SERDES_56P1G        = 37,   /* 56.1 Gbps */
    N5XC56GP5X4_SERDES_56P25G       = 38,   /* 56.25 Gbps */
    N5XC56GP5X4_SERDES_64G          = 56,   /* 64G (R1.2+ only) */
    N5XC56GP5X4_SERDES_3P072G       = 57,   /* 3.072G (R1.2+ only) */
    N5XC56GP5X4_SERDES_12P288G      = 58,   /* 12.288G (R1.2+ only) */
    N5XC56GP5X4_SERDES_19P6608G     = 59,   /* 19.6608G (R1.2+ only) */
} E_N5XC56GP5X4_SERDES_SPEED;

/* Reference Frequency Clock */
typedef enum
{
    N5XC56GP5X4_REFFREQ_25MHZ       = 0,    /* 25 MHz */
    N5XC56GP5X4_REFFREQ_30MHZ       = 1,    /* 30 MHz */
    N5XC56GP5X4_REFFREQ_40MHZ       = 2,    /* 40 MHz */
    N5XC56GP5X4_REFFREQ_50MHZ       = 3,    /* 50 MHz */
    N5XC56GP5X4_REFFREQ_62P5MHZ     = 4,    /* 62.5 MHz */
    N5XC56GP5X4_REFFREQ_100MHZ      = 5,    /* 100 MHz */
    N5XC56GP5X4_REFFREQ_125MHZ      = 6,    /* 125 MHz */
    N5XC56GP5X4_REFFREQ_156MHZ      = 7,    /* 156.25 MHz */
    N5XC56GP5X4_REFFREQ_122MHZ      = 8,    /* 122.88 MHz */
} E_N5XC56GP5X4_REFFREQ;

/* Reference Clock selection Group */
typedef enum
{
    N5XC56GP5X4_REFCLK_SEL_G1       = 0,    /* PIN_REFCLKC_IN_SIDE_A_G1 or PIN_REFCLKC_IN_SIDE_B_G1 */
    N5XC56GP5X4_REFCLK_SEL_G2       = 1     /* PIN_REFCLKC_IN_SIDE_A_G2 or PIN_REFCLKC_IN_SIDE_B_G2 */
} E_N5XC56GP5X4_REFCLK_SEL;

/* TX and RX Data Bus Width */
typedef enum
{
    N5XC56GP5X4_DATABUS_32BIT       = 0,
    N5XC56GP5X4_DATABUS_40BIT       = 1,
    N5XC56GP5X4_DATABUS_64BIT       = 2,
    N5XC56GP5X4_DATABUS_80BIT       = 3
} E_N5XC56GP5X4_DATABUS_WIDTH;

/* TX and RX Polarity */
typedef enum
{
    N5XC56GP5X4_POLARITY_NORMAL     = 0,
    N5XC56GP5X4_POLARITY_INV        = 1
} E_N5XC56GP5X4_POLARITY;

/* Data Path */
typedef enum
{
    N5XC56GP5X4_PATH_NEAR_END_LB    = 0,
    N5XC56GP5X4_PATH_LOCAL_LB       = 1,
    N5XC56GP5X4_PATH_EXTERNAL       = 2,
    N5XC56GP5X4_PATH_FAR_END_LB     = 3
} E_N5XC56GP5X4_DATAPATH;

/* Training Type */
typedef enum
{
    N5XC56GP5X4_TRAINING_TRX        = 0,
    N5XC56GP5X4_TRAINING_RX         = 1
} E_N5XC56GP5X4_TRAINING;

/* Training Timeout */
typedef struct
{
    MCESD_BOOL enable;
    MCESD_U16 timeout; /* milliseconds */
} S_N5XC56GP5X4_TRAIN_TIMEOUT;

/* Hardware Pins */
typedef enum
{
    N5XC56GP5X4_PIN_RESET           = 0,
    N5XC56GP5X4_PIN_ISOLATION       = 1,    /* PIN_ISOLATION_ENB */
    N5XC56GP5X4_PIN_BG_RDY          = 2,
    N5XC56GP5X4_PIN_SIF_SEL         = 3,
    N5XC56GP5X4_PIN_MCU_CLK         = 4,
    N5XC56GP5X4_PIN_DIRECTACCES     = 5,    /* PIN_DIRECT_ACCESS_EN */
    N5XC56GP5X4_PIN_PHY_MODE        = 6,
    N5XC56GP5X4_PIN_REFCLK_TX0      = 7,    /* PIN_REFCLK_SEL_TX0 */
    N5XC56GP5X4_PIN_REFCLK_TX1      = 8,    /* PIN_REFCLK_SEL_TX1 */
    N5XC56GP5X4_PIN_REFCLK_TX2      = 9,    /* PIN_REFCLK_SEL_TX2 */
    N5XC56GP5X4_PIN_REFCLK_TX3      = 10,   /* PIN_REFCLK_SEL_TX3 */
    N5XC56GP5X4_PIN_REFCLK_RX0      = 11,   /* PIN_REFCLK_SEL_RX0 */
    N5XC56GP5X4_PIN_REFCLK_RX1      = 12,   /* PIN_REFCLK_SEL_RX1 */
    N5XC56GP5X4_PIN_REFCLK_RX2      = 13,   /* PIN_REFCLK_SEL_RX2 */
    N5XC56GP5X4_PIN_REFCLK_RX3      = 14,   /* PIN_REFCLK_SEL_RX3 */
    N5XC56GP5X4_PIN_REFFREF_TX0     = 15,   /* PIN_REF_FREF_SEL_TX0 */
    N5XC56GP5X4_PIN_REFFREF_TX1     = 16,   /* PIN_REF_FREF_SEL_TX1 */
    N5XC56GP5X4_PIN_REFFREF_TX2     = 17,   /* PIN_REF_FREF_SEL_TX2 */
    N5XC56GP5X4_PIN_REFFREF_TX3     = 18,   /* PIN_REF_FREF_SEL_TX3 */
    N5XC56GP5X4_PIN_REFFREF_RX0     = 19,   /* PIN_REF_FREF_SEL_RX0 */
    N5XC56GP5X4_PIN_REFFREF_RX1     = 20,   /* PIN_REF_FREF_SEL_RX1 */
    N5XC56GP5X4_PIN_REFFREF_RX2     = 21,   /* PIN_REF_FREF_SEL_RX2 */
    N5XC56GP5X4_PIN_REFFREF_RX3     = 22,   /* PIN_REF_FREF_SEL_RX3 */
    N5XC56GP5X4_PIN_PHY_GEN_TX0     = 23,
    N5XC56GP5X4_PIN_PHY_GEN_TX1     = 24,
    N5XC56GP5X4_PIN_PHY_GEN_TX2     = 25,
    N5XC56GP5X4_PIN_PHY_GEN_TX3     = 26,
    N5XC56GP5X4_PIN_PHY_GEN_RX0     = 27,
    N5XC56GP5X4_PIN_PHY_GEN_RX1     = 28,
    N5XC56GP5X4_PIN_PHY_GEN_RX2     = 29,
    N5XC56GP5X4_PIN_PHY_GEN_RX3     = 30,
    N5XC56GP5X4_PIN_PU_PLL0         = 31,
    N5XC56GP5X4_PIN_PU_PLL1         = 32,
    N5XC56GP5X4_PIN_PU_PLL2         = 33,
    N5XC56GP5X4_PIN_PU_PLL3         = 34,
    N5XC56GP5X4_PIN_PU_RX0          = 35,
    N5XC56GP5X4_PIN_PU_RX1          = 36,
    N5XC56GP5X4_PIN_PU_RX2          = 37,
    N5XC56GP5X4_PIN_PU_RX3          = 38,
    N5XC56GP5X4_PIN_PU_TX0          = 39,
    N5XC56GP5X4_PIN_PU_TX1          = 40,
    N5XC56GP5X4_PIN_PU_TX2          = 41,
    N5XC56GP5X4_PIN_PU_TX3          = 42,
    N5XC56GP5X4_PIN_TX_IDLE0        = 43,
    N5XC56GP5X4_PIN_TX_IDLE1        = 44,
    N5XC56GP5X4_PIN_TX_IDLE2        = 45,
    N5XC56GP5X4_PIN_TX_IDLE3        = 46,
    N5XC56GP5X4_PIN_PU_IVREF        = 47,
    N5XC56GP5X4_PIN_RX_TRAINEN0     = 48,   /* PIN_RX_TRAIN_ENABLE0 */
    N5XC56GP5X4_PIN_RX_TRAINEN1     = 49,   /* PIN_RX_TRAIN_ENABLE1 */
    N5XC56GP5X4_PIN_RX_TRAINEN2     = 50,   /* PIN_RX_TRAIN_ENABLE2 */
    N5XC56GP5X4_PIN_RX_TRAINEN3     = 51,   /* PIN_RX_TRAIN_ENABLE3 */
    N5XC56GP5X4_PIN_RX_TRAINCO0     = 52,   /* PIN_RX_TRAIN_COMPLETE0 */
    N5XC56GP5X4_PIN_RX_TRAINCO1     = 53,   /* PIN_RX_TRAIN_COMPLETE1 */
    N5XC56GP5X4_PIN_RX_TRAINCO2     = 54,   /* PIN_RX_TRAIN_COMPLETE2 */
    N5XC56GP5X4_PIN_RX_TRAINCO3     = 55,   /* PIN_RX_TRAIN_COMPLETE3 */
    N5XC56GP5X4_PIN_RX_TRAINFA0     = 56,   /* PIN_RX_TRAIN_FAILED0 */
    N5XC56GP5X4_PIN_RX_TRAINFA1     = 57,   /* PIN_RX_TRAIN_FAILED1 */
    N5XC56GP5X4_PIN_RX_TRAINFA2     = 58,   /* PIN_RX_TRAIN_FAILED2 */
    N5XC56GP5X4_PIN_RX_TRAINFA3     = 59,   /* PIN_RX_TRAIN_FAILED3 */
    N5XC56GP5X4_PIN_TX_TRAINEN0     = 60,   /* PIN_TX_TRAIN_ENABLE0 */
    N5XC56GP5X4_PIN_TX_TRAINEN1     = 61,   /* PIN_TX_TRAIN_ENABLE1 */
    N5XC56GP5X4_PIN_TX_TRAINEN2     = 62,   /* PIN_TX_TRAIN_ENABLE2 */
    N5XC56GP5X4_PIN_TX_TRAINEN3     = 63,   /* PIN_TX_TRAIN_ENABLE3 */
    N5XC56GP5X4_PIN_TX_TRAINCO0     = 64,   /* PIN_TX_TRAIN_COMPLETE0 */
    N5XC56GP5X4_PIN_TX_TRAINCO1     = 65,   /* PIN_TX_TRAIN_COMPLETE1 */
    N5XC56GP5X4_PIN_TX_TRAINCO2     = 66,   /* PIN_TX_TRAIN_COMPLETE2 */
    N5XC56GP5X4_PIN_TX_TRAINCO3     = 67,   /* PIN_TX_TRAIN_COMPLETE3 */
    N5XC56GP5X4_PIN_TX_TRAINFA0     = 68,   /* PIN_TX_TRAIN_FAILED0 */
    N5XC56GP5X4_PIN_TX_TRAINFA1     = 69,   /* PIN_TX_TRAIN_FAILED1 */
    N5XC56GP5X4_PIN_TX_TRAINFA2     = 70,   /* PIN_TX_TRAIN_FAILED2 */
    N5XC56GP5X4_PIN_TX_TRAINFA3     = 71,   /* PIN_TX_TRAIN_FAILED3 */
    N5XC56GP5X4_PIN_SQ_DET_LPF0     = 72,   /* PIN_SQ_DETECTED_LPF0 */
    N5XC56GP5X4_PIN_SQ_DET_LPF1     = 73,   /* PIN_SQ_DETECTED_LPF1 */
    N5XC56GP5X4_PIN_SQ_DET_LPF2     = 74,   /* PIN_SQ_DETECTED_LPF2 */
    N5XC56GP5X4_PIN_SQ_DET_LPF3     = 75,   /* PIN_SQ_DETECTED_LPF3 */
    N5XC56GP5X4_PIN_RX_INIT0        = 76,
    N5XC56GP5X4_PIN_RX_INIT1        = 77,
    N5XC56GP5X4_PIN_RX_INIT2        = 78,
    N5XC56GP5X4_PIN_RX_INIT3        = 79,
    N5XC56GP5X4_PIN_RX_INITDON0     = 80,   /* PIN_RX_INIT_DONE0 */
    N5XC56GP5X4_PIN_RX_INITDON1     = 81,   /* PIN_RX_INIT_DONE1 */
    N5XC56GP5X4_PIN_RX_INITDON2     = 82,   /* PIN_RX_INIT_DONE2 */
    N5XC56GP5X4_PIN_RX_INITDON3     = 83,   /* PIN_RX_INIT_DONE3 */
    N5XC56GP5X4_PIN_AVDD_SEL        = 84,
    N5XC56GP5X4_PIN_SPD_CFG         = 85,
    N5XC56GP5X4_PIN_PIPE_SEL        = 86,
    N5XC56GP5X4_PIN_TX_GRAY_CODE0   = 87,
    N5XC56GP5X4_PIN_TX_GRAY_CODE1   = 88,
    N5XC56GP5X4_PIN_TX_GRAY_CODE2   = 89,
    N5XC56GP5X4_PIN_TX_GRAY_CODE3   = 90,
    N5XC56GP5X4_PIN_RX_GRAY_CODE0   = 91,
    N5XC56GP5X4_PIN_RX_GRAY_CODE1   = 92,
    N5XC56GP5X4_PIN_RX_GRAY_CODE2   = 93,
    N5XC56GP5X4_PIN_RX_GRAY_CODE3   = 94,
    N5XC56GP5X4_PIN_TX_PRE_CODE0    = 95,
    N5XC56GP5X4_PIN_TX_PRE_CODE1    = 96,
    N5XC56GP5X4_PIN_TX_PRE_CODE2    = 97,
    N5XC56GP5X4_PIN_TX_PRE_CODE3    = 98,
    N5XC56GP5X4_PIN_RX_PRE_CODE0    = 99,
    N5XC56GP5X4_PIN_RX_PRE_CODE1    = 100,
    N5XC56GP5X4_PIN_RX_PRE_CODE2    = 101,
    N5XC56GP5X4_PIN_RX_PRE_CODE3    = 102
} E_N5XC56GP5X4_PIN;

/* TX Equalization Parameters */
typedef enum
{
    N5XC56GP5X4_TXEQ_EM_PRE3        = 0,
    N5XC56GP5X4_TXEQ_EM_PRE2        = 1,
    N5XC56GP5X4_TXEQ_EM_PRE         = 2,
    N5XC56GP5X4_TXEQ_EM_MAIN        = 3,
    N5XC56GP5X4_TXEQ_EM_POST        = 4,
    N5XC56GP5X4_TXEQ_EM_NA          = 5
} E_N5XC56GP5X4_TXEQ_PARAM;

/* CTLE Parameters */
typedef enum
{
    N5XC56GP5X4_CTLE_CUR1_SEL       = 0,
    N5XC56GP5X4_CTLE_RL1_SEL        = 1,
    N5XC56GP5X4_CTLE_RL1_EXTRA      = 2,
    N5XC56GP5X4_CTLE_RES1_SEL       = 3,
    N5XC56GP5X4_CTLE_CAP1_SEL       = 4,
    N5XC56GP5X4_CTLE_EN_MIDFREQ     = 5,
    N5XC56GP5X4_CTLE_CS1_MID        = 6,
    N5XC56GP5X4_CTLE_RS1_MID        = 7,
    N5XC56GP5X4_CTLE_CUR2_SEL       = 8,
    N5XC56GP5X4_CTLE_RL2_SEL        = 9,
    N5XC56GP5X4_CTLE_RL2_TUNE_G     = 10,
    N5XC56GP5X4_CTLE_RES2_SEL       = 11,
    N5XC56GP5X4_CTLE_CAP2_SEL       = 12,
} E_N5XC56GP5X4_CTLE_PARAM;

/* CDR Parameters */
typedef enum
{
    N5XC56GP5X4_CDR_SELMUFI         = 0,
    N5XC56GP5X4_CDR_SELMUFF         = 1,
    N5XC56GP5X4_CDR_SELMUPI         = 2,
    N5XC56GP5X4_CDR_SELMUPF         = 3
} E_N5XC56GP5X4_CDR_PARAM;

/* Pattern selection */
typedef enum
{
    N5XC56GP5X4_PAT_USER            = 0x0,
    N5XC56GP5X4_PAT_PACKET          = 0x3,
    N5XC56GP5X4_PAT_SSPRQ           = 0x4,
    N5XC56GP5X4_PAT_JITTERK28P5     = 0x8,
    N5XC56GP5X4_PAT_JITTER_1T       = 0x9,
    N5XC56GP5X4_PAT_JITTER_2T       = 0xA,
    N5XC56GP5X4_PAT_JITTER_4T       = 0xB,
    N5XC56GP5X4_PAT_JITTER_5T       = 0xC,
    N5XC56GP5X4_PAT_JITTER_8T       = 0xD,
    N5XC56GP5X4_PAT_JITTER_10T      = 0xE,
    N5XC56GP5X4_PAT_PRBS7           = 0x10,
    N5XC56GP5X4_PAT_PRBS9           = 0x11,
    N5XC56GP5X4_PAT_PRBS11          = 0x12,
    N5XC56GP5X4_PAT_PRBS11_0        = 0x13,
    N5XC56GP5X4_PAT_PRBS11_1        = 0x14,
    N5XC56GP5X4_PAT_PRBS11_2        = 0x15,
    N5XC56GP5X4_PAT_PRBS11_3        = 0x16,
    N5XC56GP5X4_PAT_PRBS15          = 0x17,
    N5XC56GP5X4_PAT_PRBS16          = 0x18,
    N5XC56GP5X4_PAT_PRBS23          = 0x19,
    N5XC56GP5X4_PAT_PRBS31          = 0x1A,
    N5XC56GP5X4_PAT_PRBS32          = 0x1B,
    N5XC56GP5X4_PAT_PRBS13_0        = 0x1C,
    N5XC56GP5X4_PAT_PRBS13_1        = 0x1D,
    N5XC56GP5X4_PAT_PRBS13_2        = 0x1E,
    N5XC56GP5X4_PAT_PRBS13_3        = 0x1F,
} E_N5XC56GP5X4_PATTERN;

/* Pattern: SWAP_MSB_LSB */
typedef enum
{
    N5XC56GP5X4_SWAP_DISABLE        = 0,
    N5XC56GP5X4_SWAP_PRECODER       = 1,
    N5XC56GP5X4_SWAP_POSTCODER      = 2,
    N5XC56GP5X4_SWAP_NOT_USED       = 3
} E_N5XC56GP5X4_SWAP_MSB_LSB;

/* Pattern: GRAYCODE */
typedef enum
{
    N5XC56GP5X4_GRAY_DISABLE        = 0,
    N5XC56GP5X4_GRAY_ENABLE         = 1,
    N5XC56GP5X4_GRAY_NOT_USED       = 2
} E_N5XC56GP5X4_GRAY_CODE;

/* Pattern Comparator Statistics */
typedef struct
{
    MCESD_BOOL lock;
    MCESD_BOOL pass;
    MCESD_U64 totalBits;
    MCESD_U64 totalErrorBits;
} S_N5XC56GP5X4_PATTERN_STATS;

/* Trained Eye Height */
typedef struct
{
    MCESD_U32 f0b;
    MCESD_U32 f0n1;
    MCESD_U32 f0n2;
    MCESD_U32 f0d;
    MCESD_U32 f0d_t;
    MCESD_U32 f0d_m;
    MCESD_U32 f0d_b;
} S_N5XC56GP5X4_TRAINED_EYE_H;

/* Eye Measurement Data @ X,Y and X,-Y */
typedef struct
{
    MCESD_32 phase;
    MCESD_U8 voltage;
    MCESD_U64 upperBitCount;
    MCESD_U32 upperBitErrorCount;
    MCESD_U64 lowerBitCount;
    MCESD_U32 lowerBitErrorCount;
} S_N5XC56GP5X4_EOM_DATA;

/* Eye: Top, Middle, Bottom */
typedef enum
{
    N5XC56GP5X4_EYE_TOP             = 0,
    N5XC56GP5X4_EYE_MID             = 1,
    N5XC56GP5X4_EYE_BOT             = 2
} E_N5XC56GP5X4_EYE_TMB;

/* DFE Taps */
typedef enum
{
    N5XC56GP5X4_DFE_DC              = 0,
    N5XC56GP5X4_DFE_DC_E            = 1,
    N5XC56GP5X4_DFE_VREF            = 2,
    N5XC56GP5X4_DFE_F0              = 3,
    N5XC56GP5X4_DFE_F1              = 4,
    N5XC56GP5X4_DFE_F1P5            = 5,
    N5XC56GP5X4_DFE_F2              = 6,
    N5XC56GP5X4_DFE_F3              = 7,
    N5XC56GP5X4_DFE_F4              = 8,
    N5XC56GP5X4_DFE_F5              = 9,
    N5XC56GP5X4_DFE_F6              = 10,
    N5XC56GP5X4_DFE_F7              = 11,
    N5XC56GP5X4_DFE_F8              = 12,
    N5XC56GP5X4_DFE_F9              = 13,
    N5XC56GP5X4_DFE_F10             = 14,
    N5XC56GP5X4_DFE_F11             = 15,
    N5XC56GP5X4_DFE_F12             = 16,
    N5XC56GP5X4_DFE_F13             = 17,
    N5XC56GP5X4_DFE_F14             = 18,
    N5XC56GP5X4_DFE_F15             = 19,
    N5XC56GP5X4_DFE_FF0             = 20,
    N5XC56GP5X4_DFE_FF1             = 21,
    N5XC56GP5X4_DFE_FF2             = 22,
    N5XC56GP5X4_DFE_FF3             = 23,
    N5XC56GP5X4_DFE_FF4             = 24,
    N5XC56GP5X4_DFE_FF5             = 25
} E_N5XC56GP5X4_DFE_TAP;

/* AVDD Select */
typedef enum
{
    N5XC56GP5X4_AVDD_1P1V           = 0x5,
    N5XC56GP5X4_AVDD_1P15V          = 0x6,
    N5XC56GP5X4_AVDD_1P2V           = 0x7
} E_N5XC56GP5X4_AVDD;

/* Speed Configuration */
typedef enum
{
    N5XC56GP5X4_SPD_CFG_4_PLL       = 0x2,
    N5XC56GP5X4_SPD_CFG_ONLY_TS     = 0x3
} E_N5XC56GP5X4_SPD_CFG;

typedef struct
{
    union
    {
        struct
        {
            MCESD_U32 powerLane0 : 1;
            MCESD_U32 powerLane1 : 1;
            MCESD_U32 powerLane2 : 1;
            MCESD_U32 powerLane3 : 1;
            MCESD_U32 powerReserved : 28;
        }powerLane;
        MCESD_U32 powerLaneMask;
    }u;
    MCESD_BOOL initTx;
    MCESD_BOOL initRx;
    MCESD_BOOL txOutputEn;
    MCESD_BOOL downloadFw;
    E_N5XC56GP5X4_DATAPATH dataPath;
    E_N5XC56GP5X4_REFCLK_SEL txRefClkSel;
    E_N5XC56GP5X4_REFCLK_SEL rxRefClkSel;
    E_N5XC56GP5X4_REFFREQ txRefFreq;
    E_N5XC56GP5X4_REFFREQ rxRefFreq;
    E_N5XC56GP5X4_DATABUS_WIDTH dataBusWidth;
    E_N5XC56GP5X4_SERDES_SPEED txSpeed;
    E_N5XC56GP5X4_SERDES_SPEED rxSpeed;
    E_N5XC56GP5X4_AVDD avdd;
    E_N5XC56GP5X4_SPD_CFG spdCfg;
    FMCESD_FW_DOWNLOAD_NEW fwDownload;
    MCESD_U32 *fwCodePtr;
    MCESD_U32 fwCodeSizeDW;
    MCESD_U32 address;
    MCESD_U32 rxInitTimeout;
} S_N5XC56GP5X4_PowerOn;

/* Misc */
#define F_N5XC56GP5X4_LANE_SEL          FIELD_DEFINE(0xA318, 31, 28)
#define F_N5XC56GP5X4_DFE_EN            FIELD_DEFINE(0x5648, 29, 29)

/* Broadcast */
#define F_N5XC56GP5X4_BROADCAST         FIELD_DEFINE(0xA318, 27, 27)

/* PLL Lock */
#define F_N5XC56GP5X4_PLL_RS_LOCK       FIELD_DEFINE(0x5800, 30, 30)
#define F_N5XC56GP5X4_PLL_TS_LOCK       FIELD_DEFINE(0x5700, 6, 6)

/* TX/RX Ready */
#define F_N5XC56GP5X4_PLL_READY_TX      FIELD_DEFINE(0x3000, 20, 20)
#define F_N5XC56GP5X4_PLL_READY_RX      FIELD_DEFINE(0x3200, 24, 24)

/* Align 90 */
#define F_N5XC56GP5X4_PH_OS_DAT         FIELD_DEFINE(0x6DDC, 7, 0)

/* Squelch Threshold */
#define F_N5XC56GP5X4_SQ_RES_RD         FIELD_DEFINE(0x1AF0, 6, 1)
#define F_N5XC56GP5X4_SQ_RES_EXT        FIELD_DEFINE(0x1AEC, 7, 2)
#define F_N5XC56GP5X4_SQ_INDV           FIELD_DEFINE(0x1AE4, 0, 0)

/* Data Bus Width */
#define F_N5XC56GP5X4_TX_SEL_BITS       FIELD_DEFINE(0x3034, 31, 31)
#define F_N5XC56GP5X4_RX_SEL_BITS       FIELD_DEFINE(0x3204, 31, 31)
#define F_N5XC56GP5X4_TX_PAM2_EN        FIELD_DEFINE(0x303C, 30, 30)
#define F_N5XC56GP5X4_RX_PAM2_EN        FIELD_DEFINE(0x3204, 0, 0)

/* Polarity */
#define F_N5XC56GP5X4_TXD_INV           FIELD_DEFINE(0x3024, 30, 30)
#define F_N5XC56GP5X4_RXD_INV           FIELD_DEFINE(0x3248, 29, 29)

/* Firmware Version */
#define F_N5XC56GP5X4_FW_MAJOR_VER      FIELD_DEFINE(0xE600, 31, 24)
#define F_N5XC56GP5X4_FW_MINOR_VER      FIELD_DEFINE(0xE600, 23, 16)
#define F_N5XC56GP5X4_FW_PATCH_VER      FIELD_DEFINE(0xE600, 15, 8)
#define F_N5XC56GP5X4_FW_BUILD_VER      FIELD_DEFINE(0xE600, 7, 0)

/* TX Equalization Parameters */
#define F_N5XC56GP5X4_TX_C0             FIELD_DEFINE(0x30CC, 29, 24)
#define F_N5XC56GP5X4_TX_C1             FIELD_DEFINE(0x30CC, 22, 17)
#define F_N5XC56GP5X4_TX_C2             FIELD_DEFINE(0x30CC, 14, 9)
#define F_N5XC56GP5X4_TX_C3             FIELD_DEFINE(0x30CC, 6, 1)
#define F_N5XC56GP5X4_TX_C4             FIELD_DEFINE(0x30D0, 30, 25)
#define F_N5XC56GP5X4_TX_C5             FIELD_DEFINE(0x30D0, 22, 17)
#define F_N5XC56GP5X4_TX_C0_FORCE       FIELD_DEFINE(0x30CC, 30, 30)
#define F_N5XC56GP5X4_TX_C1_FORCE       FIELD_DEFINE(0x30CC, 23, 23)
#define F_N5XC56GP5X4_TX_C2_FORCE       FIELD_DEFINE(0x30CC, 15, 15)
#define F_N5XC56GP5X4_TX_C3_FORCE       FIELD_DEFINE(0x30CC, 7, 7)
#define F_N5XC56GP5X4_TX_C4_FORCE       FIELD_DEFINE(0x30D0, 31, 31)
#define F_N5XC56GP5X4_TX_C5_FORCE       FIELD_DEFINE(0x30D0, 23, 23)
#define F_N5XC56GP5X4_TX_UP             FIELD_DEFINE(0x30D0, 8, 8)
#define F_N5XC56GP5X4_TX_UP_FORCE       FIELD_DEFINE(0x30D0, 7, 7)
#define F_N5XC56GP5X4_ANA_TX_C0         FIELD_DEFINE(0x30D4, 29, 24)
#define F_N5XC56GP5X4_ANA_TX_C1         FIELD_DEFINE(0x30D4, 21, 16)
#define F_N5XC56GP5X4_ANA_TX_C2         FIELD_DEFINE(0x30D4, 13, 8)
#define F_N5XC56GP5X4_ANA_TX_C3         FIELD_DEFINE(0x30D4, 5, 0)
#define F_N5XC56GP5X4_ANA_TX_C4         FIELD_DEFINE(0x30D8, 29, 24)
#define F_N5XC56GP5X4_ANA_TX_C5         FIELD_DEFINE(0x30D8, 21, 16)
#define F_N5XC56GP5X4_TX_FIR_TAP_POL    FIELD_DEFINE(0x30D0, 6, 1)
#define F_N5XC56GP5X4_TX_FIR_TAP_POL_F  FIELD_DEFINE(0x30D0, 0, 0)      /* TX_FIR_TAP_POL_FORCE_LANE */
#define F_N5XC56GP5X4_TO_ANA_TX_FIR_POL FIELD_DEFINE(0x30D8, 13, 8)     /* TO_ANA_TX_FIR_TAP_POL_LANE */

/* Error Injection */
#define F_N5XC56GP5X4_ADD_ERR_EN        FIELD_DEFINE(0x3024, 29, 29)
#define F_N5XC56GP5X4_ADD_ERR_NUM       FIELD_DEFINE(0x3024, 28, 26)

/* CTLE */
#define F_N5XC56GP5X4_CURRENT1_SEL      FIELD_DEFINE(0x1050, 3, 0)
#define F_N5XC56GP5X4_RL1_SEL           FIELD_DEFINE(0x1060, 3, 0)
#define F_N5XC56GP5X4_RL1_EXTRA         FIELD_DEFINE(0x1038, 2, 0)
#define F_N5XC56GP5X4_RES1_SEL          FIELD_DEFINE(0x1058, 3, 0)
#define F_N5XC56GP5X4_CAP1_SEL_G        FIELD_DEFINE(0x1048, 3, 0)
#define F_N5XC56GP5X4_EN_MID_FREQ       FIELD_DEFINE(0x1088, 4, 4)
#define F_N5XC56GP5X4_CS1_MID           FIELD_DEFINE(0x1040, 5, 4)
#define F_N5XC56GP5X4_RS1_MID           FIELD_DEFINE(0x1040, 7, 6)
#define F_N5XC56GP5X4_CURRENT2_SEL      FIELD_DEFINE(0x1054, 3, 0)
#define F_N5XC56GP5X4_RL2_SEL           FIELD_DEFINE(0x1064, 3, 0)
#define F_N5XC56GP5X4_RL2_TUNE_G        FIELD_DEFINE(0x0100, 2, 0)
#define F_N5XC56GP5X4_RES2_SEL          FIELD_DEFINE(0x105C, 3, 0)
#define F_N5XC56GP5X4_CAP2_SEL          FIELD_DEFINE(0x104C, 3, 0)

/* CDR */
#define F_N5XC56GP5X4_RX_SELMUFI        FIELD_DEFINE(0x3200, 3, 0)
#define F_N5XC56GP5X4_RX_SELMUFF        FIELD_DEFINE(0x3200, 7, 4)
#define F_N5XC56GP5X4_REG_SELMUPI       FIELD_DEFINE(0x10CC, 2, 0)
#define F_N5XC56GP5X4_REG_SELMUPF       FIELD_DEFINE(0x10C4, 2, 0)

/* DFE */
#define F_N5XC56GP5X4_DC_D_T_E_SM       FIELD_DEFINE(0x4108, 22, 16)
#define F_N5XC56GP5X4_DC_E_E_SM         FIELD_DEFINE(0x410C, 22, 16)
#define F_N5XC56GP5X4_VREF_T_E_SM       FIELD_DEFINE(0x4110, 14, 8)
#define F_N5XC56GP5X4_F0_D_T_E_SM       FIELD_DEFINE(0x4114, 5, 0)
#define F_N5XC56GP5X4_F1_D_T_E_SM       FIELD_DEFINE(0x4118, 22, 16)
#define F_N5XC56GP5X4_F1P5_E_SM         FIELD_DEFINE(0x4140, 13, 8)
#define F_N5XC56GP5X4_F2_D_T_E_SM       FIELD_DEFINE(0x4120, 5, 0)
#define F_N5XC56GP5X4_F3_T_E_SM         FIELD_DEFINE(0x4124, 22, 16)
#define F_N5XC56GP5X4_F4_T_E_SM         FIELD_DEFINE(0x4128, 14, 8)
#define F_N5XC56GP5X4_F5_LSB_E_SM       FIELD_DEFINE(0x4128, 21, 16)
#define F_N5XC56GP5X4_F5_MSB_E_SM       FIELD_DEFINE(0x4128, 29, 24)
#define F_N5XC56GP5X4_F6_LSB_E_SM       FIELD_DEFINE(0x412C, 5, 0)
#define F_N5XC56GP5X4_F6_MSB_E_SM       FIELD_DEFINE(0x412C, 13, 8)
#define F_N5XC56GP5X4_F7_LSB_E_SM       FIELD_DEFINE(0x412C, 21, 16)
#define F_N5XC56GP5X4_F7_MSB_E_SM       FIELD_DEFINE(0x412C, 29, 24)
#define F_N5XC56GP5X4_F8_LSB_E_SM       FIELD_DEFINE(0x4130, 13, 8)
#define F_N5XC56GP5X4_F8_MSB_E_SM       FIELD_DEFINE(0x4130, 21, 16)
#define F_N5XC56GP5X4_F9_LSB_E_SM       FIELD_DEFINE(0x4134, 5, 0)
#define F_N5XC56GP5X4_F9_MSB_E_SM       FIELD_DEFINE(0x4134, 13, 8)
#define F_N5XC56GP5X4_F10_LSB_E_SM      FIELD_DEFINE(0x4134, 29, 24)
#define F_N5XC56GP5X4_F10_MSB_E_SM      FIELD_DEFINE(0x4138, 5, 0)
#define F_N5XC56GP5X4_F11_E_SM          FIELD_DEFINE(0x4138, 20, 16)
#define F_N5XC56GP5X4_F12_E_SM          FIELD_DEFINE(0x413C, 4, 0)
#define F_N5XC56GP5X4_F13_E_SM          FIELD_DEFINE(0x413C, 20, 16)
#define F_N5XC56GP5X4_F14_E_SM          FIELD_DEFINE(0x413C, 28, 24)
#define F_N5XC56GP5X4_F15_E_SM          FIELD_DEFINE(0x4140, 4, 0)
#define F_N5XC56GP5X4_FF0_E_SM          FIELD_DEFINE(0x4130, 5, 0)
#define F_N5XC56GP5X4_FF1_E_SM          FIELD_DEFINE(0x4130, 29, 24)
#define F_N5XC56GP5X4_FF2_E_SM          FIELD_DEFINE(0x4134, 21, 16)
#define F_N5XC56GP5X4_FF3_E_SM          FIELD_DEFINE(0x4138, 13, 8)
#define F_N5XC56GP5X4_FF4_E_SM          FIELD_DEFINE(0x4138, 29, 24)
#define F_N5XC56GP5X4_FF5_E_SM          FIELD_DEFINE(0x413C, 13, 8)
#define F_N5XC56GP5X4_DC_D_M_E_SM       FIELD_DEFINE(0x4108, 14, 8)
#define F_N5XC56GP5X4_VREF_M_E_SM       FIELD_DEFINE(0x4110, 6, 0)
#define F_N5XC56GP5X4_F0_D_M_E_SM       FIELD_DEFINE(0x4110, 29, 24)
#define F_N5XC56GP5X4_F1_D_M_E_SM       FIELD_DEFINE(0x4118, 14, 8)
#define F_N5XC56GP5X4_F2_D_M_E_SM       FIELD_DEFINE(0x411C, 29, 24)
#define F_N5XC56GP5X4_F3_M_E_SM         FIELD_DEFINE(0x4124, 14, 8)
#define F_N5XC56GP5X4_F4_M_E_SM         FIELD_DEFINE(0x4128, 6, 0)
#define F_N5XC56GP5X4_DC_D_B_E_SM       FIELD_DEFINE(0x4108, 6, 0)
#define F_N5XC56GP5X4_VREF_B_E_SM       FIELD_DEFINE(0x410C, 30, 24)
#define F_N5XC56GP5X4_F0_D_B_E_SM       FIELD_DEFINE(0x4110, 21, 16)
#define F_N5XC56GP5X4_F1_D_B_E_SM       FIELD_DEFINE(0x4118, 6, 0)
#define F_N5XC56GP5X4_F2_D_B_E_SM       FIELD_DEFINE(0x411C, 21, 16)
#define F_N5XC56GP5X4_F3_B_E_SM         FIELD_DEFINE(0x4124, 6, 0)
#define F_N5XC56GP5X4_F4_B_E_SM         FIELD_DEFINE(0x4124, 30, 24)

/* Trained Eye Height */
#define F_N5XC56GP5X4_F0_D_T_O_2C       FIELD_DEFINE(0x418C, 7, 0)
#define F_N5XC56GP5X4_F0_S_T_O_2C       FIELD_DEFINE(0x418C, 31, 24)
#define F_N5XC56GP5X4_F0_D_T_E_2C       FIELD_DEFINE(0x41C8, 7, 0)
#define F_N5XC56GP5X4_F0_S_T_E_2C       FIELD_DEFINE(0x41C8, 31, 24)
#define F_N5XC56GP5X4_F0_D_M_O_2C       FIELD_DEFINE(0x4188, 31, 24)
#define F_N5XC56GP5X4_F0_S_M_O_2C       FIELD_DEFINE(0x418C, 23, 16)
#define F_N5XC56GP5X4_F0_D_M_E_2C       FIELD_DEFINE(0x41C4, 31, 24)
#define F_N5XC56GP5X4_F0_S_M_E_2C       FIELD_DEFINE(0x41C8, 23, 16)
#define F_N5XC56GP5X4_F0_D_B_O_2C       FIELD_DEFINE(0x4188, 23, 16)
#define F_N5XC56GP5X4_F0_S_B_O_2C       FIELD_DEFINE(0x418C, 15, 8)
#define F_N5XC56GP5X4_F0_D_B_E_2C       FIELD_DEFINE(0x41C4, 23, 16)
#define F_N5XC56GP5X4_F0_S_B_E_2C       FIELD_DEFINE(0x41C8, 15, 8)
#define F_N5XC56GP5X4_DFE_ADAPT         FIELD_DEFINE(0x4000, 13, 13)
#define F_N5XC56GP5X4_CLI_CMD           FIELD_DEFINE(0x6068, 7, 0)
#define F_N5XC56GP5X4_CLI_ARGS          FIELD_DEFINE(0x606C, 31, 0)
#define F_N5XC56GP5X4_CLI_START         FIELD_DEFINE(0x6068, 8, 8)
#define F_N5XC56GP5X4_DFE_F0X_SEL       FIELD_DEFINE(0x401C, 14, 10)
#define F_N5XC56GP5X4_DFE_LOAD_EN       FIELD_DEFINE(0x6DD0, 15, 15)

/* Training Timeout */
#define F_N5XC56GP5X4_TRX_TIMER         FIELD_DEFINE(0x5018, 31, 16)
#define F_N5XC56GP5X4_RX_TIMER          FIELD_DEFINE(0x5018, 15, 0)
#define F_N5XC56GP5X4_TX_TIMER_EN       FIELD_DEFINE(0x6034, 29, 29)
#define F_N5XC56GP5X4_RX_TIMER_EN       FIELD_DEFINE(0x6034, 30, 30)

/* Data Path */
#define F_N5XC56GP5X4_D_TX2RX_LPBK      FIELD_DEFINE(0x3248, 31, 31)
#define F_N5XC56GP5X4_A_TX2RX_LPBK      FIELD_DEFINE(0x1130, 3, 3)
#define F_N5XC56GP5X4_D_RX2TX_LPBK      FIELD_DEFINE(0x3024, 31, 31)
#define F_N5XC56GP5X4_DTL_CLAMPING      FIELD_DEFINE(0x3260, 26, 24)    /* DTL_CLAMPING_SEL */
#define F_N5XC56GP5X4_R2T_NO_STOP       FIELD_DEFINE(0x3024, 25, 25)    /* RX2TX_FIFO_NO_STOP */
#define F_N5XC56GP5X4_R2T_RD_START      FIELD_DEFINE(0x3024, 24, 24)    /* RX2TX_FIFO_RD_START_POINT */
#define F_N5XC56GP5X4_FOFFSET_DIS       FIELD_DEFINE(0x3268, 16, 16)    /* RX_FOFFSET_DISABLE */
#define F_N5XC56GP5X4_PU_LB             FIELD_DEFINE(0x10B8, 3, 3)

/* PHY Test Pattern */
#define F_N5XC56GP5X4_CLI_START         FIELD_DEFINE(0x6068, 8, 8)
#define F_N5XC56GP5X4_TX_PAT_SEL        FIELD_DEFINE(0x3098, 29, 24)
#define F_N5XC56GP5X4_RX_PAT_SEL        FIELD_DEFINE(0x3280, 29, 24)
#define F_N5XC56GP5X4_TX_GRAY_EN        FIELD_DEFINE(0x3098, 6, 6)
#define F_N5XC56GP5X4_TXD_SWAP          FIELD_DEFINE(0x3024, 18, 18)
#define F_N5XC56GP5X4_TXDATA_SWAP       FIELD_DEFINE(0x3024, 5, 5)
#define F_N5XC56GP5X4_TXDATA_PRECODE_EN FIELD_DEFINE(0x5538, 13, 13)    /* TXDATA_PRE_CODE_EN_LANE */
#define F_N5XC56GP5X4_RX_GRAY_EN        FIELD_DEFINE(0x3280, 15, 15)
#define F_N5XC56GP5X4_RXD_SWAP          FIELD_DEFINE(0x3248, 27, 27)
#define F_N5XC56GP5X4_RXDATA_SWAP       FIELD_DEFINE(0x3248, 24, 24)
#define F_N5XC56GP5X4_RXDATA_PRECODE_EN FIELD_DEFINE(0x5644, 28, 28)    /* RXDATA_PRE_CODE_EN_LANE */
#define F_N5XC56GP5X4_RX_CNT_4732       FIELD_DEFINE(0x3290, 31, 16)
#define F_N5XC56GP5X4_RX_CNT_3100       FIELD_DEFINE(0x3294, 31, 0)
#define F_N5XC56GP5X4_RX_ERR_4732       FIELD_DEFINE(0x3298, 31, 16)
#define F_N5XC56GP5X4_RX_ERR_3100       FIELD_DEFINE(0x329C, 31, 0)
#define F_N5XC56GP5X4_TX_UP_7948        FIELD_DEFINE(0x309C, 31, 0)
#define F_N5XC56GP5X4_TX_UP_4716        FIELD_DEFINE(0x30A0, 31, 0)
#define F_N5XC56GP5X4_TX_UP_1500        FIELD_DEFINE(0x30A4, 31, 16)
#define F_N5XC56GP5X4_RX_UP_7948        FIELD_DEFINE(0x3284, 31, 0)
#define F_N5XC56GP5X4_RX_UP_4716        FIELD_DEFINE(0x3288, 31, 0)
#define F_N5XC56GP5X4_RX_UP_1500        FIELD_DEFINE(0x328C, 31, 16)

/* PHY Test */
#define F_N5XC56GP5X4_TX_PHYREADY       FIELD_DEFINE(0x3098, 30, 30)
#define F_N5XC56GP5X4_RX_PHYREADY       FIELD_DEFINE(0x3280, 22, 22)
#define F_N5XC56GP5X4_TX_EN_MODE        FIELD_DEFINE(0x3098, 3, 2)
#define F_N5XC56GP5X4_RX_EN_MODE        FIELD_DEFINE(0x3280, 31, 30)
#define F_N5XC56GP5X4_TX_EN             FIELD_DEFINE(0x3098, 31, 31)
#define F_N5XC56GP5X4_RX_EN             FIELD_DEFINE(0x3280, 23, 23)
#define F_N5XC56GP5X4_TRX_EN            FIELD_DEFINE(0x328C, 8, 8)
#define F_N5XC56GP5X4_TX_RST            FIELD_DEFINE(0x3098, 5, 5)
#define F_N5XC56GP5X4_RX_RST            FIELD_DEFINE(0x328C, 7, 7)
#define F_N5XC56GP5X4_RX_LOCK           FIELD_DEFINE(0x328C, 0, 0)
#define F_N5XC56GP5X4_RX_PASS           FIELD_DEFINE(0x328C, 1, 1)
#define F_N5XC56GP5X4_RX_PRBS_LOAD      FIELD_DEFINE(0x3280, 17, 17)
#define F_N5XC56GP5X4_RX_CNT_RST        FIELD_DEFINE(0x3280, 21, 21)
#define F_N5XC56GP5X4_DFE_RATE          FIELD_DEFINE(0x4010, 9, 8)
#define F_N5XC56GP5X4_VLD_MODE_F2       FIELD_DEFINE(0x4004, 15, 15)    /* DFE_TMB_VLD_MODE_F2 */
#define F_N5XC56GP5X4_DFE_UP_DIS        FIELD_DEFINE(0x5648, 25, 25)    /* DFE_UPDATE_DIS_LANE */
#define F_N5XC56GP5X4_TRAIN_DONE        FIELD_DEFINE(0x608C, 0, 0)
#define F_N5XC56GP5X4_MCU_DEBUGF        FIELD_DEFINE(0x34F4, 31, 24)
#define F_N5XC56GP5X4_DFE_SAT_EN        FIELD_DEFINE(0x4040, 31, 30)

/* Temperature */
#define F_N5XC56GP5X4_TSEN_DATA         FIELD_DEFINE(0xA32C, 15, 0)

/* EOM */
#define F_N5XC56GP5X4_ESM_PATH_SEL      FIELD_DEFINE(0x6058, 16, 16)
#define F_N5XC56GP5X4_ESM_DFEADAPT      FIELD_DEFINE(0x6058, 13, 10)
#define F_N5XC56GP5X4_ADAPT_EVEN        FIELD_DEFINE(0x6DE4, 8, 8)
#define F_N5XC56GP5X4_ADAPT_ODD         FIELD_DEFINE(0x6DE4, 9, 9)
#define F_N5XC56GP5X4_ESM_EN            FIELD_DEFINE(0x6058, 18, 18)
#define F_N5XC56GP5X4_EOM_READY         FIELD_DEFINE(0x603C, 3, 3)
#define F_N5XC56GP5X4_ESM_LPNUM         FIELD_DEFINE(0x6078, 15, 0)
#define F_N5XC56GP5X4_ESM_PHASE         FIELD_DEFINE(0x6078, 26, 16)
#define F_N5XC56GP5X4_ESM_VOLTAGE       FIELD_DEFINE(0x603C, 15, 8)
#define F_N5XC56GP5X4_EOM_DFE_CALL      FIELD_DEFINE(0x603C, 4, 4)
#define F_N5XC56GP5X4_VC_T_P_3100       FIELD_DEFINE(0x4220, 31, 0)     /* EOM_VLD_CNT_TOP_P [31:00] */
#define F_N5XC56GP5X4_VC_T_P_3932       FIELD_DEFINE(0x4238, 23, 16)
#define F_N5XC56GP5X4_VC_T_N_3100       FIELD_DEFINE(0x422C, 31, 0)
#define F_N5XC56GP5X4_VC_T_N_3932       FIELD_DEFINE(0x423C, 23, 16)
#define F_N5XC56GP5X4_VC_M_P_3100       FIELD_DEFINE(0x4224, 31, 0)
#define F_N5XC56GP5X4_VC_M_P_3932       FIELD_DEFINE(0x4238, 15, 8)
#define F_N5XC56GP5X4_VC_M_N_3100       FIELD_DEFINE(0x4230, 31, 0)
#define F_N5XC56GP5X4_VC_M_N_3932       FIELD_DEFINE(0x423C, 15, 8)
#define F_N5XC56GP5X4_VC_B_P_3100       FIELD_DEFINE(0x4228, 31, 0)
#define F_N5XC56GP5X4_VC_B_P_3932       FIELD_DEFINE(0x4238, 7, 0)
#define F_N5XC56GP5X4_VC_B_N_3100       FIELD_DEFINE(0x4234, 31, 0)
#define F_N5XC56GP5X4_VC_B_N_3932       FIELD_DEFINE(0x423C, 7, 0)
#define F_N5XC56GP5X4_EOM_EC_T_P        FIELD_DEFINE(0x4200, 31, 0)
#define F_N5XC56GP5X4_EOM_EC_T_N        FIELD_DEFINE(0x420C, 31, 0)
#define F_N5XC56GP5X4_EOM_EC_M_P        FIELD_DEFINE(0x4204, 31, 0)
#define F_N5XC56GP5X4_EOM_EC_M_N        FIELD_DEFINE(0x4210, 31, 0)
#define F_N5XC56GP5X4_EOM_EC_B_P        FIELD_DEFINE(0x4208, 31, 0)
#define F_N5XC56GP5X4_EOM_EC_B_N        FIELD_DEFINE(0x4214, 31, 0)

#ifdef N5XC56GP5X4_ISOLATION
/* PHY Isolate */
#define F_N5XC56GP5X4_PHY_ISOLATE       FIELD_DEFINE(0xA318, 23, 23)    /* PHY_ISOLATE_MODE */
#define F_N5XC56GP5X4_FW_READY          FIELD_DEFINE(0xA424, 14, 14)
#define F_N5XC56GP5X4_MCU_INIT_DONE     FIELD_DEFINE(0xA200, 7, 7)
#define F_N5XC56GP5X4_BG_RDY            FIELD_DEFINE(0xA41C, 24, 24)

/* RX Init */
#define F_N5XC56GP5X4_RX_INIT           FIELD_DEFINE(0x5630, 24, 24)
#define F_N5XC56GP5X4_RX_INIT_DONE      FIELD_DEFINE(0x3200, 19, 19)

/* Power IV Ref */
#define F_N5XC56GP5X4_PU_IVREF          FIELD_DEFINE(0xA420, 2, 2)
#define F_N5XC56GP5X4_PU_IVREF_FM_REG   FIELD_DEFINE(0xA420, 1, 1)

/* Power Up Transmitter/Receiver/PLL */
#define F_N5XC56GP5X4_PU_TX             FIELD_DEFINE(0x5530, 13, 13)
#define F_N5XC56GP5X4_ANA_PU_TX         FIELD_DEFINE(0x3000, 30, 30)
#define F_N5XC56GP5X4_ANA_PU_TX_FORCE   FIELD_DEFINE(0x3000, 31, 31)
#define F_N5XC56GP5X4_PU_RX             FIELD_DEFINE(0x5624, 8, 8)
#define F_N5XC56GP5X4_ANA_PU_RX         FIELD_DEFINE(0x3200, 30, 30)
#define F_N5XC56GP5X4_ANA_PU_RX_FORCE   FIELD_DEFINE(0x3200, 31, 31)
#define F_N5XC56GP5X4_PU_PLL            FIELD_DEFINE(0x5530, 15, 15)

/* TX Output */
#define F_N5XC56GP5X4_TX_IDLE           FIELD_DEFINE(0x3014, 18, 18)

/* PHY Mode */
#define F_N5XC56GP5X4_PHY_MODE          FIELD_DEFINE(0xA420, 14, 12)

/* Reference Frequency */
#define F_N5XC56GP5X4_REF_FREF_TX       FIELD_DEFINE(0x5538, 23, 19)    /* REF_FREF_SEL_TX_LANE */
#define F_N5XC56GP5X4_REF_FREF_RX       FIELD_DEFINE(0x5634, 30, 26)    /* REF_FREF_SEL_RX_LANE */
#define F_N5XC56GP5X4_TS_REFCLK_SEL     FIELD_DEFINE(0x5228, 8, 8)      /* ANA_PLL_TS_REFCLK_SEL_LANE */
#define F_N5XC56GP5X4_RS_REFCLK_SEL     FIELD_DEFINE(0x5128, 8, 8)      /* ANA_PLL_RS_REFCLK_SEL_LANE */

/* TX/RX Bitrate */
#define F_N5XC56GP5X4_PHY_GEN_TX        FIELD_DEFINE(0x5530, 22, 17)
#define F_N5XC56GP5X4_PHY_GEN_RX        FIELD_DEFINE(0x5624, 15, 10)

/* MCU Frequency */
#define F_N5XC56GP5X4_MCU_FREQ          FIELD_DEFINE(0xA41C, 15, 0)

/* TRX Training */
#define F_N5XC56GP5X4_RX_TRAIN_ENA      FIELD_DEFINE(0x5630, 22, 22)
#define F_N5XC56GP5X4_RX_TRAIN_COM      FIELD_DEFINE(0x5020, 4, 4)
#define F_N5XC56GP5X4_RX_TRAIN_FAI      FIELD_DEFINE(0x5020, 3, 3)
#define F_N5XC56GP5X4_TX_TRAIN_ENA      FIELD_DEFINE(0x5630, 16, 16)
#define F_N5XC56GP5X4_TX_TRAIN_COM      FIELD_DEFINE(0x5020, 6, 6)
#define F_N5XC56GP5X4_TX_TRAIN_FAI      FIELD_DEFINE(0x5020, 5, 5)

/* Squelch Detect */
#define F_N5XC56GP5X4_RX_SQ_OUT         FIELD_DEFINE(0x3270, 14, 14)

/* AVDD Select */
#define F_N5XC56GP5X4_AVDD_SEL          FIELD_DEFINE(0xA41C, 28, 26)

/* Speed Configuration */
#define F_N5XC56GP5X4_SPD_CFG           FIELD_DEFINE(0xA420, 7, 4)

#endif

#if C_LINKAGE
#if defined __cplusplus
}
#endif
#endif

#endif /* N5XC56GP5X4 */

#endif /* defined MCESD_N5XC56GP5X4_DEFS_H */