<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file led_shining_impl1.ncd.
Design name: PWM
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Thu Nov 19 18:30:32 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o led_shining_impl1.twr -gui -msgset C:/Users/10352/vhdl-labs/lab2_led_shining/promote.xml led_shining_impl1.ncd led_shining_impl1.prf 
Design file:     led_shining_impl1.ncd
Preference file: led_shining_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY 12.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   50.418MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 31.749ns (weighted slack = 63.498ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt1_i0_i5  (from clk_c +)
   Destination:    FF         Data in        pulse_out_103  (to clk0 -)

   Delay:              12.198ns  (35.2% logic, 64.8% route), 9 logic levels.

 Constraint Details:

     12.198ns physical path delay SLICE_167 to SLICE_191 meets
     41.666ns delay constraint less
     -2.447ns skew and
      0.166ns DIN_SET requirement (totaling 43.947ns) by 31.749ns

 Physical Path Details:

      Data path SLICE_167 to SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21A.CLK to     R14C21A.Q1 SLICE_167 (from clk_c)
ROUTE         6     1.867     R14C21A.Q1 to     R15C24C.A1 cnt1_5
CTOF_DEL    ---     0.495     R15C24C.A1 to     R15C24C.F1 SLICE_222
ROUTE         1     0.967     R15C24C.F1 to     R15C24A.A1 n2609
CTOF_DEL    ---     0.495     R15C24A.A1 to     R15C24A.F1 SLICE_194
ROUTE         1     1.023     R15C24A.F1 to     R16C24B.B1 n2468
CTOF_DEL    ---     0.495     R16C24B.B1 to     R16C24B.F1 SLICE_195
ROUTE         1     1.001     R16C24B.F1 to     R16C23C.B1 n2481
CTOF_DEL    ---     0.495     R16C23C.B1 to     R16C23C.F1 SLICE_204
ROUTE         1     0.744     R16C23C.F1 to     R15C23D.C1 n2496
CTOF_DEL    ---     0.495     R15C23D.C1 to     R15C23D.F1 SLICE_197
ROUTE         1     0.436     R15C23D.F1 to     R15C23D.C0 n2551
CTOF_DEL    ---     0.495     R15C23D.C0 to     R15C23D.F0 SLICE_197
ROUTE         1     0.568     R15C23D.F0 to     R15C23A.M1 n2518
MTOOFX_DEL  ---     0.376     R15C23A.M1 to   R15C23A.OFX1 cnt2_16__I_0_122_i32/SLICE_193
ROUTE         1     1.299   R15C23A.OFX1 to     R16C24C.A0 pulse_out_N_190
CTOF_DEL    ---     0.495     R16C24C.A0 to     R16C24C.F0 SLICE_191
ROUTE         1     0.000     R16C24C.F0 to    R16C24C.DI0 pulse_out_N_189 (to clk0)
                  --------
                   12.198   (35.2% logic, 64.8% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_167:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        82     3.044       C1.PADDI to    R14C21A.CLK clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        82     3.044       C1.PADDI to     R9C28C.CLK clk_c
REG_DEL     ---     0.452     R9C28C.CLK to      R9C28C.Q0 SLICE_166
ROUTE         7     1.995      R9C28C.Q0 to    R16C24C.CLK clk0
                  --------
                    6.863   (26.6% logic, 73.4% route), 2 logic levels.


Passed: The following path meets requirements by 31.969ns (weighted slack = 63.938ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt2_286__i5  (from clk_c +)
   Destination:    FF         Data in        pulse_out_103  (to clk0 -)

   Delay:              11.978ns  (35.8% logic, 64.2% route), 9 logic levels.

 Constraint Details:

     11.978ns physical path delay SLICE_174 to SLICE_191 meets
     41.666ns delay constraint less
     -2.447ns skew and
      0.166ns DIN_SET requirement (totaling 43.947ns) by 31.969ns

 Physical Path Details:

      Data path SLICE_174 to SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C26C.CLK to     R15C26C.Q1 SLICE_174 (from clk_c)
ROUTE         5     1.647     R15C26C.Q1 to     R15C24C.C1 cnt2_5
CTOF_DEL    ---     0.495     R15C24C.C1 to     R15C24C.F1 SLICE_222
ROUTE         1     0.967     R15C24C.F1 to     R15C24A.A1 n2609
CTOF_DEL    ---     0.495     R15C24A.A1 to     R15C24A.F1 SLICE_194
ROUTE         1     1.023     R15C24A.F1 to     R16C24B.B1 n2468
CTOF_DEL    ---     0.495     R16C24B.B1 to     R16C24B.F1 SLICE_195
ROUTE         1     1.001     R16C24B.F1 to     R16C23C.B1 n2481
CTOF_DEL    ---     0.495     R16C23C.B1 to     R16C23C.F1 SLICE_204
ROUTE         1     0.744     R16C23C.F1 to     R15C23D.C1 n2496
CTOF_DEL    ---     0.495     R15C23D.C1 to     R15C23D.F1 SLICE_197
ROUTE         1     0.436     R15C23D.F1 to     R15C23D.C0 n2551
CTOF_DEL    ---     0.495     R15C23D.C0 to     R15C23D.F0 SLICE_197
ROUTE         1     0.568     R15C23D.F0 to     R15C23A.M1 n2518
MTOOFX_DEL  ---     0.376     R15C23A.M1 to   R15C23A.OFX1 cnt2_16__I_0_122_i32/SLICE_193
ROUTE         1     1.299   R15C23A.OFX1 to     R16C24C.A0 pulse_out_N_190
CTOF_DEL    ---     0.495     R16C24C.A0 to     R16C24C.F0 SLICE_191
ROUTE         1     0.000     R16C24C.F0 to    R16C24C.DI0 pulse_out_N_189 (to clk0)
                  --------
                   11.978   (35.8% logic, 64.2% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        82     3.044       C1.PADDI to    R15C26C.CLK clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        82     3.044       C1.PADDI to     R9C28C.CLK clk_c
REG_DEL     ---     0.452     R9C28C.CLK to      R9C28C.Q0 SLICE_166
ROUTE         7     1.995      R9C28C.Q0 to    R16C24C.CLK clk0
                  --------
                    6.863   (26.6% logic, 73.4% route), 2 logic levels.


Passed: The following path meets requirements by 31.975ns (weighted slack = 63.950ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt2_286__i3  (from clk_c +)
   Destination:    FF         Data in        pulse_out_103  (to clk0 -)

   Delay:              11.972ns  (35.9% logic, 64.1% route), 9 logic levels.

 Constraint Details:

     11.972ns physical path delay SLICE_97 to SLICE_191 meets
     41.666ns delay constraint less
     -2.447ns skew and
      0.166ns DIN_SET requirement (totaling 43.947ns) by 31.975ns

 Physical Path Details:

      Data path SLICE_97 to SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C26C.CLK to     R16C26C.Q0 SLICE_97 (from clk_c)
ROUTE         4     1.861     R16C26C.Q0 to     R15C24A.A0 cnt2_3
CTOF_DEL    ---     0.495     R15C24A.A0 to     R15C24A.F0 SLICE_194
ROUTE         1     0.747     R15C24A.F0 to     R15C24A.C1 n7
CTOF_DEL    ---     0.495     R15C24A.C1 to     R15C24A.F1 SLICE_194
ROUTE         1     1.023     R15C24A.F1 to     R16C24B.B1 n2468
CTOF_DEL    ---     0.495     R16C24B.B1 to     R16C24B.F1 SLICE_195
ROUTE         1     1.001     R16C24B.F1 to     R16C23C.B1 n2481
CTOF_DEL    ---     0.495     R16C23C.B1 to     R16C23C.F1 SLICE_204
ROUTE         1     0.744     R16C23C.F1 to     R15C23D.C1 n2496
CTOF_DEL    ---     0.495     R15C23D.C1 to     R15C23D.F1 SLICE_197
ROUTE         1     0.436     R15C23D.F1 to     R15C23D.C0 n2551
CTOF_DEL    ---     0.495     R15C23D.C0 to     R15C23D.F0 SLICE_197
ROUTE         1     0.568     R15C23D.F0 to     R15C23A.M1 n2518
MTOOFX_DEL  ---     0.376     R15C23A.M1 to   R15C23A.OFX1 cnt2_16__I_0_122_i32/SLICE_193
ROUTE         1     1.299   R15C23A.OFX1 to     R16C24C.A0 pulse_out_N_190
CTOF_DEL    ---     0.495     R16C24C.A0 to     R16C24C.F0 SLICE_191
ROUTE         1     0.000     R16C24C.F0 to    R16C24C.DI0 pulse_out_N_189 (to clk0)
                  --------
                   11.972   (35.9% logic, 64.1% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_97:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        82     3.044       C1.PADDI to    R16C26C.CLK clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        82     3.044       C1.PADDI to     R9C28C.CLK clk_c
REG_DEL     ---     0.452     R9C28C.CLK to      R9C28C.Q0 SLICE_166
ROUTE         7     1.995      R9C28C.Q0 to    R16C24C.CLK clk0
                  --------
                    6.863   (26.6% logic, 73.4% route), 2 logic levels.


Passed: The following path meets requirements by 32.592ns (weighted slack = 65.184ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt1_i0_i4  (from clk_c +)
   Destination:    FF         Data in        pulse_out_103  (to clk0 -)

   Delay:              11.355ns  (37.8% logic, 62.2% route), 9 logic levels.

 Constraint Details:

     11.355ns physical path delay SLICE_167 to SLICE_191 meets
     41.666ns delay constraint less
     -2.447ns skew and
      0.166ns DIN_SET requirement (totaling 43.947ns) by 32.592ns

 Physical Path Details:

      Data path SLICE_167 to SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21A.CLK to     R14C21A.Q0 SLICE_167 (from clk_c)
ROUTE         5     1.298     R14C21A.Q0 to     R15C24B.C0 cnt1_4
CTOF_DEL    ---     0.495     R15C24B.C0 to     R15C24B.F0 SLICE_219
ROUTE         1     0.693     R15C24B.F0 to     R15C24A.B1 n2626
CTOF_DEL    ---     0.495     R15C24A.B1 to     R15C24A.F1 SLICE_194
ROUTE         1     1.023     R15C24A.F1 to     R16C24B.B1 n2468
CTOF_DEL    ---     0.495     R16C24B.B1 to     R16C24B.F1 SLICE_195
ROUTE         1     1.001     R16C24B.F1 to     R16C23C.B1 n2481
CTOF_DEL    ---     0.495     R16C23C.B1 to     R16C23C.F1 SLICE_204
ROUTE         1     0.744     R16C23C.F1 to     R15C23D.C1 n2496
CTOF_DEL    ---     0.495     R15C23D.C1 to     R15C23D.F1 SLICE_197
ROUTE         1     0.436     R15C23D.F1 to     R15C23D.C0 n2551
CTOF_DEL    ---     0.495     R15C23D.C0 to     R15C23D.F0 SLICE_197
ROUTE         1     0.568     R15C23D.F0 to     R15C23A.M1 n2518
MTOOFX_DEL  ---     0.376     R15C23A.M1 to   R15C23A.OFX1 cnt2_16__I_0_122_i32/SLICE_193
ROUTE         1     1.299   R15C23A.OFX1 to     R16C24C.A0 pulse_out_N_190
CTOF_DEL    ---     0.495     R16C24C.A0 to     R16C24C.F0 SLICE_191
ROUTE         1     0.000     R16C24C.F0 to    R16C24C.DI0 pulse_out_N_189 (to clk0)
                  --------
                   11.355   (37.8% logic, 62.2% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_167:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        82     3.044       C1.PADDI to    R14C21A.CLK clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        82     3.044       C1.PADDI to     R9C28C.CLK clk_c
REG_DEL     ---     0.452     R9C28C.CLK to      R9C28C.Q0 SLICE_166
ROUTE         7     1.995      R9C28C.Q0 to    R16C24C.CLK clk0
                  --------
                    6.863   (26.6% logic, 73.4% route), 2 logic levels.


Passed: The following path meets requirements by 32.659ns (weighted slack = 65.318ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt1_i0_i3  (from clk_c +)
   Destination:    FF         Data in        pulse_out_103  (to clk0 -)

   Delay:              11.288ns  (38.0% logic, 62.0% route), 9 logic levels.

 Constraint Details:

     11.288ns physical path delay SLICE_20 to SLICE_191 meets
     41.666ns delay constraint less
     -2.447ns skew and
      0.166ns DIN_SET requirement (totaling 43.947ns) by 32.659ns

 Physical Path Details:

      Data path SLICE_20 to SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C21B.CLK to     R13C21B.Q1 SLICE_20 (from clk_c)
ROUTE         5     1.177     R13C21B.Q1 to     R15C24A.D0 cnt1_3
CTOF_DEL    ---     0.495     R15C24A.D0 to     R15C24A.F0 SLICE_194
ROUTE         1     0.747     R15C24A.F0 to     R15C24A.C1 n7
CTOF_DEL    ---     0.495     R15C24A.C1 to     R15C24A.F1 SLICE_194
ROUTE         1     1.023     R15C24A.F1 to     R16C24B.B1 n2468
CTOF_DEL    ---     0.495     R16C24B.B1 to     R16C24B.F1 SLICE_195
ROUTE         1     1.001     R16C24B.F1 to     R16C23C.B1 n2481
CTOF_DEL    ---     0.495     R16C23C.B1 to     R16C23C.F1 SLICE_204
ROUTE         1     0.744     R16C23C.F1 to     R15C23D.C1 n2496
CTOF_DEL    ---     0.495     R15C23D.C1 to     R15C23D.F1 SLICE_197
ROUTE         1     0.436     R15C23D.F1 to     R15C23D.C0 n2551
CTOF_DEL    ---     0.495     R15C23D.C0 to     R15C23D.F0 SLICE_197
ROUTE         1     0.568     R15C23D.F0 to     R15C23A.M1 n2518
MTOOFX_DEL  ---     0.376     R15C23A.M1 to   R15C23A.OFX1 cnt2_16__I_0_122_i32/SLICE_193
ROUTE         1     1.299   R15C23A.OFX1 to     R16C24C.A0 pulse_out_N_190
CTOF_DEL    ---     0.495     R16C24C.A0 to     R16C24C.F0 SLICE_191
ROUTE         1     0.000     R16C24C.F0 to    R16C24C.DI0 pulse_out_N_189 (to clk0)
                  --------
                   11.288   (38.0% logic, 62.0% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        82     3.044       C1.PADDI to    R13C21B.CLK clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        82     3.044       C1.PADDI to     R9C28C.CLK clk_c
REG_DEL     ---     0.452     R9C28C.CLK to      R9C28C.Q0 SLICE_166
ROUTE         7     1.995      R9C28C.Q0 to    R16C24C.CLK clk0
                  --------
                    6.863   (26.6% logic, 73.4% route), 2 logic levels.


Passed: The following path meets requirements by 32.707ns (weighted slack = 65.414ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt1_i0_i6  (from clk_c +)
   Destination:    FF         Data in        pulse_out_103  (to clk0 -)

   Delay:              11.240ns  (38.2% logic, 61.8% route), 9 logic levels.

 Constraint Details:

     11.240ns physical path delay SLICE_168 to SLICE_191 meets
     41.666ns delay constraint less
     -2.447ns skew and
      0.166ns DIN_SET requirement (totaling 43.947ns) by 32.707ns

 Physical Path Details:

      Data path SLICE_168 to SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21B.CLK to     R14C21B.Q0 SLICE_168 (from clk_c)
ROUTE         6     1.561     R14C21B.Q0 to     R15C24C.B0 cnt1_6
CTOF_DEL    ---     0.495     R15C24C.B0 to     R15C24C.F0 SLICE_222
ROUTE         1     0.315     R15C24C.F0 to     R15C24A.D1 n2610
CTOF_DEL    ---     0.495     R15C24A.D1 to     R15C24A.F1 SLICE_194
ROUTE         1     1.023     R15C24A.F1 to     R16C24B.B1 n2468
CTOF_DEL    ---     0.495     R16C24B.B1 to     R16C24B.F1 SLICE_195
ROUTE         1     1.001     R16C24B.F1 to     R16C23C.B1 n2481
CTOF_DEL    ---     0.495     R16C23C.B1 to     R16C23C.F1 SLICE_204
ROUTE         1     0.744     R16C23C.F1 to     R15C23D.C1 n2496
CTOF_DEL    ---     0.495     R15C23D.C1 to     R15C23D.F1 SLICE_197
ROUTE         1     0.436     R15C23D.F1 to     R15C23D.C0 n2551
CTOF_DEL    ---     0.495     R15C23D.C0 to     R15C23D.F0 SLICE_197
ROUTE         1     0.568     R15C23D.F0 to     R15C23A.M1 n2518
MTOOFX_DEL  ---     0.376     R15C23A.M1 to   R15C23A.OFX1 cnt2_16__I_0_122_i32/SLICE_193
ROUTE         1     1.299   R15C23A.OFX1 to     R16C24C.A0 pulse_out_N_190
CTOF_DEL    ---     0.495     R16C24C.A0 to     R16C24C.F0 SLICE_191
ROUTE         1     0.000     R16C24C.F0 to    R16C24C.DI0 pulse_out_N_189 (to clk0)
                  --------
                   11.240   (38.2% logic, 61.8% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        82     3.044       C1.PADDI to    R14C21B.CLK clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        82     3.044       C1.PADDI to     R9C28C.CLK clk_c
REG_DEL     ---     0.452     R9C28C.CLK to      R9C28C.Q0 SLICE_166
ROUTE         7     1.995      R9C28C.Q0 to    R16C24C.CLK clk0
                  --------
                    6.863   (26.6% logic, 73.4% route), 2 logic levels.


Passed: The following path meets requirements by 32.848ns (weighted slack = 65.696ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt1_i0_i8  (from clk_c +)
   Destination:    FF         Data in        pulse_out_103  (to clk0 -)

   Delay:              11.099ns  (34.2% logic, 65.8% route), 8 logic levels.

 Constraint Details:

     11.099ns physical path delay SLICE_169 to SLICE_191 meets
     41.666ns delay constraint less
     -2.447ns skew and
      0.166ns DIN_SET requirement (totaling 43.947ns) by 32.848ns

 Physical Path Details:

      Data path SLICE_169 to SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22B.CLK to     R14C22B.Q0 SLICE_169 (from clk_c)
ROUTE         5     2.808     R14C22B.Q0 to     R16C24B.C0 cnt1_8
CTOF_DEL    ---     0.495     R16C24B.C0 to     R16C24B.F0 SLICE_195
ROUTE         2     0.445     R16C24B.F0 to     R16C24B.C1 n2624
CTOF_DEL    ---     0.495     R16C24B.C1 to     R16C24B.F1 SLICE_195
ROUTE         1     1.001     R16C24B.F1 to     R16C23C.B1 n2481
CTOF_DEL    ---     0.495     R16C23C.B1 to     R16C23C.F1 SLICE_204
ROUTE         1     0.744     R16C23C.F1 to     R15C23D.C1 n2496
CTOF_DEL    ---     0.495     R15C23D.C1 to     R15C23D.F1 SLICE_197
ROUTE         1     0.436     R15C23D.F1 to     R15C23D.C0 n2551
CTOF_DEL    ---     0.495     R15C23D.C0 to     R15C23D.F0 SLICE_197
ROUTE         1     0.568     R15C23D.F0 to     R15C23A.M1 n2518
MTOOFX_DEL  ---     0.376     R15C23A.M1 to   R15C23A.OFX1 cnt2_16__I_0_122_i32/SLICE_193
ROUTE         1     1.299   R15C23A.OFX1 to     R16C24C.A0 pulse_out_N_190
CTOF_DEL    ---     0.495     R16C24C.A0 to     R16C24C.F0 SLICE_191
ROUTE         1     0.000     R16C24C.F0 to    R16C24C.DI0 pulse_out_N_189 (to clk0)
                  --------
                   11.099   (34.2% logic, 65.8% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        82     3.044       C1.PADDI to    R14C22B.CLK clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        82     3.044       C1.PADDI to     R9C28C.CLK clk_c
REG_DEL     ---     0.452     R9C28C.CLK to      R9C28C.Q0 SLICE_166
ROUTE         7     1.995      R9C28C.Q0 to    R16C24C.CLK clk0
                  --------
                    6.863   (26.6% logic, 73.4% route), 2 logic levels.


Passed: The following path meets requirements by 32.849ns (weighted slack = 65.698ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt2_286__i6  (from clk_c +)
   Destination:    FF         Data in        pulse_out_103  (to clk0 -)

   Delay:              11.098ns  (38.7% logic, 61.3% route), 9 logic levels.

 Constraint Details:

     11.098ns physical path delay SLICE_175 to SLICE_191 meets
     41.666ns delay constraint less
     -2.447ns skew and
      0.166ns DIN_SET requirement (totaling 43.947ns) by 32.849ns

 Physical Path Details:

      Data path SLICE_175 to SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C26D.CLK to     R17C26D.Q0 SLICE_175 (from clk_c)
ROUTE         5     1.419     R17C26D.Q0 to     R15C24C.D0 cnt2_6
CTOF_DEL    ---     0.495     R15C24C.D0 to     R15C24C.F0 SLICE_222
ROUTE         1     0.315     R15C24C.F0 to     R15C24A.D1 n2610
CTOF_DEL    ---     0.495     R15C24A.D1 to     R15C24A.F1 SLICE_194
ROUTE         1     1.023     R15C24A.F1 to     R16C24B.B1 n2468
CTOF_DEL    ---     0.495     R16C24B.B1 to     R16C24B.F1 SLICE_195
ROUTE         1     1.001     R16C24B.F1 to     R16C23C.B1 n2481
CTOF_DEL    ---     0.495     R16C23C.B1 to     R16C23C.F1 SLICE_204
ROUTE         1     0.744     R16C23C.F1 to     R15C23D.C1 n2496
CTOF_DEL    ---     0.495     R15C23D.C1 to     R15C23D.F1 SLICE_197
ROUTE         1     0.436     R15C23D.F1 to     R15C23D.C0 n2551
CTOF_DEL    ---     0.495     R15C23D.C0 to     R15C23D.F0 SLICE_197
ROUTE         1     0.568     R15C23D.F0 to     R15C23A.M1 n2518
MTOOFX_DEL  ---     0.376     R15C23A.M1 to   R15C23A.OFX1 cnt2_16__I_0_122_i32/SLICE_193
ROUTE         1     1.299   R15C23A.OFX1 to     R16C24C.A0 pulse_out_N_190
CTOF_DEL    ---     0.495     R16C24C.A0 to     R16C24C.F0 SLICE_191
ROUTE         1     0.000     R16C24C.F0 to    R16C24C.DI0 pulse_out_N_189 (to clk0)
                  --------
                   11.098   (38.7% logic, 61.3% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        82     3.044       C1.PADDI to    R17C26D.CLK clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        82     3.044       C1.PADDI to     R9C28C.CLK clk_c
REG_DEL     ---     0.452     R9C28C.CLK to      R9C28C.Q0 SLICE_166
ROUTE         7     1.995      R9C28C.Q0 to    R16C24C.CLK clk0
                  --------
                    6.863   (26.6% logic, 73.4% route), 2 logic levels.


Passed: The following path meets requirements by 32.878ns (weighted slack = 65.756ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt2_286__i4  (from clk_c +)
   Destination:    FF         Data in        pulse_out_103  (to clk0 -)

   Delay:              11.069ns  (38.8% logic, 61.2% route), 9 logic levels.

 Constraint Details:

     11.069ns physical path delay SLICE_174 to SLICE_191 meets
     41.666ns delay constraint less
     -2.447ns skew and
      0.166ns DIN_SET requirement (totaling 43.947ns) by 32.878ns

 Physical Path Details:

      Data path SLICE_174 to SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C26C.CLK to     R15C26C.Q0 SLICE_174 (from clk_c)
ROUTE         5     1.012     R15C26C.Q0 to     R15C24B.A0 cnt2_4
CTOF_DEL    ---     0.495     R15C24B.A0 to     R15C24B.F0 SLICE_219
ROUTE         1     0.693     R15C24B.F0 to     R15C24A.B1 n2626
CTOF_DEL    ---     0.495     R15C24A.B1 to     R15C24A.F1 SLICE_194
ROUTE         1     1.023     R15C24A.F1 to     R16C24B.B1 n2468
CTOF_DEL    ---     0.495     R16C24B.B1 to     R16C24B.F1 SLICE_195
ROUTE         1     1.001     R16C24B.F1 to     R16C23C.B1 n2481
CTOF_DEL    ---     0.495     R16C23C.B1 to     R16C23C.F1 SLICE_204
ROUTE         1     0.744     R16C23C.F1 to     R15C23D.C1 n2496
CTOF_DEL    ---     0.495     R15C23D.C1 to     R15C23D.F1 SLICE_197
ROUTE         1     0.436     R15C23D.F1 to     R15C23D.C0 n2551
CTOF_DEL    ---     0.495     R15C23D.C0 to     R15C23D.F0 SLICE_197
ROUTE         1     0.568     R15C23D.F0 to     R15C23A.M1 n2518
MTOOFX_DEL  ---     0.376     R15C23A.M1 to   R15C23A.OFX1 cnt2_16__I_0_122_i32/SLICE_193
ROUTE         1     1.299   R15C23A.OFX1 to     R16C24C.A0 pulse_out_N_190
CTOF_DEL    ---     0.495     R16C24C.A0 to     R16C24C.F0 SLICE_191
ROUTE         1     0.000     R16C24C.F0 to    R16C24C.DI0 pulse_out_N_189 (to clk0)
                  --------
                   11.069   (38.8% logic, 61.2% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        82     3.044       C1.PADDI to    R15C26C.CLK clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        82     3.044       C1.PADDI to     R9C28C.CLK clk_c
REG_DEL     ---     0.452     R9C28C.CLK to      R9C28C.Q0 SLICE_166
ROUTE         7     1.995      R9C28C.Q0 to    R16C24C.CLK clk0
                  --------
                    6.863   (26.6% logic, 73.4% route), 2 logic levels.


Passed: The following path meets requirements by 33.230ns (weighted slack = 66.460ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt1_i0_i7  (from clk_c +)
   Destination:    FF         Data in        pulse_out_103  (to clk0 -)

   Delay:              10.717ns  (35.4% logic, 64.6% route), 8 logic levels.

 Constraint Details:

     10.717ns physical path delay SLICE_168 to SLICE_191 meets
     41.666ns delay constraint less
     -2.447ns skew and
      0.166ns DIN_SET requirement (totaling 43.947ns) by 33.230ns

 Physical Path Details:

      Data path SLICE_168 to SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21B.CLK to     R14C21B.Q1 SLICE_168 (from clk_c)
ROUTE         6     1.904     R14C21B.Q1 to     R16C24D.B0 cnt1_7
CTOF_DEL    ---     0.495     R16C24D.B0 to     R16C24D.F0 SLICE_221
ROUTE         1     0.967     R16C24D.F0 to     R16C24B.A1 n2623
CTOF_DEL    ---     0.495     R16C24B.A1 to     R16C24B.F1 SLICE_195
ROUTE         1     1.001     R16C24B.F1 to     R16C23C.B1 n2481
CTOF_DEL    ---     0.495     R16C23C.B1 to     R16C23C.F1 SLICE_204
ROUTE         1     0.744     R16C23C.F1 to     R15C23D.C1 n2496
CTOF_DEL    ---     0.495     R15C23D.C1 to     R15C23D.F1 SLICE_197
ROUTE         1     0.436     R15C23D.F1 to     R15C23D.C0 n2551
CTOF_DEL    ---     0.495     R15C23D.C0 to     R15C23D.F0 SLICE_197
ROUTE         1     0.568     R15C23D.F0 to     R15C23A.M1 n2518
MTOOFX_DEL  ---     0.376     R15C23A.M1 to   R15C23A.OFX1 cnt2_16__I_0_122_i32/SLICE_193
ROUTE         1     1.299   R15C23A.OFX1 to     R16C24C.A0 pulse_out_N_190
CTOF_DEL    ---     0.495     R16C24C.A0 to     R16C24C.F0 SLICE_191
ROUTE         1     0.000     R16C24C.F0 to    R16C24C.DI0 pulse_out_N_189 (to clk0)
                  --------
                   10.717   (35.4% logic, 64.6% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        82     3.044       C1.PADDI to    R14C21B.CLK clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        82     3.044       C1.PADDI to     R9C28C.CLK clk_c
REG_DEL     ---     0.452     R9C28C.CLK to      R9C28C.Q0 SLICE_166
ROUTE         7     1.995      R9C28C.Q0 to    R16C24C.CLK clk0
                  --------
                    6.863   (26.6% logic, 73.4% route), 2 logic levels.

Report:   50.418MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY 12.000000 MHz ;               |   12.000 MHz|   50.418 MHz|   9  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 6 clocks:

Clock Domain: key_menu1   Source: SLICE_186.F1   Loads: 2
   Covered under: FREQUENCY 12.000000 MHz ;

Clock Domain: clk_c   Source: clk.PAD   Loads: 82
   Covered under: FREQUENCY 12.000000 MHz ;

   Data transfers from:
   Clock Domain: key_menu1   Source: SLICE_186.F1
      Covered under: FREQUENCY 12.000000 MHz ;   Transfers: 1

   Clock Domain: clk0   Source: SLICE_166.Q0
      Covered under: FREQUENCY 12.000000 MHz ;   Transfers: 1

   Clock Domain: P3/keysamplerpulse   Source: P3/SLICE_33.F0
      Covered under: FREQUENCY 12.000000 MHz ;   Transfers: 3

   Clock Domain: P2/keysamplerpulse   Source: P2/SLICE_131.F0
      Covered under: FREQUENCY 12.000000 MHz ;   Transfers: 3

Clock Domain: clk0   Source: SLICE_166.Q0   Loads: 7
   Covered under: FREQUENCY 12.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY 12.000000 MHz ;   Transfers: 51

Clock Domain: P3/keysamplerpulse   Source: P3/SLICE_33.F0   Loads: 19
   Covered under: FREQUENCY 12.000000 MHz ;

Clock Domain: P2/keysamplerpulse   Source: P2/SLICE_131.F0   Loads: 19
   Covered under: FREQUENCY 12.000000 MHz ;

Clock Domain: P1/keysamplerpulse   Source: P1/SLICE_102.F0   Loads: 19
   Covered under: FREQUENCY 12.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 53064 paths, 6 nets, and 1238 connections (98.57% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Thu Nov 19 18:30:32 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o led_shining_impl1.twr -gui -msgset C:/Users/10352/vhdl-labs/lab2_led_shining/promote.xml led_shining_impl1.ncd led_shining_impl1.prf 
Design file:     led_shining_impl1.ncd
Preference file: led_shining_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY 12.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.070ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt2_286__i6  (from clk_c +)
   Destination:    FF         Data in        direction_102  (to clk0 +)

   Delay:               0.859ns  (39.0% logic, 61.0% route), 3 logic levels.

 Constraint Details:

      0.859ns physical path delay SLICE_175 to SLICE_183 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.802ns skew requirement (totaling 0.789ns) by 0.070ns

 Physical Path Details:

      Data path SLICE_175 to SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C26D.CLK to     R17C26D.Q0 SLICE_175 (from clk_c)
ROUTE         5     0.227     R17C26D.Q0 to     R16C25D.D0 cnt2_6
CTOF_DEL    ---     0.101     R16C25D.D0 to     R16C25D.F0 SLICE_205
ROUTE         2     0.297     R16C25D.F0 to     R16C28C.A0 n2454
CTOF_DEL    ---     0.101     R16C28C.A0 to     R16C28C.F0 SLICE_183
ROUTE         1     0.000     R16C28C.F0 to    R16C28C.DI0 direction_N_196 (to clk0)
                  --------
                    0.859   (39.0% logic, 61.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        82     1.116       C1.PADDI to    R17C26D.CLK clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path clk to SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        82     1.116       C1.PADDI to     R9C28C.CLK clk_c
REG_DEL     ---     0.154     R9C28C.CLK to      R9C28C.Q0 SLICE_166
ROUTE         7     0.648      R9C28C.Q0 to    R16C28C.CLK clk0
                  --------
                    2.400   (26.5% logic, 73.5% route), 2 logic levels.


Passed: The following path meets requirements by 0.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt2_286__i4  (from clk_c +)
   Destination:    FF         Data in        direction_102  (to clk0 +)

   Delay:               0.970ns  (34.5% logic, 65.5% route), 3 logic levels.

 Constraint Details:

      0.970ns physical path delay SLICE_174 to SLICE_183 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.802ns skew requirement (totaling 0.789ns) by 0.181ns

 Physical Path Details:

      Data path SLICE_174 to SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C26C.CLK to     R15C26C.Q0 SLICE_174 (from clk_c)
ROUTE         5     0.338     R15C26C.Q0 to     R16C25D.B0 cnt2_4
CTOF_DEL    ---     0.101     R16C25D.B0 to     R16C25D.F0 SLICE_205
ROUTE         2     0.297     R16C25D.F0 to     R16C28C.A0 n2454
CTOF_DEL    ---     0.101     R16C28C.A0 to     R16C28C.F0 SLICE_183
ROUTE         1     0.000     R16C28C.F0 to    R16C28C.DI0 direction_N_196 (to clk0)
                  --------
                    0.970   (34.5% logic, 65.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        82     1.116       C1.PADDI to    R15C26C.CLK clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path clk to SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        82     1.116       C1.PADDI to     R9C28C.CLK clk_c
REG_DEL     ---     0.154     R9C28C.CLK to      R9C28C.Q0 SLICE_166
ROUTE         7     0.648      R9C28C.Q0 to    R16C28C.CLK clk0
                  --------
                    2.400   (26.5% logic, 73.5% route), 2 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              P3/keystore_i0  (from P3/keysamplerpulse +)
   Destination:    FF         Data in        P3/keystore_i1  (to P3/keysamplerpulse +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay P3/SLICE_164 to P3/SLICE_164 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path P3/SLICE_164 to P3/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C19C.CLK to     R16C19C.Q0 P3/SLICE_164 (from P3/keysamplerpulse)
ROUTE         3     0.154     R16C19C.Q0 to     R16C19C.M1 P3/keystore_0 (to P3/keysamplerpulse)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path P3/SLICE_33 to P3/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.897     R13C17A.F0 to    R16C19C.CLK P3/keysamplerpulse
                  --------
                    0.897   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path P3/SLICE_33 to P3/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.897     R13C17A.F0 to    R16C19C.CLK P3/keysamplerpulse
                  --------
                    0.897   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              P2/keystore_i0  (from P2/keysamplerpulse +)
   Destination:    FF         Data in        P2/keystore_i1  (to P2/keysamplerpulse +)

   Delay:               0.288ns  (46.2% logic, 53.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay P2/SLICE_162 to P2/SLICE_162 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.307ns

 Physical Path Details:

      Data path P2/SLICE_162 to P2/SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C18A.CLK to     R16C18A.Q0 P2/SLICE_162 (from P2/keysamplerpulse)
ROUTE         3     0.155     R16C18A.Q0 to     R16C18A.M1 P2/keystore_0 (to P2/keysamplerpulse)
                  --------
                    0.288   (46.2% logic, 53.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path P2/SLICE_131 to P2/SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.868     R20C15A.F0 to    R16C18A.CLK P2/keysamplerpulse
                  --------
                    0.868   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path P2/SLICE_131 to P2/SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.868     R20C15A.F0 to    R16C18A.CLK P2/keysamplerpulse
                  --------
                    0.868   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.309ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              P1/keystore_i0  (from P1/keysamplerpulse +)
   Destination:    FF         Data in        P1/keystore_i1  (to P1/keysamplerpulse +)

   Delay:               0.290ns  (45.9% logic, 54.1% route), 1 logic levels.

 Constraint Details:

      0.290ns physical path delay P1/SLICE_160 to P1/SLICE_160 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.309ns

 Physical Path Details:

      Data path P1/SLICE_160 to P1/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C18A.CLK to     R17C18A.Q0 P1/SLICE_160 (from P1/keysamplerpulse)
ROUTE         2     0.157     R17C18A.Q0 to     R17C18A.M1 P1/keystore_0 (to P1/keysamplerpulse)
                  --------
                    0.290   (45.9% logic, 54.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path P1/SLICE_102 to P1/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.954     R12C15A.F0 to    R17C18A.CLK P1/keysamplerpulse
                  --------
                    0.954   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path P1/SLICE_102 to P1/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.954     R12C15A.F0 to    R17C18A.CLK P1/keysamplerpulse
                  --------
                    0.954   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.312ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt2_286__i10  (from clk_c +)
   Destination:    FF         Data in        direction_102  (to clk0 +)

   Delay:               1.101ns  (30.4% logic, 69.6% route), 3 logic levels.

 Constraint Details:

      1.101ns physical path delay SLICE_177 to SLICE_183 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.802ns skew requirement (totaling 0.789ns) by 0.312ns

 Physical Path Details:

      Data path SLICE_177 to SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C27A.CLK to     R17C27A.Q0 SLICE_177 (from clk_c)
ROUTE         5     0.298     R17C27A.Q0 to     R16C28C.A1 cnt2_10
CTOF_DEL    ---     0.101     R16C28C.A1 to     R16C28C.F1 SLICE_183
ROUTE         2     0.468     R16C28C.F1 to     R16C28C.B0 n1888
CTOF_DEL    ---     0.101     R16C28C.B0 to     R16C28C.F0 SLICE_183
ROUTE         1     0.000     R16C28C.F0 to    R16C28C.DI0 direction_N_196 (to clk0)
                  --------
                    1.101   (30.4% logic, 69.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_177:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        82     1.116       C1.PADDI to    R17C27A.CLK clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path clk to SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        82     1.116       C1.PADDI to     R9C28C.CLK clk_c
REG_DEL     ---     0.154     R9C28C.CLK to      R9C28C.Q0 SLICE_166
ROUTE         7     0.648      R9C28C.Q0 to    R16C28C.CLK clk0
                  --------
                    2.400   (26.5% logic, 73.5% route), 2 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt2_286__i14  (from clk_c +)
   Destination:    FF         Data in        direction_102  (to clk0 +)

   Delay:               1.117ns  (39.0% logic, 61.0% route), 4 logic levels.

 Constraint Details:

      1.117ns physical path delay SLICE_179 to SLICE_183 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.802ns skew requirement (totaling 0.789ns) by 0.328ns

 Physical Path Details:

      Data path SLICE_179 to SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C27B.CLK to     R17C27B.Q0 SLICE_179 (from clk_c)
ROUTE         5     0.248     R17C27B.Q0 to     R16C25A.D0 cnt2_14
CTOF_DEL    ---     0.101     R16C25A.D0 to     R16C25A.F0 SLICE_206
ROUTE         1     0.136     R16C25A.F0 to     R16C25D.C0 n2439
CTOF_DEL    ---     0.101     R16C25D.C0 to     R16C25D.F0 SLICE_205
ROUTE         2     0.297     R16C25D.F0 to     R16C28C.A0 n2454
CTOF_DEL    ---     0.101     R16C28C.A0 to     R16C28C.F0 SLICE_183
ROUTE         1     0.000     R16C28C.F0 to    R16C28C.DI0 direction_N_196 (to clk0)
                  --------
                    1.117   (39.0% logic, 61.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_179:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        82     1.116       C1.PADDI to    R17C27B.CLK clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path clk to SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        82     1.116       C1.PADDI to     R9C28C.CLK clk_c
REG_DEL     ---     0.154     R9C28C.CLK to      R9C28C.Q0 SLICE_166
ROUTE         7     0.648      R9C28C.Q0 to    R16C28C.CLK clk0
                  --------
                    2.400   (26.5% logic, 73.5% route), 2 logic levels.


Passed: The following path meets requirements by 0.338ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt2_286__i0  (from clk_c +)
   Destination:    FF         Data in        direction_102  (to clk0 +)

   Delay:               1.127ns  (29.7% logic, 70.3% route), 3 logic levels.

 Constraint Details:

      1.127ns physical path delay SLICE_129 to SLICE_183 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.802ns skew requirement (totaling 0.789ns) by 0.338ns

 Physical Path Details:

      Data path SLICE_129 to SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C26A.CLK to     R16C26A.Q1 SLICE_129 (from clk_c)
ROUTE         3     0.355     R16C26A.Q1 to     R15C28C.D0 cnt2_0
CTOF_DEL    ---     0.101     R15C28C.D0 to     R15C28C.F0 SLICE_207
ROUTE         3     0.437     R15C28C.F0 to     R16C28C.D0 n2434
CTOF_DEL    ---     0.101     R16C28C.D0 to     R16C28C.F0 SLICE_183
ROUTE         1     0.000     R16C28C.F0 to    R16C28C.DI0 direction_N_196 (to clk0)
                  --------
                    1.127   (29.7% logic, 70.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_129:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        82     1.116       C1.PADDI to    R16C26A.CLK clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path clk to SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        82     1.116       C1.PADDI to     R9C28C.CLK clk_c
REG_DEL     ---     0.154     R9C28C.CLK to      R9C28C.Q0 SLICE_166
ROUTE         7     0.648      R9C28C.Q0 to    R16C28C.CLK clk0
                  --------
                    2.400   (26.5% logic, 73.5% route), 2 logic levels.


Passed: The following path meets requirements by 0.349ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt2_286__i2  (from clk_c +)
   Destination:    FF         Data in        direction_102  (to clk0 +)

   Delay:               1.138ns  (29.4% logic, 70.6% route), 3 logic levels.

 Constraint Details:

      1.138ns physical path delay SLICE_98 to SLICE_183 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.802ns skew requirement (totaling 0.789ns) by 0.349ns

 Physical Path Details:

      Data path SLICE_98 to SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C26B.CLK to     R16C26B.Q1 SLICE_98 (from clk_c)
ROUTE         4     0.335     R16C26B.Q1 to     R16C28C.C1 cnt2_2
CTOF_DEL    ---     0.101     R16C28C.C1 to     R16C28C.F1 SLICE_183
ROUTE         2     0.468     R16C28C.F1 to     R16C28C.B0 n1888
CTOF_DEL    ---     0.101     R16C28C.B0 to     R16C28C.F0 SLICE_183
ROUTE         1     0.000     R16C28C.F0 to    R16C28C.DI0 direction_N_196 (to clk0)
                  --------
                    1.138   (29.4% logic, 70.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        82     1.116       C1.PADDI to    R16C26B.CLK clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path clk to SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        82     1.116       C1.PADDI to     R9C28C.CLK clk_c
REG_DEL     ---     0.154     R9C28C.CLK to      R9C28C.Q0 SLICE_166
ROUTE         7     0.648      R9C28C.Q0 to    R16C28C.CLK clk0
                  --------
                    2.400   (26.5% logic, 73.5% route), 2 logic levels.


Passed: The following path meets requirements by 0.357ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              menu_state_105  (from key_menu1 +)
   Destination:    FF         Data in        a_to_g_i2  (to key_menu1 +)

   Delay:               0.489ns  (27.2% logic, 72.8% route), 1 logic levels.

 Constraint Details:

      0.489ns physical path delay SLICE_189 to SLICE_190 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.151ns skew requirement (totaling 0.132ns) by 0.357ns

 Physical Path Details:

      Data path SLICE_189 to SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C18D.CLK to     R15C18D.Q0 SLICE_189 (from key_menu1)
ROUTE         8     0.356     R15C18D.Q0 to     R15C21A.M0 menu_state_c_6 (to key_menu1)
                  --------
                    0.489   (27.2% logic, 72.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_186 to SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.304     R17C18C.F1 to    R15C18D.CLK key_menu1
                  --------
                    0.304   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_186 to SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.455     R17C18C.F1 to    R15C21A.CLK key_menu1
                  --------
                    0.455   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY 12.000000 MHz ;               |            -|            -|   3  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 6 clocks:

Clock Domain: key_menu1   Source: SLICE_186.F1   Loads: 2
   Covered under: FREQUENCY 12.000000 MHz ;

Clock Domain: clk_c   Source: clk.PAD   Loads: 82
   Covered under: FREQUENCY 12.000000 MHz ;

   Data transfers from:
   Clock Domain: key_menu1   Source: SLICE_186.F1
      Covered under: FREQUENCY 12.000000 MHz ;   Transfers: 1

   Clock Domain: clk0   Source: SLICE_166.Q0
      Covered under: FREQUENCY 12.000000 MHz ;   Transfers: 1

   Clock Domain: P3/keysamplerpulse   Source: P3/SLICE_33.F0
      Covered under: FREQUENCY 12.000000 MHz ;   Transfers: 3

   Clock Domain: P2/keysamplerpulse   Source: P2/SLICE_131.F0
      Covered under: FREQUENCY 12.000000 MHz ;   Transfers: 3

Clock Domain: clk0   Source: SLICE_166.Q0   Loads: 7
   Covered under: FREQUENCY 12.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY 12.000000 MHz ;   Transfers: 51

Clock Domain: P3/keysamplerpulse   Source: P3/SLICE_33.F0   Loads: 19
   Covered under: FREQUENCY 12.000000 MHz ;

Clock Domain: P2/keysamplerpulse   Source: P2/SLICE_131.F0   Loads: 19
   Covered under: FREQUENCY 12.000000 MHz ;

Clock Domain: P1/keysamplerpulse   Source: P1/SLICE_102.F0   Loads: 19
   Covered under: FREQUENCY 12.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 53064 paths, 6 nets, and 1237 connections (98.49% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
