// Seed: 4217382719
module module_0 #(
    parameter id_2 = 32'd13
) (
    id_1,
    _id_2,
    id_3
);
  inout wire id_3;
  input wire _id_2;
  inout wire id_1;
  always @(posedge id_2) $signed(41);
  ;
  logic [id_2 : id_2] id_4;
endmodule
module module_1 #(
    parameter id_0  = 32'd88,
    parameter id_13 = 32'd17
) (
    input tri _id_0
    , id_11,
    input wor id_1
    , id_12,
    input wor id_2,
    input tri1 id_3,
    output supply1 id_4,
    output wand id_5,
    input wand id_6,
    input uwire id_7,
    output uwire id_8,
    output tri0 id_9
);
  parameter id_13 = 1;
  wand [id_13 : id_0] id_14, id_15;
  module_0 modCall_1 (
      id_14,
      id_13,
      id_14
  );
  assign id_15 = {id_7, 1 == -1, -1'b0};
  assign id_11[id_0] = -1;
endmodule
