

================================================================
== Vitis HLS Report for 'matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2'
================================================================
* Date:           Fri Mar 21 12:05:05 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.709 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       92|       92|  0.920 us|  0.920 us|   81|   81|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_81_1_VITIS_LOOP_82_2  |       90|       90|        12|          1|          1|    80|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     74|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     97|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     72|    -|
|Register         |        -|    -|     845|    320|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     845|    563|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_17_3_64_1_1_U3414  |sparsemux_17_3_64_1_1  |        0|   0|  0|  43|    0|
    |sparsemux_21_4_64_1_1_U3413  |sparsemux_21_4_64_1_1  |        0|   0|  0|  54|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                        |                       |        0|   0|  0|  97|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln81_fu_370_p2       |         +|   0|  0|  14|           7|           1|
    |i_fu_382_p2              |         +|   0|  0|  12|           4|           1|
    |j_fu_419_p2              |         +|   0|  0|  12|           4|           1|
    |icmp_ln81_fu_364_p2      |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln82_fu_388_p2      |      icmp|   0|  0|  12|           4|           5|
    |select_ln81_4_fu_402_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln81_fu_394_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  74|          29|          22|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_03_load            |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_j_4_load             |   9|          2|    4|          8|
    |i_03_fu_112                           |   9|          2|    4|          8|
    |indvar_flatten_fu_116                 |   9|          2|    7|         14|
    |j_4_fu_108                            |   9|          2|    4|          8|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |agg_result_0_addr_reg_629          |   4|   0|    4|          0|
    |agg_result_1_addr_reg_635          |   4|   0|    4|          0|
    |agg_result_2_addr_reg_641          |   4|   0|    4|          0|
    |agg_result_3_addr_reg_647          |   4|   0|    4|          0|
    |agg_result_4_addr_reg_653          |   4|   0|    4|          0|
    |agg_result_5_addr_reg_659          |   4|   0|    4|          0|
    |agg_result_6_addr_reg_665          |   4|   0|    4|          0|
    |agg_result_7_addr_reg_671          |   4|   0|    4|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_03_fu_112                        |   4|   0|    4|          0|
    |indvar_flatten_fu_116              |   7|   0|    7|          0|
    |j_4_fu_108                         |   4|   0|    4|          0|
    |mul_reg_677                        |  64|   0|   64|          0|
    |select_ln81_4_reg_603              |   4|   0|    4|          0|
    |tmp_9_reg_682                      |  64|   0|   64|          0|
    |trunc_ln82_reg_609                 |   3|   0|    3|          0|
    |agg_result_0_addr_reg_629          |  64|  32|    4|          0|
    |agg_result_1_addr_reg_635          |  64|  32|    4|          0|
    |agg_result_2_addr_reg_641          |  64|  32|    4|          0|
    |agg_result_3_addr_reg_647          |  64|  32|    4|          0|
    |agg_result_4_addr_reg_653          |  64|  32|    4|          0|
    |agg_result_5_addr_reg_659          |  64|  32|    4|          0|
    |agg_result_6_addr_reg_665          |  64|  32|    4|          0|
    |agg_result_7_addr_reg_671          |  64|  32|    4|          0|
    |select_ln81_4_reg_603              |  64|  32|    4|          0|
    |trunc_ln82_reg_609                 |  64|  32|    3|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 845| 320|  244|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                          Source Object                          |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2|  return value|
|grp_fu_1024_p_din0     |  out|   64|  ap_ctrl_hs|  matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2|  return value|
|grp_fu_1024_p_din1     |  out|   64|  ap_ctrl_hs|  matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2|  return value|
|grp_fu_1024_p_opcode   |  out|    1|  ap_ctrl_hs|  matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2|  return value|
|grp_fu_1024_p_dout0    |   in|   64|  ap_ctrl_hs|  matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2|  return value|
|grp_fu_1024_p_ce       |  out|    1|  ap_ctrl_hs|  matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2|  return value|
|grp_fu_1028_p_din0     |  out|   64|  ap_ctrl_hs|  matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2|  return value|
|grp_fu_1028_p_din1     |  out|   64|  ap_ctrl_hs|  matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2|  return value|
|grp_fu_1028_p_dout0    |   in|   64|  ap_ctrl_hs|  matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2|  return value|
|grp_fu_1028_p_ce       |  out|    1|  ap_ctrl_hs|  matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2|  return value|
|A_0_read               |   in|   64|     ap_none|                                                         A_0_read|        scalar|
|A_0_read_38            |   in|   64|     ap_none|                                                      A_0_read_38|        scalar|
|A_0_read_39            |   in|   64|     ap_none|                                                      A_0_read_39|        scalar|
|A_0_read_40            |   in|   64|     ap_none|                                                      A_0_read_40|        scalar|
|A_0_read_41            |   in|   64|     ap_none|                                                      A_0_read_41|        scalar|
|A_0_read_42            |   in|   64|     ap_none|                                                      A_0_read_42|        scalar|
|A_0_read_43            |   in|   64|     ap_none|                                                      A_0_read_43|        scalar|
|A_0_read_44            |   in|   64|     ap_none|                                                      A_0_read_44|        scalar|
|A_0_read_45            |   in|   64|     ap_none|                                                      A_0_read_45|        scalar|
|A_0_read_46            |   in|   64|     ap_none|                                                      A_0_read_46|        scalar|
|agg_result_0_address0  |  out|    4|   ap_memory|                                                     agg_result_0|         array|
|agg_result_0_ce0       |  out|    1|   ap_memory|                                                     agg_result_0|         array|
|agg_result_0_we0       |  out|    1|   ap_memory|                                                     agg_result_0|         array|
|agg_result_0_d0        |  out|   64|   ap_memory|                                                     agg_result_0|         array|
|agg_result_0_address1  |  out|    4|   ap_memory|                                                     agg_result_0|         array|
|agg_result_0_ce1       |  out|    1|   ap_memory|                                                     agg_result_0|         array|
|agg_result_0_q1        |   in|   64|   ap_memory|                                                     agg_result_0|         array|
|agg_result_1_address0  |  out|    4|   ap_memory|                                                     agg_result_1|         array|
|agg_result_1_ce0       |  out|    1|   ap_memory|                                                     agg_result_1|         array|
|agg_result_1_we0       |  out|    1|   ap_memory|                                                     agg_result_1|         array|
|agg_result_1_d0        |  out|   64|   ap_memory|                                                     agg_result_1|         array|
|agg_result_1_address1  |  out|    4|   ap_memory|                                                     agg_result_1|         array|
|agg_result_1_ce1       |  out|    1|   ap_memory|                                                     agg_result_1|         array|
|agg_result_1_q1        |   in|   64|   ap_memory|                                                     agg_result_1|         array|
|agg_result_2_address0  |  out|    4|   ap_memory|                                                     agg_result_2|         array|
|agg_result_2_ce0       |  out|    1|   ap_memory|                                                     agg_result_2|         array|
|agg_result_2_we0       |  out|    1|   ap_memory|                                                     agg_result_2|         array|
|agg_result_2_d0        |  out|   64|   ap_memory|                                                     agg_result_2|         array|
|agg_result_2_address1  |  out|    4|   ap_memory|                                                     agg_result_2|         array|
|agg_result_2_ce1       |  out|    1|   ap_memory|                                                     agg_result_2|         array|
|agg_result_2_q1        |   in|   64|   ap_memory|                                                     agg_result_2|         array|
|agg_result_3_address0  |  out|    4|   ap_memory|                                                     agg_result_3|         array|
|agg_result_3_ce0       |  out|    1|   ap_memory|                                                     agg_result_3|         array|
|agg_result_3_we0       |  out|    1|   ap_memory|                                                     agg_result_3|         array|
|agg_result_3_d0        |  out|   64|   ap_memory|                                                     agg_result_3|         array|
|agg_result_3_address1  |  out|    4|   ap_memory|                                                     agg_result_3|         array|
|agg_result_3_ce1       |  out|    1|   ap_memory|                                                     agg_result_3|         array|
|agg_result_3_q1        |   in|   64|   ap_memory|                                                     agg_result_3|         array|
|agg_result_4_address0  |  out|    4|   ap_memory|                                                     agg_result_4|         array|
|agg_result_4_ce0       |  out|    1|   ap_memory|                                                     agg_result_4|         array|
|agg_result_4_we0       |  out|    1|   ap_memory|                                                     agg_result_4|         array|
|agg_result_4_d0        |  out|   64|   ap_memory|                                                     agg_result_4|         array|
|agg_result_4_address1  |  out|    4|   ap_memory|                                                     agg_result_4|         array|
|agg_result_4_ce1       |  out|    1|   ap_memory|                                                     agg_result_4|         array|
|agg_result_4_q1        |   in|   64|   ap_memory|                                                     agg_result_4|         array|
|agg_result_5_address0  |  out|    4|   ap_memory|                                                     agg_result_5|         array|
|agg_result_5_ce0       |  out|    1|   ap_memory|                                                     agg_result_5|         array|
|agg_result_5_we0       |  out|    1|   ap_memory|                                                     agg_result_5|         array|
|agg_result_5_d0        |  out|   64|   ap_memory|                                                     agg_result_5|         array|
|agg_result_5_address1  |  out|    4|   ap_memory|                                                     agg_result_5|         array|
|agg_result_5_ce1       |  out|    1|   ap_memory|                                                     agg_result_5|         array|
|agg_result_5_q1        |   in|   64|   ap_memory|                                                     agg_result_5|         array|
|agg_result_6_address0  |  out|    4|   ap_memory|                                                     agg_result_6|         array|
|agg_result_6_ce0       |  out|    1|   ap_memory|                                                     agg_result_6|         array|
|agg_result_6_we0       |  out|    1|   ap_memory|                                                     agg_result_6|         array|
|agg_result_6_d0        |  out|   64|   ap_memory|                                                     agg_result_6|         array|
|agg_result_6_address1  |  out|    4|   ap_memory|                                                     agg_result_6|         array|
|agg_result_6_ce1       |  out|    1|   ap_memory|                                                     agg_result_6|         array|
|agg_result_6_q1        |   in|   64|   ap_memory|                                                     agg_result_6|         array|
|agg_result_7_address0  |  out|    4|   ap_memory|                                                     agg_result_7|         array|
|agg_result_7_ce0       |  out|    1|   ap_memory|                                                     agg_result_7|         array|
|agg_result_7_we0       |  out|    1|   ap_memory|                                                     agg_result_7|         array|
|agg_result_7_d0        |  out|   64|   ap_memory|                                                     agg_result_7|         array|
|agg_result_7_address1  |  out|    4|   ap_memory|                                                     agg_result_7|         array|
|agg_result_7_ce1       |  out|    1|   ap_memory|                                                     agg_result_7|         array|
|agg_result_7_q1        |   in|   64|   ap_memory|                                                     agg_result_7|         array|
|B_0_address0           |  out|    3|   ap_memory|                                                              B_0|         array|
|B_0_ce0                |  out|    1|   ap_memory|                                                              B_0|         array|
|B_0_q0                 |   in|   64|   ap_memory|                                                              B_0|         array|
+-----------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.16>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j_4 = alloca i32 1" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:189->../layer.h:84]   --->   Operation 15 'alloca' 'j_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_03 = alloca i32 1" [../layer.h:81]   --->   Operation 16 'alloca' 'i_03' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%A_0_read_68 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %A_0_read_46"   --->   Operation 18 'read' 'A_0_read_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%A_0_read_69 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %A_0_read_45"   --->   Operation 19 'read' 'A_0_read_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%A_0_read_70 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %A_0_read_44"   --->   Operation 20 'read' 'A_0_read_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%A_0_read_71 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %A_0_read_43"   --->   Operation 21 'read' 'A_0_read_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%A_0_read_72 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %A_0_read_42"   --->   Operation 22 'read' 'A_0_read_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%A_0_read_73 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %A_0_read_41"   --->   Operation 23 'read' 'A_0_read_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%A_0_read_74 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %A_0_read_40"   --->   Operation 24 'read' 'A_0_read_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%A_0_read_75 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %A_0_read_39"   --->   Operation 25 'read' 'A_0_read_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%A_0_read_76 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %A_0_read_38"   --->   Operation 26 'read' 'A_0_read_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%A_0_read_77 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %A_0_read"   --->   Operation 27 'read' 'A_0_read_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.48ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 29 [1/1] (0.48ns)   --->   "%store_ln81 = store i4 0, i4 %i_03" [../layer.h:81]   --->   Operation 29 'store' 'store_ln81' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 30 [1/1] (0.48ns)   --->   "%store_ln189 = store i4 0, i4 %j_4" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:189->../layer.h:84]   --->   Operation 30 'store' 'store_ln189' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_83_3"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [../layer.h:81]   --->   Operation 32 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.89ns)   --->   "%icmp_ln81 = icmp_eq  i7 %indvar_flatten_load, i7 80" [../layer.h:81]   --->   Operation 33 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.89ns)   --->   "%add_ln81 = add i7 %indvar_flatten_load, i7 1" [../layer.h:81]   --->   Operation 34 'add' 'add_ln81' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %for.inc24, void %for.end26.exitStub" [../layer.h:81]   --->   Operation 35 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%j_4_load = load i4 %j_4" [../layer.h:82]   --->   Operation 36 'load' 'j_4_load' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%i_03_load = load i4 %i_03" [../layer.h:81]   --->   Operation 37 'load' 'i_03_load' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.86ns)   --->   "%i = add i4 %i_03_load, i4 1" [../layer.h:81]   --->   Operation 38 'add' 'i' <Predicate = (!icmp_ln81)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.86ns)   --->   "%icmp_ln82 = icmp_eq  i4 %j_4_load, i4 8" [../layer.h:82]   --->   Operation 39 'icmp' 'icmp_ln82' <Predicate = (!icmp_ln81)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.45ns)   --->   "%select_ln81 = select i1 %icmp_ln82, i4 0, i4 %j_4_load" [../layer.h:81]   --->   Operation 40 'select' 'select_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.45ns)   --->   "%select_ln81_4 = select i1 %icmp_ln82, i4 %i, i4 %i_03_load" [../layer.h:81]   --->   Operation 41 'select' 'select_ln81_4' <Predicate = (!icmp_ln81)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i4 %select_ln81" [../layer.h:82]   --->   Operation 42 'zext' 'zext_ln82' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i4 %select_ln81" [../layer.h:82]   --->   Operation 43 'trunc' 'trunc_ln82' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%B_0_addr = getelementptr i64 %B_0, i64 0, i64 %zext_ln82" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->../layer.h:84]   --->   Operation 44 'getelementptr' 'B_0_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (0.79ns)   --->   "%B_0_load = load i3 %B_0_addr" [../layer.h:84]   --->   Operation 45 'load' 'B_0_load' <Predicate = (!icmp_ln81)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 46 [1/1] (1.03ns)   --->   "%switch_ln84 = switch i3 %trunc_ln82, void %arrayidx.i.i915.case.7, i3 0, void %arrayidx.i.i915.case.0, i3 1, void %arrayidx.i.i915.case.1, i3 2, void %arrayidx.i.i915.case.2, i3 3, void %arrayidx.i.i915.case.3, i3 4, void %arrayidx.i.i915.case.4, i3 5, void %arrayidx.i.i915.case.5, i3 6, void %arrayidx.i.i915.case.6" [../layer.h:84]   --->   Operation 46 'switch' 'switch_ln84' <Predicate = (!icmp_ln81)> <Delay = 1.03>
ST_1 : Operation 47 [1/1] (0.86ns)   --->   "%j = add i4 %select_ln81, i4 1" [../layer.h:82]   --->   Operation 47 'add' 'j' <Predicate = (!icmp_ln81)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.48ns)   --->   "%store_ln81 = store i7 %add_ln81, i7 %indvar_flatten" [../layer.h:81]   --->   Operation 48 'store' 'store_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.48>
ST_1 : Operation 49 [1/1] (0.48ns)   --->   "%store_ln81 = store i4 %select_ln81_4, i4 %i_03" [../layer.h:81]   --->   Operation 49 'store' 'store_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.48>
ST_1 : Operation 50 [1/1] (0.48ns)   --->   "%store_ln189 = store i4 %j, i4 %j_4" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:189->../layer.h:84]   --->   Operation 50 'store' 'store_ln189' <Predicate = (!icmp_ln81)> <Delay = 0.48>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln82 = br void %VITIS_LOOP_83_3" [../layer.h:82]   --->   Operation 51 'br' 'br_ln82' <Predicate = (!icmp_ln81)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.49>
ST_2 : Operation 52 [1/1] (0.89ns)   --->   "%tmp = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.10double.double.i4, i4 0, i64 %A_0_read_77, i4 1, i64 %A_0_read_76, i4 2, i64 %A_0_read_75, i4 3, i64 %A_0_read_74, i4 4, i64 %A_0_read_73, i4 5, i64 %A_0_read_72, i4 6, i64 %A_0_read_71, i4 7, i64 %A_0_read_70, i4 8, i64 %A_0_read_69, i4 9, i64 %A_0_read_68, i64 <undef>, i4 %select_ln81_4" [../layer.h:81]   --->   Operation 52 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.89> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/2] (0.79ns)   --->   "%B_0_load = load i3 %B_0_addr" [../layer.h:84]   --->   Operation 53 'load' 'B_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 54 [6/6] (6.60ns)   --->   "%mul = dmul i64 %tmp, i64 %B_0_load" [../layer.h:84]   --->   Operation 54 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.60>
ST_3 : Operation 55 [5/6] (6.60ns)   --->   "%mul = dmul i64 %tmp, i64 %B_0_load" [../layer.h:84]   --->   Operation 55 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.60>
ST_4 : Operation 56 [4/6] (6.60ns)   --->   "%mul = dmul i64 %tmp, i64 %B_0_load" [../layer.h:84]   --->   Operation 56 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.60>
ST_5 : Operation 57 [3/6] (6.60ns)   --->   "%mul = dmul i64 %tmp, i64 %B_0_load" [../layer.h:84]   --->   Operation 57 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.60>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i4 %select_ln81_4" [../layer.h:81]   --->   Operation 58 'zext' 'zext_ln81' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%agg_result_0_addr = getelementptr i64 %agg_result_0, i64 0, i64 %zext_ln81" [../layer.h:81]   --->   Operation 59 'getelementptr' 'agg_result_0_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%agg_result_1_addr = getelementptr i64 %agg_result_1, i64 0, i64 %zext_ln81" [../layer.h:81]   --->   Operation 60 'getelementptr' 'agg_result_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%agg_result_2_addr = getelementptr i64 %agg_result_2, i64 0, i64 %zext_ln81" [../layer.h:81]   --->   Operation 61 'getelementptr' 'agg_result_2_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%agg_result_3_addr = getelementptr i64 %agg_result_3, i64 0, i64 %zext_ln81" [../layer.h:81]   --->   Operation 62 'getelementptr' 'agg_result_3_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%agg_result_4_addr = getelementptr i64 %agg_result_4, i64 0, i64 %zext_ln81" [../layer.h:81]   --->   Operation 63 'getelementptr' 'agg_result_4_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%agg_result_5_addr = getelementptr i64 %agg_result_5, i64 0, i64 %zext_ln81" [../layer.h:81]   --->   Operation 64 'getelementptr' 'agg_result_5_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%agg_result_6_addr = getelementptr i64 %agg_result_6, i64 0, i64 %zext_ln81" [../layer.h:81]   --->   Operation 65 'getelementptr' 'agg_result_6_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%agg_result_7_addr = getelementptr i64 %agg_result_7, i64 0, i64 %zext_ln81" [../layer.h:81]   --->   Operation 66 'getelementptr' 'agg_result_7_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [2/6] (6.60ns)   --->   "%mul = dmul i64 %tmp, i64 %B_0_load" [../layer.h:84]   --->   Operation 67 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [2/2] (0.79ns)   --->   "%agg_result_0_load = load i4 %agg_result_0_addr" [../layer.h:84]   --->   Operation 68 'load' 'agg_result_0_load' <Predicate = (trunc_ln82 == 0)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_6 : Operation 69 [2/2] (0.79ns)   --->   "%agg_result_1_load = load i4 %agg_result_1_addr" [../layer.h:84]   --->   Operation 69 'load' 'agg_result_1_load' <Predicate = (trunc_ln82 == 1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_6 : Operation 70 [2/2] (0.79ns)   --->   "%agg_result_2_load = load i4 %agg_result_2_addr" [../layer.h:84]   --->   Operation 70 'load' 'agg_result_2_load' <Predicate = (trunc_ln82 == 2)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_6 : Operation 71 [2/2] (0.79ns)   --->   "%agg_result_3_load = load i4 %agg_result_3_addr" [../layer.h:84]   --->   Operation 71 'load' 'agg_result_3_load' <Predicate = (trunc_ln82 == 3)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_6 : Operation 72 [2/2] (0.79ns)   --->   "%agg_result_4_load = load i4 %agg_result_4_addr" [../layer.h:84]   --->   Operation 72 'load' 'agg_result_4_load' <Predicate = (trunc_ln82 == 4)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_6 : Operation 73 [2/2] (0.79ns)   --->   "%agg_result_5_load = load i4 %agg_result_5_addr" [../layer.h:84]   --->   Operation 73 'load' 'agg_result_5_load' <Predicate = (trunc_ln82 == 5)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_6 : Operation 74 [2/2] (0.79ns)   --->   "%agg_result_6_load = load i4 %agg_result_6_addr" [../layer.h:84]   --->   Operation 74 'load' 'agg_result_6_load' <Predicate = (trunc_ln82 == 6)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_6 : Operation 75 [2/2] (0.79ns)   --->   "%agg_result_7_load = load i4 %agg_result_7_addr" [../layer.h:84]   --->   Operation 75 'load' 'agg_result_7_load' <Predicate = (trunc_ln82 == 7)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 7 <SV = 6> <Delay = 6.60>
ST_7 : Operation 76 [1/6] (6.60ns)   --->   "%mul = dmul i64 %tmp, i64 %B_0_load" [../layer.h:84]   --->   Operation 76 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/2] (0.79ns)   --->   "%agg_result_0_load = load i4 %agg_result_0_addr" [../layer.h:84]   --->   Operation 77 'load' 'agg_result_0_load' <Predicate = (trunc_ln82 == 0)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_7 : Operation 78 [1/2] (0.79ns)   --->   "%agg_result_1_load = load i4 %agg_result_1_addr" [../layer.h:84]   --->   Operation 78 'load' 'agg_result_1_load' <Predicate = (trunc_ln82 == 1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_7 : Operation 79 [1/2] (0.79ns)   --->   "%agg_result_2_load = load i4 %agg_result_2_addr" [../layer.h:84]   --->   Operation 79 'load' 'agg_result_2_load' <Predicate = (trunc_ln82 == 2)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_7 : Operation 80 [1/2] (0.79ns)   --->   "%agg_result_3_load = load i4 %agg_result_3_addr" [../layer.h:84]   --->   Operation 80 'load' 'agg_result_3_load' <Predicate = (trunc_ln82 == 3)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_7 : Operation 81 [1/2] (0.79ns)   --->   "%agg_result_4_load = load i4 %agg_result_4_addr" [../layer.h:84]   --->   Operation 81 'load' 'agg_result_4_load' <Predicate = (trunc_ln82 == 4)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_7 : Operation 82 [1/2] (0.79ns)   --->   "%agg_result_5_load = load i4 %agg_result_5_addr" [../layer.h:84]   --->   Operation 82 'load' 'agg_result_5_load' <Predicate = (trunc_ln82 == 5)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_7 : Operation 83 [1/2] (0.79ns)   --->   "%agg_result_6_load = load i4 %agg_result_6_addr" [../layer.h:84]   --->   Operation 83 'load' 'agg_result_6_load' <Predicate = (trunc_ln82 == 6)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_7 : Operation 84 [1/2] (0.79ns)   --->   "%agg_result_7_load = load i4 %agg_result_7_addr" [../layer.h:84]   --->   Operation 84 'load' 'agg_result_7_load' <Predicate = (trunc_ln82 == 7)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_7 : Operation 85 [1/1] (0.83ns)   --->   "%tmp_9 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.8double.double.i3, i3 0, i64 %agg_result_0_load, i3 1, i64 %agg_result_1_load, i3 2, i64 %agg_result_2_load, i3 3, i64 %agg_result_3_load, i3 4, i64 %agg_result_4_load, i3 5, i64 %agg_result_5_load, i3 6, i64 %agg_result_6_load, i3 7, i64 %agg_result_7_load, i64 <undef>, i3 %trunc_ln82" [../layer.h:84]   --->   Operation 85 'sparsemux' 'tmp_9' <Predicate = true> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 86 [5/5] (6.91ns)   --->   "%add = dadd i64 %tmp_9, i64 %mul" [../layer.h:84]   --->   Operation 86 'dadd' 'add' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 87 [4/5] (6.91ns)   --->   "%add = dadd i64 %tmp_9, i64 %mul" [../layer.h:84]   --->   Operation 87 'dadd' 'add' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 88 [3/5] (6.91ns)   --->   "%add = dadd i64 %tmp_9, i64 %mul" [../layer.h:84]   --->   Operation 88 'dadd' 'add' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 89 [2/5] (6.91ns)   --->   "%add = dadd i64 %tmp_9, i64 %mul" [../layer.h:84]   --->   Operation 89 'dadd' 'add' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 110 'ret' 'ret_ln0' <Predicate = (icmp_ln81)> <Delay = 0.48>

State 12 <SV = 11> <Delay = 7.70>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_81_1_VITIS_LOOP_82_2_str"   --->   Operation 90 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 91 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln82 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../layer.h:82]   --->   Operation 92 'specpipeline' 'specpipeline_ln82' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/5] (6.91ns)   --->   "%add = dadd i64 %tmp_9, i64 %mul" [../layer.h:84]   --->   Operation 93 'dadd' 'add' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 94 [1/1] (0.79ns)   --->   "%store_ln84 = store i64 %add, i4 %agg_result_6_addr" [../layer.h:84]   --->   Operation 94 'store' 'store_ln84' <Predicate = (trunc_ln82 == 6)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx.i.i915.exit" [../layer.h:84]   --->   Operation 95 'br' 'br_ln84' <Predicate = (trunc_ln82 == 6)> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.79ns)   --->   "%store_ln84 = store i64 %add, i4 %agg_result_5_addr" [../layer.h:84]   --->   Operation 96 'store' 'store_ln84' <Predicate = (trunc_ln82 == 5)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx.i.i915.exit" [../layer.h:84]   --->   Operation 97 'br' 'br_ln84' <Predicate = (trunc_ln82 == 5)> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.79ns)   --->   "%store_ln84 = store i64 %add, i4 %agg_result_4_addr" [../layer.h:84]   --->   Operation 98 'store' 'store_ln84' <Predicate = (trunc_ln82 == 4)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx.i.i915.exit" [../layer.h:84]   --->   Operation 99 'br' 'br_ln84' <Predicate = (trunc_ln82 == 4)> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.79ns)   --->   "%store_ln84 = store i64 %add, i4 %agg_result_3_addr" [../layer.h:84]   --->   Operation 100 'store' 'store_ln84' <Predicate = (trunc_ln82 == 3)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx.i.i915.exit" [../layer.h:84]   --->   Operation 101 'br' 'br_ln84' <Predicate = (trunc_ln82 == 3)> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.79ns)   --->   "%store_ln84 = store i64 %add, i4 %agg_result_2_addr" [../layer.h:84]   --->   Operation 102 'store' 'store_ln84' <Predicate = (trunc_ln82 == 2)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx.i.i915.exit" [../layer.h:84]   --->   Operation 103 'br' 'br_ln84' <Predicate = (trunc_ln82 == 2)> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.79ns)   --->   "%store_ln84 = store i64 %add, i4 %agg_result_1_addr" [../layer.h:84]   --->   Operation 104 'store' 'store_ln84' <Predicate = (trunc_ln82 == 1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx.i.i915.exit" [../layer.h:84]   --->   Operation 105 'br' 'br_ln84' <Predicate = (trunc_ln82 == 1)> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.79ns)   --->   "%store_ln84 = store i64 %add, i4 %agg_result_0_addr" [../layer.h:84]   --->   Operation 106 'store' 'store_ln84' <Predicate = (trunc_ln82 == 0)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx.i.i915.exit" [../layer.h:84]   --->   Operation 107 'br' 'br_ln84' <Predicate = (trunc_ln82 == 0)> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.79ns)   --->   "%store_ln84 = store i64 %add, i4 %agg_result_7_addr" [../layer.h:84]   --->   Operation 108 'store' 'store_ln84' <Predicate = (trunc_ln82 == 7)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx.i.i915.exit" [../layer.h:84]   --->   Operation 109 'br' 'br_ln84' <Predicate = (trunc_ln82 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_0_read_38]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_0_read_39]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_0_read_40]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_0_read_41]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_0_read_42]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_0_read_43]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_0_read_44]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_0_read_45]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_0_read_46]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ agg_result_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ agg_result_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ agg_result_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ agg_result_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ agg_result_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ agg_result_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ agg_result_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ agg_result_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ B_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_4                   (alloca           ) [ 0100000000000]
i_03                  (alloca           ) [ 0100000000000]
indvar_flatten        (alloca           ) [ 0100000000000]
A_0_read_68           (read             ) [ 0110000000000]
A_0_read_69           (read             ) [ 0110000000000]
A_0_read_70           (read             ) [ 0110000000000]
A_0_read_71           (read             ) [ 0110000000000]
A_0_read_72           (read             ) [ 0110000000000]
A_0_read_73           (read             ) [ 0110000000000]
A_0_read_74           (read             ) [ 0110000000000]
A_0_read_75           (read             ) [ 0110000000000]
A_0_read_76           (read             ) [ 0110000000000]
A_0_read_77           (read             ) [ 0110000000000]
store_ln0             (store            ) [ 0000000000000]
store_ln81            (store            ) [ 0000000000000]
store_ln189           (store            ) [ 0000000000000]
br_ln0                (br               ) [ 0000000000000]
indvar_flatten_load   (load             ) [ 0000000000000]
icmp_ln81             (icmp             ) [ 0111111111110]
add_ln81              (add              ) [ 0000000000000]
br_ln81               (br               ) [ 0000000000000]
j_4_load              (load             ) [ 0000000000000]
i_03_load             (load             ) [ 0000000000000]
i                     (add              ) [ 0000000000000]
icmp_ln82             (icmp             ) [ 0000000000000]
select_ln81           (select           ) [ 0000000000000]
select_ln81_4         (select           ) [ 0111111000000]
zext_ln82             (zext             ) [ 0000000000000]
trunc_ln82            (trunc            ) [ 0111111111111]
B_0_addr              (getelementptr    ) [ 0110000000000]
switch_ln84           (switch           ) [ 0000000000000]
j                     (add              ) [ 0000000000000]
store_ln81            (store            ) [ 0000000000000]
store_ln81            (store            ) [ 0000000000000]
store_ln189           (store            ) [ 0000000000000]
br_ln82               (br               ) [ 0000000000000]
tmp                   (sparsemux        ) [ 0101111100000]
B_0_load              (load             ) [ 0101111100000]
zext_ln81             (zext             ) [ 0000000000000]
agg_result_0_addr     (getelementptr    ) [ 0100000111111]
agg_result_1_addr     (getelementptr    ) [ 0100000111111]
agg_result_2_addr     (getelementptr    ) [ 0100000111111]
agg_result_3_addr     (getelementptr    ) [ 0100000111111]
agg_result_4_addr     (getelementptr    ) [ 0100000111111]
agg_result_5_addr     (getelementptr    ) [ 0100000111111]
agg_result_6_addr     (getelementptr    ) [ 0100000111111]
agg_result_7_addr     (getelementptr    ) [ 0100000111111]
mul                   (dmul             ) [ 0100000011111]
agg_result_0_load     (load             ) [ 0000000000000]
agg_result_1_load     (load             ) [ 0000000000000]
agg_result_2_load     (load             ) [ 0000000000000]
agg_result_3_load     (load             ) [ 0000000000000]
agg_result_4_load     (load             ) [ 0000000000000]
agg_result_5_load     (load             ) [ 0000000000000]
agg_result_6_load     (load             ) [ 0000000000000]
agg_result_7_load     (load             ) [ 0000000000000]
tmp_9                 (sparsemux        ) [ 0100000011111]
specloopname_ln0      (specloopname     ) [ 0000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000]
specpipeline_ln82     (specpipeline     ) [ 0000000000000]
add                   (dadd             ) [ 0000000000000]
store_ln84            (store            ) [ 0000000000000]
br_ln84               (br               ) [ 0000000000000]
store_ln84            (store            ) [ 0000000000000]
br_ln84               (br               ) [ 0000000000000]
store_ln84            (store            ) [ 0000000000000]
br_ln84               (br               ) [ 0000000000000]
store_ln84            (store            ) [ 0000000000000]
br_ln84               (br               ) [ 0000000000000]
store_ln84            (store            ) [ 0000000000000]
br_ln84               (br               ) [ 0000000000000]
store_ln84            (store            ) [ 0000000000000]
br_ln84               (br               ) [ 0000000000000]
store_ln84            (store            ) [ 0000000000000]
br_ln84               (br               ) [ 0000000000000]
store_ln84            (store            ) [ 0000000000000]
br_ln84               (br               ) [ 0000000000000]
ret_ln0               (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_0_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_0_read_38">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0_read_38"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_0_read_39">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0_read_39"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_0_read_40">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0_read_40"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_0_read_41">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0_read_41"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_0_read_42">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0_read_42"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A_0_read_43">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0_read_43"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="A_0_read_44">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0_read_44"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="A_0_read_45">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0_read_45"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="A_0_read_46">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0_read_46"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="agg_result_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="agg_result_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="agg_result_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="agg_result_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="agg_result_4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_4"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="agg_result_5">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_5"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="agg_result_6">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_6"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="agg_result_7">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_7"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="B_0">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.10double.double.i4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8double.double.i3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_81_1_VITIS_LOOP_82_2_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="j_4_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_4/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_03_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_03/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="indvar_flatten_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="A_0_read_68_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_0_read_68/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="A_0_read_69_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_0_read_69/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="A_0_read_70_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_0_read_70/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="A_0_read_71_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_0_read_71/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="A_0_read_72_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_0_read_72/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="A_0_read_73_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_0_read_73/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="A_0_read_74_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_0_read_74/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="A_0_read_75_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_0_read_75/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="A_0_read_76_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="0"/>
<pin id="171" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_0_read_76/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="A_0_read_77_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_0_read_77/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="B_0_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="4" slack="0"/>
<pin id="184" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_0_addr/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="0"/>
<pin id="189" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_0_load/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="agg_result_0_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="4" slack="0"/>
<pin id="197" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_0_addr/6 "/>
</bind>
</comp>

<comp id="200" class="1004" name="agg_result_1_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="4" slack="0"/>
<pin id="204" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_1_addr/6 "/>
</bind>
</comp>

<comp id="207" class="1004" name="agg_result_2_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="4" slack="0"/>
<pin id="211" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_2_addr/6 "/>
</bind>
</comp>

<comp id="214" class="1004" name="agg_result_3_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="4" slack="0"/>
<pin id="218" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_3_addr/6 "/>
</bind>
</comp>

<comp id="221" class="1004" name="agg_result_4_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="4" slack="0"/>
<pin id="225" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_4_addr/6 "/>
</bind>
</comp>

<comp id="228" class="1004" name="agg_result_5_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="4" slack="0"/>
<pin id="232" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_5_addr/6 "/>
</bind>
</comp>

<comp id="235" class="1004" name="agg_result_6_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="4" slack="0"/>
<pin id="239" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_6_addr/6 "/>
</bind>
</comp>

<comp id="242" class="1004" name="agg_result_7_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="4" slack="0"/>
<pin id="246" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_7_addr/6 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="6"/>
<pin id="251" dir="0" index="1" bw="64" slack="0"/>
<pin id="252" dir="0" index="2" bw="0" slack="0"/>
<pin id="254" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="255" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="256" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="257" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="agg_result_0_load/6 store_ln84/12 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="6"/>
<pin id="261" dir="0" index="1" bw="64" slack="0"/>
<pin id="262" dir="0" index="2" bw="0" slack="0"/>
<pin id="264" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="265" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="266" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="267" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="agg_result_1_load/6 store_ln84/12 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="6"/>
<pin id="271" dir="0" index="1" bw="64" slack="0"/>
<pin id="272" dir="0" index="2" bw="0" slack="0"/>
<pin id="274" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="275" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="276" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="277" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="agg_result_2_load/6 store_ln84/12 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_access_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="6"/>
<pin id="281" dir="0" index="1" bw="64" slack="0"/>
<pin id="282" dir="0" index="2" bw="0" slack="0"/>
<pin id="284" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="285" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="286" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="287" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="agg_result_3_load/6 store_ln84/12 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_access_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="6"/>
<pin id="291" dir="0" index="1" bw="64" slack="0"/>
<pin id="292" dir="0" index="2" bw="0" slack="0"/>
<pin id="294" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="295" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="296" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="297" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="agg_result_4_load/6 store_ln84/12 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_access_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="6"/>
<pin id="301" dir="0" index="1" bw="64" slack="0"/>
<pin id="302" dir="0" index="2" bw="0" slack="0"/>
<pin id="304" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="305" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="306" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="307" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="agg_result_5_load/6 store_ln84/12 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_access_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="6"/>
<pin id="311" dir="0" index="1" bw="64" slack="0"/>
<pin id="312" dir="0" index="2" bw="0" slack="0"/>
<pin id="314" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="315" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="316" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="317" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="agg_result_6_load/6 store_ln84/12 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_access_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="6"/>
<pin id="321" dir="0" index="1" bw="64" slack="0"/>
<pin id="322" dir="0" index="2" bw="0" slack="0"/>
<pin id="324" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="325" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="326" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="327" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="agg_result_7_load/6 store_ln84/12 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="1"/>
<pin id="331" dir="0" index="1" bw="64" slack="1"/>
<pin id="332" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add/8 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="0"/>
<pin id="343" dir="0" index="1" bw="64" slack="0"/>
<pin id="344" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln0_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="7" slack="0"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln81_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="4" slack="0"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln189_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="4" slack="0"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="indvar_flatten_load_load_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="7" slack="0"/>
<pin id="363" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln81_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="7" slack="0"/>
<pin id="366" dir="0" index="1" bw="7" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln81_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="7" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="j_4_load_load_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="0"/>
<pin id="378" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_4_load/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="i_03_load_load_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="0"/>
<pin id="381" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_03_load/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="i_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="icmp_ln82_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="0"/>
<pin id="390" dir="0" index="1" bw="4" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="select_ln81_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="4" slack="0"/>
<pin id="397" dir="0" index="2" bw="4" slack="0"/>
<pin id="398" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="select_ln81_4_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="4" slack="0"/>
<pin id="405" dir="0" index="2" bw="4" slack="0"/>
<pin id="406" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81_4/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln82_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="4" slack="0"/>
<pin id="412" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="trunc_ln82_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="4" slack="0"/>
<pin id="417" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln82/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="j_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="store_ln81_store_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="7" slack="0"/>
<pin id="427" dir="0" index="1" bw="7" slack="0"/>
<pin id="428" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="store_ln81_store_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="0"/>
<pin id="432" dir="0" index="1" bw="4" slack="0"/>
<pin id="433" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="store_ln189_store_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="4" slack="0"/>
<pin id="437" dir="0" index="1" bw="4" slack="0"/>
<pin id="438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="64" slack="0"/>
<pin id="442" dir="0" index="1" bw="4" slack="0"/>
<pin id="443" dir="0" index="2" bw="64" slack="1"/>
<pin id="444" dir="0" index="3" bw="4" slack="0"/>
<pin id="445" dir="0" index="4" bw="64" slack="1"/>
<pin id="446" dir="0" index="5" bw="4" slack="0"/>
<pin id="447" dir="0" index="6" bw="64" slack="1"/>
<pin id="448" dir="0" index="7" bw="4" slack="0"/>
<pin id="449" dir="0" index="8" bw="64" slack="1"/>
<pin id="450" dir="0" index="9" bw="4" slack="0"/>
<pin id="451" dir="0" index="10" bw="64" slack="1"/>
<pin id="452" dir="0" index="11" bw="4" slack="0"/>
<pin id="453" dir="0" index="12" bw="64" slack="1"/>
<pin id="454" dir="0" index="13" bw="4" slack="0"/>
<pin id="455" dir="0" index="14" bw="64" slack="1"/>
<pin id="456" dir="0" index="15" bw="4" slack="0"/>
<pin id="457" dir="0" index="16" bw="64" slack="1"/>
<pin id="458" dir="0" index="17" bw="4" slack="0"/>
<pin id="459" dir="0" index="18" bw="64" slack="1"/>
<pin id="460" dir="0" index="19" bw="4" slack="0"/>
<pin id="461" dir="0" index="20" bw="64" slack="1"/>
<pin id="462" dir="0" index="21" bw="64" slack="0"/>
<pin id="463" dir="0" index="22" bw="4" slack="1"/>
<pin id="464" dir="1" index="23" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln81_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="4" slack="5"/>
<pin id="480" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81/6 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_9_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="64" slack="0"/>
<pin id="491" dir="0" index="1" bw="3" slack="0"/>
<pin id="492" dir="0" index="2" bw="64" slack="0"/>
<pin id="493" dir="0" index="3" bw="3" slack="0"/>
<pin id="494" dir="0" index="4" bw="64" slack="0"/>
<pin id="495" dir="0" index="5" bw="3" slack="0"/>
<pin id="496" dir="0" index="6" bw="64" slack="0"/>
<pin id="497" dir="0" index="7" bw="3" slack="0"/>
<pin id="498" dir="0" index="8" bw="64" slack="0"/>
<pin id="499" dir="0" index="9" bw="3" slack="0"/>
<pin id="500" dir="0" index="10" bw="64" slack="0"/>
<pin id="501" dir="0" index="11" bw="3" slack="0"/>
<pin id="502" dir="0" index="12" bw="64" slack="0"/>
<pin id="503" dir="0" index="13" bw="3" slack="0"/>
<pin id="504" dir="0" index="14" bw="64" slack="0"/>
<pin id="505" dir="0" index="15" bw="3" slack="0"/>
<pin id="506" dir="0" index="16" bw="64" slack="0"/>
<pin id="507" dir="0" index="17" bw="64" slack="0"/>
<pin id="508" dir="0" index="18" bw="3" slack="6"/>
<pin id="509" dir="1" index="19" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="528" class="1005" name="j_4_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="4" slack="0"/>
<pin id="530" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="535" class="1005" name="i_03_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="4" slack="0"/>
<pin id="537" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_03 "/>
</bind>
</comp>

<comp id="542" class="1005" name="indvar_flatten_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="7" slack="0"/>
<pin id="544" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="549" class="1005" name="A_0_read_68_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="64" slack="1"/>
<pin id="551" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_0_read_68 "/>
</bind>
</comp>

<comp id="554" class="1005" name="A_0_read_69_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="64" slack="1"/>
<pin id="556" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_0_read_69 "/>
</bind>
</comp>

<comp id="559" class="1005" name="A_0_read_70_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="64" slack="1"/>
<pin id="561" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_0_read_70 "/>
</bind>
</comp>

<comp id="564" class="1005" name="A_0_read_71_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="64" slack="1"/>
<pin id="566" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_0_read_71 "/>
</bind>
</comp>

<comp id="569" class="1005" name="A_0_read_72_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="64" slack="1"/>
<pin id="571" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_0_read_72 "/>
</bind>
</comp>

<comp id="574" class="1005" name="A_0_read_73_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="64" slack="1"/>
<pin id="576" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_0_read_73 "/>
</bind>
</comp>

<comp id="579" class="1005" name="A_0_read_74_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="64" slack="1"/>
<pin id="581" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_0_read_74 "/>
</bind>
</comp>

<comp id="584" class="1005" name="A_0_read_75_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="64" slack="1"/>
<pin id="586" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_0_read_75 "/>
</bind>
</comp>

<comp id="589" class="1005" name="A_0_read_76_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="64" slack="1"/>
<pin id="591" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_0_read_76 "/>
</bind>
</comp>

<comp id="594" class="1005" name="A_0_read_77_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="64" slack="1"/>
<pin id="596" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_0_read_77 "/>
</bind>
</comp>

<comp id="599" class="1005" name="icmp_ln81_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="10"/>
<pin id="601" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln81 "/>
</bind>
</comp>

<comp id="603" class="1005" name="select_ln81_4_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="4" slack="1"/>
<pin id="605" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln81_4 "/>
</bind>
</comp>

<comp id="609" class="1005" name="trunc_ln82_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="3" slack="5"/>
<pin id="611" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln82 "/>
</bind>
</comp>

<comp id="614" class="1005" name="B_0_addr_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="3" slack="1"/>
<pin id="616" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="B_0_addr "/>
</bind>
</comp>

<comp id="619" class="1005" name="tmp_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="64" slack="1"/>
<pin id="621" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="624" class="1005" name="B_0_load_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="64" slack="1"/>
<pin id="626" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="B_0_load "/>
</bind>
</comp>

<comp id="629" class="1005" name="agg_result_0_addr_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="4" slack="1"/>
<pin id="631" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_0_addr "/>
</bind>
</comp>

<comp id="635" class="1005" name="agg_result_1_addr_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="4" slack="1"/>
<pin id="637" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_1_addr "/>
</bind>
</comp>

<comp id="641" class="1005" name="agg_result_2_addr_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="4" slack="1"/>
<pin id="643" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_2_addr "/>
</bind>
</comp>

<comp id="647" class="1005" name="agg_result_3_addr_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="4" slack="1"/>
<pin id="649" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_3_addr "/>
</bind>
</comp>

<comp id="653" class="1005" name="agg_result_4_addr_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="4" slack="1"/>
<pin id="655" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_4_addr "/>
</bind>
</comp>

<comp id="659" class="1005" name="agg_result_5_addr_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="4" slack="1"/>
<pin id="661" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_5_addr "/>
</bind>
</comp>

<comp id="665" class="1005" name="agg_result_6_addr_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="4" slack="1"/>
<pin id="667" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_6_addr "/>
</bind>
</comp>

<comp id="671" class="1005" name="agg_result_7_addr_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="4" slack="1"/>
<pin id="673" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_7_addr "/>
</bind>
</comp>

<comp id="677" class="1005" name="mul_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="64" slack="1"/>
<pin id="679" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="682" class="1005" name="tmp_9_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="64" slack="1"/>
<pin id="684" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="38" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="38" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="38" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="40" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="40" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="40" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="40" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="40" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="40" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="40" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="40" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="40" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="36" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="54" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="180" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="20" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="54" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="54" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="24" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="54" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="26" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="54" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="28" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="54" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="30" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="54" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="32" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="54" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="34" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="54" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="258"><net_src comp="193" pin="3"/><net_sink comp="249" pin=2"/></net>

<net id="268"><net_src comp="200" pin="3"/><net_sink comp="259" pin=2"/></net>

<net id="278"><net_src comp="207" pin="3"/><net_sink comp="269" pin=2"/></net>

<net id="288"><net_src comp="214" pin="3"/><net_sink comp="279" pin=2"/></net>

<net id="298"><net_src comp="221" pin="3"/><net_sink comp="289" pin=2"/></net>

<net id="308"><net_src comp="228" pin="3"/><net_sink comp="299" pin=2"/></net>

<net id="318"><net_src comp="235" pin="3"/><net_sink comp="309" pin=2"/></net>

<net id="328"><net_src comp="242" pin="3"/><net_sink comp="319" pin=2"/></net>

<net id="333"><net_src comp="329" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="334"><net_src comp="329" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="335"><net_src comp="329" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="336"><net_src comp="329" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="337"><net_src comp="329" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="338"><net_src comp="329" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="339"><net_src comp="329" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="340"><net_src comp="329" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="345"><net_src comp="187" pin="3"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="42" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="44" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="44" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="368"><net_src comp="361" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="46" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="361" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="48" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="386"><net_src comp="379" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="50" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="376" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="52" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="399"><net_src comp="388" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="44" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="376" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="407"><net_src comp="388" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="382" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="379" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="413"><net_src comp="394" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="418"><net_src comp="394" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="394" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="50" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="370" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="434"><net_src comp="402" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="419" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="465"><net_src comp="70" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="466"><net_src comp="44" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="467"><net_src comp="50" pin="0"/><net_sink comp="440" pin=3"/></net>

<net id="468"><net_src comp="72" pin="0"/><net_sink comp="440" pin=5"/></net>

<net id="469"><net_src comp="74" pin="0"/><net_sink comp="440" pin=7"/></net>

<net id="470"><net_src comp="76" pin="0"/><net_sink comp="440" pin=9"/></net>

<net id="471"><net_src comp="78" pin="0"/><net_sink comp="440" pin=11"/></net>

<net id="472"><net_src comp="80" pin="0"/><net_sink comp="440" pin=13"/></net>

<net id="473"><net_src comp="82" pin="0"/><net_sink comp="440" pin=15"/></net>

<net id="474"><net_src comp="52" pin="0"/><net_sink comp="440" pin=17"/></net>

<net id="475"><net_src comp="84" pin="0"/><net_sink comp="440" pin=19"/></net>

<net id="476"><net_src comp="86" pin="0"/><net_sink comp="440" pin=21"/></net>

<net id="477"><net_src comp="440" pin="23"/><net_sink comp="341" pin=0"/></net>

<net id="481"><net_src comp="478" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="484"><net_src comp="478" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="485"><net_src comp="478" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="486"><net_src comp="478" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="487"><net_src comp="478" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="488"><net_src comp="478" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="510"><net_src comp="88" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="511"><net_src comp="56" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="512"><net_src comp="249" pin="7"/><net_sink comp="489" pin=2"/></net>

<net id="513"><net_src comp="58" pin="0"/><net_sink comp="489" pin=3"/></net>

<net id="514"><net_src comp="259" pin="7"/><net_sink comp="489" pin=4"/></net>

<net id="515"><net_src comp="60" pin="0"/><net_sink comp="489" pin=5"/></net>

<net id="516"><net_src comp="269" pin="7"/><net_sink comp="489" pin=6"/></net>

<net id="517"><net_src comp="62" pin="0"/><net_sink comp="489" pin=7"/></net>

<net id="518"><net_src comp="279" pin="7"/><net_sink comp="489" pin=8"/></net>

<net id="519"><net_src comp="64" pin="0"/><net_sink comp="489" pin=9"/></net>

<net id="520"><net_src comp="289" pin="7"/><net_sink comp="489" pin=10"/></net>

<net id="521"><net_src comp="66" pin="0"/><net_sink comp="489" pin=11"/></net>

<net id="522"><net_src comp="299" pin="7"/><net_sink comp="489" pin=12"/></net>

<net id="523"><net_src comp="68" pin="0"/><net_sink comp="489" pin=13"/></net>

<net id="524"><net_src comp="309" pin="7"/><net_sink comp="489" pin=14"/></net>

<net id="525"><net_src comp="90" pin="0"/><net_sink comp="489" pin=15"/></net>

<net id="526"><net_src comp="319" pin="7"/><net_sink comp="489" pin=16"/></net>

<net id="527"><net_src comp="86" pin="0"/><net_sink comp="489" pin=17"/></net>

<net id="531"><net_src comp="108" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="534"><net_src comp="528" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="538"><net_src comp="112" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="541"><net_src comp="535" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="545"><net_src comp="116" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="548"><net_src comp="542" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="552"><net_src comp="120" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="440" pin=20"/></net>

<net id="557"><net_src comp="126" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="440" pin=18"/></net>

<net id="562"><net_src comp="132" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="440" pin=16"/></net>

<net id="567"><net_src comp="138" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="440" pin=14"/></net>

<net id="572"><net_src comp="144" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="440" pin=12"/></net>

<net id="577"><net_src comp="150" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="440" pin=10"/></net>

<net id="582"><net_src comp="156" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="440" pin=8"/></net>

<net id="587"><net_src comp="162" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="440" pin=6"/></net>

<net id="592"><net_src comp="168" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="440" pin=4"/></net>

<net id="597"><net_src comp="174" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="602"><net_src comp="364" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="606"><net_src comp="402" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="440" pin=22"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="612"><net_src comp="415" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="489" pin=18"/></net>

<net id="617"><net_src comp="180" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="622"><net_src comp="440" pin="23"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="627"><net_src comp="187" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="632"><net_src comp="193" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="634"><net_src comp="629" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="638"><net_src comp="200" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="640"><net_src comp="635" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="644"><net_src comp="207" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="646"><net_src comp="641" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="650"><net_src comp="214" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="652"><net_src comp="647" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="656"><net_src comp="221" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="658"><net_src comp="653" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="662"><net_src comp="228" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="664"><net_src comp="659" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="668"><net_src comp="235" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="674"><net_src comp="242" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="680"><net_src comp="341" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="685"><net_src comp="489" pin="19"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="329" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: agg_result_0 | {12 }
	Port: agg_result_1 | {12 }
	Port: agg_result_2 | {12 }
	Port: agg_result_3 | {12 }
	Port: agg_result_4 | {12 }
	Port: agg_result_5 | {12 }
	Port: agg_result_6 | {12 }
	Port: agg_result_7 | {12 }
	Port: B_0 | {}
 - Input state : 
	Port: matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 : A_0_read | {1 }
	Port: matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 : A_0_read_38 | {1 }
	Port: matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 : A_0_read_39 | {1 }
	Port: matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 : A_0_read_40 | {1 }
	Port: matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 : A_0_read_41 | {1 }
	Port: matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 : A_0_read_42 | {1 }
	Port: matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 : A_0_read_43 | {1 }
	Port: matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 : A_0_read_44 | {1 }
	Port: matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 : A_0_read_45 | {1 }
	Port: matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 : A_0_read_46 | {1 }
	Port: matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 : agg_result_0 | {6 7 }
	Port: matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 : agg_result_1 | {6 7 }
	Port: matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 : agg_result_2 | {6 7 }
	Port: matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 : agg_result_3 | {6 7 }
	Port: matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 : agg_result_4 | {6 7 }
	Port: matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 : agg_result_5 | {6 7 }
	Port: matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 : agg_result_6 | {6 7 }
	Port: matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 : agg_result_7 | {6 7 }
	Port: matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 : B_0 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln81 : 1
		store_ln189 : 1
		indvar_flatten_load : 1
		icmp_ln81 : 2
		add_ln81 : 2
		br_ln81 : 3
		j_4_load : 1
		i_03_load : 1
		i : 2
		icmp_ln82 : 2
		select_ln81 : 3
		select_ln81_4 : 3
		zext_ln82 : 4
		trunc_ln82 : 4
		B_0_addr : 5
		B_0_load : 6
		switch_ln84 : 5
		j : 4
		store_ln81 : 3
		store_ln81 : 4
		store_ln189 : 5
	State 2
		mul : 1
	State 3
	State 4
	State 5
	State 6
		agg_result_0_addr : 1
		agg_result_1_addr : 1
		agg_result_2_addr : 1
		agg_result_3_addr : 1
		agg_result_4_addr : 1
		agg_result_5_addr : 1
		agg_result_6_addr : 1
		agg_result_7_addr : 1
		agg_result_0_load : 2
		agg_result_1_load : 2
		agg_result_2_load : 2
		agg_result_3_load : 2
		agg_result_4_load : 2
		agg_result_5_load : 2
		agg_result_6_load : 2
		agg_result_7_load : 2
	State 7
		tmp_9 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
		store_ln84 : 1
		store_ln84 : 1
		store_ln84 : 1
		store_ln84 : 1
		store_ln84 : 1
		store_ln84 : 1
		store_ln84 : 1
		store_ln84 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   dadd   |        grp_fu_329       |    3    |   445   |   781   |
|----------|-------------------------|---------|---------|---------|
|   dmul   |        grp_fu_341       |    11   |   317   |   208   |
|----------|-------------------------|---------|---------|---------|
| sparsemux|        tmp_fu_440       |    0    |    0    |    54   |
|          |       tmp_9_fu_489      |    0    |    0    |    43   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln81_fu_370     |    0    |    0    |    14   |
|    add   |         i_fu_382        |    0    |    0    |    12   |
|          |         j_fu_419        |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     icmp_ln81_fu_364    |    0    |    0    |    14   |
|          |     icmp_ln82_fu_388    |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|  select  |    select_ln81_fu_394   |    0    |    0    |    4    |
|          |   select_ln81_4_fu_402  |    0    |    0    |    4    |
|----------|-------------------------|---------|---------|---------|
|          | A_0_read_68_read_fu_120 |    0    |    0    |    0    |
|          | A_0_read_69_read_fu_126 |    0    |    0    |    0    |
|          | A_0_read_70_read_fu_132 |    0    |    0    |    0    |
|          | A_0_read_71_read_fu_138 |    0    |    0    |    0    |
|   read   | A_0_read_72_read_fu_144 |    0    |    0    |    0    |
|          | A_0_read_73_read_fu_150 |    0    |    0    |    0    |
|          | A_0_read_74_read_fu_156 |    0    |    0    |    0    |
|          | A_0_read_75_read_fu_162 |    0    |    0    |    0    |
|          | A_0_read_76_read_fu_168 |    0    |    0    |    0    |
|          | A_0_read_77_read_fu_174 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |     zext_ln82_fu_410    |    0    |    0    |    0    |
|          |     zext_ln81_fu_478    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |    trunc_ln82_fu_415    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    14   |   762   |   1158  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   A_0_read_68_reg_549   |   64   |
|   A_0_read_69_reg_554   |   64   |
|   A_0_read_70_reg_559   |   64   |
|   A_0_read_71_reg_564   |   64   |
|   A_0_read_72_reg_569   |   64   |
|   A_0_read_73_reg_574   |   64   |
|   A_0_read_74_reg_579   |   64   |
|   A_0_read_75_reg_584   |   64   |
|   A_0_read_76_reg_589   |   64   |
|   A_0_read_77_reg_594   |   64   |
|     B_0_addr_reg_614    |    3   |
|     B_0_load_reg_624    |   64   |
|agg_result_0_addr_reg_629|    4   |
|agg_result_1_addr_reg_635|    4   |
|agg_result_2_addr_reg_641|    4   |
|agg_result_3_addr_reg_647|    4   |
|agg_result_4_addr_reg_653|    4   |
|agg_result_5_addr_reg_659|    4   |
|agg_result_6_addr_reg_665|    4   |
|agg_result_7_addr_reg_671|    4   |
|       i_03_reg_535      |    4   |
|    icmp_ln81_reg_599    |    1   |
|  indvar_flatten_reg_542 |    7   |
|       j_4_reg_528       |    4   |
|       mul_reg_677       |   64   |
|  select_ln81_4_reg_603  |    4   |
|      tmp_9_reg_682      |   64   |
|       tmp_reg_619       |   64   |
|    trunc_ln82_reg_609   |    3   |
+-------------------------+--------+
|          Total          |   954  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_187 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_249 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_259 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_269 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_279 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_289 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_299 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_309 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_319 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|     grp_fu_341    |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|     grp_fu_341    |  p1  |   2  |  64  |   128  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   262  ||  5.379  ||    0    ||    99   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    -   |   762  |  1158  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    0   |   99   |
|  Register |    -   |    -   |   954  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |    5   |  1716  |  1257  |
+-----------+--------+--------+--------+--------+
