// Seed: 2059498415
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  assign module_1.id_3 = 0;
  input wire id_1;
  always @(-1'b0 or posedge id_3 == id_2) $unsigned(35);
  ;
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    input tri0 id_2,
    input supply0 id_3,
    output tri0 id_4
);
  wand ['h0 : 1 'b0] id_6;
  assign id_6 = 1'h0;
  parameter id_7 = 1'h0;
  logic id_8;
  ;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6
  );
endmodule
