$date
	Wed Dec 24 17:15:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_top $end
$var wire 8 ! read_data [7:0] $end
$var wire 1 " done $end
$var reg 8 # address [7:0] $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$var reg 1 & rw $end
$var reg 1 ' start $end
$var reg 8 ( write_data [7:0] $end
$scope module dut $end
$var wire 8 ) address [7:0] $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var wire 1 & rw $end
$var wire 1 ' start $end
$var wire 8 * write_data [7:0] $end
$var wire 8 + read_data [7:0] $end
$var wire 1 , ram_wr_en $end
$var wire 1 - ram_ready $end
$var wire 1 . ram_rd_en $end
$var wire 8 / ram_data_out [7:0] $end
$var wire 8 0 ram_data_in [7:0] $end
$var wire 8 1 ram_addr [7:0] $end
$var wire 1 " done $end
$scope module controller $end
$var wire 8 2 address [7:0] $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var wire 1 & rw $end
$var wire 1 ' start $end
$var wire 8 3 write_data [7:0] $end
$var wire 1 - ram_ready $end
$var wire 8 4 ram_data_out [7:0] $end
$var reg 1 " done $end
$var reg 2 5 next_state [1:0] $end
$var reg 8 6 ram_addr [7:0] $end
$var reg 8 7 ram_data_in [7:0] $end
$var reg 1 . ram_rd_en $end
$var reg 1 , ram_wr_en $end
$var reg 8 8 read_data [7:0] $end
$var reg 2 9 state [1:0] $end
$upscope $end
$scope module memory $end
$var wire 8 : addr [7:0] $end
$var wire 1 $ clk $end
$var wire 8 ; data_in [7:0] $end
$var wire 1 . rd_en $end
$var wire 1 , wr_en $end
$var reg 8 < data_out [7:0] $end
$var reg 1 - ready $end
$var integer 32 = i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000000 =
bx <
b0 ;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
bx 4
b0 3
b0 2
b0 1
b0 0
bx /
0.
x-
0,
b0 +
b0 *
b0 )
b0 (
0'
0&
1%
0$
b0 #
0"
b0 !
$end
#5000
0-
1$
#10000
0$
#15000
1$
#20000
0$
0%
#25000
1$
#30000
b1 5
0$
1'
1&
b10101011 (
b10101011 *
b10101011 3
b10000 #
b10000 )
b10000 2
#35000
b1 9
1$
#40000
0$
#45000
b10101011 0
b10101011 7
b10101011 ;
b10000 1
b10000 6
b10000 :
1,
1$
#50000
0$
#55000
b11 5
1-
1$
#60000
0$
#65000
b11 9
1-
1$
#70000
0$
#75000
1"
0,
1-
1$
#80000
0$
#85000
b0 9
0-
b0 5
1$
0'
#90000
0$
#95000
0"
1$
#100000
0$
#105000
b10 9
b10 5
1$
1'
0&
#110000
0$
#115000
bx !
bx +
bx 8
1.
1$
#120000
0$
#125000
b11 5
1-
b10101011 /
b10101011 4
b10101011 <
1$
#130000
0$
#135000
b11 9
b10101011 !
b10101011 +
b10101011 8
1-
1$
#140000
0$
#145000
1"
0.
1-
1$
#150000
0$
#155000
b0 9
0-
b0 5
1$
0'
#160000
0$
#165000
0"
1$
#170000
0$
#175000
b1 9
b1 5
1$
1'
1&
b11001101 (
b11001101 *
b11001101 3
b100000 #
b100000 )
b100000 2
#180000
0$
#185000
b11001101 0
b11001101 7
b11001101 ;
b100000 1
b100000 6
b100000 :
1,
1$
#190000
0$
#195000
b11 5
1-
1$
#200000
0$
#205000
b11 9
1-
1$
#210000
0$
#215000
1"
0,
1-
1$
#220000
0$
#225000
b0 9
0-
b0 5
1$
0'
#230000
0$
#235000
0"
1$
#240000
0$
#245000
b10 9
b10 5
1$
1'
0&
#250000
0$
#255000
1.
1$
#260000
0$
#265000
b11 5
1-
b11001101 /
b11001101 4
b11001101 <
1$
#270000
0$
#275000
b11 9
b11001101 !
b11001101 +
b11001101 8
1-
1$
#280000
0$
#285000
1"
0.
1-
1$
#290000
0$
#295000
b0 9
0-
b0 5
1$
0'
#300000
0$
#305000
0"
1$
#310000
0$
#315000
b10 9
b10 5
1$
1'
b10000 #
b10000 )
b10000 2
#320000
0$
#325000
b10000 1
b10000 6
b10000 :
1.
1$
#330000
0$
#335000
b11 5
1-
b10101011 /
b10101011 4
b10101011 <
1$
#340000
0$
#345000
b10101011 !
b10101011 +
b10101011 8
b11 9
1-
1$
#350000
0$
#355000
1"
0.
1-
1$
#360000
0$
#365000
b0 9
0-
b0 5
1$
0'
#370000
0$
#375000
0"
1$
#380000
0$
#385000
1$
#390000
0$
#395000
1$
#400000
0$
#405000
1$
#410000
0$
#415000
1$
