{
  "module_name": "sc.h",
  "hash_id": "bb175684c40242f0e0bf635dd4d8186042343c8da90c2a2f842261e9dc4b1c10",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/platform/ti/vpe/sc.h",
  "human_readable_source": " \n \n#ifndef TI_SC_H\n#define TI_SC_H\n\n \n#define CFG_SC0\t\t\t\t0x0\n#define CFG_INTERLACE_O\t\t\t(1 << 0)\n#define CFG_LINEAR\t\t\t(1 << 1)\n#define CFG_SC_BYPASS\t\t\t(1 << 2)\n#define CFG_INVT_FID\t\t\t(1 << 3)\n#define CFG_USE_RAV\t\t\t(1 << 4)\n#define CFG_ENABLE_EV\t\t\t(1 << 5)\n#define CFG_AUTO_HS\t\t\t(1 << 6)\n#define CFG_DCM_2X\t\t\t(1 << 7)\n#define CFG_DCM_4X\t\t\t(1 << 8)\n#define CFG_HP_BYPASS\t\t\t(1 << 9)\n#define CFG_INTERLACE_I\t\t\t(1 << 10)\n#define CFG_ENABLE_SIN2_VER_INTP\t(1 << 11)\n#define CFG_Y_PK_EN\t\t\t(1 << 14)\n#define CFG_TRIM\t\t\t(1 << 15)\n#define CFG_SELFGEN_FID\t\t\t(1 << 16)\n\n#define CFG_SC1\t\t\t\t0x4\n#define CFG_ROW_ACC_INC_MASK\t\t0x07ffffff\n#define CFG_ROW_ACC_INC_SHIFT\t\t0\n\n#define CFG_SC2\t\t\t\t0x08\n#define CFG_ROW_ACC_OFFSET_MASK\t\t0x0fffffff\n#define CFG_ROW_ACC_OFFSET_SHIFT\t0\n\n#define CFG_SC3\t\t\t\t0x0c\n#define CFG_ROW_ACC_OFFSET_B_MASK\t0x0fffffff\n#define CFG_ROW_ACC_OFFSET_B_SHIFT\t0\n\n#define CFG_SC4\t\t\t\t0x10\n#define CFG_TAR_H_MASK\t\t\t0x07ff\n#define CFG_TAR_H_SHIFT\t\t\t0\n#define CFG_TAR_W_MASK\t\t\t0x07ff\n#define CFG_TAR_W_SHIFT\t\t\t12\n#define CFG_LIN_ACC_INC_U_MASK\t\t0x07\n#define CFG_LIN_ACC_INC_U_SHIFT\t\t24\n#define CFG_NLIN_ACC_INIT_U_MASK\t0x07\n#define CFG_NLIN_ACC_INIT_U_SHIFT\t28\n\n#define CFG_SC5\t\t\t\t0x14\n#define CFG_SRC_H_MASK\t\t\t0x07ff\n#define CFG_SRC_H_SHIFT\t\t\t0\n#define CFG_SRC_W_MASK\t\t\t0x07ff\n#define CFG_SRC_W_SHIFT\t\t\t12\n#define CFG_NLIN_ACC_INC_U_MASK\t\t0x07\n#define CFG_NLIN_ACC_INC_U_SHIFT\t24\n\n#define CFG_SC6\t\t\t\t0x18\n#define CFG_ROW_ACC_INIT_RAV_MASK\t0x03ff\n#define CFG_ROW_ACC_INIT_RAV_SHIFT\t0\n#define CFG_ROW_ACC_INIT_RAV_B_MASK\t0x03ff\n#define CFG_ROW_ACC_INIT_RAV_B_SHIFT\t10\n\n#define CFG_SC8\t\t\t\t0x20\n#define CFG_NLIN_LEFT_MASK\t\t0x07ff\n#define CFG_NLIN_LEFT_SHIFT\t\t0\n#define CFG_NLIN_RIGHT_MASK\t\t0x07ff\n#define CFG_NLIN_RIGHT_SHIFT\t\t12\n\n#define CFG_SC9\t\t\t\t0x24\n#define CFG_LIN_ACC_INC\t\t\tCFG_SC9\n\n#define CFG_SC10\t\t\t0x28\n#define CFG_NLIN_ACC_INIT\t\tCFG_SC10\n\n#define CFG_SC11\t\t\t0x2c\n#define CFG_NLIN_ACC_INC\t\tCFG_SC11\n\n#define CFG_SC12\t\t\t0x30\n#define CFG_COL_ACC_OFFSET_MASK\t\t0x01ffffff\n#define CFG_COL_ACC_OFFSET_SHIFT\t0\n\n#define CFG_SC13\t\t\t0x34\n#define CFG_SC_FACTOR_RAV_MASK\t\t0xff\n#define CFG_SC_FACTOR_RAV_SHIFT\t\t0\n#define CFG_CHROMA_INTP_THR_MASK\t0x03ff\n#define CFG_CHROMA_INTP_THR_SHIFT\t12\n#define CFG_DELTA_CHROMA_THR_MASK\t0x0f\n#define CFG_DELTA_CHROMA_THR_SHIFT\t24\n\n#define CFG_SC17\t\t\t0x44\n#define CFG_EV_THR_MASK\t\t\t0x03ff\n#define CFG_EV_THR_SHIFT\t\t12\n#define CFG_DELTA_LUMA_THR_MASK\t\t0x0f\n#define CFG_DELTA_LUMA_THR_SHIFT\t24\n#define CFG_DELTA_EV_THR_MASK\t\t0x0f\n#define CFG_DELTA_EV_THR_SHIFT\t\t28\n\n#define CFG_SC18\t\t\t0x48\n#define CFG_HS_FACTOR_MASK\t\t0x03ff\n#define CFG_HS_FACTOR_SHIFT\t\t0\n#define CFG_CONF_DEFAULT_MASK\t\t0x01ff\n#define CFG_CONF_DEFAULT_SHIFT\t\t16\n\n#define CFG_SC19\t\t\t0x4c\n#define CFG_HPF_COEFF0_MASK\t\t0xff\n#define CFG_HPF_COEFF0_SHIFT\t\t0\n#define CFG_HPF_COEFF1_MASK\t\t0xff\n#define CFG_HPF_COEFF1_SHIFT\t\t8\n#define CFG_HPF_COEFF2_MASK\t\t0xff\n#define CFG_HPF_COEFF2_SHIFT\t\t16\n#define CFG_HPF_COEFF3_MASK\t\t0xff\n#define CFG_HPF_COEFF3_SHIFT\t\t23\n\n#define CFG_SC20\t\t\t0x50\n#define CFG_HPF_COEFF4_MASK\t\t0xff\n#define CFG_HPF_COEFF4_SHIFT\t\t0\n#define CFG_HPF_COEFF5_MASK\t\t0xff\n#define CFG_HPF_COEFF5_SHIFT\t\t8\n#define CFG_HPF_NORM_SHIFT_MASK\t\t0x07\n#define CFG_HPF_NORM_SHIFT_SHIFT\t16\n#define CFG_NL_LIMIT_MASK\t\t0x1ff\n#define CFG_NL_LIMIT_SHIFT\t\t20\n\n#define CFG_SC21\t\t\t0x54\n#define CFG_NL_LO_THR_MASK\t\t0x01ff\n#define CFG_NL_LO_THR_SHIFT\t\t0\n#define CFG_NL_LO_SLOPE_MASK\t\t0xff\n#define CFG_NL_LO_SLOPE_SHIFT\t\t16\n\n#define CFG_SC22\t\t\t0x58\n#define CFG_NL_HI_THR_MASK\t\t0x01ff\n#define CFG_NL_HI_THR_SHIFT\t\t0\n#define CFG_NL_HI_SLOPE_SH_MASK\t\t0x07\n#define CFG_NL_HI_SLOPE_SH_SHIFT\t16\n\n#define CFG_SC23\t\t\t0x5c\n#define CFG_GRADIENT_THR_MASK\t\t0x07ff\n#define CFG_GRADIENT_THR_SHIFT\t\t0\n#define CFG_GRADIENT_THR_RANGE_MASK\t0x0f\n#define CFG_GRADIENT_THR_RANGE_SHIFT\t12\n#define CFG_MIN_GY_THR_MASK\t\t0xff\n#define CFG_MIN_GY_THR_SHIFT\t\t16\n#define CFG_MIN_GY_THR_RANGE_MASK\t0x0f\n#define CFG_MIN_GY_THR_RANGE_SHIFT\t28\n\n#define CFG_SC24\t\t\t0x60\n#define CFG_ORG_H_MASK\t\t\t0x07ff\n#define CFG_ORG_H_SHIFT\t\t\t0\n#define CFG_ORG_W_MASK\t\t\t0x07ff\n#define CFG_ORG_W_SHIFT\t\t\t16\n\n#define CFG_SC25\t\t\t0x64\n#define CFG_OFF_H_MASK\t\t\t0x07ff\n#define CFG_OFF_H_SHIFT\t\t\t0\n#define CFG_OFF_W_MASK\t\t\t0x07ff\n#define CFG_OFF_W_SHIFT\t\t\t16\n\n \n#define SC_NUM_PHASES\t\t\t32\n\n \n#define SC_H_NUM_TAPS\t\t\t7\n\n \n#define SC_V_NUM_TAPS\t\t\t5\n\n \n#define SC_NUM_TAPS_MEM_ALIGN\t\t8\n\n \n#define SC_MAX_PIXEL_WIDTH\t\t2047\n\n \n#define SC_MAX_PIXEL_HEIGHT\t\t2047\n\n \n#define SC_COEF_SRAM_SIZE\t(SC_NUM_PHASES * 2 * SC_NUM_TAPS_MEM_ALIGN * 2)\n\nstruct sc_data {\n\tvoid __iomem\t\t*base;\n\tstruct resource\t\t*res;\n\n\tdma_addr_t\t\tloaded_coeff_h;  \n\tdma_addr_t\t\tloaded_coeff_v;  \n\n\tbool\t\t\tload_coeff_h;\t \n\tbool\t\t\tload_coeff_v;\t \n\n\tstruct platform_device *pdev;\n};\n\nvoid sc_dump_regs(struct sc_data *sc);\nvoid sc_set_hs_coeffs(struct sc_data *sc, void *addr, unsigned int src_w,\n\t\tunsigned int dst_w);\nvoid sc_set_vs_coeffs(struct sc_data *sc, void *addr, unsigned int src_h,\n\t\tunsigned int dst_h);\nvoid sc_config_scaler(struct sc_data *sc, u32 *sc_reg0, u32 *sc_reg8,\n\t\tu32 *sc_reg17, unsigned int src_w, unsigned int src_h,\n\t\tunsigned int dst_w, unsigned int dst_h);\nstruct sc_data *sc_create(struct platform_device *pdev, const char *res_name);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}