0.6
2018.3
Dec  7 2018
00:33:28
D:/TJU/tju-digital-design/lab02/UART.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/TJU/tju-digital-design/lab02/UART.srcs/sim_1/new/tb_async_receiver.sv,1764068586,systemVerilog,,,,tb_async_receiver,,,,,,,,
D:/TJU/tju-digital-design/lab02/UART.srcs/sim_1/new/tb_async_transmitter.sv,1764068421,systemVerilog,,,,tb_async_transmitter,,,,,,,,
D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/new/async_receiver.sv,1765694126,systemVerilog,,D:/TJU/tju-digital-design/lab02/UART.srcs/sim_1/new/tb_async_receiver.sv,,async_receiver,,,,,,,,
D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/new/async_transmitter.sv,1765690594,systemVerilog,,D:/TJU/tju-digital-design/lab02/UART.srcs/sim_1/new/tb_async_transmitter.sv,,async_transmitter,,,,,,,,
