# SystemVerilog Grammar

An ANTLR4 grammar for SystemVerilog (IEEE Std 1800-2017)

Example files have been taken from [hdlConvertor](https://github.com/Nic30/hdlConvertor/tree/master/tests/sv_test/std2017).
