// Seed: 661168878
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output reg id_1;
  assign id_1 = "" && id_2 == "";
  wire id_3;
  always id_1 <= #(1'h0 != id_2  : -1  : {id_3, -1}) id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input logic [7:0] id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wor id_2;
  output reg id_1;
  wire id_9;
  module_0 modCall_1 (
      id_1,
      id_9
  );
  wire id_10;
  assign id_2 = 1;
  localparam id_11 = 1;
  assign id_1 = id_5;
  always @(-1 >= id_6[1 :-1]) id_1 = #1 id_8;
  parameter id_12 = -1;
endmodule
