#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Aug  2 15:36:00 2018
# Process ID: 31552
# Current directory: /home/yang/vcu118/RISCV-VCU118
# Command line: vivado
# Log file: /home/yang/vcu118/RISCV-VCU118/vivado.log
# Journal file: /home/yang/vcu118/RISCV-VCU118/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/yang/vcu118/vcu118.xpr
source /home/yang/code/vcu118mig.tcl
source /home/yang/code/vcu118mig.tcl
remove_files  /home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/vcu118mig.xci
source /home/yang/code/vcu118mig.tcl
remove_files  /home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/vcu118mig.xci
source /home/yang/code/vcu118mig.tcl
remove_files  /home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/vcu118mig.xci
file delete -force /home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig
source /home/yang/code/vcu118mig.tcl
reset_run clk_wiz_0_synth_1
reset_run clk_wiz_1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
generate_target all [get_files  /home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/vcu118mig.xci]
export_ip_user_files -of_objects [get_files /home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/vcu118mig.xci] -no_script -sync -force -quiet
reset_run vcu118mig_synth_1
launch_runs -jobs 6 vcu118mig_synth_1
export_simulation -of_objects [get_files /home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/vcu118mig.xci] -directory /home/yang/vcu118/vcu118.ip_user_files/sim_scripts -ip_user_files_dir /home/yang/vcu118/vcu118.ip_user_files -ipstatic_source_dir /home/yang/vcu118/vcu118.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/yang/vcu118/vcu118.cache/compile_simlib/modelsim} {questa=/home/yang/vcu118/vcu118.cache/compile_simlib/questa} {ies=/home/yang/vcu118/vcu118.cache/compile_simlib/ies} {vcs=/home/yang/vcu118/vcu118.cache/compile_simlib/vcs} {riviera=/home/yang/vcu118/vcu118.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
add_files -fileset constrs_1 -norecurse /home/yang/code/freedom/fpga-shells/xilinx/vcu118/constraints/vcu118-master.xdc
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
open_run impl_1
