/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az223-226
+ date
Fri Mar 12 23:56:22 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1615593382
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------
[[20309,1],0]: A high-performance Open MPI point-to-point messaging module
was unable to find any relevant network interfaces:

Module: OpenFabrics (openib)
  Host: fv-az223-226

Another transport will be used instead, although this may result in
lower performance.

NOTE: You can disable this warning by setting the MCA parameter
btl_base_warn_component_unused to 0.
--------------------------------------------------------------------------
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Mar 12 2021 (23:49:39)
Run date:          Mar 12 2021 (23:56:23+0000)
Run host:          fv-az223-226.53btvpnh2tbefnyznjo2xqgyec.cx.internal.cloudapp.net (pid=6762)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 1.11.9, API version 0x10b06
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az223-226
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->replicate_membind               : no
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, local=7121292KB, total=7121292KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=1a8edf33-62c4-b543-9691-d85264763109, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.4.0-1040-azure, OSVersion="#42~18.04.1-Ubuntu SMP Mon Feb 8 19:05:32 UTC 2021", HostName=fv-az223-226, Architecture=x86_64, hwlocVersion=1.11.9, ProcessName=cactus_sim)
  Package L#0: (P#0, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#-1, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
  Memory has type "local" depth 0
    size 7292203008 pagesize 4096, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00272851 sec
      iterations=10000000... time=0.0278109 sec
      iterations=100000000... time=0.26609 sec
      iterations=400000000... time=1.02697 sec
      iterations=400000000... time=0.763569 sec
      result: 3.03722 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00274521 sec
      iterations=10000000... time=0.0291063 sec
      iterations=100000000... time=0.272298 sec
      iterations=400000000... time=1.07828 sec
      result: 11.8708 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.0015072 sec
      iterations=10000000... time=0.0164032 sec
      iterations=100000000... time=0.155221 sec
      iterations=700000000... time=1.12479 sec
      result: 9.95743 Giop/sec
    Memory allocation performance for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.413806 sec
      iterations=3... time=1.26017 sec
      result: 2.55618 GByte/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000205901 sec
      iterations=10000... time=0.0013342 sec
      iterations=100000... time=0.0128198 sec
      iterations=1000000... time=0.127324 sec
      iterations=9000000... time=1.20299 sec
      result: 1.33666 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000391201 sec
      iterations=10000... time=0.00358541 sec
      iterations=100000... time=0.0391625 sec
      iterations=1000000... time=0.383241 sec
      iterations=3000000... time=1.16844 sec
      result: 3.8948 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1000... time=0.00788282 sec
      iterations=10000... time=0.0568334 sec
      iterations=100000... time=0.530917 sec
      iterations=200000... time=1.04891 sec
      result: 52.4456 nsec
    Read latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.0107523 sec
      iterations=10000... time=0.0974171 sec
      iterations=100000... time=1.06296 sec
      result: 106.296 nsec
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=2.6e-06 sec
      iterations=100... time=2.37e-05 sec
      iterations=1000... time=0.000235201 sec
      iterations=10000... time=0.00278491 sec
      iterations=100000... time=0.0272039 sec
      iterations=1000000... time=0.247731 sec
      iterations=4000000... time=1.02922 sec
      result: 95.5134 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=5.5e-06 sec
      iterations=10... time=3.73e-05 sec
      iterations=100... time=0.000379001 sec
      iterations=1000... time=0.00335441 sec
      iterations=10000... time=0.0362682 sec
      iterations=100000... time=0.375145 sec
      iterations=300000... time=1.15548 sec
      result: 51.0459 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1... time=0.00306191 sec
      iterations=10... time=0.0141161 sec
      iterations=100... time=0.129756 sec
      iterations=800... time=1.11653 sec
      result: 28.1742 GByte/sec
    Read bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.0979297 sec
      iterations=10... time=1.00464 sec
      result: 10.6878 GByte/sec
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.9e-06 sec
      iterations=10000... time=6.09e-05 sec
      iterations=100000... time=0.000236601 sec
      iterations=1000000... time=0.00245741 sec
      iterations=10000000... time=0.0244473 sec
      iterations=100000000... time=0.265457 sec
      iterations=400000000... time=1.05775 sec
      result: 0.330548 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=1.74e-05 sec
      iterations=10000... time=0.000143701 sec
      iterations=100000... time=0.0016654 sec
      iterations=1000000... time=0.0167519 sec
      iterations=10000000... time=0.159088 sec
      iterations=70000000... time=1.12256 sec
      result: 2.00458 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1000... time=5.3101e-05 sec
      iterations=10000... time=0.0003232 sec
      iterations=100000... time=0.00314571 sec
      iterations=1000000... time=0.029403 sec
      iterations=10000000... time=0.361235 sec
      iterations=30000000... time=1.08545 sec
      result: 4.52269 nsec
    Write latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.000208001 sec
      iterations=10000... time=0.0014285 sec
      iterations=100000... time=0.0135589 sec
      iterations=1000000... time=0.141571 sec
      iterations=8000000... time=1.11978 sec
      result: 17.4966 nsec
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=2.9e-06 sec
      iterations=100... time=2.46e-05 sec
      iterations=1000... time=0.000447002 sec
      iterations=10000... time=0.00285551 sec
      iterations=100000... time=0.0250448 sec
      iterations=1000000... time=0.265338 sec
      iterations=4000000... time=1.05056 sec
      result: 93.5734 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=7.8e-06 sec
      iterations=10... time=7.86e-05 sec
      iterations=100... time=0.000844401 sec
      iterations=1000... time=0.00811002 sec
      iterations=10000... time=0.0817487 sec
      iterations=100000... time=0.840098 sec
      iterations=200000... time=1.63246 sec
      result: 24.0873 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1... time=0.00507691 sec
      iterations=10... time=0.0225664 sec
      iterations=100... time=0.188198 sec
      iterations=600... time=1.27192 sec
      result: 18.5491 GByte/sec
    Write bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.194581 sec
      iterations=6... time=1.19899 sec
      result: 5.37321 GByte/sec
    Write bandwidth via cache-bypassing stores for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.0592003 sec
      iterations=10... time=0.598675 sec
      iterations=20... time=1.26861 sec
      result: 16.9278 GByte/sec
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.49e-05 sec
      iterations=10... time=0.0002131 sec
      iterations=100... time=0.0021672 sec
      iterations=1000... time=0.0250305 sec
      iterations=10000... time=0.257803 sec
      iterations=40000... time=0.936748 sec
      iterations=80000... time=1.84701 sec
      result: 0.0748454 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=4.49e-05 sec
      iterations=10... time=0.000360201 sec
      iterations=100... time=0.00362931 sec
      iterations=1000... time=0.0374424 sec
      iterations=10000... time=0.370777 sec
      iterations=30000... time=1.11039 sec
      result: 0.328722 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00484551 sec
      iterations=10... time=0.0542687 sec
      iterations=100... time=0.554236 sec
      iterations=200... time=1.09521 sec
      result: 0.449296 Gupdates/sec
    Stencil code performance of local memory (for 2 PUs) (using 1*406^3 grid points, 1*1070774656 bytes):
      iterations=1... time=0.176424 sec
      iterations=6... time=0.996637 sec
      iterations=12... time=2.02259 sec
      result: 0.397056 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00267766 sec
      iterations=10000000... time=0.0260519 sec
      iterations=100000000... time=0.27045 sec
      iterations=400000000... time=1.12212 sec
      iterations=400000000... time=0.813699 sec
      result: 2.59385 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00260946 sec
      iterations=10000000... time=0.0287034 sec
      iterations=100000000... time=0.295632 sec
      iterations=400000000... time=1.17819 sec
      result: 10.8641 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00160715 sec
      iterations=10000000... time=0.0156818 sec
      iterations=100000000... time=0.165275 sec
      iterations=700000000... time=1.18153 sec
      result: 9.47926 Giop/sec
    Memory allocation performance for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.213347 sec
      iterations=5... time=1.06463 sec
      result: 5.04278 GByte/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.00013065 sec
      iterations=10000... time=0.0013379 sec
      iterations=100000... time=0.0137103 sec
      iterations=1000000... time=0.141737 sec
      iterations=8000000... time=1.07416 sec
      result: 1.3427 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000405551 sec
      iterations=10000... time=0.00429091 sec
      iterations=100000... time=0.0458838 sec
      iterations=1000000... time=0.45407 sec
      iterations=2000000... time=0.895851 sec
      iterations=4000000... time=1.78016 sec
      result: 4.45039 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1000... time=0.00325671 sec
      iterations=10000... time=0.0325085 sec
      iterations=100000... time=0.389665 sec
      iterations=300000... time=1.24281 sec
      result: 41.4269 nsec
    Read latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.0107904 sec
      iterations=10000... time=0.0990948 sec
      iterations=100000... time=1.05846 sec
      result: 105.846 nsec
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=9e-07 sec
      iterations=10... time=3.25e-06 sec
      iterations=100... time=2.89e-05 sec
      iterations=1000... time=0.0003239 sec
      iterations=10000... time=0.00274201 sec
      iterations=100000... time=0.0270444 sec
      iterations=1000000... time=0.281212 sec
      iterations=4000000... time=1.08972 sec
      result: 90.2105 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=5.5e-06 sec
      iterations=10... time=4.045e-05 sec
      iterations=100... time=0.000598551 sec
      iterations=1000... time=0.00421571 sec
      iterations=10000... time=0.0489035 sec
      iterations=100000... time=0.455651 sec
      iterations=200000... time=0.879028 sec
      iterations=400000... time=1.78316 sec
      result: 44.1032 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1... time=0.00201811 sec
      iterations=10... time=0.0135486 sec
      iterations=100... time=0.135278 sec
      iterations=800... time=1.14213 sec
      result: 27.5428 GByte/sec
    Read bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.104678 sec
      iterations=10... time=1.06559 sec
      result: 10.0765 GByte/sec
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.9e-06 sec
      iterations=10000... time=2.555e-05 sec
      iterations=100000... time=0.00031075 sec
      iterations=1000000... time=0.00238346 sec
      iterations=10000000... time=0.0268432 sec
      iterations=100000000... time=0.267483 sec
      iterations=400000000... time=1.06374 sec
      result: 0.33242 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=1.825e-05 sec
      iterations=10000... time=0.000176101 sec
      iterations=100000... time=0.0017647 sec
      iterations=1000000... time=0.0165809 sec
      iterations=10000000... time=0.169408 sec
      iterations=60000000... time=1.07439 sec
      result: 2.23831 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1000... time=8.9351e-05 sec
      iterations=10000... time=0.000471301 sec
      iterations=100000... time=0.00364851 sec
      iterations=1000000... time=0.0329584 sec
      iterations=10000000... time=0.347627 sec
      iterations=30000000... time=1.14967 sec
      result: 4.7903 nsec
    Write latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.000240251 sec
      iterations=10000... time=0.0020942 sec
      iterations=100000... time=0.0194736 sec
      iterations=1000000... time=0.229344 sec
      iterations=5000000... time=1.1203 sec
      result: 28.0076 nsec
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.2005e-06 sec
      iterations=10... time=5.65e-06 sec
      iterations=100... time=5.135e-05 sec
      iterations=1000... time=0.000589051 sec
      iterations=10000... time=0.00600851 sec
      iterations=100000... time=0.0625913 sec
      iterations=1000000... time=0.589793 sec
      iterations=2000000... time=1.05794 sec
      result: 46.4603 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.5e-06 sec
      iterations=10... time=0.0001035 sec
      iterations=100... time=0.000864702 sec
      iterations=1000... time=0.00908302 sec
      iterations=10000... time=0.0898655 sec
      iterations=100000... time=0.909484 sec
      iterations=200000... time=1.79512 sec
      result: 21.9048 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1... time=0.00274971 sec
      iterations=10... time=0.0307634 sec
      iterations=100... time=0.346528 sec
      iterations=300... time=1.02799 sec
      result: 11.4753 GByte/sec
    Write bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.200389 sec
      iterations=5... time=0.989736 sec
      iterations=10... time=2.04883 sec
      result: 5.24077 GByte/sec
    Write bandwidth via cache-bypassing stores for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.0652238 sec
      iterations=10... time=0.630692 sec
      iterations=20... time=1.31195 sec
      result: 16.3687 GByte/sec
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=5.7e-06 sec
      iterations=10... time=2.765e-05 sec
      iterations=100... time=0.000291151 sec
      iterations=1000... time=0.00259861 sec
      iterations=10000... time=0.0296869 sec
      iterations=100000... time=0.262891 sec
      iterations=400000... time=1.15421 sec
      result: 0.252639 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=3.2e-05 sec
      iterations=10... time=0.00012615 sec
      iterations=100... time=0.00123565 sec
      iterations=1000... time=0.0130176 sec
      iterations=10000... time=0.134589 sec
      iterations=80000... time=1.06776 sec
      result: 0.436954 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00205441 sec
      iterations=10... time=0.0176584 sec
      iterations=100... time=0.172639 sec
      iterations=600... time=1.06215 sec
      result: 1.38985 Gupdates/sec
    Stencil code performance of local memory (for 2 PUs) (using 1*406^3 grid points, 1*1070774656 bytes):
      iterations=1... time=0.045643 sec
      iterations=10... time=0.447589 sec
      iterations=20... time=0.89567 sec
      iterations=40... time=1.79044 sec
      result: 1.49512 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Fri Mar 12 23:58:23 UTC 2021
+ echo Done.
Done.
  Elapsed time: 120.2 s
