#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri May 31 16:25:29 2024
# Process ID: 20396
# Current directory: C:/Users/kichi/Documents/Kichi@git/verilog-learning/prj/transmitter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20272 C:\Users\kichi\Documents\Kichi@git\verilog-learning\prj\transmitter\transmitter.xpr
# Log file: C:/Users/kichi/Documents/Kichi@git/verilog-learning/prj/transmitter/vivado.log
# Journal file: C:/Users/kichi/Documents/Kichi@git/verilog-learning/prj/transmitter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kichi/Documents/Kichi@git/verilog-learning/prj/transmitter/transmitter.xpr
update_compile_order -fileset sources_1
save_project_as BRAM_test C:/Users/kichi/Documents/Kichi@git/verilog-learning/prj/BRAM_test -force
open_bd_design {C:/Users/kichi/Documents/Kichi@git/verilog-learning/prj/BRAM_test/BRAM_test.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
set_property location {1 95 -231} [get_bd_cells blk_mem_gen_0]
set_property location {1 132 -221} [get_bd_cells blk_mem_gen_0]
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {true} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.use_bram_block {BRAM_Controller} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
set_property location {0.5 -116 -229} [get_bd_cells axi_bram_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA]
save_bd_design
