<!DOCTYPE html>
<html>
<head>
<script type="text/javascript" src="./js/coder_app.js"></script>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<script type="text/javascript" src="./rtwreport_utils.js"></script>
<script type="text/javascript" src="./rtwannotate.js"></script>
<link rel="stylesheet" type="text/css" href="./css/coder_app.css"/>
</head>
<body onload="srcFileOnload();">
<pre id="code">
<table class="code" id="codeTbl">
<tr name="1" id="1">
<td><a id="l1" class='ln'>1</a></td><td><span class="ct">/*</span></td></tr>
<tr name="2" id="2">
<td><a id="l2" class='ln'>2</a></td><td><span class="ct"> * Copyright (c) 2015 Freescale Semiconductor, Inc.</span></td></tr>
<tr name="3" id="3">
<td><a id="l3" class='ln'>3</a></td><td><span class="ct"> * Copyright 2016-2017 NXP</span></td></tr>
<tr name="4" id="4">
<td><a id="l4" class='ln'>4</a></td><td><span class="ct"> * All rights reserved.</span></td></tr>
<tr name="5" id="5">
<td><a id="l5" class='ln'>5</a></td><td><span class="ct"> *</span></td></tr>
<tr name="6" id="6">
<td><a id="l6" class='ln'>6</a></td><td><span class="ct"> * THIS SOFTWARE IS PROVIDED BY NXP "AS IS" AND ANY EXPRESSED OR</span></td></tr>
<tr name="7" id="7">
<td><a id="l7" class='ln'>7</a></td><td><span class="ct"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</span></td></tr>
<tr name="8" id="8">
<td><a id="l8" class='ln'>8</a></td><td><span class="ct"> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</span></td></tr>
<tr name="9" id="9">
<td><a id="l9" class='ln'>9</a></td><td><span class="ct"> * IN NO EVENT SHALL NXP OR ITS CONTRIBUTORS BE LIABLE FOR ANY DIRECT,</span></td></tr>
<tr name="10" id="10">
<td><a id="l10" class='ln'>10</a></td><td><span class="ct"> * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></td></tr>
<tr name="11" id="11">
<td><a id="l11" class='ln'>11</a></td><td><span class="ct"> * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR</span></td></tr>
<tr name="12" id="12">
<td><a id="l12" class='ln'>12</a></td><td><span class="ct"> * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</span></td></tr>
<tr name="13" id="13">
<td><a id="l13" class='ln'>13</a></td><td><span class="ct"> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,</span></td></tr>
<tr name="14" id="14">
<td><a id="l14" class='ln'>14</a></td><td><span class="ct"> * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING</span></td></tr>
<tr name="15" id="15">
<td><a id="l15" class='ln'>15</a></td><td><span class="ct"> * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF</span></td></tr>
<tr name="16" id="16">
<td><a id="l16" class='ln'>16</a></td><td><span class="ct"> * THE POSSIBILITY OF SUCH DAMAGE.</span></td></tr>
<tr name="17" id="17">
<td><a id="l17" class='ln'>17</a></td><td><span class="ct"> */</span></td></tr>
<tr name="18" id="18">
<td><a id="l18" class='ln'>18</a></td><td></td></tr>
<tr name="19" id="19">
<td><a id="l19" class='ln'>19</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="20" id="20">
<td><a id="l20" class='ln'>20</a></td><td><span class="ct"> * @file S32K144_features.h</span></td></tr>
<tr name="21" id="21">
<td><a id="l21" class='ln'>21</a></td><td><span class="ct"> * @brief Chip specific module features</span></td></tr>
<tr name="22" id="22">
<td><a id="l22" class='ln'>22</a></td><td><span class="ct"> *</span></td></tr>
<tr name="23" id="23">
<td><a id="l23" class='ln'>23</a></td><td><span class="ct"> * @page misra_violations MISRA-C:2012 violations</span></td></tr>
<tr name="24" id="24">
<td><a id="l24" class='ln'>24</a></td><td><span class="ct"> *</span></td></tr>
<tr name="25" id="25">
<td><a id="l25" class='ln'>25</a></td><td><span class="ct"> * @section [global]</span></td></tr>
<tr name="26" id="26">
<td><a id="l26" class='ln'>26</a></td><td><span class="ct"> * Violates MISRA 2012 Advisory Rule 2.3, Global typedef not referenced.</span></td></tr>
<tr name="27" id="27">
<td><a id="l27" class='ln'>27</a></td><td><span class="ct"> * Type used only in some modules of the SDK.</span></td></tr>
<tr name="28" id="28">
<td><a id="l28" class='ln'>28</a></td><td><span class="ct"> *</span></td></tr>
<tr name="29" id="29">
<td><a id="l29" class='ln'>29</a></td><td><span class="ct"> * @section [global]</span></td></tr>
<tr name="30" id="30">
<td><a id="l30" class='ln'>30</a></td><td><span class="ct"> * Violates MISRA 2012 Advisory Rule 2.4, tag unused outside of typedefs</span></td></tr>
<tr name="31" id="31">
<td><a id="l31" class='ln'>31</a></td><td><span class="ct"> * Tag defined specifically for typedef</span></td></tr>
<tr name="32" id="32">
<td><a id="l32" class='ln'>32</a></td><td><span class="ct"> *</span></td></tr>
<tr name="33" id="33">
<td><a id="l33" class='ln'>33</a></td><td><span class="ct"> * @section [global]</span></td></tr>
<tr name="34" id="34">
<td><a id="l34" class='ln'>34</a></td><td><span class="ct"> * Violates MISRA 2012 Advisory Rule 2.5, Global macro not referenced.</span></td></tr>
<tr name="35" id="35">
<td><a id="l35" class='ln'>35</a></td><td><span class="ct"> * The macros defined are used to define features for each driver, so this might be reported</span></td></tr>
<tr name="36" id="36">
<td><a id="l36" class='ln'>36</a></td><td><span class="ct"> * when the analysis is made only on one driver.</span></td></tr>
<tr name="37" id="37">
<td><a id="l37" class='ln'>37</a></td><td><span class="ct"> *</span></td></tr>
<tr name="38" id="38">
<td><a id="l38" class='ln'>38</a></td><td><span class="ct"> * @section [global]</span></td></tr>
<tr name="39" id="39">
<td><a id="l39" class='ln'>39</a></td><td><span class="ct"> * Violates MISRA 2012 Advisory Directive 4.9, Function-like macro</span></td></tr>
<tr name="40" id="40">
<td><a id="l40" class='ln'>40</a></td><td><span class="ct"> * These are very simple macros used for abstracting hw implementation.</span></td></tr>
<tr name="41" id="41">
<td><a id="l41" class='ln'>41</a></td><td><span class="ct"> * They help make the code easy to understand.</span></td></tr>
<tr name="42" id="42">
<td><a id="l42" class='ln'>42</a></td><td><span class="ct"> *</span></td></tr>
<tr name="43" id="43">
<td><a id="l43" class='ln'>43</a></td><td><span class="ct"> * @section [global]</span></td></tr>
<tr name="44" id="44">
<td><a id="l44" class='ln'>44</a></td><td><span class="ct"> * Violates MISRA 2012 Required Rule 5.1, identifier clash</span></td></tr>
<tr name="45" id="45">
<td><a id="l45" class='ln'>45</a></td><td><span class="ct"> * The supported compilers use more than 31 significant characters for identifiers.</span></td></tr>
<tr name="46" id="46">
<td><a id="l46" class='ln'>46</a></td><td><span class="ct"> *</span></td></tr>
<tr name="47" id="47">
<td><a id="l47" class='ln'>47</a></td><td><span class="ct"> * @section [global]</span></td></tr>
<tr name="48" id="48">
<td><a id="l48" class='ln'>48</a></td><td><span class="ct"> * Violates MISRA 2012 Required Rule 5.2, identifier clash</span></td></tr>
<tr name="49" id="49">
<td><a id="l49" class='ln'>49</a></td><td><span class="ct"> * The supported compilers use more than 31 significant characters for identifiers.</span></td></tr>
<tr name="50" id="50">
<td><a id="l50" class='ln'>50</a></td><td><span class="ct"> *</span></td></tr>
<tr name="51" id="51">
<td><a id="l51" class='ln'>51</a></td><td><span class="ct"> * @section [global]</span></td></tr>
<tr name="52" id="52">
<td><a id="l52" class='ln'>52</a></td><td><span class="ct"> * Violates MISRA 2012 Required Rule 5.4, identifier clash</span></td></tr>
<tr name="53" id="53">
<td><a id="l53" class='ln'>53</a></td><td><span class="ct"> * The supported compilers use more than 31 significant characters for identifiers.</span></td></tr>
<tr name="54" id="54">
<td><a id="l54" class='ln'>54</a></td><td><span class="ct"> *</span></td></tr>
<tr name="55" id="55">
<td><a id="l55" class='ln'>55</a></td><td><span class="ct"> * @section [global]</span></td></tr>
<tr name="56" id="56">
<td><a id="l56" class='ln'>56</a></td><td><span class="ct"> * Violates MISRA 2012 Required Rule 5.5, identifier clash</span></td></tr>
<tr name="57" id="57">
<td><a id="l57" class='ln'>57</a></td><td><span class="ct"> * The supported compilers use more than 31 significant characters for identifiers.</span></td></tr>
<tr name="58" id="58">
<td><a id="l58" class='ln'>58</a></td><td><span class="ct"> *</span></td></tr>
<tr name="59" id="59">
<td><a id="l59" class='ln'>59</a></td><td><span class="ct"> */</span></td></tr>
<tr name="60" id="60">
<td><a id="l60" class='ln'>60</a></td><td></td></tr>
<tr name="61" id="61">
<td><a id="l61" class='ln'>61</a></td><td><span class="pp">#if</span> <a id="61c5" class="tk">!</a><a id="61c6" class="tk">defined</a>(<a id="61c14" class="tk">S32K144_FEATURES_H</a>)</td></tr>
<tr name="62" id="62">
<td><a id="l62" class='ln'>62</a></td><td><span class="pp">#define</span> <a id="62c9" class="tk">S32K144_FEATURES_H</a></td></tr>
<tr name="63" id="63">
<td><a id="l63" class='ln'>63</a></td><td></td></tr>
<tr name="64" id="64">
<td><a id="l64" class='ln'>64</a></td><td><span class="ct">/* ERRATA sections*/</span></td></tr>
<tr name="65" id="65">
<td><a id="l65" class='ln'>65</a></td><td></td></tr>
<tr name="66" id="66">
<td><a id="l66" class='ln'>66</a></td><td><span class="ct">/* @brief ARM Errata 838869: Store immediate overlapping exception return operation might vector to</span></td></tr>
<tr name="67" id="67">
<td><a id="l67" class='ln'>67</a></td><td><span class="ct"> * incorrect interrupt. */</span></td></tr>
<tr name="68" id="68">
<td><a id="l68" class='ln'>68</a></td><td><span class="pp">#define</span> <a id="68c9" class="tk">ERRATA_E9005</a></td></tr>
<tr name="69" id="69">
<td><a id="l69" class='ln'>69</a></td><td></td></tr>
<tr name="70" id="70">
<td><a id="l70" class='ln'>70</a></td><td><span class="ct">/* @brief ARM Errata 709718: VDIV or VSQRT instructions might not complete correctly when very</span></td></tr>
<tr name="71" id="71">
<td><a id="l71" class='ln'>71</a></td><td><span class="ct"> * short ISRs are used. */</span></td></tr>
<tr name="72" id="72">
<td><a id="l72" class='ln'>72</a></td><td><span class="pp">#define</span> <a id="72c9" class="tk">ERRATA_E6940</a></td></tr>
<tr name="73" id="73">
<td><a id="l73" class='ln'>73</a></td><td></td></tr>
<tr name="74" id="74">
<td><a id="l74" class='ln'>74</a></td><td><span class="ct">/* @brief E10655: When using LPSPI in master mode and the SR[MBF] bit is read as a one, then, the</span></td></tr>
<tr name="75" id="75">
<td><a id="l75" class='ln'>75</a></td><td><span class="ct"> * flag is set. If it is read as a zero, it must be read second time and this second read will be</span></td></tr>
<tr name="76" id="76">
<td><a id="l76" class='ln'>76</a></td><td><span class="ct"> * the correct state of the bit.â€‹ */</span></td></tr>
<tr name="77" id="77">
<td><a id="l77" class='ln'>77</a></td><td><span class="pp">#define</span> <a id="77c9" class="tk">ERRATA_E10655</a></td></tr>
<tr name="78" id="78">
<td><a id="l78" class='ln'>78</a></td><td></td></tr>
<tr name="79" id="79">
<td><a id="l79" class='ln'>79</a></td><td><span class="ct">/* @brief E10792: LPI2C: Slave Transmit Data Flag may incorrectly read as one when TXCFG is zero.</span></td></tr>
<tr name="80" id="80">
<td><a id="l80" class='ln'>80</a></td><td><span class="ct"> * Interrupts for transfer data should be enabled after the address valid event is detected and</span></td></tr>
<tr name="81" id="81">
<td><a id="l81" class='ln'>81</a></td><td><span class="ct"> * disabled at the end of the transfer. */</span></td></tr>
<tr name="82" id="82">
<td><a id="l82" class='ln'>82</a></td><td><span class="pp">#define</span> <a id="82c9" class="tk">ERRATA_E10792</a></td></tr>
<tr name="83" id="83">
<td><a id="l83" class='ln'>83</a></td><td></td></tr>
<tr name="84" id="84">
<td><a id="l84" class='ln'>84</a></td><td><span class="ct">/* @brief Errata workaround: System clock status register may be a erroneous status during the system clock switch.</span></td></tr>
<tr name="85" id="85">
<td><a id="l85" class='ln'>85</a></td><td><span class="ct"> * Read system clock source twice. */</span></td></tr>
<tr name="86" id="86">
<td><a id="l86" class='ln'>86</a></td><td><span class="pp">#define</span> <a id="86c9" class="tk">ERRATA_E10777</a></td></tr>
<tr name="87" id="87">
<td><a id="l87" class='ln'>87</a></td><td></td></tr>
<tr name="88" id="88">
<td><a id="l88" class='ln'>88</a></td><td><span class="ct">/* @brief E10856: FTM: Safe state is not removed from channel outputs after fault condition</span></td></tr>
<tr name="89" id="89">
<td><a id="l89" class='ln'>89</a></td><td><span class="ct"> * ends if SWOCTRL is being used to control the pin */</span></td></tr>
<tr name="90" id="90">
<td><a id="l90" class='ln'>90</a></td><td><span class="pp">#define</span> <a id="90c9" class="tk">ERRATA_E10856</a></td></tr>
<tr name="91" id="91">
<td><a id="l91" class='ln'>91</a></td><td></td></tr>
<tr name="92" id="92">
<td><a id="l92" class='ln'>92</a></td><td><span class="ct">/* @brief Number of cores. */</span></td></tr>
<tr name="93" id="93">
<td><a id="l93" class='ln'>93</a></td><td><span class="pp">#define</span> <a id="93c9" class="tk">NUMBER_OF_CORES</a> (1u)</td></tr>
<tr name="94" id="94">
<td><a id="l94" class='ln'>94</a></td><td></td></tr>
<tr name="95" id="95">
<td><a id="l95" class='ln'>95</a></td><td><span class="ct">/* @brief Number of alternative clocks available */</span></td></tr>
<tr name="96" id="96">
<td><a id="l96" class='ln'>96</a></td><td><span class="pp">#define</span> <a id="96c9" class="tk">NUMBER_OF_ALT_CLOCKS</a>  <a id="96c31" class="tk">ADC_CLK_ALT_1</a></td></tr>
<tr name="97" id="97">
<td><a id="l97" class='ln'>97</a></td><td></td></tr>
<tr name="98" id="98">
<td><a id="l98" class='ln'>98</a></td><td><span class="ct">/* PCC module features */</span></td></tr>
<tr name="99" id="99">
<td><a id="l99" class='ln'>99</a></td><td></td></tr>
<tr name="100" id="100">
<td><a id="l100" class='ln'>100</a></td><td><span class="ct">/* @brief Has InUse feature (register bit PCC[INUSE]). */</span></td></tr>
<tr name="101" id="101">
<td><a id="l101" class='ln'>101</a></td><td><span class="pp">#define</span> <a id="101c9" class="tk">FEATURE_PCC_HAS_IN_USE_FEATURE</a> (0)</td></tr>
<tr name="102" id="102">
<td><a id="l102" class='ln'>102</a></td><td></td></tr>
<tr name="103" id="103">
<td><a id="l103" class='ln'>103</a></td><td><span class="ct">/* PORT module features */</span></td></tr>
<tr name="104" id="104">
<td><a id="l104" class='ln'>104</a></td><td><span class="ct">/*! @brief PORT Used for setting Pins */</span></td></tr>
<tr name="105" id="105">
<td><a id="l105" class='ln'>105</a></td><td><span class="pp">#define</span> <a id="105c9" class="tk">FEATURE_PINS_DRIVER_USING_PORT</a> (1)</td></tr>
<tr name="106" id="106">
<td><a id="l106" class='ln'>106</a></td><td><span class="ct">/* @brief Has control lock (register bit PCR[LK]). */</span></td></tr>
<tr name="107" id="107">
<td><a id="l107" class='ln'>107</a></td><td><span class="pp">#define</span> <a id="107c9" class="tk">FEATURE_PORT_HAS_PIN_CONTROL_LOCK</a> (1)</td></tr>
<tr name="108" id="108">
<td><a id="l108" class='ln'>108</a></td><td><span class="ct">/* @brief Has open drain control (register bit PCR[ODE]). */</span></td></tr>
<tr name="109" id="109">
<td><a id="l109" class='ln'>109</a></td><td><span class="pp">#define</span> <a id="109c9" class="tk">FEATURE_PINS_HAS_OPEN_DRAIN</a> (0)</td></tr>
<tr name="110" id="110">
<td><a id="l110" class='ln'>110</a></td><td><span class="ct">/* @brief Has digital filter (registers DFER, DFCR and DFWR). */</span></td></tr>
<tr name="111" id="111">
<td><a id="l111" class='ln'>111</a></td><td><span class="pp">#define</span> <a id="111c9" class="tk">FEATURE_PORT_HAS_DIGITAL_FILTER</a> (1)</td></tr>
<tr name="112" id="112">
<td><a id="l112" class='ln'>112</a></td><td><span class="ct">/* @brief Has trigger output to trigger other peripherals (register bit field PCR[IRQC] values). */</span></td></tr>
<tr name="113" id="113">
<td><a id="l113" class='ln'>113</a></td><td><span class="pp">#define</span> <a id="113c9" class="tk">FEATURE_PORT_HAS_TRIGGER_OUT</a> (0)</td></tr>
<tr name="114" id="114">
<td><a id="l114" class='ln'>114</a></td><td><span class="ct">/* @brief Has setting flag only (register bit field PCR[IRQC] values). */</span></td></tr>
<tr name="115" id="115">
<td><a id="l115" class='ln'>115</a></td><td><span class="pp">#define</span> <a id="115c9" class="tk">FEATURE_PORT_HAS_FLAG_SET_ONLY</a> (0)</td></tr>
<tr name="116" id="116">
<td><a id="l116" class='ln'>116</a></td><td><span class="ct">/* @brief Has over-current feature (register bit field PCR[OCIE] values). */</span></td></tr>
<tr name="117" id="117">
<td><a id="l117" class='ln'>117</a></td><td><span class="pp">#define</span> <a id="117c9" class="tk">FEATURE_PINS_HAS_OVER_CURRENT</a> (0)</td></tr>
<tr name="118" id="118">
<td><a id="l118" class='ln'>118</a></td><td><span class="ct">/* @brief Has pull resistor selection available. */</span></td></tr>
<tr name="119" id="119">
<td><a id="l119" class='ln'>119</a></td><td><span class="pp">#define</span> <a id="119c9" class="tk">FEATURE_PINS_HAS_PULL_SELECTION</a> (1)</td></tr>
<tr name="120" id="120">
<td><a id="l120" class='ln'>120</a></td><td><span class="ct">/* @brief Has slew rate control (register bit PCR[SRE]). */</span></td></tr>
<tr name="121" id="121">
<td><a id="l121" class='ln'>121</a></td><td><span class="pp">#define</span> <a id="121c9" class="tk">FEATURE_PINS_HAS_SLEW_RATE</a> (0)</td></tr>
<tr name="122" id="122">
<td><a id="l122" class='ln'>122</a></td><td><span class="ct">/* @brief Has passive filter (register bit field PCR[PFE]). */</span></td></tr>
<tr name="123" id="123">
<td><a id="l123" class='ln'>123</a></td><td><span class="pp">#define</span> <a id="123c9" class="tk">FEATURE_PORT_HAS_PASSIVE_FILTER</a> (1)</td></tr>
<tr name="124" id="124">
<td><a id="l124" class='ln'>124</a></td><td><span class="ct">/* @brief Has drive strength (register bit PCR[DSE]). */</span></td></tr>
<tr name="125" id="125">
<td><a id="l125" class='ln'>125</a></td><td><span class="pp">#define</span> <a id="125c9" class="tk">FEATURE_PINS_HAS_DRIVE_STRENGTH</a> (1)</td></tr>
<tr name="126" id="126">
<td><a id="l126" class='ln'>126</a></td><td><span class="ct">/* @brief Has drive strength control bits*/</span></td></tr>
<tr name="127" id="127">
<td><a id="l127" class='ln'>127</a></td><td><span class="pp">#define</span> <a id="127c9" class="tk">FEATURE_PINS_HAS_DRIVE_STRENGTH_CONTROL</a> (0)</td></tr>
<tr name="128" id="128">
<td><a id="l128" class='ln'>128</a></td><td><span class="ct">/* @brief Has port input disable control bits*/</span></td></tr>
<tr name="129" id="129">
<td><a id="l129" class='ln'>129</a></td><td><span class="pp">#define</span> <a id="129c9" class="tk">FEATURE_PORT_HAS_INPUT_DISABLE</a> (1)</td></tr>
<tr name="130" id="130">
<td><a id="l130" class='ln'>130</a></td><td></td></tr>
<tr name="131" id="131">
<td><a id="l131" class='ln'>131</a></td><td><span class="ct">/* SOC module features */</span></td></tr>
<tr name="132" id="132">
<td><a id="l132" class='ln'>132</a></td><td></td></tr>
<tr name="133" id="133">
<td><a id="l133" class='ln'>133</a></td><td><span class="ct">/* @brief PORT availability on the SoC. */</span></td></tr>
<tr name="134" id="134">
<td><a id="l134" class='ln'>134</a></td><td><span class="pp">#define</span> <a id="134c9" class="tk">FEATURE_SOC_PORT_COUNT</a> (5)</td></tr>
<tr name="135" id="135">
<td><a id="l135" class='ln'>135</a></td><td></td></tr>
<tr name="136" id="136">
<td><a id="l136" class='ln'>136</a></td><td><span class="pp">#define</span> <a id="136c9" class="tk">FEATURE_SOC_SCG_COUNT</a> (1)</td></tr>
<tr name="137" id="137">
<td><a id="l137" class='ln'>137</a></td><td></td></tr>
<tr name="138" id="138">
<td><a id="l138" class='ln'>138</a></td><td><span class="ct">/* @brief Slow IRC high range clock frequency. */</span></td></tr>
<tr name="139" id="139">
<td><a id="l139" class='ln'>139</a></td><td><span class="pp">#define</span> <a id="139c9" class="tk">FEATURE_SCG_SIRC_HIGH_RANGE_FREQ</a> (8000000U)</td></tr>
<tr name="140" id="140">
<td><a id="l140" class='ln'>140</a></td><td></td></tr>
<tr name="141" id="141">
<td><a id="l141" class='ln'>141</a></td><td><span class="ct">/* @brief Fast IRC trimmed clock frequency(48MHz). */</span></td></tr>
<tr name="142" id="142">
<td><a id="l142" class='ln'>142</a></td><td><span class="pp">#define</span> <a id="142c9" class="tk">FEATURE_SCG_FIRC_FREQ0</a>  (48000000U)</td></tr>
<tr name="143" id="143">
<td><a id="l143" class='ln'>143</a></td><td></td></tr>
<tr name="144" id="144">
<td><a id="l144" class='ln'>144</a></td><td><span class="ct">/* CMP module features */</span></td></tr>
<tr name="145" id="145">
<td><a id="l145" class='ln'>145</a></td><td></td></tr>
<tr name="146" id="146">
<td><a id="l146" class='ln'>146</a></td><td><span class="ct">/* @brief Comparator hard block offset control */</span></td></tr>
<tr name="147" id="147">
<td><a id="l147" class='ln'>147</a></td><td><span class="pp">#define</span> <a id="147c9" class="tk">FEATURE_CMP_HAS_HARD_BLOCK_OFFSET</a>   (1)</td></tr>
<tr name="148" id="148">
<td><a id="l148" class='ln'>148</a></td><td><span class="ct">/* @brief Comparator fix DAC input to mux side */</span></td></tr>
<tr name="149" id="149">
<td><a id="l149" class='ln'>149</a></td><td><span class="pp">#define</span> <a id="149c9" class="tk">FEATURE_CMP_DAC_FIX_SELECTION</a>       (0)</td></tr>
<tr name="150" id="150">
<td><a id="l150" class='ln'>150</a></td><td><span class="ct">/* @brief Comparator initialization delay */</span></td></tr>
<tr name="151" id="151">
<td><a id="l151" class='ln'>151</a></td><td><span class="pp">#define</span> <a id="151c9" class="tk">FEATURE_CMP_HAS_INIT_DELAY</a>          (1)</td></tr>
<tr name="152" id="152">
<td><a id="l152" class='ln'>152</a></td><td></td></tr>
<tr name="153" id="153">
<td><a id="l153" class='ln'>153</a></td><td><span class="pp">#define</span> <a id="153c9" class="tk">C0_RESET_VALUE</a> (<a id="153c25" class="tk">CMP_C0_DMAEN</a>(0U) <a id="153c42" class="tk">|</a> <a id="153c44" class="tk">CMP_C0_IER</a>(0U) <a id="153c59" class="tk">|</a> <a id="153c61" class="tk">CMP_C0_IEF</a>(0U) <a id="153c76" class="tk">|</a> <a id="153c78" class="tk">CMP_C0_CFR</a>(1U) <a id="153c93" class="tk">|</a>                     \</td></tr>
<tr name="154" id="154">
<td><a id="l154" class='ln'>154</a></td><td>                        <a id="154c139" class="tk">CMP_C0_CFF</a>(1U) <a id="154c154" class="tk">|</a> <a id="154c156" class="tk">CMP_C0_FPR</a>(0U) <a id="154c171" class="tk">|</a> <a id="154c173" class="tk">CMP_C0_SE</a>(0U) <a id="154c187" class="tk">|</a> <a id="154c189" class="tk">CMP_C0_WE</a>(0U) <a id="154c203" class="tk">|</a>                         \</td></tr>
<tr name="155" id="155">
<td><a id="l155" class='ln'>155</a></td><td>                        <a id="155c253" class="tk">CMP_C0_PMODE</a>(0U) <a id="155c270" class="tk">|</a> <a id="155c272" class="tk">CMP_C0_INVT</a>(0U) <a id="155c288" class="tk">|</a> <a id="155c290" class="tk">CMP_C0_COS</a>(0U) <a id="155c305" class="tk">|</a> <a id="155c307" class="tk">CMP_C0_OPE</a>(0U) <a id="155c322" class="tk">|</a>                    \</td></tr>
<tr name="156" id="156">
<td><a id="l156" class='ln'>156</a></td><td>                        <a id="156c367" class="tk">CMP_C0_EN</a>(0U) <a id="156c381" class="tk">|</a> <a id="156c383" class="tk">CMP_C0_FILTER_CNT</a>(0U) <a id="156c405" class="tk">|</a> <a id="156c407" class="tk">CMP_C0_OFFSET</a>(0U) <a id="156c425" class="tk">|</a> <a id="156c427" class="tk">CMP_C0_HYSTCTR</a>(0U))</td></tr>
<tr name="157" id="157">
<td><a id="l157" class='ln'>157</a></td><td></td></tr>
<tr name="158" id="158">
<td><a id="l158" class='ln'>158</a></td><td><span class="pp">#define</span> <a id="158c9" class="tk">C1_RESET_VALUE</a> (<a id="158c25" class="tk">CMP_C1_INPSEL</a>(0U) <a id="158c43" class="tk">|</a> <a id="158c45" class="tk">CMP_C1_INNSEL</a>(0U) <a id="158c63" class="tk">|</a> <a id="158c65" class="tk">CMP_C1_CHN7</a>(0U) <a id="158c81" class="tk">|</a> <a id="158c83" class="tk">CMP_C1_CHN6</a>(0U) <a id="158c99" class="tk">|</a>               \</td></tr>
<tr name="159" id="159">
<td><a id="l159" class='ln'>159</a></td><td>                        <a id="159c139" class="tk">CMP_C1_CHN5</a>(0U) <a id="159c155" class="tk">|</a> <a id="159c157" class="tk">CMP_C1_CHN4</a>(0U) <a id="159c173" class="tk">|</a> <a id="159c175" class="tk">CMP_C1_CHN3</a>(0U) <a id="159c191" class="tk">|</a> <a id="159c193" class="tk">CMP_C1_CHN2</a>(0U) <a id="159c209" class="tk">|</a>                   \</td></tr>
<tr name="160" id="160">
<td><a id="l160" class='ln'>160</a></td><td>                        <a id="160c253" class="tk">CMP_C1_CHN1</a>(0U) <a id="160c269" class="tk">|</a> <a id="160c271" class="tk">CMP_C1_CHN0</a>(0U) <a id="160c287" class="tk">|</a> <a id="160c289" class="tk">CMP_C1_DACEN</a>(0U) <a id="160c306" class="tk">|</a> <a id="160c308" class="tk">CMP_C1_VRSEL</a>(0U) <a id="160c325" class="tk">|</a>                 \</td></tr>
<tr name="161" id="161">
<td><a id="l161" class='ln'>161</a></td><td>                        <a id="161c367" class="tk">CMP_C1_PSEL</a>(0U) <a id="161c383" class="tk">|</a> <a id="161c385" class="tk">CMP_C1_MSEL</a>(0U) <a id="161c401" class="tk">|</a>  <a id="161c404" class="tk">CMP_C1_VOSEL</a>(0U))</td></tr>
<tr name="162" id="162">
<td><a id="l162" class='ln'>162</a></td><td></td></tr>
<tr name="163" id="163">
<td><a id="l163" class='ln'>163</a></td><td><span class="pp">#define</span> <a id="163c9" class="tk">C2_RESET_VALUE</a> (<a id="163c25" class="tk">CMP_C2_RRE</a>(0U) <a id="163c40" class="tk">|</a> <a id="163c42" class="tk">CMP_C2_RRIE</a>(0U) <a id="163c58" class="tk">|</a> <a id="163c60" class="tk">CMP_C2_FXMP</a>(0U) <a id="163c76" class="tk">|</a> <a id="163c78" class="tk">CMP_C2_FXMXCH</a>(0U) <a id="163c96" class="tk">|</a> <a id="163c98" class="tk">CMP_C2_CH7F</a>(1U) <a id="163c114" class="tk">|</a>    \</td></tr>
<tr name="164" id="164">
<td><a id="l164" class='ln'>164</a></td><td>                        <a id="164c143" class="tk">CMP_C2_CH6F</a>(1U) <a id="164c159" class="tk">|</a> <a id="164c161" class="tk">CMP_C2_CH5F</a>(1U) <a id="164c177" class="tk">|</a> <a id="164c179" class="tk">CMP_C2_CH4F</a>(1U) <a id="164c195" class="tk">|</a> <a id="164c197" class="tk">CMP_C2_CH3F</a>(1U) <a id="164c213" class="tk">|</a> <a id="164c215" class="tk">CMP_C2_CH2F</a>(1U) <a id="164c231" class="tk">|</a>     \</td></tr>
<tr name="165" id="165">
<td><a id="l165" class='ln'>165</a></td><td>                        <a id="165c261" class="tk">CMP_C2_CH1F</a>(1U) <a id="165c277" class="tk">|</a> <a id="165c279" class="tk">CMP_C2_CH0F</a>(1U) <a id="165c295" class="tk">|</a> <a id="165c297" class="tk">CMP_C2_NSAM</a>(0U) <a id="165c313" class="tk">|</a> <a id="165c315" class="tk">CMP_C2_NSAM</a>(0U) <a id="165c331" class="tk">|</a> <a id="165c333" class="tk">CMP_C2_INITMOD</a>(0U) <a id="165c352" class="tk">|</a>  \</td></tr>
<tr name="166" id="166">
<td><a id="l166" class='ln'>166</a></td><td>                        <a id="166c379" class="tk">CMP_C2_ACOn</a>(0U))</td></tr>
<tr name="167" id="167">
<td><a id="l167" class='ln'>167</a></td><td></td></tr>
<tr name="168" id="168">
<td><a id="l168" class='ln'>168</a></td><td><span class="pp">#define</span> <a id="168c9" class="tk">CMP_DAC_SOURCE</a>          0U</td></tr>
<tr name="169" id="169">
<td><a id="l169" class='ln'>169</a></td><td><span class="pp">#define</span> <a id="169c9" class="tk">CMP_MUX_SOURCE</a>          1U</td></tr>
<tr name="170" id="170">
<td><a id="l170" class='ln'>170</a></td><td><span class="pp">#define</span> <a id="170c9" class="tk">CMP_DAC_RESOLUTION</a>      255U</td></tr>
<tr name="171" id="171">
<td><a id="l171" class='ln'>171</a></td><td></td></tr>
<tr name="172" id="172">
<td><a id="l172" class='ln'>172</a></td><td><span class="ct">/* FLASH module features */</span></td></tr>
<tr name="173" id="173">
<td><a id="l173" class='ln'>173</a></td><td></td></tr>
<tr name="174" id="174">
<td><a id="l174" class='ln'>174</a></td><td><span class="ct">/* @brief Is of type FTFA. */</span></td></tr>
<tr name="175" id="175">
<td><a id="l175" class='ln'>175</a></td><td><span class="pp">#define</span> <a id="175c9" class="tk">FEATURE_FLS_IS_FTFA</a> (0u)</td></tr>
<tr name="176" id="176">
<td><a id="l176" class='ln'>176</a></td><td><span class="ct">/* @brief Is of type FTFC. */</span></td></tr>
<tr name="177" id="177">
<td><a id="l177" class='ln'>177</a></td><td><span class="pp">#define</span> <a id="177c9" class="tk">FEATURE_FLS_IS_FTFC</a> (1u)</td></tr>
<tr name="178" id="178">
<td><a id="l178" class='ln'>178</a></td><td><span class="ct">/* @brief Is of type FTFE. */</span></td></tr>
<tr name="179" id="179">
<td><a id="l179" class='ln'>179</a></td><td><span class="pp">#define</span> <a id="179c9" class="tk">FEATURE_FLS_IS_FTFE</a> (0u)</td></tr>
<tr name="180" id="180">
<td><a id="l180" class='ln'>180</a></td><td><span class="ct">/* @brief Is of type FTFL. */</span></td></tr>
<tr name="181" id="181">
<td><a id="l181" class='ln'>181</a></td><td><span class="pp">#define</span> <a id="181c9" class="tk">FEATURE_FLS_IS_FTFL</a> (0u)</td></tr>
<tr name="182" id="182">
<td><a id="l182" class='ln'>182</a></td><td><span class="ct">/* @brief Has flags indicating the status of the FlexRAM (register bits FCNFG[EEERDY], FCNFG[RAMRDY] and FCNFG[PFLSH]). */</span></td></tr>
<tr name="183" id="183">
<td><a id="l183" class='ln'>183</a></td><td><span class="pp">#define</span> <a id="183c9" class="tk">FEATURE_FLS_HAS_FLEX_RAM_FLAGS</a> (1u)</td></tr>
<tr name="184" id="184">
<td><a id="l184" class='ln'>184</a></td><td><span class="ct">/* @brief Has program flash swapping status flag (register bit FCNFG[SWAP]). */</span></td></tr>
<tr name="185" id="185">
<td><a id="l185" class='ln'>185</a></td><td><span class="pp">#define</span> <a id="185c9" class="tk">FEATURE_FLS_HAS_PF_SWAPPING_STATUS_FLAG</a> (0u)</td></tr>
<tr name="186" id="186">
<td><a id="l186" class='ln'>186</a></td><td><span class="ct">/* @brief Has EEPROM region protection (register FEPROT). */</span></td></tr>
<tr name="187" id="187">
<td><a id="l187" class='ln'>187</a></td><td><span class="pp">#define</span> <a id="187c9" class="tk">FEATURE_FLS_HAS_EEROM_REGION_PROTECTION</a> (1u)</td></tr>
<tr name="188" id="188">
<td><a id="l188" class='ln'>188</a></td><td><span class="ct">/* @brief Has data flash region protection (register FDPROT). */</span></td></tr>
<tr name="189" id="189">
<td><a id="l189" class='ln'>189</a></td><td><span class="pp">#define</span> <a id="189c9" class="tk">FEATURE_FLS_HAS_DATA_FLS_REGION_PROTECTION</a> (1u)</td></tr>
<tr name="190" id="190">
<td><a id="l190" class='ln'>190</a></td><td><span class="ct">/* @brief P-Flash block count. */</span></td></tr>
<tr name="191" id="191">
<td><a id="l191" class='ln'>191</a></td><td><span class="pp">#define</span> <a id="191c9" class="tk">FEATURE_FLS_PF_BLOCK_COUNT</a> (1u)</td></tr>
<tr name="192" id="192">
<td><a id="l192" class='ln'>192</a></td><td><span class="ct">/* @brief P-Flash block size. */</span></td></tr>
<tr name="193" id="193">
<td><a id="l193" class='ln'>193</a></td><td><span class="pp">#define</span> <a id="193c9" class="tk">FEATURE_FLS_PF_BLOCK_SIZE</a> (524288u)</td></tr>
<tr name="194" id="194">
<td><a id="l194" class='ln'>194</a></td><td><span class="ct">/* @brief P-Flash sector size. */</span></td></tr>
<tr name="195" id="195">
<td><a id="l195" class='ln'>195</a></td><td><span class="pp">#define</span> <a id="195c9" class="tk">FEATURE_FLS_PF_BLOCK_SECTOR_SIZE</a> (4096u)</td></tr>
<tr name="196" id="196">
<td><a id="l196" class='ln'>196</a></td><td><span class="ct">/* @brief P-Flash write unit size. */</span></td></tr>
<tr name="197" id="197">
<td><a id="l197" class='ln'>197</a></td><td><span class="pp">#define</span> <a id="197c9" class="tk">FEATURE_FLS_PF_BLOCK_WRITE_UNIT_SIZE</a> (8u)</td></tr>
<tr name="198" id="198">
<td><a id="l198" class='ln'>198</a></td><td><span class="ct">/* @brief P-Flash block swap feature. */</span></td></tr>
<tr name="199" id="199">
<td><a id="l199" class='ln'>199</a></td><td><span class="pp">#define</span> <a id="199c9" class="tk">FEATURE_FLS_HAS_PF_BLOCK_SWAP</a> (0u)</td></tr>
<tr name="200" id="200">
<td><a id="l200" class='ln'>200</a></td><td><span class="ct">/* @brief Has FlexNVM memory. */</span></td></tr>
<tr name="201" id="201">
<td><a id="l201" class='ln'>201</a></td><td><span class="pp">#define</span> <a id="201c9" class="tk">FEATURE_FLS_HAS_FLEX_NVM</a> (1u)</td></tr>
<tr name="202" id="202">
<td><a id="l202" class='ln'>202</a></td><td><span class="ct">/* @brief FlexNVM block count. */</span></td></tr>
<tr name="203" id="203">
<td><a id="l203" class='ln'>203</a></td><td><span class="pp">#define</span> <a id="203c9" class="tk">FEATURE_FLS_DF_BLOCK_COUNT</a> (1u)</td></tr>
<tr name="204" id="204">
<td><a id="l204" class='ln'>204</a></td><td><span class="ct">/* @brief FlexNVM block size. */</span></td></tr>
<tr name="205" id="205">
<td><a id="l205" class='ln'>205</a></td><td><span class="pp">#define</span> <a id="205c9" class="tk">FEATURE_FLS_DF_BLOCK_SIZE</a> (65536u)</td></tr>
<tr name="206" id="206">
<td><a id="l206" class='ln'>206</a></td><td><span class="ct">/* @brief FlexNVM sector size. */</span></td></tr>
<tr name="207" id="207">
<td><a id="l207" class='ln'>207</a></td><td><span class="pp">#define</span> <a id="207c9" class="tk">FEATURE_FLS_DF_BLOCK_SECTOR_SIZE</a> (2048u)</td></tr>
<tr name="208" id="208">
<td><a id="l208" class='ln'>208</a></td><td><span class="ct">/* @brief FlexNVM write unit size. */</span></td></tr>
<tr name="209" id="209">
<td><a id="l209" class='ln'>209</a></td><td><span class="pp">#define</span> <a id="209c9" class="tk">FEATURE_FLS_DF_BLOCK_WRITE_UNIT_SIZE</a> (8u)</td></tr>
<tr name="210" id="210">
<td><a id="l210" class='ln'>210</a></td><td><span class="ct">/* @brief FlexNVM start address. (Valid only if FlexNVM is available.) */</span></td></tr>
<tr name="211" id="211">
<td><a id="l211" class='ln'>211</a></td><td><span class="pp">#define</span> <a id="211c9" class="tk">FEATURE_FLS_DF_START_ADDRESS</a> (0x10000000u)</td></tr>
<tr name="212" id="212">
<td><a id="l212" class='ln'>212</a></td><td><span class="ct">/* @brief Has FlexRAM memory. */</span></td></tr>
<tr name="213" id="213">
<td><a id="l213" class='ln'>213</a></td><td><span class="pp">#define</span> <a id="213c9" class="tk">FEATURE_FLS_HAS_FLEX_RAM</a> (1u)</td></tr>
<tr name="214" id="214">
<td><a id="l214" class='ln'>214</a></td><td><span class="ct">/* @brief FlexRAM size. */</span></td></tr>
<tr name="215" id="215">
<td><a id="l215" class='ln'>215</a></td><td><span class="pp">#define</span> <a id="215c9" class="tk">FEATURE_FLS_FLEX_RAM_SIZE</a> (4096u)</td></tr>
<tr name="216" id="216">
<td><a id="l216" class='ln'>216</a></td><td><span class="ct">/* @brief FlexRAM start address. (Valid only if FlexRAM is available.) */</span></td></tr>
<tr name="217" id="217">
<td><a id="l217" class='ln'>217</a></td><td><span class="pp">#define</span> <a id="217c9" class="tk">FEATURE_FLS_FLEX_RAM_START_ADDRESS</a> (0x14000000u)</td></tr>
<tr name="218" id="218">
<td><a id="l218" class='ln'>218</a></td><td><span class="ct">/* @brief Has 0x00 Read 1s Block command. */</span></td></tr>
<tr name="219" id="219">
<td><a id="l219" class='ln'>219</a></td><td><span class="pp">#define</span> <a id="219c9" class="tk">FEATURE_FLS_HAS_READ_1S_BLOCK_CMD</a> (1u)</td></tr>
<tr name="220" id="220">
<td><a id="l220" class='ln'>220</a></td><td><span class="ct">/* @brief Has 0x01 Read 1s Section command. */</span></td></tr>
<tr name="221" id="221">
<td><a id="l221" class='ln'>221</a></td><td><span class="pp">#define</span> <a id="221c9" class="tk">FEATURE_FLS_HAS_READ_1S_SECTION_CMD</a> (1u)</td></tr>
<tr name="222" id="222">
<td><a id="l222" class='ln'>222</a></td><td><span class="ct">/* @brief Has 0x02 Program Check command. */</span></td></tr>
<tr name="223" id="223">
<td><a id="l223" class='ln'>223</a></td><td><span class="pp">#define</span> <a id="223c9" class="tk">FEATURE_FLS_HAS_PROGRAM_CHECK_CMD</a> (1u)</td></tr>
<tr name="224" id="224">
<td><a id="l224" class='ln'>224</a></td><td><span class="ct">/* @brief Has 0x03 Read Resource command. */</span></td></tr>
<tr name="225" id="225">
<td><a id="l225" class='ln'>225</a></td><td><span class="pp">#define</span> <a id="225c9" class="tk">FEATURE_FLS_HAS_READ_RESOURCE_CMD</a> (0u)</td></tr>
<tr name="226" id="226">
<td><a id="l226" class='ln'>226</a></td><td><span class="ct">/* @brief Has 0x06 Program Longword command. */</span></td></tr>
<tr name="227" id="227">
<td><a id="l227" class='ln'>227</a></td><td><span class="pp">#define</span> <a id="227c9" class="tk">FEATURE_FLS_HAS_PROGRAM_LONGWORD_CMD</a> (0u)</td></tr>
<tr name="228" id="228">
<td><a id="l228" class='ln'>228</a></td><td><span class="ct">/* @brief Has 0x07 Program Phrase command. */</span></td></tr>
<tr name="229" id="229">
<td><a id="l229" class='ln'>229</a></td><td><span class="pp">#define</span> <a id="229c9" class="tk">FEATURE_FLS_HAS_PROGRAM_PHRASE_CMD</a> (1u)</td></tr>
<tr name="230" id="230">
<td><a id="l230" class='ln'>230</a></td><td><span class="ct">/* @brief Has 0x08 Erase Flash Block command. */</span></td></tr>
<tr name="231" id="231">
<td><a id="l231" class='ln'>231</a></td><td><span class="pp">#define</span> <a id="231c9" class="tk">FEATURE_FLS_HAS_ERASE_BLOCK_CMD</a> (1u)</td></tr>
<tr name="232" id="232">
<td><a id="l232" class='ln'>232</a></td><td><span class="ct">/* @brief Has 0x09 Erase Flash Sector command. */</span></td></tr>
<tr name="233" id="233">
<td><a id="l233" class='ln'>233</a></td><td><span class="pp">#define</span> <a id="233c9" class="tk">FEATURE_FLS_HAS_ERASE_SECTOR_CMD</a> (1u)</td></tr>
<tr name="234" id="234">
<td><a id="l234" class='ln'>234</a></td><td><span class="ct">/* @brief Has 0x0B Program Section command. */</span></td></tr>
<tr name="235" id="235">
<td><a id="l235" class='ln'>235</a></td><td><span class="pp">#define</span> <a id="235c9" class="tk">FEATURE_FLS_HAS_PROGRAM_SECTION_CMD</a> (1u)</td></tr>
<tr name="236" id="236">
<td><a id="l236" class='ln'>236</a></td><td><span class="ct">/* @brief Has 0x40 Read 1s All Blocks command. */</span></td></tr>
<tr name="237" id="237">
<td><a id="l237" class='ln'>237</a></td><td><span class="pp">#define</span> <a id="237c9" class="tk">FEATURE_FLS_HAS_READ_1S_ALL_BLOCKS_CMD</a> (1u)</td></tr>
<tr name="238" id="238">
<td><a id="l238" class='ln'>238</a></td><td><span class="ct">/* @brief Has 0x41 Read Once command. */</span></td></tr>
<tr name="239" id="239">
<td><a id="l239" class='ln'>239</a></td><td><span class="pp">#define</span> <a id="239c9" class="tk">FEATURE_FLS_HAS_READ_ONCE_CMD</a> (1u)</td></tr>
<tr name="240" id="240">
<td><a id="l240" class='ln'>240</a></td><td><span class="ct">/* @brief Has 0x43 Program Once command. */</span></td></tr>
<tr name="241" id="241">
<td><a id="l241" class='ln'>241</a></td><td><span class="pp">#define</span> <a id="241c9" class="tk">FEATURE_FLS_HAS_PROGRAM_ONCE_CMD</a> (1u)</td></tr>
<tr name="242" id="242">
<td><a id="l242" class='ln'>242</a></td><td><span class="ct">/* @brief Has 0x44 Erase All Blocks command. */</span></td></tr>
<tr name="243" id="243">
<td><a id="l243" class='ln'>243</a></td><td><span class="pp">#define</span> <a id="243c9" class="tk">FEATURE_FLS_HAS_ERASE_ALL_CMD</a> (1u)</td></tr>
<tr name="244" id="244">
<td><a id="l244" class='ln'>244</a></td><td><span class="ct">/* @brief Has 0x45 Verify Backdoor Access Key command. */</span></td></tr>
<tr name="245" id="245">
<td><a id="l245" class='ln'>245</a></td><td><span class="pp">#define</span> <a id="245c9" class="tk">FEATURE_FLS_HAS_VERIFY_BACKDOOR_ACCESS_KEY_CMD</a> (1u)</td></tr>
<tr name="246" id="246">
<td><a id="l246" class='ln'>246</a></td><td><span class="ct">/* @brief Has 0x46 Swap Control command. */</span></td></tr>
<tr name="247" id="247">
<td><a id="l247" class='ln'>247</a></td><td><span class="pp">#define</span> <a id="247c9" class="tk">FEATURE_FLS_HAS_SWAP_CONTROL_CMD</a> (0u)</td></tr>
<tr name="248" id="248">
<td><a id="l248" class='ln'>248</a></td><td><span class="ct">/* @brief Has 0x49 Erase All Blocks unsecure command. */</span></td></tr>
<tr name="249" id="249">
<td><a id="l249" class='ln'>249</a></td><td><span class="pp">#define</span> <a id="249c9" class="tk">FEATURE_FLS_HAS_ERASE_ALL_BLOCKS_UNSECURE_CMD</a> (1u)</td></tr>
<tr name="250" id="250">
<td><a id="l250" class='ln'>250</a></td><td><span class="ct">/* @brief Has 0x80 Program Partition command. */</span></td></tr>
<tr name="251" id="251">
<td><a id="l251" class='ln'>251</a></td><td><span class="pp">#define</span> <a id="251c9" class="tk">FEATURE_FLS_HAS_PROGRAM_PARTITION_CMD</a> (1u)</td></tr>
<tr name="252" id="252">
<td><a id="l252" class='ln'>252</a></td><td><span class="ct">/* @brief Has 0x81 Set FlexRAM Function command. */</span></td></tr>
<tr name="253" id="253">
<td><a id="l253" class='ln'>253</a></td><td><span class="pp">#define</span> <a id="253c9" class="tk">FEATURE_FLS_HAS_SET_FLEXRAM_FUNCTION_CMD</a> (1u)</td></tr>
<tr name="254" id="254">
<td><a id="l254" class='ln'>254</a></td><td><span class="ct">/* @brief P-Flash Erase/Read 1st all block command address alignment. */</span></td></tr>
<tr name="255" id="255">
<td><a id="l255" class='ln'>255</a></td><td><span class="pp">#define</span> <a id="255c9" class="tk">FEATURE_FLS_PF_BLOCK_CMD_ADDRESS_ALIGMENT</a> (16u)</td></tr>
<tr name="256" id="256">
<td><a id="l256" class='ln'>256</a></td><td><span class="ct">/* @brief P-Flash Erase sector command address alignment. */</span></td></tr>
<tr name="257" id="257">
<td><a id="l257" class='ln'>257</a></td><td><span class="pp">#define</span> <a id="257c9" class="tk">FEATURE_FLS_PF_SECTOR_CMD_ADDRESS_ALIGMENT</a> (16u)</td></tr>
<tr name="258" id="258">
<td><a id="l258" class='ln'>258</a></td><td><span class="ct">/* @brief P-Flash Program/Verify section command address alignment. */</span></td></tr>
<tr name="259" id="259">
<td><a id="l259" class='ln'>259</a></td><td><span class="pp">#define</span> <a id="259c9" class="tk">FEATURE_FLS_PF_SECTION_CMD_ADDRESS_ALIGMENT</a> (16u)</td></tr>
<tr name="260" id="260">
<td><a id="l260" class='ln'>260</a></td><td><span class="ct">/* @brief P-Flash Read resource command address alignment. */</span></td></tr>
<tr name="261" id="261">
<td><a id="l261" class='ln'>261</a></td><td><span class="pp">#define</span> <a id="261c9" class="tk">FEATURE_FLS_PF_RESOURCE_CMD_ADDRESS_ALIGMENT</a> (8u)</td></tr>
<tr name="262" id="262">
<td><a id="l262" class='ln'>262</a></td><td><span class="ct">/* @brief P-Flash Program check command address alignment. */</span></td></tr>
<tr name="263" id="263">
<td><a id="l263" class='ln'>263</a></td><td><span class="pp">#define</span> <a id="263c9" class="tk">FEATURE_FLS_PF_CHECK_CMD_ADDRESS_ALIGMENT</a> (4u)</td></tr>
<tr name="264" id="264">
<td><a id="l264" class='ln'>264</a></td><td><span class="ct">/* @brief P-Flash Program check command address alignment. */</span></td></tr>
<tr name="265" id="265">
<td><a id="l265" class='ln'>265</a></td><td><span class="pp">#define</span> <a id="265c9" class="tk">FEATURE_FLS_PF_SWAP_CONTROL_CMD_ADDRESS_ALIGMENT</a> (0u)</td></tr>
<tr name="266" id="266">
<td><a id="l266" class='ln'>266</a></td><td><span class="ct">/* @brief FlexNVM Erase/Read 1st all block command address alignment. */</span></td></tr>
<tr name="267" id="267">
<td><a id="l267" class='ln'>267</a></td><td><span class="pp">#define</span> <a id="267c9" class="tk">FEATURE_FLS_DF_BLOCK_CMD_ADDRESS_ALIGMENT</a> (8u)</td></tr>
<tr name="268" id="268">
<td><a id="l268" class='ln'>268</a></td><td><span class="ct">/* @brief FlexNVM Erase sector command address alignment. */</span></td></tr>
<tr name="269" id="269">
<td><a id="l269" class='ln'>269</a></td><td><span class="pp">#define</span> <a id="269c9" class="tk">FEATURE_FLS_DF_SECTOR_CMD_ADDRESS_ALIGMENT</a> (8u)</td></tr>
<tr name="270" id="270">
<td><a id="l270" class='ln'>270</a></td><td><span class="ct">/* @brief FlexNVM Program/Verify section command address alignment. */</span></td></tr>
<tr name="271" id="271">
<td><a id="l271" class='ln'>271</a></td><td><span class="pp">#define</span> <a id="271c9" class="tk">FEATURE_FLS_DF_SECTION_CMD_ADDRESS_ALIGMENT</a> (8u)</td></tr>
<tr name="272" id="272">
<td><a id="l272" class='ln'>272</a></td><td><span class="ct">/* @brief FlexNVM Read resource command address alignment. */</span></td></tr>
<tr name="273" id="273">
<td><a id="l273" class='ln'>273</a></td><td><span class="pp">#define</span> <a id="273c9" class="tk">FEATURE_FLS_DF_RESOURCE_CMD_ADDRESS_ALIGMENT</a> (8u)</td></tr>
<tr name="274" id="274">
<td><a id="l274" class='ln'>274</a></td><td><span class="ct">/* @brief FlexNVM Program check command address alignment. */</span></td></tr>
<tr name="275" id="275">
<td><a id="l275" class='ln'>275</a></td><td><span class="pp">#define</span> <a id="275c9" class="tk">FEATURE_FLS_DF_CHECK_CMD_ADDRESS_ALIGMENT</a> (4u)</td></tr>
<tr name="276" id="276">
<td><a id="l276" class='ln'>276</a></td><td><span class="ct">/* @brief FlexNVM partition code 0000 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></td></tr>
<tr name="277" id="277">
<td><a id="l277" class='ln'>277</a></td><td><span class="pp">#define</span> <a id="277c9" class="tk">FEATURE_FLS_DF_SIZE_0000</a> (0x00010000u)</td></tr>
<tr name="278" id="278">
<td><a id="l278" class='ln'>278</a></td><td><span class="ct">/* @brief FlexNVM partition code 0001 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></td></tr>
<tr name="279" id="279">
<td><a id="l279" class='ln'>279</a></td><td><span class="pp">#define</span> <a id="279c9" class="tk">FEATURE_FLS_DF_SIZE_0001</a> (0xFFFFFFFFu)</td></tr>
<tr name="280" id="280">
<td><a id="l280" class='ln'>280</a></td><td><span class="ct">/* @brief FlexNVM partition code 0010 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></td></tr>
<tr name="281" id="281">
<td><a id="l281" class='ln'>281</a></td><td><span class="pp">#define</span> <a id="281c9" class="tk">FEATURE_FLS_DF_SIZE_0010</a> (0xFFFFFFFFu)</td></tr>
<tr name="282" id="282">
<td><a id="l282" class='ln'>282</a></td><td><span class="ct">/* @brief FlexNVM partition code 0011 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></td></tr>
<tr name="283" id="283">
<td><a id="l283" class='ln'>283</a></td><td><span class="pp">#define</span> <a id="283c9" class="tk">FEATURE_FLS_DF_SIZE_0011</a> (0x00008000u)</td></tr>
<tr name="284" id="284">
<td><a id="l284" class='ln'>284</a></td><td><span class="ct">/* @brief FlexNVM partition code 0100 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></td></tr>
<tr name="285" id="285">
<td><a id="l285" class='ln'>285</a></td><td><span class="pp">#define</span> <a id="285c9" class="tk">FEATURE_FLS_DF_SIZE_0100</a> (0x00000000u)</td></tr>
<tr name="286" id="286">
<td><a id="l286" class='ln'>286</a></td><td><span class="ct">/* @brief FlexNVM partition code 0101 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></td></tr>
<tr name="287" id="287">
<td><a id="l287" class='ln'>287</a></td><td><span class="pp">#define</span> <a id="287c9" class="tk">FEATURE_FLS_DF_SIZE_0101</a> (0xFFFFFFFFu)</td></tr>
<tr name="288" id="288">
<td><a id="l288" class='ln'>288</a></td><td><span class="ct">/* @brief FlexNVM partition code 0110 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></td></tr>
<tr name="289" id="289">
<td><a id="l289" class='ln'>289</a></td><td><span class="pp">#define</span> <a id="289c9" class="tk">FEATURE_FLS_DF_SIZE_0110</a> (0xFFFFFFFFu)</td></tr>
<tr name="290" id="290">
<td><a id="l290" class='ln'>290</a></td><td><span class="ct">/* @brief FlexNVM partition code 0111 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></td></tr>
<tr name="291" id="291">
<td><a id="l291" class='ln'>291</a></td><td><span class="pp">#define</span> <a id="291c9" class="tk">FEATURE_FLS_DF_SIZE_0111</a> (0xFFFFFFFFu)</td></tr>
<tr name="292" id="292">
<td><a id="l292" class='ln'>292</a></td><td><span class="ct">/* @brief FlexNVM partition code 1000 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></td></tr>
<tr name="293" id="293">
<td><a id="l293" class='ln'>293</a></td><td><span class="pp">#define</span> <a id="293c9" class="tk">FEATURE_FLS_DF_SIZE_1000</a> (0x00000000u)</td></tr>
<tr name="294" id="294">
<td><a id="l294" class='ln'>294</a></td><td><span class="ct">/* @brief FlexNVM partition code 1001 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></td></tr>
<tr name="295" id="295">
<td><a id="l295" class='ln'>295</a></td><td><span class="pp">#define</span> <a id="295c9" class="tk">FEATURE_FLS_DF_SIZE_1001</a> (0xFFFFFFFFu)</td></tr>
<tr name="296" id="296">
<td><a id="l296" class='ln'>296</a></td><td><span class="ct">/* @brief FlexNVM partition code 1010 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></td></tr>
<tr name="297" id="297">
<td><a id="l297" class='ln'>297</a></td><td><span class="pp">#define</span> <a id="297c9" class="tk">FEATURE_FLS_DF_SIZE_1010</a> (0x00004000u)</td></tr>
<tr name="298" id="298">
<td><a id="l298" class='ln'>298</a></td><td><span class="ct">/* @brief FlexNVM partition code 1011 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></td></tr>
<tr name="299" id="299">
<td><a id="l299" class='ln'>299</a></td><td><span class="pp">#define</span> <a id="299c9" class="tk">FEATURE_FLS_DF_SIZE_1011</a> (0x00008000u)</td></tr>
<tr name="300" id="300">
<td><a id="l300" class='ln'>300</a></td><td><span class="ct">/* @brief FlexNVM partition code 1100 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></td></tr>
<tr name="301" id="301">
<td><a id="l301" class='ln'>301</a></td><td><span class="pp">#define</span> <a id="301c9" class="tk">FEATURE_FLS_DF_SIZE_1100</a> (0x00010000u)</td></tr>
<tr name="302" id="302">
<td><a id="l302" class='ln'>302</a></td><td><span class="ct">/* @brief FlexNVM partition code 1101 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></td></tr>
<tr name="303" id="303">
<td><a id="l303" class='ln'>303</a></td><td><span class="pp">#define</span> <a id="303c9" class="tk">FEATURE_FLS_DF_SIZE_1101</a> (0xFFFFFFFFu)</td></tr>
<tr name="304" id="304">
<td><a id="l304" class='ln'>304</a></td><td><span class="ct">/* @brief FlexNVM partition code 1110 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></td></tr>
<tr name="305" id="305">
<td><a id="l305" class='ln'>305</a></td><td><span class="pp">#define</span> <a id="305c9" class="tk">FEATURE_FLS_DF_SIZE_1110</a> (0xFFFFFFFFu)</td></tr>
<tr name="306" id="306">
<td><a id="l306" class='ln'>306</a></td><td><span class="ct">/* @brief FlexNVM partition code 1111 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></td></tr>
<tr name="307" id="307">
<td><a id="l307" class='ln'>307</a></td><td><span class="pp">#define</span> <a id="307c9" class="tk">FEATURE_FLS_DF_SIZE_1111</a> (0x00010000u)</td></tr>
<tr name="308" id="308">
<td><a id="l308" class='ln'>308</a></td><td><span class="ct">/* @brief Emulated EEPROM size code 0000 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */</span></td></tr>
<tr name="309" id="309">
<td><a id="l309" class='ln'>309</a></td><td><span class="pp">#define</span> <a id="309c9" class="tk">FEATURE_FLS_EE_SIZE_0000</a> (0xFFFFu)</td></tr>
<tr name="310" id="310">
<td><a id="l310" class='ln'>310</a></td><td><span class="ct">/* @brief Emulated EEPROM size code 0001 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */</span></td></tr>
<tr name="311" id="311">
<td><a id="l311" class='ln'>311</a></td><td><span class="pp">#define</span> <a id="311c9" class="tk">FEATURE_FLS_EE_SIZE_0001</a> (0xFFFFu)</td></tr>
<tr name="312" id="312">
<td><a id="l312" class='ln'>312</a></td><td><span class="ct">/* @brief Emulated EEPROM size code 0010 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */</span></td></tr>
<tr name="313" id="313">
<td><a id="l313" class='ln'>313</a></td><td><span class="pp">#define</span> <a id="313c9" class="tk">FEATURE_FLS_EE_SIZE_0010</a> (0x1000u)</td></tr>
<tr name="314" id="314">
<td><a id="l314" class='ln'>314</a></td><td><span class="ct">/* @brief Emulated EEPROM size code 0011 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */</span></td></tr>
<tr name="315" id="315">
<td><a id="l315" class='ln'>315</a></td><td><span class="pp">#define</span> <a id="315c9" class="tk">FEATURE_FLS_EE_SIZE_0011</a> (0xFFFFu)</td></tr>
<tr name="316" id="316">
<td><a id="l316" class='ln'>316</a></td><td><span class="ct">/* @brief Emulated EEPROM size code 0100 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */</span></td></tr>
<tr name="317" id="317">
<td><a id="l317" class='ln'>317</a></td><td><span class="pp">#define</span> <a id="317c9" class="tk">FEATURE_FLS_EE_SIZE_0100</a> (0xFFFFu)</td></tr>
<tr name="318" id="318">
<td><a id="l318" class='ln'>318</a></td><td><span class="ct">/* @brief Emulated EEPROM size code 0101 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */</span></td></tr>
<tr name="319" id="319">
<td><a id="l319" class='ln'>319</a></td><td><span class="pp">#define</span> <a id="319c9" class="tk">FEATURE_FLS_EE_SIZE_0101</a> (0xFFFFu)</td></tr>
<tr name="320" id="320">
<td><a id="l320" class='ln'>320</a></td><td><span class="ct">/* @brief Emulated EEPROM size code 0110 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */</span></td></tr>
<tr name="321" id="321">
<td><a id="l321" class='ln'>321</a></td><td><span class="pp">#define</span> <a id="321c9" class="tk">FEATURE_FLS_EE_SIZE_0110</a> (0xFFFFu)</td></tr>
<tr name="322" id="322">
<td><a id="l322" class='ln'>322</a></td><td><span class="ct">/* @brief Emulated EEPROM size code 0111 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */</span></td></tr>
<tr name="323" id="323">
<td><a id="l323" class='ln'>323</a></td><td><span class="pp">#define</span> <a id="323c9" class="tk">FEATURE_FLS_EE_SIZE_0111</a> (0xFFFFu)</td></tr>
<tr name="324" id="324">
<td><a id="l324" class='ln'>324</a></td><td><span class="ct">/* @brief Emulated EEPROM size code 1000 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */</span></td></tr>
<tr name="325" id="325">
<td><a id="l325" class='ln'>325</a></td><td><span class="pp">#define</span> <a id="325c9" class="tk">FEATURE_FLS_EE_SIZE_1000</a> (0xFFFFu)</td></tr>
<tr name="326" id="326">
<td><a id="l326" class='ln'>326</a></td><td><span class="ct">/* @brief Emulated EEPROM size code 1001 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */</span></td></tr>
<tr name="327" id="327">
<td><a id="l327" class='ln'>327</a></td><td><span class="pp">#define</span> <a id="327c9" class="tk">FEATURE_FLS_EE_SIZE_1001</a> (0xFFFFu)</td></tr>
<tr name="328" id="328">
<td><a id="l328" class='ln'>328</a></td><td><span class="ct">/* @brief Emulated EEPROM size code 1010 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */</span></td></tr>
<tr name="329" id="329">
<td><a id="l329" class='ln'>329</a></td><td><span class="pp">#define</span> <a id="329c9" class="tk">FEATURE_FLS_EE_SIZE_1010</a> (0xFFFFu)</td></tr>
<tr name="330" id="330">
<td><a id="l330" class='ln'>330</a></td><td><span class="ct">/* @brief Emulated EEPROM size code 1011 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */</span></td></tr>
<tr name="331" id="331">
<td><a id="l331" class='ln'>331</a></td><td><span class="pp">#define</span> <a id="331c9" class="tk">FEATURE_FLS_EE_SIZE_1011</a> (0xFFFFu)</td></tr>
<tr name="332" id="332">
<td><a id="l332" class='ln'>332</a></td><td><span class="ct">/* @brief Emulated EEPROM size code 1100 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */</span></td></tr>
<tr name="333" id="333">
<td><a id="l333" class='ln'>333</a></td><td><span class="pp">#define</span> <a id="333c9" class="tk">FEATURE_FLS_EE_SIZE_1100</a> (0xFFFFu)</td></tr>
<tr name="334" id="334">
<td><a id="l334" class='ln'>334</a></td><td><span class="ct">/* @brief Emulated EEPROM size code 1101 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */</span></td></tr>
<tr name="335" id="335">
<td><a id="l335" class='ln'>335</a></td><td><span class="pp">#define</span> <a id="335c9" class="tk">FEATURE_FLS_EE_SIZE_1101</a> (0xFFFFu)</td></tr>
<tr name="336" id="336">
<td><a id="l336" class='ln'>336</a></td><td><span class="ct">/* @brief Emulated EEPROM size code 1110 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */</span></td></tr>
<tr name="337" id="337">
<td><a id="l337" class='ln'>337</a></td><td><span class="pp">#define</span> <a id="337c9" class="tk">FEATURE_FLS_EE_SIZE_1110</a> (0xFFFFu)</td></tr>
<tr name="338" id="338">
<td><a id="l338" class='ln'>338</a></td><td><span class="ct">/* @brief Emulated EEPROM size code 1111 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */</span></td></tr>
<tr name="339" id="339">
<td><a id="l339" class='ln'>339</a></td><td><span class="pp">#define</span> <a id="339c9" class="tk">FEATURE_FLS_EE_SIZE_1111</a> (0x0000u)</td></tr>
<tr name="340" id="340">
<td><a id="l340" class='ln'>340</a></td><td><span class="ct">/* @brief Has the detection of uncorrected ECC errors. */</span></td></tr>
<tr name="341" id="341">
<td><a id="l341" class='ln'>341</a></td><td><span class="pp">#define</span> <a id="341c9" class="tk">FEATURE_FLS_HAS_DETECT_ECC_ERROR</a> (1)</td></tr>
<tr name="342" id="342">
<td><a id="l342" class='ln'>342</a></td><td><span class="ct">/* @brief Has the interrupt double bit fault detect. */</span></td></tr>
<tr name="343" id="343">
<td><a id="l343" class='ln'>343</a></td><td><span class="pp">#define</span> <a id="343c9" class="tk">FEATURE_FLS_HAS_INTERRUPT_DOUBLE_BIT_FAULT_IRQ</a> (1)</td></tr>
<tr name="344" id="344">
<td><a id="l344" class='ln'>344</a></td><td></td></tr>
<tr name="345" id="345">
<td><a id="l345" class='ln'>345</a></td><td><span class="ct">/* CAN module features */</span></td></tr>
<tr name="346" id="346">
<td><a id="l346" class='ln'>346</a></td><td></td></tr>
<tr name="347" id="347">
<td><a id="l347" class='ln'>347</a></td><td><span class="ct">/* @brief Frames available in Rx FIFO flag shift */</span></td></tr>
<tr name="348" id="348">
<td><a id="l348" class='ln'>348</a></td><td><span class="pp">#define</span> <a id="348c9" class="tk">FEATURE_CAN_RXFIFO_FRAME_AVAILABLE</a>  (5U)</td></tr>
<tr name="349" id="349">
<td><a id="l349" class='ln'>349</a></td><td><span class="ct">/* @brief Rx FIFO warning flag shift */</span></td></tr>
<tr name="350" id="350">
<td><a id="l350" class='ln'>350</a></td><td><span class="pp">#define</span> <a id="350c9" class="tk">FEATURE_CAN_RXFIFO_WARNING</a>          (6U)</td></tr>
<tr name="351" id="351">
<td><a id="l351" class='ln'>351</a></td><td><span class="ct">/* @brief Rx FIFO overflow flag shift */</span></td></tr>
<tr name="352" id="352">
<td><a id="l352" class='ln'>352</a></td><td><span class="pp">#define</span> <a id="352c9" class="tk">FEATURE_CAN_RXFIFO_OVERFLOW</a>         (7U)</td></tr>
<tr name="353" id="353">
<td><a id="l353" class='ln'>353</a></td><td><span class="ct">/* @brief Has Flexible Data Rate for CAN0 */</span></td></tr>
<tr name="354" id="354">
<td><a id="l354" class='ln'>354</a></td><td><span class="pp">#define</span> <a id="354c9" class="tk">FEATURE_CAN0_HAS_FD</a>                 (1)</td></tr>
<tr name="355" id="355">
<td><a id="l355" class='ln'>355</a></td><td><span class="ct">/* @brief Has Flexible Data Rate for CAN1 */</span></td></tr>
<tr name="356" id="356">
<td><a id="l356" class='ln'>356</a></td><td><span class="pp">#define</span> <a id="356c9" class="tk">FEATURE_CAN1_HAS_FD</a>                 (0)</td></tr>
<tr name="357" id="357">
<td><a id="l357" class='ln'>357</a></td><td><span class="ct">/* @brief Has Flexible Data Rate for CAN2 */</span></td></tr>
<tr name="358" id="358">
<td><a id="l358" class='ln'>358</a></td><td><span class="pp">#define</span> <a id="358c9" class="tk">FEATURE_CAN2_HAS_FD</a>                 (0)</td></tr>
<tr name="359" id="359">
<td><a id="l359" class='ln'>359</a></td><td><span class="ct">/* @brief Maximum number of Message Buffers supported for payload size 8 for CAN0 */</span></td></tr>
<tr name="360" id="360">
<td><a id="l360" class='ln'>360</a></td><td><span class="pp">#define</span> <a id="360c9" class="tk">FEATURE_CAN0_MAX_MB_NUM</a>             (32U)</td></tr>
<tr name="361" id="361">
<td><a id="l361" class='ln'>361</a></td><td><span class="ct">/* @brief Maximum number of Message Buffers supported for payload size 8 for CAN1 */</span></td></tr>
<tr name="362" id="362">
<td><a id="l362" class='ln'>362</a></td><td><span class="pp">#define</span> <a id="362c9" class="tk">FEATURE_CAN1_MAX_MB_NUM</a>             (16U)</td></tr>
<tr name="363" id="363">
<td><a id="l363" class='ln'>363</a></td><td><span class="ct">/* @brief Maximum number of Message Buffers supported for payload size 8 for CAN2 */</span></td></tr>
<tr name="364" id="364">
<td><a id="l364" class='ln'>364</a></td><td><span class="pp">#define</span> <a id="364c9" class="tk">FEATURE_CAN2_MAX_MB_NUM</a>             (16U)</td></tr>
<tr name="365" id="365">
<td><a id="l365" class='ln'>365</a></td><td><span class="ct">/* @brief Has PE clock source select (bit field CAN_CTRL1[CLKSRC]). */</span></td></tr>
<tr name="366" id="366">
<td><a id="l366" class='ln'>366</a></td><td><span class="pp">#define</span> <a id="366c9" class="tk">FEATURE_CAN_HAS_PE_CLKSRC_SELECT</a>    (1)</td></tr>
<tr name="367" id="367">
<td><a id="l367" class='ln'>367</a></td><td><span class="ct">/* @brief Has DMA enable (bit field MCR[DMA]). */</span></td></tr>
<tr name="368" id="368">
<td><a id="l368" class='ln'>368</a></td><td><span class="pp">#define</span> <a id="368c9" class="tk">FEATURE_CAN_HAS_DMA_ENABLE</a>          (1)</td></tr>
<tr name="369" id="369">
<td><a id="l369" class='ln'>369</a></td><td><span class="ct">/* @brief Maximum number of Message Buffers supported for payload size 8 for any of the CAN instances */</span></td></tr>
<tr name="370" id="370">
<td><a id="l370" class='ln'>370</a></td><td><span class="pp">#define</span> <a id="370c9" class="tk">FEATURE_CAN_MAX_MB_NUM</a>              (32U)</td></tr>
<tr name="371" id="371">
<td><a id="l371" class='ln'>371</a></td><td><span class="ct">/* @brief Maximum number of Message Buffers supported for payload size 8 for any of the CAN instances */</span></td></tr>
<tr name="372" id="372">
<td><a id="l372" class='ln'>372</a></td><td><span class="pp">#define</span> <a id="372c9" class="tk">FEATURE_CAN_MAX_MB_NUM_ARRAY</a>        <span class="br">{</span> <a id="372c47" class="tk">FEATURE_CAN0_MAX_MB_NUM</a>, \</td></tr>
<tr name="373" id="373">
<td><a id="l373" class='ln'>373</a></td><td>                                              <a id="373c118" class="tk">FEATURE_CAN1_MAX_MB_NUM</a>, \</td></tr>
<tr name="374" id="374">
<td><a id="l374" class='ln'>374</a></td><td>                                              <a id="374c189" class="tk">FEATURE_CAN2_MAX_MB_NUM</a> <span class="br">}</span></td></tr>
<tr name="375" id="375">
<td><a id="l375" class='ln'>375</a></td><td><span class="ct">/* @brief Has Pretending Networking mode */</span></td></tr>
<tr name="376" id="376">
<td><a id="l376" class='ln'>376</a></td><td><span class="pp">#define</span> <a id="376c9" class="tk">FEATURE_CAN_HAS_PRETENDED_NETWORKING</a>    (1)</td></tr>
<tr name="377" id="377">
<td><a id="l377" class='ln'>377</a></td><td><span class="ct">/* @brief Has Stuff Bit Count Enable Bit */</span></td></tr>
<tr name="378" id="378">
<td><a id="l378" class='ln'>378</a></td><td><span class="pp">#define</span> <a id="378c9" class="tk">FEATURE_CAN_HAS_STFCNTEN_ENABLE</a>         (0)</td></tr>
<tr name="379" id="379">
<td><a id="l379" class='ln'>379</a></td><td><span class="ct">/* @brief Has ISO CAN FD Enable Bit */</span></td></tr>
<tr name="380" id="380">
<td><a id="l380" class='ln'>380</a></td><td><span class="pp">#define</span> <a id="380c9" class="tk">FEATURE_CAN_HAS_ISOCANFDEN_ENABLE</a>       (1)</td></tr>
<tr name="381" id="381">
<td><a id="l381" class='ln'>381</a></td><td><span class="ct">/* @brief Has Message Buffer Data Size Region 1 */</span></td></tr>
<tr name="382" id="382">
<td><a id="l382" class='ln'>382</a></td><td><span class="pp">#define</span> <a id="382c9" class="tk">FEATURE_CAN_HAS_MBDSR1</a>                  (0)</td></tr>
<tr name="383" id="383">
<td><a id="l383" class='ln'>383</a></td><td><span class="ct">/* @brief Has Message Buffer Data Size Region 2 */</span></td></tr>
<tr name="384" id="384">
<td><a id="l384" class='ln'>384</a></td><td><span class="pp">#define</span> <a id="384c9" class="tk">FEATURE_CAN_HAS_MBDSR2</a>                  (0)</td></tr>
<tr name="385" id="385">
<td><a id="l385" class='ln'>385</a></td><td><span class="ct">/* @brief DMA hardware requests for all FlexCAN instances */</span></td></tr>
<tr name="386" id="386">
<td><a id="l386" class='ln'>386</a></td><td><span class="pp">#define</span> <a id="386c9" class="tk">FEATURE_CAN_EDMA_REQUESTS</a>              <span class="br">{</span> <a id="386c50" class="tk">EDMA_REQ_FLEXCAN0</a>, \</td></tr>
<tr name="387" id="387">
<td><a id="l387" class='ln'>387</a></td><td>                                                 <a id="387c118" class="tk">EDMA_REQ_FLEXCAN1</a>, \</td></tr>
<tr name="388" id="388">
<td><a id="l388" class='ln'>388</a></td><td>                                                 <a id="388c186" class="tk">EDMA_REQ_FLEXCAN2</a> <span class="br">}</span></td></tr>
<tr name="389" id="389">
<td><a id="l389" class='ln'>389</a></td><td></td></tr>
<tr name="390" id="390">
<td><a id="l390" class='ln'>390</a></td><td></td></tr>
<tr name="391" id="391">
<td><a id="l391" class='ln'>391</a></td><td><span class="ct">/* @brief Maximum number of Message Buffers IRQs */</span></td></tr>
<tr name="392" id="392">
<td><a id="l392" class='ln'>392</a></td><td><span class="pp">#define</span> <a id="392c9" class="tk">FEATURE_CAN_MB_IRQS_MAX_COUNT</a>       (2U)</td></tr>
<tr name="393" id="393">
<td><a id="l393" class='ln'>393</a></td><td><span class="ct">/* @brief Message Buffers IRQs */</span></td></tr>
<tr name="394" id="394">
<td><a id="l394" class='ln'>394</a></td><td><span class="pp">#define</span> <a id="394c9" class="tk">FEATURE_CAN_MB_IRQS</a>                 <span class="br">{</span> <a id="394c47" class="tk">CAN_ORed_0_15_MB_IRQS</a>, \</td></tr>
<tr name="395" id="395">
<td><a id="l395" class='ln'>395</a></td><td>                                              <a id="395c116" class="tk">CAN_ORed_16_31_MB_IRQS</a> <span class="br">}</span></td></tr>
<tr name="396" id="396">
<td><a id="l396" class='ln'>396</a></td><td><span class="ct">/* @brief Has Wake Up Irq channels (CAN_Wake_Up_IRQS_CH_COUNT &gt; 0u) */</span></td></tr>
<tr name="397" id="397">
<td><a id="l397" class='ln'>397</a></td><td><span class="pp">#define</span> <a id="397c9" class="tk">FEATURE_CAN_HAS_WAKE_UP_IRQ</a>         (1)</td></tr>
<tr name="398" id="398">
<td><a id="l398" class='ln'>398</a></td><td><span class="ct">/* @brief Has Self Wake Up mode */</span></td></tr>
<tr name="399" id="399">
<td><a id="l399" class='ln'>399</a></td><td><span class="pp">#define</span> <a id="399c9" class="tk">FEATURE_CAN_HAS_SELF_WAKE_UP</a>        (0)</td></tr>
<tr name="400" id="400">
<td><a id="l400" class='ln'>400</a></td><td><span class="ct">/* @brief Has Flexible Data Rate */</span></td></tr>
<tr name="401" id="401">
<td><a id="l401" class='ln'>401</a></td><td><span class="pp">#define</span> <a id="401c9" class="tk">FEATURE_CAN_HAS_FD</a>                  (1)</td></tr>
<tr name="402" id="402">
<td><a id="l402" class='ln'>402</a></td><td><span class="ct">/* @brief Clock name for the PE oscillator clock source */</span></td></tr>
<tr name="403" id="403">
<td><a id="l403" class='ln'>403</a></td><td><span class="pp">#define</span> <a id="403c9" class="tk">FEATURE_CAN_PE_OSC_CLK_NAME</a>         <a id="403c45" class="tk">SOSC_CLK</a></td></tr>
<tr name="404" id="404">
<td><a id="l404" class='ln'>404</a></td><td></td></tr>
<tr name="405" id="405">
<td><a id="l405" class='ln'>405</a></td><td><span class="ct">/* LPUART module features */</span></td></tr>
<tr name="406" id="406">
<td><a id="l406" class='ln'>406</a></td><td></td></tr>
<tr name="407" id="407">
<td><a id="l407" class='ln'>407</a></td><td><span class="ct">/* @brief Has extended data register ED. */</span></td></tr>
<tr name="408" id="408">
<td><a id="l408" class='ln'>408</a></td><td><span class="pp">#define</span> <a id="408c9" class="tk">FEATURE_LPUART_HAS_EXTENDED_DATA_REGISTER_FLAGS</a> (1)</td></tr>
<tr name="409" id="409">
<td><a id="l409" class='ln'>409</a></td><td><span class="ct">/* @brief Hardware flow control (RTS, CTS) is supported. */</span></td></tr>
<tr name="410" id="410">
<td><a id="l410" class='ln'>410</a></td><td><span class="pp">#define</span> <a id="410c9" class="tk">FEATURE_LPUART_HAS_MODEM_SUPPORT</a> (1)</td></tr>
<tr name="411" id="411">
<td><a id="l411" class='ln'>411</a></td><td><span class="ct">/* @brief Baud rate oversampling is available. */</span></td></tr>
<tr name="412" id="412">
<td><a id="l412" class='ln'>412</a></td><td><span class="pp">#define</span> <a id="412c9" class="tk">FEATURE_LPUART_HAS_BAUD_RATE_OVER_SAMPLING_SUPPORT</a> (1)</td></tr>
<tr name="413" id="413">
<td><a id="l413" class='ln'>413</a></td><td><span class="ct">/* @brief Baud rate oversampling is available. */</span></td></tr>
<tr name="414" id="414">
<td><a id="l414" class='ln'>414</a></td><td><span class="pp">#define</span> <a id="414c9" class="tk">FEATURE_LPUART_HAS_BOTH_EDGE_SAMPLING_SUPPORT</a> (1)</td></tr>
<tr name="415" id="415">
<td><a id="l415" class='ln'>415</a></td><td><span class="ct">/* @brief Capacity (number of entries) of the transmit/receive FIFO (or zero if no FIFO is available). */</span></td></tr>
<tr name="416" id="416">
<td><a id="l416" class='ln'>416</a></td><td><span class="pp">#define</span> <a id="416c9" class="tk">FEATURE_LPUART_FIFO_SIZE</a> (4U)</td></tr>
<tr name="417" id="417">
<td><a id="l417" class='ln'>417</a></td><td><span class="ct">/* @brief Supports two match addresses to filter incoming frames. */</span></td></tr>
<tr name="418" id="418">
<td><a id="l418" class='ln'>418</a></td><td><span class="pp">#define</span> <a id="418c9" class="tk">FEATURE_LPUART_HAS_ADDRESS_MATCHING</a> (1)</td></tr>
<tr name="419" id="419">
<td><a id="l419" class='ln'>419</a></td><td><span class="ct">/* @brief Has transmitter/receiver DMA enable bits. */</span></td></tr>
<tr name="420" id="420">
<td><a id="l420" class='ln'>420</a></td><td><span class="pp">#define</span> <a id="420c9" class="tk">FEATURE_LPUART_HAS_DMA_ENABLE</a> (1)</td></tr>
<tr name="421" id="421">
<td><a id="l421" class='ln'>421</a></td><td><span class="ct">/* @brief Flag clearance mask for STAT register. */</span></td></tr>
<tr name="422" id="422">
<td><a id="l422" class='ln'>422</a></td><td><span class="pp">#define</span> <a id="422c9" class="tk">FEATURE_LPUART_STAT_REG_FLAGS_MASK</a> (0xC01FC000U)</td></tr>
<tr name="423" id="423">
<td><a id="l423" class='ln'>423</a></td><td><span class="ct">/* @brief Flag clearance mask for FIFO register. */</span></td></tr>
<tr name="424" id="424">
<td><a id="l424" class='ln'>424</a></td><td><span class="pp">#define</span> <a id="424c9" class="tk">FEATURE_LPUART_FIFO_REG_FLAGS_MASK</a> (0x00030000U)</td></tr>
<tr name="425" id="425">
<td><a id="l425" class='ln'>425</a></td><td><span class="ct">/* @brief Reset mask for FIFO register. */</span></td></tr>
<tr name="426" id="426">
<td><a id="l426" class='ln'>426</a></td><td><span class="pp">#define</span> <a id="426c9" class="tk">FEATURE_LPUART_FIFO_RESET_MASK</a> (0x0003C000U)</td></tr>
<tr name="427" id="427">
<td><a id="l427" class='ln'>427</a></td><td><span class="ct">/* @brief Default oversampling ratio. */</span></td></tr>
<tr name="428" id="428">
<td><a id="l428" class='ln'>428</a></td><td><span class="pp">#define</span> <a id="428c9" class="tk">FEATURE_LPUART_DEFAULT_OSR</a> (0x0FUL)</td></tr>
<tr name="429" id="429">
<td><a id="l429" class='ln'>429</a></td><td><span class="ct">/* @brief Default baud rate modulo divisor. */</span></td></tr>
<tr name="430" id="430">
<td><a id="l430" class='ln'>430</a></td><td><span class="pp">#define</span> <a id="430c9" class="tk">FEATURE_LPUART_DEFAULT_SBR</a> (0x04UL)</td></tr>
<tr name="431" id="431">
<td><a id="l431" class='ln'>431</a></td><td><span class="ct">/* @brief Clock names for LPUART. */</span></td></tr>
<tr name="432" id="432">
<td><a id="l432" class='ln'>432</a></td><td><span class="pp">#define</span> <a id="432c9" class="tk">LPUART_CLOCK_NAMES</a> <span class="br">{</span><a id="432c29" class="tk">LPUART0_CLK</a>, <a id="432c42" class="tk">LPUART1_CLK</a>, <a id="432c55" class="tk">LPUART2_CLK</a><span class="br">}</span></td></tr>
<tr name="433" id="433">
<td><a id="l433" class='ln'>433</a></td><td></td></tr>
<tr name="434" id="434">
<td><a id="l434" class='ln'>434</a></td><td><span class="ct">/* FlexIO module features */</span></td></tr>
<tr name="435" id="435">
<td><a id="l435" class='ln'>435</a></td><td></td></tr>
<tr name="436" id="436">
<td><a id="l436" class='ln'>436</a></td><td><span class="ct">/* @brief Define the maximum number of shifters for any FlexIO instance. */</span></td></tr>
<tr name="437" id="437">
<td><a id="l437" class='ln'>437</a></td><td><span class="pp">#define</span> <a id="437c9" class="tk">FEATURE_FLEXIO_MAX_SHIFTER_COUNT</a>  (4U)</td></tr>
<tr name="438" id="438">
<td><a id="l438" class='ln'>438</a></td><td><span class="ct">/* @brief Define DMA request names for Flexio. */</span></td></tr>
<tr name="439" id="439">
<td><a id="l439" class='ln'>439</a></td><td><span class="pp">#define</span> <a id="439c9" class="tk">FEATURE_FLEXIO_DMA_REQ_0</a>    <a id="439c37" class="tk">EDMA_REQ_FLEXIO_SHIFTER0</a></td></tr>
<tr name="440" id="440">
<td><a id="l440" class='ln'>440</a></td><td><span class="pp">#define</span> <a id="440c9" class="tk">FEATURE_FLEXIO_DMA_REQ_1</a>    <a id="440c37" class="tk">EDMA_REQ_FLEXIO_SHIFTER1</a></td></tr>
<tr name="441" id="441">
<td><a id="l441" class='ln'>441</a></td><td><span class="pp">#define</span> <a id="441c9" class="tk">FEATURE_FLEXIO_DMA_REQ_2</a>    <a id="441c37" class="tk">EDMA_REQ_FLEXIO_SHIFTER2</a></td></tr>
<tr name="442" id="442">
<td><a id="l442" class='ln'>442</a></td><td><span class="pp">#define</span> <a id="442c9" class="tk">FEATURE_FLEXIO_DMA_REQ_3</a>    <a id="442c37" class="tk">EDMA_REQ_FLEXIO_SHIFTER3</a></td></tr>
<tr name="443" id="443">
<td><a id="l443" class='ln'>443</a></td><td></td></tr>
<tr name="444" id="444">
<td><a id="l444" class='ln'>444</a></td><td><span class="ct">/* LPSPI module features */</span></td></tr>
<tr name="445" id="445">
<td><a id="l445" class='ln'>445</a></td><td></td></tr>
<tr name="446" id="446">
<td><a id="l446" class='ln'>446</a></td><td><span class="ct">/* @brief DMA instance used for LPSPI module */</span></td></tr>
<tr name="447" id="447">
<td><a id="l447" class='ln'>447</a></td><td><span class="pp">#define</span> <a id="447c9" class="tk">LPSPI_DMA_INSTANCE</a> 0U</td></tr>
<tr name="448" id="448">
<td><a id="l448" class='ln'>448</a></td><td></td></tr>
<tr name="449" id="449">
<td><a id="l449" class='ln'>449</a></td><td><span class="ct">/* LPI2C module features */</span></td></tr>
<tr name="450" id="450">
<td><a id="l450" class='ln'>450</a></td><td></td></tr>
<tr name="451" id="451">
<td><a id="l451" class='ln'>451</a></td><td><span class="ct">/* @brief DMA instance used for LPI2C module */</span></td></tr>
<tr name="452" id="452">
<td><a id="l452" class='ln'>452</a></td><td><span class="pp">#define</span> <a id="452c9" class="tk">LPI2C_DMA_INSTANCE</a> 0U</td></tr>
<tr name="453" id="453">
<td><a id="l453" class='ln'>453</a></td><td></td></tr>
<tr name="454" id="454">
<td><a id="l454" class='ln'>454</a></td><td><span class="ct">/* @brief EDMA requests for LPI2C module. */</span></td></tr>
<tr name="455" id="455">
<td><a id="l455" class='ln'>455</a></td><td><span class="pp">#define</span> <a id="455c9" class="tk">LPI2C_EDMA_REQ</a>                           <span class="br">{</span><span class="br">{</span>(<a id="455c53" class="tk">uint8_t</a>)<a id="455c61" class="tk">EDMA_REQ_LPI2C0_TX</a>, (<a id="455c82" class="tk">uint8_t</a>)<a id="455c90" class="tk">EDMA_REQ_LPI2C0_RX</a><span class="br">}</span><span class="br">}</span></td></tr>
<tr name="456" id="456">
<td><a id="l456" class='ln'>456</a></td><td><span class="ct">/* @brief PCC clocks for LPI2C module. */</span></td></tr>
<tr name="457" id="457">
<td><a id="l457" class='ln'>457</a></td><td><span class="pp">#define</span> <a id="457c9" class="tk">LPI2C_PCC_CLOCKS</a>                         <span class="br">{</span><a id="457c51" class="tk">LPI2C0_CLK</a><span class="br">}</span></td></tr>
<tr name="458" id="458">
<td><a id="l458" class='ln'>458</a></td><td></td></tr>
<tr name="459" id="459">
<td><a id="l459" class='ln'>459</a></td><td><span class="ct">/* Interrupt module features */</span></td></tr>
<tr name="460" id="460">
<td><a id="l460" class='ln'>460</a></td><td></td></tr>
<tr name="461" id="461">
<td><a id="l461" class='ln'>461</a></td><td><span class="ct">/* @brief Lowest interrupt request number. */</span></td></tr>
<tr name="462" id="462">
<td><a id="l462" class='ln'>462</a></td><td><span class="pp">#define</span> <a id="462c9" class="tk">FEATURE_INTERRUPT_IRQ_MIN</a>         (<a id="462c44" class="tk">NonMaskableInt_IRQn</a>)</td></tr>
<tr name="463" id="463">
<td><a id="l463" class='ln'>463</a></td><td><span class="ct">/* @brief Highest interrupt request number. */</span></td></tr>
<tr name="464" id="464">
<td><a id="l464" class='ln'>464</a></td><td><span class="pp">#define</span> <a id="464c9" class="tk">FEATURE_INTERRUPT_IRQ_MAX</a>         (<a id="464c44" class="tk">FTM3_Ovf_Reload_IRQn</a>)</td></tr>
<tr name="465" id="465">
<td><a id="l465" class='ln'>465</a></td><td><span class="ct">/**&lt; Number of priority bits implemented in the NVIC */</span></td></tr>
<tr name="466" id="466">
<td><a id="l466" class='ln'>466</a></td><td><span class="pp">#define</span> <a id="466c9" class="tk">FEATURE_NVIC_PRIO_BITS</a>            (4U)</td></tr>
<tr name="467" id="467">
<td><a id="l467" class='ln'>467</a></td><td><span class="ct">/* @brief Has software interrupt. */</span></td></tr>
<tr name="468" id="468">
<td><a id="l468" class='ln'>468</a></td><td><span class="pp">#define</span> <a id="468c9" class="tk">FEATURE_INTERRUPT_HAS_SOFTWARE_IRQ</a>  (0u)</td></tr>
<tr name="469" id="469">
<td><a id="l469" class='ln'>469</a></td><td><span class="ct">/* @brief Has pending interrupt state. */</span></td></tr>
<tr name="470" id="470">
<td><a id="l470" class='ln'>470</a></td><td><span class="pp">#define</span> <a id="470c9" class="tk">FEATURE_INTERRUPT_HAS_PENDING_STATE</a> (1u)</td></tr>
<tr name="471" id="471">
<td><a id="l471" class='ln'>471</a></td><td><span class="ct">/* @brief Has active interrupt state. */</span></td></tr>
<tr name="472" id="472">
<td><a id="l472" class='ln'>472</a></td><td><span class="pp">#define</span> <a id="472c9" class="tk">FEATURE_INTERRUPT_HAS_ACTIVE_STATE</a>  (1u)</td></tr>
<tr name="473" id="473">
<td><a id="l473" class='ln'>473</a></td><td><span class="ct">/* @brief Multicore support for interrupts */</span></td></tr>
<tr name="474" id="474">
<td><a id="l474" class='ln'>474</a></td><td><span class="pp">#define</span> <a id="474c9" class="tk">FEATURE_INTERRUPT_MULTICORE_SUPPORT</a>  (0u)</td></tr>
<tr name="475" id="475">
<td><a id="l475" class='ln'>475</a></td><td><span class="ct">/* @brief Registers in which the start of interrupt vector table needs to be configured */</span></td></tr>
<tr name="476" id="476">
<td><a id="l476" class='ln'>476</a></td><td><span class="pp">#define</span> <a id="476c9" class="tk">FEATURE_INTERRUPT_INT_VECTORS</a> <span class="br">{</span><a id="476c40" class="tk">&amp;</a><a id="476c41" class="tk">S32_SCB</a>-&gt;<a id="476c50" class="tk">VTOR</a><span class="br">}</span></td></tr>
<tr name="477" id="477">
<td><a id="l477" class='ln'>477</a></td><td></td></tr>
<tr name="478" id="478">
<td><a id="l478" class='ln'>478</a></td><td></td></tr>
<tr name="479" id="479">
<td><a id="l479" class='ln'>479</a></td><td><span class="ct">/* System Control Block module features */</span></td></tr>
<tr name="480" id="480">
<td><a id="l480" class='ln'>480</a></td><td></td></tr>
<tr name="481" id="481">
<td><a id="l481" class='ln'>481</a></td><td><span class="ct">/* @brief VECTKEY value so that AIRCR register write is not ignored. */</span></td></tr>
<tr name="482" id="482">
<td><a id="l482" class='ln'>482</a></td><td><span class="pp">#define</span> <a id="482c9" class="tk">FEATURE_SCB_VECTKEY</a>               (0x05FAU)</td></tr>
<tr name="483" id="483">
<td><a id="l483" class='ln'>483</a></td><td></td></tr>
<tr name="484" id="484">
<td><a id="l484" class='ln'>484</a></td><td></td></tr>
<tr name="485" id="485">
<td><a id="l485" class='ln'>485</a></td><td><span class="ct">/* SMC module features */</span></td></tr>
<tr name="486" id="486">
<td><a id="l486" class='ln'>486</a></td><td></td></tr>
<tr name="487" id="487">
<td><a id="l487" class='ln'>487</a></td><td><span class="ct">/* @brief Has stop option (register bit STOPCTRL[STOPO]). */</span></td></tr>
<tr name="488" id="488">
<td><a id="l488" class='ln'>488</a></td><td><span class="pp">#define</span> <a id="488c9" class="tk">FEATURE_SMC_HAS_STOPO</a> (1)</td></tr>
<tr name="489" id="489">
<td><a id="l489" class='ln'>489</a></td><td><span class="ct">/* @brief Has partial stop option (register bit STOPCTRL[PSTOPO]). */</span></td></tr>
<tr name="490" id="490">
<td><a id="l490" class='ln'>490</a></td><td><span class="pp">#define</span> <a id="490c9" class="tk">FEATURE_SMC_HAS_PSTOPO</a> (0)</td></tr>
<tr name="491" id="491">
<td><a id="l491" class='ln'>491</a></td><td><span class="ct">/* @brief Has WAIT and VLPW options. */</span></td></tr>
<tr name="492" id="492">
<td><a id="l492" class='ln'>492</a></td><td><span class="pp">#define</span> <a id="492c9" class="tk">FEATURE_SMC_HAS_WAIT_VLPW</a> (0)</td></tr>
<tr name="493" id="493">
<td><a id="l493" class='ln'>493</a></td><td><span class="ct">/* @brief Has high speed run mode (register bit PMPROT[AHSRUN]). */</span></td></tr>
<tr name="494" id="494">
<td><a id="l494" class='ln'>494</a></td><td><span class="pp">#define</span> <a id="494c9" class="tk">FEATURE_SMC_HAS_HIGH_SPEED_RUN_MODE</a> (1)</td></tr>
<tr name="495" id="495">
<td><a id="l495" class='ln'>495</a></td><td></td></tr>
<tr name="496" id="496">
<td><a id="l496" class='ln'>496</a></td><td><span class="ct">/* RCM module feature */</span></td></tr>
<tr name="497" id="497">
<td><a id="l497" class='ln'>497</a></td><td></td></tr>
<tr name="498" id="498">
<td><a id="l498" class='ln'>498</a></td><td><span class="ct">/* @brief Has existence of CMU loss of clock as reset source */</span></td></tr>
<tr name="499" id="499">
<td><a id="l499" class='ln'>499</a></td><td><span class="pp">#define</span> <a id="499c9" class="tk">FEATURE_RCM_HAS_EXISTENCE_CMU_LOSS_OF_CLOCK</a> (0)</td></tr>
<tr name="500" id="500">
<td><a id="l500" class='ln'>500</a></td><td><span class="ct">/* @brief Has CMU loss of clock as reset source */</span></td></tr>
<tr name="501" id="501">
<td><a id="l501" class='ln'>501</a></td><td><span class="pp">#define</span> <a id="501c9" class="tk">FEATURE_RCM_HAS_CMU_LOSS_OF_CLOCK</a> (0)</td></tr>
<tr name="502" id="502">
<td><a id="l502" class='ln'>502</a></td><td><span class="ct">/* @brief Has sticky CMU loss of clock as reset source */</span></td></tr>
<tr name="503" id="503">
<td><a id="l503" class='ln'>503</a></td><td><span class="pp">#define</span> <a id="503c9" class="tk">FEATURE_RCM_HAS_STICKY_CMU_LOSS_OF_CLOCK</a> (0)</td></tr>
<tr name="504" id="504">
<td><a id="l504" class='ln'>504</a></td><td></td></tr>
<tr name="505" id="505">
<td><a id="l505" class='ln'>505</a></td><td><span class="ct">/* MPU module features */</span></td></tr>
<tr name="506" id="506">
<td><a id="l506" class='ln'>506</a></td><td></td></tr>
<tr name="507" id="507">
<td><a id="l507" class='ln'>507</a></td><td><span class="ct">/* @brief Specifies hardware revision level. */</span></td></tr>
<tr name="508" id="508">
<td><a id="l508" class='ln'>508</a></td><td><span class="pp">#define</span> <a id="508c9" class="tk">FEATURE_MPU_HARDWARE_REVISION_LEVEL</a>   (1U)</td></tr>
<tr name="509" id="509">
<td><a id="l509" class='ln'>509</a></td><td><span class="ct">/* @brief Has process identifier support. */</span></td></tr>
<tr name="510" id="510">
<td><a id="l510" class='ln'>510</a></td><td><span class="pp">#define</span> <a id="510c9" class="tk">FEATURE_MPU_HAS_PROCESS_IDENTIFIER</a>    (1U)</td></tr>
<tr name="511" id="511">
<td><a id="l511" class='ln'>511</a></td><td><span class="ct">/* @brief Specifies total number of bus masters. */</span></td></tr>
<tr name="512" id="512">
<td><a id="l512" class='ln'>512</a></td><td><span class="pp">#define</span> <a id="512c9" class="tk">FEATURE_MPU_MASTER_COUNT</a>              (3U)</td></tr>
<tr name="513" id="513">
<td><a id="l513" class='ln'>513</a></td><td><span class="ct">/* @brief Specifies maximum number of masters which have separated</span></td></tr>
<tr name="514" id="514">
<td><a id="l514" class='ln'>514</a></td><td><span class="ct">privilege rights for user and supervisor mode accesses (e.g. master0~3 in S32K14x).</span></td></tr>
<tr name="515" id="515">
<td><a id="l515" class='ln'>515</a></td><td><span class="ct">*/</span></td></tr>
<tr name="516" id="516">
<td><a id="l516" class='ln'>516</a></td><td><span class="pp">#define</span> <a id="516c9" class="tk">FEATURE_MPU_MAX_LOW_MASTER_NUMBER</a>     (3U)</td></tr>
<tr name="517" id="517">
<td><a id="l517" class='ln'>517</a></td><td><span class="ct">/* @brief Specifies maximum number of masters which have only</span></td></tr>
<tr name="518" id="518">
<td><a id="l518" class='ln'>518</a></td><td><span class="ct">read and write permissions (e.g. master4~7 in S32K14x).</span></td></tr>
<tr name="519" id="519">
<td><a id="l519" class='ln'>519</a></td><td><span class="ct">*/</span></td></tr>
<tr name="520" id="520">
<td><a id="l520" class='ln'>520</a></td><td><span class="pp">#define</span> <a id="520c9" class="tk">FEATURE_MPU_MAX_HIGH_MASTER_NUMBER</a>    (7U)</td></tr>
<tr name="521" id="521">
<td><a id="l521" class='ln'>521</a></td><td></td></tr>
<tr name="522" id="522">
<td><a id="l522" class='ln'>522</a></td><td><span class="ct">/* @brief Specifies number of set access control right bits for</span></td></tr>
<tr name="523" id="523">
<td><a id="l523" class='ln'>523</a></td><td><span class="ct">   masters which have separated privilege rights for user and</span></td></tr>
<tr name="524" id="524">
<td><a id="l524" class='ln'>524</a></td><td><span class="ct">   supervisor mode accesses (e.g. master0~3 in S32K14x).</span></td></tr>
<tr name="525" id="525">
<td><a id="l525" class='ln'>525</a></td><td><span class="ct">*/</span></td></tr>
<tr name="526" id="526">
<td><a id="l526" class='ln'>526</a></td><td><span class="pp">#define</span> <a id="526c9" class="tk">FEATURE_MPU_LOW_MASTER_CONTROL_WIDTH</a>  (6U)</td></tr>
<tr name="527" id="527">
<td><a id="l527" class='ln'>527</a></td><td><span class="ct">/* @brief Specifies number of set access control right bits for</span></td></tr>
<tr name="528" id="528">
<td><a id="l528" class='ln'>528</a></td><td><span class="ct">   masters which have only read and write permissions(e.g. master4~7 in S32K14x).</span></td></tr>
<tr name="529" id="529">
<td><a id="l529" class='ln'>529</a></td><td><span class="ct">*/</span></td></tr>
<tr name="530" id="530">
<td><a id="l530" class='ln'>530</a></td><td><span class="pp">#define</span> <a id="530c9" class="tk">FEATURE_MPU_HIGH_MASTER_CONTROL_WIDTH</a> (2U)</td></tr>
<tr name="531" id="531">
<td><a id="l531" class='ln'>531</a></td><td></td></tr>
<tr name="532" id="532">
<td><a id="l532" class='ln'>532</a></td><td><span class="ct">/* @brief The MPU Logical Bus Master Number for core bus master. */</span></td></tr>
<tr name="533" id="533">
<td><a id="l533" class='ln'>533</a></td><td><span class="pp">#define</span> <a id="533c9" class="tk">FEATURE_MPU_MASTER_CORE</a>               (0U)</td></tr>
<tr name="534" id="534">
<td><a id="l534" class='ln'>534</a></td><td><span class="ct">/* @brief The MPU Logical Bus Master Number for Debugger master. */</span></td></tr>
<tr name="535" id="535">
<td><a id="l535" class='ln'>535</a></td><td><span class="pp">#define</span> <a id="535c9" class="tk">FEATURE_MPU_MASTER_DEBUGGER</a>           (1U)</td></tr>
<tr name="536" id="536">
<td><a id="l536" class='ln'>536</a></td><td><span class="ct">/* @brief The MPU Logical Bus Master Number for DMA master. */</span></td></tr>
<tr name="537" id="537">
<td><a id="l537" class='ln'>537</a></td><td><span class="pp">#define</span> <a id="537c9" class="tk">FEATURE_MPU_MASTER_DMA</a>                (2U)</td></tr>
<tr name="538" id="538">
<td><a id="l538" class='ln'>538</a></td><td><span class="ct">/* @brief Specifies master number. */</span></td></tr>
<tr name="539" id="539">
<td><a id="l539" class='ln'>539</a></td><td><span class="pp">#define</span> <a id="539c9" class="tk">FEATURE_MPU_MASTER</a>                        \</td></tr>
<tr name="540" id="540">
<td><a id="l540" class='ln'>540</a></td><td><span class="br">{</span>                                                 \</td></tr>
<tr name="541" id="541">
<td><a id="l541" class='ln'>541</a></td><td>    <a id="541c105" class="tk">FEATURE_MPU_MASTER_CORE</a>,     <span class="ct">/*!&lt; CORE */</span>     \</td></tr>
<tr name="542" id="542">
<td><a id="l542" class='ln'>542</a></td><td>    <a id="542c155" class="tk">FEATURE_MPU_MASTER_DEBUGGER</a>, <span class="ct">/*!&lt; DEBUGGER */</span> \</td></tr>
<tr name="543" id="543">
<td><a id="l543" class='ln'>543</a></td><td>    <a id="543c205" class="tk">FEATURE_MPU_MASTER_DMA</a>,      <span class="ct">/*!&lt; DMA */</span>      \</td></tr>
<tr name="544" id="544">
<td><a id="l544" class='ln'>544</a></td><td><span class="br">}</span></td></tr>
<tr name="545" id="545">
<td><a id="l545" class='ln'>545</a></td><td></td></tr>
<tr name="546" id="546">
<td><a id="l546" class='ln'>546</a></td><td><span class="ct">/* @brief Specifies total number of slave ports. */</span></td></tr>
<tr name="547" id="547">
<td><a id="l547" class='ln'>547</a></td><td><span class="pp">#define</span> <a id="547c9" class="tk">FEATURE_MPU_SLAVE_COUNT</a>               (4U)</td></tr>
<tr name="548" id="548">
<td><a id="l548" class='ln'>548</a></td><td><span class="ct">/* @brief The MPU Slave Port Assignment for Flash Controller and boot ROM. */</span></td></tr>
<tr name="549" id="549">
<td><a id="l549" class='ln'>549</a></td><td><span class="pp">#define</span> <a id="549c9" class="tk">FEATURE_MPU_SLAVE_FLASH_BOOTROM</a>       (0U)</td></tr>
<tr name="550" id="550">
<td><a id="l550" class='ln'>550</a></td><td><span class="ct">/* @brief The MPU Slave Port Assignment for SRAM back door. */</span></td></tr>
<tr name="551" id="551">
<td><a id="l551" class='ln'>551</a></td><td><span class="pp">#define</span> <a id="551c9" class="tk">FEATURE_MPU_SLAVE_SRAM_BACKDOOR</a>       (1U)</td></tr>
<tr name="552" id="552">
<td><a id="l552" class='ln'>552</a></td><td><span class="ct">/* @brief The MPU Slave Port Assignment for SRAM_L front door. */</span></td></tr>
<tr name="553" id="553">
<td><a id="l553" class='ln'>553</a></td><td><span class="pp">#define</span> <a id="553c9" class="tk">FEATURE_MPU_SLAVE_SRAM_L_FRONTDOOR</a>    (2U)</td></tr>
<tr name="554" id="554">
<td><a id="l554" class='ln'>554</a></td><td><span class="ct">/* @brief The MPU Slave Port Assignment for SRAM_U front door. */</span></td></tr>
<tr name="555" id="555">
<td><a id="l555" class='ln'>555</a></td><td><span class="pp">#define</span> <a id="555c9" class="tk">FEATURE_MPU_SLAVE_SRAM_U_FRONTDOOR</a>    (3U)</td></tr>
<tr name="556" id="556">
<td><a id="l556" class='ln'>556</a></td><td><span class="ct">/* @brief The MPU Slave Port mask. */</span></td></tr>
<tr name="557" id="557">
<td><a id="l557" class='ln'>557</a></td><td><span class="pp">#define</span> <a id="557c9" class="tk">FEATURE_MPU_SLAVE_MASK</a>                (0xF0000000U)</td></tr>
<tr name="558" id="558">
<td><a id="l558" class='ln'>558</a></td><td><span class="pp">#define</span> <a id="558c9" class="tk">FEATURE_MPU_SLAVE_SHIFT</a>               (28u)</td></tr>
<tr name="559" id="559">
<td><a id="l559" class='ln'>559</a></td><td><span class="pp">#define</span> <a id="559c9" class="tk">FEATURE_MPU_SLAVE_WIDTH</a>               (4u)</td></tr>
<tr name="560" id="560">
<td><a id="l560" class='ln'>560</a></td><td><span class="pp">#define</span> <a id="560c9" class="tk">FEATURE_MPU_SLAVE</a>(<a id="560c27" class="tk">x</a>)                  (((<a id="560c50" class="tk">uint32_t</a>)(((<a id="560c62" class="tk">uint32_t</a>)(<a id="560c72" class="tk">x</a>))<a id="560c75" class="tk">&lt;&lt;</a><a id="560c77" class="tk">FEATURE_MPU_SLAVE_SHIFT</a>))<a id="560c102" class="tk">&amp;</a><a id="560c103" class="tk">FEATURE_MPU_SLAVE_MASK</a>)</td></tr>
<tr name="561" id="561">
<td><a id="l561" class='ln'>561</a></td><td></td></tr>
<tr name="562" id="562">
<td><a id="l562" class='ln'>562</a></td><td><span class="ct">/* WDOG module features */</span></td></tr>
<tr name="563" id="563">
<td><a id="l563" class='ln'>563</a></td><td></td></tr>
<tr name="564" id="564">
<td><a id="l564" class='ln'>564</a></td><td><span class="ct">/* @brief The 32-bit value used for unlocking the WDOG. */</span></td></tr>
<tr name="565" id="565">
<td><a id="l565" class='ln'>565</a></td><td><span class="pp">#define</span> <a id="565c9" class="tk">FEATURE_WDOG_UNLOCK_VALUE</a>                       (0xD928C520U)</td></tr>
<tr name="566" id="566">
<td><a id="l566" class='ln'>566</a></td><td><span class="ct">/* @brief The 32-bit value used for resetting the WDOG counter. */</span></td></tr>
<tr name="567" id="567">
<td><a id="l567" class='ln'>567</a></td><td><span class="pp">#define</span> <a id="567c9" class="tk">FEATURE_WDOG_TRIGGER_VALUE</a>                      (0xB480A602U)</td></tr>
<tr name="568" id="568">
<td><a id="l568" class='ln'>568</a></td><td><span class="ct">/* @brief The reset value of the timeout register. */</span></td></tr>
<tr name="569" id="569">
<td><a id="l569" class='ln'>569</a></td><td><span class="pp">#define</span> <a id="569c9" class="tk">FEATURE_WDOG_TO_RESET_VALUE</a>                     (0x400U)</td></tr>
<tr name="570" id="570">
<td><a id="l570" class='ln'>570</a></td><td><span class="ct">/* @brief The value minimum of the timeout register. */</span></td></tr>
<tr name="571" id="571">
<td><a id="l571" class='ln'>571</a></td><td><span class="pp">#define</span> <a id="571c9" class="tk">FEATURE_WDOG_MINIMUM_TIMEOUT_VALUE</a>              (0x0U)</td></tr>
<tr name="572" id="572">
<td><a id="l572" class='ln'>572</a></td><td><span class="ct">/* @brief The reset value of the window register. */</span></td></tr>
<tr name="573" id="573">
<td><a id="l573" class='ln'>573</a></td><td><span class="pp">#define</span> <a id="573c9" class="tk">FEATURE_WDOG_WIN_RESET_VALUE</a>                    (0x0U)</td></tr>
<tr name="574" id="574">
<td><a id="l574" class='ln'>574</a></td><td><span class="ct">/* @brief The mask of the reserved bit in the CS register. */</span></td></tr>
<tr name="575" id="575">
<td><a id="l575" class='ln'>575</a></td><td><span class="pp">#define</span> <a id="575c9" class="tk">FEATURE_WDOG_CS_RESERVED_MASK</a>                   (0x2000U)</td></tr>
<tr name="576" id="576">
<td><a id="l576" class='ln'>576</a></td><td><span class="ct">/* @brief The value used to set WDOG source clock from LPO. */</span></td></tr>
<tr name="577" id="577">
<td><a id="l577" class='ln'>577</a></td><td><span class="pp">#define</span> <a id="577c9" class="tk">FEATURE_WDOG_CLK_FROM_LPO</a>                       (0x1UL)</td></tr>
<tr name="578" id="578">
<td><a id="l578" class='ln'>578</a></td><td><span class="ct">/* @brief The first 16-bit value used for unlocking the WDOG. */</span></td></tr>
<tr name="579" id="579">
<td><a id="l579" class='ln'>579</a></td><td><span class="pp">#define</span> <a id="579c9" class="tk">FEATURE_WDOG_UNLOCK16_FIRST_VALUE</a>               (0xC520U)</td></tr>
<tr name="580" id="580">
<td><a id="l580" class='ln'>580</a></td><td><span class="ct">/* @brief The second 16-bit value used for unlocking the WDOG. */</span></td></tr>
<tr name="581" id="581">
<td><a id="l581" class='ln'>581</a></td><td><span class="pp">#define</span> <a id="581c9" class="tk">FEATURE_WDOG_UNLOCK16_SECOND_VALUE</a>              (0xD928U)</td></tr>
<tr name="582" id="582">
<td><a id="l582" class='ln'>582</a></td><td><span class="ct">/* @brief The first 16-bit value used for resetting the WDOG counter. */</span></td></tr>
<tr name="583" id="583">
<td><a id="l583" class='ln'>583</a></td><td><span class="pp">#define</span> <a id="583c9" class="tk">FEATURE_WDOG_TRIGGER16_FIRST_VALUE</a>              (0xA602U)</td></tr>
<tr name="584" id="584">
<td><a id="l584" class='ln'>584</a></td><td><span class="ct">/* @brief The second 16-bit value used for resetting the WDOG counter. */</span></td></tr>
<tr name="585" id="585">
<td><a id="l585" class='ln'>585</a></td><td><span class="pp">#define</span> <a id="585c9" class="tk">FEATURE_WDOG_TRIGGER16_SECOND_VALUE</a>             (0xB480U)</td></tr>
<tr name="586" id="586">
<td><a id="l586" class='ln'>586</a></td><td><span class="ct">/* @brief Default reset value of the CS register. */</span></td></tr>
<tr name="587" id="587">
<td><a id="l587" class='ln'>587</a></td><td><span class="pp">#define</span> <a id="587c9" class="tk">FEATURE_WDOG_CS_RESET_VALUE</a>                     (0x2520U)</td></tr>
<tr name="588" id="588">
<td><a id="l588" class='ln'>588</a></td><td></td></tr>
<tr name="589" id="589">
<td><a id="l589" class='ln'>589</a></td><td><span class="ct">/* CRC module features */</span></td></tr>
<tr name="590" id="590">
<td><a id="l590" class='ln'>590</a></td><td></td></tr>
<tr name="591" id="591">
<td><a id="l591" class='ln'>591</a></td><td><span class="ct">/* @brief CRC module use for S32K. */</span></td></tr>
<tr name="592" id="592">
<td><a id="l592" class='ln'>592</a></td><td><span class="pp">#define</span> <a id="592c9" class="tk">FEATURE_CRC_DRIVER_SOFT_POLYNOMIAL</a></td></tr>
<tr name="593" id="593">
<td><a id="l593" class='ln'>593</a></td><td><span class="ct">/* @brief Default CRC bit width */</span></td></tr>
<tr name="594" id="594">
<td><a id="l594" class='ln'>594</a></td><td><span class="pp">#define</span> <a id="594c9" class="tk">FEATURE_CRC_DEFAULT_WIDTH</a>               <a id="594c49" class="tk">CRC_BITS_16</a></td></tr>
<tr name="595" id="595">
<td><a id="l595" class='ln'>595</a></td><td><span class="ct">/* @brief Default CRC read transpose */</span></td></tr>
<tr name="596" id="596">
<td><a id="l596" class='ln'>596</a></td><td><span class="pp">#define</span> <a id="596c9" class="tk">FEATURE_CRC_DEFAULT_READ_TRANSPOSE</a>      <a id="596c49" class="tk">CRC_TRANSPOSE_NONE</a></td></tr>
<tr name="597" id="597">
<td><a id="l597" class='ln'>597</a></td><td><span class="ct">/* @brief Default CRC write transpose */</span></td></tr>
<tr name="598" id="598">
<td><a id="l598" class='ln'>598</a></td><td><span class="pp">#define</span> <a id="598c9" class="tk">FEATURE_CRC_DEFAULT_WRITE_TRANSPOSE</a>     <a id="598c49" class="tk">CRC_TRANSPOSE_NONE</a></td></tr>
<tr name="599" id="599">
<td><a id="l599" class='ln'>599</a></td><td><span class="ct">/* @brief Default polynomial 0x1021U */</span></td></tr>
<tr name="600" id="600">
<td><a id="l600" class='ln'>600</a></td><td><span class="pp">#define</span> <a id="600c9" class="tk">FEATURE_CRC_DEFAULT_POLYNOMIAL</a>          (0x1021U)</td></tr>
<tr name="601" id="601">
<td><a id="l601" class='ln'>601</a></td><td><span class="ct">/* @brief Default seed value is 0xFFFFU */</span></td></tr>
<tr name="602" id="602">
<td><a id="l602" class='ln'>602</a></td><td><span class="pp">#define</span> <a id="602c9" class="tk">FEATURE_CRC_DEFAULT_SEED</a>                (0xFFFFU)</td></tr>
<tr name="603" id="603">
<td><a id="l603" class='ln'>603</a></td><td></td></tr>
<tr name="604" id="604">
<td><a id="l604" class='ln'>604</a></td><td><span class="ct">/* DMA module features */</span></td></tr>
<tr name="605" id="605">
<td><a id="l605" class='ln'>605</a></td><td></td></tr>
<tr name="606" id="606">
<td><a id="l606" class='ln'>606</a></td><td><span class="ct">/* @brief Number of DMA channels. */</span></td></tr>
<tr name="607" id="607">
<td><a id="l607" class='ln'>607</a></td><td><span class="pp">#define</span> <a id="607c9" class="tk">FEATURE_DMA_CHANNELS</a> (16U)</td></tr>
<tr name="608" id="608">
<td><a id="l608" class='ln'>608</a></td><td><span class="ct">/* @brief Number of DMA virtual channels. */</span></td></tr>
<tr name="609" id="609">
<td><a id="l609" class='ln'>609</a></td><td><span class="pp">#define</span> <a id="609c9" class="tk">FEATURE_DMA_VIRTUAL_CHANNELS</a> (<a id="609c39" class="tk">FEATURE_DMA_CHANNELS</a> <a id="609c60" class="tk">*</a> <a id="609c62" class="tk">DMA_INSTANCE_COUNT</a>)</td></tr>
<tr name="610" id="610">
<td><a id="l610" class='ln'>610</a></td><td><span class="ct">/* @brief Number of DMA interrupt lines. */</span></td></tr>
<tr name="611" id="611">
<td><a id="l611" class='ln'>611</a></td><td><span class="pp">#define</span> <a id="611c9" class="tk">FEATURE_DMA_CHANNELS_INTERRUPT_LINES</a> (16U)</td></tr>
<tr name="612" id="612">
<td><a id="l612" class='ln'>612</a></td><td><span class="ct">/* @brief Number of DMA virtual interrupt lines. */</span></td></tr>
<tr name="613" id="613">
<td><a id="l613" class='ln'>613</a></td><td><span class="pp">#define</span> <a id="613c9" class="tk">FEATURE_DMA_VIRTUAL_CHANNELS_INTERRUPT_LINES</a> ((<a id="613c56" class="tk">uint32_t</a>)<a id="613c65" class="tk">FEATURE_DMA_CHANNELS_INTERRUPT_LINES</a> <a id="613c102" class="tk">*</a> (<a id="613c105" class="tk">uint32_t</a>)<a id="613c114" class="tk">DMA_INSTANCE_COUNT</a>)</td></tr>
<tr name="614" id="614">
<td><a id="l614" class='ln'>614</a></td><td><span class="ct">/* @brief Number of DMA error interrupt lines. */</span></td></tr>
<tr name="615" id="615">
<td><a id="l615" class='ln'>615</a></td><td><span class="pp">#define</span> <a id="615c9" class="tk">FEATURE_DMA_ERROR_INTERRUPT_LINES</a> (1U)</td></tr>
<tr name="616" id="616">
<td><a id="l616" class='ln'>616</a></td><td><span class="ct">/* @brief Number of DMA virtual error interrupt lines. */</span></td></tr>
<tr name="617" id="617">
<td><a id="l617" class='ln'>617</a></td><td><span class="pp">#define</span> <a id="617c9" class="tk">FEATURE_DMA_VIRTUAL_ERROR_INTERRUPT_LINES</a> ((<a id="617c53" class="tk">uint32_t</a>)<a id="617c62" class="tk">FEATURE_DMA_ERROR_INTERRUPT_LINES</a> <a id="617c96" class="tk">*</a> (<a id="617c99" class="tk">uint32_t</a>)<a id="617c108" class="tk">DMA_INSTANCE_COUNT</a>)</td></tr>
<tr name="618" id="618">
<td><a id="l618" class='ln'>618</a></td><td><span class="ct">/* @brief DMA module has error interrupt. */</span></td></tr>
<tr name="619" id="619">
<td><a id="l619" class='ln'>619</a></td><td><span class="pp">#define</span> <a id="619c9" class="tk">FEATURE_DMA_HAS_ERROR_IRQ</a></td></tr>
<tr name="620" id="620">
<td><a id="l620" class='ln'>620</a></td><td><span class="ct">/* @brief DMA module separate interrupt lines for each channel */</span></td></tr>
<tr name="621" id="621">
<td><a id="l621" class='ln'>621</a></td><td><span class="pp">#define</span> <a id="621c9" class="tk">FEATURE_DMA_SEPARATE_IRQ_LINES_PER_CHN</a></td></tr>
<tr name="622" id="622">
<td><a id="l622" class='ln'>622</a></td><td><span class="ct">/* @brief Conversion from channel index to DCHPRI index. */</span></td></tr>
<tr name="623" id="623">
<td><a id="l623" class='ln'>623</a></td><td><span class="pp">#define</span> <a id="623c9" class="tk">FEATURE_DMA_CHN_TO_DCHPRI_INDEX</a>(<a id="623c41" class="tk">x</a>) ((<a id="623c46" class="tk">x</a>) <a id="623c49" class="tk">^</a> 3U)</td></tr>
<tr name="624" id="624">
<td><a id="l624" class='ln'>624</a></td><td><span class="ct">/* @brief DMA channel groups count. */</span></td></tr>
<tr name="625" id="625">
<td><a id="l625" class='ln'>625</a></td><td><span class="pp">#define</span> <a id="625c9" class="tk">FEATURE_DMA_CHANNEL_GROUP_COUNT</a> (1U)</td></tr>
<tr name="626" id="626">
<td><a id="l626" class='ln'>626</a></td><td><span class="ct">/* @brief Clock name for DMA */</span></td></tr>
<tr name="627" id="627">
<td><a id="l627" class='ln'>627</a></td><td><span class="pp">#define</span> <a id="627c9" class="tk">FEATURE_DMA_CLOCK_NAMES</a> <span class="br">{</span><a id="627c34" class="tk">SIM_DMA_CLK</a><span class="br">}</span></td></tr>
<tr name="628" id="628">
<td><a id="l628" class='ln'>628</a></td><td><span class="ct">/* @brief DMA channel width based on number of TCDs: 2^N, N=4,5,... */</span></td></tr>
<tr name="629" id="629">
<td><a id="l629" class='ln'>629</a></td><td><span class="pp">#define</span> <a id="629c9" class="tk">FEATURE_DMA_CH_WIDTH</a> (4U)</td></tr>
<tr name="630" id="630">
<td><a id="l630" class='ln'>630</a></td><td><span class="ct">/* @brief DMA channel to instance */</span></td></tr>
<tr name="631" id="631">
<td><a id="l631" class='ln'>631</a></td><td><span class="pp">#define</span> <a id="631c9" class="tk">FEATURE_DMA_VCH_TO_INSTANCE</a>(<a id="631c37" class="tk">x</a>) 	((<a id="631c43" class="tk">x</a>) <a id="631c46" class="tk">&gt;&gt;</a> (<a id="631c50" class="tk">uint32_t</a>)<a id="631c59" class="tk">FEATURE_DMA_CH_WIDTH</a>)</td></tr>
<tr name="632" id="632">
<td><a id="l632" class='ln'>632</a></td><td><span class="ct">/* @brief DMA virtual channel to channel */</span></td></tr>
<tr name="633" id="633">
<td><a id="l633" class='ln'>633</a></td><td><span class="pp">#define</span> <a id="633c9" class="tk">FEATURE_DMA_VCH_TO_CH</a>(<a id="633c31" class="tk">x</a>)        ((<a id="633c43" class="tk">x</a>) <a id="633c46" class="tk">&amp;</a> ((<a id="633c50" class="tk">uint32_t</a>)<a id="633c59" class="tk">FEATURE_DMA_CHANNELS</a> <a id="633c80" class="tk">-</a> 1U))</td></tr>
<tr name="634" id="634">
<td><a id="l634" class='ln'>634</a></td><td><span class="ct">/* @brief DMA supports the following particular transfer size: */</span></td></tr>
<tr name="635" id="635">
<td><a id="l635" class='ln'>635</a></td><td><span class="pp">#define</span> <a id="635c9" class="tk">FEATURE_DMA_TRANSFER_SIZE_16B</a></td></tr>
<tr name="636" id="636">
<td><a id="l636" class='ln'>636</a></td><td><span class="pp">#define</span> <a id="636c9" class="tk">FEATURE_DMA_TRANSFER_SIZE_32B</a></td></tr>
<tr name="637" id="637">
<td><a id="l637" class='ln'>637</a></td><td></td></tr>
<tr name="638" id="638">
<td><a id="l638" class='ln'>638</a></td><td><span class="ct">/* DMAMUX module features */</span></td></tr>
<tr name="639" id="639">
<td><a id="l639" class='ln'>639</a></td><td></td></tr>
<tr name="640" id="640">
<td><a id="l640" class='ln'>640</a></td><td><span class="ct">/* @brief Number of DMA channels. */</span></td></tr>
<tr name="641" id="641">
<td><a id="l641" class='ln'>641</a></td><td><span class="pp">#define</span> <a id="641c9" class="tk">FEATURE_DMAMUX_CHANNELS</a> (16U)</td></tr>
<tr name="642" id="642">
<td><a id="l642" class='ln'>642</a></td><td><span class="ct">/* @brief Has the periodic trigger capability */</span></td></tr>
<tr name="643" id="643">
<td><a id="l643" class='ln'>643</a></td><td><span class="pp">#define</span> <a id="643c9" class="tk">FEATURE_DMAMUX_HAS_TRIG</a> (1)</td></tr>
<tr name="644" id="644">
<td><a id="l644" class='ln'>644</a></td><td><span class="ct">/* @brief Conversion from request source to the actual DMAMUX channel */</span></td></tr>
<tr name="645" id="645">
<td><a id="l645" class='ln'>645</a></td><td><span class="pp">#define</span> <a id="645c9" class="tk">FEATURE_DMAMUX_REQ_SRC_TO_CH</a>(<a id="645c38" class="tk">x</a>) (<a id="645c42" class="tk">x</a>)</td></tr>
<tr name="646" id="646">
<td><a id="l646" class='ln'>646</a></td><td><span class="ct">/* @brief Mapping between request source and DMAMUX instance */</span></td></tr>
<tr name="647" id="647">
<td><a id="l647" class='ln'>647</a></td><td><span class="pp">#define</span> <a id="647c9" class="tk">FEATURE_DMAMUX_REQ_SRC_TO_INSTANCE</a>(<a id="647c44" class="tk">x</a>) (0U)</td></tr>
<tr name="648" id="648">
<td><a id="l648" class='ln'>648</a></td><td><span class="ct">/* @brief Conversion from eDMA channel index to DMAMUX channel. */</span></td></tr>
<tr name="649" id="649">
<td><a id="l649" class='ln'>649</a></td><td><span class="pp">#define</span> <a id="649c9" class="tk">FEATURE_DMAMUX_DMA_CH_TO_CH</a>(<a id="649c37" class="tk">x</a>) (<a id="649c41" class="tk">x</a>)</td></tr>
<tr name="650" id="650">
<td><a id="l650" class='ln'>650</a></td><td><span class="ct">/* @brief Conversion from DMAMUX channel DMAMUX register index. */</span></td></tr>
<tr name="651" id="651">
<td><a id="l651" class='ln'>651</a></td><td><span class="pp">#define</span> <a id="651c9" class="tk">FEATURE_DMAMUX_CHN_REG_INDEX</a>(<a id="651c38" class="tk">x</a>) (<a id="651c42" class="tk">x</a>)</td></tr>
<tr name="652" id="652">
<td><a id="l652" class='ln'>652</a></td><td><span class="ct">/* @brief Clock names for DMAMUX. */</span></td></tr>
<tr name="653" id="653">
<td><a id="l653" class='ln'>653</a></td><td><span class="pp">#define</span> <a id="653c9" class="tk">FEATURE_DMAMUX_CLOCK_NAMES</a> <span class="br">{</span><a id="653c37" class="tk">DMAMUX0_CLK</a><span class="br">}</span></td></tr>
<tr name="654" id="654">
<td><a id="l654" class='ln'>654</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="655" id="655">
<td><a id="l655" class='ln'>655</a></td><td><span class="ct"> * @brief Structure for the DMA hardware request</span></td></tr>
<tr name="656" id="656">
<td><a id="l656" class='ln'>656</a></td><td><span class="ct"> *</span></td></tr>
<tr name="657" id="657">
<td><a id="l657" class='ln'>657</a></td><td><span class="ct"> * Defines the structure for the DMA hardware request collections. The user can configure the</span></td></tr>
<tr name="658" id="658">
<td><a id="l658" class='ln'>658</a></td><td><span class="ct"> * hardware request into DMAMUX to trigger the DMA transfer accordingly. The index</span></td></tr>
<tr name="659" id="659">
<td><a id="l659" class='ln'>659</a></td><td><span class="ct"> * of the hardware request varies according  to the to SoC.</span></td></tr>
<tr name="660" id="660">
<td><a id="l660" class='ln'>660</a></td><td><span class="ct"> */</span></td></tr>
<tr name="661" id="661">
<td><a id="l661" class='ln'>661</a></td><td></td></tr>
<tr name="662" id="662">
<td><a id="l662" class='ln'>662</a></td><td><span class="kw">typedef</span> <span class="kw">enum</span> <span class="br">{</span></td></tr>
<tr name="663" id="663">
<td><a id="l663" class='ln'>663</a></td><td>    <a id="663c5" class="tk">EDMA_REQ_DISABLED</a> = 0U,</td></tr>
<tr name="664" id="664">
<td><a id="l664" class='ln'>664</a></td><td>    <a id="664c5" class="tk">EDMA_REQ_LPUART0_RX</a> = 2U,</td></tr>
<tr name="665" id="665">
<td><a id="l665" class='ln'>665</a></td><td>    <a id="665c5" class="tk">EDMA_REQ_LPUART0_TX</a> = 3U,</td></tr>
<tr name="666" id="666">
<td><a id="l666" class='ln'>666</a></td><td>    <a id="666c5" class="tk">EDMA_REQ_LPUART1_RX</a> = 4U,</td></tr>
<tr name="667" id="667">
<td><a id="l667" class='ln'>667</a></td><td>    <a id="667c5" class="tk">EDMA_REQ_LPUART1_TX</a> = 5U,</td></tr>
<tr name="668" id="668">
<td><a id="l668" class='ln'>668</a></td><td>    <a id="668c5" class="tk">EDMA_REQ_LPUART2_RX</a> = 6U,</td></tr>
<tr name="669" id="669">
<td><a id="l669" class='ln'>669</a></td><td>    <a id="669c5" class="tk">EDMA_REQ_LPUART2_TX</a> = 7U,</td></tr>
<tr name="670" id="670">
<td><a id="l670" class='ln'>670</a></td><td>    <a id="670c5" class="tk">EDMA_REQ_FLEXIO_SHIFTER0</a> = 10U,</td></tr>
<tr name="671" id="671">
<td><a id="l671" class='ln'>671</a></td><td>    <a id="671c5" class="tk">EDMA_REQ_FLEXIO_SHIFTER1</a> = 11U,</td></tr>
<tr name="672" id="672">
<td><a id="l672" class='ln'>672</a></td><td>    <a id="672c5" class="tk">EDMA_REQ_FLEXIO_SHIFTER2</a> = 12U,</td></tr>
<tr name="673" id="673">
<td><a id="l673" class='ln'>673</a></td><td>    <a id="673c5" class="tk">EDMA_REQ_FLEXIO_SHIFTER3</a> = 13U,</td></tr>
<tr name="674" id="674">
<td><a id="l674" class='ln'>674</a></td><td>    <a id="674c5" class="tk">EDMA_REQ_LPSPI0_RX</a> = 14U,</td></tr>
<tr name="675" id="675">
<td><a id="l675" class='ln'>675</a></td><td>    <a id="675c5" class="tk">EDMA_REQ_LPSPI0_TX</a> = 15U,</td></tr>
<tr name="676" id="676">
<td><a id="l676" class='ln'>676</a></td><td>    <a id="676c5" class="tk">EDMA_REQ_LPSPI1_RX</a> = 16U,</td></tr>
<tr name="677" id="677">
<td><a id="l677" class='ln'>677</a></td><td>    <a id="677c5" class="tk">EDMA_REQ_LPSPI1_TX</a> = 17U,</td></tr>
<tr name="678" id="678">
<td><a id="l678" class='ln'>678</a></td><td>    <a id="678c5" class="tk">EDMA_REQ_LPSPI2_RX</a> = 18U,</td></tr>
<tr name="679" id="679">
<td><a id="l679" class='ln'>679</a></td><td>    <a id="679c5" class="tk">EDMA_REQ_LPSPI2_TX</a> = 19U,</td></tr>
<tr name="680" id="680">
<td><a id="l680" class='ln'>680</a></td><td>    <a id="680c5" class="tk">EDMA_REQ_FTM1_CHANNEL_0</a> = 20U,</td></tr>
<tr name="681" id="681">
<td><a id="l681" class='ln'>681</a></td><td>    <a id="681c5" class="tk">EDMA_REQ_FTM1_CHANNEL_1</a> = 21U,</td></tr>
<tr name="682" id="682">
<td><a id="l682" class='ln'>682</a></td><td>    <a id="682c5" class="tk">EDMA_REQ_FTM1_CHANNEL_2</a> = 22U,</td></tr>
<tr name="683" id="683">
<td><a id="l683" class='ln'>683</a></td><td>    <a id="683c5" class="tk">EDMA_REQ_FTM1_CHANNEL_3</a> = 23U,</td></tr>
<tr name="684" id="684">
<td><a id="l684" class='ln'>684</a></td><td>    <a id="684c5" class="tk">EDMA_REQ_FTM1_CHANNEL_4</a> = 24U,</td></tr>
<tr name="685" id="685">
<td><a id="l685" class='ln'>685</a></td><td>    <a id="685c5" class="tk">EDMA_REQ_FTM1_CHANNEL_5</a> = 25U,</td></tr>
<tr name="686" id="686">
<td><a id="l686" class='ln'>686</a></td><td>    <a id="686c5" class="tk">EDMA_REQ_FTM1_CHANNEL_6</a> = 26U,</td></tr>
<tr name="687" id="687">
<td><a id="l687" class='ln'>687</a></td><td>    <a id="687c5" class="tk">EDMA_REQ_FTM1_CHANNEL_7</a> = 27U,</td></tr>
<tr name="688" id="688">
<td><a id="l688" class='ln'>688</a></td><td>    <a id="688c5" class="tk">EDMA_REQ_FTM2_CHANNEL_0</a> = 28U,</td></tr>
<tr name="689" id="689">
<td><a id="l689" class='ln'>689</a></td><td>    <a id="689c5" class="tk">EDMA_REQ_FTM2_CHANNEL_1</a> = 29U,</td></tr>
<tr name="690" id="690">
<td><a id="l690" class='ln'>690</a></td><td>    <a id="690c5" class="tk">EDMA_REQ_FTM2_CHANNEL_2</a> = 30U,</td></tr>
<tr name="691" id="691">
<td><a id="l691" class='ln'>691</a></td><td>    <a id="691c5" class="tk">EDMA_REQ_FTM2_CHANNEL_3</a> = 31U,</td></tr>
<tr name="692" id="692">
<td><a id="l692" class='ln'>692</a></td><td>    <a id="692c5" class="tk">EDMA_REQ_FTM2_CHANNEL_4</a> = 32U,</td></tr>
<tr name="693" id="693">
<td><a id="l693" class='ln'>693</a></td><td>    <a id="693c5" class="tk">EDMA_REQ_FTM2_CHANNEL_5</a> = 33U,</td></tr>
<tr name="694" id="694">
<td><a id="l694" class='ln'>694</a></td><td>    <a id="694c5" class="tk">EDMA_REQ_FTM2_CHANNEL_6</a> = 34U,</td></tr>
<tr name="695" id="695">
<td><a id="l695" class='ln'>695</a></td><td>    <a id="695c5" class="tk">EDMA_REQ_FTM2_CHANNEL_7</a> = 35U,</td></tr>
<tr name="696" id="696">
<td><a id="l696" class='ln'>696</a></td><td>    <a id="696c5" class="tk">EDMA_REQ_FTM0_OR_CH0_CH7</a> = 36U,</td></tr>
<tr name="697" id="697">
<td><a id="l697" class='ln'>697</a></td><td>    <a id="697c5" class="tk">EDMA_REQ_FTM3_OR_CH0_CH7</a> = 37U,</td></tr>
<tr name="698" id="698">
<td><a id="l698" class='ln'>698</a></td><td>    <a id="698c5" class="tk">EDMA_REQ_ADC0</a> = 42U,</td></tr>
<tr name="699" id="699">
<td><a id="l699" class='ln'>699</a></td><td>    <a id="699c5" class="tk">EDMA_REQ_ADC1</a> = 43U,</td></tr>
<tr name="700" id="700">
<td><a id="l700" class='ln'>700</a></td><td>    <a id="700c5" class="tk">EDMA_REQ_LPI2C0_RX</a> = 44U,</td></tr>
<tr name="701" id="701">
<td><a id="l701" class='ln'>701</a></td><td>    <a id="701c5" class="tk">EDMA_REQ_LPI2C0_TX</a> = 45U,</td></tr>
<tr name="702" id="702">
<td><a id="l702" class='ln'>702</a></td><td>    <a id="702c5" class="tk">EDMA_REQ_PDB0</a> = 46U,</td></tr>
<tr name="703" id="703">
<td><a id="l703" class='ln'>703</a></td><td>    <a id="703c5" class="tk">EDMA_REQ_PDB1</a> = 47U,</td></tr>
<tr name="704" id="704">
<td><a id="l704" class='ln'>704</a></td><td>    <a id="704c5" class="tk">EDMA_REQ_CMP0</a> = 48U,</td></tr>
<tr name="705" id="705">
<td><a id="l705" class='ln'>705</a></td><td>    <a id="705c5" class="tk">EDMA_REQ_PORTA</a> = 49U,</td></tr>
<tr name="706" id="706">
<td><a id="l706" class='ln'>706</a></td><td>    <a id="706c5" class="tk">EDMA_REQ_PORTB</a> = 50U,</td></tr>
<tr name="707" id="707">
<td><a id="l707" class='ln'>707</a></td><td>    <a id="707c5" class="tk">EDMA_REQ_PORTC</a> = 51U,</td></tr>
<tr name="708" id="708">
<td><a id="l708" class='ln'>708</a></td><td>    <a id="708c5" class="tk">EDMA_REQ_PORTD</a> = 52U,</td></tr>
<tr name="709" id="709">
<td><a id="l709" class='ln'>709</a></td><td>    <a id="709c5" class="tk">EDMA_REQ_PORTE</a> = 53U,</td></tr>
<tr name="710" id="710">
<td><a id="l710" class='ln'>710</a></td><td>    <a id="710c5" class="tk">EDMA_REQ_FLEXCAN0</a> = 54U,</td></tr>
<tr name="711" id="711">
<td><a id="l711" class='ln'>711</a></td><td>    <a id="711c5" class="tk">EDMA_REQ_FLEXCAN1</a> = 55U,</td></tr>
<tr name="712" id="712">
<td><a id="l712" class='ln'>712</a></td><td>    <a id="712c5" class="tk">EDMA_REQ_FLEXCAN2</a> = 56U,</td></tr>
<tr name="713" id="713">
<td><a id="l713" class='ln'>713</a></td><td>    <a id="713c5" class="tk">EDMA_REQ_LPTMR0</a> = 59U,</td></tr>
<tr name="714" id="714">
<td><a id="l714" class='ln'>714</a></td><td>    <a id="714c5" class="tk">EDMA_REQ_DMAMUX_ALWAYS_ENABLED0</a> = 62U,</td></tr>
<tr name="715" id="715">
<td><a id="l715" class='ln'>715</a></td><td>    <a id="715c5" class="tk">EDMA_REQ_DMAMUX_ALWAYS_ENABLED1</a> = 63U</td></tr>
<tr name="716" id="716">
<td><a id="l716" class='ln'>716</a></td><td><span class="br">}</span> <a id="716c3" class="tk">dma_request_source_t</a>;</td></tr>
<tr name="717" id="717">
<td><a id="l717" class='ln'>717</a></td><td></td></tr>
<tr name="718" id="718">
<td><a id="l718" class='ln'>718</a></td><td><span class="ct">/* LPI2C module features */</span></td></tr>
<tr name="719" id="719">
<td><a id="l719" class='ln'>719</a></td><td></td></tr>
<tr name="720" id="720">
<td><a id="l720" class='ln'>720</a></td><td><span class="ct">/* @brief Disable high-speed and ultra-fast operating modes for S32K14x. */</span></td></tr>
<tr name="721" id="721">
<td><a id="l721" class='ln'>721</a></td><td><span class="pp">#define</span> <a id="721c9" class="tk">LPI2C_HAS_FAST_PLUS_MODE</a> (0U)</td></tr>
<tr name="722" id="722">
<td><a id="l722" class='ln'>722</a></td><td><span class="pp">#define</span> <a id="722c9" class="tk">LPI2C_HAS_HIGH_SPEED_MODE</a> (0U)</td></tr>
<tr name="723" id="723">
<td><a id="l723" class='ln'>723</a></td><td><span class="pp">#define</span> <a id="723c9" class="tk">LPI2C_HAS_ULTRA_FAST_MODE</a> (0U)</td></tr>
<tr name="724" id="724">
<td><a id="l724" class='ln'>724</a></td><td></td></tr>
<tr name="725" id="725">
<td><a id="l725" class='ln'>725</a></td><td><span class="ct">/* FTM module features */</span></td></tr>
<tr name="726" id="726">
<td><a id="l726" class='ln'>726</a></td><td><span class="ct">/* @brief Number of PWM channels */</span></td></tr>
<tr name="727" id="727">
<td><a id="l727" class='ln'>727</a></td><td><span class="pp">#define</span> <a id="727c9" class="tk">FEATURE_FTM_CHANNEL_COUNT</a>               (8U)</td></tr>
<tr name="728" id="728">
<td><a id="l728" class='ln'>728</a></td><td><span class="ct">/* @brief Number of fault channels */</span></td></tr>
<tr name="729" id="729">
<td><a id="l729" class='ln'>729</a></td><td><span class="pp">#define</span> <a id="729c9" class="tk">FTM_FEATURE_FAULT_CHANNELS</a>              (4U)</td></tr>
<tr name="730" id="730">
<td><a id="l730" class='ln'>730</a></td><td><span class="ct">/* @brief Width of control channel */</span></td></tr>
<tr name="731" id="731">
<td><a id="l731" class='ln'>731</a></td><td><span class="pp">#define</span> <a id="731c9" class="tk">FTM_FEATURE_COMBINE_CHAN_CTRL_WIDTH</a>     (8U)</td></tr>
<tr name="732" id="732">
<td><a id="l732" class='ln'>732</a></td><td><span class="ct">/* @brief Output channel offset */</span></td></tr>
<tr name="733" id="733">
<td><a id="l733" class='ln'>733</a></td><td><span class="pp">#define</span> <a id="733c9" class="tk">FTM_FEATURE_OUTPUT_CHANNEL_OFFSET</a>       (16U)</td></tr>
<tr name="734" id="734">
<td><a id="l734" class='ln'>734</a></td><td><span class="ct">/* @brief Max counter value */</span></td></tr>
<tr name="735" id="735">
<td><a id="l735" class='ln'>735</a></td><td><span class="pp">#define</span> <a id="735c9" class="tk">FTM_FEATURE_CNT_MAX_VALUE_U32</a>           (0x0000FFFFU)</td></tr>
<tr name="736" id="736">
<td><a id="l736" class='ln'>736</a></td><td><span class="ct">/* @brief Input capture for single shot */</span></td></tr>
<tr name="737" id="737">
<td><a id="l737" class='ln'>737</a></td><td><span class="pp">#define</span> <a id="737c9" class="tk">FTM_FEATURE_INPUT_CAPTURE_SINGLE_SHOT</a>   (2U)</td></tr>
<tr name="738" id="738">
<td><a id="l738" class='ln'>738</a></td><td><span class="ct">/* @brief Dithering has supported on the generated PWM signals */</span></td></tr>
<tr name="739" id="739">
<td><a id="l739" class='ln'>739</a></td><td><span class="pp">#define</span> <a id="739c9" class="tk">FEATURE_FTM_HAS_SUPPORTED_DITHERING</a>     (0U)</td></tr>
<tr name="740" id="740">
<td><a id="l740" class='ln'>740</a></td><td><span class="ct">/*! @brief Number of interrupt vector for channels of the FTM module. */</span></td></tr>
<tr name="741" id="741">
<td><a id="l741" class='ln'>741</a></td><td><span class="pp">#define</span> <a id="741c9" class="tk">FEATURE_FTM_HAS_NUM_IRQS_CHANS</a>          (4U)</td></tr>
<tr name="742" id="742">
<td><a id="l742" class='ln'>742</a></td><td></td></tr>
<tr name="743" id="743">
<td><a id="l743" class='ln'>743</a></td><td><span class="ct">/* EWM module features */</span></td></tr>
<tr name="744" id="744">
<td><a id="l744" class='ln'>744</a></td><td></td></tr>
<tr name="745" id="745">
<td><a id="l745" class='ln'>745</a></td><td><span class="ct">/* @brief First byte of the EWM Service key        */</span></td></tr>
<tr name="746" id="746">
<td><a id="l746" class='ln'>746</a></td><td><span class="pp">#define</span> <a id="746c9" class="tk">FEATURE_EWM_KEY_FIRST_BYTE</a>      (0xB4U)</td></tr>
<tr name="747" id="747">
<td><a id="l747" class='ln'>747</a></td><td><span class="ct">/* @brief Second byte of the EWM Service key       */</span></td></tr>
<tr name="748" id="748">
<td><a id="l748" class='ln'>748</a></td><td><span class="pp">#define</span> <a id="748c9" class="tk">FEATURE_EWM_KEY_SECOND_BYTE</a>     (0x2CU)</td></tr>
<tr name="749" id="749">
<td><a id="l749" class='ln'>749</a></td><td><span class="ct">/* @brief EWM Compare High register maximum value  */</span></td></tr>
<tr name="750" id="750">
<td><a id="l750" class='ln'>750</a></td><td><span class="pp">#define</span> <a id="750c9" class="tk">FEATURE_EWM_CMPH_MAX_VALUE</a>      (0xFEU)</td></tr>
<tr name="751" id="751">
<td><a id="l751" class='ln'>751</a></td><td><span class="ct">/* @brief EWM Compare Low register minimum value  */</span></td></tr>
<tr name="752" id="752">
<td><a id="l752" class='ln'>752</a></td><td><span class="pp">#define</span> <a id="752c9" class="tk">FEATURE_EWM_CMPL_MIN_VALUE</a>      (0x00U)</td></tr>
<tr name="753" id="753">
<td><a id="l753" class='ln'>753</a></td><td></td></tr>
<tr name="754" id="754">
<td><a id="l754" class='ln'>754</a></td><td><span class="ct">/* @brief Supports high speed run mode. */</span></td></tr>
<tr name="755" id="755">
<td><a id="l755" class='ln'>755</a></td><td><span class="pp">#define</span> <a id="755c9" class="tk">FEATURE_HAS_HIGH_SPEED_RUN_MODE</a>  (1U)</td></tr>
<tr name="756" id="756">
<td><a id="l756" class='ln'>756</a></td><td><span class="ct">/* @brief Supports SPLL clock source. */</span></td></tr>
<tr name="757" id="757">
<td><a id="l757" class='ln'>757</a></td><td><span class="pp">#define</span> <a id="757c9" class="tk">FEATURE_HAS_SPLL_CLK</a>             (1U)</td></tr>
<tr name="758" id="758">
<td><a id="l758" class='ln'>758</a></td><td></td></tr>
<tr name="759" id="759">
<td><a id="l759" class='ln'>759</a></td><td><span class="ct">/*! @brief Clock names. */</span></td></tr>
<tr name="760" id="760">
<td><a id="l760" class='ln'>760</a></td><td><span class="kw">typedef</span> <span class="kw">enum</span> <span class="br">{</span></td></tr>
<tr name="761" id="761">
<td><a id="l761" class='ln'>761</a></td><td></td></tr>
<tr name="762" id="762">
<td><a id="l762" class='ln'>762</a></td><td>    <span class="ct">/* Main clocks */</span></td></tr>
<tr name="763" id="763">
<td><a id="l763" class='ln'>763</a></td><td>    <a id="763c5" class="tk">CORE_CLK</a>                     = 0u,       <span class="ct">/*!&lt; Core clock                     */</span></td></tr>
<tr name="764" id="764">
<td><a id="l764" class='ln'>764</a></td><td>    <a id="764c5" class="tk">BUS_CLK</a>                      = 1u,       <span class="ct">/*!&lt; Bus clock                      */</span></td></tr>
<tr name="765" id="765">
<td><a id="l765" class='ln'>765</a></td><td>    <a id="765c5" class="tk">SLOW_CLK</a>                     = 2u,       <span class="ct">/*!&lt; Slow clock                     */</span></td></tr>
<tr name="766" id="766">
<td><a id="l766" class='ln'>766</a></td><td>    <a id="766c5" class="tk">CLKOUT_CLK</a>                   = 3u,       <span class="ct">/*!&lt; CLKOUT clock                   */</span></td></tr>
<tr name="767" id="767">
<td><a id="l767" class='ln'>767</a></td><td></td></tr>
<tr name="768" id="768">
<td><a id="l768" class='ln'>768</a></td><td>    <span class="ct">/* Other internal clocks used by peripherals. */</span></td></tr>
<tr name="769" id="769">
<td><a id="l769" class='ln'>769</a></td><td>    <a id="769c5" class="tk">SIRC_CLK</a>                     = 4u,       <span class="ct">/*!&lt; SIRC clock                     */</span></td></tr>
<tr name="770" id="770">
<td><a id="l770" class='ln'>770</a></td><td>    <a id="770c5" class="tk">FIRC_CLK</a>                     = 5u,       <span class="ct">/*!&lt; FIRC clock                     */</span></td></tr>
<tr name="771" id="771">
<td><a id="l771" class='ln'>771</a></td><td>    <a id="771c5" class="tk">SOSC_CLK</a>                     = 6u,       <span class="ct">/*!&lt; SOSC clock                     */</span></td></tr>
<tr name="772" id="772">
<td><a id="l772" class='ln'>772</a></td><td>    <a id="772c5" class="tk">SPLL_CLK</a>                     = 7u,       <span class="ct">/*!&lt; SPLL clock                     */</span></td></tr>
<tr name="773" id="773">
<td><a id="l773" class='ln'>773</a></td><td>    <a id="773c5" class="tk">RTC_CLKIN_CLK</a>                = 8u,       <span class="ct">/*!&lt; RTC_CLKIN clock                */</span></td></tr>
<tr name="774" id="774">
<td><a id="l774" class='ln'>774</a></td><td>    <a id="774c5" class="tk">SCG_CLKOUT_CLK</a>               = 9u,       <span class="ct">/*!&lt; SCG CLK_OUT clock              */</span></td></tr>
<tr name="775" id="775">
<td><a id="l775" class='ln'>775</a></td><td></td></tr>
<tr name="776" id="776">
<td><a id="l776" class='ln'>776</a></td><td>    <a id="776c5" class="tk">SIRCDIV1_CLK</a>                 = 10u,      <span class="ct">/*!&lt; SIRCDIV1 functional clock      */</span></td></tr>
<tr name="777" id="777">
<td><a id="l777" class='ln'>777</a></td><td>    <a id="777c5" class="tk">SIRCDIV2_CLK</a>                 = 11u,      <span class="ct">/*!&lt; SIRCDIV2 functional clock      */</span></td></tr>
<tr name="778" id="778">
<td><a id="l778" class='ln'>778</a></td><td>    <a id="778c5" class="tk">FIRCDIV1_CLK</a>                 = 12u,      <span class="ct">/*!&lt; FIRCDIV1 functional clock      */</span></td></tr>
<tr name="779" id="779">
<td><a id="l779" class='ln'>779</a></td><td>    <a id="779c5" class="tk">FIRCDIV2_CLK</a>                 = 13u,      <span class="ct">/*!&lt; FIRCDIV2 functional clock      */</span></td></tr>
<tr name="780" id="780">
<td><a id="l780" class='ln'>780</a></td><td>    <a id="780c5" class="tk">SOSCDIV1_CLK</a>                 = 14u,      <span class="ct">/*!&lt; SOSCDIV1 functional clock      */</span></td></tr>
<tr name="781" id="781">
<td><a id="l781" class='ln'>781</a></td><td>    <a id="781c5" class="tk">SOSCDIV2_CLK</a>                 = 15u,      <span class="ct">/*!&lt; SOSCDIV2 functional clock      */</span></td></tr>
<tr name="782" id="782">
<td><a id="l782" class='ln'>782</a></td><td>    <a id="782c5" class="tk">SPLLDIV1_CLK</a>                 = 16u,      <span class="ct">/*!&lt; SPLLDIV1 functional clock      */</span></td></tr>
<tr name="783" id="783">
<td><a id="l783" class='ln'>783</a></td><td>    <a id="783c5" class="tk">SPLLDIV2_CLK</a>                 = 17u,      <span class="ct">/*!&lt; SPLLDIV2 functional clock      */</span></td></tr>
<tr name="784" id="784">
<td><a id="l784" class='ln'>784</a></td><td></td></tr>
<tr name="785" id="785">
<td><a id="l785" class='ln'>785</a></td><td>    <a id="785c5" class="tk">SCG_END_OF_CLOCKS</a>            = 18u,      <span class="ct">/*!&lt; End of SCG clocks              */</span></td></tr>
<tr name="786" id="786">
<td><a id="l786" class='ln'>786</a></td><td></td></tr>
<tr name="787" id="787">
<td><a id="l787" class='ln'>787</a></td><td>    <span class="ct">/* SIM clocks */</span></td></tr>
<tr name="788" id="788">
<td><a id="l788" class='ln'>788</a></td><td>    <a id="788c5" class="tk">SIM_FTM0_CLOCKSEL</a>            = 21u,      <span class="ct">/*!&lt; FTM0 External Clock Pin Select */</span></td></tr>
<tr name="789" id="789">
<td><a id="l789" class='ln'>789</a></td><td>    <a id="789c5" class="tk">SIM_FTM1_CLOCKSEL</a>            = 22u,      <span class="ct">/*!&lt; FTM1 External Clock Pin Select */</span></td></tr>
<tr name="790" id="790">
<td><a id="l790" class='ln'>790</a></td><td>    <a id="790c5" class="tk">SIM_FTM2_CLOCKSEL</a>            = 23u,      <span class="ct">/*!&lt; FTM2 External Clock Pin Select */</span></td></tr>
<tr name="791" id="791">
<td><a id="l791" class='ln'>791</a></td><td>    <a id="791c5" class="tk">SIM_FTM3_CLOCKSEL</a>            = 24u,      <span class="ct">/*!&lt; FTM3 External Clock Pin Select */</span></td></tr>
<tr name="792" id="792">
<td><a id="l792" class='ln'>792</a></td><td>    <a id="792c5" class="tk">SIM_CLKOUTSELL</a>               = 25u,      <span class="ct">/*!&lt; CLKOUT Select                  */</span></td></tr>
<tr name="793" id="793">
<td><a id="l793" class='ln'>793</a></td><td>    <a id="793c5" class="tk">SIM_RTCCLK_CLK</a>               = 26u,      <span class="ct">/*!&lt; RTCCLK clock                   */</span></td></tr>
<tr name="794" id="794">
<td><a id="l794" class='ln'>794</a></td><td>    <a id="794c5" class="tk">SIM_LPO_CLK</a>                  = 27u,      <span class="ct">/*!&lt; LPO clock                      */</span></td></tr>
<tr name="795" id="795">
<td><a id="l795" class='ln'>795</a></td><td>    <a id="795c5" class="tk">SIM_LPO_1K_CLK</a>               = 28u,      <span class="ct">/*!&lt; LPO 1KHz clock                 */</span></td></tr>
<tr name="796" id="796">
<td><a id="l796" class='ln'>796</a></td><td>    <a id="796c5" class="tk">SIM_LPO_32K_CLK</a>              = 29u,      <span class="ct">/*!&lt; LPO 32KHz clock                */</span></td></tr>
<tr name="797" id="797">
<td><a id="l797" class='ln'>797</a></td><td>    <a id="797c5" class="tk">SIM_LPO_128K_CLK</a>             = 30u,      <span class="ct">/*!&lt; LPO 128KHz clock               */</span></td></tr>
<tr name="798" id="798">
<td><a id="l798" class='ln'>798</a></td><td>    <a id="798c5" class="tk">SIM_EIM_CLK</a>                  = 31u,      <span class="ct">/*!&lt; EIM clock source               */</span></td></tr>
<tr name="799" id="799">
<td><a id="l799" class='ln'>799</a></td><td>    <a id="799c5" class="tk">SIM_ERM_CLK</a>                  = 32u,      <span class="ct">/*!&lt; ERM clock source               */</span></td></tr>
<tr name="800" id="800">
<td><a id="l800" class='ln'>800</a></td><td>    <a id="800c5" class="tk">SIM_DMA_CLK</a>                  = 33u,      <span class="ct">/*!&lt; DMA clock source               */</span></td></tr>
<tr name="801" id="801">
<td><a id="l801" class='ln'>801</a></td><td>    <a id="801c5" class="tk">SIM_MPU_CLK</a>                  = 34u,      <span class="ct">/*!&lt; MPU clock source               */</span></td></tr>
<tr name="802" id="802">
<td><a id="l802" class='ln'>802</a></td><td>    <a id="802c5" class="tk">SIM_MSCM_CLK</a>                 = 35u,      <span class="ct">/*!&lt; MSCM clock source              */</span></td></tr>
<tr name="803" id="803">
<td><a id="l803" class='ln'>803</a></td><td>    <a id="803c5" class="tk">SIM_END_OF_CLOCKS</a>            = 36u,      <span class="ct">/*!&lt; End of SIM clocks              */</span></td></tr>
<tr name="804" id="804">
<td><a id="l804" class='ln'>804</a></td><td></td></tr>
<tr name="805" id="805">
<td><a id="l805" class='ln'>805</a></td><td>    <span class="ct">/* PCC clocks */</span></td></tr>
<tr name="806" id="806">
<td><a id="l806" class='ln'>806</a></td><td>    <a id="806c5" class="tk">CMP0_CLK</a>                     = 41u,      <span class="ct">/*!&lt; CMP0 clock source              */</span></td></tr>
<tr name="807" id="807">
<td><a id="l807" class='ln'>807</a></td><td>    <a id="807c5" class="tk">CRC0_CLK</a>                     = 42u,      <span class="ct">/*!&lt; CRC0 clock source              */</span></td></tr>
<tr name="808" id="808">
<td><a id="l808" class='ln'>808</a></td><td>    <a id="808c5" class="tk">DMAMUX0_CLK</a>                  = 43u,      <span class="ct">/*!&lt; DMAMUX0 clock source           */</span></td></tr>
<tr name="809" id="809">
<td><a id="l809" class='ln'>809</a></td><td>    <a id="809c5" class="tk">EWM0_CLK</a>                     = 44u,      <span class="ct">/*!&lt; EWM0 clock source              */</span></td></tr>
<tr name="810" id="810">
<td><a id="l810" class='ln'>810</a></td><td>    <a id="810c5" class="tk">PORTA_CLK</a>                    = 45u,      <span class="ct">/*!&lt; PORTA clock source             */</span></td></tr>
<tr name="811" id="811">
<td><a id="l811" class='ln'>811</a></td><td>    <a id="811c5" class="tk">PORTB_CLK</a>                    = 46u,      <span class="ct">/*!&lt; PORTB clock source             */</span></td></tr>
<tr name="812" id="812">
<td><a id="l812" class='ln'>812</a></td><td>    <a id="812c5" class="tk">PORTC_CLK</a>                    = 47u,      <span class="ct">/*!&lt; PORTC clock source             */</span></td></tr>
<tr name="813" id="813">
<td><a id="l813" class='ln'>813</a></td><td>    <a id="813c5" class="tk">PORTD_CLK</a>                    = 48u,      <span class="ct">/*!&lt; PORTD clock source             */</span></td></tr>
<tr name="814" id="814">
<td><a id="l814" class='ln'>814</a></td><td>    <a id="814c5" class="tk">PORTE_CLK</a>                    = 49u,      <span class="ct">/*!&lt; PORTE clock source             */</span></td></tr>
<tr name="815" id="815">
<td><a id="l815" class='ln'>815</a></td><td>    <a id="815c5" class="tk">RTC0_CLK</a>                     = 50u,      <span class="ct">/*!&lt; RTC0 clock source              */</span></td></tr>
<tr name="816" id="816">
<td><a id="l816" class='ln'>816</a></td><td>    <a id="816c5" class="tk">PCC_END_OF_BUS_CLOCKS</a>        = 51u,      <span class="ct">/*!&lt; End of BUS clocks              */</span></td></tr>
<tr name="817" id="817">
<td><a id="l817" class='ln'>817</a></td><td>    <a id="817c5" class="tk">FlexCAN0_CLK</a>                 = 52u,      <span class="ct">/*!&lt; FlexCAN0 clock source          */</span></td></tr>
<tr name="818" id="818">
<td><a id="l818" class='ln'>818</a></td><td>    <a id="818c5" class="tk">FlexCAN1_CLK</a>                 = 53u,      <span class="ct">/*!&lt; FlexCAN1 clock source          */</span></td></tr>
<tr name="819" id="819">
<td><a id="l819" class='ln'>819</a></td><td>    <a id="819c5" class="tk">FlexCAN2_CLK</a>                 = 54u,      <span class="ct">/*!&lt; FlexCAN2 clock source          */</span></td></tr>
<tr name="820" id="820">
<td><a id="l820" class='ln'>820</a></td><td>    <a id="820c5" class="tk">PDB0_CLK</a>                     = 55u,      <span class="ct">/*!&lt; PDB0 clock source              */</span></td></tr>
<tr name="821" id="821">
<td><a id="l821" class='ln'>821</a></td><td>    <a id="821c5" class="tk">PDB1_CLK</a>                     = 56u,      <span class="ct">/*!&lt; PDB1 clock source              */</span></td></tr>
<tr name="822" id="822">
<td><a id="l822" class='ln'>822</a></td><td>    <a id="822c5" class="tk">PCC_END_OF_SYS_CLOCKS</a>        = 57u,      <span class="ct">/*!&lt; End of SYS clocks              */</span></td></tr>
<tr name="823" id="823">
<td><a id="l823" class='ln'>823</a></td><td>    <a id="823c5" class="tk">FTFC0_CLK</a>                    = 58u,      <span class="ct">/*!&lt; FTFC0 clock source             */</span></td></tr>
<tr name="824" id="824">
<td><a id="l824" class='ln'>824</a></td><td>    <a id="824c5" class="tk">PCC_END_OF_SLOW_CLOCKS</a>       = 59u,      <span class="ct">/*!&lt; End of SLOW clocks             */</span></td></tr>
<tr name="825" id="825">
<td><a id="l825" class='ln'>825</a></td><td>    <a id="825c5" class="tk">FTM0_CLK</a>                     = 60u,      <span class="ct">/*!&lt; FTM0 clock source              */</span></td></tr>
<tr name="826" id="826">
<td><a id="l826" class='ln'>826</a></td><td>    <a id="826c5" class="tk">FTM1_CLK</a>                     = 61u,      <span class="ct">/*!&lt; FTM1 clock source              */</span></td></tr>
<tr name="827" id="827">
<td><a id="l827" class='ln'>827</a></td><td>    <a id="827c5" class="tk">FTM2_CLK</a>                     = 62u,      <span class="ct">/*!&lt; FTM2 clock source              */</span></td></tr>
<tr name="828" id="828">
<td><a id="l828" class='ln'>828</a></td><td>    <a id="828c5" class="tk">FTM3_CLK</a>                     = 63u,      <span class="ct">/*!&lt; FTM3 clock source              */</span></td></tr>
<tr name="829" id="829">
<td><a id="l829" class='ln'>829</a></td><td>    <a id="829c5" class="tk">PCC_END_OF_ASYNCH_DIV1_CLOCKS</a>= 64u,      <span class="ct">/*!&lt; End of ASYNCH DIV1 clocks      */</span></td></tr>
<tr name="830" id="830">
<td><a id="l830" class='ln'>830</a></td><td>    <a id="830c5" class="tk">ADC0_CLK</a>                     = 65u,      <span class="ct">/*!&lt; ADC0 clock source              */</span></td></tr>
<tr name="831" id="831">
<td><a id="l831" class='ln'>831</a></td><td>    <a id="831c5" class="tk">ADC1_CLK</a>                     = 66u,      <span class="ct">/*!&lt; ADC1 clock source              */</span></td></tr>
<tr name="832" id="832">
<td><a id="l832" class='ln'>832</a></td><td>    <a id="832c5" class="tk">FLEXIO0_CLK</a>                  = 67u,      <span class="ct">/*!&lt; FLEXIO0 clock source           */</span></td></tr>
<tr name="833" id="833">
<td><a id="l833" class='ln'>833</a></td><td>    <a id="833c5" class="tk">LPI2C0_CLK</a>                   = 68u,      <span class="ct">/*!&lt; LPI2C0 clock source            */</span></td></tr>
<tr name="834" id="834">
<td><a id="l834" class='ln'>834</a></td><td>    <a id="834c5" class="tk">LPIT0_CLK</a>                    = 69u,      <span class="ct">/*!&lt; LPIT0 clock source             */</span></td></tr>
<tr name="835" id="835">
<td><a id="l835" class='ln'>835</a></td><td>    <a id="835c5" class="tk">LPSPI0_CLK</a>                   = 70u,      <span class="ct">/*!&lt; LPSPI0 clock source            */</span></td></tr>
<tr name="836" id="836">
<td><a id="l836" class='ln'>836</a></td><td>    <a id="836c5" class="tk">LPSPI1_CLK</a>                   = 71u,      <span class="ct">/*!&lt; LPSPI1 clock source            */</span></td></tr>
<tr name="837" id="837">
<td><a id="l837" class='ln'>837</a></td><td>    <a id="837c5" class="tk">LPSPI2_CLK</a>                   = 72u,      <span class="ct">/*!&lt; LPSPI2 clock source            */</span></td></tr>
<tr name="838" id="838">
<td><a id="l838" class='ln'>838</a></td><td>    <a id="838c5" class="tk">LPTMR0_CLK</a>                   = 73u,      <span class="ct">/*!&lt; LPTMR0 clock source            */</span></td></tr>
<tr name="839" id="839">
<td><a id="l839" class='ln'>839</a></td><td>    <a id="839c5" class="tk">LPUART0_CLK</a>                  = 74u,      <span class="ct">/*!&lt; LPUART0 clock source           */</span></td></tr>
<tr name="840" id="840">
<td><a id="l840" class='ln'>840</a></td><td>    <a id="840c5" class="tk">LPUART1_CLK</a>                  = 75u,      <span class="ct">/*!&lt; LPUART1 clock source           */</span></td></tr>
<tr name="841" id="841">
<td><a id="l841" class='ln'>841</a></td><td>    <a id="841c5" class="tk">LPUART2_CLK</a>                  = 76u,      <span class="ct">/*!&lt; LPUART2 clock source           */</span></td></tr>
<tr name="842" id="842">
<td><a id="l842" class='ln'>842</a></td><td>    <a id="842c5" class="tk">PCC_END_OF_ASYNCH_DIV2_CLOCKS</a>= 77u,      <span class="ct">/*!&lt; End of ASYNCH DIV2 clocks      */</span></td></tr>
<tr name="843" id="843">
<td><a id="l843" class='ln'>843</a></td><td>    <a id="843c5" class="tk">PCC_END_OF_CLOCKS</a>            = 78u,      <span class="ct">/*!&lt; End of PCC clocks              */</span></td></tr>
<tr name="844" id="844">
<td><a id="l844" class='ln'>844</a></td><td>    <a id="844c5" class="tk">CLOCK_NAME_COUNT</a>             = 79u,      <span class="ct">/*!&lt; The total number of entries    */</span></td></tr>
<tr name="845" id="845">
<td><a id="l845" class='ln'>845</a></td><td><span class="br">}</span> <a id="845c3" class="tk">clock_names_t</a>;</td></tr>
<tr name="846" id="846">
<td><a id="l846" class='ln'>846</a></td><td></td></tr>
<tr name="847" id="847">
<td><a id="l847" class='ln'>847</a></td><td><span class="pp">#define</span> <a id="847c9" class="tk">PCC_INVALID_INDEX</a>  0</td></tr>
<tr name="848" id="848">
<td><a id="l848" class='ln'>848</a></td><td></td></tr>
<tr name="849" id="849">
<td><a id="l849" class='ln'>849</a></td><td>  <span class="ct">/*! @brief PCC clock name mappings</span></td></tr>
<tr name="850" id="850">
<td><a id="l850" class='ln'>850</a></td><td><span class="ct">   *  Mappings between clock names and peripheral clock control indexes.</span></td></tr>
<tr name="851" id="851">
<td><a id="l851" class='ln'>851</a></td><td><span class="ct">   *  If there is no peripheral clock control index for a clock name,</span></td></tr>
<tr name="852" id="852">
<td><a id="l852" class='ln'>852</a></td><td><span class="ct">   *  then the corresponding value is PCC_INVALID_INDEX.</span></td></tr>
<tr name="853" id="853">
<td><a id="l853" class='ln'>853</a></td><td><span class="ct">   */</span></td></tr>
<tr name="854" id="854">
<td><a id="l854" class='ln'>854</a></td><td><span class="pp">#define</span> <a id="854c9" class="tk">PCC_CLOCK_NAME_MAPPINGS</a> \</td></tr>
<tr name="855" id="855">
<td><a id="l855" class='ln'>855</a></td><td><span class="br">{</span>                                                                                \</td></tr>
<tr name="856" id="856">
<td><a id="l856" class='ln'>856</a></td><td><a id="856c114" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; Core clock                      0  */</span>   \</td></tr>
<tr name="857" id="857">
<td><a id="l857" class='ln'>857</a></td><td><a id="857c195" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; Bus clock                       1  */</span>   \</td></tr>
<tr name="858" id="858">
<td><a id="l858" class='ln'>858</a></td><td><a id="858c276" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; Slow clock                      2  */</span>   \</td></tr>
<tr name="859" id="859">
<td><a id="l859" class='ln'>859</a></td><td><a id="859c357" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; CLKOUT clock                    3  */</span>   \</td></tr>
<tr name="860" id="860">
<td><a id="l860" class='ln'>860</a></td><td><a id="860c438" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; SIRC clock                      4  */</span>   \</td></tr>
<tr name="861" id="861">
<td><a id="l861" class='ln'>861</a></td><td><a id="861c519" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; FIRC clock                      5  */</span>   \</td></tr>
<tr name="862" id="862">
<td><a id="l862" class='ln'>862</a></td><td><a id="862c600" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; SOSC clock                      6  */</span>   \</td></tr>
<tr name="863" id="863">
<td><a id="l863" class='ln'>863</a></td><td><a id="863c681" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; SPLL clock                      7  */</span>   \</td></tr>
<tr name="864" id="864">
<td><a id="l864" class='ln'>864</a></td><td><a id="864c762" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; RTC_CLKIN clock                 8  */</span>   \</td></tr>
<tr name="865" id="865">
<td><a id="l865" class='ln'>865</a></td><td><a id="865c843" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; SCG CLK_OUT clock               9  */</span>   \</td></tr>
<tr name="866" id="866">
<td><a id="l866" class='ln'>866</a></td><td><a id="866c924" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; SIRCDIV1 functional clock       10 */</span>   \</td></tr>
<tr name="867" id="867">
<td><a id="l867" class='ln'>867</a></td><td><a id="867c1005" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; SIRCDIV2 functional clock       11 */</span>   \</td></tr>
<tr name="868" id="868">
<td><a id="l868" class='ln'>868</a></td><td><a id="868c1086" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; FIRCDIV1 functional clock       12 */</span>   \</td></tr>
<tr name="869" id="869">
<td><a id="l869" class='ln'>869</a></td><td><a id="869c1167" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; FIRCDIV2 functional clock       13 */</span>   \</td></tr>
<tr name="870" id="870">
<td><a id="l870" class='ln'>870</a></td><td><a id="870c1248" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; SOSCDIV1 functional clock       14 */</span>   \</td></tr>
<tr name="871" id="871">
<td><a id="l871" class='ln'>871</a></td><td><a id="871c1329" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; SOSCDIV2 functional clock       15 */</span>   \</td></tr>
<tr name="872" id="872">
<td><a id="l872" class='ln'>872</a></td><td><a id="872c1410" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; SPLLDIV1 functional clock       16 */</span>   \</td></tr>
<tr name="873" id="873">
<td><a id="l873" class='ln'>873</a></td><td><a id="873c1491" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; SPLLDIV2 functional clock       17 */</span>   \</td></tr>
<tr name="874" id="874">
<td><a id="l874" class='ln'>874</a></td><td><a id="874c1572" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; End of SCG clocks               18 */</span>   \</td></tr>
<tr name="875" id="875">
<td><a id="l875" class='ln'>875</a></td><td><a id="875c1653" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; No clock entry in clock_names_t 19 */</span>   \</td></tr>
<tr name="876" id="876">
<td><a id="l876" class='ln'>876</a></td><td><a id="876c1734" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; No clock entry in clock_names_t 20 */</span>   \</td></tr>
<tr name="877" id="877">
<td><a id="l877" class='ln'>877</a></td><td><a id="877c1815" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; FTM0 External Clock Pin Select  21 */</span>   \</td></tr>
<tr name="878" id="878">
<td><a id="l878" class='ln'>878</a></td><td><a id="878c1896" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; FTM1 External Clock Pin Select  22 */</span>   \</td></tr>
<tr name="879" id="879">
<td><a id="l879" class='ln'>879</a></td><td><a id="879c1977" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; FTM2 External Clock Pin Select  23 */</span>   \</td></tr>
<tr name="880" id="880">
<td><a id="l880" class='ln'>880</a></td><td><a id="880c2058" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; FTM3 External Clock Pin Select  24 */</span>   \</td></tr>
<tr name="881" id="881">
<td><a id="l881" class='ln'>881</a></td><td><a id="881c2139" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; CLKOUT Select                   25 */</span>   \</td></tr>
<tr name="882" id="882">
<td><a id="l882" class='ln'>882</a></td><td><a id="882c2220" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; CLK32K clock                    26 */</span>   \</td></tr>
<tr name="883" id="883">
<td><a id="l883" class='ln'>883</a></td><td><a id="883c2301" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; LPO clock                       27 */</span>   \</td></tr>
<tr name="884" id="884">
<td><a id="l884" class='ln'>884</a></td><td><a id="884c2382" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; LPO 1KHz clock                  28 */</span>   \</td></tr>
<tr name="885" id="885">
<td><a id="l885" class='ln'>885</a></td><td><a id="885c2463" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; LPO 32KHz clock                 29 */</span>   \</td></tr>
<tr name="886" id="886">
<td><a id="l886" class='ln'>886</a></td><td><a id="886c2544" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; LPO 128KHz clock                30 */</span>   \</td></tr>
<tr name="887" id="887">
<td><a id="l887" class='ln'>887</a></td><td><a id="887c2625" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; EIM clock source                31 */</span>   \</td></tr>
<tr name="888" id="888">
<td><a id="l888" class='ln'>888</a></td><td><a id="888c2706" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; ERM clock source                32 */</span>   \</td></tr>
<tr name="889" id="889">
<td><a id="l889" class='ln'>889</a></td><td><a id="889c2787" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; DMA clock source                33 */</span>   \</td></tr>
<tr name="890" id="890">
<td><a id="l890" class='ln'>890</a></td><td><a id="890c2868" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; MPU clock source                34 */</span>   \</td></tr>
<tr name="891" id="891">
<td><a id="l891" class='ln'>891</a></td><td><a id="891c2949" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; MSCM clock source               35 */</span>   \</td></tr>
<tr name="892" id="892">
<td><a id="l892" class='ln'>892</a></td><td><a id="892c3030" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; No clock entry in clock_names_t 36 */</span>   \</td></tr>
<tr name="893" id="893">
<td><a id="l893" class='ln'>893</a></td><td><a id="893c3111" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; No clock entry in clock_names_t 37 */</span>   \</td></tr>
<tr name="894" id="894">
<td><a id="l894" class='ln'>894</a></td><td><a id="894c3192" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; No clock entry in clock_names_t 38 */</span>   \</td></tr>
<tr name="895" id="895">
<td><a id="l895" class='ln'>895</a></td><td><a id="895c3273" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; No clock entry in clock_names_t 39 */</span>   \</td></tr>
<tr name="896" id="896">
<td><a id="l896" class='ln'>896</a></td><td><a id="896c3354" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; No clock entry in clock_names_t 40 */</span>   \</td></tr>
<tr name="897" id="897">
<td><a id="l897" class='ln'>897</a></td><td><a id="897c3435" class="tk">PCC_CMP0_INDEX</a>,                     <span class="ct">/*!&lt; CMP0 clock source               41 */</span>   \</td></tr>
<tr name="898" id="898">
<td><a id="l898" class='ln'>898</a></td><td><a id="898c3516" class="tk">PCC_CRC_INDEX</a>,                      <span class="ct">/*!&lt; CRC clock source                42 */</span>   \</td></tr>
<tr name="899" id="899">
<td><a id="l899" class='ln'>899</a></td><td><a id="899c3597" class="tk">PCC_DMAMUX_INDEX</a>,                   <span class="ct">/*!&lt; DMAMUX clock source             43 */</span>   \</td></tr>
<tr name="900" id="900">
<td><a id="l900" class='ln'>900</a></td><td><a id="900c3678" class="tk">PCC_EWM_INDEX</a>,                      <span class="ct">/*!&lt; EWM clock source                44 */</span>   \</td></tr>
<tr name="901" id="901">
<td><a id="l901" class='ln'>901</a></td><td><a id="901c3759" class="tk">PCC_PORTA_INDEX</a>,                    <span class="ct">/*!&lt; PORTA clock source              45 */</span>   \</td></tr>
<tr name="902" id="902">
<td><a id="l902" class='ln'>902</a></td><td><a id="902c3840" class="tk">PCC_PORTB_INDEX</a>,                    <span class="ct">/*!&lt; PORTB clock source              46 */</span>   \</td></tr>
<tr name="903" id="903">
<td><a id="l903" class='ln'>903</a></td><td><a id="903c3921" class="tk">PCC_PORTC_INDEX</a>,                    <span class="ct">/*!&lt; PORTC clock source              47 */</span>   \</td></tr>
<tr name="904" id="904">
<td><a id="l904" class='ln'>904</a></td><td><a id="904c4002" class="tk">PCC_PORTD_INDEX</a>,                    <span class="ct">/*!&lt; PORTD clock source              48 */</span>   \</td></tr>
<tr name="905" id="905">
<td><a id="l905" class='ln'>905</a></td><td><a id="905c4083" class="tk">PCC_PORTE_INDEX</a>,                    <span class="ct">/*!&lt; PORTE clock source              49 */</span>   \</td></tr>
<tr name="906" id="906">
<td><a id="l906" class='ln'>906</a></td><td><a id="906c4164" class="tk">PCC_RTC_INDEX</a>,                      <span class="ct">/*!&lt; RTC clock source                50 */</span>   \</td></tr>
<tr name="907" id="907">
<td><a id="l907" class='ln'>907</a></td><td><a id="907c4245" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; End of BUS clocks               51 */</span>   \</td></tr>
<tr name="908" id="908">
<td><a id="l908" class='ln'>908</a></td><td><a id="908c4326" class="tk">PCC_FlexCAN0_INDEX</a>,                 <span class="ct">/*!&lt; FlexCAN0 clock source           52 */</span>   \</td></tr>
<tr name="909" id="909">
<td><a id="l909" class='ln'>909</a></td><td><a id="909c4407" class="tk">PCC_FlexCAN1_INDEX</a>,                 <span class="ct">/*!&lt; FlexCAN1 clock source           53 */</span>   \</td></tr>
<tr name="910" id="910">
<td><a id="l910" class='ln'>910</a></td><td><a id="910c4488" class="tk">PCC_FlexCAN2_INDEX</a>,                 <span class="ct">/*!&lt; FlexCAN2 clock source           54 */</span>   \</td></tr>
<tr name="911" id="911">
<td><a id="l911" class='ln'>911</a></td><td><a id="911c4569" class="tk">PCC_PDB0_INDEX</a>,                     <span class="ct">/*!&lt; PDB0 clock source               55 */</span>   \</td></tr>
<tr name="912" id="912">
<td><a id="l912" class='ln'>912</a></td><td><a id="912c4650" class="tk">PCC_PDB1_INDEX</a>,                     <span class="ct">/*!&lt; PDB1 clock source               56 */</span>   \</td></tr>
<tr name="913" id="913">
<td><a id="l913" class='ln'>913</a></td><td><a id="913c4731" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; End of SYS clocks               57 */</span>   \</td></tr>
<tr name="914" id="914">
<td><a id="l914" class='ln'>914</a></td><td><a id="914c4812" class="tk">PCC_FTFC_INDEX</a>,                     <span class="ct">/*!&lt; FTFC clock source               58 */</span>   \</td></tr>
<tr name="915" id="915">
<td><a id="l915" class='ln'>915</a></td><td><a id="915c4893" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; End of SLOW clocks              59 */</span>   \</td></tr>
<tr name="916" id="916">
<td><a id="l916" class='ln'>916</a></td><td><a id="916c4974" class="tk">PCC_FTM0_INDEX</a>,                     <span class="ct">/*!&lt; FTM0 clock source               60 */</span>   \</td></tr>
<tr name="917" id="917">
<td><a id="l917" class='ln'>917</a></td><td><a id="917c5055" class="tk">PCC_FTM1_INDEX</a>,                     <span class="ct">/*!&lt; FTM1 clock source               61 */</span>   \</td></tr>
<tr name="918" id="918">
<td><a id="l918" class='ln'>918</a></td><td><a id="918c5136" class="tk">PCC_FTM2_INDEX</a>,                     <span class="ct">/*!&lt; FTM2 clock source               62 */</span>   \</td></tr>
<tr name="919" id="919">
<td><a id="l919" class='ln'>919</a></td><td><a id="919c5217" class="tk">PCC_FTM3_INDEX</a>,                     <span class="ct">/*!&lt; FTM3 clock source               63 */</span>   \</td></tr>
<tr name="920" id="920">
<td><a id="l920" class='ln'>920</a></td><td><a id="920c5298" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; End of ASYNCH DIV1 clocks       64 */</span>   \</td></tr>
<tr name="921" id="921">
<td><a id="l921" class='ln'>921</a></td><td><a id="921c5379" class="tk">PCC_ADC0_INDEX</a>,                     <span class="ct">/*!&lt; ADC0 clock source               65 */</span>   \</td></tr>
<tr name="922" id="922">
<td><a id="l922" class='ln'>922</a></td><td><a id="922c5460" class="tk">PCC_ADC1_INDEX</a>,                     <span class="ct">/*!&lt; ADC1 clock source               66 */</span>   \</td></tr>
<tr name="923" id="923">
<td><a id="l923" class='ln'>923</a></td><td><a id="923c5541" class="tk">PCC_FlexIO_INDEX</a>,                   <span class="ct">/*!&lt; FLEXIO clock source             67 */</span>   \</td></tr>
<tr name="924" id="924">
<td><a id="l924" class='ln'>924</a></td><td><a id="924c5622" class="tk">PCC_LPI2C0_INDEX</a>,                   <span class="ct">/*!&lt; LPI2C0 clock source             68 */</span>   \</td></tr>
<tr name="925" id="925">
<td><a id="l925" class='ln'>925</a></td><td><a id="925c5703" class="tk">PCC_LPIT_INDEX</a>,                     <span class="ct">/*!&lt; LPIT clock source               69 */</span>   \</td></tr>
<tr name="926" id="926">
<td><a id="l926" class='ln'>926</a></td><td><a id="926c5784" class="tk">PCC_LPSPI0_INDEX</a>,                   <span class="ct">/*!&lt; LPSPI0 clock source             70 */</span>   \</td></tr>
<tr name="927" id="927">
<td><a id="l927" class='ln'>927</a></td><td><a id="927c5865" class="tk">PCC_LPSPI1_INDEX</a>,                   <span class="ct">/*!&lt; LPSPI1 clock source             71 */</span>   \</td></tr>
<tr name="928" id="928">
<td><a id="l928" class='ln'>928</a></td><td><a id="928c5946" class="tk">PCC_LPSPI2_INDEX</a>,                   <span class="ct">/*!&lt; LPSPI2 clock source             72 */</span>   \</td></tr>
<tr name="929" id="929">
<td><a id="l929" class='ln'>929</a></td><td><a id="929c6027" class="tk">PCC_LPTMR0_INDEX</a>,                   <span class="ct">/*!&lt; LPTMR0 clock source             73 */</span>   \</td></tr>
<tr name="930" id="930">
<td><a id="l930" class='ln'>930</a></td><td><a id="930c6108" class="tk">PCC_LPUART0_INDEX</a>,                  <span class="ct">/*!&lt; LPUART0 clock source            74 */</span>   \</td></tr>
<tr name="931" id="931">
<td><a id="l931" class='ln'>931</a></td><td><a id="931c6189" class="tk">PCC_LPUART1_INDEX</a>,                  <span class="ct">/*!&lt; LPUART1 clock source            75 */</span>   \</td></tr>
<tr name="932" id="932">
<td><a id="l932" class='ln'>932</a></td><td><a id="932c6270" class="tk">PCC_LPUART2_INDEX</a>,                  <span class="ct">/*!&lt; LPUART2 clock source            76 */</span>   \</td></tr>
<tr name="933" id="933">
<td><a id="l933" class='ln'>933</a></td><td><a id="933c6351" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; End of ASYNCH DIV2 clocks       77 */</span>   \</td></tr>
<tr name="934" id="934">
<td><a id="l934" class='ln'>934</a></td><td><a id="934c6432" class="tk">PCC_INVALID_INDEX</a>,                  <span class="ct">/*!&lt; End of PCC clocks               78 */</span>   \</td></tr>
<tr name="935" id="935">
<td><a id="l935" class='ln'>935</a></td><td><span class="br">}</span></td></tr>
<tr name="936" id="936">
<td><a id="l936" class='ln'>936</a></td><td></td></tr>
<tr name="937" id="937">
<td><a id="l937" class='ln'>937</a></td><td><span class="ct">/*! @brief Peripheral instance features</span></td></tr>
<tr name="938" id="938">
<td><a id="l938" class='ln'>938</a></td><td><span class="ct"> *  List of features that are supported by a peripheral instance</span></td></tr>
<tr name="939" id="939">
<td><a id="l939" class='ln'>939</a></td><td><span class="ct"> */</span></td></tr>
<tr name="940" id="940">
<td><a id="l940" class='ln'>940</a></td><td><span class="pp">#define</span> <a id="940c9" class="tk">NO_PERIPHERAL_FEATURE</a>                   (0U)         <span class="ct">/* It's not a peripheral instance, there is no peripheral feature. */</span></td></tr>
<tr name="941" id="941">
<td><a id="l941" class='ln'>941</a></td><td><span class="pp">#define</span> <a id="941c9" class="tk">HAS_CLOCK_GATING_IN_SIM</a>                 (1U <a id="941c53" class="tk">&lt;&lt;</a> 0U)   <span class="ct">/* Clock gating is implemented in SIM (it's not in PCC) */</span></td></tr>
<tr name="942" id="942">
<td><a id="l942" class='ln'>942</a></td><td><span class="pp">#define</span> <a id="942c9" class="tk">HAS_MULTIPLIER</a>                          (1U <a id="942c53" class="tk">&lt;&lt;</a> 1U)   <span class="ct">/* Multiplier is implemented in PCC */</span></td></tr>
<tr name="943" id="943">
<td><a id="l943" class='ln'>943</a></td><td><span class="pp">#define</span> <a id="943c9" class="tk">HAS_DIVIDER</a>                             (1U <a id="943c53" class="tk">&lt;&lt;</a> 2U)   <span class="ct">/* Divider is implemented in PCC */</span></td></tr>
<tr name="944" id="944">
<td><a id="l944" class='ln'>944</a></td><td><span class="pp">#define</span> <a id="944c9" class="tk">HAS_PROTOCOL_CLOCK_FROM_ASYNC1</a>          (1U <a id="944c53" class="tk">&lt;&lt;</a> 3U)   <span class="ct">/* Functional clock source is provided by the first asynchronous clock. */</span></td></tr>
<tr name="945" id="945">
<td><a id="l945" class='ln'>945</a></td><td><span class="pp">#define</span> <a id="945c9" class="tk">HAS_PROTOCOL_CLOCK_FROM_ASYNC2</a>          (1U <a id="945c53" class="tk">&lt;&lt;</a> 4U)   <span class="ct">/* Functional clock source is provided by the second asynchronous clock. */</span></td></tr>
<tr name="946" id="946">
<td><a id="l946" class='ln'>946</a></td><td><span class="pp">#define</span> <a id="946c9" class="tk">HAS_INT_CLOCK_FROM_BUS_CLOCK</a>            (1U <a id="946c53" class="tk">&lt;&lt;</a> 5U)   <span class="ct">/* Interface clock is provided by the bus clock. */</span></td></tr>
<tr name="947" id="947">
<td><a id="l947" class='ln'>947</a></td><td><span class="pp">#define</span> <a id="947c9" class="tk">HAS_INT_CLOCK_FROM_SYS_CLOCK</a>            (1U <a id="947c53" class="tk">&lt;&lt;</a> 6U)   <span class="ct">/* Interface clock is provided by the sys clock. */</span></td></tr>
<tr name="948" id="948">
<td><a id="l948" class='ln'>948</a></td><td><span class="pp">#define</span> <a id="948c9" class="tk">HAS_INT_CLOCK_FROM_SLOW_CLOCK</a>           (1U <a id="948c53" class="tk">&lt;&lt;</a> 7U)   <span class="ct">/* Interface clock is provided by the slow clock. */</span></td></tr>
<tr name="949" id="949">
<td><a id="l949" class='ln'>949</a></td><td></td></tr>
<tr name="950" id="950">
<td><a id="l950" class='ln'>950</a></td><td><span class="ct">/*! @brief Peripheral features.</span></td></tr>
<tr name="951" id="951">
<td><a id="l951" class='ln'>951</a></td><td><span class="ct">*  List of features for each clock name. If a clock name is not</span></td></tr>
<tr name="952" id="952">
<td><a id="l952" class='ln'>952</a></td><td><span class="ct">*  a peripheral, no feature is supported.</span></td></tr>
<tr name="953" id="953">
<td><a id="l953" class='ln'>953</a></td><td><span class="ct">*/</span></td></tr>
<tr name="954" id="954">
<td><a id="l954" class='ln'>954</a></td><td><span class="pp">#define</span> <a id="954c9" class="tk">PERIPHERAL_FEATURES</a> \</td></tr>
<tr name="955" id="955">
<td><a id="l955" class='ln'>955</a></td><td><span class="br">{</span>                                                                                                                                                \</td></tr>
<tr name="956" id="956">
<td><a id="l956" class='ln'>956</a></td><td>(<a id="956c175" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; Core clock                      0  */</span>   \</td></tr>
<tr name="957" id="957">
<td><a id="l957" class='ln'>957</a></td><td>(<a id="957c320" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; Bus clock                       1  */</span>   \</td></tr>
<tr name="958" id="958">
<td><a id="l958" class='ln'>958</a></td><td>(<a id="958c465" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; Slow clock                      2  */</span>   \</td></tr>
<tr name="959" id="959">
<td><a id="l959" class='ln'>959</a></td><td>(<a id="959c610" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; CLKOUT clock                    3  */</span>   \</td></tr>
<tr name="960" id="960">
<td><a id="l960" class='ln'>960</a></td><td>(<a id="960c755" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; SIRC clock                      4  */</span>   \</td></tr>
<tr name="961" id="961">
<td><a id="l961" class='ln'>961</a></td><td>(<a id="961c900" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; FIRC clock                      5  */</span>   \</td></tr>
<tr name="962" id="962">
<td><a id="l962" class='ln'>962</a></td><td>(<a id="962c1045" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; SOSC clock                      6  */</span>   \</td></tr>
<tr name="963" id="963">
<td><a id="l963" class='ln'>963</a></td><td>(<a id="963c1190" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; SPLL clock                      7  */</span>   \</td></tr>
<tr name="964" id="964">
<td><a id="l964" class='ln'>964</a></td><td>(<a id="964c1335" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; RTC_CLKIN clock                 8  */</span>   \</td></tr>
<tr name="965" id="965">
<td><a id="l965" class='ln'>965</a></td><td>(<a id="965c1480" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; SCG CLK_OUT clock               9  */</span>   \</td></tr>
<tr name="966" id="966">
<td><a id="l966" class='ln'>966</a></td><td>(<a id="966c1625" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; End of SCG clocks               10 */</span>   \</td></tr>
<tr name="967" id="967">
<td><a id="l967" class='ln'>967</a></td><td>(<a id="967c1770" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; No clock entry in clock_names_t 11 */</span>   \</td></tr>
<tr name="968" id="968">
<td><a id="l968" class='ln'>968</a></td><td>(<a id="968c1915" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; No clock entry in clock_names_t 12 */</span>   \</td></tr>
<tr name="969" id="969">
<td><a id="l969" class='ln'>969</a></td><td>(<a id="969c2060" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; No clock entry in clock_names_t 13 */</span>   \</td></tr>
<tr name="970" id="970">
<td><a id="l970" class='ln'>970</a></td><td>(<a id="970c2205" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; No clock entry in clock_names_t 14 */</span>   \</td></tr>
<tr name="971" id="971">
<td><a id="l971" class='ln'>971</a></td><td>(<a id="971c2350" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; No clock entry in clock_names_t 15 */</span>   \</td></tr>
<tr name="972" id="972">
<td><a id="l972" class='ln'>972</a></td><td>(<a id="972c2495" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; No clock entry in clock_names_t 16 */</span>   \</td></tr>
<tr name="973" id="973">
<td><a id="l973" class='ln'>973</a></td><td>(<a id="973c2640" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; No clock entry in clock_names_t 17 */</span>   \</td></tr>
<tr name="974" id="974">
<td><a id="l974" class='ln'>974</a></td><td>(<a id="974c2785" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; No clock entry in clock_names_t 18 */</span>   \</td></tr>
<tr name="975" id="975">
<td><a id="l975" class='ln'>975</a></td><td>(<a id="975c2930" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; No clock entry in clock_names_t 19 */</span>   \</td></tr>
<tr name="976" id="976">
<td><a id="l976" class='ln'>976</a></td><td>(<a id="976c3075" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; No clock entry in clock_names_t 20 */</span>   \</td></tr>
<tr name="977" id="977">
<td><a id="l977" class='ln'>977</a></td><td>(<a id="977c3220" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; FTM0 External Clock Pin Select  21 */</span>   \</td></tr>
<tr name="978" id="978">
<td><a id="l978" class='ln'>978</a></td><td>(<a id="978c3365" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; FTM1 External Clock Pin Select  22 */</span>   \</td></tr>
<tr name="979" id="979">
<td><a id="l979" class='ln'>979</a></td><td>(<a id="979c3510" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; FTM2 External Clock Pin Select  23 */</span>   \</td></tr>
<tr name="980" id="980">
<td><a id="l980" class='ln'>980</a></td><td>(<a id="980c3655" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; FTM3 External Clock Pin Select  24 */</span>   \</td></tr>
<tr name="981" id="981">
<td><a id="l981" class='ln'>981</a></td><td>(<a id="981c3800" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; CLKOUT Select                   25 */</span>   \</td></tr>
<tr name="982" id="982">
<td><a id="l982" class='ln'>982</a></td><td>(<a id="982c3945" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; CLK32K clock                    26 */</span>   \</td></tr>
<tr name="983" id="983">
<td><a id="l983" class='ln'>983</a></td><td>(<a id="983c4090" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; LPO clock                       27 */</span>   \</td></tr>
<tr name="984" id="984">
<td><a id="l984" class='ln'>984</a></td><td>(<a id="984c4235" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; LPO 1KHz clock                  28 */</span>   \</td></tr>
<tr name="985" id="985">
<td><a id="l985" class='ln'>985</a></td><td>(<a id="985c4380" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; LPO 32KHz clock                 29 */</span>   \</td></tr>
<tr name="986" id="986">
<td><a id="l986" class='ln'>986</a></td><td>(<a id="986c4525" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; LPO 128KHz clock                30 */</span>   \</td></tr>
<tr name="987" id="987">
<td><a id="l987" class='ln'>987</a></td><td>(<a id="987c4670" class="tk">HAS_CLOCK_GATING_IN_SIM</a> <a id="987c4694" class="tk">|</a> <a id="987c4696" class="tk">HAS_INT_CLOCK_FROM_SYS_CLOCK</a>),                                           <span class="ct">/*!&lt; EIM clock source                31 */</span>   \</td></tr>
<tr name="988" id="988">
<td><a id="l988" class='ln'>988</a></td><td>(<a id="988c4815" class="tk">HAS_CLOCK_GATING_IN_SIM</a> <a id="988c4839" class="tk">|</a> <a id="988c4841" class="tk">HAS_INT_CLOCK_FROM_SYS_CLOCK</a>),                                           <span class="ct">/*!&lt; ERM clock source                32 */</span>   \</td></tr>
<tr name="989" id="989">
<td><a id="l989" class='ln'>989</a></td><td>(<a id="989c4960" class="tk">HAS_CLOCK_GATING_IN_SIM</a> <a id="989c4984" class="tk">|</a> <a id="989c4986" class="tk">HAS_INT_CLOCK_FROM_SYS_CLOCK</a>),                                           <span class="ct">/*!&lt; DMA clock source                33 */</span>   \</td></tr>
<tr name="990" id="990">
<td><a id="l990" class='ln'>990</a></td><td>(<a id="990c5105" class="tk">HAS_CLOCK_GATING_IN_SIM</a> <a id="990c5129" class="tk">|</a> <a id="990c5131" class="tk">HAS_INT_CLOCK_FROM_SYS_CLOCK</a>),                                           <span class="ct">/*!&lt; MPU clock source                34 */</span>   \</td></tr>
<tr name="991" id="991">
<td><a id="l991" class='ln'>991</a></td><td>(<a id="991c5250" class="tk">HAS_CLOCK_GATING_IN_SIM</a> <a id="991c5274" class="tk">|</a> <a id="991c5276" class="tk">HAS_INT_CLOCK_FROM_SYS_CLOCK</a>),                                           <span class="ct">/*!&lt; MSCM clock source               35 */</span>   \</td></tr>
<tr name="992" id="992">
<td><a id="l992" class='ln'>992</a></td><td>(<a id="992c5395" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; No clock entry in clock_names_t 36 */</span>   \</td></tr>
<tr name="993" id="993">
<td><a id="l993" class='ln'>993</a></td><td>(<a id="993c5540" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; No clock entry in clock_names_t 37 */</span>   \</td></tr>
<tr name="994" id="994">
<td><a id="l994" class='ln'>994</a></td><td>(<a id="994c5685" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; No clock entry in clock_names_t 38 */</span>   \</td></tr>
<tr name="995" id="995">
<td><a id="l995" class='ln'>995</a></td><td>(<a id="995c5830" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; No clock entry in clock_names_t 39 */</span>   \</td></tr>
<tr name="996" id="996">
<td><a id="l996" class='ln'>996</a></td><td>(<a id="996c5975" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; No clock entry in clock_names_t 40 */</span>   \</td></tr>
<tr name="997" id="997">
<td><a id="l997" class='ln'>997</a></td><td>(<a id="997c6120" class="tk">HAS_INT_CLOCK_FROM_BUS_CLOCK</a>),                                                                     <span class="ct">/*!&lt; CMP0 clock source               41 */</span>   \</td></tr>
<tr name="998" id="998">
<td><a id="l998" class='ln'>998</a></td><td>(<a id="998c6265" class="tk">HAS_INT_CLOCK_FROM_BUS_CLOCK</a>),                                                                     <span class="ct">/*!&lt; CRC clock source                42 */</span>   \</td></tr>
<tr name="999" id="999">
<td><a id="l999" class='ln'>999</a></td><td>(<a id="999c6410" class="tk">HAS_INT_CLOCK_FROM_BUS_CLOCK</a>),                                                                     <span class="ct">/*!&lt; DMAMUX clock source             43 */</span>   \</td></tr>
<tr name="1000" id="1000">
<td><a id="l1000" class='ln'>1000</a></td><td>(<a id="1000c6555" class="tk">HAS_INT_CLOCK_FROM_BUS_CLOCK</a>),                                                                     <span class="ct">/*!&lt; EWM clock source                44 */</span>   \</td></tr>
<tr name="1001" id="1001">
<td><a id="l1001" class='ln'>1001</a></td><td>(<a id="1001c6700" class="tk">HAS_INT_CLOCK_FROM_BUS_CLOCK</a>),                                                                     <span class="ct">/*!&lt; PORTA clock source              45 */</span>   \</td></tr>
<tr name="1002" id="1002">
<td><a id="l1002" class='ln'>1002</a></td><td>(<a id="1002c6845" class="tk">HAS_INT_CLOCK_FROM_BUS_CLOCK</a>),                                                                     <span class="ct">/*!&lt; PORTB clock source              46 */</span>   \</td></tr>
<tr name="1003" id="1003">
<td><a id="l1003" class='ln'>1003</a></td><td>(<a id="1003c6990" class="tk">HAS_INT_CLOCK_FROM_BUS_CLOCK</a>),                                                                     <span class="ct">/*!&lt; PORTC clock source              47 */</span>   \</td></tr>
<tr name="1004" id="1004">
<td><a id="l1004" class='ln'>1004</a></td><td>(<a id="1004c7135" class="tk">HAS_INT_CLOCK_FROM_BUS_CLOCK</a>),                                                                     <span class="ct">/*!&lt; PORTD clock source              48 */</span>   \</td></tr>
<tr name="1005" id="1005">
<td><a id="l1005" class='ln'>1005</a></td><td>(<a id="1005c7280" class="tk">HAS_INT_CLOCK_FROM_BUS_CLOCK</a>),                                                                     <span class="ct">/*!&lt; PORTE clock source              49 */</span>   \</td></tr>
<tr name="1006" id="1006">
<td><a id="l1006" class='ln'>1006</a></td><td>(<a id="1006c7425" class="tk">HAS_INT_CLOCK_FROM_BUS_CLOCK</a>),                                                                     <span class="ct">/*!&lt; RTC clock source                50 */</span>   \</td></tr>
<tr name="1007" id="1007">
<td><a id="l1007" class='ln'>1007</a></td><td>(<a id="1007c7570" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; End of BUS clocks               51 */</span>   \</td></tr>
<tr name="1008" id="1008">
<td><a id="l1008" class='ln'>1008</a></td><td>(<a id="1008c7715" class="tk">HAS_INT_CLOCK_FROM_SYS_CLOCK</a>),                                                                     <span class="ct">/*!&lt; FlexCAN0 clock source           52 */</span>   \</td></tr>
<tr name="1009" id="1009">
<td><a id="l1009" class='ln'>1009</a></td><td>(<a id="1009c7860" class="tk">HAS_INT_CLOCK_FROM_SYS_CLOCK</a>),                                                                     <span class="ct">/*!&lt; FlexCAN1 clock source           53 */</span>   \</td></tr>
<tr name="1010" id="1010">
<td><a id="l1010" class='ln'>1010</a></td><td>(<a id="1010c8005" class="tk">HAS_INT_CLOCK_FROM_SYS_CLOCK</a>),                                                                     <span class="ct">/*!&lt; FlexCAN2 clock source           54 */</span>   \</td></tr>
<tr name="1011" id="1011">
<td><a id="l1011" class='ln'>1011</a></td><td>(<a id="1011c8150" class="tk">HAS_INT_CLOCK_FROM_SYS_CLOCK</a>),                                                                     <span class="ct">/*!&lt; PDB0 clock source               55 */</span>   \</td></tr>
<tr name="1012" id="1012">
<td><a id="l1012" class='ln'>1012</a></td><td>(<a id="1012c8295" class="tk">HAS_INT_CLOCK_FROM_SYS_CLOCK</a>),                                                                     <span class="ct">/*!&lt; PDB1 clock source               56 */</span>   \</td></tr>
<tr name="1013" id="1013">
<td><a id="l1013" class='ln'>1013</a></td><td>(<a id="1013c8440" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; End of SYS clocks               57 */</span>   \</td></tr>
<tr name="1014" id="1014">
<td><a id="l1014" class='ln'>1014</a></td><td>(<a id="1014c8585" class="tk">HAS_INT_CLOCK_FROM_SLOW_CLOCK</a>),                                                                    <span class="ct">/*!&lt; FTFC clock source               58 */</span>   \</td></tr>
<tr name="1015" id="1015">
<td><a id="l1015" class='ln'>1015</a></td><td>(<a id="1015c8730" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; End of SLOW clocks              59 */</span>   \</td></tr>
<tr name="1016" id="1016">
<td><a id="l1016" class='ln'>1016</a></td><td>(<a id="1016c8875" class="tk">HAS_PROTOCOL_CLOCK_FROM_ASYNC1</a> <a id="1016c8906" class="tk">|</a> <a id="1016c8908" class="tk">HAS_INT_CLOCK_FROM_SYS_CLOCK</a>),                                    <span class="ct">/*!&lt; FTM0 clock source               60 */</span>   \</td></tr>
<tr name="1017" id="1017">
<td><a id="l1017" class='ln'>1017</a></td><td>(<a id="1017c9020" class="tk">HAS_PROTOCOL_CLOCK_FROM_ASYNC1</a> <a id="1017c9051" class="tk">|</a> <a id="1017c9053" class="tk">HAS_INT_CLOCK_FROM_SYS_CLOCK</a>),                                    <span class="ct">/*!&lt; FTM1 clock source               61 */</span>   \</td></tr>
<tr name="1018" id="1018">
<td><a id="l1018" class='ln'>1018</a></td><td>(<a id="1018c9165" class="tk">HAS_PROTOCOL_CLOCK_FROM_ASYNC1</a> <a id="1018c9196" class="tk">|</a> <a id="1018c9198" class="tk">HAS_INT_CLOCK_FROM_SYS_CLOCK</a>),                                    <span class="ct">/*!&lt; FTM2 clock source               62 */</span>   \</td></tr>
<tr name="1019" id="1019">
<td><a id="l1019" class='ln'>1019</a></td><td>(<a id="1019c9310" class="tk">HAS_PROTOCOL_CLOCK_FROM_ASYNC1</a> <a id="1019c9341" class="tk">|</a> <a id="1019c9343" class="tk">HAS_INT_CLOCK_FROM_SYS_CLOCK</a>),                                    <span class="ct">/*!&lt; FTM3 clock source               63 */</span>   \</td></tr>
<tr name="1020" id="1020">
<td><a id="l1020" class='ln'>1020</a></td><td>(<a id="1020c9455" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; End of ASYNCH DIV1 clocks       64 */</span>   \</td></tr>
<tr name="1021" id="1021">
<td><a id="l1021" class='ln'>1021</a></td><td>(<a id="1021c9600" class="tk">HAS_PROTOCOL_CLOCK_FROM_ASYNC2</a> <a id="1021c9631" class="tk">|</a> <a id="1021c9633" class="tk">HAS_INT_CLOCK_FROM_BUS_CLOCK</a>),                                    <span class="ct">/*!&lt; ADC0 clock source               65 */</span>   \</td></tr>
<tr name="1022" id="1022">
<td><a id="l1022" class='ln'>1022</a></td><td>(<a id="1022c9745" class="tk">HAS_PROTOCOL_CLOCK_FROM_ASYNC2</a> <a id="1022c9776" class="tk">|</a> <a id="1022c9778" class="tk">HAS_INT_CLOCK_FROM_BUS_CLOCK</a>),                                    <span class="ct">/*!&lt; ADC1 clock source               66 */</span>   \</td></tr>
<tr name="1023" id="1023">
<td><a id="l1023" class='ln'>1023</a></td><td>(<a id="1023c9890" class="tk">HAS_PROTOCOL_CLOCK_FROM_ASYNC2</a> <a id="1023c9921" class="tk">|</a> <a id="1023c9923" class="tk">HAS_INT_CLOCK_FROM_BUS_CLOCK</a>),                                    <span class="ct">/*!&lt; FLEXIO clock source             67 */</span>   \</td></tr>
<tr name="1024" id="1024">
<td><a id="l1024" class='ln'>1024</a></td><td>(<a id="1024c10035" class="tk">HAS_PROTOCOL_CLOCK_FROM_ASYNC2</a> <a id="1024c10066" class="tk">|</a> <a id="1024c10068" class="tk">HAS_INT_CLOCK_FROM_BUS_CLOCK</a>),                                    <span class="ct">/*!&lt; LPI2C0 clock source             68 */</span>   \</td></tr>
<tr name="1025" id="1025">
<td><a id="l1025" class='ln'>1025</a></td><td>(<a id="1025c10180" class="tk">HAS_PROTOCOL_CLOCK_FROM_ASYNC2</a> <a id="1025c10211" class="tk">|</a> <a id="1025c10213" class="tk">HAS_INT_CLOCK_FROM_BUS_CLOCK</a>),                                    <span class="ct">/*!&lt; LPIT clock source               69 */</span>   \</td></tr>
<tr name="1026" id="1026">
<td><a id="l1026" class='ln'>1026</a></td><td>(<a id="1026c10325" class="tk">HAS_PROTOCOL_CLOCK_FROM_ASYNC2</a> <a id="1026c10356" class="tk">|</a> <a id="1026c10358" class="tk">HAS_INT_CLOCK_FROM_BUS_CLOCK</a>),                                    <span class="ct">/*!&lt; LPSPI0 clock source             70 */</span>   \</td></tr>
<tr name="1027" id="1027">
<td><a id="l1027" class='ln'>1027</a></td><td>(<a id="1027c10470" class="tk">HAS_PROTOCOL_CLOCK_FROM_ASYNC2</a> <a id="1027c10501" class="tk">|</a> <a id="1027c10503" class="tk">HAS_INT_CLOCK_FROM_BUS_CLOCK</a>),                                    <span class="ct">/*!&lt; LPSPI1 clock source             71 */</span>   \</td></tr>
<tr name="1028" id="1028">
<td><a id="l1028" class='ln'>1028</a></td><td>(<a id="1028c10615" class="tk">HAS_PROTOCOL_CLOCK_FROM_ASYNC2</a> <a id="1028c10646" class="tk">|</a> <a id="1028c10648" class="tk">HAS_INT_CLOCK_FROM_BUS_CLOCK</a>),                                    <span class="ct">/*!&lt; LPSPI2 clock source             72 */</span>   \</td></tr>
<tr name="1029" id="1029">
<td><a id="l1029" class='ln'>1029</a></td><td>(<a id="1029c10760" class="tk">HAS_MULTIPLIER</a> <a id="1029c10775" class="tk">|</a> <a id="1029c10777" class="tk">HAS_DIVIDER</a> <a id="1029c10789" class="tk">|</a> <a id="1029c10791" class="tk">HAS_PROTOCOL_CLOCK_FROM_ASYNC2</a> <a id="1029c10822" class="tk">|</a> <a id="1029c10824" class="tk">HAS_INT_CLOCK_FROM_BUS_CLOCK</a>),     <span class="ct">/*!&lt; LPTMR0 clock source             73 */</span>   \</td></tr>
<tr name="1030" id="1030">
<td><a id="l1030" class='ln'>1030</a></td><td>(<a id="1030c10905" class="tk">HAS_PROTOCOL_CLOCK_FROM_ASYNC2</a> <a id="1030c10936" class="tk">|</a> <a id="1030c10938" class="tk">HAS_INT_CLOCK_FROM_BUS_CLOCK</a>),                                    <span class="ct">/*!&lt; LPUART0 clock source            74 */</span>   \</td></tr>
<tr name="1031" id="1031">
<td><a id="l1031" class='ln'>1031</a></td><td>(<a id="1031c11050" class="tk">HAS_PROTOCOL_CLOCK_FROM_ASYNC2</a> <a id="1031c11081" class="tk">|</a> <a id="1031c11083" class="tk">HAS_INT_CLOCK_FROM_BUS_CLOCK</a>),                                    <span class="ct">/*!&lt; LPUART1 clock source            75 */</span>   \</td></tr>
<tr name="1032" id="1032">
<td><a id="l1032" class='ln'>1032</a></td><td>(<a id="1032c11195" class="tk">HAS_PROTOCOL_CLOCK_FROM_ASYNC2</a> <a id="1032c11226" class="tk">|</a> <a id="1032c11228" class="tk">HAS_INT_CLOCK_FROM_BUS_CLOCK</a>),                                    <span class="ct">/*!&lt; LPUART2 clock source            76 */</span>   \</td></tr>
<tr name="1033" id="1033">
<td><a id="l1033" class='ln'>1033</a></td><td>(<a id="1033c11340" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; End of ASYNCH DIV2 clocks       77 */</span>   \</td></tr>
<tr name="1034" id="1034">
<td><a id="l1034" class='ln'>1034</a></td><td>(<a id="1034c11485" class="tk">NO_PERIPHERAL_FEATURE</a>),                                                                            <span class="ct">/*!&lt; End of PCC clocks               78 */</span>   \</td></tr>
<tr name="1035" id="1035">
<td><a id="l1035" class='ln'>1035</a></td><td><span class="br">}</span></td></tr>
<tr name="1036" id="1036">
<td><a id="l1036" class='ln'>1036</a></td><td></td></tr>
<tr name="1037" id="1037">
<td><a id="l1037" class='ln'>1037</a></td><td><span class="ct">/* Time to wait for SIRC to stabilize (number of</span></td></tr>
<tr name="1038" id="1038">
<td><a id="l1038" class='ln'>1038</a></td><td><span class="ct"> * cycles when core runs at maximum speed - 112 MHz */</span></td></tr>
<tr name="1039" id="1039">
<td><a id="l1039" class='ln'>1039</a></td><td><span class="pp">#define</span> <a id="1039c9" class="tk">SIRC_STABILIZATION_TIMEOUT</a> 100U</td></tr>
<tr name="1040" id="1040">
<td><a id="l1040" class='ln'>1040</a></td><td></td></tr>
<tr name="1041" id="1041">
<td><a id="l1041" class='ln'>1041</a></td><td><span class="ct">/* Time to wait for FIRC to stabilize (number of</span></td></tr>
<tr name="1042" id="1042">
<td><a id="l1042" class='ln'>1042</a></td><td><span class="ct"> * cycles when core runs at maximum speed - 112 MHz */</span></td></tr>
<tr name="1043" id="1043">
<td><a id="l1043" class='ln'>1043</a></td><td><span class="pp">#define</span> <a id="1043c9" class="tk">FIRC_STABILIZATION_TIMEOUT</a> 20U</td></tr>
<tr name="1044" id="1044">
<td><a id="l1044" class='ln'>1044</a></td><td></td></tr>
<tr name="1045" id="1045">
<td><a id="l1045" class='ln'>1045</a></td><td><span class="ct">/* Time to wait for SOSC to stabilize (number of</span></td></tr>
<tr name="1046" id="1046">
<td><a id="l1046" class='ln'>1046</a></td><td><span class="ct"> * cycles when core runs at maximum speed - 112 MHz */</span></td></tr>
<tr name="1047" id="1047">
<td><a id="l1047" class='ln'>1047</a></td><td><span class="pp">#define</span> <a id="1047c9" class="tk">SOSC_STABILIZATION_TIMEOUT</a> 3205000U;</td></tr>
<tr name="1048" id="1048">
<td><a id="l1048" class='ln'>1048</a></td><td></td></tr>
<tr name="1049" id="1049">
<td><a id="l1049" class='ln'>1049</a></td><td><span class="ct">/* Time to wait for SPLL to stabilize (number of</span></td></tr>
<tr name="1050" id="1050">
<td><a id="l1050" class='ln'>1050</a></td><td><span class="ct"> * cycles when core runs at maximum speed - 112 MHz */</span></td></tr>
<tr name="1051" id="1051">
<td><a id="l1051" class='ln'>1051</a></td><td><span class="pp">#define</span> <a id="1051c9" class="tk">SPLL_STABILIZATION_TIMEOUT</a> 1000U;</td></tr>
<tr name="1052" id="1052">
<td><a id="l1052" class='ln'>1052</a></td><td></td></tr>
<tr name="1053" id="1053">
<td><a id="l1053" class='ln'>1053</a></td><td></td></tr>
<tr name="1054" id="1054">
<td><a id="l1054" class='ln'>1054</a></td><td><span class="ct">/*! @brief Temporary system clock source configurations.</span></td></tr>
<tr name="1055" id="1055">
<td><a id="l1055" class='ln'>1055</a></td><td><span class="ct"> *         Each line represents the SYS(CORE), BUS and SLOW(FLASH) dividers</span></td></tr>
<tr name="1056" id="1056">
<td><a id="l1056" class='ln'>1056</a></td><td><span class="ct"> *         for SIRC, FIRC, SOSC and SPLL clock sources.</span></td></tr>
<tr name="1057" id="1057">
<td><a id="l1057" class='ln'>1057</a></td><td><span class="ct">  *</span></td></tr>
<tr name="1058" id="1058">
<td><a id="l1058" class='ln'>1058</a></td><td><span class="ct"> *          SYS_CLK  BUS_CLK  SLOW_CLK</span></td></tr>
<tr name="1059" id="1059">
<td><a id="l1059" class='ln'>1059</a></td><td><span class="ct"> *  SIRC       *        *         *</span></td></tr>
<tr name="1060" id="1060">
<td><a id="l1060" class='ln'>1060</a></td><td><span class="ct"> *  FIRC       *        *         *</span></td></tr>
<tr name="1061" id="1061">
<td><a id="l1061" class='ln'>1061</a></td><td><span class="ct"> *  SOSC       *        *         *</span></td></tr>
<tr name="1062" id="1062">
<td><a id="l1062" class='ln'>1062</a></td><td><span class="ct"> *  SPLL       *        *         *</span></td></tr>
<tr name="1063" id="1063">
<td><a id="l1063" class='ln'>1063</a></td><td><span class="ct"> */</span></td></tr>
<tr name="1064" id="1064">
<td><a id="l1064" class='ln'>1064</a></td><td><span class="pp">#define</span> <a id="1064c9" class="tk">TMP_SIRC_CLK</a>   0U</td></tr>
<tr name="1065" id="1065">
<td><a id="l1065" class='ln'>1065</a></td><td><span class="pp">#define</span> <a id="1065c9" class="tk">TMP_FIRC_CLK</a>   1U</td></tr>
<tr name="1066" id="1066">
<td><a id="l1066" class='ln'>1066</a></td><td><span class="pp">#define</span> <a id="1066c9" class="tk">TMP_SOSC_CLK</a>   2U</td></tr>
<tr name="1067" id="1067">
<td><a id="l1067" class='ln'>1067</a></td><td><span class="pp">#define</span> <a id="1067c9" class="tk">TMP_SPLL_CLK</a>   3U</td></tr>
<tr name="1068" id="1068">
<td><a id="l1068" class='ln'>1068</a></td><td></td></tr>
<tr name="1069" id="1069">
<td><a id="l1069" class='ln'>1069</a></td><td><span class="pp">#define</span> <a id="1069c9" class="tk">TMP_SYS_DIV</a>    0U</td></tr>
<tr name="1070" id="1070">
<td><a id="l1070" class='ln'>1070</a></td><td><span class="pp">#define</span> <a id="1070c9" class="tk">TMP_BUS_DIV</a>    1U</td></tr>
<tr name="1071" id="1071">
<td><a id="l1071" class='ln'>1071</a></td><td><span class="pp">#define</span> <a id="1071c9" class="tk">TMP_SLOW_DIV</a>   2U</td></tr>
<tr name="1072" id="1072">
<td><a id="l1072" class='ln'>1072</a></td><td></td></tr>
<tr name="1073" id="1073">
<td><a id="l1073" class='ln'>1073</a></td><td><span class="pp">#define</span> <a id="1073c9" class="tk">TMP_SYS_CLK_NO</a> 4U</td></tr>
<tr name="1074" id="1074">
<td><a id="l1074" class='ln'>1074</a></td><td><span class="pp">#define</span> <a id="1074c9" class="tk">TMP_SYS_DIV_NO</a> 3U</td></tr>
<tr name="1075" id="1075">
<td><a id="l1075" class='ln'>1075</a></td><td></td></tr>
<tr name="1076" id="1076">
<td><a id="l1076" class='ln'>1076</a></td><td><span class="pp">#define</span> <a id="1076c9" class="tk">TMP_SYSTEM_CLOCK_CONFIGS</a>                                                                                \</td></tr>
<tr name="1077" id="1077">
<td><a id="l1077" class='ln'>1077</a></td><td><span class="br">{</span>  <span class="ct">/*       SYS_CLK                    BUS_CLK                  SLOW_CLK      */</span>                                \</td></tr>
<tr name="1078" id="1078">
<td><a id="l1078" class='ln'>1078</a></td><td><span class="br">{</span>  <a id="1078c228" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_1</a>, <a id="1078c255" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_1</a>, <a id="1078c282" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_2</a><span class="br">}</span>,  <span class="ct">/*!&lt; Dividers for SIRC */</span> \</td></tr>
<tr name="1079" id="1079">
<td><a id="l1079" class='ln'>1079</a></td><td><span class="br">{</span>  <a id="1079c340" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_1</a>, <a id="1079c367" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_2</a>, <a id="1079c394" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_4</a><span class="br">}</span>,  <span class="ct">/*!&lt; Dividers for FIRC */</span> \</td></tr>
<tr name="1080" id="1080">
<td><a id="l1080" class='ln'>1080</a></td><td><span class="br">{</span>  <a id="1080c452" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_1</a>, <a id="1080c479" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_2</a>, <a id="1080c506" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_2</a><span class="br">}</span>,  <span class="ct">/*!&lt; Dividers for SOSC */</span> \</td></tr>
<tr name="1081" id="1081">
<td><a id="l1081" class='ln'>1081</a></td><td><span class="br">{</span>  <a id="1081c564" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_3</a>, <a id="1081c591" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_2</a>, <a id="1081c618" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_2</a><span class="br">}</span>,  <span class="ct">/*!&lt; Dividers for SPLL */</span> \</td></tr>
<tr name="1082" id="1082">
<td><a id="l1082" class='ln'>1082</a></td><td><span class="br">}</span></td></tr>
<tr name="1083" id="1083">
<td><a id="l1083" class='ln'>1083</a></td><td></td></tr>
<tr name="1084" id="1084">
<td><a id="l1084" class='ln'>1084</a></td><td><span class="ct">/* Do not use the old names of the renamed symbols */</span></td></tr>
<tr name="1085" id="1085">
<td><a id="l1085" class='ln'>1085</a></td><td><span class="ct">/* #define DO_NOT_USE_DEPRECATED_SYMBOLS */</span></td></tr>
<tr name="1086" id="1086">
<td><a id="l1086" class='ln'>1086</a></td><td></td></tr>
<tr name="1087" id="1087">
<td><a id="l1087" class='ln'>1087</a></td><td><span class="ct">/*! START !DO_NOT_USE_DEPRECATED_SYMBOLS</span></td></tr>
<tr name="1088" id="1088">
<td><a id="l1088" class='ln'>1088</a></td><td><span class="ct"> *  These symbols have been renamed.</span></td></tr>
<tr name="1089" id="1089">
<td><a id="l1089" class='ln'>1089</a></td><td><span class="ct"> *  The old names (deprecated symbols)</span></td></tr>
<tr name="1090" id="1090">
<td><a id="l1090" class='ln'>1090</a></td><td><span class="ct"> *  are defined for backward compatibility.</span></td></tr>
<tr name="1091" id="1091">
<td><a id="l1091" class='ln'>1091</a></td><td><span class="ct"> */</span></td></tr>
<tr name="1092" id="1092">
<td><a id="l1092" class='ln'>1092</a></td><td><span class="pp">#if</span> <a id="1092c5" class="tk">!</a><a id="1092c6" class="tk">defined</a>(<a id="1092c14" class="tk">DO_NOT_USE_DEPRECATED_SYMBOLS</a>)</td></tr>
<tr name="1093" id="1093">
<td><a id="l1093" class='ln'>1093</a></td><td><span class="pp">#define</span>    <a id="1093c12" class="tk">CORE_CLOCK</a>               <a id="1093c37" class="tk">CORE_CLK</a></td></tr>
<tr name="1094" id="1094">
<td><a id="l1094" class='ln'>1094</a></td><td><span class="pp">#define</span>    <a id="1094c12" class="tk">BUS_CLOCK</a>                <a id="1094c37" class="tk">BUS_CLK</a></td></tr>
<tr name="1095" id="1095">
<td><a id="l1095" class='ln'>1095</a></td><td><span class="pp">#define</span>    <a id="1095c12" class="tk">SLOW_CLOCK</a>               <a id="1095c37" class="tk">SLOW_CLK</a></td></tr>
<tr name="1096" id="1096">
<td><a id="l1096" class='ln'>1096</a></td><td><span class="pp">#define</span>    <a id="1096c12" class="tk">CLKOUT_CLOCK</a>             <a id="1096c37" class="tk">CLKOUT_CLK</a></td></tr>
<tr name="1097" id="1097">
<td><a id="l1097" class='ln'>1097</a></td><td><span class="pp">#define</span>    <a id="1097c12" class="tk">SIRC_CLOCK</a>               <a id="1097c37" class="tk">SIRC_CLK</a></td></tr>
<tr name="1098" id="1098">
<td><a id="l1098" class='ln'>1098</a></td><td><span class="pp">#define</span>    <a id="1098c12" class="tk">FIRC_CLOCK</a>               <a id="1098c37" class="tk">FIRC_CLK</a></td></tr>
<tr name="1099" id="1099">
<td><a id="l1099" class='ln'>1099</a></td><td><span class="pp">#define</span>    <a id="1099c12" class="tk">SOSC_CLOCK</a>               <a id="1099c37" class="tk">SOSC_CLK</a></td></tr>
<tr name="1100" id="1100">
<td><a id="l1100" class='ln'>1100</a></td><td><span class="pp">#define</span>    <a id="1100c12" class="tk">SPLL_CLOCK</a>               <a id="1100c37" class="tk">SPLL_CLK</a></td></tr>
<tr name="1101" id="1101">
<td><a id="l1101" class='ln'>1101</a></td><td><span class="pp">#define</span>    <a id="1101c12" class="tk">RTC_CLKIN_CLOCK</a>          <a id="1101c37" class="tk">RTC_CLKIN_CLK</a></td></tr>
<tr name="1102" id="1102">
<td><a id="l1102" class='ln'>1102</a></td><td><span class="pp">#define</span>    <a id="1102c12" class="tk">SCG_CLKOUT_CLOCK</a>         <a id="1102c37" class="tk">SCG_CLKOUT_CLK</a></td></tr>
<tr name="1103" id="1103">
<td><a id="l1103" class='ln'>1103</a></td><td><span class="pp">#define</span>    <a id="1103c12" class="tk">SIM_RTCCLK_CLOCK</a>         <a id="1103c37" class="tk">SIM_RTCCLK_CLK</a></td></tr>
<tr name="1104" id="1104">
<td><a id="l1104" class='ln'>1104</a></td><td><span class="pp">#define</span>    <a id="1104c12" class="tk">SIM_LPO_CLOCK</a>            <a id="1104c37" class="tk">SIM_LPO_CLK</a></td></tr>
<tr name="1105" id="1105">
<td><a id="l1105" class='ln'>1105</a></td><td><span class="pp">#define</span>    <a id="1105c12" class="tk">SIM_LPO_1K_CLOCK</a>         <a id="1105c37" class="tk">SIM_LPO_1K_CLK</a></td></tr>
<tr name="1106" id="1106">
<td><a id="l1106" class='ln'>1106</a></td><td><span class="pp">#define</span>    <a id="1106c12" class="tk">SIM_LPO_32K_CLOCK</a>        <a id="1106c37" class="tk">SIM_LPO_32K_CLK</a></td></tr>
<tr name="1107" id="1107">
<td><a id="l1107" class='ln'>1107</a></td><td><span class="pp">#define</span>    <a id="1107c12" class="tk">SIM_LPO_128K_CLOCK</a>       <a id="1107c37" class="tk">SIM_LPO_128K_CLK</a></td></tr>
<tr name="1108" id="1108">
<td><a id="l1108" class='ln'>1108</a></td><td><span class="pp">#define</span>    <a id="1108c12" class="tk">SIM_EIM_CLOCK</a>            <a id="1108c37" class="tk">SIM_EIM_CLK</a></td></tr>
<tr name="1109" id="1109">
<td><a id="l1109" class='ln'>1109</a></td><td><span class="pp">#define</span>    <a id="1109c12" class="tk">SIM_ERM_CLOCK</a>            <a id="1109c37" class="tk">SIM_ERM_CLK</a></td></tr>
<tr name="1110" id="1110">
<td><a id="l1110" class='ln'>1110</a></td><td><span class="pp">#define</span>    <a id="1110c12" class="tk">SIM_DMA_CLOCK</a>            <a id="1110c37" class="tk">SIM_DMA_CLK</a></td></tr>
<tr name="1111" id="1111">
<td><a id="l1111" class='ln'>1111</a></td><td><span class="pp">#define</span>    <a id="1111c12" class="tk">SIM_MPU_CLOCK</a>            <a id="1111c37" class="tk">SIM_MPU_CLK</a></td></tr>
<tr name="1112" id="1112">
<td><a id="l1112" class='ln'>1112</a></td><td><span class="pp">#define</span>    <a id="1112c12" class="tk">SIM_MSCM_CLOCK</a>           <a id="1112c37" class="tk">SIM_MSCM_CLK</a></td></tr>
<tr name="1113" id="1113">
<td><a id="l1113" class='ln'>1113</a></td><td><span class="pp">#define</span>    <a id="1113c12" class="tk">PCC_DMAMUX0_CLOCK</a>        <a id="1113c37" class="tk">DMAMUX0_CLK</a></td></tr>
<tr name="1114" id="1114">
<td><a id="l1114" class='ln'>1114</a></td><td><span class="pp">#define</span>    <a id="1114c12" class="tk">PCC_CRC0_CLOCK</a>           <a id="1114c37" class="tk">CRC0_CLK</a></td></tr>
<tr name="1115" id="1115">
<td><a id="l1115" class='ln'>1115</a></td><td><span class="pp">#define</span>    <a id="1115c12" class="tk">PCC_RTC0_CLOCK</a>           <a id="1115c37" class="tk">RTC0_CLK</a></td></tr>
<tr name="1116" id="1116">
<td><a id="l1116" class='ln'>1116</a></td><td><span class="pp">#define</span>    <a id="1116c12" class="tk">PCC_PORTA_CLOCK</a>          <a id="1116c37" class="tk">PORTA_CLK</a></td></tr>
<tr name="1117" id="1117">
<td><a id="l1117" class='ln'>1117</a></td><td><span class="pp">#define</span>    <a id="1117c12" class="tk">PCC_PORTB_CLOCK</a>          <a id="1117c37" class="tk">PORTB_CLK</a></td></tr>
<tr name="1118" id="1118">
<td><a id="l1118" class='ln'>1118</a></td><td><span class="pp">#define</span>    <a id="1118c12" class="tk">PCC_PORTC_CLOCK</a>          <a id="1118c37" class="tk">PORTC_CLK</a></td></tr>
<tr name="1119" id="1119">
<td><a id="l1119" class='ln'>1119</a></td><td><span class="pp">#define</span>    <a id="1119c12" class="tk">PCC_PORTD_CLOCK</a>          <a id="1119c37" class="tk">PORTD_CLK</a></td></tr>
<tr name="1120" id="1120">
<td><a id="l1120" class='ln'>1120</a></td><td><span class="pp">#define</span>    <a id="1120c12" class="tk">PCC_PORTE_CLOCK</a>          <a id="1120c37" class="tk">PORTE_CLK</a></td></tr>
<tr name="1121" id="1121">
<td><a id="l1121" class='ln'>1121</a></td><td><span class="pp">#define</span>    <a id="1121c12" class="tk">PCC_EWM0_CLOCK</a>           <a id="1121c37" class="tk">EWM0_CLK</a></td></tr>
<tr name="1122" id="1122">
<td><a id="l1122" class='ln'>1122</a></td><td><span class="pp">#define</span>    <a id="1122c12" class="tk">PCC_CMP0_CLOCK</a>           <a id="1122c37" class="tk">CMP0_CLK</a></td></tr>
<tr name="1123" id="1123">
<td><a id="l1123" class='ln'>1123</a></td><td><span class="pp">#define</span>    <a id="1123c12" class="tk">PCC_FlexCAN0_CLOCK</a>       <a id="1123c37" class="tk">FlexCAN0_CLK</a></td></tr>
<tr name="1124" id="1124">
<td><a id="l1124" class='ln'>1124</a></td><td><span class="pp">#define</span>    <a id="1124c12" class="tk">PCC_FlexCAN1_CLOCK</a>       <a id="1124c37" class="tk">FlexCAN1_CLK</a></td></tr>
<tr name="1125" id="1125">
<td><a id="l1125" class='ln'>1125</a></td><td><span class="pp">#define</span>    <a id="1125c12" class="tk">PCC_FlexCAN2_CLOCK</a>       <a id="1125c37" class="tk">FlexCAN2_CLK</a></td></tr>
<tr name="1126" id="1126">
<td><a id="l1126" class='ln'>1126</a></td><td><span class="pp">#define</span>    <a id="1126c12" class="tk">PCC_PDB1_CLOCK</a>           <a id="1126c37" class="tk">PDB1_CLK</a></td></tr>
<tr name="1127" id="1127">
<td><a id="l1127" class='ln'>1127</a></td><td><span class="pp">#define</span>    <a id="1127c12" class="tk">PCC_PDB0_CLOCK</a>           <a id="1127c37" class="tk">PDB0_CLK</a></td></tr>
<tr name="1128" id="1128">
<td><a id="l1128" class='ln'>1128</a></td><td><span class="pp">#define</span>    <a id="1128c12" class="tk">PCC_FTFC0_CLOCK</a>          <a id="1128c37" class="tk">FTFC0_CLK</a></td></tr>
<tr name="1129" id="1129">
<td><a id="l1129" class='ln'>1129</a></td><td><span class="pp">#define</span>    <a id="1129c12" class="tk">PCC_FTM0_CLOCK</a>           <a id="1129c37" class="tk">FTM0_CLK</a></td></tr>
<tr name="1130" id="1130">
<td><a id="l1130" class='ln'>1130</a></td><td><span class="pp">#define</span>    <a id="1130c12" class="tk">PCC_FTM1_CLOCK</a>           <a id="1130c37" class="tk">FTM1_CLK</a></td></tr>
<tr name="1131" id="1131">
<td><a id="l1131" class='ln'>1131</a></td><td><span class="pp">#define</span>    <a id="1131c12" class="tk">PCC_FTM2_CLOCK</a>           <a id="1131c37" class="tk">FTM2_CLK</a></td></tr>
<tr name="1132" id="1132">
<td><a id="l1132" class='ln'>1132</a></td><td><span class="pp">#define</span>    <a id="1132c12" class="tk">PCC_FTM3_CLOCK</a>           <a id="1132c37" class="tk">FTM3_CLK</a></td></tr>
<tr name="1133" id="1133">
<td><a id="l1133" class='ln'>1133</a></td><td><span class="pp">#define</span>    <a id="1133c12" class="tk">PCC_ADC1_CLOCK</a>           <a id="1133c37" class="tk">ADC1_CLK</a></td></tr>
<tr name="1134" id="1134">
<td><a id="l1134" class='ln'>1134</a></td><td><span class="pp">#define</span>    <a id="1134c12" class="tk">PCC_LPSPI0_CLOCK</a>         <a id="1134c37" class="tk">LPSPI0_CLK</a></td></tr>
<tr name="1135" id="1135">
<td><a id="l1135" class='ln'>1135</a></td><td><span class="pp">#define</span>    <a id="1135c12" class="tk">PCC_LPSPI1_CLOCK</a>         <a id="1135c37" class="tk">LPSPI1_CLK</a></td></tr>
<tr name="1136" id="1136">
<td><a id="l1136" class='ln'>1136</a></td><td><span class="pp">#define</span>    <a id="1136c12" class="tk">PCC_LPSPI2_CLOCK</a>         <a id="1136c37" class="tk">LPSPI2_CLK</a></td></tr>
<tr name="1137" id="1137">
<td><a id="l1137" class='ln'>1137</a></td><td><span class="pp">#define</span>    <a id="1137c12" class="tk">PCC_LPIT0_CLOCK</a>          <a id="1137c37" class="tk">LPIT0_CLK</a></td></tr>
<tr name="1138" id="1138">
<td><a id="l1138" class='ln'>1138</a></td><td><span class="pp">#define</span>    <a id="1138c12" class="tk">PCC_ADC0_CLOCK</a>           <a id="1138c37" class="tk">ADC0_CLK</a></td></tr>
<tr name="1139" id="1139">
<td><a id="l1139" class='ln'>1139</a></td><td><span class="pp">#define</span>    <a id="1139c12" class="tk">PCC_LPTMR0_CLOCK</a>         <a id="1139c37" class="tk">LPTMR0_CLK</a></td></tr>
<tr name="1140" id="1140">
<td><a id="l1140" class='ln'>1140</a></td><td><span class="pp">#define</span>    <a id="1140c12" class="tk">PCC_FLEXIO0_CLOCK</a>        <a id="1140c37" class="tk">FLEXIO0_CLK</a></td></tr>
<tr name="1141" id="1141">
<td><a id="l1141" class='ln'>1141</a></td><td><span class="pp">#define</span>    <a id="1141c12" class="tk">PCC_LPI2C0_CLOCK</a>         <a id="1141c37" class="tk">LPI2C0_CLK</a></td></tr>
<tr name="1142" id="1142">
<td><a id="l1142" class='ln'>1142</a></td><td><span class="pp">#define</span>    <a id="1142c12" class="tk">PCC_LPUART0_CLOCK</a>        <a id="1142c37" class="tk">LPUART0_CLK</a></td></tr>
<tr name="1143" id="1143">
<td><a id="l1143" class='ln'>1143</a></td><td><span class="pp">#define</span>    <a id="1143c12" class="tk">PCC_LPUART1_CLOCK</a>        <a id="1143c37" class="tk">LPUART1_CLK</a></td></tr>
<tr name="1144" id="1144">
<td><a id="l1144" class='ln'>1144</a></td><td><span class="pp">#define</span>    <a id="1144c12" class="tk">PCC_LPUART2_CLOCK</a>        <a id="1144c37" class="tk">LPUART2_CLK</a></td></tr>
<tr name="1145" id="1145">
<td><a id="l1145" class='ln'>1145</a></td><td><span class="pp">#endif</span> <span class="ct">/* !DO_NOT_USE_DEPRECATED_SYMBOLS */</span></td></tr>
<tr name="1146" id="1146">
<td><a id="l1146" class='ln'>1146</a></td><td></td></tr>
<tr name="1147" id="1147">
<td><a id="l1147" class='ln'>1147</a></td><td></td></tr>
<tr name="1148" id="1148">
<td><a id="l1148" class='ln'>1148</a></td><td><span class="ct">/* CSEc module features */</span></td></tr>
<tr name="1149" id="1149">
<td><a id="l1149" class='ln'>1149</a></td><td></td></tr>
<tr name="1150" id="1150">
<td><a id="l1150" class='ln'>1150</a></td><td><span class="ct">/*! @brief CSE_PRAM offset of the page length parameter used by the following</span></td></tr>
<tr name="1151" id="1151">
<td><a id="l1151" class='ln'>1151</a></td><td><span class="ct">commands: CMD_ENC_ECB, CMD_ENC_CBC, CMD_DEC_ECB, CMD_DEC_CBC, CMD_MP_COMPRESS */</span></td></tr>
<tr name="1152" id="1152">
<td><a id="l1152" class='ln'>1152</a></td><td><span class="pp">#define</span> <a id="1152c9" class="tk">FEATURE_CSEC_PAGE_LENGTH_OFFSET</a>                   (0xEU)</td></tr>
<tr name="1153" id="1153">
<td><a id="l1153" class='ln'>1153</a></td><td><span class="ct">/*! @brief CSE_PRAM offset of the message length parameter used by the following</span></td></tr>
<tr name="1154" id="1154">
<td><a id="l1154" class='ln'>1154</a></td><td><span class="ct">commands: CMD_GENERATE_MAC, CMD_VERIFY_MAC (both copy and pointer methods) */</span></td></tr>
<tr name="1155" id="1155">
<td><a id="l1155" class='ln'>1155</a></td><td><span class="pp">#define</span> <a id="1155c9" class="tk">FEATURE_CSEC_MESSAGE_LENGTH_OFFSET</a>                (0xCU)</td></tr>
<tr name="1156" id="1156">
<td><a id="l1156" class='ln'>1156</a></td><td><span class="ct">/*! @brief CSE_PRAM offset of the MAC length parameter used by the following</span></td></tr>
<tr name="1157" id="1157">
<td><a id="l1157" class='ln'>1157</a></td><td><span class="ct">commands: CMD_VERIFY_MAC (both copy and pointer methods) */</span></td></tr>
<tr name="1158" id="1158">
<td><a id="l1158" class='ln'>1158</a></td><td><span class="pp">#define</span> <a id="1158c9" class="tk">FEATURE_CSEC_MAC_LENGTH_OFFSET</a>                    (0x8U)</td></tr>
<tr name="1159" id="1159">
<td><a id="l1159" class='ln'>1159</a></td><td><span class="ct">/*! @brief CSE_PRAM offset of the boot size parameter used by the following</span></td></tr>
<tr name="1160" id="1160">
<td><a id="l1160" class='ln'>1160</a></td><td><span class="ct">commands: CMD_BOOT_DEFINE */</span></td></tr>
<tr name="1161" id="1161">
<td><a id="l1161" class='ln'>1161</a></td><td><span class="pp">#define</span> <a id="1161c9" class="tk">FEATURE_CSEC_BOOT_SIZE_OFFSET</a>                     (0x1CU)</td></tr>
<tr name="1162" id="1162">
<td><a id="l1162" class='ln'>1162</a></td><td><span class="ct">/*! @brief CSE_PRAM offset of the boot flavor parameter used by the following</span></td></tr>
<tr name="1163" id="1163">
<td><a id="l1163" class='ln'>1163</a></td><td><span class="ct">commands: CMD_BOOT_DEFINE */</span></td></tr>
<tr name="1164" id="1164">
<td><a id="l1164" class='ln'>1164</a></td><td><span class="pp">#define</span> <a id="1164c9" class="tk">FEATURE_CSEC_BOOT_FLAVOR_OFFSET</a>                   (0x1BU)</td></tr>
<tr name="1165" id="1165">
<td><a id="l1165" class='ln'>1165</a></td><td><span class="ct">/*! @brief CSE_PRAM offset of the Flash start address parameter used by the</span></td></tr>
<tr name="1166" id="1166">
<td><a id="l1166" class='ln'>1166</a></td><td><span class="ct">following commands: CMD_GENERATE_MAC, CMD_VERIFY_MAC (pointer method) */</span></td></tr>
<tr name="1167" id="1167">
<td><a id="l1167" class='ln'>1167</a></td><td><span class="pp">#define</span> <a id="1167c9" class="tk">FEATURE_CSEC_FLASH_START_ADDRESS_OFFSET</a>           (0x10U)</td></tr>
<tr name="1168" id="1168">
<td><a id="l1168" class='ln'>1168</a></td><td><span class="ct">/*! @brief CSE_PRAM offset of the verification status parameter used by the</span></td></tr>
<tr name="1169" id="1169">
<td><a id="l1169" class='ln'>1169</a></td><td><span class="ct">following commands: CMD_VERIFY_MAC (both copy and pointer methods) */</span></td></tr>
<tr name="1170" id="1170">
<td><a id="l1170" class='ln'>1170</a></td><td><span class="pp">#define</span> <a id="1170c9" class="tk">FEATURE_CSEC_VERIFICATION_STATUS_OFFSET</a>           (0x14U)</td></tr>
<tr name="1171" id="1171">
<td><a id="l1171" class='ln'>1171</a></td><td><span class="ct">/*! @brief CSE_PRAM offset of the error bits field contained by all commands */</span></td></tr>
<tr name="1172" id="1172">
<td><a id="l1172" class='ln'>1172</a></td><td><span class="pp">#define</span> <a id="1172c9" class="tk">FEATURE_CSEC_ERROR_BITS_OFFSET</a>                    (0x4U)</td></tr>
<tr name="1173" id="1173">
<td><a id="l1173" class='ln'>1173</a></td><td><span class="ct">/*! @brief CSE_PRAM offset of the SREG parameter used by the following commands:</span></td></tr>
<tr name="1174" id="1174">
<td><a id="l1174" class='ln'>1174</a></td><td><span class="ct">CMD_GET_ID */</span></td></tr>
<tr name="1175" id="1175">
<td><a id="l1175" class='ln'>1175</a></td><td><span class="pp">#define</span> <a id="1175c9" class="tk">FEATURE_CSEC_SREG_OFFSET</a>                          (0x2FU)</td></tr>
<tr name="1176" id="1176">
<td><a id="l1176" class='ln'>1176</a></td><td></td></tr>
<tr name="1177" id="1177">
<td><a id="l1177" class='ln'>1177</a></td><td><span class="ct">/*! @brief CSE_PRAM offset of page 0 */</span></td></tr>
<tr name="1178" id="1178">
<td><a id="l1178" class='ln'>1178</a></td><td><span class="pp">#define</span> <a id="1178c9" class="tk">FEATURE_CSEC_PAGE_0_OFFSET</a>                        (0x0U)</td></tr>
<tr name="1179" id="1179">
<td><a id="l1179" class='ln'>1179</a></td><td><span class="ct">/*! @brief CSE_PRAM offset of page 1 */</span></td></tr>
<tr name="1180" id="1180">
<td><a id="l1180" class='ln'>1180</a></td><td><span class="pp">#define</span> <a id="1180c9" class="tk">FEATURE_CSEC_PAGE_1_OFFSET</a>                        (0x10U)</td></tr>
<tr name="1181" id="1181">
<td><a id="l1181" class='ln'>1181</a></td><td><span class="ct">/*! @brief CSE_PRAM offset of page 2 */</span></td></tr>
<tr name="1182" id="1182">
<td><a id="l1182" class='ln'>1182</a></td><td><span class="pp">#define</span> <a id="1182c9" class="tk">FEATURE_CSEC_PAGE_2_OFFSET</a>                        (0x20U)</td></tr>
<tr name="1183" id="1183">
<td><a id="l1183" class='ln'>1183</a></td><td><span class="ct">/*! @brief CSE_PRAM offset of page 3 */</span></td></tr>
<tr name="1184" id="1184">
<td><a id="l1184" class='ln'>1184</a></td><td><span class="pp">#define</span> <a id="1184c9" class="tk">FEATURE_CSEC_PAGE_3_OFFSET</a>                        (0x30U)</td></tr>
<tr name="1185" id="1185">
<td><a id="l1185" class='ln'>1185</a></td><td><span class="ct">/*! @brief CSE_PRAM offset of page 4 */</span></td></tr>
<tr name="1186" id="1186">
<td><a id="l1186" class='ln'>1186</a></td><td><span class="pp">#define</span> <a id="1186c9" class="tk">FEATURE_CSEC_PAGE_4_OFFSET</a>                        (0x40U)</td></tr>
<tr name="1187" id="1187">
<td><a id="l1187" class='ln'>1187</a></td><td><span class="ct">/*! @brief CSE_PRAM offset of page 5 */</span></td></tr>
<tr name="1188" id="1188">
<td><a id="l1188" class='ln'>1188</a></td><td><span class="pp">#define</span> <a id="1188c9" class="tk">FEATURE_CSEC_PAGE_5_OFFSET</a>                        (0x50U)</td></tr>
<tr name="1189" id="1189">
<td><a id="l1189" class='ln'>1189</a></td><td><span class="ct">/*! @brief CSE_PRAM offset of page 6 */</span></td></tr>
<tr name="1190" id="1190">
<td><a id="l1190" class='ln'>1190</a></td><td><span class="pp">#define</span> <a id="1190c9" class="tk">FEATURE_CSEC_PAGE_6_OFFSET</a>                        (0x60U)</td></tr>
<tr name="1191" id="1191">
<td><a id="l1191" class='ln'>1191</a></td><td><span class="ct">/*! @brief CSE_PRAM offset of page 7 */</span></td></tr>
<tr name="1192" id="1192">
<td><a id="l1192" class='ln'>1192</a></td><td><span class="pp">#define</span> <a id="1192c9" class="tk">FEATURE_CSEC_PAGE_7_OFFSET</a>                        (0x70U)</td></tr>
<tr name="1193" id="1193">
<td><a id="l1193" class='ln'>1193</a></td><td></td></tr>
<tr name="1194" id="1194">
<td><a id="l1194" class='ln'>1194</a></td><td></td></tr>
<tr name="1195" id="1195">
<td><a id="l1195" class='ln'>1195</a></td><td><span class="ct">/* ADC module features */</span></td></tr>
<tr name="1196" id="1196">
<td><a id="l1196" class='ln'>1196</a></td><td></td></tr>
<tr name="1197" id="1197">
<td><a id="l1197" class='ln'>1197</a></td><td><span class="ct">/*! @brief ADC feature flag for extended number of SC1 and R registers,</span></td></tr>
<tr name="1198" id="1198">
<td><a id="l1198" class='ln'>1198</a></td><td><span class="ct"> * generically named 'alias registers' */</span></td></tr>
<tr name="1199" id="1199">
<td><a id="l1199" class='ln'>1199</a></td><td><span class="pp">#define</span> <a id="1199c9" class="tk">FEATURE_ADC_HAS_EXTRA_NUM_REGS</a>                    (0)</td></tr>
<tr name="1200" id="1200">
<td><a id="l1200" class='ln'>1200</a></td><td></td></tr>
<tr name="1201" id="1201">
<td><a id="l1201" class='ln'>1201</a></td><td><span class="ct">/*! @brief ADC feature flag for defining number of external ADC channels.</span></td></tr>
<tr name="1202" id="1202">
<td><a id="l1202" class='ln'>1202</a></td><td><span class="ct"> * If each ADC instance has different number of external channels, then</span></td></tr>
<tr name="1203" id="1203">
<td><a id="l1203" class='ln'>1203</a></td><td><span class="ct"> * this define is set with the maximum value. */</span></td></tr>
<tr name="1204" id="1204">
<td><a id="l1204" class='ln'>1204</a></td><td><span class="pp">#define</span> <a id="1204c9" class="tk">FEATURE_ADC_MAX_NUM_EXT_CHANS</a>                     (16)</td></tr>
<tr name="1205" id="1205">
<td><a id="l1205" class='ln'>1205</a></td><td><span class="pp">#define</span> <a id="1205c9" class="tk">FEATURE_ADC_HAS_CHANNEL_2</a>                         (1)</td></tr>
<tr name="1206" id="1206">
<td><a id="l1206" class='ln'>1206</a></td><td><span class="pp">#define</span> <a id="1206c9" class="tk">FEATURE_ADC_HAS_CHANNEL_8</a>                         (1)</td></tr>
<tr name="1207" id="1207">
<td><a id="l1207" class='ln'>1207</a></td><td><span class="pp">#define</span> <a id="1207c9" class="tk">ADC_CLOCKS</a>                                        <span class="br">{</span><a id="1207c60" class="tk">ADC0_CLK</a>, <a id="1207c70" class="tk">ADC1_CLK</a><span class="br">}</span></td></tr>
<tr name="1208" id="1208">
<td><a id="l1208" class='ln'>1208</a></td><td></td></tr>
<tr name="1209" id="1209">
<td><a id="l1209" class='ln'>1209</a></td><td><span class="ct">/*! @brief ADC number of control channels */</span></td></tr>
<tr name="1210" id="1210">
<td><a id="l1210" class='ln'>1210</a></td><td><span class="pp">#if</span> <a id="1210c5" class="tk">FEATURE_ADC_HAS_EXTRA_NUM_REGS</a></td></tr>
<tr name="1211" id="1211">
<td><a id="l1211" class='ln'>1211</a></td><td><span class="pp">#define</span> <a id="1211c9" class="tk">ADC_CTRL_CHANS_COUNT</a>                              <a id="1211c59" class="tk">ADC_aSC1_COUNT</a></td></tr>
<tr name="1212" id="1212">
<td><a id="l1212" class='ln'>1212</a></td><td><span class="pp">#else</span></td></tr>
<tr name="1213" id="1213">
<td><a id="l1213" class='ln'>1213</a></td><td><span class="pp">#define</span> <a id="1213c9" class="tk">ADC_CTRL_CHANS_COUNT</a>                              <a id="1213c59" class="tk">ADC_SC1_COUNT</a></td></tr>
<tr name="1214" id="1214">
<td><a id="l1214" class='ln'>1214</a></td><td><span class="pp">#endif</span> <span class="ct">/* FEATURE_ADC_HAS_EXTRA_NUM_REGS */</span></td></tr>
<tr name="1215" id="1215">
<td><a id="l1215" class='ln'>1215</a></td><td></td></tr>
<tr name="1216" id="1216">
<td><a id="l1216" class='ln'>1216</a></td><td><span class="ct">/*! @brief ADC default Sample Time from RM */</span></td></tr>
<tr name="1217" id="1217">
<td><a id="l1217" class='ln'>1217</a></td><td><span class="pp">#define</span> <a id="1217c9" class="tk">ADC_DEFAULT_SAMPLE_TIME</a>                           (0x0CU)</td></tr>
<tr name="1218" id="1218">
<td><a id="l1218" class='ln'>1218</a></td><td><span class="ct">/*! @brief ADC default User Gain from RM */</span></td></tr>
<tr name="1219" id="1219">
<td><a id="l1219" class='ln'>1219</a></td><td><span class="pp">#define</span> <a id="1219c9" class="tk">ADC_DEFAULT_USER_GAIN</a>                             (0x04U)</td></tr>
<tr name="1220" id="1220">
<td><a id="l1220" class='ln'>1220</a></td><td><span class="ct">/* @brief Max of adc clock frequency */</span></td></tr>
<tr name="1221" id="1221">
<td><a id="l1221" class='ln'>1221</a></td><td><span class="pp">#define</span> <a id="1221c9" class="tk">ADC_CLOCK_FREQ_MAX_RUNTIME</a>     (50000000u)</td></tr>
<tr name="1222" id="1222">
<td><a id="l1222" class='ln'>1222</a></td><td><span class="ct">/* @brief Min of adc clock frequency */</span></td></tr>
<tr name="1223" id="1223">
<td><a id="l1223" class='ln'>1223</a></td><td><span class="pp">#define</span> <a id="1223c9" class="tk">ADC_CLOCK_FREQ_MIN_RUNTIME</a>     (2000000u)</td></tr>
<tr name="1224" id="1224">
<td><a id="l1224" class='ln'>1224</a></td><td></td></tr>
<tr name="1225" id="1225">
<td><a id="l1225" class='ln'>1225</a></td><td><span class="ct">/* LPIT module features */</span></td></tr>
<tr name="1226" id="1226">
<td><a id="l1226" class='ln'>1226</a></td><td></td></tr>
<tr name="1227" id="1227">
<td><a id="l1227" class='ln'>1227</a></td><td><span class="ct">/*! @brief Number of interrupt vector for channels of the LPIT module. */</span></td></tr>
<tr name="1228" id="1228">
<td><a id="l1228" class='ln'>1228</a></td><td><span class="pp">#define</span> <a id="1228c9" class="tk">FEATURE_LPIT_HAS_NUM_IRQS_CHANS</a>                  (4)</td></tr>
<tr name="1229" id="1229">
<td><a id="l1229" class='ln'>1229</a></td><td><span class="ct">/*! @brief Clock names for LPIT. */</span></td></tr>
<tr name="1230" id="1230">
<td><a id="l1230" class='ln'>1230</a></td><td><span class="pp">#define</span> <a id="1230c9" class="tk">LPIT_CLOCK_NAMES</a>    <span class="br">{</span><a id="1230c30" class="tk">LPIT0_CLK</a><span class="br">}</span></td></tr>
<tr name="1231" id="1231">
<td><a id="l1231" class='ln'>1231</a></td><td></td></tr>
<tr name="1232" id="1232">
<td><a id="l1232" class='ln'>1232</a></td><td><span class="ct">/* MSCM module features */</span></td></tr>
<tr name="1233" id="1233">
<td><a id="l1233" class='ln'>1233</a></td><td></td></tr>
<tr name="1234" id="1234">
<td><a id="l1234" class='ln'>1234</a></td><td><span class="ct">/* @brief Has interrupt router control registers (IRSPRCn). */</span></td></tr>
<tr name="1235" id="1235">
<td><a id="l1235" class='ln'>1235</a></td><td><span class="pp">#define</span> <a id="1235c9" class="tk">FEATURE_MSCM_HAS_INTERRUPT_ROUTER</a>                (0)</td></tr>
<tr name="1236" id="1236">
<td><a id="l1236" class='ln'>1236</a></td><td><span class="ct">/* @brief Has directed CPU interrupt routerregisters (IRCPxxx). */</span></td></tr>
<tr name="1237" id="1237">
<td><a id="l1237" class='ln'>1237</a></td><td><span class="pp">#define</span> <a id="1237c9" class="tk">FEATURE_MSCM_HAS_CPU_INTERRUPT_ROUTER</a>            (0)</td></tr>
<tr name="1238" id="1238">
<td><a id="l1238" class='ln'>1238</a></td><td></td></tr>
<tr name="1239" id="1239">
<td><a id="l1239" class='ln'>1239</a></td><td><span class="ct">/* OSIF module features */</span></td></tr>
<tr name="1240" id="1240">
<td><a id="l1240" class='ln'>1240</a></td><td></td></tr>
<tr name="1241" id="1241">
<td><a id="l1241" class='ln'>1241</a></td><td><span class="pp">#define</span> <a id="1241c9" class="tk">FEATURE_OSIF_USE_SYSTICK</a>                         (1)</td></tr>
<tr name="1242" id="1242">
<td><a id="l1242" class='ln'>1242</a></td><td><span class="pp">#define</span> <a id="1242c9" class="tk">FEATURE_OSIF_USE_PIT</a>                             (0)</td></tr>
<tr name="1243" id="1243">
<td><a id="l1243" class='ln'>1243</a></td><td><span class="pp">#define</span> <a id="1243c9" class="tk">FEATURE_OSIF_FREERTOS_ISR_CONTEXT_METHOD</a>         (1) <span class="ct">/* Cortex M device */</span></td></tr>
<tr name="1244" id="1244">
<td><a id="l1244" class='ln'>1244</a></td><td></td></tr>
<tr name="1245" id="1245">
<td><a id="l1245" class='ln'>1245</a></td><td><span class="ct">/* LPSPI module features */</span></td></tr>
<tr name="1246" id="1246">
<td><a id="l1246" class='ln'>1246</a></td><td><span class="ct">/* @brief Initial value for state structure */</span></td></tr>
<tr name="1247" id="1247">
<td><a id="l1247" class='ln'>1247</a></td><td><span class="pp">#define</span> <a id="1247c9" class="tk">FEATURE_LPSPI_STATE_STRUCTURES_NULL</a> <span class="br">{</span><a id="1247c46" class="tk">NULL</a>, <a id="1247c52" class="tk">NULL</a>, <a id="1247c58" class="tk">NULL</a><span class="br">}</span></td></tr>
<tr name="1248" id="1248">
<td><a id="l1248" class='ln'>1248</a></td><td><span class="ct">/* @brief Clock indexes for LPSPI clock */</span></td></tr>
<tr name="1249" id="1249">
<td><a id="l1249" class='ln'>1249</a></td><td><span class="pp">#define</span> <a id="1249c9" class="tk">FEATURE_LPSPI_CLOCKS_NAMES</a> <span class="br">{</span><a id="1249c37" class="tk">LPSPI0_CLK</a>, <a id="1249c49" class="tk">LPSPI1_CLK</a>, <a id="1249c61" class="tk">LPSPI2_CLK</a><span class="br">}</span>;</td></tr>
<tr name="1250" id="1250">
<td><a id="l1250" class='ln'>1250</a></td><td></td></tr>
<tr name="1251" id="1251">
<td><a id="l1251" class='ln'>1251</a></td><td><span class="ct">/* LPTMR module features */</span></td></tr>
<tr name="1252" id="1252">
<td><a id="l1252" class='ln'>1252</a></td><td></td></tr>
<tr name="1253" id="1253">
<td><a id="l1253" class='ln'>1253</a></td><td><span class="ct">/* @brief LPTMR pulse counter input options */</span></td></tr>
<tr name="1254" id="1254">
<td><a id="l1254" class='ln'>1254</a></td><td><span class="pp">#define</span> <a id="1254c9" class="tk">FEATURE_LPTMR_HAS_INPUT_ALT1_SELECTION</a>           (1U)</td></tr>
<tr name="1255" id="1255">
<td><a id="l1255" class='ln'>1255</a></td><td></td></tr>
<tr name="1256" id="1256">
<td><a id="l1256" class='ln'>1256</a></td><td><span class="ct">/* TRGMUX module features */</span></td></tr>
<tr name="1257" id="1257">
<td><a id="l1257" class='ln'>1257</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="1258" id="1258">
<td><a id="l1258" class='ln'>1258</a></td><td><span class="ct"> * @brief Enumeration for trigger source module of TRGMUX</span></td></tr>
<tr name="1259" id="1259">
<td><a id="l1259" class='ln'>1259</a></td><td><span class="ct"> *</span></td></tr>
<tr name="1260" id="1260">
<td><a id="l1260" class='ln'>1260</a></td><td><span class="ct"> * Describes all possible inputs (trigger sources) of the TRGMUX IP</span></td></tr>
<tr name="1261" id="1261">
<td><a id="l1261" class='ln'>1261</a></td><td><span class="ct"> * This enumeration depends on the supported instances in device</span></td></tr>
<tr name="1262" id="1262">
<td><a id="l1262" class='ln'>1262</a></td><td><span class="ct"> */</span></td></tr>
<tr name="1263" id="1263">
<td><a id="l1263" class='ln'>1263</a></td><td><span class="kw">enum</span> <a id="1263c6" class="tk">trgmux_trigger_source_e</a></td></tr>
<tr name="1264" id="1264">
<td><a id="l1264" class='ln'>1264</a></td><td><span class="br">{</span></td></tr>
<tr name="1265" id="1265">
<td><a id="l1265" class='ln'>1265</a></td><td>    <a id="1265c5" class="tk">TRGMUX_TRIG_SOURCE_DISABLED</a>             = 0U,</td></tr>
<tr name="1266" id="1266">
<td><a id="l1266" class='ln'>1266</a></td><td>    <a id="1266c5" class="tk">TRGMUX_TRIG_SOURCE_VDD</a>                  = 1U,</td></tr>
<tr name="1267" id="1267">
<td><a id="l1267" class='ln'>1267</a></td><td>    <a id="1267c5" class="tk">TRGMUX_TRIG_SOURCE_TRGMUX_IN0</a>           = 2U,</td></tr>
<tr name="1268" id="1268">
<td><a id="l1268" class='ln'>1268</a></td><td>    <a id="1268c5" class="tk">TRGMUX_TRIG_SOURCE_TRGMUX_IN1</a>           = 3U,</td></tr>
<tr name="1269" id="1269">
<td><a id="l1269" class='ln'>1269</a></td><td>    <a id="1269c5" class="tk">TRGMUX_TRIG_SOURCE_TRGMUX_IN2</a>           = 4U,</td></tr>
<tr name="1270" id="1270">
<td><a id="l1270" class='ln'>1270</a></td><td>    <a id="1270c5" class="tk">TRGMUX_TRIG_SOURCE_TRGMUX_IN3</a>           = 5U,</td></tr>
<tr name="1271" id="1271">
<td><a id="l1271" class='ln'>1271</a></td><td>    <a id="1271c5" class="tk">TRGMUX_TRIG_SOURCE_TRGMUX_IN4</a>           = 6U,</td></tr>
<tr name="1272" id="1272">
<td><a id="l1272" class='ln'>1272</a></td><td>    <a id="1272c5" class="tk">TRGMUX_TRIG_SOURCE_TRGMUX_IN5</a>           = 7U,</td></tr>
<tr name="1273" id="1273">
<td><a id="l1273" class='ln'>1273</a></td><td>    <a id="1273c5" class="tk">TRGMUX_TRIG_SOURCE_TRGMUX_IN6</a>           = 8U,</td></tr>
<tr name="1274" id="1274">
<td><a id="l1274" class='ln'>1274</a></td><td>    <a id="1274c5" class="tk">TRGMUX_TRIG_SOURCE_TRGMUX_IN7</a>           = 9U,</td></tr>
<tr name="1275" id="1275">
<td><a id="l1275" class='ln'>1275</a></td><td>    <a id="1275c5" class="tk">TRGMUX_TRIG_SOURCE_TRGMUX_IN8</a>           = 10U,</td></tr>
<tr name="1276" id="1276">
<td><a id="l1276" class='ln'>1276</a></td><td>    <a id="1276c5" class="tk">TRGMUX_TRIG_SOURCE_TRGMUX_IN9</a>           = 11U,</td></tr>
<tr name="1277" id="1277">
<td><a id="l1277" class='ln'>1277</a></td><td>    <a id="1277c5" class="tk">TRGMUX_TRIG_SOURCE_TRGMUX_IN10</a>          = 12U,</td></tr>
<tr name="1278" id="1278">
<td><a id="l1278" class='ln'>1278</a></td><td>    <a id="1278c5" class="tk">TRGMUX_TRIG_SOURCE_TRGMUX_IN11</a>          = 13U,</td></tr>
<tr name="1279" id="1279">
<td><a id="l1279" class='ln'>1279</a></td><td>    <a id="1279c5" class="tk">TRGMUX_TRIG_SOURCE_CMP0_OUT</a>             = 14U,</td></tr>
<tr name="1280" id="1280">
<td><a id="l1280" class='ln'>1280</a></td><td>    <a id="1280c5" class="tk">TRGMUX_TRIG_SOURCE_LPIT_CH0</a>             = 17U,</td></tr>
<tr name="1281" id="1281">
<td><a id="l1281" class='ln'>1281</a></td><td>    <a id="1281c5" class="tk">TRGMUX_TRIG_SOURCE_LPIT_CH1</a>             = 18U,</td></tr>
<tr name="1282" id="1282">
<td><a id="l1282" class='ln'>1282</a></td><td>    <a id="1282c5" class="tk">TRGMUX_TRIG_SOURCE_LPIT_CH2</a>             = 19U,</td></tr>
<tr name="1283" id="1283">
<td><a id="l1283" class='ln'>1283</a></td><td>    <a id="1283c5" class="tk">TRGMUX_TRIG_SOURCE_LPIT_CH3</a>             = 20U,</td></tr>
<tr name="1284" id="1284">
<td><a id="l1284" class='ln'>1284</a></td><td>    <a id="1284c5" class="tk">TRGMUX_TRIG_SOURCE_LPTMR0</a>               = 21U,</td></tr>
<tr name="1285" id="1285">
<td><a id="l1285" class='ln'>1285</a></td><td>    <a id="1285c5" class="tk">TRGMUX_TRIG_SOURCE_FTM0_INIT_TRIG</a>       = 22U,</td></tr>
<tr name="1286" id="1286">
<td><a id="l1286" class='ln'>1286</a></td><td>    <a id="1286c5" class="tk">TRGMUX_TRIG_SOURCE_FTM0_EXT_TRIG</a>        = 23U,</td></tr>
<tr name="1287" id="1287">
<td><a id="l1287" class='ln'>1287</a></td><td>    <a id="1287c5" class="tk">TRGMUX_TRIG_SOURCE_FTM1_INIT_TRIG</a>       = 24U,</td></tr>
<tr name="1288" id="1288">
<td><a id="l1288" class='ln'>1288</a></td><td>    <a id="1288c5" class="tk">TRGMUX_TRIG_SOURCE_FTM1_EXT_TRIG</a>        = 25U,</td></tr>
<tr name="1289" id="1289">
<td><a id="l1289" class='ln'>1289</a></td><td>    <a id="1289c5" class="tk">TRGMUX_TRIG_SOURCE_FTM2_INIT_TRIG</a>       = 26U,</td></tr>
<tr name="1290" id="1290">
<td><a id="l1290" class='ln'>1290</a></td><td>    <a id="1290c5" class="tk">TRGMUX_TRIG_SOURCE_FTM2_EXT_TRIG</a>        = 27U,</td></tr>
<tr name="1291" id="1291">
<td><a id="l1291" class='ln'>1291</a></td><td>    <a id="1291c5" class="tk">TRGMUX_TRIG_SOURCE_FTM3_INIT_TRIG</a>       = 28U,</td></tr>
<tr name="1292" id="1292">
<td><a id="l1292" class='ln'>1292</a></td><td>    <a id="1292c5" class="tk">TRGMUX_TRIG_SOURCE_FTM3_EXT_TRIG</a>        = 29U,</td></tr>
<tr name="1293" id="1293">
<td><a id="l1293" class='ln'>1293</a></td><td>    <a id="1293c5" class="tk">TRGMUX_TRIG_SOURCE_ADC0_SC1A_COCO</a>       = 30U,</td></tr>
<tr name="1294" id="1294">
<td><a id="l1294" class='ln'>1294</a></td><td>    <a id="1294c5" class="tk">TRGMUX_TRIG_SOURCE_ADC0_SC1B_COCO</a>       = 31U,</td></tr>
<tr name="1295" id="1295">
<td><a id="l1295" class='ln'>1295</a></td><td>    <a id="1295c5" class="tk">TRGMUX_TRIG_SOURCE_ADC1_SC1A_COCO</a>       = 32U,</td></tr>
<tr name="1296" id="1296">
<td><a id="l1296" class='ln'>1296</a></td><td>    <a id="1296c5" class="tk">TRGMUX_TRIG_SOURCE_ADC1_SC1B_COCO</a>       = 33U,</td></tr>
<tr name="1297" id="1297">
<td><a id="l1297" class='ln'>1297</a></td><td>    <a id="1297c5" class="tk">TRGMUX_TRIG_SOURCE_PDB0_CH0_TRIG</a>        = 34U,</td></tr>
<tr name="1298" id="1298">
<td><a id="l1298" class='ln'>1298</a></td><td>    <a id="1298c5" class="tk">TRGMUX_TRIG_SOURCE_PDB0_PULSE_OUT</a>       = 36U,</td></tr>
<tr name="1299" id="1299">
<td><a id="l1299" class='ln'>1299</a></td><td>    <a id="1299c5" class="tk">TRGMUX_TRIG_SOURCE_PDB1_CH0_TRIG</a>        = 37U,</td></tr>
<tr name="1300" id="1300">
<td><a id="l1300" class='ln'>1300</a></td><td>    <a id="1300c5" class="tk">TRGMUX_TRIG_SOURCE_PDB1_PULSE_OUT</a>       = 39U,</td></tr>
<tr name="1301" id="1301">
<td><a id="l1301" class='ln'>1301</a></td><td>    <a id="1301c5" class="tk">TRGMUX_TRIG_SOURCE_RTC_ALARM</a>            = 43U,</td></tr>
<tr name="1302" id="1302">
<td><a id="l1302" class='ln'>1302</a></td><td>    <a id="1302c5" class="tk">TRGMUX_TRIG_SOURCE_RTC_SECOND</a>           = 44U,</td></tr>
<tr name="1303" id="1303">
<td><a id="l1303" class='ln'>1303</a></td><td>    <a id="1303c5" class="tk">TRGMUX_TRIG_SOURCE_FLEXIO_TRIG0</a>         = 45U,</td></tr>
<tr name="1304" id="1304">
<td><a id="l1304" class='ln'>1304</a></td><td>    <a id="1304c5" class="tk">TRGMUX_TRIG_SOURCE_FLEXIO_TRIG1</a>         = 46U,</td></tr>
<tr name="1305" id="1305">
<td><a id="l1305" class='ln'>1305</a></td><td>    <a id="1305c5" class="tk">TRGMUX_TRIG_SOURCE_FLEXIO_TRIG2</a>         = 47U,</td></tr>
<tr name="1306" id="1306">
<td><a id="l1306" class='ln'>1306</a></td><td>    <a id="1306c5" class="tk">TRGMUX_TRIG_SOURCE_FLEXIO_TRIG3</a>         = 48U,</td></tr>
<tr name="1307" id="1307">
<td><a id="l1307" class='ln'>1307</a></td><td>    <a id="1307c5" class="tk">TRGMUX_TRIG_SOURCE_LPUART0_RX_DATA</a>      = 49U,</td></tr>
<tr name="1308" id="1308">
<td><a id="l1308" class='ln'>1308</a></td><td>    <a id="1308c5" class="tk">TRGMUX_TRIG_SOURCE_LPUART0_TX_DATA</a>      = 50U,</td></tr>
<tr name="1309" id="1309">
<td><a id="l1309" class='ln'>1309</a></td><td>    <a id="1309c5" class="tk">TRGMUX_TRIG_SOURCE_LPUART0_RX_IDLE</a>      = 51U,</td></tr>
<tr name="1310" id="1310">
<td><a id="l1310" class='ln'>1310</a></td><td>    <a id="1310c5" class="tk">TRGMUX_TRIG_SOURCE_LPUART1_RX_DATA</a>      = 52U,</td></tr>
<tr name="1311" id="1311">
<td><a id="l1311" class='ln'>1311</a></td><td>    <a id="1311c5" class="tk">TRGMUX_TRIG_SOURCE_LPUART1_TX_DATA</a>      = 53U,</td></tr>
<tr name="1312" id="1312">
<td><a id="l1312" class='ln'>1312</a></td><td>    <a id="1312c5" class="tk">TRGMUX_TRIG_SOURCE_LPUART1_RX_IDLE</a>      = 54U,</td></tr>
<tr name="1313" id="1313">
<td><a id="l1313" class='ln'>1313</a></td><td>    <a id="1313c5" class="tk">TRGMUX_TRIG_SOURCE_LPI2C0_MASTER_TRIG</a>   = 55U,</td></tr>
<tr name="1314" id="1314">
<td><a id="l1314" class='ln'>1314</a></td><td>    <a id="1314c5" class="tk">TRGMUX_TRIG_SOURCE_LPI2C0_SLAVE_TRIG</a>    = 56U,</td></tr>
<tr name="1315" id="1315">
<td><a id="l1315" class='ln'>1315</a></td><td>    <a id="1315c5" class="tk">TRGMUX_TRIG_SOURCE_LPSPI0_FRAME</a>         = 59U,</td></tr>
<tr name="1316" id="1316">
<td><a id="l1316" class='ln'>1316</a></td><td>    <a id="1316c5" class="tk">TRGMUX_TRIG_SOURCE_LPSPI0_RX_DATA</a>       = 60U,</td></tr>
<tr name="1317" id="1317">
<td><a id="l1317" class='ln'>1317</a></td><td>    <a id="1317c5" class="tk">TRGMUX_TRIG_SOURCE_LPSPI1_FRAME</a>         = 61U,</td></tr>
<tr name="1318" id="1318">
<td><a id="l1318" class='ln'>1318</a></td><td>    <a id="1318c5" class="tk">TRGMUX_TRIG_SOURCE_LPSPI1_RX_DATA</a>       = 62U,</td></tr>
<tr name="1319" id="1319">
<td><a id="l1319" class='ln'>1319</a></td><td>    <a id="1319c5" class="tk">TRGMUX_TRIG_SOURCE_SIM_SW_TRIG</a>          = 63U</td></tr>
<tr name="1320" id="1320">
<td><a id="l1320" class='ln'>1320</a></td><td><span class="br">}</span>;</td></tr>
<tr name="1321" id="1321">
<td><a id="l1321" class='ln'>1321</a></td><td></td></tr>
<tr name="1322" id="1322">
<td><a id="l1322" class='ln'>1322</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="1323" id="1323">
<td><a id="l1323" class='ln'>1323</a></td><td><span class="ct"> * @brief Enumeration for target module of TRGMUX</span></td></tr>
<tr name="1324" id="1324">
<td><a id="l1324" class='ln'>1324</a></td><td><span class="ct"> *</span></td></tr>
<tr name="1325" id="1325">
<td><a id="l1325" class='ln'>1325</a></td><td><span class="ct"> * Describes all possible outputs (target modules) of the TRGMUX IP</span></td></tr>
<tr name="1326" id="1326">
<td><a id="l1326" class='ln'>1326</a></td><td><span class="ct"> * This enumeration depends on the supported instances in device</span></td></tr>
<tr name="1327" id="1327">
<td><a id="l1327" class='ln'>1327</a></td><td><span class="ct"> */</span></td></tr>
<tr name="1328" id="1328">
<td><a id="l1328" class='ln'>1328</a></td><td><span class="kw">enum</span> <a id="1328c6" class="tk">trgmux_target_module_e</a></td></tr>
<tr name="1329" id="1329">
<td><a id="l1329" class='ln'>1329</a></td><td><span class="br">{</span></td></tr>
<tr name="1330" id="1330">
<td><a id="l1330" class='ln'>1330</a></td><td>    <a id="1330c5" class="tk">TRGMUX_TARGET_MODULE_DMA_CH0</a>            = 0U,</td></tr>
<tr name="1331" id="1331">
<td><a id="l1331" class='ln'>1331</a></td><td>    <a id="1331c5" class="tk">TRGMUX_TARGET_MODULE_DMA_CH1</a>            = 1U,</td></tr>
<tr name="1332" id="1332">
<td><a id="l1332" class='ln'>1332</a></td><td>    <a id="1332c5" class="tk">TRGMUX_TARGET_MODULE_DMA_CH2</a>            = 2U,</td></tr>
<tr name="1333" id="1333">
<td><a id="l1333" class='ln'>1333</a></td><td>    <a id="1333c5" class="tk">TRGMUX_TARGET_MODULE_DMA_CH3</a>            = 3U,</td></tr>
<tr name="1334" id="1334">
<td><a id="l1334" class='ln'>1334</a></td><td>    <a id="1334c5" class="tk">TRGMUX_TARGET_MODULE_TRGMUX_OUT0</a>        = 4U,</td></tr>
<tr name="1335" id="1335">
<td><a id="l1335" class='ln'>1335</a></td><td>    <a id="1335c5" class="tk">TRGMUX_TARGET_MODULE_TRGMUX_OUT1</a>        = 5U,</td></tr>
<tr name="1336" id="1336">
<td><a id="l1336" class='ln'>1336</a></td><td>    <a id="1336c5" class="tk">TRGMUX_TARGET_MODULE_TRGMUX_OUT2</a>        = 6U,</td></tr>
<tr name="1337" id="1337">
<td><a id="l1337" class='ln'>1337</a></td><td>    <a id="1337c5" class="tk">TRGMUX_TARGET_MODULE_TRGMUX_OUT3</a>        = 7U,</td></tr>
<tr name="1338" id="1338">
<td><a id="l1338" class='ln'>1338</a></td><td>    <a id="1338c5" class="tk">TRGMUX_TARGET_MODULE_TRGMUX_OUT4</a>        = 8U,</td></tr>
<tr name="1339" id="1339">
<td><a id="l1339" class='ln'>1339</a></td><td>    <a id="1339c5" class="tk">TRGMUX_TARGET_MODULE_TRGMUX_OUT5</a>        = 9U,</td></tr>
<tr name="1340" id="1340">
<td><a id="l1340" class='ln'>1340</a></td><td>    <a id="1340c5" class="tk">TRGMUX_TARGET_MODULE_TRGMUX_OUT6</a>        = 10U,</td></tr>
<tr name="1341" id="1341">
<td><a id="l1341" class='ln'>1341</a></td><td>    <a id="1341c5" class="tk">TRGMUX_TARGET_MODULE_TRGMUX_OUT7</a>        = 11U,</td></tr>
<tr name="1342" id="1342">
<td><a id="l1342" class='ln'>1342</a></td><td>    <a id="1342c5" class="tk">TRGMUX_TARGET_MODULE_ADC0_ADHWT_TLA0</a>    = 12U,</td></tr>
<tr name="1343" id="1343">
<td><a id="l1343" class='ln'>1343</a></td><td>    <a id="1343c5" class="tk">TRGMUX_TARGET_MODULE_ADC0_ADHWT_TLA1</a>    = 13U,</td></tr>
<tr name="1344" id="1344">
<td><a id="l1344" class='ln'>1344</a></td><td>    <a id="1344c5" class="tk">TRGMUX_TARGET_MODULE_ADC0_ADHWT_TLA2</a>    = 14U,</td></tr>
<tr name="1345" id="1345">
<td><a id="l1345" class='ln'>1345</a></td><td>    <a id="1345c5" class="tk">TRGMUX_TARGET_MODULE_ADC0_ADHWT_TLA3</a>    = 15U,</td></tr>
<tr name="1346" id="1346">
<td><a id="l1346" class='ln'>1346</a></td><td>    <a id="1346c5" class="tk">TRGMUX_TARGET_MODULE_ADC1_ADHWT_TLA0</a>    = 16U,</td></tr>
<tr name="1347" id="1347">
<td><a id="l1347" class='ln'>1347</a></td><td>    <a id="1347c5" class="tk">TRGMUX_TARGET_MODULE_ADC1_ADHWT_TLA1</a>    = 17U,</td></tr>
<tr name="1348" id="1348">
<td><a id="l1348" class='ln'>1348</a></td><td>    <a id="1348c5" class="tk">TRGMUX_TARGET_MODULE_ADC1_ADHWT_TLA2</a>    = 18U,</td></tr>
<tr name="1349" id="1349">
<td><a id="l1349" class='ln'>1349</a></td><td>    <a id="1349c5" class="tk">TRGMUX_TARGET_MODULE_ADC1_ADHWT_TLA3</a>    = 19U,</td></tr>
<tr name="1350" id="1350">
<td><a id="l1350" class='ln'>1350</a></td><td>    <a id="1350c5" class="tk">TRGMUX_TARGET_MODULE_CMP0_SAMPLE</a>        = 28U,</td></tr>
<tr name="1351" id="1351">
<td><a id="l1351" class='ln'>1351</a></td><td>    <a id="1351c5" class="tk">TRGMUX_TARGET_MODULE_FTM0_HWTRIG0</a>       = 40U,</td></tr>
<tr name="1352" id="1352">
<td><a id="l1352" class='ln'>1352</a></td><td>    <a id="1352c5" class="tk">TRGMUX_TARGET_MODULE_FTM0_FAULT0</a>        = 41U,</td></tr>
<tr name="1353" id="1353">
<td><a id="l1353" class='ln'>1353</a></td><td>    <a id="1353c5" class="tk">TRGMUX_TARGET_MODULE_FTM0_FAULT1</a>        = 42U,</td></tr>
<tr name="1354" id="1354">
<td><a id="l1354" class='ln'>1354</a></td><td>    <a id="1354c5" class="tk">TRGMUX_TARGET_MODULE_FTM0_FAULT2</a>        = 43U,</td></tr>
<tr name="1355" id="1355">
<td><a id="l1355" class='ln'>1355</a></td><td>    <a id="1355c5" class="tk">TRGMUX_TARGET_MODULE_FTM1_HWTRIG0</a>       = 44U,</td></tr>
<tr name="1356" id="1356">
<td><a id="l1356" class='ln'>1356</a></td><td>    <a id="1356c5" class="tk">TRGMUX_TARGET_MODULE_FTM1_FAULT0</a>        = 45U,</td></tr>
<tr name="1357" id="1357">
<td><a id="l1357" class='ln'>1357</a></td><td>    <a id="1357c5" class="tk">TRGMUX_TARGET_MODULE_FTM1_FAULT1</a>        = 46U,</td></tr>
<tr name="1358" id="1358">
<td><a id="l1358" class='ln'>1358</a></td><td>    <a id="1358c5" class="tk">TRGMUX_TARGET_MODULE_FTM1_FAULT2</a>        = 47U,</td></tr>
<tr name="1359" id="1359">
<td><a id="l1359" class='ln'>1359</a></td><td>    <a id="1359c5" class="tk">TRGMUX_TARGET_MODULE_FTM2_HWTRIG0</a>       = 48U,</td></tr>
<tr name="1360" id="1360">
<td><a id="l1360" class='ln'>1360</a></td><td>    <a id="1360c5" class="tk">TRGMUX_TARGET_MODULE_FTM2_FAULT0</a>        = 49U,</td></tr>
<tr name="1361" id="1361">
<td><a id="l1361" class='ln'>1361</a></td><td>    <a id="1361c5" class="tk">TRGMUX_TARGET_MODULE_FTM2_FAULT1</a>        = 50U,</td></tr>
<tr name="1362" id="1362">
<td><a id="l1362" class='ln'>1362</a></td><td>    <a id="1362c5" class="tk">TRGMUX_TARGET_MODULE_FTM2_FAULT2</a>        = 51U,</td></tr>
<tr name="1363" id="1363">
<td><a id="l1363" class='ln'>1363</a></td><td>    <a id="1363c5" class="tk">TRGMUX_TARGET_MODULE_FTM3_HWTRIG0</a>       = 52U,</td></tr>
<tr name="1364" id="1364">
<td><a id="l1364" class='ln'>1364</a></td><td>    <a id="1364c5" class="tk">TRGMUX_TARGET_MODULE_FTM3_FAULT0</a>        = 53U,</td></tr>
<tr name="1365" id="1365">
<td><a id="l1365" class='ln'>1365</a></td><td>    <a id="1365c5" class="tk">TRGMUX_TARGET_MODULE_FTM3_FAULT1</a>        = 54U,</td></tr>
<tr name="1366" id="1366">
<td><a id="l1366" class='ln'>1366</a></td><td>    <a id="1366c5" class="tk">TRGMUX_TARGET_MODULE_FTM3_FAULT2</a>        = 55U,</td></tr>
<tr name="1367" id="1367">
<td><a id="l1367" class='ln'>1367</a></td><td>    <a id="1367c5" class="tk">TRGMUX_TARGET_MODULE_PDB0_TRG_IN</a>        = 56U,</td></tr>
<tr name="1368" id="1368">
<td><a id="l1368" class='ln'>1368</a></td><td>    <a id="1368c5" class="tk">TRGMUX_TARGET_MODULE_PDB1_TRG_IN</a>        = 60U,</td></tr>
<tr name="1369" id="1369">
<td><a id="l1369" class='ln'>1369</a></td><td>    <a id="1369c5" class="tk">TRGMUX_TARGET_MODULE_FLEXIO_TRG_TIM0</a>    = 68U,</td></tr>
<tr name="1370" id="1370">
<td><a id="l1370" class='ln'>1370</a></td><td>    <a id="1370c5" class="tk">TRGMUX_TARGET_MODULE_FLEXIO_TRG_TIM1</a>    = 69U,</td></tr>
<tr name="1371" id="1371">
<td><a id="l1371" class='ln'>1371</a></td><td>    <a id="1371c5" class="tk">TRGMUX_TARGET_MODULE_FLEXIO_TRG_TIM2</a>    = 70U,</td></tr>
<tr name="1372" id="1372">
<td><a id="l1372" class='ln'>1372</a></td><td>    <a id="1372c5" class="tk">TRGMUX_TARGET_MODULE_FLEXIO_TRG_TIM3</a>    = 71U,</td></tr>
<tr name="1373" id="1373">
<td><a id="l1373" class='ln'>1373</a></td><td>    <a id="1373c5" class="tk">TRGMUX_TARGET_MODULE_LPIT_TRG_CH0</a>       = 72U,</td></tr>
<tr name="1374" id="1374">
<td><a id="l1374" class='ln'>1374</a></td><td>    <a id="1374c5" class="tk">TRGMUX_TARGET_MODULE_LPIT_TRG_CH1</a>       = 73U,</td></tr>
<tr name="1375" id="1375">
<td><a id="l1375" class='ln'>1375</a></td><td>    <a id="1375c5" class="tk">TRGMUX_TARGET_MODULE_LPIT_TRG_CH2</a>       = 74U,</td></tr>
<tr name="1376" id="1376">
<td><a id="l1376" class='ln'>1376</a></td><td>    <a id="1376c5" class="tk">TRGMUX_TARGET_MODULE_LPIT_TRG_CH3</a>       = 75U,</td></tr>
<tr name="1377" id="1377">
<td><a id="l1377" class='ln'>1377</a></td><td>    <a id="1377c5" class="tk">TRGMUX_TARGET_MODULE_LPUART0_TRG</a>        = 76U,</td></tr>
<tr name="1378" id="1378">
<td><a id="l1378" class='ln'>1378</a></td><td>    <a id="1378c5" class="tk">TRGMUX_TARGET_MODULE_LPUART1_TRG</a>        = 80U,</td></tr>
<tr name="1379" id="1379">
<td><a id="l1379" class='ln'>1379</a></td><td>    <a id="1379c5" class="tk">TRGMUX_TARGET_MODULE_LPI2C0_TRG</a>         = 84U,</td></tr>
<tr name="1380" id="1380">
<td><a id="l1380" class='ln'>1380</a></td><td>    <a id="1380c5" class="tk">TRGMUX_TARGET_MODULE_LPSPI0_TRG</a>         = 92U,</td></tr>
<tr name="1381" id="1381">
<td><a id="l1381" class='ln'>1381</a></td><td>    <a id="1381c5" class="tk">TRGMUX_TARGET_MODULE_LPSPI1_TRG</a>         = 96U,</td></tr>
<tr name="1382" id="1382">
<td><a id="l1382" class='ln'>1382</a></td><td>    <a id="1382c5" class="tk">TRGMUX_TARGET_MODULE_LPTMR0_ALT0</a>        = 100U</td></tr>
<tr name="1383" id="1383">
<td><a id="l1383" class='ln'>1383</a></td><td><span class="br">}</span>;</td></tr>
<tr name="1384" id="1384">
<td><a id="l1384" class='ln'>1384</a></td><td></td></tr>
<tr name="1385" id="1385">
<td><a id="l1385" class='ln'>1385</a></td><td><span class="ct">/* @brief Constant array storing the value of all TRGMUX output(target module) identifiers */</span></td></tr>
<tr name="1386" id="1386">
<td><a id="l1386" class='ln'>1386</a></td><td><span class="pp">#define</span> <a id="1386c9" class="tk">FEATURE_TRGMUX_TARGET_MODULE</a>         \</td></tr>
<tr name="1387" id="1387">
<td><a id="l1387" class='ln'>1387</a></td><td><span class="br">{</span>                                            \</td></tr>
<tr name="1388" id="1388">
<td><a id="l1388" class='ln'>1388</a></td><td>    <a id="1388c95" class="tk">TRGMUX_TARGET_MODULE_DMA_CH0</a>,            \</td></tr>
<tr name="1389" id="1389">
<td><a id="l1389" class='ln'>1389</a></td><td>    <a id="1389c140" class="tk">TRGMUX_TARGET_MODULE_DMA_CH1</a>,            \</td></tr>
<tr name="1390" id="1390">
<td><a id="l1390" class='ln'>1390</a></td><td>    <a id="1390c185" class="tk">TRGMUX_TARGET_MODULE_DMA_CH2</a>,            \</td></tr>
<tr name="1391" id="1391">
<td><a id="l1391" class='ln'>1391</a></td><td>    <a id="1391c230" class="tk">TRGMUX_TARGET_MODULE_DMA_CH3</a>,            \</td></tr>
<tr name="1392" id="1392">
<td><a id="l1392" class='ln'>1392</a></td><td>    <a id="1392c275" class="tk">TRGMUX_TARGET_MODULE_TRGMUX_OUT0</a>,        \</td></tr>
<tr name="1393" id="1393">
<td><a id="l1393" class='ln'>1393</a></td><td>    <a id="1393c320" class="tk">TRGMUX_TARGET_MODULE_TRGMUX_OUT1</a>,        \</td></tr>
<tr name="1394" id="1394">
<td><a id="l1394" class='ln'>1394</a></td><td>    <a id="1394c365" class="tk">TRGMUX_TARGET_MODULE_TRGMUX_OUT2</a>,        \</td></tr>
<tr name="1395" id="1395">
<td><a id="l1395" class='ln'>1395</a></td><td>    <a id="1395c410" class="tk">TRGMUX_TARGET_MODULE_TRGMUX_OUT3</a>,        \</td></tr>
<tr name="1396" id="1396">
<td><a id="l1396" class='ln'>1396</a></td><td>    <a id="1396c455" class="tk">TRGMUX_TARGET_MODULE_TRGMUX_OUT4</a>,        \</td></tr>
<tr name="1397" id="1397">
<td><a id="l1397" class='ln'>1397</a></td><td>    <a id="1397c500" class="tk">TRGMUX_TARGET_MODULE_TRGMUX_OUT5</a>,        \</td></tr>
<tr name="1398" id="1398">
<td><a id="l1398" class='ln'>1398</a></td><td>    <a id="1398c545" class="tk">TRGMUX_TARGET_MODULE_TRGMUX_OUT6</a>,        \</td></tr>
<tr name="1399" id="1399">
<td><a id="l1399" class='ln'>1399</a></td><td>    <a id="1399c590" class="tk">TRGMUX_TARGET_MODULE_TRGMUX_OUT7</a>,        \</td></tr>
<tr name="1400" id="1400">
<td><a id="l1400" class='ln'>1400</a></td><td>    <a id="1400c635" class="tk">TRGMUX_TARGET_MODULE_ADC0_ADHWT_TLA0</a>,    \</td></tr>
<tr name="1401" id="1401">
<td><a id="l1401" class='ln'>1401</a></td><td>    <a id="1401c680" class="tk">TRGMUX_TARGET_MODULE_ADC0_ADHWT_TLA1</a>,    \</td></tr>
<tr name="1402" id="1402">
<td><a id="l1402" class='ln'>1402</a></td><td>    <a id="1402c725" class="tk">TRGMUX_TARGET_MODULE_ADC0_ADHWT_TLA2</a>,    \</td></tr>
<tr name="1403" id="1403">
<td><a id="l1403" class='ln'>1403</a></td><td>    <a id="1403c770" class="tk">TRGMUX_TARGET_MODULE_ADC0_ADHWT_TLA3</a>,    \</td></tr>
<tr name="1404" id="1404">
<td><a id="l1404" class='ln'>1404</a></td><td>    <a id="1404c815" class="tk">TRGMUX_TARGET_MODULE_ADC1_ADHWT_TLA0</a>,    \</td></tr>
<tr name="1405" id="1405">
<td><a id="l1405" class='ln'>1405</a></td><td>    <a id="1405c860" class="tk">TRGMUX_TARGET_MODULE_ADC1_ADHWT_TLA1</a>,    \</td></tr>
<tr name="1406" id="1406">
<td><a id="l1406" class='ln'>1406</a></td><td>    <a id="1406c905" class="tk">TRGMUX_TARGET_MODULE_ADC1_ADHWT_TLA2</a>,    \</td></tr>
<tr name="1407" id="1407">
<td><a id="l1407" class='ln'>1407</a></td><td>    <a id="1407c950" class="tk">TRGMUX_TARGET_MODULE_ADC1_ADHWT_TLA3</a>,    \</td></tr>
<tr name="1408" id="1408">
<td><a id="l1408" class='ln'>1408</a></td><td>    <a id="1408c995" class="tk">TRGMUX_TARGET_MODULE_CMP0_SAMPLE</a>,        \</td></tr>
<tr name="1409" id="1409">
<td><a id="l1409" class='ln'>1409</a></td><td>    <a id="1409c1040" class="tk">TRGMUX_TARGET_MODULE_FTM0_HWTRIG0</a>,       \</td></tr>
<tr name="1410" id="1410">
<td><a id="l1410" class='ln'>1410</a></td><td>    <a id="1410c1085" class="tk">TRGMUX_TARGET_MODULE_FTM0_FAULT0</a>,        \</td></tr>
<tr name="1411" id="1411">
<td><a id="l1411" class='ln'>1411</a></td><td>    <a id="1411c1130" class="tk">TRGMUX_TARGET_MODULE_FTM0_FAULT1</a>,        \</td></tr>
<tr name="1412" id="1412">
<td><a id="l1412" class='ln'>1412</a></td><td>    <a id="1412c1175" class="tk">TRGMUX_TARGET_MODULE_FTM0_FAULT2</a>,        \</td></tr>
<tr name="1413" id="1413">
<td><a id="l1413" class='ln'>1413</a></td><td>    <a id="1413c1220" class="tk">TRGMUX_TARGET_MODULE_FTM1_HWTRIG0</a>,       \</td></tr>
<tr name="1414" id="1414">
<td><a id="l1414" class='ln'>1414</a></td><td>    <a id="1414c1265" class="tk">TRGMUX_TARGET_MODULE_FTM1_FAULT0</a>,        \</td></tr>
<tr name="1415" id="1415">
<td><a id="l1415" class='ln'>1415</a></td><td>    <a id="1415c1310" class="tk">TRGMUX_TARGET_MODULE_FTM1_FAULT1</a>,        \</td></tr>
<tr name="1416" id="1416">
<td><a id="l1416" class='ln'>1416</a></td><td>    <a id="1416c1355" class="tk">TRGMUX_TARGET_MODULE_FTM1_FAULT2</a>,        \</td></tr>
<tr name="1417" id="1417">
<td><a id="l1417" class='ln'>1417</a></td><td>    <a id="1417c1400" class="tk">TRGMUX_TARGET_MODULE_FTM2_HWTRIG0</a>,       \</td></tr>
<tr name="1418" id="1418">
<td><a id="l1418" class='ln'>1418</a></td><td>    <a id="1418c1445" class="tk">TRGMUX_TARGET_MODULE_FTM2_FAULT0</a>,        \</td></tr>
<tr name="1419" id="1419">
<td><a id="l1419" class='ln'>1419</a></td><td>    <a id="1419c1490" class="tk">TRGMUX_TARGET_MODULE_FTM2_FAULT1</a>,        \</td></tr>
<tr name="1420" id="1420">
<td><a id="l1420" class='ln'>1420</a></td><td>    <a id="1420c1535" class="tk">TRGMUX_TARGET_MODULE_FTM2_FAULT2</a>,        \</td></tr>
<tr name="1421" id="1421">
<td><a id="l1421" class='ln'>1421</a></td><td>    <a id="1421c1580" class="tk">TRGMUX_TARGET_MODULE_FTM3_HWTRIG0</a>,       \</td></tr>
<tr name="1422" id="1422">
<td><a id="l1422" class='ln'>1422</a></td><td>    <a id="1422c1625" class="tk">TRGMUX_TARGET_MODULE_FTM3_FAULT0</a>,        \</td></tr>
<tr name="1423" id="1423">
<td><a id="l1423" class='ln'>1423</a></td><td>    <a id="1423c1670" class="tk">TRGMUX_TARGET_MODULE_FTM3_FAULT1</a>,        \</td></tr>
<tr name="1424" id="1424">
<td><a id="l1424" class='ln'>1424</a></td><td>    <a id="1424c1715" class="tk">TRGMUX_TARGET_MODULE_FTM3_FAULT2</a>,        \</td></tr>
<tr name="1425" id="1425">
<td><a id="l1425" class='ln'>1425</a></td><td>    <a id="1425c1760" class="tk">TRGMUX_TARGET_MODULE_PDB0_TRG_IN</a>,        \</td></tr>
<tr name="1426" id="1426">
<td><a id="l1426" class='ln'>1426</a></td><td>    <a id="1426c1805" class="tk">TRGMUX_TARGET_MODULE_PDB1_TRG_IN</a>,        \</td></tr>
<tr name="1427" id="1427">
<td><a id="l1427" class='ln'>1427</a></td><td>    <a id="1427c1850" class="tk">TRGMUX_TARGET_MODULE_FLEXIO_TRG_TIM0</a>,    \</td></tr>
<tr name="1428" id="1428">
<td><a id="l1428" class='ln'>1428</a></td><td>    <a id="1428c1895" class="tk">TRGMUX_TARGET_MODULE_FLEXIO_TRG_TIM1</a>,    \</td></tr>
<tr name="1429" id="1429">
<td><a id="l1429" class='ln'>1429</a></td><td>    <a id="1429c1940" class="tk">TRGMUX_TARGET_MODULE_FLEXIO_TRG_TIM2</a>,    \</td></tr>
<tr name="1430" id="1430">
<td><a id="l1430" class='ln'>1430</a></td><td>    <a id="1430c1985" class="tk">TRGMUX_TARGET_MODULE_FLEXIO_TRG_TIM3</a>,    \</td></tr>
<tr name="1431" id="1431">
<td><a id="l1431" class='ln'>1431</a></td><td>    <a id="1431c2030" class="tk">TRGMUX_TARGET_MODULE_LPIT_TRG_CH0</a>,       \</td></tr>
<tr name="1432" id="1432">
<td><a id="l1432" class='ln'>1432</a></td><td>    <a id="1432c2075" class="tk">TRGMUX_TARGET_MODULE_LPIT_TRG_CH1</a>,       \</td></tr>
<tr name="1433" id="1433">
<td><a id="l1433" class='ln'>1433</a></td><td>    <a id="1433c2120" class="tk">TRGMUX_TARGET_MODULE_LPIT_TRG_CH2</a>,       \</td></tr>
<tr name="1434" id="1434">
<td><a id="l1434" class='ln'>1434</a></td><td>    <a id="1434c2165" class="tk">TRGMUX_TARGET_MODULE_LPIT_TRG_CH3</a>,       \</td></tr>
<tr name="1435" id="1435">
<td><a id="l1435" class='ln'>1435</a></td><td>    <a id="1435c2210" class="tk">TRGMUX_TARGET_MODULE_LPUART0_TRG</a>,        \</td></tr>
<tr name="1436" id="1436">
<td><a id="l1436" class='ln'>1436</a></td><td>    <a id="1436c2255" class="tk">TRGMUX_TARGET_MODULE_LPUART1_TRG</a>,        \</td></tr>
<tr name="1437" id="1437">
<td><a id="l1437" class='ln'>1437</a></td><td>    <a id="1437c2300" class="tk">TRGMUX_TARGET_MODULE_LPI2C0_TRG</a>,         \</td></tr>
<tr name="1438" id="1438">
<td><a id="l1438" class='ln'>1438</a></td><td>    <a id="1438c2345" class="tk">TRGMUX_TARGET_MODULE_LPSPI0_TRG</a>,         \</td></tr>
<tr name="1439" id="1439">
<td><a id="l1439" class='ln'>1439</a></td><td>    <a id="1439c2390" class="tk">TRGMUX_TARGET_MODULE_LPSPI1_TRG</a>,         \</td></tr>
<tr name="1440" id="1440">
<td><a id="l1440" class='ln'>1440</a></td><td>    <a id="1440c2435" class="tk">TRGMUX_TARGET_MODULE_LPTMR0_ALT0</a>         \</td></tr>
<tr name="1441" id="1441">
<td><a id="l1441" class='ln'>1441</a></td><td><span class="br">}</span></td></tr>
<tr name="1442" id="1442">
<td><a id="l1442" class='ln'>1442</a></td><td></td></tr>
<tr name="1443" id="1443">
<td><a id="l1443" class='ln'>1443</a></td><td><span class="ct">/* ISELED Pins */</span></td></tr>
<tr name="1444" id="1444">
<td><a id="l1444" class='ln'>1444</a></td><td></td></tr>
<tr name="1445" id="1445">
<td><a id="l1445" class='ln'>1445</a></td><td><span class="pp">#define</span> <a id="1445c9" class="tk">ISELED_PIN_0</a>     0    <span class="ct">/*PTA10*/</span></td></tr>
<tr name="1446" id="1446">
<td><a id="l1446" class='ln'>1446</a></td><td><span class="pp">#define</span> <a id="1446c9" class="tk">ISELED_PIN_1</a>     1    <span class="ct">/*PTD0*/</span></td></tr>
<tr name="1447" id="1447">
<td><a id="l1447" class='ln'>1447</a></td><td><span class="pp">#define</span> <a id="1447c9" class="tk">ISELED_PIN_2</a>     2    <span class="ct">/*PTD9*/</span></td></tr>
<tr name="1448" id="1448">
<td><a id="l1448" class='ln'>1448</a></td><td><span class="pp">#define</span> <a id="1448c9" class="tk">ISELED_PIN_3</a>     3    <span class="ct">/*PTA11*/</span></td></tr>
<tr name="1449" id="1449">
<td><a id="l1449" class='ln'>1449</a></td><td><span class="pp">#define</span> <a id="1449c9" class="tk">ISELED_PIN_4</a>     4    <span class="ct">/*PTD1*/</span></td></tr>
<tr name="1450" id="1450">
<td><a id="l1450" class='ln'>1450</a></td><td><span class="pp">#define</span> <a id="1450c9" class="tk">ISELED_PIN_5</a>     5    <span class="ct">/*PTD8*/</span></td></tr>
<tr name="1451" id="1451">
<td><a id="l1451" class='ln'>1451</a></td><td><span class="pp">#define</span> <a id="1451c9" class="tk">ISELED_PIN_6</a>     6    <span class="ct">/*PTA0*/</span></td></tr>
<tr name="1452" id="1452">
<td><a id="l1452" class='ln'>1452</a></td><td><span class="pp">#define</span> <a id="1452c9" class="tk">ISELED_PIN_7</a>     7    <span class="ct">/*PTE15*/</span></td></tr>
<tr name="1453" id="1453">
<td><a id="l1453" class='ln'>1453</a></td><td><span class="pp">#define</span> <a id="1453c9" class="tk">ISELED_PIN_8</a>     8    <span class="ct">/*PTA1*/</span></td></tr>
<tr name="1454" id="1454">
<td><a id="l1454" class='ln'>1454</a></td><td><span class="pp">#define</span> <a id="1454c9" class="tk">ISELED_PIN_9</a>     9    <span class="ct">/*PTE16*/</span></td></tr>
<tr name="1455" id="1455">
<td><a id="l1455" class='ln'>1455</a></td><td><span class="pp">#define</span> <a id="1455c9" class="tk">ISELED_PIN_10</a>    10    <span class="ct">/*PTA2*/</span></td></tr>
<tr name="1456" id="1456">
<td><a id="l1456" class='ln'>1456</a></td><td><span class="pp">#define</span> <a id="1456c9" class="tk">ISELED_PIN_11</a>    11    <span class="ct">/*PTD2*/</span></td></tr>
<tr name="1457" id="1457">
<td><a id="l1457" class='ln'>1457</a></td><td><span class="pp">#define</span> <a id="1457c9" class="tk">ISELED_PIN_12</a>    12    <span class="ct">/*PTE10*/</span></td></tr>
<tr name="1458" id="1458">
<td><a id="l1458" class='ln'>1458</a></td><td><span class="pp">#define</span> <a id="1458c9" class="tk">ISELED_PIN_13</a>    13    <span class="ct">/*PTA3*/</span></td></tr>
<tr name="1459" id="1459">
<td><a id="l1459" class='ln'>1459</a></td><td><span class="pp">#define</span> <a id="1459c9" class="tk">ISELED_PIN_14</a>    14    <span class="ct">/*PTE11*/</span></td></tr>
<tr name="1460" id="1460">
<td><a id="l1460" class='ln'>1460</a></td><td><span class="pp">#define</span> <a id="1460c9" class="tk">ISELED_PIN_15</a>    15    <span class="ct">/*PTD3*/</span></td></tr>
<tr name="1461" id="1461">
<td><a id="l1461" class='ln'>1461</a></td><td><span class="pp">#define</span> <a id="1461c9" class="tk">ISELED_PIN_16</a>    16    <span class="ct">/*PTA8*/</span></td></tr>
<tr name="1462" id="1462">
<td><a id="l1462" class='ln'>1462</a></td><td><span class="pp">#define</span> <a id="1462c9" class="tk">ISELED_PIN_17</a>    17    <span class="ct">/*PTE3*/</span></td></tr>
<tr name="1463" id="1463">
<td><a id="l1463" class='ln'>1463</a></td><td><span class="pp">#define</span> <a id="1463c9" class="tk">ISELED_PIN_18</a>    18    <span class="ct">/*PTA9*/</span></td></tr>
<tr name="1464" id="1464">
<td><a id="l1464" class='ln'>1464</a></td><td><span class="pp">#define</span> <a id="1464c9" class="tk">ISELED_PIN_19</a>    19    <span class="ct">/*PTE3*/</span></td></tr>
<tr name="1465" id="1465">
<td><a id="l1465" class='ln'>1465</a></td><td></td></tr>
<tr name="1466" id="1466">
<td><a id="l1466" class='ln'>1466</a></td><td><span class="pp">#define</span> <a id="1466c9" class="tk">ISELED_PIN_20</a>    20    <span class="ct">/*PTB2*/</span></td></tr>
<tr name="1467" id="1467">
<td><a id="l1467" class='ln'>1467</a></td><td><span class="pp">#define</span> <a id="1467c9" class="tk">ISELED_PIN_21</a>    21    <span class="ct">/*PTB1*/</span></td></tr>
<tr name="1468" id="1468">
<td><a id="l1468" class='ln'>1468</a></td><td><span class="pp">#define</span> <a id="1468c9" class="tk">ISELED_PIN_22</a>    22    <span class="ct">/*PTD15*/</span></td></tr>
<tr name="1469" id="1469">
<td><a id="l1469" class='ln'>1469</a></td><td><span class="pp">#define</span> <a id="1469c9" class="tk">ISELED_PIN_23</a>    23    <span class="ct">/*PTB4*/</span></td></tr>
<tr name="1470" id="1470">
<td><a id="l1470" class='ln'>1470</a></td><td><span class="pp">#define</span> <a id="1470c9" class="tk">ISELED_PIN_24</a>    24    <span class="ct">/*PTE0*/</span></td></tr>
<tr name="1471" id="1471">
<td><a id="l1471" class='ln'>1471</a></td><td><span class="pp">#define</span> <a id="1471c9" class="tk">ISELED_PIN_25</a>    25    <span class="ct">/*PTE2*/</span></td></tr>
<tr name="1472" id="1472">
<td><a id="l1472" class='ln'>1472</a></td><td><span class="pp">#define</span> <a id="1472c9" class="tk">ISELED_PIN_26</a>    26    <span class="ct">/*PTD0*/</span></td></tr>
<tr name="1473" id="1473">
<td><a id="l1473" class='ln'>1473</a></td><td><span class="pp">#define</span> <a id="1473c9" class="tk">ISELED_PIN_27</a>    27    <span class="ct">/*PTD2*/</span></td></tr>
<tr name="1474" id="1474">
<td><a id="l1474" class='ln'>1474</a></td><td><span class="pp">#define</span> <a id="1474c9" class="tk">ISELED_PIN_28</a>    28    <span class="ct">/*PTB14*/</span></td></tr>
<tr name="1475" id="1475">
<td><a id="l1475" class='ln'>1475</a></td><td><span class="pp">#define</span> <a id="1475c9" class="tk">ISELED_PIN_29</a>    29    <span class="ct">/*PTB16*/</span></td></tr>
<tr name="1476" id="1476">
<td><a id="l1476" class='ln'>1476</a></td><td><span class="pp">#define</span> <a id="1476c9" class="tk">ISELED_PIN_30</a>    30    <span class="ct">/*PTE15*/</span></td></tr>
<tr name="1477" id="1477">
<td><a id="l1477" class='ln'>1477</a></td><td><span class="pp">#define</span> <a id="1477c9" class="tk">ISELED_PIN_31</a>    31    <span class="ct">/*PTA8*/</span></td></tr>
<tr name="1478" id="1478">
<td><a id="l1478" class='ln'>1478</a></td><td><span class="pp">#define</span> <a id="1478c9" class="tk">ISELED_PIN_32</a>    32    <span class="ct">/*PTC15*/</span></td></tr>
<tr name="1479" id="1479">
<td><a id="l1479" class='ln'>1479</a></td><td><span class="pp">#define</span> <a id="1479c9" class="tk">ISELED_PIN_33</a>    33    <span class="ct">/*PTC1*/</span></td></tr>
<tr name="1480" id="1480">
<td><a id="l1480" class='ln'>1480</a></td><td></td></tr>
<tr name="1481" id="1481">
<td><a id="l1481" class='ln'>1481</a></td><td><span class="pp">#define</span> <a id="1481c9" class="tk">MAX_NR_OF_STRIPS</a> 13U</td></tr>
<tr name="1482" id="1482">
<td><a id="l1482" class='ln'>1482</a></td><td></td></tr>
<tr name="1483" id="1483">
<td><a id="l1483" class='ln'>1483</a></td><td></td></tr>
<tr name="1484" id="1484">
<td><a id="l1484" class='ln'>1484</a></td><td><span class="pp">#endif</span> <span class="ct">/* S32K144_FEATURES_H */</span></td></tr>
<tr name="1485" id="1485">
<td><a id="l1485" class='ln'>1485</a></td><td></td></tr>
<tr name="1486" id="1486">
<td><a id="l1486" class='ln'>1486</a></td><td><span class="ct">/*******************************************************************************</span></td></tr>
<tr name="1487" id="1487">
<td><a id="l1487" class='ln'>1487</a></td><td><span class="ct"> * EOF</span></td></tr>
<tr name="1488" id="1488">
<td><a id="l1488" class='ln'>1488</a></td><td><span class="ct"> ******************************************************************************/</span></td></tr>
<tr name="1489" id="1489">
<td><a id="l1489" class='ln'>1489</a></td><td></td></tr>
</table>
</pre>
</body>
</html>
