vendor_name = ModelSim
source_file = 1, F:/Uppsala/VHDL/VHDL/VHDL/Lab7/Q2/simulation/modelsim/memram.vht
source_file = 1, F:/Uppsala/VHDL/VHDL/VHDL/Lab7/Q1/mem.vhd
source_file = 1, F:/Uppsala/VHDL/VHDL/VHDL/Lab7/Q2/memram.vhd
source_file = 1, F:/Uppsala/VHDL/VHDL/VHDL/Lab7/Q2/db/memram.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, F:/Uppsala/VHDL/VHDL/VHDL/Lab7/Q2/db/altsyncram_rmk1.tdf
source_file = 1, F:/Uppsala/VHDL/VHDL/VHDL/Lab7/Q2/db/memram.ram0_mem_1c3ed.hdl.mif
design_name = memram
instance = comp, \data_io[0]~I\, data_io[0], memram, 1
instance = comp, \data_io[1]~I\, data_io[1], memram, 1
instance = comp, \data_io[2]~I\, data_io[2], memram, 1
instance = comp, \data_io[3]~I\, data_io[3], memram, 1
instance = comp, \data_io[4]~I\, data_io[4], memram, 1
instance = comp, \data_io[5]~I\, data_io[5], memram, 1
instance = comp, \data_io[6]~I\, data_io[6], memram, 1
instance = comp, \data_io[7]~I\, data_io[7], memram, 1
instance = comp, \we11~I\, we11, memram, 1
instance = comp, \clk11~I\, clk11, memram, 1
instance = comp, \clk11~clkctrl\, clk11~clkctrl, memram, 1
instance = comp, \address11[0]~I\, address11[0], memram, 1
instance = comp, \address11[1]~I\, address11[1], memram, 1
instance = comp, \address11[2]~I\, address11[2], memram, 1
instance = comp, \address11[3]~I\, address11[3], memram, 1
instance = comp, \address11[4]~I\, address11[4], memram, 1
instance = comp, \address11[5]~I\, address11[5], memram, 1
instance = comp, \address11[6]~I\, address11[6], memram, 1
instance = comp, \address11[7]~I\, address11[7], memram, 1
instance = comp, \V1|ram_rtl_0|auto_generated|ram_block1a0\, V1|ram_rtl_0|auto_generated|ram_block1a0, memram, 1
instance = comp, \oe~I\, oe, memram, 1
