<dec f='llvm/llvm/include/llvm/CodeGen/ISDOpcodes.h' l='922' type='248'/>
<doc f='llvm/llvm/include/llvm/CodeGen/ISDOpcodes.h' l='907'>/// INLINEASM - Represents an inline asm block.  This node always has two
  /// return values: a chain and a flag result.  The inputs are as follows:
  ///   Operand #0  : Input chain.
  ///   Operand #1  : a ExternalSymbolSDNode with a pointer to the asm string.
  ///   Operand #2  : a MDNodeSDNode with the !srcloc metadata.
  ///   Operand #3  : HasSideEffect, IsAlignStack bits.
  ///   After this, it is followed by a list of operands with this format:
  ///     ConstantSDNode: Flags that encode whether it is a mem or not, the
  ///                     of operands that follow, etc.  See InlineAsm.h.
  ///     ... however many operands ...
  ///   Operand #last: Optional, an incoming flag.
  ///
  /// The variable width operands are required to represent target addressing
  /// modes as a single &quot;operand&quot;, even though they may have multiple
  /// SDOperands.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='1142' c='_ZN4llvm12InstrEmitter15EmitSpecialNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueENS_8RegisterENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S5_EEEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ResourcePriorityQueue.cpp' l='90' c='_ZN4llvm21ResourcePriorityQueue19numberRCValPredInSUEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ResourcePriorityQueue.cpp' l='127' c='_ZN4llvm21ResourcePriorityQueue19numberRCValSuccInSUEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ResourcePriorityQueue.cpp' l='453' c='_ZN4llvm21ResourcePriorityQueue16SUSchedulingCostEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ResourcePriorityQueue.cpp' l='556' c='_ZN4llvm21ResourcePriorityQueue18initNumRegDefsLeftEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp' l='482' u='r' c='_ZN12_GLOBAL__N_115ScheduleDAGFast24DelayForLiveRegsBottomUpEPN4llvm5SUnitERNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='716' c='_ZN12_GLOBAL__N_117ScheduleDAGRRList8EmitNodeEPN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='1362' u='r' c='_ZN12_GLOBAL__N_117ScheduleDAGRRList24DelayForLiveRegsBottomUpEPN4llvm5SUnitERNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='8571' u='r' c='_ZN4llvm19SelectionDAGBuilder14visitInlineAsmERKNS_8CallBaseE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGDumper.cpp' l='176' c='_ZNK4llvm6SDNode16getOperationNameB5cxx11EPKNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='2818' c='_ZN4llvm16SelectionDAGISel16SelectCodeCommonEPNS_6SDNodeEPKhj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='635' c='_ZL13hasSourceModsPKN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11652' u='r' c='_ZL24isCopyFromRegOfInlineAsmPKN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='3365' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel6SelectEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='643' u='r' c='_ZNK4llvm21HexagonTargetLowering14LowerINLINEASMENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='1480' u='r' c='_ZN4llvm21HexagonTargetLoweringC1ERKNS_13TargetMachineERKNS_16HexagonSubtargetE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='3056' u='r' c='_ZNK4llvm21HexagonTargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelDAGToDAG.cpp' l='331' c='_ZN12_GLOBAL__N_117SparcDAGToDAGISel6SelectEPN4llvm6SDNodeE'/>
