#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Mar 17 23:15:41 2023
# Process ID: 1128
# Current directory: E:/eda/8_fulladder8/full_adder_8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5448 E:\eda\8_fulladder8\full_adder_8\full_adder_8.xpr
# Log file: E:/eda/8_fulladder8/full_adder_8/vivado.log
# Journal file: E:/eda/8_fulladder8/full_adder_8\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/eda/8_fulladder8/full_adder_8/full_adder_8.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
create_run synth_2 -flow {Vivado Synthesis 2017} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7a100ticsg324-1L
current_run [get_runs synth_2]
set_property part xc7a100tcsg324-1 [current_project]
launch_runs synth_2 -jobs 8
[Fri Mar 17 23:16:23 2023] Launched synth_2...
Run output will be captured here: E:/eda/8_fulladder8/full_adder_8/full_adder_8.runs/synth_2/runme.log
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/eda/8_fulladder8/full_adder_8/full_adder_8.srcs/constrs_1/new/FULLADDER.xdc]
Finished Parsing XDC File [E:/eda/8_fulladder8/full_adder_8/full_adder_8.srcs/constrs_1/new/FULLADDER.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1355.344 ; gain = 394.348
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 17 23:18:01 2023...
