
---------- Begin Simulation Statistics ----------
simSeconds                                   0.027102                       # Number of seconds simulated (Second)
simTicks                                  27101860500                       # Number of ticks simulated (Tick)
finalTick                                116911844642250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    344.96                       # Real time elapsed on the host (Second)
hostTickRate                                 78564295                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    3518520                       # Number of bytes of host memory used (Byte)
simInsts                                  63072226017                       # Number of instructions simulated (Count)
simOps                                    63152658204                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                182837012                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  183070169                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.demandHits::processor.switch.core.mmu.dtb.walker        22488                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches.demandHits::total        22488                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches.overallHits::processor.switch.core.mmu.dtb.walker        22488                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches.overallHits::total        22488                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches.demandMisses::processor.switch.core.mmu.dtb.walker          418                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches.demandMisses::total          418                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches.overallMisses::processor.switch.core.mmu.dtb.walker          418                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches.overallMisses::total          418                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches.demandMissLatency::processor.switch.core.mmu.dtb.walker      2062750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMissLatency::total      2062750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMissLatency::processor.switch.core.mmu.dtb.walker      2062750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMissLatency::total      2062750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandAccesses::processor.switch.core.mmu.dtb.walker        22906                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.demandAccesses::total        22906                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.overallAccesses::processor.switch.core.mmu.dtb.walker        22906                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.overallAccesses::total        22906                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.demandMissRate::processor.switch.core.mmu.dtb.walker     0.018248                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandMissRate::total     0.018248                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMissRate::processor.switch.core.mmu.dtb.walker     0.018248                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMissRate::total     0.018248                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandAvgMissLatency::processor.switch.core.mmu.dtb.walker  4934.808612                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches.demandAvgMissLatency::total  4934.808612                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMissLatency::processor.switch.core.mmu.dtb.walker  4934.808612                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMissLatency::total  4934.808612                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.writebacks::writebacks          417                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches.writebacks::total          417                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches.demandMshrMisses::processor.switch.core.mmu.dtb.walker          418                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches.demandMshrMisses::total          418                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches.overallMshrMisses::processor.switch.core.mmu.dtb.walker          418                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches.overallMshrMisses::total          418                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches.demandMshrMissLatency::processor.switch.core.mmu.dtb.walker      1958250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMshrMissLatency::total      1958250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMshrMissLatency::processor.switch.core.mmu.dtb.walker      1958250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMshrMissLatency::total      1958250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMshrMissRate::processor.switch.core.mmu.dtb.walker     0.018248                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandMshrMissRate::total     0.018248                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMshrMissRate::processor.switch.core.mmu.dtb.walker     0.018248                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMshrMissRate::total     0.018248                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker  4684.808612                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::total  4684.808612                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker  4684.808612                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::total  4684.808612                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.replacements          417                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches.ReadReq.hits::processor.switch.core.mmu.dtb.walker        22488                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches.ReadReq.hits::total        22488                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches.ReadReq.misses::processor.switch.core.mmu.dtb.walker          418                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.misses::total          418                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.missLatency::processor.switch.core.mmu.dtb.walker      2062750                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.missLatency::total      2062750                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.accesses::processor.switch.core.mmu.dtb.walker        22906                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches.ReadReq.accesses::total        22906                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches.ReadReq.missRate::processor.switch.core.mmu.dtb.walker     0.018248                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.missRate::total     0.018248                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::processor.switch.core.mmu.dtb.walker  4934.808612                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::total  4934.808612                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::processor.switch.core.mmu.dtb.walker          418                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::total          418                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::processor.switch.core.mmu.dtb.walker      1958250                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::total      1958250                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::processor.switch.core.mmu.dtb.walker     0.018248                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::total     0.018248                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::processor.switch.core.mmu.dtb.walker  4684.808612                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::total  4684.808612                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.tags.tagsInUse    88.621449                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches.tags.totalRefs        13149                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.sampledRefs          417                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.avgRefs    31.532374                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches.tags.occupancies::processor.switch.core.mmu.dtb.walker    88.621449                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.dptw_caches.tags.avgOccs::processor.switch.core.mmu.dtb.walker     0.692355                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches.tags.avgOccs::total     0.692355                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches.tags.occupanciesTaskId::1024           89                       # Occupied blocks per task id (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::2            6                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::3            8                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::4           75                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ratioOccsTaskId::1024     0.695312                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.dptw_caches.tags.tagAccesses       183666                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches.tags.dataAccesses       183666                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.demandMisses::pc.south_bridge.ide         8208                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.iocache.demandMisses::total         8208                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.iocache.overallMisses::pc.south_bridge.ide         8208                       # number of overall misses (Count)
board.cache_hierarchy.iocache.overallMisses::total         8208                       # number of overall misses (Count)
board.cache_hierarchy.iocache.demandMissLatency::pc.south_bridge.ide    251115971                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.iocache.demandMissLatency::total    251115971                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.iocache.overallMissLatency::pc.south_bridge.ide    251115971                       # number of overall miss ticks (Tick)
board.cache_hierarchy.iocache.overallMissLatency::total    251115971                       # number of overall miss ticks (Tick)
board.cache_hierarchy.iocache.demandAccesses::pc.south_bridge.ide         8208                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iocache.demandAccesses::total         8208                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iocache.overallAccesses::pc.south_bridge.ide         8208                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iocache.overallAccesses::total         8208                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iocache.demandMissRate::pc.south_bridge.ide            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.iocache.demandMissRate::total            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.iocache.overallMissRate::pc.south_bridge.ide            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.iocache.overallMissRate::total            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.iocache.demandAvgMissLatency::pc.south_bridge.ide 30594.051048                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.iocache.demandAvgMissLatency::total 30594.051048                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.iocache.overallAvgMissLatency::pc.south_bridge.ide 30594.051048                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.iocache.overallAvgMissLatency::total 30594.051048                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.iocache.blockedCycles::no_mshrs         3872                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCauses::no_mshrs           13                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.avgBlocked::no_mshrs   297.846154                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.writebacks::writebacks         8192                       # number of writebacks (Count)
board.cache_hierarchy.iocache.writebacks::total         8192                       # number of writebacks (Count)
board.cache_hierarchy.iocache.demandMshrMisses::pc.south_bridge.ide         8208                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.iocache.demandMshrMisses::total         8208                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.iocache.overallMshrMisses::pc.south_bridge.ide         8208                       # number of overall MSHR misses (Count)
board.cache_hierarchy.iocache.overallMshrMisses::total         8208                       # number of overall MSHR misses (Count)
board.cache_hierarchy.iocache.demandMshrMissLatency::pc.south_bridge.ide    148418522                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.demandMshrMissLatency::total    148418522                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.overallMshrMissLatency::pc.south_bridge.ide    148418522                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.overallMshrMissLatency::total    148418522                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.demandMshrMissRate::pc.south_bridge.ide            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.iocache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.iocache.overallMshrMissRate::pc.south_bridge.ide            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.iocache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.iocache.demandAvgMshrMissLatency::pc.south_bridge.ide 18082.178606                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.demandAvgMshrMissLatency::total 18082.178606                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.overallAvgMshrMissLatency::pc.south_bridge.ide 18082.178606                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.overallAvgMshrMissLatency::total 18082.178606                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.replacements         8208                       # number of replacements (Count)
board.cache_hierarchy.iocache.ReadReq.misses::pc.south_bridge.ide           16                       # number of ReadReq misses (Count)
board.cache_hierarchy.iocache.ReadReq.misses::total           16                       # number of ReadReq misses (Count)
board.cache_hierarchy.iocache.ReadReq.missLatency::pc.south_bridge.ide       672996                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.iocache.ReadReq.missLatency::total       672996                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.iocache.ReadReq.accesses::pc.south_bridge.ide           16                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iocache.ReadReq.accesses::total           16                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iocache.ReadReq.missRate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iocache.ReadReq.missRate::total            1                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iocache.ReadReq.avgMissLatency::pc.south_bridge.ide 42062.250000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.iocache.ReadReq.avgMissLatency::total 42062.250000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.iocache.ReadReq.mshrMisses::pc.south_bridge.ide           16                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.iocache.ReadReq.mshrMisses::total           16                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.iocache.ReadReq.mshrMissLatency::pc.south_bridge.ide       472996                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.ReadReq.mshrMissLatency::total       472996                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.ReadReq.mshrMissRate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iocache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iocache.ReadReq.avgMshrMissLatency::pc.south_bridge.ide 29562.250000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.ReadReq.avgMshrMissLatency::total 29562.250000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.WriteLineReq.misses::pc.south_bridge.ide         8192                       # number of WriteLineReq misses (Count)
board.cache_hierarchy.iocache.WriteLineReq.misses::total         8192                       # number of WriteLineReq misses (Count)
board.cache_hierarchy.iocache.WriteLineReq.missLatency::pc.south_bridge.ide    250442975                       # number of WriteLineReq miss ticks (Tick)
board.cache_hierarchy.iocache.WriteLineReq.missLatency::total    250442975                       # number of WriteLineReq miss ticks (Tick)
board.cache_hierarchy.iocache.WriteLineReq.accesses::pc.south_bridge.ide         8192                       # number of WriteLineReq accesses(hits+misses) (Count)
board.cache_hierarchy.iocache.WriteLineReq.accesses::total         8192                       # number of WriteLineReq accesses(hits+misses) (Count)
board.cache_hierarchy.iocache.WriteLineReq.missRate::pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses (Ratio)
board.cache_hierarchy.iocache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
board.cache_hierarchy.iocache.WriteLineReq.avgMissLatency::pc.south_bridge.ide 30571.652222                       # average WriteLineReq miss latency ((Tick/Count))
board.cache_hierarchy.iocache.WriteLineReq.avgMissLatency::total 30571.652222                       # average WriteLineReq miss latency ((Tick/Count))
board.cache_hierarchy.iocache.WriteLineReq.mshrMisses::pc.south_bridge.ide         8192                       # number of WriteLineReq MSHR misses (Count)
board.cache_hierarchy.iocache.WriteLineReq.mshrMisses::total         8192                       # number of WriteLineReq MSHR misses (Count)
board.cache_hierarchy.iocache.WriteLineReq.mshrMissLatency::pc.south_bridge.ide    147945526                       # number of WriteLineReq MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.WriteLineReq.mshrMissLatency::total    147945526                       # number of WriteLineReq MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.WriteLineReq.mshrMissRate::pc.south_bridge.ide            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
board.cache_hierarchy.iocache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
board.cache_hierarchy.iocache.WriteLineReq.avgMshrMissLatency::pc.south_bridge.ide 18059.756592                       # average WriteLineReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.WriteLineReq.avgMshrMissLatency::total 18059.756592                       # average WriteLineReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iocache.tags.totalRefs         8208                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.sampledRefs         8208                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.avgRefs            1                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iocache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iocache.tags.occupancies::pc.south_bridge.ide           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.iocache.tags.avgOccs::pc.south_bridge.ide            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iocache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
board.cache_hierarchy.iocache.tags.ageTaskId_1023::3           16                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.iocache.tags.tagAccesses        73872                       # Number of tag accesses (Count)
board.cache_hierarchy.iocache.tags.dataAccesses        73872                       # Number of data accesses (Count)
board.cache_hierarchy.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.demandHits::processor.switch.core.mmu.itb.walker         5519                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches.demandHits::total         5519                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches.overallHits::processor.switch.core.mmu.itb.walker         5519                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches.overallHits::total         5519                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches.demandAccesses::processor.switch.core.mmu.itb.walker         5519                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.demandAccesses::total         5519                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.overallAccesses::processor.switch.core.mmu.itb.walker         5519                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.overallAccesses::total         5519                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches.ReadReq.hits::processor.switch.core.mmu.itb.walker         5519                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches.ReadReq.hits::total         5519                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches.ReadReq.accesses::processor.switch.core.mmu.itb.walker         5519                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches.ReadReq.accesses::total         5519                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.tags.tagsInUse           27                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches.tags.occupancies::processor.switch.core.mmu.itb.walker           27                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.iptw_caches.tags.avgOccs::processor.switch.core.mmu.itb.walker     0.210938                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches.tags.avgOccs::total     0.210938                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches.tags.occupanciesTaskId::1024           27                       # Occupied blocks per task id (Count)
board.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::4           27                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.iptw_caches.tags.ratioOccsTaskId::1024     0.210938                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.iptw_caches.tags.tagAccesses        44152                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches.tags.dataAccesses        44152                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.demandHits::processor.switch.core.data     22502132                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches.demandHits::total     22502132                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches.overallHits::processor.switch.core.data     22502260                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches.overallHits::total     22502260                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches.demandMisses::processor.switch.core.data        72113                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches.demandMisses::total        72113                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches.overallMisses::processor.switch.core.data        72127                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches.overallMisses::total        72127                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches.demandMissLatency::processor.switch.core.data   5033682750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMissLatency::total   5033682750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMissLatency::processor.switch.core.data   5033682750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMissLatency::total   5033682750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandAccesses::processor.switch.core.data     22574245                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.demandAccesses::total     22574245                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.overallAccesses::processor.switch.core.data     22574387                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.overallAccesses::total     22574387                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.demandMissRate::processor.switch.core.data     0.003194                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandMissRate::total     0.003194                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMissRate::processor.switch.core.data     0.003195                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMissRate::total     0.003195                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandAvgMissLatency::processor.switch.core.data 69802.708943                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches.demandAvgMissLatency::total 69802.708943                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMissLatency::processor.switch.core.data 69789.160093                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMissLatency::total 69789.160093                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCycles::no_targets         3561                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.blockedCauses::no_targets            5                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.avgBlocked::no_targets   712.200000                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.writebacks::writebacks         8291                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches.writebacks::total         8291                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches.demandMshrHits::processor.switch.core.data        61440                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches.demandMshrHits::total        61440                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches.overallMshrHits::processor.switch.core.data        61440                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches.overallMshrHits::total        61440                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches.demandMshrMisses::processor.switch.core.data        10673                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches.demandMshrMisses::total        10673                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher         9548                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::processor.switch.core.data        10687                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::total        20235                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrUncacheable::processor.switch.core.data          123                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrUncacheable::total          123                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches.demandMshrMissLatency::processor.switch.core.data   1110305250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMshrMissLatency::total   1110305250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    908292395                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::processor.switch.core.data   1111901750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::total   2020194145                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::processor.switch.core.data      4856000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::total      4856000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMshrMissRate::processor.switch.core.data     0.000473                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandMshrMissRate::total     0.000473                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::processor.switch.core.data     0.000473                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::total     0.000896                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::processor.switch.core.data 104029.349761                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::total 104029.349761                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 95129.073628                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::processor.switch.core.data 104042.458127                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::total 99836.626884                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::processor.switch.core.data 39479.674797                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::total 39479.674797                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.replacements        20235                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher         9548                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::total         9548                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    908292395                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::total    908292395                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 95129.073628                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::total 95129.073628                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.hits::processor.switch.core.data          182                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.hits::total          182                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.accesses::processor.switch.core.data          182                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.accesses::total          182                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMissLatency::processor.switch.core.data       682500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMissLatency::total       682500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.avgMshrMissLatency::processor.switch.core.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.hits::processor.switch.core.data          182                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.hits::total          182                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.accesses::processor.switch.core.data          182                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.accesses::total          182                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.hits::processor.switch.core.data     15882020                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.hits::total     15882020                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.misses::processor.switch.core.data        68794                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.misses::total        68794                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.missLatency::processor.switch.core.data   4129088750                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.missLatency::total   4129088750                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.accesses::processor.switch.core.data     15950814                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.accesses::total     15950814                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.missRate::processor.switch.core.data     0.004313                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.missRate::total     0.004313                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::processor.switch.core.data 60021.059249                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::total 60021.059249                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.mshrHits::processor.switch.core.data        61397                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrHits::total        61397                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::processor.switch.core.data         7397                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::total         7397                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::processor.switch.core.data           32                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::total           32                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::processor.switch.core.data    209558000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::total    209558000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::processor.switch.core.data      4856000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::total      4856000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::processor.switch.core.data     0.000464                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::total     0.000464                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::processor.switch.core.data 28330.133838                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::total 28330.133838                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::processor.switch.core.data       151750                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::total       151750                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.SoftPFReq.hits::processor.switch.core.data          128                       # number of SoftPFReq hits (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.hits::total          128                       # number of SoftPFReq hits (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.misses::processor.switch.core.data           14                       # number of SoftPFReq misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.misses::total           14                       # number of SoftPFReq misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.accesses::processor.switch.core.data          142                       # number of SoftPFReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.accesses::total          142                       # number of SoftPFReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.missRate::processor.switch.core.data     0.098592                       # miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.missRate::total     0.098592                       # miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMisses::processor.switch.core.data           14                       # number of SoftPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMisses::total           14                       # number of SoftPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissLatency::processor.switch.core.data      1596500                       # number of SoftPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissLatency::total      1596500                       # number of SoftPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissRate::processor.switch.core.data     0.098592                       # mshr miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissRate::total     0.098592                       # mshr miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.avgMshrMissLatency::processor.switch.core.data 114035.714286                       # average SoftPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.SoftPFReq.avgMshrMissLatency::total 114035.714286                       # average SoftPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.hits::processor.switch.core.data      6620112                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.hits::total      6620112                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.misses::processor.switch.core.data         3319                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.misses::total         3319                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.missLatency::processor.switch.core.data    904594000                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.missLatency::total    904594000                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.accesses::processor.switch.core.data      6623431                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.WriteReq.accesses::total      6623431                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.WriteReq.missRate::processor.switch.core.data     0.000501                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.missRate::total     0.000501                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::processor.switch.core.data 272550.165713                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::total 272550.165713                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.mshrHits::processor.switch.core.data           43                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrHits::total           43                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::processor.switch.core.data         3276                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::total         3276                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::processor.switch.core.data           91                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::total           91                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::processor.switch.core.data    900747250                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::total    900747250                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::processor.switch.core.data     0.000495                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::total     0.000495                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::processor.switch.core.data 274953.373016                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::total 274953.373016                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.prefetcher.demandMshrMisses        10673                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIssued        24927                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUnused          150                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUseful         3333                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches.prefetcher.accuracy     0.133710                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.coverage     0.237969                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInCache         1929                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInMSHR        13450                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfLate        15379                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIdentified       177843                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfBufferHit       111258                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedDemand         5670                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfSpanPage         7921                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches.tags.totalRefs     23533525                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.sampledRefs        20235                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.avgRefs  1163.010872                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher   219.350479                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches.tags.occupancies::processor.switch.core.data   292.649521                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.428419                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::processor.switch.core.data     0.571581                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1022          269                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1024          243                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::1            8                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::2          219                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::3           41                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::4            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::1            9                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::2           91                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::3          125                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::4           18                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1022     0.525391                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1024     0.474609                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches.tags.tagAccesses    180618243                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches.tags.dataAccesses    180618243                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.demandHits::processor.switch.core.inst     21023038                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches.demandHits::total     21023038                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches.overallHits::processor.switch.core.inst     21023038                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches.overallHits::total     21023038                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches.demandMisses::processor.switch.core.inst        12425                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches.demandMisses::total        12425                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches.overallMisses::processor.switch.core.inst        12425                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches.overallMisses::total        12425                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches.demandMissLatency::processor.switch.core.inst     68852750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMissLatency::total     68852750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMissLatency::processor.switch.core.inst     68852750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMissLatency::total     68852750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandAccesses::processor.switch.core.inst     21035463                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.demandAccesses::total     21035463                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.overallAccesses::processor.switch.core.inst     21035463                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.overallAccesses::total     21035463                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.demandMissRate::processor.switch.core.inst     0.000591                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.demandMissRate::total     0.000591                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMissRate::processor.switch.core.inst     0.000591                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMissRate::total     0.000591                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.demandAvgMissLatency::processor.switch.core.inst  5541.468813                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches.demandAvgMissLatency::total  5541.468813                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMissLatency::processor.switch.core.inst  5541.468813                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMissLatency::total  5541.468813                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.demandMshrHits::processor.switch.core.inst          488                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches.demandMshrHits::total          488                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches.overallMshrHits::processor.switch.core.inst          488                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches.overallMshrHits::total          488                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches.demandMshrMisses::processor.switch.core.inst        11937                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches.demandMshrMisses::total        11937                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches.overallMshrMisses::processor.switch.core.inst        11937                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches.overallMshrMisses::total        11937                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches.demandMshrMissLatency::processor.switch.core.inst     63634000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMshrMissLatency::total     63634000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMshrMissLatency::processor.switch.core.inst     63634000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMshrMissLatency::total     63634000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMshrMissRate::processor.switch.core.inst     0.000567                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.demandMshrMissRate::total     0.000567                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMshrMissRate::processor.switch.core.inst     0.000567                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMshrMissRate::total     0.000567                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::processor.switch.core.inst  5330.820139                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::total  5330.820139                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::processor.switch.core.inst  5330.820139                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::total  5330.820139                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.replacements        11937                       # number of replacements (Count)
board.cache_hierarchy.l1icaches.ReadReq.hits::processor.switch.core.inst     21023038                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.hits::total     21023038                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.misses::processor.switch.core.inst        12425                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.misses::total        12425                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.missLatency::processor.switch.core.inst     68852750                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.missLatency::total     68852750                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.accesses::processor.switch.core.inst     21035463                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches.ReadReq.accesses::total     21035463                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches.ReadReq.missRate::processor.switch.core.inst     0.000591                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.missRate::total     0.000591                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::processor.switch.core.inst  5541.468813                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::total  5541.468813                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.mshrHits::processor.switch.core.inst          488                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrHits::total          488                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMisses::processor.switch.core.inst        11937                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMisses::total        11937                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::processor.switch.core.inst     63634000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::total     63634000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::processor.switch.core.inst     0.000567                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::total     0.000567                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::processor.switch.core.inst  5330.820139                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::total  5330.820139                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches.tags.totalRefs     21361366                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.sampledRefs        11937                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.avgRefs  1789.508754                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches.tags.occupancies::processor.switch.core.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches.tags.avgOccs::processor.switch.core.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::2          121                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::3          384                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::4            7                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches.tags.tagAccesses    168295641                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches.tags.dataAccesses    168295641                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.transDist::ReadReq           32                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadResp        29352                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WriteReq           91                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WriteResp           91                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WritebackDirty         9903                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WritebackClean          417                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::CleanEvict        27156                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExReq         3278                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExResp         3278                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadSharedReq        29328                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1icaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port        35811                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1dcaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port        60959                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.dptw_caches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port         1253                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount::total        98023                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1icaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port       763968                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1dcaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port      1826404                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.dptw_caches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port        53440                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize::total      2643812                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.snoops             4911                       # Total snoops (Count)
board.cache_hierarchy.l2buses.snoopTraffic       103680                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses.snoopFanout::samples        37616                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::mean     0.004386                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::stdev     0.067282                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::0        37454     99.57%     99.57% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::1          159      0.42%     99.99% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::2            3      0.01%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::max_value            2                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::total        37616                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.reqLayer0.occupancy     19910445                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer0.occupancy      5971488                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer1.occupancy     10156997                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer3.occupancy       209744                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.snoopLayer0.occupancy         4996                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.snoop_filter.totRequests        65179                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleRequests        32589                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiRequests           44                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.totSnoops          118                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleSnoops          115                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiSnoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2caches.demandHits::cache_hierarchy.l1dcaches.prefetcher          468                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.switch.core.mmu.dtb.walker          417                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.switch.core.inst        11896                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.switch.core.data         7470                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::total        20251                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.overallHits::cache_hierarchy.l1dcaches.prefetcher          468                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.switch.core.mmu.dtb.walker          417                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.switch.core.inst        11896                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.switch.core.data         7470                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::total        20251                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.demandMisses::cache_hierarchy.l1dcaches.prefetcher         9080                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.switch.core.mmu.dtb.walker            1                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.switch.core.inst           41                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.switch.core.data         3217                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::total        12339                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.overallMisses::cache_hierarchy.l1dcaches.prefetcher         9080                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.switch.core.mmu.dtb.walker            1                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.switch.core.inst           41                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.switch.core.data         3217                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::total        12339                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.demandMissLatency::cache_hierarchy.l1dcaches.prefetcher    903168300                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.switch.core.mmu.dtb.walker        76250                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.switch.core.inst      4066500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.switch.core.data   1070152750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::total   1977463800                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::cache_hierarchy.l1dcaches.prefetcher    903168300                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.switch.core.mmu.dtb.walker        76250                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.switch.core.inst      4066500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.switch.core.data   1070152750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::total   1977463800                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.demandAccesses::cache_hierarchy.l1dcaches.prefetcher         9548                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.switch.core.mmu.dtb.walker          418                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.switch.core.inst        11937                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.switch.core.data        10687                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::total        32590                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::cache_hierarchy.l1dcaches.prefetcher         9548                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.switch.core.mmu.dtb.walker          418                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.switch.core.inst        11937                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.switch.core.data        10687                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::total        32590                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandMissRate::cache_hierarchy.l1dcaches.prefetcher     0.950984                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.switch.core.mmu.dtb.walker     0.002392                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.switch.core.inst     0.003435                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.switch.core.data     0.301020                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::total     0.378613                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::cache_hierarchy.l1dcaches.prefetcher     0.950984                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.switch.core.mmu.dtb.walker     0.002392                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.switch.core.inst     0.003435                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.switch.core.data     0.301020                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::total     0.378613                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.demandAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 99467.874449                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.switch.core.mmu.dtb.walker        76250                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.switch.core.inst 99182.926829                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.switch.core.data 332655.502021                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::total 160261.269147                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 99467.874449                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.switch.core.mmu.dtb.walker        76250                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.switch.core.inst 99182.926829                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.switch.core.data 332655.502021                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::total 160261.269147                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches.writebacks::writebacks         1612                       # number of writebacks (Count)
board.cache_hierarchy.l2caches.writebacks::total         1612                       # number of writebacks (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::cache_hierarchy.l1dcaches.prefetcher         9080                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.switch.core.mmu.dtb.walker            1                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.switch.core.inst           41                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.switch.core.data         3217                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::total        12339                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher         9080                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.switch.core.mmu.dtb.walker            1                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.switch.core.inst           41                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.switch.core.data         3217                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::total        12339                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrUncacheable::processor.switch.core.data          123                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2caches.overallMshrUncacheable::total          123                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2caches.demandMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    900898300                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.switch.core.mmu.dtb.walker        76000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.switch.core.inst      4056250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.switch.core.data   1069348500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::total   1974379050                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    900898300                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.switch.core.mmu.dtb.walker        76000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.switch.core.inst      4056250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.switch.core.data   1069348500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::total   1974379050                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrUncacheableLatency::processor.switch.core.data      4800000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrUncacheableLatency::total      4800000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.950984                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.switch.core.mmu.dtb.walker     0.002392                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.switch.core.inst     0.003435                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.switch.core.data     0.301020                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::total     0.378613                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.950984                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.switch.core.mmu.dtb.walker     0.002392                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.switch.core.inst     0.003435                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.switch.core.data     0.301020                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::total     0.378613                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 99217.874449                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker        76000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.switch.core.inst 98932.926829                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.switch.core.data 332405.502021                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::total 160011.269147                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 99217.874449                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker        76000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.switch.core.inst 98932.926829                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.switch.core.data 332405.502021                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::total 160011.269147                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrUncacheableLatency::processor.switch.core.data 39024.390244                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrUncacheableLatency::total 39024.390244                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches.replacements         4887                       # number of replacements (Count)
board.cache_hierarchy.l2caches.ReadExReq.hits::processor.switch.core.data         1202                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches.ReadExReq.hits::total         1202                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches.ReadExReq.misses::processor.switch.core.data         2076                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.misses::total         2076                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.missLatency::processor.switch.core.data    892099500                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.missLatency::total    892099500                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.accesses::processor.switch.core.data         3278                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadExReq.accesses::total         3278                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadExReq.missRate::processor.switch.core.data     0.633313                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.missRate::total     0.633313                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::processor.switch.core.data 429720.375723                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::total 429720.375723                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.mshrMisses::processor.switch.core.data         2076                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.mshrMisses::total         2076                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::processor.switch.core.data    891580500                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::total    891580500                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::processor.switch.core.data     0.633313                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::total     0.633313                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::processor.switch.core.data 429470.375723                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::total 429470.375723                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadReq.mshrUncacheable::processor.switch.core.data           32                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.ReadReq.mshrUncacheable::total           32                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.ReadReq.mshrUncacheableLatency::processor.switch.core.data      4800000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches.ReadReq.mshrUncacheableLatency::total      4800000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches.ReadReq.avgMshrUncacheableLatency::processor.switch.core.data       150000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadReq.avgMshrUncacheableLatency::total       150000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher          468                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.switch.core.mmu.dtb.walker          417                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.switch.core.inst        11896                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.switch.core.data         6268                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::total        19049                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::cache_hierarchy.l1dcaches.prefetcher         9080                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.switch.core.mmu.dtb.walker            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.switch.core.inst           41                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.switch.core.data         1141                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::total        10263                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches.prefetcher    903168300                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.switch.core.mmu.dtb.walker        76250                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.switch.core.inst      4066500                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.switch.core.data    178053250                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::total   1085364300                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher         9548                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.switch.core.mmu.dtb.walker          418                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.switch.core.inst        11937                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.switch.core.data         7409                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::total        29312                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.950984                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.switch.core.mmu.dtb.walker     0.002392                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.switch.core.inst     0.003435                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.switch.core.data     0.154002                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::total     0.350130                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 99467.874449                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.switch.core.mmu.dtb.walker        76250                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.switch.core.inst 99182.926829                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.switch.core.data 156050.175285                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::total 105755.071616                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher         9080                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.switch.core.mmu.dtb.walker            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.switch.core.inst           41                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.switch.core.data         1141                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::total        10263                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    900898300                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.switch.core.mmu.dtb.walker        76000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.switch.core.inst      4056250                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.switch.core.data    177768000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::total   1082798550                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.950984                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.switch.core.mmu.dtb.walker     0.002392                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.switch.core.inst     0.003435                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.switch.core.data     0.154002                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::total     0.350130                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 99217.874449                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.switch.core.mmu.dtb.walker        76000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.switch.core.inst 98932.926829                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.switch.core.data 155800.175285                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::total 105505.071616                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::processor.switch.core.data           91                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::total           91                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.WritebackClean.hits::writebacks          373                       # number of WritebackClean hits (Count)
board.cache_hierarchy.l2caches.WritebackClean.hits::total          373                       # number of WritebackClean hits (Count)
board.cache_hierarchy.l2caches.WritebackClean.accesses::writebacks          373                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackClean.accesses::total          373                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackDirty.hits::writebacks         8291                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches.WritebackDirty.hits::total         8291                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches.WritebackDirty.accesses::writebacks         8291                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackDirty.accesses::total         8291                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches.tags.tagsInUse 13998.035199                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2caches.tags.totalRefs         9881                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2caches.tags.sampledRefs         4887                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2caches.tags.avgRefs     2.021895                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2caches.tags.occupancies::writebacks     0.151702                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher  8580.281560                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.mmu.dtb.walker    70.491337                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.mmu.itb.walker    11.944591                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.inst  1684.196216                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.data  3650.969794                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::writebacks     0.000009                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.523699                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.mmu.dtb.walker     0.004302                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.mmu.itb.walker     0.000729                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.inst     0.102795                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.data     0.222838                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::total     0.854372                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.occupanciesTaskId::1022        10439                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches.tags.occupanciesTaskId::1024         5945                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::1            8                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::2          294                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::3         3058                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::4         7079                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::1            8                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::2           98                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::3         1050                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::4         4789                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1022     0.637146                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1024     0.362854                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches.tags.tagAccesses      1054496                       # Number of tag accesses (Count)
board.cache_hierarchy.l2caches.tags.dataAccesses      1054496                       # Number of data accesses (Count)
board.cache_hierarchy.l2caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcXbar.transDist::ReadReq           32                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadResp        10311                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WriteReq           91                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WriteResp           91                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WritebackDirty         1612                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::CleanEvict         3165                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::UpgradeReq            4                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::UpgradeResp            4                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadExReq         2072                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadExResp         2072                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadSharedReq        10279                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.pktCount_board.cache_hierarchy.l2caches.mem_side_port::board.cache_hierarchy.llcache.cpu_side_port        29717                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.llcXbar.pktSize_board.cache_hierarchy.l2caches.mem_side_port::board.cache_hierarchy.llcache.cpu_side_port       893860                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.llcXbar.snoops               32                       # Total snoops (Count)
board.cache_hierarchy.llcXbar.snoopTraffic         1024                       # Total snoop traffic (Byte)
board.cache_hierarchy.llcXbar.snoopFanout::samples        12478                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::mean     0.001282                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::stdev     0.035787                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::0        12462     99.87%     99.87% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::1           16      0.13%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::total        12478                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcXbar.reqLayer0.occupancy      4746360                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.llcXbar.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.respLayer0.occupancy      6207250                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.llcXbar.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.snoopLayer0.occupancy         8004                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.llcXbar.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.snoop_filter.totRequests        17116                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitSingleRequests         4781                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.totSnoops           16                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitSingleSnoops           16                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.llcache.demandHits::cache_hierarchy.l1dcaches.prefetcher            1                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::total            1                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.overallHits::cache_hierarchy.l1dcaches.prefetcher            1                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::total            1                       # number of overall hits (Count)
board.cache_hierarchy.llcache.demandMisses::cache_hierarchy.l1dcaches.prefetcher         9079                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.switch.core.mmu.dtb.walker            1                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.switch.core.inst           41                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.switch.core.data         3213                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::total        12334                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.overallMisses::cache_hierarchy.l1dcaches.prefetcher         9079                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.switch.core.mmu.dtb.walker            1                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.switch.core.inst           41                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.switch.core.data         3213                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::total        12334                       # number of overall misses (Count)
board.cache_hierarchy.llcache.demandMissLatency::cache_hierarchy.l1dcaches.prefetcher    861756359                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.switch.core.mmu.dtb.walker        72000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.switch.core.inst      3892000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.switch.core.data   1056422250                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::total   1922142609                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::cache_hierarchy.l1dcaches.prefetcher    861756359                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.switch.core.mmu.dtb.walker        72000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.switch.core.inst      3892000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.switch.core.data   1056422250                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::total   1922142609                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.demandAccesses::cache_hierarchy.l1dcaches.prefetcher         9080                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.switch.core.mmu.dtb.walker            1                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.switch.core.inst           41                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.switch.core.data         3213                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::total        12335                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::cache_hierarchy.l1dcaches.prefetcher         9080                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.switch.core.mmu.dtb.walker            1                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.switch.core.inst           41                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.switch.core.data         3213                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::total        12335                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandMissRate::cache_hierarchy.l1dcaches.prefetcher     0.999890                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.switch.core.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.switch.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.switch.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::total     0.999919                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::cache_hierarchy.l1dcaches.prefetcher     0.999890                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.switch.core.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.switch.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.switch.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::total     0.999919                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.demandAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 94917.541469                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.switch.core.mmu.dtb.walker        72000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.switch.core.inst 94926.829268                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.switch.core.data 328796.218487                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::total 155840.976893                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 94917.541469                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.switch.core.mmu.dtb.walker        72000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.switch.core.inst 94926.829268                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.switch.core.data 328796.218487                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::total 155840.976893                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.llcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.llcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.llcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.llcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.llcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.llcache.demandMshrMisses::cache_hierarchy.l1dcaches.prefetcher         9079                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.switch.core.mmu.dtb.walker            1                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.switch.core.inst           41                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.switch.core.data         3213                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::total        12334                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher         9079                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.switch.core.mmu.dtb.walker            1                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.switch.core.inst           41                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.switch.core.data         3213                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::total        12334                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrUncacheable::processor.switch.core.data          123                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.llcache.overallMshrUncacheable::total          123                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.llcache.demandMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    859486609                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.switch.core.mmu.dtb.walker        71750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.switch.core.inst      3881750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.switch.core.data   1055619000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::total   1919059109                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    859486609                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.switch.core.mmu.dtb.walker        71750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.switch.core.inst      3881750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.switch.core.data   1055619000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::total   1919059109                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrUncacheableLatency::processor.switch.core.data      4656000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.llcache.overallMshrUncacheableLatency::total      4656000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.999890                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.switch.core.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.switch.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.switch.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::total     0.999919                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.999890                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.switch.core.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.switch.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.switch.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::total     0.999919                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 94667.541469                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker        71750                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.switch.core.inst 94676.829268                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.switch.core.data 328546.218487                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::total 155590.976893                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 94667.541469                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker        71750                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.switch.core.inst 94676.829268                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.switch.core.data 328546.218487                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::total 155590.976893                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrUncacheableLatency::processor.switch.core.data 37853.658537                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrUncacheableLatency::total 37853.658537                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.llcache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.llcache.ReadExReq.misses::processor.switch.core.data         2072                       # number of ReadExReq misses (Count)
board.cache_hierarchy.llcache.ReadExReq.misses::total         2072                       # number of ReadExReq misses (Count)
board.cache_hierarchy.llcache.ReadExReq.missLatency::processor.switch.core.data    883221000                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.missLatency::total    883221000                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.accesses::processor.switch.core.data         2072                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadExReq.accesses::total         2072                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadExReq.missRate::processor.switch.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.avgMissLatency::processor.switch.core.data 426264.961390                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.avgMissLatency::total 426264.961390                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.mshrMisses::processor.switch.core.data         2072                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadExReq.mshrMisses::total         2072                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadExReq.mshrMissLatency::processor.switch.core.data    882703000                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.mshrMissLatency::total    882703000                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.mshrMissRate::processor.switch.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.avgMshrMissLatency::processor.switch.core.data 426014.961390                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.avgMshrMissLatency::total 426014.961390                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadReq.mshrUncacheable::processor.switch.core.data           32                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.ReadReq.mshrUncacheable::total           32                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.ReadReq.mshrUncacheableLatency::processor.switch.core.data      4656000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.llcache.ReadReq.mshrUncacheableLatency::total      4656000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.llcache.ReadReq.avgMshrUncacheableLatency::processor.switch.core.data       145500                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadReq.avgMshrUncacheableLatency::total       145500                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher            1                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::total            1                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::cache_hierarchy.l1dcaches.prefetcher         9079                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.switch.core.mmu.dtb.walker            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.switch.core.inst           41                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.switch.core.data         1141                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::total        10262                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches.prefetcher    861756359                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.switch.core.mmu.dtb.walker        72000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.switch.core.inst      3892000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.switch.core.data    173201250                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::total   1038921609                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher         9080                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.switch.core.mmu.dtb.walker            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.switch.core.inst           41                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.switch.core.data         1141                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::total        10263                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.999890                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.switch.core.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.switch.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.switch.core.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::total     0.999903                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 94917.541469                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.switch.core.mmu.dtb.walker        72000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.switch.core.inst 94926.829268                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.switch.core.data 151797.765118                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::total 101239.681251                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher         9079                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.switch.core.mmu.dtb.walker            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.switch.core.inst           41                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.switch.core.data         1141                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::total        10262                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    859486609                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.switch.core.mmu.dtb.walker        71750                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.switch.core.inst      3881750                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.switch.core.data    172916000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::total   1036356109                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.999890                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.switch.core.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.switch.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.switch.core.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::total     0.999903                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 94667.541469                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.mmu.dtb.walker        71750                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.inst 94676.829268                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.data 151547.765118                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::total 100989.681251                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.UpgradeReq.misses::processor.switch.core.data            4                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.llcache.UpgradeReq.misses::total            4                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.llcache.UpgradeReq.missLatency::processor.switch.core.data        55000                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.llcache.UpgradeReq.missLatency::total        55000                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.llcache.UpgradeReq.accesses::processor.switch.core.data            4                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.UpgradeReq.accesses::total            4                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.UpgradeReq.missRate::processor.switch.core.data            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.llcache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.llcache.UpgradeReq.avgMissLatency::processor.switch.core.data        13750                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.UpgradeReq.avgMissLatency::total        13750                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.UpgradeReq.mshrMisses::processor.switch.core.data            4                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.llcache.UpgradeReq.mshrMisses::total            4                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.llcache.UpgradeReq.mshrMissLatency::processor.switch.core.data        54000                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.UpgradeReq.mshrMissLatency::total        54000                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.UpgradeReq.mshrMissRate::processor.switch.core.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.llcache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.llcache.UpgradeReq.avgMshrMissLatency::processor.switch.core.data        13500                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.UpgradeReq.avgMshrMissLatency::total        13500                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.WriteReq.mshrUncacheable::processor.switch.core.data           91                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.WriteReq.mshrUncacheable::total           91                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.WritebackDirty.hits::writebacks         1612                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.llcache.WritebackDirty.hits::total         1612                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.llcache.WritebackDirty.accesses::writebacks         1612                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.WritebackDirty.accesses::total         1612                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcache.tags.tagsInUse 15126.039861                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.llcache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.llcache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.llcache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.llcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.llcache.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher  9328.540288                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.mmu.dtb.walker    97.621449                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.mmu.itb.walker           22                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.inst  1701.655344                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.data  3976.222780                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.071171                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.mmu.dtb.walker     0.000745                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.mmu.itb.walker     0.000168                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.inst     0.012983                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.data     0.030336                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::total     0.115403                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.occupanciesTaskId::1022        13873                       # Occupied blocks per task id (Count)
board.cache_hierarchy.llcache.tags.occupanciesTaskId::1024         7397                       # Occupied blocks per task id (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::1            8                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::2          294                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::3         3056                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::4        10515                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::1            8                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::2           98                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::3         1050                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::4         6241                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ratioOccsTaskId::1022     0.105843                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.llcache.tags.ratioOccsTaskId::1024     0.056435                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.llcache.tags.tagAccesses       286190                       # Number of tag accesses (Count)
board.cache_hierarchy.llcache.tags.dataAccesses       286190                       # Number of data accesses (Count)
board.cache_hierarchy.llcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.transDist::ReadReq           32                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadResp        10310                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteReq           95                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteResp           95                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WritebackDirty         8192                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanEvict           16                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::UpgradeReq            4                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq         2072                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp         2072                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq        10278                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::InvalidateReq         8192                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.apicbridge.mem_side_port::board.processor.start.core.interrupts.int_responder            8                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.apicbridge.mem_side_port::total            8                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.iocache.mem_side_port::board.memory.mem_ctrl0.port         8224                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.iocache.mem_side_port::board.memory.mem_ctrl1.port         8192                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.iocache.mem_side_port::total        16416                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.bridge.cpu_side_port          184                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl0.port        12338                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl1.port        12334                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.processor.start.core.interrupts.pio           62                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::total        24918                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total        41342                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.apicbridge.mem_side_port::board.processor.start.core.interrupts.int_responder           16                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.apicbridge.mem_side_port::total           16                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.iocache.mem_side_port::board.memory.mem_ctrl0.port       262144                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.iocache.mem_side_port::board.memory.mem_ctrl1.port       262144                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.iocache.mem_side_port::total       524288                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.bridge.cpu_side_port          104                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl0.port       394688                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl1.port       394688                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.processor.start.core.interrupts.pio          124                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::total       789604                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total      1313908                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                16                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic         1024                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples        20673                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean     0.000774                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev     0.027810                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0        20657     99.92%     99.92% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1           16      0.08%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total        20673                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy        38000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer1.occupancy      5332566                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer2.occupancy      5368635                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer3.occupancy        15500                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer4.occupancy         2000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer4.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer0.occupancy         1000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer2.occupancy         8996                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer4.occupancy      6663359                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer4.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests        28919                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests         8377                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            250                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.iobus.transDist::ReadReq                     48                       # Transaction distribution (Count)
board.iobus.transDist::ReadResp                    48                       # Transaction distribution (Count)
board.iobus.transDist::WriteReq                  8256                       # Transaction distribution (Count)
board.iobus.transDist::WriteResp                 8256                       # Transaction distribution (Count)
board.iobus.pktCount_board.bridge.mem_side_port::board.pc.south_bridge.ide.pio          184                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.bridge.mem_side_port::total          184                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.ide.dma::board.cache_hierarchy.iocache.cpu_side_port        16416                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.ide.dma::total        16416                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::board.apicbridge.cpu_side_port            8                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::total            8                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount::total                     16608                       # Packet count per connected requestor and responder (Count)
board.iobus.pktSize_board.bridge.mem_side_port::board.pc.south_bridge.ide.pio          104                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.bridge.mem_side_port::total          104                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.ide.dma::board.cache_hierarchy.iocache.cpu_side_port       524416                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.ide.dma::total       524416                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::board.apicbridge.cpu_side_port           16                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::total           16                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize::total                     524536                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.reqLayer0.occupancy                  2000                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer0.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer16.occupancy             10444721                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer16.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer3.occupancy                 38000                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer3.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.respLayer0.occupancy                31000                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer0.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer1.occupancy              2056000                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer1.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer2.occupancy                 1000                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer2.utilization                0.0                       # Layer utilization (Ratio)
board.memory.mem_ctrl0.avgPriority_writebacks::samples      4096.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_cache_hierarchy.l1dcaches.prefetcher::samples      4487.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.switch.core.inst::samples        18.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.switch.core.data::samples      1662.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl0.priorityMaxLatency 0.013827082428                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl0.numReadWriteTurnArounds           52                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl0.numWriteReadTurnArounds           52                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl0.numStayReadState         14835                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl0.numStayWriteState         4201                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl0.readReqs                  6167                       # Number of read requests accepted (Count)
board.memory.mem_ctrl0.writeReqs                 4096                       # Number of write requests accepted (Count)
board.memory.mem_ctrl0.readBursts                6167                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl0.writeBursts               4096                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl0.servicedByWrQ                0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl0.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl0.avgRdQLen                 1.93                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.avgWrQLen                67.25                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl0.numWrRetry                  60                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl0.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::6            6167                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::6           4096                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.rdQLenPdf::0              2688                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::1              1912                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::2              1152                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::3               280                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::4               110                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::5                23                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::6                 2                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::7                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::47               25                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::48               32                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::49               59                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::50              101                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::51              161                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::52              216                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::53              299                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::54              327                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::55              268                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::56              240                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::57              216                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::58              156                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::59              158                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::60              112                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::61               91                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::62               80                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::63               59                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::64               60                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::65               30                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::66               36                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::67               42                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::68               41                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::69               39                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::70               38                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::71               36                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::72               43                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::73               48                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::74               36                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::75               14                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::76               11                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::77                7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::78                7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::79                7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::80                7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::81                7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::82               10                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::83               14                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::84               17                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::85               20                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::86               19                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::87               22                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::88               15                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::89               13                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::90               19                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::91               16                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::92               18                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::93               27                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::94               39                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::95               37                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::96               31                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::97               26                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::98               19                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::99               14                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::100              10                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::101              10                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::102              16                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::103              13                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::104              12                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::105              12                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::106              11                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::107               8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::108               6                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::109               8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::110              10                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::111              11                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::112               9                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::113              12                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::114              12                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::115               8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::116               8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::117               8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::118              12                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::119              22                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::120              37                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::121              51                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::122              43                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::123              40                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::124              44                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::125              44                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::126              40                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::127              94                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdPerTurnAround::samples           52                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::mean   120.692308                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::stdev   415.009310                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::0-31           48     92.31%     92.31% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1504-1535            2      3.85%     96.15% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1536-1567            1      1.92%     98.08% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1568-1599            1      1.92%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::total           52                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.wrPerTurnAround::samples           52                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::mean    78.769231                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::gmean    42.700935                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::stdev    92.070224                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::16-19           23     44.23%     44.23% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::20-23            2      3.85%     48.08% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::24-27            1      1.92%     50.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::28-31            2      3.85%     53.85% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::32-35            1      1.92%     55.77% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::60-63            6     11.54%     67.31% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::64-67            1      1.92%     69.23% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::68-71            2      3.85%     73.08% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::76-79            1      1.92%     75.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::80-83            1      1.92%     76.92% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::128-131            1      1.92%     78.85% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::192-195            4      7.69%     86.54% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::224-227            1      1.92%     88.46% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::264-267            1      1.92%     90.38% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::272-275            1      1.92%     92.31% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::288-291            4      7.69%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::total           52                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.bytesReadWrQ                 0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl0.bytesReadSys            394688                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl0.bytesWrittenSys         262144                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl0.avgRdBWSys        14563133.03656773                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.avgWrBWSys        9672546.28146285                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.totGap             27083840500                       # Total gap between requests (Tick)
board.memory.mem_ctrl0.avgGap              2638978.90                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl0.requestorReadBytes::cache_hierarchy.l1dcaches.prefetcher       287168                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.switch.core.inst         1152                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.switch.core.data       106368                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorWriteBytes::writebacks       262144                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl0.requestorReadRate::cache_hierarchy.l1dcaches.prefetcher 10595877.725811479613                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.switch.core.inst 42506.306900959804                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.switch.core.data 3924749.003855288494                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorWriteRate::writebacks 9672546.281462853774                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadAccesses::cache_hierarchy.l1dcaches.prefetcher         4487                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.switch.core.inst           18                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.switch.core.data         1662                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorWriteAccesses::writebacks         4096                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadTotalLat::cache_hierarchy.l1dcaches.prefetcher    279305834                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.switch.core.inst      1184489                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.switch.core.data    470802722                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorWriteTotalLat::writebacks 1300836652742                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadAvgLat::cache_hierarchy.l1dcaches.prefetcher     62247.79                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.switch.core.inst     65804.94                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.switch.core.data    283274.80                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorWriteAvgLat::writebacks 317587073.42                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.dram.bytesRead::cache_hierarchy.l1dcaches.prefetcher       287168                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.switch.core.inst         1152                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.switch.core.data       106368                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::total       394688                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesInstRead::processor.switch.core.inst         1152                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesInstRead::total         1152                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesWritten::writebacks       262144                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl0.dram.bytesWritten::total       262144                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl0.dram.numReads::cache_hierarchy.l1dcaches.prefetcher         4487                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.switch.core.inst           18                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.switch.core.data         1662                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::total         6167                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numWrites::writebacks         4096                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numWrites::total         4096                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.bwRead::cache_hierarchy.l1dcaches.prefetcher     10595878                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.switch.core.inst        42506                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.switch.core.data      3924749                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::total     14563133                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwInstRead::processor.switch.core.inst        42506                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwInstRead::total        42506                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwWrite::writebacks      9672546                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwWrite::total      9672546                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::writebacks      9672546                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::cache_hierarchy.l1dcaches.prefetcher     10595878                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.switch.core.inst        42506                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.switch.core.data      3924749                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::total     24235679                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.readBursts           6167                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl0.dram.writeBursts          4096                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::0          132                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::1          144                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::2          170                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::3          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::4          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::5          174                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::6          258                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::7          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::8          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::9          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::10          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::11          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::12          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::13          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::14          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::15          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::16          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::17          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::18          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::19          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::20          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::21          203                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::22          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::23          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::24          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::25          139                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::26          133                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::27           72                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::28          129                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::29          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::30          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::31          133                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::0          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::1          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::2          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::3          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::4          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::5          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::6          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::7          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::8          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::9          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::10          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::11          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::12          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::13          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::14          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::15          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::16          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::17          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::18          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::19          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::20          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::21          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::22          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::23          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::24          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::25          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::26          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::27          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::28          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::29          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::30          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::31          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.totQLat         643419881                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl0.dram.totBusLat        20548444                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl0.dram.totMemAccLat    751293045                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl0.dram.avgQLat         104332.72                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgMemAccLat    121824.72                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.readRowHits          4554                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl0.dram.writeRowHits         3831                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl0.dram.readRowHitRate        73.84                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl0.dram.writeRowHitRate        93.53                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl0.dram.bytesPerActivate::samples         1878                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::mean   349.750799                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::gmean   179.147864                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::stdev   400.661937                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::0-127          801     42.65%     42.65% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::128-255          513     27.32%     69.97% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::256-383           15      0.80%     70.77% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::384-511           36      1.92%     72.68% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::512-639            8      0.43%     73.11% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::640-767           35      1.86%     74.97% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::768-895            1      0.05%     75.03% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::896-1023           11      0.59%     75.61% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::1024-1151          458     24.39%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::total         1878                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.dramBytesRead       394688                       # Total bytes read (Byte)
board.memory.mem_ctrl0.dram.dramBytesWritten       262144                       # Total bytes written (Byte)
board.memory.mem_ctrl0.dram.avgRdBW         14.563133                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.avgWrBW          9.672546                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl0.dram.busUtil              0.13                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl0.dram.busUtilRead          0.08                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl0.dram.busUtilWrite         0.05                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl0.dram.pageHitRate         81.70                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl0.dram.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl0.dram.rank0.actEnergy 1799519.904000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preEnergy 3176844.753600                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.readEnergy 9430098.451200                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.writeEnergy 4831346.688000                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.refreshEnergy 855633125.793606                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actBackEnergy 246535496.340001                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preBackEnergy 53688723.916800                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actPowerDownEnergy 1449415961.616003                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.prePowerDownEnergy 1254310874.879994                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.selfRefreshEnergy 5143439484.926397                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.totalEnergy 9022525433.644772                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.averagePower   332.911662                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank0.totalIdleTime  22325822090                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::IDLE    134536000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::REF    443100000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::SREF  17112080040                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::PRE_PDN   5226281497                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT    108850074                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT_PDN   4080585549                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.actEnergy 1128988.224000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preEnergy 1993098.441600                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.readEnergy 7485380.649600                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.writeEnergy 4831346.688000                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.refreshEnergy 468367895.872803                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actBackEnergy 146223049.375200                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preBackEnergy 31525240.857600                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actPowerDownEnergy 796394026.915199                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.prePowerDownEnergy 679632238.319998                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.selfRefreshEnergy 6459413744.582400                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.totalEnergy 8597183058.676781                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.averagePower   317.217449                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank1.totalIdleTime  27034494521                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::IDLE     80128000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::REF    242550000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::SREF  21980999200                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::PRE_PDN   2824387544                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT     83587069                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT_PDN   2242092507                       # Time in different power states (Tick)
board.memory.mem_ctrl0.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.avgPriority_writebacks::samples      4096.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_cache_hierarchy.l1dcaches.prefetcher::samples      4592.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.switch.core.mmu.dtb.walker::samples         1.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.switch.core.inst::samples        23.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.switch.core.data::samples      1551.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl1.priorityMaxLatency 0.013827057428                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl1.numReadWriteTurnArounds           58                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl1.numWriteReadTurnArounds           58                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl1.numStayReadState         14682                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl1.numStayWriteState         4237                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl1.readReqs                  6167                       # Number of read requests accepted (Count)
board.memory.mem_ctrl1.writeReqs                 4096                       # Number of write requests accepted (Count)
board.memory.mem_ctrl1.readBursts                6167                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl1.writeBursts               4096                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl1.servicedByWrQ                0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl1.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl1.avgRdQLen                 2.12                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.avgWrQLen                81.80                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl1.numWrRetry                 105                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl1.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::6            6167                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::6           4096                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.rdQLenPdf::0              2527                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::1              1946                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::2              1251                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::3               290                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::4               107                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::5                35                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::6                11                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::7                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::47               24                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::48               31                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::49               45                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::50              105                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::51              127                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::52              221                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::53              290                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::54              310                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::55              265                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::56              228                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::57              214                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::58              158                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::59              159                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::60              116                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::61               88                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::62               70                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::63               59                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::64               85                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::65               63                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::66               56                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::67               54                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::68               57                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::69               62                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::70               53                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::71               39                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::72               27                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::73               25                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::74               24                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::75               16                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::76               12                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::77                9                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::78               11                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::79               12                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::80               12                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::81               14                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::82               15                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::83               13                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::84               10                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::85                8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::86                8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::87                8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::88                9                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::89               10                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::90               11                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::91               10                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::92               12                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::93               11                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::94               13                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::95               11                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::96               10                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::97                8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::98                7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::99                7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::100               7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::101               7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::102               7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::103               9                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::104              15                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::105              14                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::106              14                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::107              13                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::108              14                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::109              17                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::110              16                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::111              14                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::112              16                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::113              14                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::114              15                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::115              16                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::116              16                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::117              19                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::118              25                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::119              23                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::120              26                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::121              26                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::122              39                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::123              47                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::124              65                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::125              66                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::126              64                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::127             150                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdPerTurnAround::samples           58                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::mean   108.189655                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::stdev   393.832249                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::0-31           54     93.10%     93.10% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1504-1535            2      3.45%     96.55% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1536-1567            1      1.72%     98.28% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1568-1599            1      1.72%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::total           58                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.wrPerTurnAround::samples           58                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::mean    70.620690                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::gmean    36.161202                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::stdev    90.913845                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::16-19           31     53.45%     53.45% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::20-23            3      5.17%     58.62% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::32-35            4      6.90%     65.52% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::40-43            1      1.72%     67.24% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::64-67            2      3.45%     70.69% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::72-75            5      8.62%     79.31% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::180-183            3      5.17%     84.48% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::192-195            2      3.45%     87.93% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::264-267            2      3.45%     91.38% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::272-275            1      1.72%     93.10% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::276-279            2      3.45%     96.55% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::288-291            2      3.45%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::total           58                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.bytesReadWrQ                 0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl1.bytesReadSys            394688                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl1.bytesWrittenSys         262144                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl1.avgRdBWSys        14563133.03656773                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.avgWrBWSys        9672546.28146285                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.totGap             27090900000                       # Total gap between requests (Tick)
board.memory.mem_ctrl1.avgGap              2639666.76                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl1.requestorReadBytes::cache_hierarchy.l1dcaches.prefetcher       293888                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.switch.core.mmu.dtb.walker           64                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.switch.core.inst         1472                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.switch.core.data        99264                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorWriteBytes::writebacks       262144                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl1.requestorReadRate::cache_hierarchy.l1dcaches.prefetcher 10843831.182733746246                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.switch.core.mmu.dtb.walker 2361.461494497767                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.switch.core.inst 54313.614373448640                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.switch.core.data 3662626.777966036461                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorWriteRate::writebacks 9672546.281462853774                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadAccesses::cache_hierarchy.l1dcaches.prefetcher         4592                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.switch.core.mmu.dtb.walker            1                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.switch.core.inst           23                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.switch.core.data         1551                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorWriteAccesses::writebacks         4096                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadTotalLat::cache_hierarchy.l1dcaches.prefetcher    267855399                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.switch.core.mmu.dtb.walker        37652                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.switch.core.inst      1302199                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.switch.core.data    475076931                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorWriteTotalLat::writebacks 1300932586182                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadAvgLat::cache_hierarchy.l1dcaches.prefetcher     58330.88                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.switch.core.mmu.dtb.walker     37652.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.switch.core.inst     56617.35                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.switch.core.data    306303.63                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorWriteAvgLat::writebacks 317610494.67                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.dram.bytesRead::cache_hierarchy.l1dcaches.prefetcher       293888                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.switch.core.mmu.dtb.walker           64                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.switch.core.inst         1472                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.switch.core.data        99264                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::total       394688                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesInstRead::processor.switch.core.inst         1472                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesInstRead::total         1472                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesWritten::writebacks       262144                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl1.dram.bytesWritten::total       262144                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl1.dram.numReads::cache_hierarchy.l1dcaches.prefetcher         4592                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.switch.core.mmu.dtb.walker            1                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.switch.core.inst           23                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.switch.core.data         1551                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::total         6167                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numWrites::writebacks         4096                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numWrites::total         4096                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.bwRead::cache_hierarchy.l1dcaches.prefetcher     10843831                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.switch.core.mmu.dtb.walker         2361                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.switch.core.inst        54314                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.switch.core.data      3662627                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::total     14563133                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwInstRead::processor.switch.core.inst        54314                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwInstRead::total        54314                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwWrite::writebacks      9672546                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwWrite::total      9672546                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::writebacks      9672546                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::cache_hierarchy.l1dcaches.prefetcher     10843831                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.switch.core.mmu.dtb.walker         2361                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.switch.core.inst        54314                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.switch.core.data      3662627                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::total     24235679                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.readBursts           6167                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl1.dram.writeBursts          4096                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::0          131                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::1          142                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::2          168                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::3          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::4          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::5          176                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::6          258                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::7          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::8          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::9          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::10          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::11          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::12          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::13          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::14          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::15          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::16          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::17          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::18          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::19          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::20          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::21          202                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::22          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::23          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::24          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::25          142                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::26          136                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::27           72                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::28          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::29          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::30          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::31          132                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::0          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::1          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::2          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::3          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::4          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::5          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::6          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::7          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::8          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::9          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::10          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::11          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::12          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::13          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::14          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::15          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::16          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::17          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::18          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::19          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::20          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::21          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::22          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::23          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::24          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::25          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::26          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::27          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::28          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::29          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::30          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::31          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.totQLat         636399017                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl1.dram.totBusLat        20548444                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl1.dram.totMemAccLat    744272181                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl1.dram.avgQLat         103194.26                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgMemAccLat    120686.26                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.readRowHits          4679                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl1.dram.writeRowHits         3830                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl1.dram.readRowHitRate        75.87                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl1.dram.writeRowHitRate        93.51                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl1.dram.bytesPerActivate::samples         1754                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::mean   374.476625                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::gmean   198.067110                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::stdev   404.552593                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::0-127          677     38.60%     38.60% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::128-255          507     28.91%     67.50% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::256-383           19      1.08%     68.59% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::384-511           37      2.11%     70.70% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::512-639            9      0.51%     71.21% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::640-767           33      1.88%     73.09% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::768-895            5      0.29%     73.38% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::896-1023            9      0.51%     73.89% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::1024-1151          458     26.11%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::total         1754                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.dramBytesRead       394688                       # Total bytes read (Byte)
board.memory.mem_ctrl1.dram.dramBytesWritten       262144                       # Total bytes written (Byte)
board.memory.mem_ctrl1.dram.avgRdBW         14.563133                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.avgWrBW          9.672546                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl1.dram.busUtil              0.13                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl1.dram.busUtilRead          0.08                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl1.dram.busUtilWrite         0.05                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl1.dram.pageHitRate         82.91                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl1.dram.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.dram.rank0.actEnergy 1671651.072000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preEnergy 2951107.084800                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.readEnergy 9421869.744000                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.writeEnergy 4831346.688000                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.refreshEnergy 796157837.428805                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actBackEnergy 232237835.692801                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preBackEnergy 52599255.878400                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actPowerDownEnergy 1369056590.227199                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.prePowerDownEnergy 1152093578.159996                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.selfRefreshEnergy 5339411406.789599                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.totalEnergy 8960475303.628784                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.averagePower   330.622147                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank0.totalIdleTime  25627245745                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::IDLE    133018000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::REF    412300000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::SREF  17798997800                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::PRE_PDN   4800389999                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT    107138685                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT_PDN   3854314516                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.actEnergy 1069731.936000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preEnergy 1888488.302400                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.readEnergy 7669155.110400                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.writeEnergy 4831346.688000                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.refreshEnergy 438630251.690403                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actBackEnergy 141465433.183200                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preBackEnergy 30679387.334400                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actPowerDownEnergy 752149963.622400                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.prePowerDownEnergy 630074269.439998                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.selfRefreshEnergy 6558924826.221595                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.totalEnergy 8567627221.742405                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.averagePower   316.126903                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank1.totalIdleTime  27056572500                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::IDLE     78760000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::REF    227150000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::SREF  22332399750                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::PRE_PDN   2619679152                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT     86891520                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT_PDN   2116649488                       # Time in different power states (Tick)
board.memory.mem_ctrl1.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages          128                       # Number of full page size DMA writes. (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes       524288                       # Number of bytes transfered via DMA writes. (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs          128                       # Number of DMA write transactions. (Count)
board.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.numCycles                0                       # Number of cpu cycles simulated (Cycle)
board.processor.start.core.cpi                    nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.start.core.ipc                    nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.start.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.start.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.start.core.numVMExits               0                       # total number of KVM exits (Count)
board.processor.start.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.start.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.start.core.numMMIO                  0                       # number of VM exits due to memory mapped IO (Count)
board.processor.start.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.start.core.numIO                    0                       # number of VM exits due to legacy IO (Count)
board.processor.start.core.numHalt                  0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.start.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.start.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.start.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.start.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.start.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.start.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.start.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.start.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.start.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.start.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.start.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.start.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.start.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.start.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.start.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.start.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.start.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.start.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.start.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.start.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.start.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.start.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.start.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.start.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.start.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.start.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.start.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.start.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.start.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.start.core.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
board.processor.start.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.power_state.pwrStateResidencyTicks::OFF  41310808750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.start.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.start.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.switch.core.numCycles       108407442                       # Number of cpu cycles simulated (Cycle)
board.processor.switch.core.cpi              2.088140                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.switch.core.ipc              0.478895                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.switch.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.switch.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.switch.core.instsAdded      113134517                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.switch.core.nonSpecInstsAdded         6794                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.switch.core.instsIssued     111709708                       # Number of instructions issued (Count)
board.processor.switch.core.squashedInstsIssued          485                       # Number of squashed instructions issued (Count)
board.processor.switch.core.squashedInstsExamined      8258233                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.switch.core.squashedOperandsExamined      8834411                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.switch.core.squashedNonSpecRemoved         2743                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.switch.core.numIssuedDist::samples    108401395                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::mean     1.030519                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::stdev     1.283715                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::0     54753921     50.51%     50.51% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::1     20647130     19.05%     69.56% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::2     14848272     13.70%     83.25% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::3     12201515     11.26%     94.51% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::4      5021068      4.63%     99.14% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::5       899966      0.83%     99.97% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::6        29354      0.03%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::7           89      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::8           80      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::total    108401395                       # Number of insts issued each cycle (Count)
board.processor.switch.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntAlu       177225     31.70%     31.70% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntMult          254      0.05%     31.74% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntDiv       153146     27.39%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatAdd            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatCmp            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatCvt            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMult            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMultAcc            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatDiv            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMisc            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatSqrt            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAdd            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAddAcc            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAlu            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdCmp            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdCvt            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMisc            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMult            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMultAcc            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMatMultAcc            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShift            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShiftAcc            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdDiv            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSqrt            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatAdd            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatAlu            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatCmp            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatCvt            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatDiv            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMisc            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMult            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMultAcc            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatSqrt            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceAdd            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceAlu            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceCmp            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAes            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAesMix            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha1Hash            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha1Hash2            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha256Hash            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha256Hash2            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShaSigma2            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShaSigma3            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdPredAlu            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::Matrix            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MatrixMov            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MatrixOP            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MemRead       144473     25.84%     84.98% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MemWrite        83923     15.01%     99.99% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMemRead            0      0.00%     99.99% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMemWrite           76      0.01%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statIssuedInstType_0::No_OpClass       133202      0.12%      0.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntAlu     84446241     75.59%     75.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntMult       451189      0.40%     76.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntDiv      2287181      2.05%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatAdd            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatCmp            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatCvt           64      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMult            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatDiv            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMisc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatSqrt            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAdd            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAlu            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdCmp            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdCvt            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMisc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMult            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShift            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdDiv            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSqrt            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAes            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAesMix            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::Matrix            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MatrixMov            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MatrixOP            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MemRead     17560326     15.72%     93.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MemWrite      6831377      6.12%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMemWrite          128      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::total    111709708                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.issueRate        1.030462                       # Inst issue rate ((Count/Cycle))
board.processor.switch.core.fuBusy             559097                       # FU busy when requested (Count)
board.processor.switch.core.fuBusyRate       0.005005                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.switch.core.intInstQueueReads    332379936                       # Number of integer instruction queue reads (Count)
board.processor.switch.core.intInstQueueWrites    121400235                       # Number of integer instruction queue writes (Count)
board.processor.switch.core.intInstQueueWakeupAccesses    110978666                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.switch.core.fpInstQueueReads          460                       # Number of floating instruction queue reads (Count)
board.processor.switch.core.fpInstQueueWrites          192                       # Number of floating instruction queue writes (Count)
board.processor.switch.core.fpInstQueueWakeupAccesses          192                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.switch.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.switch.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.switch.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.switch.core.intAluAccesses    112135335                       # Number of integer alu accesses (Count)
board.processor.switch.core.fpAluAccesses          268                       # Number of floating point alu accesses (Count)
board.processor.switch.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch.core.numSquashedInsts       136523                       # Number of squashed instructions skipped in execute (Count)
board.processor.switch.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.switch.core.timesIdled             43                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.switch.core.idleCycles           6047                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.switch.core.MemDepUnit__0.insertedLoads     17818962                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__0.insertedStores      6833387                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__0.conflictingLoads       202071                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__0.conflictingStores        13314                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.branchPred.lookups_0::NoBranch         3442      0.02%      0.02% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::Return      1951539     11.59%     11.61% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::CallDirect      1378321      8.18%     19.79% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::CallIndirect        65460      0.39%     20.18% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::DirectCond     11673199     69.31%     89.50% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::DirectUncond      1768918     10.50%    100.00% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::total     16840879                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.squashes_0::NoBranch         3253      0.12%      0.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::Return       583991     21.00%     21.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::CallDirect        75938      2.73%     23.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::CallIndirect           40      0.00%     23.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::DirectCond      1579633     56.81%     80.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::DirectUncond       537805     19.34%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::total      2780660                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.corrected_0::NoBranch          404      0.03%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::Return         1003      0.08%      0.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::CallDirect       456471     34.74%     34.85% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::CallIndirect            0      0.00%     34.85% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::DirectCond       721754     54.93%     89.77% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::DirectUncond       134371     10.23%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::total      1314003                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.committed_0::NoBranch          189      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::Return      1367547      9.73%      9.73% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::CallDirect      1302384      9.26%     18.99% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::CallIndirect        65420      0.47%     19.46% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::DirectCond     10093566     71.79%     91.24% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::DirectUncond      1231112      8.76%    100.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::total     14060218                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.mispredicted_0::NoBranch          189      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::Return          992      0.08%      0.10% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::CallDirect       452883     36.43%     36.53% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::CallIndirect            0      0.00%     36.53% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::DirectCond       721607     58.05%     94.57% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::DirectUncond        67481      5.43%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::total      1243152                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.targetProvider_0::NoTarget      8889213     52.78%     52.78% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::BTB      5934707     35.24%     88.02% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::RAS      1951539     11.59%     99.61% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::Indirect        65420      0.39%    100.00% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::total     16840879                       # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetWrong_0::NoBranch      1245652     99.85%     99.85% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::Return          846      0.07%     99.92% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::CallDirect         1003      0.08%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::total      1247501                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.condPredicted     11674056                       # Number of conditional branches predicted (Count)
board.processor.switch.core.branchPred.condPredictedTaken      4046783                       # Number of conditional branches predicted as taken (Count)
board.processor.switch.core.branchPred.condIncorrect      1314003                       # Number of conditional branches incorrect (Count)
board.processor.switch.core.branchPred.predTakenBTBMiss      1245577                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.switch.core.branchPred.NotTakenMispredicted      1313421                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.switch.core.branchPred.TakenMispredicted          582                       # Number branches predicted taken but are actually not taken (Count)
board.processor.switch.core.branchPred.BTBLookups     16840879                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.BTBUpdates      1312014                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.BTBHits      7000108                       # Number of BTB hits (Count)
board.processor.switch.core.branchPred.BTBHitRatio     0.415662                       # BTB Hit Ratio (Ratio)
board.processor.switch.core.branchPred.BTBMispredicted      1311191                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.switch.core.branchPred.indirectLookups        65460                       # Number of indirect predictor lookups. (Count)
board.processor.switch.core.branchPred.indirectHits        65420                       # Number of indirect target hits. (Count)
board.processor.switch.core.branchPred.indirectMisses           40                       # Number of indirect misses. (Count)
board.processor.switch.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.switch.core.branchPred.btb.lookups::NoBranch         3442      0.02%      0.02% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::Return      1951539     11.59%     11.61% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::CallDirect      1378321      8.18%     19.79% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::CallIndirect        65460      0.39%     20.18% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::DirectCond     11673199     69.31%     89.50% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::DirectUncond      1768918     10.50%    100.00% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::total     16840879                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.misses::NoBranch         1177      0.01%      0.01% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::Return      1951384     19.83%     19.84% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::CallDirect       459668      4.67%     24.51% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::CallIndirect        65460      0.67%     25.18% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::DirectCond      7221637     73.38%     98.56% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::DirectUncond       141445      1.44%    100.00% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::total      9840771                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::CallDirect       456471     34.79%     34.79% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::CallIndirect            0      0.00%     34.79% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::DirectCond       721172     54.97%     89.76% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::DirectUncond       134371     10.24%    100.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::total      1312014                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::CallDirect       456471     34.79%     34.79% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     34.79% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::DirectCond       721172     54.97%     89.76% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::DirectUncond       134371     10.24%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::total      1312014                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.branchPred.indirectBranchPred.lookups        65460                       # Number of lookups (Count)
board.processor.switch.core.branchPred.indirectBranchPred.hits        65420                       # Number of hits of a tag (Count)
board.processor.switch.core.branchPred.indirectBranchPred.misses           40                       # Number of misses (Count)
board.processor.switch.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.switch.core.branchPred.indirectBranchPred.indirectRecords        65460                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.switch.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.switch.core.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
board.processor.switch.core.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.ras.pushes      2027772                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.switch.core.branchPred.ras.pops      2027517                       # Number of times a PC was poped from the RAS (Count)
board.processor.switch.core.branchPred.ras.squashes       659969                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.switch.core.branchPred.ras.used      1367547                       # Number of times the RAS is the provider (Count)
board.processor.switch.core.branchPred.ras.correct      1366555                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.ras.incorrect          992                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderCorrect      4274962                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderCorrect          482                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.bimodalAltMatchProviderCorrect           44                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.bimodalProviderCorrect      5751574                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderWrong        66190                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderWrong          147                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.bimodalAltMatchProviderWrong           42                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.bimodalProviderWrong          126                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderWouldHaveHit          121                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderWouldHaveHit          112                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::1      1440126                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::2       431451                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::3       962593                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::4       450356                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::5         1565                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::6         2877                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::7         1585                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::8         1132                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::9         2635                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::10         6142                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::11         8659                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::12      1032660                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::0      2767664                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::1       450060                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::2         1557                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::3        66396                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::4         1305                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::5         2702                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::6         1463                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::7         3056                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::8         8732                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::9        41555                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::10       476036                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::11       521255                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.commit.commitSquashedInsts     13427659                       # The number of squashed insts skipped by commit (Count)
board.processor.switch.core.commit.commitNonSpecStalls         4051                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.switch.core.commit.branchMispredicts       722653                       # The number of times a branch was mispredicted (Count)
board.processor.switch.core.commit.numCommittedDist::samples    106599851                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::mean     0.983895                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::stdev     1.637480                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::0     62623339     58.75%     58.75% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::1     21016832     19.72%     78.46% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::2      4994214      4.69%     83.15% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::3     10500732      9.85%     93.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::4      1943974      1.82%     94.82% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::5      1384310      1.30%     96.12% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::6      2140699      2.01%     98.13% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::7      1132024      1.06%     99.19% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::8       863727      0.81%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::total    106599851                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.switch.core.commit.membars          548                       # Number of memory barriers committed (Count)
board.processor.switch.core.commit.functionCalls      1367804                       # Number of function calls committed. (Count)
board.processor.switch.core.commit.committedInstType_0::No_OpClass       131323      0.13%      0.13% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntAlu     79143132     75.46%     75.58% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntMult       451140      0.43%     76.01% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntDiv      2286912      2.18%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatAdd            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatCmp            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatCvt           64      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMult            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatDiv            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMisc            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatSqrt            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAdd            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAlu            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdCmp            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdCvt            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMisc            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMult            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShift            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAes            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::Matrix            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MatrixMov            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MatrixOP            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MemRead     16246801     15.49%     93.68% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MemWrite      6623580      6.32%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMemWrite          128      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::total    104883080                       # Class of committed instruction (Count)
board.processor.switch.core.commit.commitEligibleSamples       863727                       # number cycles where commit BW limit reached (Cycle)
board.processor.switch.core.commitStats0.numInsts     51915802                       # Number of instructions committed (thread level) (Count)
board.processor.switch.core.commitStats0.numOps    104883080                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.switch.core.commitStats0.numInstsNotNOP     51915802                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.switch.core.commitStats0.numOpsNotNOP    104883080                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.switch.core.commitStats0.cpi     2.088140                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.switch.core.commitStats0.ipc     0.478895                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.switch.core.commitStats0.numMemRefs     22870509                       # Number of memory references committed (Count)
board.processor.switch.core.commitStats0.numFpInsts          192                       # Number of float instructions (Count)
board.processor.switch.core.commitStats0.numIntInsts    104216248                       # Number of integer instructions (Count)
board.processor.switch.core.commitStats0.numLoadInsts     16246801                       # Number of load instructions (Count)
board.processor.switch.core.commitStats0.numStoreInsts      6623708                       # Number of store instructions (Count)
board.processor.switch.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.switch.core.commitStats0.committedInstType::No_OpClass       131323      0.13%      0.13% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntAlu     79143132     75.46%     75.58% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntMult       451140      0.43%     76.01% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntDiv      2286912      2.18%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatAdd            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatCmp            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatCvt           64      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMult            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatDiv            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMisc            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAdd            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAlu            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdCmp            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdCvt            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMisc            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMult            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShift            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdDiv            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAes            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::Matrix            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MatrixMov            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MatrixOP            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MemRead     16246801     15.49%     93.68% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MemWrite      6623580      6.32%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMemWrite          128      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::total    104883080                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedControl::IsControl     14060218                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsDirectControl     12627062                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsIndirectControl      1432967                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsCondControl     10093566                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsUncondControl      3966651                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsCall      1367804                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsReturn      1367547                       # Class of control type instructions committed (Count)
board.processor.switch.core.decode.idleCycles     65050554                       # Number of cycles decode is idle (Cycle)
board.processor.switch.core.decode.blockedCycles      4399848                       # Number of cycles decode is blocked (Cycle)
board.processor.switch.core.decode.runCycles     37996825                       # Number of cycles decode is running (Cycle)
board.processor.switch.core.decode.unblockCycles       230230                       # Number of cycles decode is unblocking (Cycle)
board.processor.switch.core.decode.squashCycles       723938                       # Number of cycles decode is squashing (Cycle)
board.processor.switch.core.decode.branchResolved      6503853                       # Number of times decode resolved a branch (Count)
board.processor.switch.core.decode.branchMispred       591545                       # Number of times decode detected a branch misprediction (Count)
board.processor.switch.core.decode.decodedInsts    121388090                       # Number of instructions handled by decode (Count)
board.processor.switch.core.decode.squashedInsts      3659125                       # Number of squashed instructions handled by decode (Count)
board.processor.switch.core.executeStats0.numInsts    111566902                       # Number of executed instructions (Count)
board.processor.switch.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.switch.core.executeStats0.numBranches     14802870                       # Number of branches executed (Count)
board.processor.switch.core.executeStats0.numLoadInsts     17490680                       # Number of load instructions executed (Count)
board.processor.switch.core.executeStats0.numStoreInsts      6764021                       # Number of stores executed (Count)
board.processor.switch.core.executeStats0.instRate     1.029144                       # Inst execution rate ((Count/Cycle))
board.processor.switch.core.executeStats0.numCCRegReads     72319044                       # Number of times the CC registers were read (Count)
board.processor.switch.core.executeStats0.numCCRegWrites     34061239                       # Number of times the CC registers were written (Count)
board.processor.switch.core.executeStats0.numFpRegReads          192                       # Number of times the floating registers were read (Count)
board.processor.switch.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.switch.core.executeStats0.numIntRegReads    140552977                       # Number of times the integer registers were read (Count)
board.processor.switch.core.executeStats0.numIntRegWrites     83212528                       # Number of times the integer registers were written (Count)
board.processor.switch.core.executeStats0.numMemRefs     24254701                       # Number of memory refs (Count)
board.processor.switch.core.executeStats0.numMiscRegReads     51121644                       # Number of times the Misc registers were read (Count)
board.processor.switch.core.executeStats0.numMiscRegWrites         3395                       # Number of times the Misc registers were written (Count)
board.processor.switch.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.switch.core.fetch.predictedBranches      7951666                       # Number of branches that fetch has predicted taken (Count)
board.processor.switch.core.fetch.cycles     43364997                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.switch.core.fetch.squashCycles      2630620                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.switch.core.fetch.tlbCycles         4677                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.switch.core.fetch.miscStallCycles          774                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.switch.core.fetch.pendingTrapStallCycles         4690                       # Number of stall cycles due to pending traps (Cycle)
board.processor.switch.core.fetch.cacheLines     21035463                       # Number of cache lines fetched (Count)
board.processor.switch.core.fetch.icacheSquashes       664066                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.switch.core.fetch.nisnDist::samples    108401395                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::mean     1.170245                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::stdev     1.691068                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::0     69957654     64.54%     64.54% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::1      3819174      3.52%     68.06% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::2      4432931      4.09%     72.15% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::3      6595388      6.08%     78.23% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::4     23596248     21.77%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::max_value            4                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::total    108401395                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetchStats0.numInsts     62993815                       # Number of instructions fetched (thread level) (Count)
board.processor.switch.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.switch.core.fetchStats0.fetchRate     0.581084                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.switch.core.fetchStats0.numBranches     16840879                       # Number of branches fetched (Count)
board.processor.switch.core.fetchStats0.branchRate     0.155348                       # Number of branch fetches per cycle (Ratio)
board.processor.switch.core.fetchStats0.icacheStallCycles     63710947                       # ICache total stall cycles (Cycle)
board.processor.switch.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.switch.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.switch.core.iew.squashCycles       723938                       # Number of cycles IEW is squashing (Cycle)
board.processor.switch.core.iew.blockCycles      1211419                       # Number of cycles IEW is blocking (Cycle)
board.processor.switch.core.iew.unblockCycles        45995                       # Number of cycles IEW is unblocking (Cycle)
board.processor.switch.core.iew.dispatchedInsts    113141311                       # Number of instructions dispatched to IQ (Count)
board.processor.switch.core.iew.dispSquashedInsts      5317261                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.switch.core.iew.dispLoadInsts     17818962                       # Number of dispatched load instructions (Count)
board.processor.switch.core.iew.dispStoreInsts      6833387                       # Number of dispatched store instructions (Count)
board.processor.switch.core.iew.dispNonSpecInsts         5021                       # Number of dispatched non-speculative instructions (Count)
board.processor.switch.core.iew.iqFullEvents          392                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.switch.core.iew.lsqFullEvents        45193                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.switch.core.iew.memOrderViolationEvents          883                       # Number of memory order violations (Count)
board.processor.switch.core.iew.predictedTakenIncorrect         1884                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.switch.core.iew.predictedNotTakenIncorrect       788901                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.switch.core.iew.branchMispredicts       790785                       # Number of branch mispredicts detected at execute (Count)
board.processor.switch.core.iew.instsToCommit    111495534                       # Cumulative count of insts sent to commit (Count)
board.processor.switch.core.iew.writebackCount    110978858                       # Cumulative count of insts written-back (Count)
board.processor.switch.core.iew.producerInst     73175771                       # Number of instructions producing a value (Count)
board.processor.switch.core.iew.consumerInst    111623933                       # Number of instructions consuming a value (Count)
board.processor.switch.core.iew.wbRate       1.023720                       # Insts written-back per cycle ((Count/Cycle))
board.processor.switch.core.iew.wbFanout     0.655556                       # Average fanout of values written-back ((Count/Count))
board.processor.switch.core.lsq0.forwLoads      1545907                       # Number of loads that had data forwarded from stores (Count)
board.processor.switch.core.lsq0.squashedLoads      1572161                       # Number of loads squashed (Count)
board.processor.switch.core.lsq0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.switch.core.lsq0.memOrderViolation          883                       # Number of memory ordering violations (Count)
board.processor.switch.core.lsq0.squashedStores       209682                       # Number of stores squashed (Count)
board.processor.switch.core.lsq0.rescheduledLoads          120                       # Number of loads that were rescheduled (Count)
board.processor.switch.core.lsq0.blockedByCache            5                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.switch.core.lsq0.loadToUse::samples     16246659                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::mean     5.696500                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::stdev    36.905640                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::0-9     16184573     99.62%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::10-19         2858      0.02%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::20-29         6386      0.04%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::30-39          782      0.00%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::40-49         1215      0.01%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::50-59          982      0.01%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::60-69         1668      0.01%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::70-79         1198      0.01%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::80-89         1773      0.01%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::90-99         2258      0.01%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::100-109         2829      0.02%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::110-119         2567      0.02%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::120-129         2760      0.02%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::130-139         2413      0.01%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::140-149         2633      0.02%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::150-159         2760      0.02%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::160-169         2573      0.02%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::170-179         2991      0.02%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::180-189         2542      0.02%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::190-199         2226      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::200-209         2531      0.02%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::210-219         2198      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::220-229         2163      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::230-239         1724      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::240-249         1058      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::250-259         1052      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::260-269          473      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::270-279          533      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::280-289          451      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::290-299          348      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::overflows         4141      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::max_value         5988                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::total     16246659                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.mmu.dtb.rdAccesses     17502070                       # TLB accesses on read requests (Count)
board.processor.switch.core.mmu.dtb.wrAccesses      6765414                       # TLB accesses on write requests (Count)
board.processor.switch.core.mmu.dtb.rdMisses         4754                       # TLB misses on read requests (Count)
board.processor.switch.core.mmu.dtb.wrMisses         1599                       # TLB misses on write requests (Count)
board.processor.switch.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch.core.mmu.itb.wrAccesses     21037045                       # TLB accesses on write requests (Count)
board.processor.switch.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch.core.mmu.itb.wrMisses         1403                       # TLB misses on write requests (Count)
board.processor.switch.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.power_state.pwrStateResidencyTicks::OFF 116911844642250                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.rename.squashCycles       723938                       # Number of cycles rename is squashing (Cycle)
board.processor.switch.core.rename.idleCycles     66310212                       # Number of cycles rename is idle (Cycle)
board.processor.switch.core.rename.blockCycles      1307576                       # Number of cycles rename is blocking (Cycle)
board.processor.switch.core.rename.serializeStallCycles       205517                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.switch.core.rename.runCycles     36967286                       # Number of cycles rename is running (Cycle)
board.processor.switch.core.rename.unblockCycles      2886866                       # Number of cycles rename is unblocking (Cycle)
board.processor.switch.core.rename.renamedInsts    121200414                       # Number of instructions processed by rename (Count)
board.processor.switch.core.rename.ROBFullEvents          698                       # Number of times rename has blocked due to ROB full (Count)
board.processor.switch.core.rename.IQFullEvents         7158                       # Number of times rename has blocked due to IQ full (Count)
board.processor.switch.core.rename.SQFullEvents      2879745                       # Number of times rename has blocked due to SQ full (Count)
board.processor.switch.core.rename.fullRegistersEvents          188                       # Number of times there has been no free registers (Count)
board.processor.switch.core.rename.renamedOperands    193346896                       # Number of destination operands rename has renamed (Count)
board.processor.switch.core.rename.lookups    400182464                       # Number of register rename lookups that rename has made (Count)
board.processor.switch.core.rename.intLookups    150760121                       # Number of integer rename lookups (Count)
board.processor.switch.core.rename.fpLookups          272                       # Number of floating rename lookups (Count)
board.processor.switch.core.rename.committedMaps    167995428                       # Number of HB maps that are committed (Count)
board.processor.switch.core.rename.undoneMaps     25351451                       # Number of HB maps that are undone due to squashing (Count)
board.processor.switch.core.rename.serializing         5426                       # count of serializing insts renamed (Count)
board.processor.switch.core.rename.tempSerializing         5433                       # count of temporary serializing insts renamed (Count)
board.processor.switch.core.rename.skidInsts       111340                       # count of insts added to the skid buffer (Count)
board.processor.switch.core.rob.reads       224046020                       # The number of ROB reads (Count)
board.processor.switch.core.rob.writes      238423101                       # The number of ROB writes (Count)
board.processor.switch.core.thread_0.numInsts     51915802                       # Number of Instructions committed (Count)
board.processor.switch.core.thread_0.numOps    104883080                       # Number of Ops committed (Count)
board.processor.switch.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.027817                       # Number of seconds simulated (Second)
simTicks                                  27816792500                       # Number of ticks simulated (Tick)
finalTick                                119256056388000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    347.20                       # Real time elapsed on the host (Second)
hostTickRate                                 80117373                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    3535928                       # Number of bytes of host memory used (Byte)
simInsts                                  73157262522                       # Number of instructions simulated (Count)
simOps                                    73317854457                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                210706026                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  211168554                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.demandHits::processor.switch.core.mmu.dtb.walker        22027                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches.demandHits::total        22027                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches.overallHits::processor.switch.core.mmu.dtb.walker        22027                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches.overallHits::total        22027                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches.demandMisses::processor.switch.core.mmu.dtb.walker          402                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches.demandMisses::total          402                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches.overallMisses::processor.switch.core.mmu.dtb.walker          402                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches.overallMisses::total          402                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches.demandMissLatency::processor.switch.core.mmu.dtb.walker      2310000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMissLatency::total      2310000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMissLatency::processor.switch.core.mmu.dtb.walker      2310000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMissLatency::total      2310000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandAccesses::processor.switch.core.mmu.dtb.walker        22429                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.demandAccesses::total        22429                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.overallAccesses::processor.switch.core.mmu.dtb.walker        22429                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.overallAccesses::total        22429                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.demandMissRate::processor.switch.core.mmu.dtb.walker     0.017923                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandMissRate::total     0.017923                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMissRate::processor.switch.core.mmu.dtb.walker     0.017923                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMissRate::total     0.017923                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandAvgMissLatency::processor.switch.core.mmu.dtb.walker  5746.268657                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches.demandAvgMissLatency::total  5746.268657                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMissLatency::processor.switch.core.mmu.dtb.walker  5746.268657                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMissLatency::total  5746.268657                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.writebacks::writebacks          399                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches.writebacks::total          399                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches.demandMshrMisses::processor.switch.core.mmu.dtb.walker          402                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches.demandMshrMisses::total          402                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches.overallMshrMisses::processor.switch.core.mmu.dtb.walker          402                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches.overallMshrMisses::total          402                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches.demandMshrMissLatency::processor.switch.core.mmu.dtb.walker      2209500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMshrMissLatency::total      2209500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMshrMissLatency::processor.switch.core.mmu.dtb.walker      2209500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMshrMissLatency::total      2209500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMshrMissRate::processor.switch.core.mmu.dtb.walker     0.017923                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandMshrMissRate::total     0.017923                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMshrMissRate::processor.switch.core.mmu.dtb.walker     0.017923                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMshrMissRate::total     0.017923                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker  5496.268657                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::total  5496.268657                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker  5496.268657                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::total  5496.268657                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.replacements          399                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches.ReadReq.hits::processor.switch.core.mmu.dtb.walker        22027                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches.ReadReq.hits::total        22027                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches.ReadReq.misses::processor.switch.core.mmu.dtb.walker          402                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.misses::total          402                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.missLatency::processor.switch.core.mmu.dtb.walker      2310000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.missLatency::total      2310000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.accesses::processor.switch.core.mmu.dtb.walker        22429                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches.ReadReq.accesses::total        22429                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches.ReadReq.missRate::processor.switch.core.mmu.dtb.walker     0.017923                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.missRate::total     0.017923                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::processor.switch.core.mmu.dtb.walker  5746.268657                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::total  5746.268657                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::processor.switch.core.mmu.dtb.walker          402                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::total          402                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::processor.switch.core.mmu.dtb.walker      2209500                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::total      2209500                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::processor.switch.core.mmu.dtb.walker     0.017923                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::total     0.017923                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::processor.switch.core.mmu.dtb.walker  5496.268657                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::total  5496.268657                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.tags.tagsInUse    94.710131                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches.tags.totalRefs        10530                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.sampledRefs          400                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.avgRefs    26.325000                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches.tags.occupancies::processor.switch.core.mmu.dtb.walker    94.710131                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.dptw_caches.tags.avgOccs::processor.switch.core.mmu.dtb.walker     0.739923                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches.tags.avgOccs::total     0.739923                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches.tags.occupanciesTaskId::1024           95                       # Occupied blocks per task id (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::1            5                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::3            9                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::4           81                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ratioOccsTaskId::1024     0.742188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.dptw_caches.tags.tagAccesses       179834                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches.tags.dataAccesses       179834                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.demandMisses::pc.south_bridge.ide         6156                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.iocache.demandMisses::total         6156                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.iocache.overallMisses::pc.south_bridge.ide         6156                       # number of overall misses (Count)
board.cache_hierarchy.iocache.overallMisses::total         6156                       # number of overall misses (Count)
board.cache_hierarchy.iocache.demandMissLatency::pc.south_bridge.ide    200100241                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.iocache.demandMissLatency::total    200100241                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.iocache.overallMissLatency::pc.south_bridge.ide    200100241                       # number of overall miss ticks (Tick)
board.cache_hierarchy.iocache.overallMissLatency::total    200100241                       # number of overall miss ticks (Tick)
board.cache_hierarchy.iocache.demandAccesses::pc.south_bridge.ide         6156                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iocache.demandAccesses::total         6156                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iocache.overallAccesses::pc.south_bridge.ide         6156                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iocache.overallAccesses::total         6156                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iocache.demandMissRate::pc.south_bridge.ide            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.iocache.demandMissRate::total            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.iocache.overallMissRate::pc.south_bridge.ide            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.iocache.overallMissRate::total            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.iocache.demandAvgMissLatency::pc.south_bridge.ide 32504.912443                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.iocache.demandAvgMissLatency::total 32504.912443                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.iocache.overallAvgMissLatency::pc.south_bridge.ide 32504.912443                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.iocache.overallAvgMissLatency::total 32504.912443                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.iocache.blockedCycles::no_mshrs         5691                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCauses::no_mshrs            9                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.avgBlocked::no_mshrs   632.333333                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.writebacks::writebacks         6144                       # number of writebacks (Count)
board.cache_hierarchy.iocache.writebacks::total         6144                       # number of writebacks (Count)
board.cache_hierarchy.iocache.demandMshrMisses::pc.south_bridge.ide         6156                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.iocache.demandMshrMisses::total         6156                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.iocache.overallMshrMisses::pc.south_bridge.ide         6156                       # number of overall MSHR misses (Count)
board.cache_hierarchy.iocache.overallMshrMisses::total         6156                       # number of overall MSHR misses (Count)
board.cache_hierarchy.iocache.demandMshrMissLatency::pc.south_bridge.ide    123078276                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.demandMshrMissLatency::total    123078276                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.overallMshrMissLatency::pc.south_bridge.ide    123078276                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.overallMshrMissLatency::total    123078276                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.demandMshrMissRate::pc.south_bridge.ide            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.iocache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.iocache.overallMshrMissRate::pc.south_bridge.ide            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.iocache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.iocache.demandAvgMshrMissLatency::pc.south_bridge.ide 19993.222222                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.demandAvgMshrMissLatency::total 19993.222222                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.overallAvgMshrMissLatency::pc.south_bridge.ide 19993.222222                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.overallAvgMshrMissLatency::total 19993.222222                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.replacements         6156                       # number of replacements (Count)
board.cache_hierarchy.iocache.ReadReq.misses::pc.south_bridge.ide           12                       # number of ReadReq misses (Count)
board.cache_hierarchy.iocache.ReadReq.misses::total           12                       # number of ReadReq misses (Count)
board.cache_hierarchy.iocache.ReadReq.missLatency::pc.south_bridge.ide       504747                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.iocache.ReadReq.missLatency::total       504747                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.iocache.ReadReq.accesses::pc.south_bridge.ide           12                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iocache.ReadReq.accesses::total           12                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iocache.ReadReq.missRate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iocache.ReadReq.missRate::total            1                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iocache.ReadReq.avgMissLatency::pc.south_bridge.ide 42062.250000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.iocache.ReadReq.avgMissLatency::total 42062.250000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.iocache.ReadReq.mshrMisses::pc.south_bridge.ide           12                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.iocache.ReadReq.mshrMisses::total           12                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.iocache.ReadReq.mshrMissLatency::pc.south_bridge.ide       354747                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.ReadReq.mshrMissLatency::total       354747                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.ReadReq.mshrMissRate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iocache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iocache.ReadReq.avgMshrMissLatency::pc.south_bridge.ide 29562.250000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.ReadReq.avgMshrMissLatency::total 29562.250000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.WriteLineReq.misses::pc.south_bridge.ide         6144                       # number of WriteLineReq misses (Count)
board.cache_hierarchy.iocache.WriteLineReq.misses::total         6144                       # number of WriteLineReq misses (Count)
board.cache_hierarchy.iocache.WriteLineReq.missLatency::pc.south_bridge.ide    199595494                       # number of WriteLineReq miss ticks (Tick)
board.cache_hierarchy.iocache.WriteLineReq.missLatency::total    199595494                       # number of WriteLineReq miss ticks (Tick)
board.cache_hierarchy.iocache.WriteLineReq.accesses::pc.south_bridge.ide         6144                       # number of WriteLineReq accesses(hits+misses) (Count)
board.cache_hierarchy.iocache.WriteLineReq.accesses::total         6144                       # number of WriteLineReq accesses(hits+misses) (Count)
board.cache_hierarchy.iocache.WriteLineReq.missRate::pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses (Ratio)
board.cache_hierarchy.iocache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
board.cache_hierarchy.iocache.WriteLineReq.avgMissLatency::pc.south_bridge.ide 32486.245768                       # average WriteLineReq miss latency ((Tick/Count))
board.cache_hierarchy.iocache.WriteLineReq.avgMissLatency::total 32486.245768                       # average WriteLineReq miss latency ((Tick/Count))
board.cache_hierarchy.iocache.WriteLineReq.mshrMisses::pc.south_bridge.ide         6144                       # number of WriteLineReq MSHR misses (Count)
board.cache_hierarchy.iocache.WriteLineReq.mshrMisses::total         6144                       # number of WriteLineReq MSHR misses (Count)
board.cache_hierarchy.iocache.WriteLineReq.mshrMissLatency::pc.south_bridge.ide    122723529                       # number of WriteLineReq MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.WriteLineReq.mshrMissLatency::total    122723529                       # number of WriteLineReq MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.WriteLineReq.mshrMissRate::pc.south_bridge.ide            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
board.cache_hierarchy.iocache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
board.cache_hierarchy.iocache.WriteLineReq.avgMshrMissLatency::pc.south_bridge.ide 19974.532715                       # average WriteLineReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.WriteLineReq.avgMshrMissLatency::total 19974.532715                       # average WriteLineReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iocache.tags.totalRefs         6156                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.sampledRefs         6156                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.avgRefs            1                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iocache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iocache.tags.occupancies::pc.south_bridge.ide           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.iocache.tags.avgOccs::pc.south_bridge.ide            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iocache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
board.cache_hierarchy.iocache.tags.ageTaskId_1023::3           16                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.iocache.tags.tagAccesses        55404                       # Number of tag accesses (Count)
board.cache_hierarchy.iocache.tags.dataAccesses        55404                       # Number of data accesses (Count)
board.cache_hierarchy.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.demandHits::processor.switch.core.mmu.itb.walker         5616                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches.demandHits::total         5616                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches.overallHits::processor.switch.core.mmu.itb.walker         5616                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches.overallHits::total         5616                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches.demandAccesses::processor.switch.core.mmu.itb.walker         5616                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.demandAccesses::total         5616                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.overallAccesses::processor.switch.core.mmu.itb.walker         5616                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.overallAccesses::total         5616                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches.ReadReq.hits::processor.switch.core.mmu.itb.walker         5616                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches.ReadReq.hits::total         5616                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches.ReadReq.accesses::processor.switch.core.mmu.itb.walker         5616                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches.ReadReq.accesses::total         5616                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.tags.tagsInUse           24                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches.tags.occupancies::processor.switch.core.mmu.itb.walker           24                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.iptw_caches.tags.avgOccs::processor.switch.core.mmu.itb.walker     0.187500                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches.tags.avgOccs::total     0.187500                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches.tags.occupanciesTaskId::1024           24                       # Occupied blocks per task id (Count)
board.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::4           24                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.iptw_caches.tags.ratioOccsTaskId::1024     0.187500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.iptw_caches.tags.tagAccesses        44928                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches.tags.dataAccesses        44928                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.demandHits::processor.switch.core.data     22693047                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches.demandHits::total     22693047                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches.overallHits::processor.switch.core.data     22693143                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches.overallHits::total     22693143                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches.demandMisses::processor.switch.core.data        94275                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches.demandMisses::total        94275                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches.overallMisses::processor.switch.core.data        94286                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches.overallMisses::total        94286                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches.demandMissLatency::processor.switch.core.data   6524584250                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMissLatency::total   6524584250                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMissLatency::processor.switch.core.data   6524584250                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMissLatency::total   6524584250                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandAccesses::processor.switch.core.data     22787322                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.demandAccesses::total     22787322                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.overallAccesses::processor.switch.core.data     22787429                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.overallAccesses::total     22787429                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.demandMissRate::processor.switch.core.data     0.004137                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandMissRate::total     0.004137                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMissRate::processor.switch.core.data     0.004138                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMissRate::total     0.004138                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandAvgMissLatency::processor.switch.core.data 69208.000530                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches.demandAvgMissLatency::total 69208.000530                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMissLatency::processor.switch.core.data 69199.926288                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMissLatency::total 69199.926288                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.writebacks::writebacks        41794                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches.writebacks::total        41794                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches.demandMshrHits::processor.switch.core.data        67457                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches.demandMshrHits::total        67457                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches.overallMshrHits::processor.switch.core.data        67457                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches.overallMshrHits::total        67457                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches.demandMshrMisses::processor.switch.core.data        26818                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches.demandMshrMisses::total        26818                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher        27500                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::processor.switch.core.data        26829                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::total        54329                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrUncacheable::processor.switch.core.data          100                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrUncacheable::total          100                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches.demandMshrMissLatency::processor.switch.core.data   1520840250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMshrMissLatency::total   1520840250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher   2053768505                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::processor.switch.core.data   1521694500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::total   3575463005                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::processor.switch.core.data      3642000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::total      3642000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMshrMissRate::processor.switch.core.data     0.001177                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandMshrMissRate::total     0.001177                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::processor.switch.core.data     0.001177                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::total     0.002384                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::processor.switch.core.data 56709.681930                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::total 56709.681930                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 74682.491091                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::processor.switch.core.data 56718.271274                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::total 65811.316332                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::processor.switch.core.data        36420                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::total        36420                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.replacements        53967                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher        27500                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::total        27500                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher   2053768505                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::total   2053768505                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 74682.491091                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::total 74682.491091                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.hits::processor.switch.core.data          157                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.hits::total          157                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.accesses::processor.switch.core.data          157                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.accesses::total          157                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMissLatency::processor.switch.core.data       588750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMissLatency::total       588750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.avgMshrMissLatency::processor.switch.core.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.hits::processor.switch.core.data          157                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.hits::total          157                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.accesses::processor.switch.core.data          157                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.accesses::total          157                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.hits::processor.switch.core.data     15863519                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.hits::total     15863519                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.misses::processor.switch.core.data        74773                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.misses::total        74773                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.missLatency::processor.switch.core.data   5204751500                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.missLatency::total   5204751500                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.accesses::processor.switch.core.data     15938292                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.accesses::total     15938292                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.missRate::processor.switch.core.data     0.004691                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.missRate::total     0.004691                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::processor.switch.core.data 69607.364958                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::total 69607.364958                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.mshrHits::processor.switch.core.data        67368                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrHits::total        67368                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::processor.switch.core.data         7405                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::total         7405                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::processor.switch.core.data           24                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::total           24                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::processor.switch.core.data    220853000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::total    220853000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::processor.switch.core.data      3642000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::total      3642000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::processor.switch.core.data     0.000465                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::total     0.000465                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::processor.switch.core.data 29824.848076                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::total 29824.848076                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::processor.switch.core.data       151750                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::total       151750                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.SoftPFReq.hits::processor.switch.core.data           96                       # number of SoftPFReq hits (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.hits::total           96                       # number of SoftPFReq hits (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.misses::processor.switch.core.data           11                       # number of SoftPFReq misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.misses::total           11                       # number of SoftPFReq misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.accesses::processor.switch.core.data          107                       # number of SoftPFReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.accesses::total          107                       # number of SoftPFReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.missRate::processor.switch.core.data     0.102804                       # miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.missRate::total     0.102804                       # miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMisses::processor.switch.core.data           11                       # number of SoftPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMisses::total           11                       # number of SoftPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissLatency::processor.switch.core.data       854250                       # number of SoftPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissLatency::total       854250                       # number of SoftPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissRate::processor.switch.core.data     0.102804                       # mshr miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissRate::total     0.102804                       # mshr miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.avgMshrMissLatency::processor.switch.core.data 77659.090909                       # average SoftPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.SoftPFReq.avgMshrMissLatency::total 77659.090909                       # average SoftPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.hits::processor.switch.core.data      6829528                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.hits::total      6829528                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.misses::processor.switch.core.data        19502                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.misses::total        19502                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.missLatency::processor.switch.core.data   1319832750                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.missLatency::total   1319832750                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.accesses::processor.switch.core.data      6849030                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.WriteReq.accesses::total      6849030                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.WriteReq.missRate::processor.switch.core.data     0.002847                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.missRate::total     0.002847                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::processor.switch.core.data 67676.789560                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::total 67676.789560                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.mshrHits::processor.switch.core.data           89                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrHits::total           89                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::processor.switch.core.data        19413                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::total        19413                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::processor.switch.core.data           76                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::total           76                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::processor.switch.core.data   1299987250                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::total   1299987250                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::processor.switch.core.data     0.002834                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::total     0.002834                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::processor.switch.core.data 66964.778757                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::total 66964.778757                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.prefetcher.demandMshrMisses        26818                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIssued        47048                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUnused          208                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUseful        20367                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulButMiss          120                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches.prefetcher.accuracy     0.432898                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.coverage     0.431641                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInCache         4024                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInMSHR        15524                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfLate        19548                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIdentified       217373                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfBufferHit       123387                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedDemand         7101                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfSpanPage        10235                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulSpanPage           10                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches.tags.totalRefs     17582878                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.sampledRefs        53967                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.avgRefs   325.807957                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher   229.495781                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches.tags.occupancies::processor.switch.core.data   282.504219                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.448234                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::processor.switch.core.data     0.551766                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1022          193                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1024          319                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::1            8                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::2          154                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::3           27                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::4            4                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::1          129                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::2           51                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::3          114                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::4           25                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1022     0.376953                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1024     0.623047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches.tags.tagAccesses    182355911                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches.tags.dataAccesses    182355911                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.demandHits::processor.switch.core.inst     21011319                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches.demandHits::total     21011319                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches.overallHits::processor.switch.core.inst     21011319                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches.overallHits::total     21011319                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches.demandMisses::processor.switch.core.inst        11476                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches.demandMisses::total        11476                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches.overallMisses::processor.switch.core.inst        11476                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches.overallMisses::total        11476                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches.demandMissLatency::processor.switch.core.inst    102884250                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMissLatency::total    102884250                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMissLatency::processor.switch.core.inst    102884250                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMissLatency::total    102884250                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandAccesses::processor.switch.core.inst     21022795                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.demandAccesses::total     21022795                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.overallAccesses::processor.switch.core.inst     21022795                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.overallAccesses::total     21022795                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.demandMissRate::processor.switch.core.inst     0.000546                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.demandMissRate::total     0.000546                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMissRate::processor.switch.core.inst     0.000546                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMissRate::total     0.000546                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.demandAvgMissLatency::processor.switch.core.inst  8965.166434                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches.demandAvgMissLatency::total  8965.166434                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMissLatency::processor.switch.core.inst  8965.166434                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMissLatency::total  8965.166434                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.demandMshrHits::processor.switch.core.inst          810                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches.demandMshrHits::total          810                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches.overallMshrHits::processor.switch.core.inst          810                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches.overallMshrHits::total          810                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches.demandMshrMisses::processor.switch.core.inst        10666                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches.demandMshrMisses::total        10666                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches.overallMshrMisses::processor.switch.core.inst        10666                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches.overallMshrMisses::total        10666                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches.demandMshrMissLatency::processor.switch.core.inst     90323750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMshrMissLatency::total     90323750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMshrMissLatency::processor.switch.core.inst     90323750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMshrMissLatency::total     90323750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMshrMissRate::processor.switch.core.inst     0.000507                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.demandMshrMissRate::total     0.000507                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMshrMissRate::processor.switch.core.inst     0.000507                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMshrMissRate::total     0.000507                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::processor.switch.core.inst  8468.380836                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::total  8468.380836                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::processor.switch.core.inst  8468.380836                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::total  8468.380836                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.replacements        10666                       # number of replacements (Count)
board.cache_hierarchy.l1icaches.ReadReq.hits::processor.switch.core.inst     21011319                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.hits::total     21011319                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.misses::processor.switch.core.inst        11476                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.misses::total        11476                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.missLatency::processor.switch.core.inst    102884250                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.missLatency::total    102884250                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.accesses::processor.switch.core.inst     21022795                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches.ReadReq.accesses::total     21022795                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches.ReadReq.missRate::processor.switch.core.inst     0.000546                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.missRate::total     0.000546                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::processor.switch.core.inst  8965.166434                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::total  8965.166434                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.mshrHits::processor.switch.core.inst          810                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrHits::total          810                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMisses::processor.switch.core.inst        10666                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMisses::total        10666                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::processor.switch.core.inst     90323750                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::total     90323750                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::processor.switch.core.inst     0.000507                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::total     0.000507                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::processor.switch.core.inst  8468.380836                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::total  8468.380836                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches.tags.totalRefs     16694867                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.sampledRefs        10666                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.avgRefs  1565.241609                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches.tags.occupancies::processor.switch.core.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches.tags.avgOccs::processor.switch.core.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::1          106                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::2           17                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::3          381                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::4            8                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches.tags.tagAccesses    168193026                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches.tags.dataAccesses    168193026                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.transDist::ReadReq           24                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadResp        46013                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WriteReq           76                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WriteResp           76                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WritebackDirty        71874                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WritebackClean          399                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::CleanEvict        30502                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::UpgradeReq          366                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::UpgradeResp          366                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExReq        19052                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExResp        19052                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadSharedReq        45995                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1icaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port        31998                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1dcaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port       162839                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.dptw_caches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port         1202                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount::total       196039                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1icaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port       682624                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1dcaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port      6129290                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.dptw_caches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port        51200                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize::total      6863114                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.snoops            37762                       # Total snoops (Count)
board.cache_hierarchy.l2buses.snoopTraffic      1925568                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses.snoopFanout::samples       103256                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::mean     0.006682                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::stdev     0.082301                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::0       102573     99.34%     99.34% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::1          676      0.65%     99.99% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::2            7      0.01%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::max_value            2                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::total       103256                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.reqLayer0.occupancy     44811662                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer0.occupancy      5335739                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer1.occupancy     27106747                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer3.occupancy       201496                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.snoopLayer0.occupancy         3747                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.snoop_filter.totRequests       130433                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleRequests        65398                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiRequests           41                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.totSnoops          643                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleSnoops          636                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiSnoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2caches.demandHits::cache_hierarchy.l1dcaches.prefetcher         2173                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.switch.core.mmu.dtb.walker          380                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.switch.core.inst         8831                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.switch.core.data         8685                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::total        20069                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.overallHits::cache_hierarchy.l1dcaches.prefetcher         2173                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.switch.core.mmu.dtb.walker          380                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.switch.core.inst         8831                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.switch.core.data         8685                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::total        20069                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.demandMisses::cache_hierarchy.l1dcaches.prefetcher        25327                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.switch.core.mmu.dtb.walker           21                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.switch.core.inst         1835                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.switch.core.data        17782                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::total        44965                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.overallMisses::cache_hierarchy.l1dcaches.prefetcher        25327                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.switch.core.mmu.dtb.walker           21                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.switch.core.inst         1835                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.switch.core.data        17782                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::total        44965                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.demandMissLatency::cache_hierarchy.l1dcaches.prefetcher   2033990355                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.switch.core.mmu.dtb.walker       454250                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.switch.core.inst     43844250                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.switch.core.data   1452367500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::total   3530656355                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::cache_hierarchy.l1dcaches.prefetcher   2033990355                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.switch.core.mmu.dtb.walker       454250                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.switch.core.inst     43844250                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.switch.core.data   1452367500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::total   3530656355                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.demandAccesses::cache_hierarchy.l1dcaches.prefetcher        27500                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.switch.core.mmu.dtb.walker          401                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.switch.core.inst        10666                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.switch.core.data        26467                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::total        65034                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::cache_hierarchy.l1dcaches.prefetcher        27500                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.switch.core.mmu.dtb.walker          401                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.switch.core.inst        10666                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.switch.core.data        26467                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::total        65034                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandMissRate::cache_hierarchy.l1dcaches.prefetcher     0.920982                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.switch.core.mmu.dtb.walker     0.052369                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.switch.core.inst     0.172042                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.switch.core.data     0.671856                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::total     0.691408                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::cache_hierarchy.l1dcaches.prefetcher     0.920982                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.switch.core.mmu.dtb.walker     0.052369                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.switch.core.inst     0.172042                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.switch.core.data     0.671856                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::total     0.691408                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.demandAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 80309.170253                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.switch.core.mmu.dtb.walker 21630.952381                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.switch.core.inst 23893.324251                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.switch.core.data 81676.273760                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::total 78520.101301                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 80309.170253                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.switch.core.mmu.dtb.walker 21630.952381                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.switch.core.inst 23893.324251                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.switch.core.data 81676.273760                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::total 78520.101301                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches.writebacks::writebacks        30080                       # number of writebacks (Count)
board.cache_hierarchy.l2caches.writebacks::total        30080                       # number of writebacks (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::cache_hierarchy.l1dcaches.prefetcher        25327                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.switch.core.mmu.dtb.walker           21                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.switch.core.inst         1835                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.switch.core.data        17782                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::total        44965                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher        25327                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.switch.core.mmu.dtb.walker           21                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.switch.core.inst         1835                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.switch.core.data        17782                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::total        44965                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrUncacheable::processor.switch.core.data          100                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2caches.overallMshrUncacheable::total          100                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2caches.demandMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher   2027658605                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.switch.core.mmu.dtb.walker       449000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.switch.core.inst     43385500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.switch.core.data   1447922000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::total   3519415105                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher   2027658605                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.switch.core.mmu.dtb.walker       449000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.switch.core.inst     43385500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.switch.core.data   1447922000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::total   3519415105                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrUncacheableLatency::processor.switch.core.data      3600000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrUncacheableLatency::total      3600000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.920982                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.switch.core.mmu.dtb.walker     0.052369                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.switch.core.inst     0.172042                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.switch.core.data     0.671856                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::total     0.691408                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.920982                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.switch.core.mmu.dtb.walker     0.052369                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.switch.core.inst     0.172042                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.switch.core.data     0.671856                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::total     0.691408                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 80059.170253                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 21380.952381                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.switch.core.inst 23643.324251                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.switch.core.data 81426.273760                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::total 78270.101301                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 80059.170253                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 21380.952381                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.switch.core.inst 23643.324251                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.switch.core.data 81426.273760                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::total 78270.101301                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrUncacheableLatency::processor.switch.core.data        36000                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrUncacheableLatency::total        36000                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches.replacements        37743                       # number of replacements (Count)
board.cache_hierarchy.l2caches.CleanEvict.mshrMisses::writebacks          515                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches.CleanEvict.mshrMisses::total          515                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.hits::processor.switch.core.data         2909                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches.ReadExReq.hits::total         2909                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches.ReadExReq.misses::processor.switch.core.data        16143                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.misses::total        16143                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.missLatency::processor.switch.core.data   1261865500                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.missLatency::total   1261865500                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.accesses::processor.switch.core.data        19052                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadExReq.accesses::total        19052                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadExReq.missRate::processor.switch.core.data     0.847313                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.missRate::total     0.847313                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::processor.switch.core.data 78167.967540                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::total 78167.967540                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.mshrMisses::processor.switch.core.data        16143                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.mshrMisses::total        16143                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::processor.switch.core.data   1257829750                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::total   1257829750                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::processor.switch.core.data     0.847313                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::total     0.847313                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::processor.switch.core.data 77917.967540                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::total 77917.967540                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadReq.mshrUncacheable::processor.switch.core.data           24                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.ReadReq.mshrUncacheable::total           24                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.ReadReq.mshrUncacheableLatency::processor.switch.core.data      3600000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches.ReadReq.mshrUncacheableLatency::total      3600000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches.ReadReq.avgMshrUncacheableLatency::processor.switch.core.data       150000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadReq.avgMshrUncacheableLatency::total       150000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher         2173                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.switch.core.mmu.dtb.walker          380                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.switch.core.inst         8831                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.switch.core.data         5776                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::total        17160                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::cache_hierarchy.l1dcaches.prefetcher        25327                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.switch.core.mmu.dtb.walker           21                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.switch.core.inst         1835                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.switch.core.data         1639                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::total        28822                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches.prefetcher   2033990355                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.switch.core.mmu.dtb.walker       454250                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.switch.core.inst     43844250                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.switch.core.data    190502000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::total   2268790855                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher        27500                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.switch.core.mmu.dtb.walker          401                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.switch.core.inst        10666                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.switch.core.data         7415                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::total        45982                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.920982                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.switch.core.mmu.dtb.walker     0.052369                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.switch.core.inst     0.172042                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.switch.core.data     0.221038                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::total     0.626810                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 80309.170253                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.switch.core.mmu.dtb.walker 21630.952381                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.switch.core.inst 23893.324251                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.switch.core.data 116230.628432                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::total 78717.328950                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher        25327                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.switch.core.mmu.dtb.walker           21                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.switch.core.inst         1835                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.switch.core.data         1639                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::total        28822                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher   2027658605                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.switch.core.mmu.dtb.walker       449000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.switch.core.inst     43385500                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.switch.core.data    190092250                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::total   2261585355                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.920982                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.switch.core.mmu.dtb.walker     0.052369                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.switch.core.inst     0.172042                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.switch.core.data     0.221038                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::total     0.626810                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 80059.170253                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.switch.core.mmu.dtb.walker 21380.952381                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.switch.core.inst 23643.324251                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.switch.core.data 115980.628432                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::total 78467.328950                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.UpgradeReq.hits::processor.switch.core.data          365                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2caches.UpgradeReq.hits::total          365                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2caches.UpgradeReq.misses::processor.switch.core.data            1                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.l2caches.UpgradeReq.misses::total            1                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.l2caches.UpgradeReq.missLatency::processor.switch.core.data        16000                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.l2caches.UpgradeReq.missLatency::total        16000                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.l2caches.UpgradeReq.accesses::processor.switch.core.data          366                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.UpgradeReq.accesses::total          366                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.UpgradeReq.missRate::processor.switch.core.data     0.002732                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches.UpgradeReq.missRate::total     0.002732                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches.UpgradeReq.avgMissLatency::processor.switch.core.data        16000                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.UpgradeReq.avgMissLatency::total        16000                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.UpgradeReq.mshrMisses::processor.switch.core.data            1                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.l2caches.UpgradeReq.mshrMisses::total            1                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.l2caches.UpgradeReq.mshrMissLatency::processor.switch.core.data        15750                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.UpgradeReq.mshrMissLatency::total        15750                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.UpgradeReq.mshrMissRate::processor.switch.core.data     0.002732                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches.UpgradeReq.mshrMissRate::total     0.002732                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches.UpgradeReq.avgMshrMissLatency::processor.switch.core.data        15750                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.UpgradeReq.avgMshrMissLatency::total        15750                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::processor.switch.core.data           76                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::total           76                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.WritebackClean.hits::writebacks          363                       # number of WritebackClean hits (Count)
board.cache_hierarchy.l2caches.WritebackClean.hits::total          363                       # number of WritebackClean hits (Count)
board.cache_hierarchy.l2caches.WritebackClean.accesses::writebacks          363                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackClean.accesses::total          363                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackDirty.hits::writebacks        41794                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches.WritebackDirty.hits::total        41794                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches.WritebackDirty.accesses::writebacks        41794                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackDirty.accesses::total        41794                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches.tags.tagsInUse 15593.449086                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2caches.tags.totalRefs        99322                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2caches.tags.sampledRefs        37743                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2caches.tags.avgRefs     2.631534                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2caches.tags.occupancies::writebacks    10.842093                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher  8324.959947                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.mmu.dtb.walker    27.681504                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.mmu.itb.walker     2.903109                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.inst  1522.931127                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.data  5704.131306                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::writebacks     0.000662                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.508115                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.mmu.dtb.walker     0.001690                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.mmu.itb.walker     0.000177                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.inst     0.092952                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.data     0.348153                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::total     0.951749                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.occupanciesTaskId::1022         9950                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches.tags.occupanciesTaskId::1024         6434                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::2          359                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::3         2388                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::4         7203                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::2           32                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::3          324                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::4         6078                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1022     0.607300                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1024     0.392700                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches.tags.tagAccesses      2131282                       # Number of tag accesses (Count)
board.cache_hierarchy.l2caches.tags.dataAccesses      2131282                       # Number of data accesses (Count)
board.cache_hierarchy.l2caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcXbar.transDist::ReadReq           24                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadResp        28858                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WriteReq           76                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WriteResp           76                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WritebackDirty        30080                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::CleanEvict         7541                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::UpgradeReq            3                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::UpgradeResp            3                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadExReq        16141                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadExResp        16141                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadSharedReq        28834                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.pktCount_board.cache_hierarchy.l2caches.mem_side_port::board.cache_hierarchy.llcache.cpu_side_port       127765                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.llcXbar.pktSize_board.cache_hierarchy.l2caches.mem_side_port::board.cache_hierarchy.llcache.cpu_side_port      4803722                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.llcXbar.snoops               24                       # Total snoops (Count)
board.cache_hierarchy.llcXbar.snoopTraffic          768                       # Total snoop traffic (Byte)
board.cache_hierarchy.llcXbar.snoopFanout::samples        45078                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::mean     0.000266                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::stdev     0.016314                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::0        45066     99.97%     99.97% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::1           12      0.03%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::total        45078                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcXbar.reqLayer0.occupancy     28223544                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.llcXbar.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.respLayer0.occupancy     22513250                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.llcXbar.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.snoopLayer0.occupancy         6003                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.llcXbar.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.snoop_filter.totRequests        82587                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitSingleRequests        37640                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.totSnoops           12                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitSingleSnoops           12                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.llcache.demandHits::cache_hierarchy.l1dcaches.prefetcher          309                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::processor.switch.core.mmu.dtb.walker           19                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::processor.switch.core.inst         1691                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::processor.switch.core.data          813                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::total         2832                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.overallHits::cache_hierarchy.l1dcaches.prefetcher          309                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::processor.switch.core.mmu.dtb.walker           19                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::processor.switch.core.inst         1691                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::processor.switch.core.data          813                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::total         2832                       # number of overall hits (Count)
board.cache_hierarchy.llcache.demandMisses::cache_hierarchy.l1dcaches.prefetcher        25018                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.switch.core.mmu.dtb.walker            2                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.switch.core.inst          144                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.switch.core.data        16967                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::total        42131                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.overallMisses::cache_hierarchy.l1dcaches.prefetcher        25018                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.switch.core.mmu.dtb.walker            2                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.switch.core.inst          144                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.switch.core.data        16967                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::total        42131                       # number of overall misses (Count)
board.cache_hierarchy.llcache.demandMissLatency::cache_hierarchy.l1dcaches.prefetcher   1919445039                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.switch.core.mmu.dtb.walker       144000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.switch.core.inst     16593750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.switch.core.data   1367359500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::total   3303542289                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::cache_hierarchy.l1dcaches.prefetcher   1919445039                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.switch.core.mmu.dtb.walker       144000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.switch.core.inst     16593750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.switch.core.data   1367359500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::total   3303542289                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.demandAccesses::cache_hierarchy.l1dcaches.prefetcher        25327                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.switch.core.mmu.dtb.walker           21                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.switch.core.inst         1835                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.switch.core.data        17780                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::total        44963                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::cache_hierarchy.l1dcaches.prefetcher        25327                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.switch.core.mmu.dtb.walker           21                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.switch.core.inst         1835                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.switch.core.data        17780                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::total        44963                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandMissRate::cache_hierarchy.l1dcaches.prefetcher     0.987800                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.switch.core.mmu.dtb.walker     0.095238                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.switch.core.inst     0.078474                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.switch.core.data     0.954274                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::total     0.937015                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::cache_hierarchy.l1dcaches.prefetcher     0.987800                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.switch.core.mmu.dtb.walker     0.095238                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.switch.core.inst     0.078474                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.switch.core.data     0.954274                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::total     0.937015                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.demandAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 76722.561316                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.switch.core.mmu.dtb.walker        72000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.switch.core.inst 115234.375000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.switch.core.data 80589.349915                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::total 78411.200517                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 76722.561316                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.switch.core.mmu.dtb.walker        72000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.switch.core.inst 115234.375000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.switch.core.data 80589.349915                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::total 78411.200517                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.llcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.llcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.llcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.llcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.llcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.llcache.demandMshrMisses::cache_hierarchy.l1dcaches.prefetcher        25018                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.switch.core.mmu.dtb.walker            2                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.switch.core.inst          144                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.switch.core.data        16967                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::total        42131                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher        25018                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.switch.core.mmu.dtb.walker            2                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.switch.core.inst          144                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.switch.core.data        16967                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::total        42131                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrUncacheable::processor.switch.core.data          100                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.llcache.overallMshrUncacheable::total          100                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.llcache.demandMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher   1913190539                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.switch.core.mmu.dtb.walker       143500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.switch.core.inst     16557750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.switch.core.data   1363117750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::total   3293009539                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher   1913190539                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.switch.core.mmu.dtb.walker       143500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.switch.core.inst     16557750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.switch.core.data   1363117750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::total   3293009539                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrUncacheableLatency::processor.switch.core.data      3492000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.llcache.overallMshrUncacheableLatency::total      3492000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.987800                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.switch.core.mmu.dtb.walker     0.095238                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.switch.core.inst     0.078474                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.switch.core.data     0.954274                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::total     0.937015                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.987800                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.switch.core.mmu.dtb.walker     0.095238                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.switch.core.inst     0.078474                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.switch.core.data     0.954274                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::total     0.937015                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 76472.561316                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker        71750                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.switch.core.inst 114984.375000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.switch.core.data 80339.349915                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::total 78161.200517                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 76472.561316                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker        71750                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.switch.core.inst 114984.375000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.switch.core.data 80339.349915                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::total 78161.200517                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrUncacheableLatency::processor.switch.core.data        34920                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrUncacheableLatency::total        34920                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.llcache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.llcache.ReadExReq.hits::processor.switch.core.data           98                       # number of ReadExReq hits (Count)
board.cache_hierarchy.llcache.ReadExReq.hits::total           98                       # number of ReadExReq hits (Count)
board.cache_hierarchy.llcache.ReadExReq.misses::processor.switch.core.data        16043                       # number of ReadExReq misses (Count)
board.cache_hierarchy.llcache.ReadExReq.misses::total        16043                       # number of ReadExReq misses (Count)
board.cache_hierarchy.llcache.ReadExReq.missLatency::processor.switch.core.data   1192094250                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.missLatency::total   1192094250                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.accesses::processor.switch.core.data        16141                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadExReq.accesses::total        16141                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadExReq.missRate::processor.switch.core.data     0.993929                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.missRate::total     0.993929                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.avgMissLatency::processor.switch.core.data 74306.192732                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.avgMissLatency::total 74306.192732                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.mshrMisses::processor.switch.core.data        16043                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadExReq.mshrMisses::total        16043                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadExReq.mshrMissLatency::processor.switch.core.data   1188083500                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.mshrMissLatency::total   1188083500                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.mshrMissRate::processor.switch.core.data     0.993929                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.mshrMissRate::total     0.993929                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.avgMshrMissLatency::processor.switch.core.data 74056.192732                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.avgMshrMissLatency::total 74056.192732                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadReq.mshrUncacheable::processor.switch.core.data           24                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.ReadReq.mshrUncacheable::total           24                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.ReadReq.mshrUncacheableLatency::processor.switch.core.data      3492000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.llcache.ReadReq.mshrUncacheableLatency::total      3492000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.llcache.ReadReq.avgMshrUncacheableLatency::processor.switch.core.data       145500                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadReq.avgMshrUncacheableLatency::total       145500                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher          309                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::processor.switch.core.mmu.dtb.walker           19                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::processor.switch.core.inst         1691                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::processor.switch.core.data          715                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::total         2734                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::cache_hierarchy.l1dcaches.prefetcher        25018                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.switch.core.mmu.dtb.walker            2                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.switch.core.inst          144                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.switch.core.data          924                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::total        26088                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches.prefetcher   1919445039                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.switch.core.mmu.dtb.walker       144000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.switch.core.inst     16593750                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.switch.core.data    175265250                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::total   2111448039                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher        25327                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.switch.core.mmu.dtb.walker           21                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.switch.core.inst         1835                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.switch.core.data         1639                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::total        28822                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.987800                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.switch.core.mmu.dtb.walker     0.095238                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.switch.core.inst     0.078474                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.switch.core.data     0.563758                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::total     0.905142                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 76722.561316                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.switch.core.mmu.dtb.walker        72000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.switch.core.inst 115234.375000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.switch.core.data 189681.006494                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::total 80935.604071                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher        25018                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.switch.core.mmu.dtb.walker            2                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.switch.core.inst          144                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.switch.core.data          924                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::total        26088                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher   1913190539                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.switch.core.mmu.dtb.walker       143500                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.switch.core.inst     16557750                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.switch.core.data    175034250                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::total   2104926039                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.987800                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.switch.core.mmu.dtb.walker     0.095238                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.switch.core.inst     0.078474                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.switch.core.data     0.563758                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::total     0.905142                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 76472.561316                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.mmu.dtb.walker        71750                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.inst 114984.375000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.data 189431.006494                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::total 80685.604071                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.UpgradeReq.hits::processor.switch.core.data            1                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.llcache.UpgradeReq.hits::total            1                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.llcache.UpgradeReq.misses::processor.switch.core.data            2                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.llcache.UpgradeReq.misses::total            2                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.llcache.UpgradeReq.missLatency::processor.switch.core.data        27500                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.llcache.UpgradeReq.missLatency::total        27500                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.llcache.UpgradeReq.accesses::processor.switch.core.data            3                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.UpgradeReq.accesses::total            3                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.UpgradeReq.missRate::processor.switch.core.data     0.666667                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.llcache.UpgradeReq.missRate::total     0.666667                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.llcache.UpgradeReq.avgMissLatency::processor.switch.core.data        13750                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.UpgradeReq.avgMissLatency::total        13750                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.UpgradeReq.mshrMisses::processor.switch.core.data            2                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.llcache.UpgradeReq.mshrMisses::total            2                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.llcache.UpgradeReq.mshrMissLatency::processor.switch.core.data        27000                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.UpgradeReq.mshrMissLatency::total        27000                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.UpgradeReq.mshrMissRate::processor.switch.core.data     0.666667                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.llcache.UpgradeReq.mshrMissRate::total     0.666667                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.llcache.UpgradeReq.avgMshrMissLatency::processor.switch.core.data        13500                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.UpgradeReq.avgMshrMissLatency::total        13500                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.WriteReq.mshrUncacheable::processor.switch.core.data           76                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.WriteReq.mshrUncacheable::total           76                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.WritebackDirty.hits::writebacks        30080                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.llcache.WritebackDirty.hits::total        30080                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.llcache.WritebackDirty.accesses::writebacks        30080                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.WritebackDirty.accesses::total        30080                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcache.tags.tagsInUse 42187.085295                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.llcache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.llcache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.llcache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.llcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.llcache.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher 23524.254673                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.mmu.dtb.walker    99.710163                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.mmu.itb.walker           23                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.inst  1946.405733                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.data 16593.714725                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.179476                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.mmu.dtb.walker     0.000761                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.mmu.itb.walker     0.000175                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.inst     0.014850                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.data     0.126600                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::total     0.321862                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.occupanciesTaskId::1022        29824                       # Occupied blocks per task id (Count)
board.cache_hierarchy.llcache.tags.occupanciesTaskId::1024        21459                       # Occupied blocks per task id (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::2          356                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::3         2373                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::4        27095                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::2           28                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::3          318                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::4        21113                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ratioOccsTaskId::1022     0.227539                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.llcache.tags.ratioOccsTaskId::1024     0.163719                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.llcache.tags.tagAccesses      1363522                       # Number of tag accesses (Count)
board.cache_hierarchy.llcache.tags.dataAccesses      1363522                       # Number of data accesses (Count)
board.cache_hierarchy.llcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.transDist::ReadReq           24                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadResp        26124                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteReq           79                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteResp           79                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WritebackDirty         6144                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanEvict           12                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::UpgradeReq            3                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq        16042                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp        16042                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq        26100                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::InvalidateReq         6144                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.apicbridge.mem_side_port::board.processor.start.core.interrupts.int_responder            6                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.apicbridge.mem_side_port::total            6                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.iocache.mem_side_port::board.memory.mem_ctrl0.port         6168                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.iocache.mem_side_port::board.memory.mem_ctrl1.port         6144                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.iocache.mem_side_port::total        12312                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.bridge.cpu_side_port          138                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl0.port        42131                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl1.port        42132                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.processor.start.core.interrupts.pio           62                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::total        84463                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total        96781                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.apicbridge.mem_side_port::board.processor.start.core.interrupts.int_responder           12                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.apicbridge.mem_side_port::total           12                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.iocache.mem_side_port::board.memory.mem_ctrl0.port       196608                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.iocache.mem_side_port::board.memory.mem_ctrl1.port       196608                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.iocache.mem_side_port::total       393216                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.bridge.cpu_side_port           78                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl0.port      1348096                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl1.port      1348224                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.processor.start.core.interrupts.pio          124                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::total      2696522                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total      3089750                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                12                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic          768                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples        48392                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean     0.000248                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev     0.015745                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0        48380     99.98%     99.98% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1           12      0.02%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total        48392                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy        28500                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer1.occupancy      8381948                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer2.occupancy      8356817                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer3.occupancy        15500                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer4.occupancy         1500                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer4.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer0.occupancy          750                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer2.occupancy         6747                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer4.occupancy     21979100                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer4.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests        54563                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests         6293                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            250                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.iobus.transDist::ReadReq                     36                       # Transaction distribution (Count)
board.iobus.transDist::ReadResp                    36                       # Transaction distribution (Count)
board.iobus.transDist::WriteReq                  6192                       # Transaction distribution (Count)
board.iobus.transDist::WriteResp                 6192                       # Transaction distribution (Count)
board.iobus.pktCount_board.bridge.mem_side_port::board.pc.south_bridge.ide.pio          138                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.bridge.mem_side_port::total          138                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.ide.dma::board.cache_hierarchy.iocache.cpu_side_port        12312                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.ide.dma::total        12312                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::board.apicbridge.cpu_side_port            6                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::total            6                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount::total                     12456                       # Packet count per connected requestor and responder (Count)
board.iobus.pktSize_board.bridge.mem_side_port::board.pc.south_bridge.ide.pio           78                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.bridge.mem_side_port::total           78                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.ide.dma::board.cache_hierarchy.iocache.cpu_side_port       393312                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.ide.dma::total       393312                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::board.apicbridge.cpu_side_port           12                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::total           12                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize::total                     393402                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.reqLayer0.occupancy                  1500                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer0.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer16.occupancy              7832491                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer16.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer3.occupancy                 28500                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer3.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.respLayer0.occupancy                23250                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer0.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer1.occupancy              1542000                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer1.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer2.occupancy                  750                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer2.utilization                0.0                       # Layer utilization (Ratio)
board.memory.mem_ctrl0.avgPriority_writebacks::samples      3072.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_cache_hierarchy.l1dcaches.prefetcher::samples     12455.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.switch.core.inst::samples        76.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.switch.core.data::samples      8533.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl0.priorityMaxLatency 0.016636691954                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl0.numReadWriteTurnArounds           70                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl0.numWriteReadTurnArounds           70                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl0.numStayReadState         42999                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl0.numStayWriteState         3187                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl0.readReqs                 21064                       # Number of read requests accepted (Count)
board.memory.mem_ctrl0.writeReqs                 3072                       # Number of write requests accepted (Count)
board.memory.mem_ctrl0.readBursts               21064                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl0.writeBursts               3072                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl0.servicedByWrQ                0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl0.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl0.avgRdQLen                 1.95                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.avgWrQLen                85.02                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl0.numWrRetry                  74                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl0.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::6           21064                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::6           3072                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.rdQLenPdf::0             13382                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::1              5888                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::2              1429                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::3               267                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::4                89                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::5                 8                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::6                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::7                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::47               17                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::48               18                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::49               26                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::50               60                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::51               95                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::52              134                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::53              198                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::54              222                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::55              184                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::56              157                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::57              157                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::58              120                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::59              128                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::60               92                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::61               69                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::62               58                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::63               53                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::64               68                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::65               44                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::66               45                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::67               54                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::68               50                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::69               52                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::70               56                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::71               46                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::72               32                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::73               27                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::74               22                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::75               15                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::76               11                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::77                9                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::78               11                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::79               10                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::80                8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::81                6                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::82                6                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::83                7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::84                7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::85                8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::86                7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::87                6                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::88                6                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::89                6                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::90                6                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::91                8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::92                9                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::93                9                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::94                8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::95                7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::96                6                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::97                6                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::98                6                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::99                7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::100               6                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::101               8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::102               8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::103               7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::104               6                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::105               7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::106               7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::107              10                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::108              14                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::109              15                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::110              15                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::111              17                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::112              15                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::113              12                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::114              12                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::115              13                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::116              14                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::117              17                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::118              19                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::119              14                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::120              18                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::121              28                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::122              30                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::123              34                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::124              42                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::125              49                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::126              48                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::127             108                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdPerTurnAround::samples           70                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::mean   288.814286                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::stdev  2163.422083                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::0-511           67     95.71%     95.71% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::512-1023            2      2.86%     98.57% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::17920-18431            1      1.43%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::total           70                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.wrPerTurnAround::samples           70                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::mean    43.885714                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::gmean    25.821681                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::stdev    65.642100                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::16-19           47     67.14%     67.14% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::20-23            6      8.57%     75.71% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::28-31            1      1.43%     77.14% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::32-35            2      2.86%     80.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::60-63            4      5.71%     85.71% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::72-75            1      1.43%     87.14% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::88-91            2      2.86%     90.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::136-139            1      1.43%     91.43% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::180-183            1      1.43%     92.86% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::192-195            2      2.86%     95.71% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::288-291            3      4.29%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::total           70                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.bytesReadWrQ                 0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl0.bytesReadSys           1348096                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl0.bytesWrittenSys         196608                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl0.avgRdBWSys        48463387.71804837                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.avgWrBWSys        7067960.83696566                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.totGap             27690986750                       # Total gap between requests (Tick)
board.memory.mem_ctrl0.avgGap              1147289.81                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl0.requestorReadBytes::cache_hierarchy.l1dcaches.prefetcher       797120                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.switch.core.inst         4864                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.switch.core.data       546112                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorWriteBytes::writebacks       196608                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl0.requestorReadRate::cache_hierarchy.l1dcaches.prefetcher 28656071.687632568181                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.switch.core.inst 174858.406122848275                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.switch.core.data 19632457.624292951077                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorWriteRate::writebacks 7067960.836965656839                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadAccesses::cache_hierarchy.l1dcaches.prefetcher        12455                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.switch.core.inst           76                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.switch.core.data         8533                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorWriteAccesses::writebacks         3072                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadTotalLat::cache_hierarchy.l1dcaches.prefetcher    493887579                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.switch.core.inst      7327948                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.switch.core.data    369439639                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorWriteTotalLat::writebacks 1026104043933                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadAvgLat::cache_hierarchy.l1dcaches.prefetcher     39653.76                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.switch.core.inst     96420.37                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.switch.core.data     43295.40                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorWriteAvgLat::writebacks 334018243.47                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.dram.bytesRead::cache_hierarchy.l1dcaches.prefetcher       797120                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.switch.core.inst         4864                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.switch.core.data       546112                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::total      1348096                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesInstRead::processor.switch.core.inst         4864                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesInstRead::total         4864                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesWritten::writebacks       196608                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl0.dram.bytesWritten::total       196608                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl0.dram.numReads::cache_hierarchy.l1dcaches.prefetcher        12455                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.switch.core.inst           76                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.switch.core.data         8533                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::total        21064                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numWrites::writebacks         3072                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numWrites::total         3072                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.bwRead::cache_hierarchy.l1dcaches.prefetcher     28656072                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.switch.core.inst       174858                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.switch.core.data     19632458                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::total     48463388                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwInstRead::processor.switch.core.inst       174858                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwInstRead::total       174858                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwWrite::writebacks      7067961                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwWrite::total      7067961                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::writebacks      7067961                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::cache_hierarchy.l1dcaches.prefetcher     28656072                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.switch.core.inst       174858                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.switch.core.data     19632458                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::total     55531349                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.readBursts          21064                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl0.dram.writeBursts          3072                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::0          645                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::1          640                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::2          641                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::3          645                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::4          642                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::5          645                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::6          607                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::7          614                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::8          653                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::9          646                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::10          645                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::11          645                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::12          640                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::13          640                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::14          643                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::15          653                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::16          683                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::17          640                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::18          641                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::19          644                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::20          663                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::21          736                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::22          768                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::23          645                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::24          641                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::25          644                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::26          640                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::27          645                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::28          643                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::29          645                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::30          771                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::31          771                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::0          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::1          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::2          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::3          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::4          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::5          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::6          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::7          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::8          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::9          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::10          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::11          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::12          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::13          117                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::14           52                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::21            9                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::22           78                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::23          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::24          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::25          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::26          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::27          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::28          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::29          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::30          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::31          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.totQLat         502203678                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl0.dram.totBusLat        70185248                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl0.dram.totMemAccLat    870655166                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl0.dram.avgQLat          23841.80                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgMemAccLat     41333.80                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.readRowHits         19369                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl0.dram.writeRowHits         2872                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl0.dram.readRowHitRate        91.95                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl0.dram.writeRowHitRate        93.49                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl0.dram.bytesPerActivate::samples         1895                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::mean   815.147230                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::gmean   643.283342                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::stdev   350.664572                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::0-127          166      8.76%      8.76% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::128-255          109      5.75%     14.51% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::256-383           77      4.06%     18.58% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::384-511           39      2.06%     20.63% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::512-639           54      2.85%     23.48% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::640-767           61      3.22%     26.70% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::768-895           36      1.90%     28.60% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::896-1023           55      2.90%     31.50% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::1024-1151         1298     68.50%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::total         1895                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.dramBytesRead      1348096                       # Total bytes read (Byte)
board.memory.mem_ctrl0.dram.dramBytesWritten       196608                       # Total bytes written (Byte)
board.memory.mem_ctrl0.dram.avgRdBW         48.463388                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.avgWrBW          7.067961                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl0.dram.busUtil              0.29                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl0.dram.busUtilRead          0.25                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl0.dram.busUtilWrite         0.04                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl0.dram.pageHitRate         92.15                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl0.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl0.dram.rank0.actEnergy 1356657.120000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preEnergy 2395021.608000                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.readEnergy 28098292.185600                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.writeEnergy 4324149.648000                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.refreshEnergy 116247154.531200                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actBackEnergy 131403547.548000                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preBackEnergy 9148323.206400                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actPowerDownEnergy 250473242.611200                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.prePowerDownEnergy 84250286.400000                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.selfRefreshEnergy 7753448695.473597                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.totalEnergy 8381145370.331997                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.averagePower   301.298051                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank0.totalIdleTime  27754786605                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::IDLE     18168000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::REF     60200000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::SREF  26829881960                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::PRE_PDN    343617489                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT    227581925                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT_PDN    705167066                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.actEnergy 1598360.400000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preEnergy 2821720.860000                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.readEnergy 29678203.968000                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.writeEnergy 2922870.384000                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.refreshEnergy 273045642.038401                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actBackEnergy 167086456.672800                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preBackEnergy 18426338.515200                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actPowerDownEnergy 513989537.913600                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.prePowerDownEnergy 320009544.959999                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.selfRefreshEnergy 7155511504.058398                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.totalEnergy 8485090179.770398                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.averagePower   305.034816                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank1.totalIdleTime  21861465402                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::IDLE     40956000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::REF    141400000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::SREF  24627957370                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::PRE_PDN   1333379913                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT    227490938                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT_PDN   1447042189                       # Time in different power states (Tick)
board.memory.mem_ctrl0.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.avgPriority_writebacks::samples      3072.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_cache_hierarchy.l1dcaches.prefetcher::samples     12563.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.switch.core.mmu.dtb.walker::samples         2.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.switch.core.inst::samples        68.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.switch.core.data::samples      8433.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl1.priorityMaxLatency 0.016636667454                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl1.numReadWriteTurnArounds           67                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl1.numWriteReadTurnArounds           67                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl1.numStayReadState         43012                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl1.numStayWriteState         3137                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl1.readReqs                 21066                       # Number of read requests accepted (Count)
board.memory.mem_ctrl1.writeReqs                 3072                       # Number of write requests accepted (Count)
board.memory.mem_ctrl1.readBursts               21066                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl1.writeBursts               3072                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl1.servicedByWrQ                0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl1.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl1.avgRdQLen                 2.00                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.avgWrQLen                70.28                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl1.numWrRetry                  44                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl1.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::6           21066                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::6           3072                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.rdQLenPdf::0             10057                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::1              5908                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::2              4726                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::3               279                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::4                70                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::5                20                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::6                 6                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::7                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::47               18                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::48               24                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::49               33                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::50               75                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::51               92                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::52              160                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::53              213                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::54              228                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::55              199                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::56              182                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::57              171                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::58              129                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::59              134                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::60              110                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::61               86                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::62               76                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::63               64                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::64               71                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::65               40                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::66               39                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::67               53                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::68               49                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::69               47                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::70               41                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::71               36                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::72               28                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::73               21                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::74               21                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::75               12                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::76                9                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::77               10                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::78               10                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::79               12                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::80                9                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::81                8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::82                5                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::83                5                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::84                5                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::85                5                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::86                5                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::87                5                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::88                5                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::89                5                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::90                5                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::91                5                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::92                5                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::93                5                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::94                5                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::95                6                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::96                8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::97                8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::98                8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::99                8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::100               7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::101               6                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::102               5                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::103               5                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::104               5                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::105               5                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::106               6                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::107               5                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::108               5                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::109               5                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::110               5                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::111               6                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::112               6                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::113               8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::114               8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::115               8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::116               7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::117               9                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::118               7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::119              10                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::120              18                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::121              26                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::122              29                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::123              49                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::124              54                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::125              48                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::126              39                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::127              68                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdPerTurnAround::samples           67                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::mean   301.835821                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::stdev  2211.157345                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::0-511           64     95.52%     95.52% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::512-1023            2      2.99%     98.51% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::17920-18431            1      1.49%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::total           67                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.wrPerTurnAround::samples           67                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::mean    45.850746                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::gmean    27.258179                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::stdev    64.342421                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::16-19           43     64.18%     64.18% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::20-23            4      5.97%     70.15% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::24-27            1      1.49%     71.64% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::32-35            4      5.97%     77.61% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::64-67            2      2.99%     80.60% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::72-75            4      5.97%     86.57% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::80-83            1      1.49%     88.06% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::112-115            1      1.49%     89.55% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::132-135            1      1.49%     91.04% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::180-183            2      2.99%     94.03% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::192-195            1      1.49%     95.52% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::252-255            1      1.49%     97.01% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::276-279            1      1.49%     98.51% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::288-291            1      1.49%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::total           67                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.bytesReadWrQ                 0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl1.bytesReadSys           1348224                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl1.bytesWrittenSys         196608                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl1.avgRdBWSys        48467989.25505161                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.avgWrBWSys        7067960.83696566                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.totGap             27698008251                       # Total gap between requests (Tick)
board.memory.mem_ctrl1.avgGap              1147485.63                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl1.requestorReadBytes::cache_hierarchy.l1dcaches.prefetcher       804032                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.switch.core.mmu.dtb.walker          128                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.switch.core.inst         4352                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.switch.core.data       539712                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorWriteBytes::writebacks       196608                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl1.requestorReadRate::cache_hierarchy.l1dcaches.prefetcher 28904554.685807142407                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.switch.core.mmu.dtb.walker 4601.537003232849                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.switch.core.inst 156452.258109916875                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.switch.core.data 19402380.774131309241                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorWriteRate::writebacks 7067960.836965656839                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadAccesses::cache_hierarchy.l1dcaches.prefetcher        12563                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.switch.core.mmu.dtb.walker            2                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.switch.core.inst           68                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.switch.core.data         8433                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorWriteAccesses::writebacks         3072                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadTotalLat::cache_hierarchy.l1dcaches.prefetcher    561505746                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.switch.core.mmu.dtb.walker        75304                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.switch.core.inst      4325652                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.switch.core.data    416370063                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorWriteTotalLat::writebacks 1025986798563                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadAvgLat::cache_hierarchy.l1dcaches.prefetcher     44695.20                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.switch.core.mmu.dtb.walker     37652.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.switch.core.inst     63612.53                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.switch.core.data     49373.90                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorWriteAvgLat::writebacks 333980077.66                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.dram.bytesRead::cache_hierarchy.l1dcaches.prefetcher       804032                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.switch.core.mmu.dtb.walker          128                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.switch.core.inst         4352                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.switch.core.data       539712                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::total      1348224                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesInstRead::processor.switch.core.inst         4352                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesInstRead::total         4352                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesWritten::writebacks       196608                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl1.dram.bytesWritten::total       196608                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl1.dram.numReads::cache_hierarchy.l1dcaches.prefetcher        12563                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.switch.core.mmu.dtb.walker            2                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.switch.core.inst           68                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.switch.core.data         8433                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::total        21066                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numWrites::writebacks         3072                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numWrites::total         3072                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.bwRead::cache_hierarchy.l1dcaches.prefetcher     28904555                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.switch.core.mmu.dtb.walker         4602                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.switch.core.inst       156452                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.switch.core.data     19402381                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::total     48467989                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwInstRead::processor.switch.core.inst       156452                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwInstRead::total       156452                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwWrite::writebacks      7067961                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwWrite::total      7067961                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::writebacks      7067961                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::cache_hierarchy.l1dcaches.prefetcher     28904555                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.switch.core.mmu.dtb.walker         4602                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.switch.core.inst       156452                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.switch.core.data     19402381                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::total     55535950                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.readBursts          21066                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl1.dram.writeBursts          3072                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::0          645                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::1          643                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::2          640                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::3          644                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::4          640                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::5          646                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::6          606                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::7          616                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::8          651                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::9          648                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::10          644                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::11          644                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::12          640                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::13          640                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::14          642                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::15          651                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::16          683                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::17          640                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::18          640                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::19          645                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::20          665                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::21          737                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::22          768                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::23          645                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::24          640                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::25          642                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::26          643                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::27          647                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::28          644                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::29          646                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::30          770                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::31          771                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::0          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::1          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::2          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::3          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::4          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::5          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::6          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::7          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::8          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::9          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::10          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::11          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::12          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::13          119                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::14           50                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::21            9                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::22           78                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::23          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::24          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::25          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::26          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::27          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::28          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::29          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::30          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::31          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.totQLat         613790293                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl1.dram.totBusLat        70191912                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl1.dram.totMemAccLat    982276765                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl1.dram.avgQLat          29136.54                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgMemAccLat     46628.54                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.readRowHits         19381                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl1.dram.writeRowHits         2872                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl1.dram.readRowHitRate        92.00                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl1.dram.writeRowHitRate        93.49                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl1.dram.bytesPerActivate::samples         1885                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::mean   819.539523                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::gmean   658.074698                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::stdev   344.099872                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::0-127          153      8.12%      8.12% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::128-255          106      5.62%     13.74% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::256-383           95      5.04%     18.78% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::384-511           48      2.55%     21.33% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::512-639           28      1.49%     22.81% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::640-767           66      3.50%     26.31% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::768-895           57      3.02%     29.34% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::896-1023           37      1.96%     31.30% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::1024-1151         1295     68.70%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::total         1885                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.dramBytesRead      1348224                       # Total bytes read (Byte)
board.memory.mem_ctrl1.dram.dramBytesWritten       196608                       # Total bytes written (Byte)
board.memory.mem_ctrl1.dram.avgRdBW         48.467989                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.avgWrBW          7.067961                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl1.dram.busUtil              0.29                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl1.dram.busUtilRead          0.25                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl1.dram.busUtilWrite         0.04                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl1.dram.pageHitRate         92.19                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl1.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.dram.rank0.actEnergy 1381607.136000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preEnergy 2439067.982400                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.readEnergy 28087320.576000                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.writeEnergy 4324149.648000                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.refreshEnergy 120978143.378400                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actBackEnergy 116396970.580800                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preBackEnergy 9283453.132800                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actPowerDownEnergy 269503459.478400                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.prePowerDownEnergy 92073156.000000                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.selfRefreshEnergy 7695957187.279199                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.totalEnergy 8340424515.192000                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.averagePower   299.834156                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank0.totalIdleTime  27639316753                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::IDLE     18406000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::REF     62650000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::SREF  26628261460                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::PRE_PDN    376228187                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT    193589657                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT_PDN    758707516                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.actEnergy 1557816.624000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preEnergy 2750145.501600                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.readEnergy 29694661.382400                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.writeEnergy 2922870.384000                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.refreshEnergy 249390697.802401                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actBackEnergy 151731329.181600                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preBackEnergy 18065538.892800                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actPowerDownEnergy 486649190.428800                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.prePowerDownEnergy 281156492.400000                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.selfRefreshEnergy 7234807978.776001                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.totalEnergy 8458856585.407202                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.averagePower   304.091731                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank1.totalIdleTime  21895660808                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::IDLE     41056000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::REF    129150000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::SREF  24901012860                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::PRE_PDN   1171492662                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT    206341122                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT_PDN   1370070856                       # Time in different power states (Tick)
board.memory.mem_ctrl1.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages           96                       # Number of full page size DMA writes. (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes       393216                       # Number of bytes transfered via DMA writes. (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs           96                       # Number of DMA write transactions. (Count)
board.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.numCycles                0                       # Number of cpu cycles simulated (Cycle)
board.processor.start.core.cpi                    nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.start.core.ipc                    nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.start.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.start.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.start.core.numVMExits               0                       # total number of KVM exits (Count)
board.processor.start.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.start.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.start.core.numMMIO                  0                       # number of VM exits due to memory mapped IO (Count)
board.processor.start.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.start.core.numIO                    0                       # number of VM exits due to legacy IO (Count)
board.processor.start.core.numHalt                  0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.start.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.start.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.start.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.start.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.start.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.start.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.start.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.start.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.start.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.start.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.start.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.start.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.start.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.start.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.start.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.start.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.start.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.start.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.start.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.start.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.start.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.start.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.start.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.start.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.start.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.start.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.start.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.start.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.start.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.start.core.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
board.processor.start.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.power_state.pwrStateResidencyTicks::OFF 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.start.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.start.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.switch.core.numCycles       111267170                       # Number of cpu cycles simulated (Cycle)
board.processor.switch.core.cpi              2.141269                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.switch.core.ipc              0.467013                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.switch.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.switch.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.switch.core.instsAdded      112895052                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.switch.core.nonSpecInstsAdded         6235                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.switch.core.instsIssued     111475581                       # Number of instructions issued (Count)
board.processor.switch.core.squashedInstsIssued          427                       # Number of squashed instructions issued (Count)
board.processor.switch.core.squashedInstsExamined      8216575                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.switch.core.squashedOperandsExamined      8787222                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.switch.core.squashedNonSpecRemoved         2508                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.switch.core.numIssuedDist::samples    111218781                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::mean     1.002309                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::stdev     1.276007                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::0     57566329     51.76%     51.76% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::1     20811549     18.71%     70.47% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::2     14729859     13.24%     83.72% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::3     12204350     10.97%     94.69% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::4      4972506      4.47%     99.16% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::5       904042      0.81%     99.97% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::6        30037      0.03%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::7           64      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::8           45      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::total    111218781                       # Number of insts issued each cycle (Count)
board.processor.switch.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntAlu       175238     31.33%     31.33% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntMult          188      0.03%     31.36% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntDiv       155155     27.74%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatAdd            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatCmp            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatCvt            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMult            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMultAcc            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatDiv            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMisc            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatSqrt            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAdd            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAddAcc            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAlu            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdCmp            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdCvt            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMisc            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMult            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMultAcc            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMatMultAcc            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShift            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShiftAcc            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdDiv            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSqrt            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatAdd            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatAlu            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatCmp            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatCvt            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatDiv            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMisc            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMult            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMultAcc            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatSqrt            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceAdd            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceAlu            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceCmp            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAes            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAesMix            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha1Hash            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha1Hash2            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha256Hash            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha256Hash2            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShaSigma2            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShaSigma3            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdPredAlu            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::Matrix            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MatrixMov            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MatrixOP            0      0.00%     59.10% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MemRead       143539     25.66%     84.76% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MemWrite        85213     15.23%     99.99% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMemRead            0      0.00%     99.99% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMemWrite           57      0.01%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statIssuedInstType_0::No_OpClass       132857      0.12%      0.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntAlu     84093297     75.44%     75.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntMult       449613      0.40%     75.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntDiv      2275797      2.04%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatAdd            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatCmp            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatCvt           48      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMult            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatDiv            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMisc            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatSqrt            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAdd            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAlu            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdCmp            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdCvt            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMisc            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMult            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShift            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdDiv            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSqrt            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAes            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAesMix            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::Matrix            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MatrixMov            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MatrixOP            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MemRead     17468778     15.67%     93.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MemWrite      7055095      6.33%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMemWrite           96      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::total    111475581                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.issueRate        1.001873                       # Inst issue rate ((Count/Cycle))
board.processor.switch.core.fuBusy             559390                       # FU busy when requested (Count)
board.processor.switch.core.fuBusyRate       0.005018                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.switch.core.intInstQueueReads    334729414                       # Number of integer instruction queue reads (Count)
board.processor.switch.core.intInstQueueWrites    121118555                       # Number of integer instruction queue writes (Count)
board.processor.switch.core.intInstQueueWakeupAccesses    110749449                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.switch.core.fpInstQueueReads          345                       # Number of floating instruction queue reads (Count)
board.processor.switch.core.fpInstQueueWrites          144                       # Number of floating instruction queue writes (Count)
board.processor.switch.core.fpInstQueueWakeupAccesses          144                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.switch.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.switch.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.switch.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.switch.core.intAluAccesses    111901913                       # Number of integer alu accesses (Count)
board.processor.switch.core.fpAluAccesses          201                       # Number of floating point alu accesses (Count)
board.processor.switch.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch.core.numSquashedInsts       135091                       # Number of squashed instructions skipped in execute (Count)
board.processor.switch.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.switch.core.timesIdled            909                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.switch.core.idleCycles          48389                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.switch.core.MemDepUnit__0.insertedLoads     17726451                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__0.insertedStores      7057069                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__0.conflictingLoads       217315                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__0.conflictingStores        13375                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.branchPred.lookups_0::NoBranch         3548      0.02%      0.02% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::Return      1942379     11.59%     11.61% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::CallDirect      1370501      8.18%     19.79% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::CallIndirect        65136      0.39%     20.18% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::DirectCond     11625283     69.36%     89.53% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::DirectUncond      1754053     10.47%    100.00% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::total     16760900                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.squashes_0::NoBranch         3357      0.12%      0.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::Return       580831     21.06%     21.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::CallDirect        73858      2.68%     23.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::CallIndirect           40      0.00%     23.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::DirectCond      1571167     56.97%     80.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::DirectUncond       528638     19.17%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::total      2757891                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.corrected_0::NoBranch          375      0.03%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::Return          853      0.07%      0.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::CallDirect       453565     34.73%     34.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::CallIndirect            0      0.00%     34.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::DirectCond       717759     54.96%     89.79% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::DirectUncond       133328     10.21%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::total      1305880                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.committed_0::NoBranch          191      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::Return      1361548      9.72%      9.72% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::CallDirect      1296643      9.26%     18.98% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::CallIndirect        65096      0.46%     19.45% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::DirectCond     10054114     71.80%     91.25% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::DirectUncond      1225415      8.75%    100.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::total     14003007                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.mispredicted_0::NoBranch          191      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::Return          847      0.07%      0.08% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::CallDirect       450349     36.44%     36.52% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::CallIndirect            0      0.00%     36.52% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::DirectCond       717612     58.06%     94.59% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::DirectUncond        66924      5.41%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::total      1235923                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.targetProvider_0::NoTarget      8835613     52.72%     52.72% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::BTB      5917812     35.31%     88.02% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::RAS      1942379     11.59%     99.61% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::Indirect        65096      0.39%    100.00% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::total     16760900                       # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetWrong_0::NoBranch      1237630     99.83%     99.83% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::Return         1275      0.10%     99.93% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::CallDirect          853      0.07%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::total      1239758                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.condPredicted     11626138                       # Number of conditional branches predicted (Count)
board.processor.switch.core.branchPred.condPredictedTaken      4038283                       # Number of conditional branches predicted as taken (Count)
board.processor.switch.core.branchPred.condIncorrect      1305880                       # Number of conditional branches incorrect (Count)
board.processor.switch.core.branchPred.predTakenBTBMiss      1237581                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.switch.core.branchPred.NotTakenMispredicted      1304825                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.switch.core.branchPred.TakenMispredicted         1055                       # Number branches predicted taken but are actually not taken (Count)
board.processor.switch.core.branchPred.BTBLookups     16760900                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.BTBUpdates      1303597                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.BTBHits      7058817                       # Number of BTB hits (Count)
board.processor.switch.core.branchPred.BTBHitRatio     0.421148                       # BTB Hit Ratio (Ratio)
board.processor.switch.core.branchPred.BTBMispredicted      1302892                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.switch.core.branchPred.indirectLookups        65136                       # Number of indirect predictor lookups. (Count)
board.processor.switch.core.branchPred.indirectHits        65096                       # Number of indirect target hits. (Count)
board.processor.switch.core.branchPred.indirectMisses           40                       # Number of indirect misses. (Count)
board.processor.switch.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.switch.core.branchPred.btb.lookups::NoBranch         3548      0.02%      0.02% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::Return      1942379     11.59%     11.61% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::CallDirect      1370501      8.18%     19.79% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::CallIndirect        65136      0.39%     20.18% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::DirectCond     11625283     69.36%     89.53% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::DirectUncond      1754053     10.47%    100.00% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::total     16760900                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.misses::NoBranch         1116      0.01%      0.01% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::Return      1872828     19.30%     19.31% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::CallDirect       455619      4.70%     24.01% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::CallIndirect        65136      0.67%     24.68% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::DirectCond      7171885     73.92%     98.60% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::DirectUncond       135499      1.40%    100.00% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::total      9702083                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::CallDirect       453565     34.79%     34.79% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::CallIndirect            0      0.00%     34.79% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::DirectCond       716704     54.98%     89.77% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::DirectUncond       133328     10.23%    100.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::total      1303597                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::CallDirect       453565     34.79%     34.79% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     34.79% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::DirectCond       716704     54.98%     89.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::DirectUncond       133328     10.23%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::total      1303597                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.branchPred.indirectBranchPred.lookups        65136                       # Number of lookups (Count)
board.processor.switch.core.branchPred.indirectBranchPred.hits        65096                       # Number of hits of a tag (Count)
board.processor.switch.core.branchPred.indirectBranchPred.misses           40                       # Number of misses (Count)
board.processor.switch.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.switch.core.branchPred.indirectBranchPred.indirectRecords        65136                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.switch.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.switch.core.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
board.processor.switch.core.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.ras.pushes      2016468                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.switch.core.branchPred.ras.pops      2016277                       # Number of times a PC was poped from the RAS (Count)
board.processor.switch.core.branchPred.ras.squashes       654729                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.switch.core.branchPred.ras.used      1361548                       # Number of times the RAS is the provider (Count)
board.processor.switch.core.branchPred.ras.correct      1360701                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.ras.incorrect          847                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderCorrect      4907641                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderCorrect          264                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.bimodalAltMatchProviderCorrect           90                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.bimodalProviderCorrect      5079575                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderWrong        66242                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderWrong           88                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.bimodalAltMatchProviderWrong           33                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.bimodalProviderWrong          182                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderWouldHaveHit           28                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderWouldHaveHit           68                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::1      1420110                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::2       819815                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::3      1224810                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::4       450783                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::5         1104                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::6         1448                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::7         3097                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::8         2080                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::9         4638                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::10        10454                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::11        38338                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::12       997558                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::0      3790461                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::1        56217                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::2          785                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::3        68896                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::4         2516                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::5         1180                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::6         1452                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::7         8212                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::8         3004                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::9        41794                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::10       491462                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::11       508256                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.commit.commitSquashedInsts     13355582                       # The number of squashed insts skipped by commit (Count)
board.processor.switch.core.commit.commitNonSpecStalls         3727                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.switch.core.commit.branchMispredicts       718508                       # The number of times a branch was mispredicted (Count)
board.processor.switch.core.commit.numCommittedDist::samples    109428301                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::mean     0.956651                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::stdev     1.621208                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::0     65400458     59.77%     59.77% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::1     21162738     19.34%     79.10% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::2      4981924      4.55%     83.66% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::3     10455753      9.55%     93.21% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::4      1927747      1.76%     94.97% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::5      1377364      1.26%     96.23% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::6      2121286      1.94%     98.17% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::7      1142911      1.04%     99.22% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::8       858120      0.78%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::total    109428301                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.switch.core.commit.membars          452                       # Number of memory barriers committed (Count)
board.processor.switch.core.commit.functionCalls      1361739                       # Number of function calls committed. (Count)
board.processor.switch.core.commit.committedInstType_0::No_OpClass       131166      0.13%      0.13% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntAlu     78817883     75.29%     75.42% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntMult       449546      0.43%     75.85% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntDiv      2275544      2.17%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatAdd            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatCmp            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatCvt           48      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMult            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatDiv            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMisc            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatSqrt            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAdd            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAlu            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdCmp            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdCvt            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMisc            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMult            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShift            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAes            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::Matrix            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MatrixMov            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MatrixOP            0      0.00%     78.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MemRead     16161253     15.44%     93.46% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MemWrite      6849170      6.54%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMemWrite           96      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::total    104684706                       # Class of committed instruction (Count)
board.processor.switch.core.commit.commitEligibleSamples       858120                       # number cycles where commit BW limit reached (Cycle)
board.processor.switch.core.commitStats0.numInsts     51963192                       # Number of instructions committed (thread level) (Count)
board.processor.switch.core.commitStats0.numOps    104684706                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.switch.core.commitStats0.numInstsNotNOP     51963192                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.switch.core.commitStats0.numOpsNotNOP    104684706                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.switch.core.commitStats0.cpi     2.141269                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.switch.core.commitStats0.ipc     0.467013                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.switch.core.commitStats0.numMemRefs     23010519                       # Number of memory references committed (Count)
board.processor.switch.core.commitStats0.numFpInsts          144                       # Number of float instructions (Count)
board.processor.switch.core.commitStats0.numIntInsts    104021151                       # Number of integer instructions (Count)
board.processor.switch.core.commitStats0.numLoadInsts     16161253                       # Number of load instructions (Count)
board.processor.switch.core.commitStats0.numStoreInsts      6849266                       # Number of store instructions (Count)
board.processor.switch.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.switch.core.commitStats0.committedInstType::No_OpClass       131166      0.13%      0.13% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntAlu     78817883     75.29%     75.42% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntMult       449546      0.43%     75.85% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntDiv      2275544      2.17%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatAdd            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatCmp            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatCvt           48      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMult            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatDiv            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMisc            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAdd            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAlu            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdCmp            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdCvt            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMisc            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMult            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShift            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdDiv            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAes            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::Matrix            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MatrixMov            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MatrixOP            0      0.00%     78.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MemRead     16161253     15.44%     93.46% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MemWrite      6849170      6.54%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMemWrite           96      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::total    104684706                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedControl::IsControl     14003007                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsDirectControl     12576172                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsIndirectControl      1426644                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsCondControl     10054114                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsUncondControl      3948892                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsCall      1361739                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsReturn      1361548                       # Class of control type instructions committed (Count)
board.processor.switch.core.decode.idleCycles     64778873                       # Number of cycles decode is idle (Cycle)
board.processor.switch.core.decode.blockedCycles      7610403                       # Number of cycles decode is blocked (Cycle)
board.processor.switch.core.decode.runCycles     37783081                       # Number of cycles decode is running (Cycle)
board.processor.switch.core.decode.unblockCycles       326669                       # Number of cycles decode is unblocking (Cycle)
board.processor.switch.core.decode.squashCycles       719755                       # Number of cycles decode is squashing (Cycle)
board.processor.switch.core.decode.branchResolved      6485805                       # Number of times decode resolved a branch (Count)
board.processor.switch.core.decode.branchMispred       587557                       # Number of times decode detected a branch misprediction (Count)
board.processor.switch.core.decode.decodedInsts    121098217                       # Number of instructions handled by decode (Count)
board.processor.switch.core.decode.squashedInsts      3633784                       # Number of squashed instructions handled by decode (Count)
board.processor.switch.core.executeStats0.numInsts    111334351                       # Number of executed instructions (Count)
board.processor.switch.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.switch.core.executeStats0.numBranches     14739490                       # Number of branches executed (Count)
board.processor.switch.core.executeStats0.numLoadInsts     17397829                       # Number of load instructions executed (Count)
board.processor.switch.core.executeStats0.numStoreInsts      6988119                       # Number of stores executed (Count)
board.processor.switch.core.executeStats0.instRate     1.000604                       # Inst execution rate ((Count/Cycle))
board.processor.switch.core.executeStats0.numCCRegReads     72031334                       # Number of times the CC registers were read (Count)
board.processor.switch.core.executeStats0.numCCRegWrites     33916934                       # Number of times the CC registers were written (Count)
board.processor.switch.core.executeStats0.numFpRegReads          144                       # Number of times the floating registers were read (Count)
board.processor.switch.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.switch.core.executeStats0.numIntRegReads    140433807                       # Number of times the integer registers were read (Count)
board.processor.switch.core.executeStats0.numIntRegWrites     82854137                       # Number of times the integer registers were written (Count)
board.processor.switch.core.executeStats0.numMemRefs     24385948                       # Number of memory refs (Count)
board.processor.switch.core.executeStats0.numMiscRegReads     51141875                       # Number of times the Misc registers were read (Count)
board.processor.switch.core.executeStats0.numMiscRegWrites         3220                       # Number of times the Misc registers were written (Count)
board.processor.switch.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.switch.core.fetch.predictedBranches      7925287                       # Number of branches that fetch has predicted taken (Count)
board.processor.switch.core.fetch.cycles     46178265                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.switch.core.fetch.squashCycles      2614312                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.switch.core.fetch.tlbCycles         4759                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.switch.core.fetch.miscStallCycles         2285                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.switch.core.fetch.pendingTrapStallCycles         4808                       # Number of stall cycles due to pending traps (Cycle)
board.processor.switch.core.fetch.cacheLines     21022795                       # Number of cache lines fetched (Count)
board.processor.switch.core.fetch.icacheSquashes       655491                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.switch.core.fetch.tlbSquashes            2                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.switch.core.fetch.nisnDist::samples    111218781                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::mean     1.137462                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::stdev     1.678097                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::0     72861960     65.51%     65.51% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::1      3826814      3.44%     68.95% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::2      4430454      3.98%     72.94% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::3      6578762      5.92%     78.85% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::4     23520791     21.15%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::max_value            4                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::total    111218781                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetchStats0.numInsts     62975796                       # Number of instructions fetched (thread level) (Count)
board.processor.switch.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.switch.core.fetchStats0.fetchRate     0.565987                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.switch.core.fetchStats0.numBranches     16760900                       # Number of branches fetched (Count)
board.processor.switch.core.fetchStats0.branchRate     0.150637                       # Number of branch fetches per cycle (Ratio)
board.processor.switch.core.fetchStats0.icacheStallCycles     63721508                       # ICache total stall cycles (Cycle)
board.processor.switch.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.switch.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.switch.core.iew.squashCycles       719755                       # Number of cycles IEW is squashing (Cycle)
board.processor.switch.core.iew.blockCycles      1282821                       # Number of cycles IEW is blocking (Cycle)
board.processor.switch.core.iew.unblockCycles      1362120                       # Number of cycles IEW is unblocking (Cycle)
board.processor.switch.core.iew.dispatchedInsts    112901287                       # Number of instructions dispatched to IQ (Count)
board.processor.switch.core.iew.dispSquashedInsts      5291285                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.switch.core.iew.dispLoadInsts     17726451                       # Number of dispatched load instructions (Count)
board.processor.switch.core.iew.dispStoreInsts      7057069                       # Number of dispatched store instructions (Count)
board.processor.switch.core.iew.dispNonSpecInsts         4718                       # Number of dispatched non-speculative instructions (Count)
board.processor.switch.core.iew.iqFullEvents          447                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.switch.core.iew.lsqFullEvents      1361108                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.switch.core.iew.memOrderViolationEvents          839                       # Number of memory order violations (Count)
board.processor.switch.core.iew.predictedTakenIncorrect         2269                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.switch.core.iew.predictedNotTakenIncorrect       783965                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.switch.core.iew.branchMispredicts       786234                       # Number of branch mispredicts detected at execute (Count)
board.processor.switch.core.iew.instsToCommit    111263370                       # Cumulative count of insts sent to commit (Count)
board.processor.switch.core.iew.writebackCount    110749593                       # Cumulative count of insts written-back (Count)
board.processor.switch.core.iew.producerInst     72812878                       # Number of instructions producing a value (Count)
board.processor.switch.core.iew.consumerInst    111043511                       # Number of instructions consuming a value (Count)
board.processor.switch.core.iew.wbRate       0.995348                       # Insts written-back per cycle ((Count/Cycle))
board.processor.switch.core.iew.wbFanout     0.655715                       # Average fanout of values written-back ((Count/Count))
board.processor.switch.core.lsq0.forwLoads      1465751                       # Number of loads that had data forwarded from stores (Count)
board.processor.switch.core.lsq0.squashedLoads      1565198                       # Number of loads squashed (Count)
board.processor.switch.core.lsq0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.switch.core.lsq0.memOrderViolation          839                       # Number of memory ordering violations (Count)
board.processor.switch.core.lsq0.squashedStores       207803                       # Number of stores squashed (Count)
board.processor.switch.core.lsq0.rescheduledLoads           92                       # Number of loads that were rescheduled (Count)
board.processor.switch.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.switch.core.lsq0.loadToUse::samples     16161146                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::mean     5.945048                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::stdev    44.823815                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::0-9     16093786     99.58%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::10-19         2981      0.02%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::20-29         6101      0.04%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::30-39          798      0.00%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::40-49         1320      0.01%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::50-59          970      0.01%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::60-69         1383      0.01%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::70-79         1960      0.01%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::80-89         1885      0.01%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::90-99         2852      0.02%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::100-109         3650      0.02%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::110-119         2842      0.02%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::120-129         2865      0.02%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::130-139         2992      0.02%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::140-149         2832      0.02%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::150-159         3312      0.02%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::160-169         3150      0.02%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::170-179         3068      0.02%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::180-189         2730      0.02%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::190-199         2734      0.02%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::200-209         2753      0.02%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::210-219         2080      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::220-229         2100      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::230-239         1660      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::240-249         1018      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::250-259         1114      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::260-269          466      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::270-279          324      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::280-289          326      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::290-299          285      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::overflows         4809      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::max_value         6012                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::total     16161146                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.mmu.dtb.rdAccesses     17409229                       # TLB accesses on read requests (Count)
board.processor.switch.core.mmu.dtb.wrAccesses      6989493                       # TLB accesses on write requests (Count)
board.processor.switch.core.mmu.dtb.rdMisses         4662                       # TLB misses on read requests (Count)
board.processor.switch.core.mmu.dtb.wrMisses         1541                       # TLB misses on write requests (Count)
board.processor.switch.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch.core.mmu.itb.wrAccesses     21024393                       # TLB accesses on write requests (Count)
board.processor.switch.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch.core.mmu.itb.wrMisses         1428                       # TLB misses on write requests (Count)
board.processor.switch.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.power_state.pwrStateResidencyTicks::OFF 2344211745750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.rename.squashCycles       719755                       # Number of cycles rename is squashing (Cycle)
board.processor.switch.core.rename.idleCycles     66064560                       # Number of cycles rename is idle (Cycle)
board.processor.switch.core.rename.blockCycles      2689515                       # Number of cycles rename is blocking (Cycle)
board.processor.switch.core.rename.serializeStallCycles       191036                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.switch.core.rename.runCycles     36823732                       # Number of cycles rename is running (Cycle)
board.processor.switch.core.rename.unblockCycles      4730183                       # Number of cycles rename is unblocking (Cycle)
board.processor.switch.core.rename.renamedInsts    120916381                       # Number of instructions processed by rename (Count)
board.processor.switch.core.rename.ROBFullEvents          744                       # Number of times rename has blocked due to ROB full (Count)
board.processor.switch.core.rename.IQFullEvents         8257                       # Number of times rename has blocked due to IQ full (Count)
board.processor.switch.core.rename.SQFullEvents      4722589                       # Number of times rename has blocked due to SQ full (Count)
board.processor.switch.core.rename.fullRegistersEvents          410                       # Number of times there has been no free registers (Count)
board.processor.switch.core.rename.renamedOperands    192484342                       # Number of destination operands rename has renamed (Count)
board.processor.switch.core.rename.lookups    399421320                       # Number of register rename lookups that rename has made (Count)
board.processor.switch.core.rename.intLookups    150579417                       # Number of integer rename lookups (Count)
board.processor.switch.core.rename.fpLookups          204                       # Number of floating rename lookups (Count)
board.processor.switch.core.rename.committedMaps    167264595                       # Number of HB maps that are committed (Count)
board.processor.switch.core.rename.undoneMaps     25219710                       # Number of HB maps that are undone due to squashing (Count)
board.processor.switch.core.rename.serializing         5001                       # count of serializing insts renamed (Count)
board.processor.switch.core.rename.tempSerializing         4999                       # count of temporary serializing insts renamed (Count)
board.processor.switch.core.rename.skidInsts       433037                       # count of insts added to the skid buffer (Count)
board.processor.switch.core.rob.reads       226609611                       # The number of ROB reads (Count)
board.processor.switch.core.rob.writes      237871105                       # The number of ROB writes (Count)
board.processor.switch.core.thread_0.numInsts     51963192                       # Number of Instructions committed (Count)
board.processor.switch.core.thread_0.numOps    104684706                       # Number of Ops committed (Count)
board.processor.switch.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.027166                       # Number of seconds simulated (Second)
simTicks                                  27165891250                       # Number of ticks simulated (Tick)
finalTick                                121556573387500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    345.04                       # Real time elapsed on the host (Second)
hostTickRate                                 78732670                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    3571072                       # Number of bytes of host memory used (Byte)
simInsts                                  83237822464                       # Number of instructions simulated (Count)
simOps                                    83478843443                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                241241262                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  241939788                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.demandHits::processor.switch.core.mmu.dtb.walker        25205                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches.demandHits::total        25205                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches.overallHits::processor.switch.core.mmu.dtb.walker        25205                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches.overallHits::total        25205                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches.demandMisses::processor.switch.core.mmu.dtb.walker          572                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches.demandMisses::total          572                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches.overallMisses::processor.switch.core.mmu.dtb.walker          572                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches.overallMisses::total          572                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches.demandMissLatency::processor.switch.core.mmu.dtb.walker      7898750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMissLatency::total      7898750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMissLatency::processor.switch.core.mmu.dtb.walker      7898750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMissLatency::total      7898750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandAccesses::processor.switch.core.mmu.dtb.walker        25777                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.demandAccesses::total        25777                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.overallAccesses::processor.switch.core.mmu.dtb.walker        25777                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.overallAccesses::total        25777                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.demandMissRate::processor.switch.core.mmu.dtb.walker     0.022190                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandMissRate::total     0.022190                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMissRate::processor.switch.core.mmu.dtb.walker     0.022190                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMissRate::total     0.022190                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandAvgMissLatency::processor.switch.core.mmu.dtb.walker 13809.003497                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches.demandAvgMissLatency::total 13809.003497                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMissLatency::processor.switch.core.mmu.dtb.walker 13809.003497                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMissLatency::total 13809.003497                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.writebacks::writebacks          548                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches.writebacks::total          548                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches.demandMshrMisses::processor.switch.core.mmu.dtb.walker          572                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches.demandMshrMisses::total          572                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches.overallMshrMisses::processor.switch.core.mmu.dtb.walker          572                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches.overallMshrMisses::total          572                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches.demandMshrMissLatency::processor.switch.core.mmu.dtb.walker      7755750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMshrMissLatency::total      7755750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMshrMissLatency::processor.switch.core.mmu.dtb.walker      7755750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMshrMissLatency::total      7755750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMshrMissRate::processor.switch.core.mmu.dtb.walker     0.022190                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandMshrMissRate::total     0.022190                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMshrMissRate::processor.switch.core.mmu.dtb.walker     0.022190                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMshrMissRate::total     0.022190                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 13559.003497                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::total 13559.003497                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 13559.003497                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::total 13559.003497                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.replacements          548                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches.ReadReq.hits::processor.switch.core.mmu.dtb.walker        25205                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches.ReadReq.hits::total        25205                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches.ReadReq.misses::processor.switch.core.mmu.dtb.walker          572                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.misses::total          572                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.missLatency::processor.switch.core.mmu.dtb.walker      7898750                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.missLatency::total      7898750                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.accesses::processor.switch.core.mmu.dtb.walker        25777                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches.ReadReq.accesses::total        25777                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches.ReadReq.missRate::processor.switch.core.mmu.dtb.walker     0.022190                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.missRate::total     0.022190                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::processor.switch.core.mmu.dtb.walker 13809.003497                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::total 13809.003497                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::processor.switch.core.mmu.dtb.walker          572                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::total          572                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::processor.switch.core.mmu.dtb.walker      7755750                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::total      7755750                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::processor.switch.core.mmu.dtb.walker     0.022190                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::total     0.022190                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::processor.switch.core.mmu.dtb.walker 13559.003497                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::total 13559.003497                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.tags.tagsInUse    87.579470                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches.tags.totalRefs        21271                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.sampledRefs          548                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.avgRefs    38.815693                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches.tags.occupancies::processor.switch.core.mmu.dtb.walker    87.579470                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.dptw_caches.tags.avgOccs::processor.switch.core.mmu.dtb.walker     0.684215                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches.tags.avgOccs::total     0.684215                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches.tags.occupanciesTaskId::1024          110                       # Occupied blocks per task id (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::2           32                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::3           36                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::4           42                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ratioOccsTaskId::1024     0.859375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.dptw_caches.tags.tagAccesses       206788                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches.tags.dataAccesses       206788                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.demandMisses::pc.south_bridge.ide         8208                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.iocache.demandMisses::total         8208                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.iocache.overallMisses::pc.south_bridge.ide         8208                       # number of overall misses (Count)
board.cache_hierarchy.iocache.overallMisses::total         8208                       # number of overall misses (Count)
board.cache_hierarchy.iocache.demandMissLatency::pc.south_bridge.ide    257763006                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.iocache.demandMissLatency::total    257763006                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.iocache.overallMissLatency::pc.south_bridge.ide    257763006                       # number of overall miss ticks (Tick)
board.cache_hierarchy.iocache.overallMissLatency::total    257763006                       # number of overall miss ticks (Tick)
board.cache_hierarchy.iocache.demandAccesses::pc.south_bridge.ide         8208                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iocache.demandAccesses::total         8208                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iocache.overallAccesses::pc.south_bridge.ide         8208                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iocache.overallAccesses::total         8208                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iocache.demandMissRate::pc.south_bridge.ide            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.iocache.demandMissRate::total            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.iocache.overallMissRate::pc.south_bridge.ide            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.iocache.overallMissRate::total            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.iocache.demandAvgMissLatency::pc.south_bridge.ide 31403.875000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.iocache.demandAvgMissLatency::total 31403.875000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.iocache.overallAvgMissLatency::pc.south_bridge.ide 31403.875000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.iocache.overallAvgMissLatency::total 31403.875000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.iocache.blockedCycles::no_mshrs         3958                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCauses::no_mshrs           14                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.avgBlocked::no_mshrs   282.714286                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.writebacks::writebacks         8192                       # number of writebacks (Count)
board.cache_hierarchy.iocache.writebacks::total         8192                       # number of writebacks (Count)
board.cache_hierarchy.iocache.demandMshrMisses::pc.south_bridge.ide         8208                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.iocache.demandMshrMisses::total         8208                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.iocache.overallMshrMisses::pc.south_bridge.ide         8208                       # number of overall MSHR misses (Count)
board.cache_hierarchy.iocache.overallMshrMisses::total         8208                       # number of overall MSHR misses (Count)
board.cache_hierarchy.iocache.demandMshrMissLatency::pc.south_bridge.ide    155067009                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.demandMshrMissLatency::total    155067009                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.overallMshrMissLatency::pc.south_bridge.ide    155067009                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.overallMshrMissLatency::total    155067009                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.demandMshrMissRate::pc.south_bridge.ide            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.iocache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.iocache.overallMshrMissRate::pc.south_bridge.ide            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.iocache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.iocache.demandAvgMshrMissLatency::pc.south_bridge.ide 18892.179459                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.demandAvgMshrMissLatency::total 18892.179459                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.overallAvgMshrMissLatency::pc.south_bridge.ide 18892.179459                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.overallAvgMshrMissLatency::total 18892.179459                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.replacements         8208                       # number of replacements (Count)
board.cache_hierarchy.iocache.ReadReq.misses::pc.south_bridge.ide           16                       # number of ReadReq misses (Count)
board.cache_hierarchy.iocache.ReadReq.misses::total           16                       # number of ReadReq misses (Count)
board.cache_hierarchy.iocache.ReadReq.missLatency::pc.south_bridge.ide       672996                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.iocache.ReadReq.missLatency::total       672996                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.iocache.ReadReq.accesses::pc.south_bridge.ide           16                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iocache.ReadReq.accesses::total           16                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iocache.ReadReq.missRate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iocache.ReadReq.missRate::total            1                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iocache.ReadReq.avgMissLatency::pc.south_bridge.ide 42062.250000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.iocache.ReadReq.avgMissLatency::total 42062.250000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.iocache.ReadReq.mshrMisses::pc.south_bridge.ide           16                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.iocache.ReadReq.mshrMisses::total           16                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.iocache.ReadReq.mshrMissLatency::pc.south_bridge.ide       472996                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.ReadReq.mshrMissLatency::total       472996                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.ReadReq.mshrMissRate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iocache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iocache.ReadReq.avgMshrMissLatency::pc.south_bridge.ide 29562.250000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.ReadReq.avgMshrMissLatency::total 29562.250000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.WriteLineReq.misses::pc.south_bridge.ide         8192                       # number of WriteLineReq misses (Count)
board.cache_hierarchy.iocache.WriteLineReq.misses::total         8192                       # number of WriteLineReq misses (Count)
board.cache_hierarchy.iocache.WriteLineReq.missLatency::pc.south_bridge.ide    257090010                       # number of WriteLineReq miss ticks (Tick)
board.cache_hierarchy.iocache.WriteLineReq.missLatency::total    257090010                       # number of WriteLineReq miss ticks (Tick)
board.cache_hierarchy.iocache.WriteLineReq.accesses::pc.south_bridge.ide         8192                       # number of WriteLineReq accesses(hits+misses) (Count)
board.cache_hierarchy.iocache.WriteLineReq.accesses::total         8192                       # number of WriteLineReq accesses(hits+misses) (Count)
board.cache_hierarchy.iocache.WriteLineReq.missRate::pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses (Ratio)
board.cache_hierarchy.iocache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
board.cache_hierarchy.iocache.WriteLineReq.avgMissLatency::pc.south_bridge.ide 31383.057861                       # average WriteLineReq miss latency ((Tick/Count))
board.cache_hierarchy.iocache.WriteLineReq.avgMissLatency::total 31383.057861                       # average WriteLineReq miss latency ((Tick/Count))
board.cache_hierarchy.iocache.WriteLineReq.mshrMisses::pc.south_bridge.ide         8192                       # number of WriteLineReq MSHR misses (Count)
board.cache_hierarchy.iocache.WriteLineReq.mshrMisses::total         8192                       # number of WriteLineReq MSHR misses (Count)
board.cache_hierarchy.iocache.WriteLineReq.mshrMissLatency::pc.south_bridge.ide    154594013                       # number of WriteLineReq MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.WriteLineReq.mshrMissLatency::total    154594013                       # number of WriteLineReq MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.WriteLineReq.mshrMissRate::pc.south_bridge.ide            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
board.cache_hierarchy.iocache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
board.cache_hierarchy.iocache.WriteLineReq.avgMshrMissLatency::pc.south_bridge.ide 18871.339478                       # average WriteLineReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.WriteLineReq.avgMshrMissLatency::total 18871.339478                       # average WriteLineReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iocache.tags.totalRefs         8208                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.sampledRefs         8208                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.avgRefs            1                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iocache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iocache.tags.occupancies::pc.south_bridge.ide           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.iocache.tags.avgOccs::pc.south_bridge.ide            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iocache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
board.cache_hierarchy.iocache.tags.ageTaskId_1023::2           16                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.iocache.tags.tagAccesses        73872                       # Number of tag accesses (Count)
board.cache_hierarchy.iocache.tags.dataAccesses        73872                       # Number of data accesses (Count)
board.cache_hierarchy.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.demandHits::processor.switch.core.mmu.itb.walker         6659                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches.demandHits::total         6659                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches.overallHits::processor.switch.core.mmu.itb.walker         6659                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches.overallHits::total         6659                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches.demandMisses::processor.switch.core.mmu.itb.walker           51                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.iptw_caches.demandMisses::total           51                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.iptw_caches.overallMisses::processor.switch.core.mmu.itb.walker           51                       # number of overall misses (Count)
board.cache_hierarchy.iptw_caches.overallMisses::total           51                       # number of overall misses (Count)
board.cache_hierarchy.iptw_caches.demandMissLatency::processor.switch.core.mmu.itb.walker      4627250                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.iptw_caches.demandMissLatency::total      4627250                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.iptw_caches.overallMissLatency::processor.switch.core.mmu.itb.walker      4627250                       # number of overall miss ticks (Tick)
board.cache_hierarchy.iptw_caches.overallMissLatency::total      4627250                       # number of overall miss ticks (Tick)
board.cache_hierarchy.iptw_caches.demandAccesses::processor.switch.core.mmu.itb.walker         6710                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.demandAccesses::total         6710                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.overallAccesses::processor.switch.core.mmu.itb.walker         6710                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.overallAccesses::total         6710                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.demandMissRate::processor.switch.core.mmu.itb.walker     0.007601                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches.demandMissRate::total     0.007601                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches.overallMissRate::processor.switch.core.mmu.itb.walker     0.007601                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches.overallMissRate::total     0.007601                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches.demandAvgMissLatency::processor.switch.core.mmu.itb.walker 90730.392157                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.iptw_caches.demandAvgMissLatency::total 90730.392157                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.iptw_caches.overallAvgMissLatency::processor.switch.core.mmu.itb.walker 90730.392157                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.overallAvgMissLatency::total 90730.392157                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.writebacks::writebacks            7                       # number of writebacks (Count)
board.cache_hierarchy.iptw_caches.writebacks::total            7                       # number of writebacks (Count)
board.cache_hierarchy.iptw_caches.demandMshrMisses::processor.switch.core.mmu.itb.walker           51                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.iptw_caches.demandMshrMisses::total           51                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.iptw_caches.overallMshrMisses::processor.switch.core.mmu.itb.walker           51                       # number of overall MSHR misses (Count)
board.cache_hierarchy.iptw_caches.overallMshrMisses::total           51                       # number of overall MSHR misses (Count)
board.cache_hierarchy.iptw_caches.demandMshrMissLatency::processor.switch.core.mmu.itb.walker      4614500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches.demandMshrMissLatency::total      4614500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches.overallMshrMissLatency::processor.switch.core.mmu.itb.walker      4614500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches.overallMshrMissLatency::total      4614500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches.demandMshrMissRate::processor.switch.core.mmu.itb.walker     0.007601                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches.demandMshrMissRate::total     0.007601                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches.overallMshrMissRate::processor.switch.core.mmu.itb.walker     0.007601                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches.overallMshrMissRate::total     0.007601                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches.demandAvgMshrMissLatency::processor.switch.core.mmu.itb.walker 90480.392157                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.demandAvgMshrMissLatency::total 90480.392157                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.overallAvgMshrMissLatency::processor.switch.core.mmu.itb.walker 90480.392157                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.overallAvgMshrMissLatency::total 90480.392157                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.replacements            7                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches.ReadReq.hits::processor.switch.core.mmu.itb.walker         6659                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches.ReadReq.hits::total         6659                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches.ReadReq.misses::processor.switch.core.mmu.itb.walker           51                       # number of ReadReq misses (Count)
board.cache_hierarchy.iptw_caches.ReadReq.misses::total           51                       # number of ReadReq misses (Count)
board.cache_hierarchy.iptw_caches.ReadReq.missLatency::processor.switch.core.mmu.itb.walker      4627250                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.iptw_caches.ReadReq.missLatency::total      4627250                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.iptw_caches.ReadReq.accesses::processor.switch.core.mmu.itb.walker         6710                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches.ReadReq.accesses::total         6710                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches.ReadReq.missRate::processor.switch.core.mmu.itb.walker     0.007601                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches.ReadReq.missRate::total     0.007601                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches.ReadReq.avgMissLatency::processor.switch.core.mmu.itb.walker 90730.392157                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.ReadReq.avgMissLatency::total 90730.392157                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.ReadReq.mshrMisses::processor.switch.core.mmu.itb.walker           51                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.iptw_caches.ReadReq.mshrMisses::total           51                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.iptw_caches.ReadReq.mshrMissLatency::processor.switch.core.mmu.itb.walker      4614500                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches.ReadReq.mshrMissLatency::total      4614500                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches.ReadReq.mshrMissRate::processor.switch.core.mmu.itb.walker     0.007601                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches.ReadReq.mshrMissRate::total     0.007601                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches.ReadReq.avgMshrMissLatency::processor.switch.core.mmu.itb.walker 90480.392157                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.ReadReq.avgMshrMissLatency::total 90480.392157                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.tags.tagsInUse    29.199230                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches.tags.totalRefs           17                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.sampledRefs            7                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.avgRefs     2.428571                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches.tags.occupancies::processor.switch.core.mmu.itb.walker    29.199230                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.iptw_caches.tags.avgOccs::processor.switch.core.mmu.itb.walker     0.228119                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches.tags.avgOccs::total     0.228119                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches.tags.occupanciesTaskId::1024           70                       # Occupied blocks per task id (Count)
board.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::3           50                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::4           20                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.iptw_caches.tags.ratioOccsTaskId::1024     0.546875                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.iptw_caches.tags.tagAccesses        53731                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches.tags.dataAccesses        53731                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.demandHits::processor.switch.core.data     22495294                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches.demandHits::total     22495294                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches.overallHits::processor.switch.core.data     22495423                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches.overallHits::total     22495423                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches.demandMisses::processor.switch.core.data        74873                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches.demandMisses::total        74873                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches.overallMisses::processor.switch.core.data        74886                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches.overallMisses::total        74886                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches.demandMissLatency::processor.switch.core.data   5001095250                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMissLatency::total   5001095250                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMissLatency::processor.switch.core.data   5001095250                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMissLatency::total   5001095250                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandAccesses::processor.switch.core.data     22570167                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.demandAccesses::total     22570167                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.overallAccesses::processor.switch.core.data     22570309                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.overallAccesses::total     22570309                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.demandMissRate::processor.switch.core.data     0.003317                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandMissRate::total     0.003317                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMissRate::processor.switch.core.data     0.003318                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMissRate::total     0.003318                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandAvgMissLatency::processor.switch.core.data 66794.375142                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches.demandAvgMissLatency::total 66794.375142                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMissLatency::processor.switch.core.data 66782.779825                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMissLatency::total 66782.779825                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCycles::no_targets          669                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.blockedCauses::no_targets            4                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.avgBlocked::no_targets   167.250000                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.writebacks::writebacks         8598                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches.writebacks::total         8598                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches.demandMshrHits::processor.switch.core.data        63626                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches.demandMshrHits::total        63626                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches.overallMshrHits::processor.switch.core.data        63626                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches.overallMshrHits::total        63626                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches.demandMshrMisses::processor.switch.core.data        11247                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches.demandMshrMisses::total        11247                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher         9675                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::processor.switch.core.data        11260                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::total        20935                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrUncacheable::processor.switch.core.data          123                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrUncacheable::total          123                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches.demandMshrMissLatency::processor.switch.core.data   1091479750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMshrMissLatency::total   1091479750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    907432839                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::processor.switch.core.data   1092308000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::total   1999740839                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::processor.switch.core.data      4856000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::total      4856000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMshrMissRate::processor.switch.core.data     0.000498                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandMshrMissRate::total     0.000498                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::processor.switch.core.data     0.000499                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::total     0.000928                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::processor.switch.core.data 97046.301236                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::total 97046.301236                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 93791.507907                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::processor.switch.core.data 97007.815275                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::total 95521.415763                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::processor.switch.core.data 39479.674797                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::total 39479.674797                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.replacements        20936                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher         9675                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::total         9675                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    907432839                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::total    907432839                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 93791.507907                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::total 93791.507907                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.hits::processor.switch.core.data          210                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.hits::total          210                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.misses::processor.switch.core.data            1                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.misses::total            1                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.missLatency::processor.switch.core.data        79500                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.missLatency::total        79500                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.accesses::processor.switch.core.data          211                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.accesses::total          211                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.missRate::processor.switch.core.data     0.004739                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.missRate::total     0.004739                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.avgMissLatency::processor.switch.core.data        79500                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.avgMissLatency::total        79500                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMisses::processor.switch.core.data            1                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMisses::total            1                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMissLatency::processor.switch.core.data       951000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMissLatency::total       951000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMissRate::processor.switch.core.data     0.004739                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMissRate::total     0.004739                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.avgMshrMissLatency::processor.switch.core.data       951000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.avgMshrMissLatency::total       951000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.hits::processor.switch.core.data          211                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.hits::total          211                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.accesses::processor.switch.core.data          211                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.accesses::total          211                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.hits::processor.switch.core.data     15878954                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.hits::total     15878954                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.misses::processor.switch.core.data        71443                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.misses::total        71443                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.missLatency::processor.switch.core.data   4093438250                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.missLatency::total   4093438250                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.accesses::processor.switch.core.data     15950397                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.accesses::total     15950397                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.missRate::processor.switch.core.data     0.004479                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.missRate::total     0.004479                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::processor.switch.core.data 57296.561595                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::total 57296.561595                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.mshrHits::processor.switch.core.data        63583                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrHits::total        63583                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::processor.switch.core.data         7860                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::total         7860                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::processor.switch.core.data           32                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::total           32                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::processor.switch.core.data    186980500                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::total    186980500                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::processor.switch.core.data      4856000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::total      4856000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::processor.switch.core.data     0.000493                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::total     0.000493                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::processor.switch.core.data 23788.867684                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::total 23788.867684                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::processor.switch.core.data       151750                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::total       151750                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.SoftPFReq.hits::processor.switch.core.data          129                       # number of SoftPFReq hits (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.hits::total          129                       # number of SoftPFReq hits (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.misses::processor.switch.core.data           13                       # number of SoftPFReq misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.misses::total           13                       # number of SoftPFReq misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.accesses::processor.switch.core.data          142                       # number of SoftPFReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.accesses::total          142                       # number of SoftPFReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.missRate::processor.switch.core.data     0.091549                       # miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.missRate::total     0.091549                       # miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMisses::processor.switch.core.data           13                       # number of SoftPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMisses::total           13                       # number of SoftPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissLatency::processor.switch.core.data       828250                       # number of SoftPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissLatency::total       828250                       # number of SoftPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissRate::processor.switch.core.data     0.091549                       # mshr miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissRate::total     0.091549                       # mshr miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.avgMshrMissLatency::processor.switch.core.data 63711.538462                       # average SoftPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.SoftPFReq.avgMshrMissLatency::total 63711.538462                       # average SoftPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.hits::processor.switch.core.data      6616340                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.hits::total      6616340                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.misses::processor.switch.core.data         3430                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.misses::total         3430                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.missLatency::processor.switch.core.data    907657000                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.missLatency::total    907657000                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.accesses::processor.switch.core.data      6619770                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.WriteReq.accesses::total      6619770                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.WriteReq.missRate::processor.switch.core.data     0.000518                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.missRate::total     0.000518                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::processor.switch.core.data 264623.032070                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::total 264623.032070                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.mshrHits::processor.switch.core.data           43                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrHits::total           43                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::processor.switch.core.data         3387                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::total         3387                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::processor.switch.core.data           91                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::total           91                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::processor.switch.core.data    904499250                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::total    904499250                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::processor.switch.core.data     0.000512                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::total     0.000512                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::processor.switch.core.data 267050.265722                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::total 267050.265722                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.prefetcher.demandMshrMisses        11247                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIssued        25268                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUnused          191                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUseful         3064                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches.prefetcher.accuracy     0.121260                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.coverage     0.214101                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInCache         1336                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInMSHR        14257                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfLate        15593                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIdentified       184399                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfBufferHit       115228                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedDemand         6103                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfSpanPage         8533                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches.tags.totalRefs     23131766                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.sampledRefs        20936                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.avgRefs  1104.879920                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher   213.725828                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches.tags.occupancies::processor.switch.core.data   298.274172                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.417433                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::processor.switch.core.data     0.582567                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1022          100                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1024          412                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::0            3                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::1           15                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::2           76                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::3            5                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::4            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::0            2                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::1           19                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::2          364                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::3           20                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::4            7                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1022     0.195312                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1024     0.804688                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches.tags.tagAccesses    180586784                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches.tags.dataAccesses    180586784                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.demandHits::processor.switch.core.inst     21026603                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches.demandHits::total     21026603                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches.overallHits::processor.switch.core.inst     21026603                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches.overallHits::total     21026603                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches.demandMisses::processor.switch.core.inst        13855                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches.demandMisses::total        13855                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches.overallMisses::processor.switch.core.inst        13855                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches.overallMisses::total        13855                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches.demandMissLatency::processor.switch.core.inst    136961000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMissLatency::total    136961000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMissLatency::processor.switch.core.inst    136961000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMissLatency::total    136961000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandAccesses::processor.switch.core.inst     21040458                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.demandAccesses::total     21040458                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.overallAccesses::processor.switch.core.inst     21040458                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.overallAccesses::total     21040458                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.demandMissRate::processor.switch.core.inst     0.000658                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.demandMissRate::total     0.000658                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMissRate::processor.switch.core.inst     0.000658                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMissRate::total     0.000658                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.demandAvgMissLatency::processor.switch.core.inst  9885.312162                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches.demandAvgMissLatency::total  9885.312162                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMissLatency::processor.switch.core.inst  9885.312162                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMissLatency::total  9885.312162                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.demandMshrHits::processor.switch.core.inst          656                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches.demandMshrHits::total          656                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches.overallMshrHits::processor.switch.core.inst          656                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches.overallMshrHits::total          656                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches.demandMshrMisses::processor.switch.core.inst        13199                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches.demandMshrMisses::total        13199                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches.overallMshrMisses::processor.switch.core.inst        13199                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches.overallMshrMisses::total        13199                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches.demandMshrMissLatency::processor.switch.core.inst    122437250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMshrMissLatency::total    122437250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMshrMissLatency::processor.switch.core.inst    122437250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMshrMissLatency::total    122437250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMshrMissRate::processor.switch.core.inst     0.000627                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.demandMshrMissRate::total     0.000627                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMshrMissRate::processor.switch.core.inst     0.000627                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMshrMissRate::total     0.000627                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::processor.switch.core.inst  9276.251989                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::total  9276.251989                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::processor.switch.core.inst  9276.251989                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::total  9276.251989                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.replacements        13199                       # number of replacements (Count)
board.cache_hierarchy.l1icaches.ReadReq.hits::processor.switch.core.inst     21026603                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.hits::total     21026603                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.misses::processor.switch.core.inst        13855                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.misses::total        13855                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.missLatency::processor.switch.core.inst    136961000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.missLatency::total    136961000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.accesses::processor.switch.core.inst     21040458                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches.ReadReq.accesses::total     21040458                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches.ReadReq.missRate::processor.switch.core.inst     0.000658                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.missRate::total     0.000658                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::processor.switch.core.inst  9885.312162                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::total  9885.312162                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.mshrHits::processor.switch.core.inst          656                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrHits::total          656                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMisses::processor.switch.core.inst        13199                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMisses::total        13199                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::processor.switch.core.inst    122437250                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::total    122437250                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::processor.switch.core.inst     0.000627                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::total     0.000627                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::processor.switch.core.inst  9276.251989                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::total  9276.251989                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches.tags.totalRefs     21416762                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.sampledRefs        13199                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.avgRefs  1622.604894                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches.tags.occupancies::processor.switch.core.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches.tags.avgOccs::processor.switch.core.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::2          505                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::3            7                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches.tags.tagAccesses    168336863                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches.tags.dataAccesses    168336863                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.transDist::ReadReq           32                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadResp        31407                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WriteReq           91                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WriteResp           91                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WritebackDirty        10640                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WritebackClean          555                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::CleanEvict        29589                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExReq         3391                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExResp         3391                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadSharedReq        31383                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1icaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port        39597                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1dcaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port        63062                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.iptw_caches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port          109                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.dptw_caches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port         1692                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount::total       104460                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1icaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port       844736                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1dcaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port      1890916                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.iptw_caches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port         3712                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.dptw_caches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port        71680                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize::total      2811044                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.snoops             6118                       # Total snoops (Count)
board.cache_hierarchy.l2buses.snoopTraffic       131200                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses.snoopFanout::samples        40991                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::mean     0.004611                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::stdev     0.068819                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::0        40805     99.55%     99.55% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::1          183      0.45%     99.99% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::2            3      0.01%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::max_value            2                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::total        40991                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.reqLayer0.occupancy     21141580                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer0.occupancy      6601741                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer1.occupancy     10507995                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer2.occupancy        25500                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer3.occupancy       286745                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.snoopLayer0.occupancy         4996                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.snoop_filter.totRequests        69448                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleRequests        34696                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiRequests           63                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.totSnoops          120                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleSnoops          117                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiSnoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2caches.demandHits::cache_hierarchy.l1dcaches.prefetcher          460                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.switch.core.mmu.dtb.walker          518                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.switch.core.mmu.itb.walker            8                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.switch.core.inst        12451                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.switch.core.data         7924                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::total        21361                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.overallHits::cache_hierarchy.l1dcaches.prefetcher          460                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.switch.core.mmu.dtb.walker          518                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.switch.core.mmu.itb.walker            8                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.switch.core.inst        12451                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.switch.core.data         7924                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::total        21361                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.demandMisses::cache_hierarchy.l1dcaches.prefetcher         9215                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.switch.core.mmu.dtb.walker           54                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.switch.core.mmu.itb.walker           43                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.switch.core.inst          748                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.switch.core.data         3337                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::total        13397                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.overallMisses::cache_hierarchy.l1dcaches.prefetcher         9215                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.switch.core.mmu.dtb.walker           54                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.switch.core.mmu.itb.walker           43                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.switch.core.inst          748                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.switch.core.data         3337                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::total        13397                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.demandMissLatency::cache_hierarchy.l1dcaches.prefetcher    902323924                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.switch.core.mmu.dtb.walker      5403500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.switch.core.mmu.itb.walker      4557000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.switch.core.inst     59201500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.switch.core.data   1048220750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::total   2019706674                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::cache_hierarchy.l1dcaches.prefetcher    902323924                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.switch.core.mmu.dtb.walker      5403500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.switch.core.mmu.itb.walker      4557000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.switch.core.inst     59201500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.switch.core.data   1048220750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::total   2019706674                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.demandAccesses::cache_hierarchy.l1dcaches.prefetcher         9675                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.switch.core.mmu.dtb.walker          572                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.switch.core.mmu.itb.walker           51                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.switch.core.inst        13199                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.switch.core.data        11261                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::total        34758                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::cache_hierarchy.l1dcaches.prefetcher         9675                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.switch.core.mmu.dtb.walker          572                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.switch.core.mmu.itb.walker           51                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.switch.core.inst        13199                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.switch.core.data        11261                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::total        34758                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandMissRate::cache_hierarchy.l1dcaches.prefetcher     0.952455                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.switch.core.mmu.dtb.walker     0.094406                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.switch.core.mmu.itb.walker     0.843137                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.switch.core.inst     0.056671                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.switch.core.data     0.296332                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::total     0.385436                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::cache_hierarchy.l1dcaches.prefetcher     0.952455                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.switch.core.mmu.dtb.walker     0.094406                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.switch.core.mmu.itb.walker     0.843137                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.switch.core.inst     0.056671                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.switch.core.data     0.296332                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::total     0.385436                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.demandAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 97919.036788                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.switch.core.mmu.dtb.walker 100064.814815                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.switch.core.mmu.itb.walker 105976.744186                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.switch.core.inst 79146.390374                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.switch.core.data 314120.692239                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::total 150758.130477                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 97919.036788                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.switch.core.mmu.dtb.walker 100064.814815                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.switch.core.mmu.itb.walker 105976.744186                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.switch.core.inst 79146.390374                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.switch.core.data 314120.692239                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::total 150758.130477                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches.writebacks::writebacks         2042                       # number of writebacks (Count)
board.cache_hierarchy.l2caches.writebacks::total         2042                       # number of writebacks (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::cache_hierarchy.l1dcaches.prefetcher         9215                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.switch.core.mmu.dtb.walker           54                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.switch.core.mmu.itb.walker           43                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.switch.core.inst          748                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.switch.core.data         3337                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::total        13397                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher         9215                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.switch.core.mmu.dtb.walker           54                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.switch.core.mmu.itb.walker           43                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.switch.core.inst          748                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.switch.core.data         3337                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::total        13397                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrUncacheable::processor.switch.core.data          123                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2caches.overallMshrUncacheable::total          123                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2caches.demandMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    900020174                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.switch.core.mmu.dtb.walker      5390000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.switch.core.mmu.itb.walker      4546250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.switch.core.inst     59014500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.switch.core.data   1047386500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::total   2016357424                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    900020174                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.switch.core.mmu.dtb.walker      5390000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.switch.core.mmu.itb.walker      4546250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.switch.core.inst     59014500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.switch.core.data   1047386500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::total   2016357424                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrUncacheableLatency::processor.switch.core.data      4800000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrUncacheableLatency::total      4800000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.952455                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.switch.core.mmu.dtb.walker     0.094406                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.switch.core.mmu.itb.walker     0.843137                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.switch.core.inst     0.056671                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.switch.core.data     0.296332                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::total     0.385436                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.952455                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.switch.core.mmu.dtb.walker     0.094406                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.switch.core.mmu.itb.walker     0.843137                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.switch.core.inst     0.056671                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.switch.core.data     0.296332                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::total     0.385436                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 97669.036788                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 99814.814815                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.switch.core.mmu.itb.walker 105726.744186                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.switch.core.inst 78896.390374                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.switch.core.data 313870.692239                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::total 150508.130477                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 97669.036788                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 99814.814815                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.switch.core.mmu.itb.walker 105726.744186                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.switch.core.inst 78896.390374                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.switch.core.data 313870.692239                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::total 150508.130477                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrUncacheableLatency::processor.switch.core.data 39024.390244                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrUncacheableLatency::total 39024.390244                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches.replacements         6094                       # number of replacements (Count)
board.cache_hierarchy.l2caches.CleanEvict.mshrMisses::writebacks            8                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches.CleanEvict.mshrMisses::total            8                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.hits::processor.switch.core.data         1268                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches.ReadExReq.hits::total         1268                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches.ReadExReq.misses::processor.switch.core.data         2123                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.misses::total         2123                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.missLatency::processor.switch.core.data    895540250                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.missLatency::total    895540250                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.accesses::processor.switch.core.data         3391                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadExReq.accesses::total         3391                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadExReq.missRate::processor.switch.core.data     0.626069                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.missRate::total     0.626069                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::processor.switch.core.data 421827.720207                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::total 421827.720207                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.mshrMisses::processor.switch.core.data         2123                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.mshrMisses::total         2123                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::processor.switch.core.data    895009500                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::total    895009500                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::processor.switch.core.data     0.626069                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::total     0.626069                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::processor.switch.core.data 421577.720207                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::total 421577.720207                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadReq.mshrUncacheable::processor.switch.core.data           32                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.ReadReq.mshrUncacheable::total           32                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.ReadReq.mshrUncacheableLatency::processor.switch.core.data      4800000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches.ReadReq.mshrUncacheableLatency::total      4800000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches.ReadReq.avgMshrUncacheableLatency::processor.switch.core.data       150000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadReq.avgMshrUncacheableLatency::total       150000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher          460                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.switch.core.mmu.dtb.walker          518                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.switch.core.mmu.itb.walker            8                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.switch.core.inst        12451                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.switch.core.data         6656                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::total        20093                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::cache_hierarchy.l1dcaches.prefetcher         9215                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.switch.core.mmu.dtb.walker           54                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.switch.core.mmu.itb.walker           43                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.switch.core.inst          748                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.switch.core.data         1214                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::total        11274                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches.prefetcher    902323924                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.switch.core.mmu.dtb.walker      5403500                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.switch.core.mmu.itb.walker      4557000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.switch.core.inst     59201500                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.switch.core.data    152680500                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::total   1124166424                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher         9675                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.switch.core.mmu.dtb.walker          572                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.switch.core.mmu.itb.walker           51                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.switch.core.inst        13199                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.switch.core.data         7870                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::total        31367                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.952455                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.switch.core.mmu.dtb.walker     0.094406                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.switch.core.mmu.itb.walker     0.843137                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.switch.core.inst     0.056671                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.switch.core.data     0.154257                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::total     0.359422                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 97919.036788                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.switch.core.mmu.dtb.walker 100064.814815                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.switch.core.mmu.itb.walker 105976.744186                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.switch.core.inst 79146.390374                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.switch.core.data 125766.474465                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::total 99713.182899                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher         9215                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.switch.core.mmu.dtb.walker           54                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.switch.core.mmu.itb.walker           43                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.switch.core.inst          748                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.switch.core.data         1214                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::total        11274                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    900020174                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.switch.core.mmu.dtb.walker      5390000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.switch.core.mmu.itb.walker      4546250                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.switch.core.inst     59014500                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.switch.core.data    152377000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::total   1121347924                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.952455                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.switch.core.mmu.dtb.walker     0.094406                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.switch.core.mmu.itb.walker     0.843137                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.switch.core.inst     0.056671                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.switch.core.data     0.154257                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::total     0.359422                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 97669.036788                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.switch.core.mmu.dtb.walker 99814.814815                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.switch.core.mmu.itb.walker 105726.744186                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.switch.core.inst 78896.390374                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.switch.core.data 125516.474465                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::total 99463.182899                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::processor.switch.core.data           91                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::total           91                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.WritebackClean.hits::writebacks          495                       # number of WritebackClean hits (Count)
board.cache_hierarchy.l2caches.WritebackClean.hits::total          495                       # number of WritebackClean hits (Count)
board.cache_hierarchy.l2caches.WritebackClean.accesses::writebacks          495                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackClean.accesses::total          495                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackDirty.hits::writebacks         8598                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches.WritebackDirty.hits::total         8598                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches.WritebackDirty.accesses::writebacks         8598                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackDirty.accesses::total         8598                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches.tags.tagsInUse 13991.420565                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2caches.tags.totalRefs        12441                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2caches.tags.sampledRefs         6094                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2caches.tags.avgRefs     2.041516                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2caches.tags.occupancies::writebacks     3.654224                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher  8796.187722                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.mmu.dtb.walker    73.259017                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.mmu.itb.walker    14.719453                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.inst  1704.457633                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.data  3399.142515                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::writebacks     0.000223                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.536877                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.mmu.dtb.walker     0.004471                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.mmu.itb.walker     0.000898                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.inst     0.104032                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.data     0.207467                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::total     0.853969                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.occupanciesTaskId::1022         9732                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches.tags.occupanciesTaskId::1024         6652                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::1            7                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::2          290                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::3         3140                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::4         6295                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::1            7                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::2          142                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::3         2208                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::4         4294                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1022     0.593994                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1024     0.406006                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches.tags.tagAccesses      1123595                       # Number of tag accesses (Count)
board.cache_hierarchy.l2caches.tags.dataAccesses      1123595                       # Number of data accesses (Count)
board.cache_hierarchy.l2caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcXbar.transDist::ReadReq           32                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadResp        11322                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WriteReq           91                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WriteResp           91                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WritebackDirty         2042                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::CleanEvict         3948                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::UpgradeReq            4                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::UpgradeResp            4                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadExReq         2119                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadExResp         2119                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadSharedReq        11290                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.pktCount_board.cache_hierarchy.l2caches.mem_side_port::board.cache_hierarchy.llcache.cpu_side_port        33046                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.llcXbar.pktSize_board.cache_hierarchy.l2caches.mem_side_port::board.cache_hierarchy.llcache.cpu_side_port       989092                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.llcXbar.snoops               32                       # Total snoops (Count)
board.cache_hierarchy.llcXbar.snoopTraffic         1024                       # Total snoop traffic (Byte)
board.cache_hierarchy.llcXbar.snoopFanout::samples        13536                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::mean     0.001182                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::stdev     0.034362                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::0        13520     99.88%     99.88% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::1           16      0.12%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::total        13536                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcXbar.reqLayer0.occupancy      5422240                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.llcXbar.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.respLayer0.occupancy      6736250                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.llcXbar.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.snoopLayer0.occupancy         8004                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.llcXbar.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.snoop_filter.totRequests        19387                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitSingleRequests         6054                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.totSnoops           16                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitSingleSnoops           16                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.llcache.demandHits::cache_hierarchy.l1dcaches.prefetcher            4                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::processor.switch.core.inst           14                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::processor.switch.core.data            4                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::total           22                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.overallHits::cache_hierarchy.l1dcaches.prefetcher            4                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::processor.switch.core.inst           14                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::processor.switch.core.data            4                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::total           22                       # number of overall hits (Count)
board.cache_hierarchy.llcache.demandMisses::cache_hierarchy.l1dcaches.prefetcher         9211                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.switch.core.mmu.dtb.walker           54                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.switch.core.mmu.itb.walker           43                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.switch.core.inst          734                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.switch.core.data         3329                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::total        13371                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.overallMisses::cache_hierarchy.l1dcaches.prefetcher         9211                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.switch.core.mmu.dtb.walker           54                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.switch.core.mmu.itb.walker           43                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.switch.core.inst          734                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.switch.core.data         3329                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::total        13371                       # number of overall misses (Count)
board.cache_hierarchy.llcache.demandMissLatency::cache_hierarchy.l1dcaches.prefetcher    860206734                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.switch.core.mmu.dtb.walker      5174000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.switch.core.mmu.itb.walker      4374250                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.switch.core.inst     55860750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.switch.core.data   1033933500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::total   1959549234                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::cache_hierarchy.l1dcaches.prefetcher    860206734                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.switch.core.mmu.dtb.walker      5174000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.switch.core.mmu.itb.walker      4374250                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.switch.core.inst     55860750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.switch.core.data   1033933500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::total   1959549234                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.demandAccesses::cache_hierarchy.l1dcaches.prefetcher         9215                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.switch.core.mmu.dtb.walker           54                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.switch.core.mmu.itb.walker           43                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.switch.core.inst          748                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.switch.core.data         3333                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::total        13393                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::cache_hierarchy.l1dcaches.prefetcher         9215                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.switch.core.mmu.dtb.walker           54                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.switch.core.mmu.itb.walker           43                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.switch.core.inst          748                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.switch.core.data         3333                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::total        13393                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandMissRate::cache_hierarchy.l1dcaches.prefetcher     0.999566                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.switch.core.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.switch.core.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.switch.core.inst     0.981283                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.switch.core.data     0.998800                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::total     0.998357                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::cache_hierarchy.l1dcaches.prefetcher     0.999566                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.switch.core.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.switch.core.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.switch.core.inst     0.981283                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.switch.core.data     0.998800                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::total     0.998357                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.demandAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 93389.071111                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.switch.core.mmu.dtb.walker 95814.814815                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.switch.core.mmu.itb.walker 101726.744186                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.switch.core.inst 76104.564033                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.switch.core.data 310583.808952                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::total 146552.182634                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 93389.071111                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.switch.core.mmu.dtb.walker 95814.814815                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.switch.core.mmu.itb.walker 101726.744186                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.switch.core.inst 76104.564033                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.switch.core.data 310583.808952                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::total 146552.182634                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.llcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.llcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.llcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.llcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.llcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.llcache.demandMshrMisses::cache_hierarchy.l1dcaches.prefetcher         9211                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.switch.core.mmu.dtb.walker           54                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.switch.core.mmu.itb.walker           43                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.switch.core.inst          734                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.switch.core.data         3329                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::total        13371                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher         9211                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.switch.core.mmu.dtb.walker           54                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.switch.core.mmu.itb.walker           43                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.switch.core.inst          734                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.switch.core.data         3329                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::total        13371                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrUncacheable::processor.switch.core.data          123                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.llcache.overallMshrUncacheable::total          123                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.llcache.demandMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    857903984                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.switch.core.mmu.dtb.walker      5160500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.switch.core.mmu.itb.walker      4363500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.switch.core.inst     55677250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.switch.core.data   1033101250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::total   1956206484                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    857903984                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.switch.core.mmu.dtb.walker      5160500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.switch.core.mmu.itb.walker      4363500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.switch.core.inst     55677250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.switch.core.data   1033101250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::total   1956206484                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrUncacheableLatency::processor.switch.core.data      4656000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.llcache.overallMshrUncacheableLatency::total      4656000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.999566                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.switch.core.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.switch.core.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.switch.core.inst     0.981283                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.switch.core.data     0.998800                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::total     0.998357                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.999566                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.switch.core.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.switch.core.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.switch.core.inst     0.981283                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.switch.core.data     0.998800                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::total     0.998357                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 93139.071111                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 95564.814815                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.switch.core.mmu.itb.walker 101476.744186                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.switch.core.inst 75854.564033                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.switch.core.data 310333.808952                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::total 146302.182634                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 93139.071111                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 95564.814815                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.switch.core.mmu.itb.walker 101476.744186                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.switch.core.inst 75854.564033                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.switch.core.data 310333.808952                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::total 146302.182634                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrUncacheableLatency::processor.switch.core.data 37853.658537                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrUncacheableLatency::total 37853.658537                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.llcache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.llcache.ReadExReq.misses::processor.switch.core.data         2119                       # number of ReadExReq misses (Count)
board.cache_hierarchy.llcache.ReadExReq.misses::total         2119                       # number of ReadExReq misses (Count)
board.cache_hierarchy.llcache.ReadExReq.missLatency::processor.switch.core.data    886461000                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.missLatency::total    886461000                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.accesses::processor.switch.core.data         2119                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadExReq.accesses::total         2119                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadExReq.missRate::processor.switch.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.avgMissLatency::processor.switch.core.data 418339.310996                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.avgMissLatency::total 418339.310996                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.mshrMisses::processor.switch.core.data         2119                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadExReq.mshrMisses::total         2119                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadExReq.mshrMissLatency::processor.switch.core.data    885931250                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.mshrMissLatency::total    885931250                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.mshrMissRate::processor.switch.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.avgMshrMissLatency::processor.switch.core.data 418089.310996                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.avgMshrMissLatency::total 418089.310996                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadReq.mshrUncacheable::processor.switch.core.data           32                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.ReadReq.mshrUncacheable::total           32                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.ReadReq.mshrUncacheableLatency::processor.switch.core.data      4656000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.llcache.ReadReq.mshrUncacheableLatency::total      4656000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.llcache.ReadReq.avgMshrUncacheableLatency::processor.switch.core.data       145500                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadReq.avgMshrUncacheableLatency::total       145500                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher            4                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::processor.switch.core.inst           14                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::processor.switch.core.data            4                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::total           22                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::cache_hierarchy.l1dcaches.prefetcher         9211                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.switch.core.mmu.dtb.walker           54                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.switch.core.mmu.itb.walker           43                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.switch.core.inst          734                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.switch.core.data         1210                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::total        11252                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches.prefetcher    860206734                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.switch.core.mmu.dtb.walker      5174000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.switch.core.mmu.itb.walker      4374250                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.switch.core.inst     55860750                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.switch.core.data    147472500                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::total   1073088234                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher         9215                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.switch.core.mmu.dtb.walker           54                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.switch.core.mmu.itb.walker           43                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.switch.core.inst          748                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.switch.core.data         1214                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::total        11274                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.999566                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.switch.core.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.switch.core.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.switch.core.inst     0.981283                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.switch.core.data     0.996705                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::total     0.998049                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 93389.071111                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.switch.core.mmu.dtb.walker 95814.814815                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.switch.core.mmu.itb.walker 101726.744186                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.switch.core.inst 76104.564033                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.switch.core.data 121878.099174                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::total 95368.666370                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher         9211                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.switch.core.mmu.dtb.walker           54                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.switch.core.mmu.itb.walker           43                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.switch.core.inst          734                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.switch.core.data         1210                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::total        11252                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    857903984                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.switch.core.mmu.dtb.walker      5160500                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.switch.core.mmu.itb.walker      4363500                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.switch.core.inst     55677250                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.switch.core.data    147170000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::total   1070275234                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.999566                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.switch.core.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.switch.core.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.switch.core.inst     0.981283                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.switch.core.data     0.996705                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::total     0.998049                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 93139.071111                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.mmu.dtb.walker 95564.814815                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.mmu.itb.walker 101476.744186                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.inst 75854.564033                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.data 121628.099174                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::total 95118.666370                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.UpgradeReq.misses::processor.switch.core.data            4                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.llcache.UpgradeReq.misses::total            4                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.llcache.UpgradeReq.missLatency::processor.switch.core.data        55000                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.llcache.UpgradeReq.missLatency::total        55000                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.llcache.UpgradeReq.accesses::processor.switch.core.data            4                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.UpgradeReq.accesses::total            4                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.UpgradeReq.missRate::processor.switch.core.data            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.llcache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.llcache.UpgradeReq.avgMissLatency::processor.switch.core.data        13750                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.UpgradeReq.avgMissLatency::total        13750                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.UpgradeReq.mshrMisses::processor.switch.core.data            4                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.llcache.UpgradeReq.mshrMisses::total            4                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.llcache.UpgradeReq.mshrMissLatency::processor.switch.core.data        54000                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.UpgradeReq.mshrMissLatency::total        54000                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.UpgradeReq.mshrMissRate::processor.switch.core.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.llcache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.llcache.UpgradeReq.avgMshrMissLatency::processor.switch.core.data        13500                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.UpgradeReq.avgMshrMissLatency::total        13500                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.WriteReq.mshrUncacheable::processor.switch.core.data           91                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.WriteReq.mshrUncacheable::total           91                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.WritebackDirty.hits::writebacks         2042                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.llcache.WritebackDirty.hits::total         2042                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.llcache.WritebackDirty.accesses::writebacks         2042                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.WritebackDirty.accesses::total         2042                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcache.tags.tagsInUse 15221.115446                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.llcache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.llcache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.llcache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.llcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.llcache.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher  9664.043244                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.mmu.dtb.walker    98.274755                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.mmu.itb.walker    24.138700                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.inst  1716.540448                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.data  3718.118297                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.073731                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.mmu.dtb.walker     0.000750                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.mmu.itb.walker     0.000184                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.inst     0.013096                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.data     0.028367                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::total     0.116128                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.occupanciesTaskId::1022        14256                       # Occupied blocks per task id (Count)
board.cache_hierarchy.llcache.tags.occupanciesTaskId::1024         8161                       # Occupied blocks per task id (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::1            7                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::2          289                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::3         3136                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::4        10824                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::1            7                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::2          137                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::3         2156                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::4         5860                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ratioOccsTaskId::1022     0.108765                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.llcache.tags.ratioOccsTaskId::1024     0.062263                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.llcache.tags.tagAccesses       323563                       # Number of tag accesses (Count)
board.cache_hierarchy.llcache.tags.dataAccesses       323563                       # Number of data accesses (Count)
board.cache_hierarchy.llcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.transDist::ReadReq           32                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadResp        11300                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteReq           95                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteResp           95                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WritebackDirty         8192                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanEvict           16                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::UpgradeReq            4                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq         2119                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp         2119                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq        11268                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::InvalidateReq         8192                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.apicbridge.mem_side_port::board.processor.start.core.interrupts.int_responder            8                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.apicbridge.mem_side_port::total            8                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.iocache.mem_side_port::board.memory.mem_ctrl0.port         8224                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.iocache.mem_side_port::board.memory.mem_ctrl1.port         8192                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.iocache.mem_side_port::total        16416                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.bridge.cpu_side_port          184                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl0.port        13346                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl1.port        13400                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.processor.start.core.interrupts.pio           62                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::total        26992                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total        43416                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.apicbridge.mem_side_port::board.processor.start.core.interrupts.int_responder           16                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.apicbridge.mem_side_port::total           16                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.iocache.mem_side_port::board.memory.mem_ctrl0.port       262144                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.iocache.mem_side_port::board.memory.mem_ctrl1.port       262144                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.iocache.mem_side_port::total       524288                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.bridge.cpu_side_port          104                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl0.port       426944                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl1.port       428800                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.processor.start.core.interrupts.pio          124                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::total       855972                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total      1380276                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                16                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic         1024                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples        21710                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean     0.000737                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev     0.027138                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0        21694     99.93%     99.93% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1           16      0.07%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total        21710                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy        38000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer1.occupancy      5497884                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer2.occupancy      5517142                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer3.occupancy        15500                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer4.occupancy         2000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer4.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer0.occupancy         1000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer2.occupancy         8996                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer4.occupancy      7258341                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer4.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests        29958                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests         8451                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            250                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.iobus.transDist::ReadReq                     48                       # Transaction distribution (Count)
board.iobus.transDist::ReadResp                    48                       # Transaction distribution (Count)
board.iobus.transDist::WriteReq                  8256                       # Transaction distribution (Count)
board.iobus.transDist::WriteResp                 8256                       # Transaction distribution (Count)
board.iobus.pktCount_board.bridge.mem_side_port::board.pc.south_bridge.ide.pio          184                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.bridge.mem_side_port::total          184                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.ide.dma::board.cache_hierarchy.iocache.cpu_side_port        16416                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.ide.dma::total        16416                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::board.apicbridge.cpu_side_port            8                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::total            8                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount::total                     16608                       # Packet count per connected requestor and responder (Count)
board.iobus.pktSize_board.bridge.mem_side_port::board.pc.south_bridge.ide.pio          104                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.bridge.mem_side_port::total          104                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.ide.dma::board.cache_hierarchy.iocache.cpu_side_port       524416                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.ide.dma::total       524416                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::board.apicbridge.cpu_side_port           16                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::total           16                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize::total                     524536                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.reqLayer0.occupancy                  2000                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer0.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer16.occupancy             10443756                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer16.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer3.occupancy                 38000                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer3.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.respLayer0.occupancy                31000                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer0.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer1.occupancy              2056000                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer1.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer2.occupancy                 1000                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer2.utilization                0.0                       # Layer utilization (Ratio)
board.memory.mem_ctrl0.avgPriority_writebacks::samples      4096.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_cache_hierarchy.l1dcaches.prefetcher::samples      4555.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.switch.core.mmu.dtb.walker::samples        24.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.switch.core.mmu.itb.walker::samples        20.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.switch.core.inst::samples       357.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.switch.core.data::samples      1715.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl0.priorityMaxLatency 0.013969999944                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl0.numReadWriteTurnArounds           59                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl0.numWriteReadTurnArounds           59                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl0.numStayReadState         15765                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl0.numStayWriteState         4191                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl0.readReqs                  6671                       # Number of read requests accepted (Count)
board.memory.mem_ctrl0.writeReqs                 4096                       # Number of write requests accepted (Count)
board.memory.mem_ctrl0.readBursts                6671                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl0.writeBursts               4096                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl0.servicedByWrQ                0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl0.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl0.avgRdQLen                 2.04                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.avgWrQLen                71.26                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl0.numWrRetry                  56                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl0.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::6            6671                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::6           4096                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.rdQLenPdf::0              3031                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::1              2030                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::2              1273                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::3               254                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::4                72                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::5                10                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::6                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::7                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::47               25                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::48               31                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::49               50                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::50               96                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::51              153                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::52              208                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::53              285                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::54              320                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::55              282                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::56              250                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::57              226                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::58              170                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::59              192                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::60              132                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::61              100                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::62               70                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::63               59                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::64               83                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::65               49                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::66               40                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::67               56                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::68               57                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::69               51                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::70               48                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::71               37                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::72               27                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::73               24                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::74               24                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::75               15                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::76               11                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::77                8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::78                9                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::79               11                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::80               11                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::81               13                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::82               14                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::83               12                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::84               10                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::85                7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::86                7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::87                7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::88                8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::89                8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::90               10                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::91               10                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::92               11                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::93               11                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::94               11                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::95               12                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::96               10                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::97                9                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::98                7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::99                7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::100               7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::101               7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::102               7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::103               7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::104               7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::105               7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::106               7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::107               7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::108               7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::109               7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::110               7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::111               8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::112               7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::113               9                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::114               9                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::115              15                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::116              18                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::117              20                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::118              20                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::119              46                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::120              50                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::121              51                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::122              48                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::123              48                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::124              66                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::125              60                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::126              54                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::127              96                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdPerTurnAround::samples           59                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::mean   115.932203                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::stdev   430.185400                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::0-63           55     93.22%     93.22% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1472-1535            1      1.69%     94.92% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1536-1599            2      3.39%     98.31% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::2048-2111            1      1.69%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::total           59                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.wrPerTurnAround::samples           59                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::mean    69.423729                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::gmean    37.759150                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::stdev    86.049145                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::16-19           27     45.76%     45.76% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::20-23            5      8.47%     54.24% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::24-27            1      1.69%     55.93% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::28-31            2      3.39%     59.32% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::32-35            2      3.39%     62.71% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::60-63            6     10.17%     72.88% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::64-67            2      3.39%     76.27% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::68-71            1      1.69%     77.97% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::92-95            1      1.69%     79.66% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::124-127            1      1.69%     81.36% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::172-175            1      1.69%     83.05% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::192-195            4      6.78%     89.83% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::264-267            3      5.08%     94.92% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::288-291            3      5.08%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::total           59                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.bytesReadWrQ                 0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl0.bytesReadSys            426944                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl0.bytesWrittenSys         262144                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl0.avgRdBWSys        15716178.64736906                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.avgWrBWSys        9649747.82485739                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.totGap             27165765500                       # Total gap between requests (Tick)
board.memory.mem_ctrl0.avgGap              2523058.00                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl0.requestorReadBytes::cache_hierarchy.l1dcaches.prefetcher       291520                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.switch.core.mmu.dtb.walker         1536                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.switch.core.mmu.itb.walker         1280                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.switch.core.inst        22848                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.switch.core.data       109760                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorWriteBytes::writebacks       262144                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl0.requestorReadRate::cache_hierarchy.l1dcaches.prefetcher 10731103.843316754326                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.switch.core.mmu.dtb.walker 56541.491161273785                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.switch.core.mmu.itb.walker 47117.909301061489                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.switch.core.inst 841054.681023947545                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.switch.core.data 4040360.722566023003                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorWriteRate::writebacks 9649747.824857393280                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadAccesses::cache_hierarchy.l1dcaches.prefetcher         4555                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.switch.core.mmu.dtb.walker           24                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.switch.core.mmu.itb.walker           20                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.switch.core.inst          357                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.switch.core.data         1715                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorWriteAccesses::writebacks         4096                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadTotalLat::cache_hierarchy.l1dcaches.prefetcher    263293054                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.switch.core.mmu.dtb.walker      1930734                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.switch.core.mmu.itb.walker      1960641                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.switch.core.inst     15064624                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.switch.core.data    460125552                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorWriteTotalLat::writebacks 1303398681728                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadAvgLat::cache_hierarchy.l1dcaches.prefetcher     57803.09                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.switch.core.mmu.dtb.walker     80447.25                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.switch.core.mmu.itb.walker     98032.05                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.switch.core.inst     42197.83                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.switch.core.data    268294.78                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorWriteAvgLat::writebacks 318212568.78                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.dram.bytesRead::cache_hierarchy.l1dcaches.prefetcher       291520                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.switch.core.mmu.dtb.walker         1536                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.switch.core.mmu.itb.walker         1280                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.switch.core.inst        22848                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.switch.core.data       109760                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::total       426944                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesInstRead::processor.switch.core.inst        22848                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesInstRead::total        22848                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesWritten::writebacks       262144                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl0.dram.bytesWritten::total       262144                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl0.dram.numReads::cache_hierarchy.l1dcaches.prefetcher         4555                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.switch.core.mmu.dtb.walker           24                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.switch.core.mmu.itb.walker           20                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.switch.core.inst          357                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.switch.core.data         1715                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::total         6671                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numWrites::writebacks         4096                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numWrites::total         4096                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.bwRead::cache_hierarchy.l1dcaches.prefetcher     10731104                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.switch.core.mmu.dtb.walker        56541                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.switch.core.mmu.itb.walker        47118                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.switch.core.inst       841055                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.switch.core.data      4040361                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::total     15716179                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwInstRead::processor.switch.core.inst       841055                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwInstRead::total       841055                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwWrite::writebacks      9649748                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwWrite::total      9649748                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::writebacks      9649748                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::cache_hierarchy.l1dcaches.prefetcher     10731104                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.switch.core.mmu.dtb.walker        56541                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.switch.core.mmu.itb.walker        47118                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.switch.core.inst       841055                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.switch.core.data      4040361                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::total     25365926                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.readBursts           6671                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl0.dram.writeBursts          4096                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::0          274                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::1          265                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::2          294                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::3          291                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::4          272                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::5          171                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::6          177                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::7          165                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::8          141                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::9          133                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::10          167                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::11          147                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::12          151                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::13          132                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::14          126                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::15           30                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::16          166                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::17          143                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::18          138                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::19          139                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::20          138                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::21          253                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::22          300                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::23          261                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::24          270                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::25          272                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::26          266                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::27          260                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::28          317                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::29          272                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::30          261                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::31          279                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::0          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::1          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::2          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::3          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::4          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::5          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::6          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::7          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::8          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::9          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::10          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::11          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::12          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::13          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::14          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::15          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::16          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::17          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::18          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::19          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::20          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::21          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::22          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::23          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::24          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::25          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::26          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::27          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::28          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::29          127                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::30          129                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::31          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.totQLat         625685473                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl0.dram.totBusLat        22227772                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl0.dram.totMemAccLat    742374605                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl0.dram.avgQLat          93791.86                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgMemAccLat    111283.86                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.readRowHits          4899                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl0.dram.writeRowHits         3830                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl0.dram.readRowHitRate        73.44                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl0.dram.writeRowHitRate        93.51                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl0.dram.bytesPerActivate::samples         2038                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::mean   338.119725                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::gmean   176.718948                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::stdev   391.004393                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::0-127          866     42.49%     42.49% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::128-255          573     28.12%     70.61% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::256-383           66      3.24%     73.85% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::384-511           13      0.64%     74.48% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::512-639            9      0.44%     74.93% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::640-767            8      0.39%     75.32% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::768-895           34      1.67%     76.99% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::896-1023            2      0.10%     77.09% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::1024-1151          467     22.91%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::total         2038                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.dramBytesRead       426944                       # Total bytes read (Byte)
board.memory.mem_ctrl0.dram.dramBytesWritten       262144                       # Total bytes written (Byte)
board.memory.mem_ctrl0.dram.avgRdBW         15.716179                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.avgWrBW          9.649748                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl0.dram.busUtil              0.13                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl0.dram.busUtilRead          0.08                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl0.dram.busUtilWrite         0.05                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl0.dram.pageHitRate         81.07                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl0.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl0.dram.rank0.actEnergy 1272450.816000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preEnergy 2246365.094400                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.readEnergy 8228707.200000                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.writeEnergy 4831346.688000                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.refreshEnergy 408216751.958403                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actBackEnergy 133505090.594400                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preBackEnergy 28132038.681600                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actPowerDownEnergy 707920694.409599                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.prePowerDownEnergy 579212022.479999                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.selfRefreshEnergy 6567437527.778404                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.totalEnergy 8441002995.700802                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.averagePower   310.720636                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank0.totalIdleTime  26802831793                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::IDLE     71368000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::REF    211400000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::SREF  22406391730                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::PRE_PDN   2407728265                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT     84871617                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT_PDN   1992154798                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.actEnergy 1911794.976000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preEnergy 3375053.438400                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.readEnergy 10244740.464000                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.writeEnergy 4831346.688000                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.refreshEnergy 843467725.900806                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actBackEnergy 247557911.210401                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preBackEnergy 55718119.833600                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actPowerDownEnergy 1451410203.600000                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.prePowerDownEnergy 1218987809.759993                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.selfRefreshEnergy 5211086569.264800                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.totalEnergy 9048673484.239164                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.averagePower   333.089513                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank1.totalIdleTime  26154709855                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::IDLE    140930000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::REF    436800000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::SREF  17309427250                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::PRE_PDN   5079113871                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT    116767915                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT_PDN   4086170214                       # Time in different power states (Tick)
board.memory.mem_ctrl0.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.avgPriority_writebacks::samples      4096.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_cache_hierarchy.l1dcaches.prefetcher::samples      4656.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.switch.core.mmu.dtb.walker::samples        30.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.switch.core.mmu.itb.walker::samples        23.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.switch.core.inst::samples       377.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.switch.core.data::samples      1614.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl1.priorityMaxLatency 0.013970057444                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl1.numReadWriteTurnArounds           59                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl1.numWriteReadTurnArounds           59                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl1.numStayReadState         15812                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl1.numStayWriteState         4252                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl1.readReqs                  6700                       # Number of read requests accepted (Count)
board.memory.mem_ctrl1.writeReqs                 4096                       # Number of write requests accepted (Count)
board.memory.mem_ctrl1.readBursts                6700                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl1.writeBursts               4096                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl1.servicedByWrQ                0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl1.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl1.avgRdQLen                 1.95                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.avgWrQLen                87.30                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl1.numWrRetry                 111                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl1.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::6            6700                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::6           4096                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.rdQLenPdf::0              3102                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::1              2029                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::2              1200                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::3               258                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::4                73                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::5                25                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::6                13                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::7                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::47               23                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::48               31                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::49               45                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::50              105                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::51              134                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::52              211                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::53              284                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::54              307                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::55              265                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::56              235                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::57              220                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::58              165                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::59              162                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::60              121                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::61               81                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::62               57                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::63               55                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::64               78                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::65               50                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::66               42                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::67               58                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::68               59                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::69               50                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::70               46                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::71               37                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::72               27                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::73               26                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::74               24                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::75               18                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::76               14                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::77               10                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::78               10                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::79               12                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::80               12                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::81               13                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::82               13                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::83               12                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::84               10                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::85                8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::86                8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::87                8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::88                9                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::89               11                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::90               15                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::91               12                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::92               11                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::93               11                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::94               11                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::95               10                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::96               10                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::97               10                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::98                8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::99                8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::100               8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::101               8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::102               8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::103               8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::104               8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::105               8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::106               8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::107               8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::108               8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::109               8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::110               8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::111              10                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::112              12                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::113              16                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::114              17                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::115              13                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::116              23                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::117              28                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::118              21                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::119              26                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::120              37                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::121              43                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::122              48                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::123              60                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::124              73                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::125              72                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::126              77                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::127             160                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdPerTurnAround::samples           59                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::mean   116.372881                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::stdev   432.178559                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::0-63           55     93.22%     93.22% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1472-1535            1      1.69%     94.92% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1536-1599            2      3.39%     98.31% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::2048-2111            1      1.69%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::total           59                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.wrPerTurnAround::samples           59                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::mean    69.423729                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::gmean    35.406703                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::stdev    90.105341                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::16-19           33     55.93%     55.93% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::20-23            3      5.08%     61.02% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::28-31            1      1.69%     62.71% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::32-35            3      5.08%     67.80% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::64-67            2      3.39%     71.19% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::72-75            4      6.78%     77.97% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::96-99            1      1.69%     79.66% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::172-175            1      1.69%     81.36% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::180-183            2      3.39%     84.75% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::192-195            2      3.39%     88.14% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::260-263            2      3.39%     91.53% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::268-271            1      1.69%     93.22% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::276-279            2      3.39%     96.61% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::288-291            2      3.39%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::total           59                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.bytesReadWrQ                 0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl1.bytesReadSys            428800                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl1.bytesWrittenSys         262144                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl1.avgRdBWSys        15784499.61585560                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.avgWrBWSys        9649747.82485739                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.totGap             27172826000                       # Total gap between requests (Tick)
board.memory.mem_ctrl1.avgGap              2516934.61                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl1.requestorReadBytes::cache_hierarchy.l1dcaches.prefetcher       297984                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.switch.core.mmu.dtb.walker         1920                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.switch.core.mmu.itb.walker         1472                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.switch.core.inst        24128                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.switch.core.data       103296                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorWriteBytes::writebacks       262144                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl1.requestorReadRate::cache_hierarchy.l1dcaches.prefetcher 10969049.285287115723                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.switch.core.mmu.dtb.walker 70676.863951592240                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.switch.core.mmu.itb.walker 54185.595696220713                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.switch.core.inst 888172.590325009078                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.switch.core.data 3802415.280595662072                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorWriteRate::writebacks 9649747.824857393280                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadAccesses::cache_hierarchy.l1dcaches.prefetcher         4656                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.switch.core.mmu.dtb.walker           30                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.switch.core.mmu.itb.walker           23                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.switch.core.inst          377                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.switch.core.data         1614                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorWriteAccesses::writebacks         4096                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadTotalLat::cache_hierarchy.l1dcaches.prefetcher    275478034                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.switch.core.mmu.dtb.walker      1388475                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.switch.core.mmu.itb.walker       935796                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.switch.core.inst     15613889                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.switch.core.data    459607534                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorWriteTotalLat::writebacks 1303520912324                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadAvgLat::cache_hierarchy.l1dcaches.prefetcher     59166.24                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.switch.core.mmu.dtb.walker     46282.50                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.switch.core.mmu.itb.walker     40686.78                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.switch.core.inst     41416.15                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.switch.core.data    284763.03                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorWriteAvgLat::writebacks 318242410.24                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.dram.bytesRead::cache_hierarchy.l1dcaches.prefetcher       297984                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.switch.core.mmu.dtb.walker         1920                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.switch.core.mmu.itb.walker         1472                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.switch.core.inst        24128                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.switch.core.data       103296                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::total       428800                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesInstRead::processor.switch.core.inst        24128                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesInstRead::total        24128                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesWritten::writebacks       262144                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl1.dram.bytesWritten::total       262144                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl1.dram.numReads::cache_hierarchy.l1dcaches.prefetcher         4656                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.switch.core.mmu.dtb.walker           30                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.switch.core.mmu.itb.walker           23                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.switch.core.inst          377                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.switch.core.data         1614                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::total         6700                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numWrites::writebacks         4096                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numWrites::total         4096                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.bwRead::cache_hierarchy.l1dcaches.prefetcher     10969049                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.switch.core.mmu.dtb.walker        70677                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.switch.core.mmu.itb.walker        54186                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.switch.core.inst       888173                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.switch.core.data      3802415                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::total     15784500                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwInstRead::processor.switch.core.inst       888173                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwInstRead::total       888173                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwWrite::writebacks      9649748                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwWrite::total      9649748                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::writebacks      9649748                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::cache_hierarchy.l1dcaches.prefetcher     10969049                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.switch.core.mmu.dtb.walker        70677                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.switch.core.mmu.itb.walker        54186                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.switch.core.inst       888173                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.switch.core.data      3802415                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::total     25434247                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.readBursts           6700                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl1.dram.writeBursts          4096                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::0          277                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::1          259                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::2          300                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::3          291                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::4          271                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::5          171                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::6          169                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::7          168                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::8          145                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::9          135                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::10          167                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::11          153                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::12          152                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::13          134                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::14          132                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::15           30                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::16          172                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::17          143                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::18          140                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::19          138                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::20          133                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::21          250                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::22          302                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::23          260                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::24          271                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::25          272                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::26          270                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::27          266                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::28          318                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::29          267                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::30          263                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::31          281                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::0          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::1          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::2          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::3          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::4          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::5          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::6          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::7          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::8          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::9          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::10          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::11          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::12          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::13          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::14          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::15          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::16          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::17          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::18          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::19          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::20          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::21          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::22          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::23          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::24          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::25          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::26          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::27          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::28          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::29          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::30          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::31          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.totQLat         635827328                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl1.dram.totBusLat        22324400                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl1.dram.totMemAccLat    753023728                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl1.dram.avgQLat          94899.60                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgMemAccLat    112391.60                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.readRowHits          4858                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl1.dram.writeRowHits         3830                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl1.dram.readRowHitRate        72.51                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl1.dram.writeRowHitRate        93.51                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl1.dram.bytesPerActivate::samples         2107                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::mean   327.897485                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::gmean   169.405113                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::stdev   387.779856                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::0-127          936     44.42%     44.42% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::128-255          573     27.20%     71.62% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::256-383           65      3.08%     74.70% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::384-511            9      0.43%     75.13% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::512-639           10      0.47%     75.61% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::640-767           29      1.38%     76.98% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::768-895           17      0.81%     77.79% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::896-1023            5      0.24%     78.03% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::1024-1151          463     21.97%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::total         2107                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.dramBytesRead       428800                       # Total bytes read (Byte)
board.memory.mem_ctrl1.dram.dramBytesWritten       262144                       # Total bytes written (Byte)
board.memory.mem_ctrl1.dram.avgRdBW         15.784500                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.avgWrBW          9.649748                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl1.dram.busUtil              0.13                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl1.dram.busUtilRead          0.08                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl1.dram.busUtilWrite         0.05                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl1.dram.pageHitRate         80.47                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl1.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.dram.rank0.actEnergy 1348860.240000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preEnergy 2378504.217600                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.readEnergy 8278079.443200                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.writeEnergy 4831346.688000                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.refreshEnergy 433899262.843203                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actBackEnergy 143090033.083200                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preBackEnergy 28688056.185600                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actPowerDownEnergy 741895299.129601                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.prePowerDownEnergy 622248800.879999                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.selfRefreshEnergy 6482490446.208001                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.totalEnergy 8469148688.918387                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.averagePower   311.756703                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank0.totalIdleTime  26780144811                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::IDLE     71990000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::REF    224700000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::SREF  22109452470                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::PRE_PDN   2587035883                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT     92923584                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT_PDN   2087806973                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.actEnergy 1944541.872000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preEnergy 3432864.304800                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.readEnergy 10274912.390400                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.writeEnergy 4831346.688000                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.refreshEnergy 855633125.793606                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actBackEnergy 249356589.451201                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preBackEnergy 55406260.627200                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actPowerDownEnergy 1468361260.464005                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.prePowerDownEnergy 1240113356.159993                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.selfRefreshEnergy 5168297061.916800                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.totalEnergy 9057651319.667994                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.averagePower   333.419995                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank1.totalIdleTime  26152073517                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::IDLE    139314000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::REF    443100000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::SREF  17171012380                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::PRE_PDN   5167138691                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT    114755503                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT_PDN   4133888926                       # Time in different power states (Tick)
board.memory.mem_ctrl1.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages          128                       # Number of full page size DMA writes. (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes       524288                       # Number of bytes transfered via DMA writes. (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs          128                       # Number of DMA write transactions. (Count)
board.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.numCycles                0                       # Number of cpu cycles simulated (Cycle)
board.processor.start.core.cpi                    nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.start.core.ipc                    nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.start.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.start.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.start.core.numVMExits               0                       # total number of KVM exits (Count)
board.processor.start.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.start.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.start.core.numMMIO                  0                       # number of VM exits due to memory mapped IO (Count)
board.processor.start.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.start.core.numIO                    0                       # number of VM exits due to legacy IO (Count)
board.processor.start.core.numHalt                  0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.start.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.start.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.start.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.start.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.start.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.start.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.start.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.start.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.start.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.start.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.start.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.start.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.start.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.start.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.start.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.start.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.start.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.start.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.start.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.start.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.start.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.start.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.start.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.start.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.start.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.start.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.start.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.start.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.start.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.start.core.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
board.processor.start.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.power_state.pwrStateResidencyTicks::OFF 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.start.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.start.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.switch.core.numCycles       108663565                       # Number of cpu cycles simulated (Cycle)
board.processor.switch.core.cpi              2.093198                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.switch.core.ipc              0.477738                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.switch.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.switch.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.switch.core.instsAdded      113148335                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.switch.core.nonSpecInstsAdded         7378                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.switch.core.instsIssued     111722408                       # Number of instructions issued (Count)
board.processor.switch.core.squashedInstsIssued          624                       # Number of squashed instructions issued (Count)
board.processor.switch.core.squashedInstsExamined      8272898                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.switch.core.squashedOperandsExamined      8851576                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.switch.core.squashedNonSpecRemoved         2972                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.switch.core.numIssuedDist::samples    108519355                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::mean     1.029516                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::stdev     1.283508                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::0     54866098     50.56%     50.56% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::1     20649336     19.03%     69.59% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::2     14849718     13.68%     83.27% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::3     12202796     11.24%     94.52% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::4      5022222      4.63%     99.14% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::5       899003      0.83%     99.97% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::6        30000      0.03%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::7          111      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::8           71      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::total    108519355                       # Number of insts issued each cycle (Count)
board.processor.switch.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntAlu       176447     31.56%     31.56% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntMult          282      0.05%     31.61% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntDiv       153651     27.48%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatAdd           16      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatCmp            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatCvt            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMult            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMultAcc            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatDiv            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMisc            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatSqrt            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAdd            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAddAcc            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAlu            1      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdCmp            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdCvt           29      0.01%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMisc            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMult            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMultAcc            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMatMultAcc            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShift            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShiftAcc            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdDiv            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSqrt            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatAdd            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatAlu            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatCmp            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatCvt            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatDiv            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMisc            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMult            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMultAcc            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatSqrt            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceAdd            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceAlu            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceCmp            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAes            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAesMix            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha1Hash            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha1Hash2            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha256Hash            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha256Hash2            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShaSigma2            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShaSigma3            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdPredAlu            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::Matrix            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MatrixMov            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MatrixOP            0      0.00%     59.09% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MemRead       144101     25.77%     84.87% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MemWrite        84456     15.10%     99.97% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMemRead           42      0.01%     99.98% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMemWrite          123      0.02%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statIssuedInstType_0::No_OpClass       133629      0.12%      0.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntAlu     84465836     75.60%     75.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntMult       451804      0.40%     76.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntDiv      2281532      2.04%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatAdd           49      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatCmp            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatCvt           96      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMult            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatDiv            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMisc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatSqrt            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAdd           24      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAlu          221      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdCmp            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdCvt          157      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMisc          192      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMult            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShift           46      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdDiv            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSqrt            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAes            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAesMix            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::Matrix            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MatrixMov            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MatrixOP            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MemRead     17560016     15.72%     93.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MemWrite      6828319      6.11%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMemRead          249      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMemWrite          238      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::total    111722408                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.issueRate        1.028150                       # Inst issue rate ((Count/Cycle))
board.processor.switch.core.fuBusy             559148                       # FU busy when requested (Count)
board.processor.switch.core.fuBusyRate       0.005005                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.switch.core.intInstQueueReads    332521070                       # Number of integer instruction queue reads (Count)
board.processor.switch.core.intInstQueueWrites    121427853                       # Number of integer instruction queue writes (Count)
board.processor.switch.core.intInstQueueWakeupAccesses    110988374                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.switch.core.fpInstQueueReads         2873                       # Number of floating instruction queue reads (Count)
board.processor.switch.core.fpInstQueueWrites         1648                       # Number of floating instruction queue writes (Count)
board.processor.switch.core.fpInstQueueWakeupAccesses         1266                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.switch.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.switch.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.switch.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.switch.core.intAluAccesses    112146389                       # Number of integer alu accesses (Count)
board.processor.switch.core.fpAluAccesses         1538                       # Number of floating point alu accesses (Count)
board.processor.switch.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch.core.numSquashedInsts       136401                       # Number of squashed instructions skipped in execute (Count)
board.processor.switch.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.switch.core.timesIdled            624                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.switch.core.idleCycles         144210                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.switch.core.MemDepUnit__0.insertedLoads     17818148                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__0.insertedStores      6830832                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__0.conflictingLoads       202368                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__0.conflictingStores        17145                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.branchPred.lookups_0::NoBranch         3610      0.02%      0.02% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::Return      1952543     11.59%     11.61% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::CallDirect      1379438      8.19%     19.80% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::CallIndirect        65446      0.39%     20.19% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::DirectCond     11675933     69.30%     89.48% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::DirectUncond      1771157     10.51%    100.00% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::IndirectUncond          620      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::total     16848747                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.squashes_0::NoBranch         3406      0.12%      0.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::Return       584600     20.98%     21.11% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::CallDirect        76519      2.75%     23.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::CallIndirect          101      0.00%     23.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::DirectCond      1581255     56.76%     80.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::DirectUncond       539675     19.37%     99.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::IndirectCond            0      0.00%     99.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::IndirectUncond          516      0.02%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::total      2786072                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.corrected_0::NoBranch          424      0.03%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::Return         1090      0.08%      0.12% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::CallDirect       457479     34.77%     34.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::CallIndirect           99      0.01%     34.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::DirectCond       722313     54.89%     89.78% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::DirectUncond       134331     10.21%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::IndirectUncond          110      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::total      1315846                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.committed_0::NoBranch          204      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::Return      1367944      9.73%      9.73% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::CallDirect      1302919      9.27%     18.99% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::CallIndirect        65345      0.46%     19.46% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::DirectCond     10094677     71.78%     91.24% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::DirectUncond      1231482      8.76%    100.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::IndirectUncond          104      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::total     14062675                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.mispredicted_0::NoBranch          204      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::Return         1074      0.09%      0.10% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::CallDirect       453619     36.45%     36.55% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::CallIndirect           89      0.01%     36.56% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::DirectCond       722070     58.02%     94.57% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::DirectUncond        67461      5.42%     99.99% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::IndirectUncond           77      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::total      1244594                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.targetProvider_0::NoTarget      8893840     52.79%     52.79% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::BTB      5937064     35.24%     88.02% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::RAS      1952543     11.59%     99.61% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::Indirect        65300      0.39%    100.00% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::total     16848747                       # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetWrong_0::NoBranch      1247382     99.84%     99.84% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::Return          942      0.08%     99.91% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::CallDirect         1090      0.09%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::CallIndirect            3      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::total      1249417                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.condPredicted     11676906                       # Number of conditional branches predicted (Count)
board.processor.switch.core.branchPred.condPredictedTaken      4048126                       # Number of conditional branches predicted as taken (Count)
board.processor.switch.core.branchPred.condIncorrect      1315846                       # Number of conditional branches incorrect (Count)
board.processor.switch.core.branchPred.predTakenBTBMiss      1246830                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.switch.core.branchPred.NotTakenMispredicted      1315198                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.switch.core.branchPred.TakenMispredicted          648                       # Number branches predicted taken but are actually not taken (Count)
board.processor.switch.core.branchPred.BTBLookups     16848747                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.BTBUpdates      1313475                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.BTBHits      7049221                       # Number of BTB hits (Count)
board.processor.switch.core.branchPred.BTBHitRatio     0.418383                       # BTB Hit Ratio (Ratio)
board.processor.switch.core.branchPred.BTBMispredicted      1312550                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.switch.core.branchPred.indirectLookups        66066                       # Number of indirect predictor lookups. (Count)
board.processor.switch.core.branchPred.indirectHits        65300                       # Number of indirect target hits. (Count)
board.processor.switch.core.branchPred.indirectMisses          766                       # Number of indirect misses. (Count)
board.processor.switch.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.switch.core.branchPred.btb.lookups::NoBranch         3610      0.02%      0.02% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::Return      1952543     11.59%     11.61% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::CallDirect      1379438      8.19%     19.80% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::CallIndirect        65446      0.39%     20.19% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::DirectCond     11675933     69.30%     89.48% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::DirectUncond      1771157     10.51%    100.00% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::IndirectUncond          620      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::total     16848747                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.misses::NoBranch         1309      0.01%      0.01% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::Return      1881132     19.20%     19.21% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::CallDirect       460821      4.70%     23.91% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::CallIndirect        65446      0.67%     24.58% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::DirectCond      7248680     73.97%     98.55% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::DirectUncond       141518      1.44%     99.99% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::IndirectCond            0      0.00%     99.99% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::IndirectUncond          620      0.01%    100.00% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::total      9799526                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::CallDirect       457479     34.83%     34.83% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::CallIndirect            0      0.00%     34.83% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::DirectCond       721665     54.94%     89.77% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::DirectUncond       134331     10.23%    100.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::total      1313475                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::CallDirect       457479     34.83%     34.83% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     34.83% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::DirectCond       721665     54.94%     89.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::DirectUncond       134331     10.23%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::total      1313475                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.branchPred.indirectBranchPred.lookups        66066                       # Number of lookups (Count)
board.processor.switch.core.branchPred.indirectBranchPred.hits        65300                       # Number of hits of a tag (Count)
board.processor.switch.core.branchPred.indirectBranchPred.misses          766                       # Number of misses (Count)
board.processor.switch.core.branchPred.indirectBranchPred.targetRecords          209                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.switch.core.branchPred.indirectBranchPred.indirectRecords        66275                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.switch.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.switch.core.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
board.processor.switch.core.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.ras.pushes      2029484                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.switch.core.branchPred.ras.pops      2029163                       # Number of times a PC was poped from the RAS (Count)
board.processor.switch.core.branchPred.ras.squashes       661220                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.switch.core.branchPred.ras.used      1367944                       # Number of times the RAS is the provider (Count)
board.processor.switch.core.branchPred.ras.correct      1366870                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.ras.incorrect         1074                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderCorrect      4956655                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderCorrect          311                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.bimodalAltMatchProviderCorrect           50                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.bimodalProviderCorrect      5070967                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderWrong        66069                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderWrong           93                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.bimodalAltMatchProviderWrong           26                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.bimodalProviderWrong          506                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderWouldHaveHit           93                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderWouldHaveHit           56                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::1      1407891                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::2       877275                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::3      1227716                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::4       450743                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::5         1504                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::6         1352                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::7         1623                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::8         1097                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::9         2747                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::10          787                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::11         8056                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::12      1042337                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::0      3895665                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::1         1757                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::2         1072                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::3        66113                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::4         1291                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::5         1192                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::6         1566                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::7         2903                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::8         1354                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::9         3860                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::10       457730                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::11       588625                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.commit.commitSquashedInsts     13444859                       # The number of squashed insts skipped by commit (Count)
board.processor.switch.core.commit.commitNonSpecStalls         4406                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.switch.core.commit.branchMispredicts       723855                       # The number of times a branch was mispredicted (Count)
board.processor.switch.core.commit.numCommittedDist::samples    106714885                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::mean     0.982832                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::stdev     1.637117                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::0     62743940     58.80%     58.80% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::1     21014095     19.69%     78.49% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::2      4990877      4.68%     83.16% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::3     10500172      9.84%     93.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::4      1943121      1.82%     94.82% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::5      1383805      1.30%     96.12% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::6      2141446      2.01%     98.13% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::7      1133167      1.06%     99.19% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::8       864262      0.81%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::total    106714885                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.switch.core.commit.membars          606                       # Number of memory barriers committed (Count)
board.processor.switch.core.commit.functionCalls      1368264                       # Number of function calls committed. (Count)
board.processor.switch.core.commit.committedInstType_0::No_OpClass       131049      0.12%      0.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntAlu     79154117     75.47%     75.59% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntMult       451735      0.43%     76.02% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntDiv      2281168      2.17%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatAdd           29      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatCmp            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatCvt           96      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMult            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatDiv            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMisc            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatSqrt            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAdd           20      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAlu          190      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdCmp            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdCvt          124      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMisc          172      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMult            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShift           24      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAes            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::Matrix            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MatrixMov            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MatrixOP            0      0.00%     78.20% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MemRead     16243839     15.49%     93.69% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MemWrite      6619852      6.31%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMemRead          174      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMemWrite          226      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::total    104882815                       # Class of committed instruction (Count)
board.processor.switch.core.commit.commitEligibleSamples       864262                       # number cycles where commit BW limit reached (Cycle)
board.processor.switch.core.commitStats0.numInsts     51912703                       # Number of instructions committed (thread level) (Count)
board.processor.switch.core.commitStats0.numOps    104882815                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.switch.core.commitStats0.numInstsNotNOP     51912703                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.switch.core.commitStats0.numOpsNotNOP    104882815                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.switch.core.commitStats0.cpi     2.093198                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.switch.core.commitStats0.ipc     0.477738                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.switch.core.commitStats0.numMemRefs     22864091                       # Number of memory references committed (Count)
board.processor.switch.core.commitStats0.numFpInsts         1096                       # Number of float instructions (Count)
board.processor.switch.core.commitStats0.numIntInsts    104215678                       # Number of integer instructions (Count)
board.processor.switch.core.commitStats0.numLoadInsts     16244013                       # Number of load instructions (Count)
board.processor.switch.core.commitStats0.numStoreInsts      6620078                       # Number of store instructions (Count)
board.processor.switch.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.switch.core.commitStats0.committedInstType::No_OpClass       131049      0.12%      0.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntAlu     79154117     75.47%     75.59% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntMult       451735      0.43%     76.02% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntDiv      2281168      2.17%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatAdd           29      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatCmp            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatCvt           96      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMult            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatDiv            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMisc            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAdd           20      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAlu          190      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdCmp            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdCvt          124      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMisc          172      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMult            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShift           24      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdDiv            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAes            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::Matrix            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MatrixMov            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MatrixOP            0      0.00%     78.20% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MemRead     16243839     15.49%     93.69% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MemWrite      6619852      6.31%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMemRead          174      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMemWrite          226      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::total    104882815                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedControl::IsControl     14062677                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsDirectControl     12629080                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsIndirectControl      1433393                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsCondControl     10094679                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsUncondControl      3967998                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsCall      1368264                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsReturn      1367944                       # Class of control type instructions committed (Count)
board.processor.switch.core.decode.idleCycles     65120753                       # Number of cycles decode is idle (Cycle)
board.processor.switch.core.decode.blockedCycles      4440103                       # Number of cycles decode is blocked (Cycle)
board.processor.switch.core.decode.runCycles     38002714                       # Number of cycles decode is running (Cycle)
board.processor.switch.core.decode.unblockCycles       230603                       # Number of cycles decode is unblocking (Cycle)
board.processor.switch.core.decode.squashCycles       725182                       # Number of cycles decode is squashing (Cycle)
board.processor.switch.core.decode.branchResolved      6505837                       # Number of times decode resolved a branch (Count)
board.processor.switch.core.decode.branchMispred       592574                       # Number of times decode detected a branch misprediction (Count)
board.processor.switch.core.decode.decodedInsts    121407396                       # Number of instructions handled by decode (Count)
board.processor.switch.core.decode.squashedInsts      3663688                       # Number of squashed instructions handled by decode (Count)
board.processor.switch.core.executeStats0.numInsts    111578830                       # Number of executed instructions (Count)
board.processor.switch.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.switch.core.executeStats0.numBranches     14806494                       # Number of branches executed (Count)
board.processor.switch.core.executeStats0.numLoadInsts     17489896                       # Number of load instructions executed (Count)
board.processor.switch.core.executeStats0.numStoreInsts      6761106                       # Number of stores executed (Count)
board.processor.switch.core.executeStats0.instRate     1.026828                       # Inst execution rate ((Count/Cycle))
board.processor.switch.core.executeStats0.numCCRegReads     72337547                       # Number of times the CC registers were read (Count)
board.processor.switch.core.executeStats0.numCCRegWrites     34068826                       # Number of times the CC registers were written (Count)
board.processor.switch.core.executeStats0.numFpRegReads         1813                       # Number of times the floating registers were read (Count)
board.processor.switch.core.executeStats0.numFpRegWrites          846                       # Number of times the floating registers were written (Count)
board.processor.switch.core.executeStats0.numIntRegReads    140537265                       # Number of times the integer registers were read (Count)
board.processor.switch.core.executeStats0.numIntRegWrites     83207635                       # Number of times the integer registers were written (Count)
board.processor.switch.core.executeStats0.numMemRefs     24251002                       # Number of memory refs (Count)
board.processor.switch.core.executeStats0.numMiscRegReads     51127233                       # Number of times the Misc registers were read (Count)
board.processor.switch.core.executeStats0.numMiscRegWrites         3657                       # Number of times the Misc registers were written (Count)
board.processor.switch.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.switch.core.fetch.predictedBranches      7954907                       # Number of branches that fetch has predicted taken (Count)
board.processor.switch.core.fetch.cycles     43401643                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.switch.core.fetch.squashCycles      2635152                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.switch.core.fetch.tlbCycles         9024                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.switch.core.fetch.miscStallCycles          734                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.switch.core.fetch.pendingTrapStallCycles        13396                       # Number of stall cycles due to pending traps (Cycle)
board.processor.switch.core.fetch.cacheLines     21040458                       # Number of cache lines fetched (Count)
board.processor.switch.core.fetch.icacheSquashes       664929                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.switch.core.fetch.tlbSquashes           15                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.switch.core.fetch.nisnDist::samples    108519355                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::mean     1.169310                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::stdev     1.690739                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::0     70066424     64.57%     64.57% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::1      3818562      3.52%     68.08% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::2      4432315      4.08%     72.17% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::3      6598632      6.08%     78.25% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::4     23603422     21.75%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::max_value            4                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::total    108519355                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetchStats0.numInsts     63009869                       # Number of instructions fetched (thread level) (Count)
board.processor.switch.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.switch.core.fetchStats0.fetchRate     0.579862                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.switch.core.fetchStats0.numBranches     16848747                       # Number of branches fetched (Count)
board.processor.switch.core.fetchStats0.branchRate     0.155054                       # Number of branch fetches per cycle (Ratio)
board.processor.switch.core.fetchStats0.icacheStallCycles     63776982                       # ICache total stall cycles (Cycle)
board.processor.switch.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.switch.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.switch.core.iew.squashCycles       725182                       # Number of cycles IEW is squashing (Cycle)
board.processor.switch.core.iew.blockCycles      1211811                       # Number of cycles IEW is blocking (Cycle)
board.processor.switch.core.iew.unblockCycles        47130                       # Number of cycles IEW is unblocking (Cycle)
board.processor.switch.core.iew.dispatchedInsts    113155713                       # Number of instructions dispatched to IQ (Count)
board.processor.switch.core.iew.dispSquashedInsts      5320851                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.switch.core.iew.dispLoadInsts     17818148                       # Number of dispatched load instructions (Count)
board.processor.switch.core.iew.dispStoreInsts      6830832                       # Number of dispatched store instructions (Count)
board.processor.switch.core.iew.dispNonSpecInsts         5454                       # Number of dispatched non-speculative instructions (Count)
board.processor.switch.core.iew.iqFullEvents          408                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.switch.core.iew.lsqFullEvents        46222                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.switch.core.iew.memOrderViolationEvents          896                       # Number of memory order violations (Count)
board.processor.switch.core.iew.predictedTakenIncorrect         2107                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.switch.core.iew.predictedNotTakenIncorrect       790012                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.switch.core.iew.branchMispredicts       792119                       # Number of branch mispredicts detected at execute (Count)
board.processor.switch.core.iew.instsToCommit    111507217                       # Cumulative count of insts sent to commit (Count)
board.processor.switch.core.iew.writebackCount    110989640                       # Cumulative count of insts written-back (Count)
board.processor.switch.core.iew.producerInst     73185990                       # Number of instructions producing a value (Count)
board.processor.switch.core.iew.consumerInst    111634122                       # Number of instructions consuming a value (Count)
board.processor.switch.core.iew.wbRate       1.021406                       # Insts written-back per cycle ((Count/Cycle))
board.processor.switch.core.iew.wbFanout     0.655588                       # Average fanout of values written-back ((Count/Count))
board.processor.switch.core.lsq0.forwLoads      1545219                       # Number of loads that had data forwarded from stores (Count)
board.processor.switch.core.lsq0.squashedLoads      1574135                       # Number of loads squashed (Count)
board.processor.switch.core.lsq0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.switch.core.lsq0.memOrderViolation          896                       # Number of memory ordering violations (Count)
board.processor.switch.core.lsq0.squashedStores       210754                       # Number of stores squashed (Count)
board.processor.switch.core.lsq0.rescheduledLoads          121                       # Number of loads that were rescheduled (Count)
board.processor.switch.core.lsq0.blockedByCache            4                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.switch.core.lsq0.loadToUse::samples     16243870                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::mean     5.677409                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::stdev    35.158257                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::0-9     16179451     99.60%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::10-19         2983      0.02%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::20-29         6679      0.04%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::30-39          814      0.01%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::40-49         1118      0.01%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::50-59          969      0.01%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::60-69         1435      0.01%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::70-79         1488      0.01%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::80-89         1892      0.01%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::90-99         2649      0.02%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::100-109         3167      0.02%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::110-119         2797      0.02%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::120-129         2754      0.02%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::130-139         2778      0.02%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::140-149         2619      0.02%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::150-159         2827      0.02%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::160-169         2651      0.02%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::170-179         3117      0.02%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::180-189         2310      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::190-199         2390      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::200-209         2539      0.02%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::210-219         2144      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::220-229         2126      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::230-239         1803      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::240-249         1108      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::250-259         1108      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::260-269          593      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::270-279          568      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::280-289          483      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::290-299          428      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::overflows         4082      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::max_value         5988                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::total     16243870                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.mmu.dtb.rdAccesses     17501830                       # TLB accesses on read requests (Count)
board.processor.switch.core.mmu.dtb.wrAccesses      6762631                       # TLB accesses on write requests (Count)
board.processor.switch.core.mmu.dtb.rdMisses         5533                       # TLB misses on read requests (Count)
board.processor.switch.core.mmu.dtb.wrMisses         1729                       # TLB misses on write requests (Count)
board.processor.switch.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch.core.mmu.itb.wrAccesses     21042672                       # TLB accesses on write requests (Count)
board.processor.switch.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch.core.mmu.itb.wrMisses         1988                       # TLB misses on write requests (Count)
board.processor.switch.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.power_state.pwrStateResidencyTicks::OFF 2300516999500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.rename.squashCycles       725182                       # Number of cycles rename is squashing (Cycle)
board.processor.switch.core.rename.idleCycles     66382085                       # Number of cycles rename is idle (Cycle)
board.processor.switch.core.rename.blockCycles      1327387                       # Number of cycles rename is blocking (Cycle)
board.processor.switch.core.rename.serializeStallCycles       229817                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.switch.core.rename.runCycles     36971706                       # Number of cycles rename is running (Cycle)
board.processor.switch.core.rename.unblockCycles      2883178                       # Number of cycles rename is unblocking (Cycle)
board.processor.switch.core.rename.renamedInsts    121218511                       # Number of instructions processed by rename (Count)
board.processor.switch.core.rename.ROBFullEvents          877                       # Number of times rename has blocked due to ROB full (Count)
board.processor.switch.core.rename.IQFullEvents         8103                       # Number of times rename has blocked due to IQ full (Count)
board.processor.switch.core.rename.SQFullEvents      2875090                       # Number of times rename has blocked due to SQ full (Count)
board.processor.switch.core.rename.fullRegistersEvents          241                       # Number of times there has been no free registers (Count)
board.processor.switch.core.rename.renamedOperands    193383777                       # Number of destination operands rename has renamed (Count)
board.processor.switch.core.rename.lookups    400232746                       # Number of register rename lookups that rename has made (Count)
board.processor.switch.core.rename.intLookups    150749725                       # Number of integer rename lookups (Count)
board.processor.switch.core.rename.fpLookups         2230                       # Number of floating rename lookups (Count)
board.processor.switch.core.rename.committedMaps    168007926                       # Number of HB maps that are committed (Count)
board.processor.switch.core.rename.undoneMaps     25375844                       # Number of HB maps that are undone due to squashing (Count)
board.processor.switch.core.rename.serializing         5829                       # count of serializing insts renamed (Count)
board.processor.switch.core.rename.tempSerializing         5837                       # count of temporary serializing insts renamed (Count)
board.processor.switch.core.rename.skidInsts       113154                       # count of insts added to the skid buffer (Count)
board.processor.switch.core.rob.reads       224177406                       # The number of ROB reads (Count)
board.processor.switch.core.rob.writes      238459880                       # The number of ROB writes (Count)
board.processor.switch.core.thread_0.numInsts     51912703                       # Number of Instructions committed (Count)
board.processor.switch.core.thread_0.numOps    104882815                       # Number of Ops committed (Count)
board.processor.switch.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                          0                       # Number of seconds simulated (Second)
simTicks                                            0                       # Number of ticks simulated (Tick)
finalTick                                121558582083540                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.04                       # Real time elapsed on the host (Second)
hostTickRate                                        0                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    3571072                       # Number of bytes of host memory used (Byte)
simInsts                                  83237822465                       # Number of instructions simulated (Count)
simOps                                    83478843445                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                             2180027826332                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                               2185825022780                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iocache.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iocache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iocache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iocache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iocache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.snoops                0                       # Total snoops (Count)
board.cache_hierarchy.l2buses.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses.snoopFanout::samples            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::mean          nan                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::stdev          nan                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::underflows            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::0            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::1            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::2            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::3            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::4            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::overflows            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::total            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.reqLayer0.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer0.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer1.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer2.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer3.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.snoopLayer0.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.snoop_filter.totRequests            0                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l2caches.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2caches.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2caches.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2caches.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2caches.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l2caches.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l2caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcXbar.snoops                0                       # Total snoops (Count)
board.cache_hierarchy.llcXbar.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.llcXbar.snoopFanout::samples            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::mean          nan                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::stdev          nan                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::underflows            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::0            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::1            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::overflows            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::total            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcXbar.reqLayer0.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.respLayer0.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.snoopLayer0.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.snoop_filter.totRequests            0                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.llcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.llcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.llcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.llcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.llcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.llcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.llcache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.llcache.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.llcache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.llcache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.llcache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.llcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.llcache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.llcache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.llcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.snoops                 0                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean          nan                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev          nan                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::2            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer1.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer2.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer3.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer4.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer5.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer0.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer1.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer2.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer3.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer4.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoopLayer0.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoopLayer1.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoopLayer2.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoopLayer3.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoopLayer4.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoopLayer5.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests            0                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            250                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.reqLayer0.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.reqLayer1.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.reqLayer10.utilization                nan                       # Layer utilization (Ratio)
board.iobus.reqLayer11.utilization                nan                       # Layer utilization (Ratio)
board.iobus.reqLayer12.utilization                nan                       # Layer utilization (Ratio)
board.iobus.reqLayer13.utilization                nan                       # Layer utilization (Ratio)
board.iobus.reqLayer14.utilization                nan                       # Layer utilization (Ratio)
board.iobus.reqLayer15.utilization                nan                       # Layer utilization (Ratio)
board.iobus.reqLayer16.utilization                nan                       # Layer utilization (Ratio)
board.iobus.reqLayer17.utilization                nan                       # Layer utilization (Ratio)
board.iobus.reqLayer2.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.reqLayer3.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.reqLayer4.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.reqLayer5.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.reqLayer6.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.reqLayer7.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.reqLayer8.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.reqLayer9.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.respLayer0.utilization                nan                       # Layer utilization (Ratio)
board.iobus.respLayer1.utilization                nan                       # Layer utilization (Ratio)
board.iobus.respLayer2.utilization                nan                       # Layer utilization (Ratio)
board.memory.mem_ctrl0.priorityMinLatency 0.000000000000                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl0.priorityMaxLatency 0.000000000000                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl0.numStayReadState             0                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl0.numStayWriteState            0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl0.readReqs                     0                       # Number of read requests accepted (Count)
board.memory.mem_ctrl0.writeReqs                    0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl0.readBursts                   0                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl0.writeBursts                  0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl0.servicedByWrQ                0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl0.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl0.avgRdQLen                 1.00                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.avgWrQLen               118.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl0.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl0.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::6               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::6              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.rdQLenPdf::0                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::1                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::2                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::3                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::4                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::5                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::6                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::7                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::47                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::48                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::49                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::50                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::51                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::52                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::53                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::54                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::55                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::56                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::57                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::58                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::59                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::60                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::61                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::62                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::63                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::64                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::65                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::66                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::67                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::68                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::69                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::70                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::71                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::72                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::73                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::74                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::75                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::76                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::77                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::78                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::79                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::80                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::81                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::82                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::83                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::84                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::85                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::86                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::87                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::88                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::89                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::90                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::91                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::92                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::93                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::94                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::95                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::96                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::97                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::98                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::99                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::100               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::101               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::102               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::103               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::104               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::105               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::106               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::107               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::108               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::109               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::110               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::111               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::112               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::113               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::114               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::115               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::116               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::117               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::118               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::119               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::120               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::121               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::122               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::123               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::124               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::125               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::126               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::127               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.bytesReadWrQ                 0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl0.bytesReadSys                 0                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl0.bytesWrittenSys              0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl0.avgRdBWSys                 nan                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.avgWrBWSys                 nan                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.totGap                       0                       # Total gap between requests (Tick)
board.memory.mem_ctrl0.avgGap                     nan                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl0.dram.readBursts              0                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl0.dram.writeBursts             0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::22            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::23            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::24            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::25            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::26            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::28            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::29            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::30            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::31            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.totQLat                 0                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl0.dram.totBusLat               0                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl0.dram.totMemAccLat            0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl0.dram.avgQLat               nan                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgBusLat             nan                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgMemAccLat          nan                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.readRowHits             0                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl0.dram.writeRowHits            0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl0.dram.readRowHitRate          nan                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl0.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl0.dram.dramBytesRead            0                       # Total bytes read (Byte)
board.memory.mem_ctrl0.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl0.dram.avgRdBW               nan                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.avgWrBW               nan                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl0.dram.busUtil               nan                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl0.dram.busUtilRead           nan                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl0.dram.busUtilWrite          nan                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl0.dram.pageHitRate           nan                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl0.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl0.dram.rank0.actEnergy            0                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preEnergy            0                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.averagePower          nan                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::IDLE      3412480                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.actEnergy            0                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preEnergy            0                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.averagePower          nan                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::IDLE      7045160                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.priorityMinLatency 0.000000000000                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl1.priorityMaxLatency 0.000000000000                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl1.numStayReadState             0                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl1.numStayWriteState            0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl1.readReqs                     0                       # Number of read requests accepted (Count)
board.memory.mem_ctrl1.writeReqs                    0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl1.readBursts                   0                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl1.writeBursts                  0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl1.servicedByWrQ                0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl1.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl1.avgRdQLen                 1.00                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.avgWrQLen               119.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl1.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl1.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::6               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::6              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.rdQLenPdf::0                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::1                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::2                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::3                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::4                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::5                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::6                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::7                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::47                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::48                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::49                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::50                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::51                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::52                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::53                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::54                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::55                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::56                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::57                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::58                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::59                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::60                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::61                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::62                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::63                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::64                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::65                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::66                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::67                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::68                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::69                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::70                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::71                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::72                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::73                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::74                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::75                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::76                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::77                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::78                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::79                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::80                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::81                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::82                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::83                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::84                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::85                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::86                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::87                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::88                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::89                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::90                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::91                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::92                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::93                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::94                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::95                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::96                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::97                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::98                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::99                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::100               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::101               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::102               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::103               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::104               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::105               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::106               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::107               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::108               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::109               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::110               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::111               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::112               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::113               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::114               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::115               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::116               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::117               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::118               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::119               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::120               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::121               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::122               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::123               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::124               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::125               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::126               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::127               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.bytesReadWrQ                 0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl1.bytesReadSys                 0                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl1.bytesWrittenSys              0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl1.avgRdBWSys                 nan                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.avgWrBWSys                 nan                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.totGap                       0                       # Total gap between requests (Tick)
board.memory.mem_ctrl1.avgGap                     nan                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl1.dram.readBursts              0                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl1.dram.writeBursts             0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::22            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::23            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::24            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::25            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::26            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::28            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::29            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::30            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::31            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.totQLat                 0                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl1.dram.totBusLat               0                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl1.dram.totMemAccLat            0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl1.dram.avgQLat               nan                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgBusLat             nan                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgMemAccLat          nan                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.readRowHits             0                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl1.dram.writeRowHits            0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl1.dram.readRowHitRate          nan                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl1.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl1.dram.dramBytesRead            0                       # Total bytes read (Byte)
board.memory.mem_ctrl1.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl1.dram.avgRdBW               nan                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.avgWrBW               nan                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl1.dram.busUtil               nan                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl1.dram.busUtilRead           nan                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl1.dram.busUtilWrite          nan                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl1.dram.pageHitRate           nan                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl1.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.dram.rank0.actEnergy            0                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preEnergy            0                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.averagePower          nan                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::IDLE      4138320                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.actEnergy            0                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preEnergy            0                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.averagePower          nan                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::IDLE      7045160                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.default_bus.reqLayer0.utilization          nan                       # Layer utilization (Ratio)
board.pc.default_bus.reqLayer1.utilization          nan                       # Layer utilization (Ratio)
board.pc.default_bus.respLayer0.utilization          nan                       # Layer utilization (Ratio)
board.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
board.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.numCycles                0                       # Number of cpu cycles simulated (Cycle)
board.processor.start.core.cpi                    nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.start.core.ipc                    nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.start.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.start.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.start.core.numVMExits               0                       # total number of KVM exits (Count)
board.processor.start.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.start.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.start.core.numMMIO                  0                       # number of VM exits due to memory mapped IO (Count)
board.processor.start.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.start.core.numIO                    0                       # number of VM exits due to legacy IO (Count)
board.processor.start.core.numHalt                  0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.start.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.start.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.start.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.start.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.start.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.start.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.start.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.start.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.start.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.start.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.start.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.start.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.start.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.start.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.start.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.start.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.start.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.start.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.start.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.start.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.start.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.start.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.start.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.start.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.start.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.start.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.start.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.start.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.start.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.start.core.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
board.processor.start.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.power_state.pwrStateResidencyTicks::OFF   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.start.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.start.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.switch.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.switch.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.switch.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.switch.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.switch.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.switch.core.numIssuedDist::samples            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::mean          nan                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::stdev          nan                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::underflows            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::0            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::1            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::2            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::3            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::4            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::5            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::6            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::7            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::8            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::overflows            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::max_value            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::total            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorConfig            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.issueRate             nan                       # Inst issue rate ((Count/Cycle))
board.processor.switch.core.fuBusy                  0                       # FU busy when requested (Count)
board.processor.switch.core.fuBusyRate            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.switch.core.intInstQueueReads            0                       # Number of integer instruction queue reads (Count)
board.processor.switch.core.intInstQueueWrites            0                       # Number of integer instruction queue writes (Count)
board.processor.switch.core.intInstQueueWakeupAccesses            0                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.switch.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.switch.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.switch.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.switch.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.switch.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.switch.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.switch.core.intAluAccesses            0                       # Number of integer alu accesses (Count)
board.processor.switch.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.switch.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch.core.numSquashedInsts            0                       # Number of squashed instructions skipped in execute (Count)
board.processor.switch.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.switch.core.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.switch.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.switch.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.switch.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.switch.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.switch.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.switch.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.switch.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.switch.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.switch.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.switch.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.switch.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.switch.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.switch.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.switch.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.switch.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.switch.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.switch.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.switch.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.switch.core.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
board.processor.switch.core.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.switch.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.switch.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.switch.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.switch.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::0            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::1            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::2            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::3            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::4            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::5            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::6            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::7            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::8            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.switch.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.switch.core.commit.functionCalls            0                       # Number of function calls committed. (Count)
board.processor.switch.core.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
board.processor.switch.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.switch.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.switch.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.switch.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.switch.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.switch.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.switch.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.switch.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.switch.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.switch.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.switch.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.switch.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.switch.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.switch.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.switch.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.switch.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.switch.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.switch.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.switch.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.switch.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.switch.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.switch.core.fetch.nisnDist::samples            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::mean          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::stdev          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::underflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::0            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::1            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::2            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::3            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::4            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::overflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::max_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::total            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.idleRate          nan                       # Ratio of cycles fetch was idle (Ratio)
board.processor.switch.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.switch.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.switch.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.switch.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.switch.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.switch.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.switch.core.iew.squashCycles            0                       # Number of cycles IEW is squashing (Cycle)
board.processor.switch.core.iew.blockCycles            0                       # Number of cycles IEW is blocking (Cycle)
board.processor.switch.core.iew.unblockCycles            0                       # Number of cycles IEW is unblocking (Cycle)
board.processor.switch.core.iew.dispatchedInsts            0                       # Number of instructions dispatched to IQ (Count)
board.processor.switch.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.switch.core.iew.dispLoadInsts            0                       # Number of dispatched load instructions (Count)
board.processor.switch.core.iew.dispStoreInsts            0                       # Number of dispatched store instructions (Count)
board.processor.switch.core.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
board.processor.switch.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.switch.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.switch.core.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
board.processor.switch.core.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.switch.core.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.switch.core.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute (Count)
board.processor.switch.core.iew.instsToCommit            0                       # Cumulative count of insts sent to commit (Count)
board.processor.switch.core.iew.writebackCount            0                       # Cumulative count of insts written-back (Count)
board.processor.switch.core.iew.producerInst            0                       # Number of instructions producing a value (Count)
board.processor.switch.core.iew.consumerInst            0                       # Number of instructions consuming a value (Count)
board.processor.switch.core.iew.wbRate            nan                       # Insts written-back per cycle ((Count/Cycle))
board.processor.switch.core.iew.wbFanout          nan                       # Average fanout of values written-back ((Count/Count))
board.processor.switch.core.lsq0.forwLoads            0                       # Number of loads that had data forwarded from stores (Count)
board.processor.switch.core.lsq0.squashedLoads            0                       # Number of loads squashed (Count)
board.processor.switch.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.switch.core.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
board.processor.switch.core.lsq0.squashedStores            0                       # Number of stores squashed (Count)
board.processor.switch.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.switch.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.switch.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.switch.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.switch.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.switch.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.switch.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.power_state.pwrStateResidencyTicks::OFF   2008696040                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.switch.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.switch.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.switch.core.rename.skidInsts            0                       # count of insts added to the skid buffer (Count)
board.processor.switch.core.rob.reads               0                       # The number of ROB reads (Count)
board.processor.switch.core.rob.writes              0                       # The number of ROB writes (Count)
board.processor.switch.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.switch.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.switch.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
