

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_37_1'
================================================================
* Date:           Fri May 10 15:16:50 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D1
* Solution:       comb_23 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.015 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_37_1  |        7|        7|         2|          1|          1|     7|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    2135|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    52|       0|     975|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     162|    -|
|Register         |        -|     -|     998|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    52|     998|    3272|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     2|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U37  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U38  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U39  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U40  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U41  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U42  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U43  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U44  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U45  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U46  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U47  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U48  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U49  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mux_16_4_32_1_1_U50       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U51       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U52       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U53       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U54       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U55       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U56       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U57       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U58       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U59       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U60       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|  52|  0| 975|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln37_fu_872_p2        |         +|   0|  0|  12|           4|           2|
    |add_ln50_1_fu_659_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln50_2_fu_989_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln50_3_fu_1046_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln50_4_fu_1102_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln50_5_fu_1166_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln50_6_fu_1217_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln50_fu_614_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln52_1_fu_798_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln52_2_fu_1279_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln52_3_fu_1336_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln52_4_fu_1392_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln52_5_fu_1456_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln52_6_fu_1507_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln52_fu_753_p2        |         +|   0|  0|  71|          64|          64|
    |empty_33_fu_540_p2        |         +|   0|  0|  12|           4|           4|
    |empty_fu_534_p2           |         +|   0|  0|  12|           5|           1|
    |sub_ln36_1_fu_1111_p2     |         -|   0|  0|  12|           4|           4|
    |sub_ln36_3_fu_844_p2      |         -|   0|  0|  12|           4|           4|
    |sub_ln36_4_fu_1401_p2     |         -|   0|  0|  12|           4|           4|
    |sub_ln36_6_fu_669_p2      |         -|   0|  0|  10|           3|           3|
    |sub_ln36_7_fu_685_p2      |         -|   0|  0|  10|           3|           3|
    |sub_ln36_8_fu_808_p2      |         -|   0|  0|  10|           3|           3|
    |sub_ln36_9_fu_824_p2      |         -|   0|  0|  10|           3|           3|
    |sub_ln36_fu_705_p2        |         -|   0|  0|  12|           4|           4|
    |tmp_6_fu_1181_p17         |         -|   0|  0|  12|           4|           4|
    |tmp_7_fu_1471_p17         |         -|   0|  0|  12|           4|           4|
    |and_ln50_1_fu_653_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln50_2_fu_983_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln50_3_fu_1040_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln50_4_fu_1096_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln50_5_fu_1160_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln50_fu_608_p2        |       and|   0|  0|  64|          64|          64|
    |and_ln52_1_fu_792_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln52_2_fu_1273_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln52_3_fu_1330_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln52_4_fu_1386_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln52_5_fu_1450_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln52_fu_747_p2        |       and|   0|  0|  64|          64|          64|
    |icmp_ln37_fu_512_p2       |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln50_1_fu_675_p2     |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln50_2_fu_695_p2     |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln50_3_fu_711_p2     |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln50_4_fu_717_p2     |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln50_fu_639_p2       |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln52_1_fu_814_p2     |      icmp|   0|  0|  12|           4|           3|
    |icmp_ln52_2_fu_834_p2     |      icmp|   0|  0|  12|           4|           3|
    |icmp_ln52_3_fu_860_p2     |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln52_4_fu_866_p2     |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln52_fu_778_p2       |      icmp|   0|  0|  12|           4|           3|
    |select_ln50_1_fu_600_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln50_2_fu_620_p3   |    select|   0|  0|   3|           1|           3|
    |select_ln50_3_fu_645_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln50_4_fu_976_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln50_5_fu_1033_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln50_6_fu_1089_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln50_7_fu_1153_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln50_fu_628_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln52_1_fu_739_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln52_2_fu_759_p3   |    select|   0|  0|   3|           1|           3|
    |select_ln52_3_fu_784_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln52_4_fu_1266_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln52_5_fu_1323_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln52_6_fu_1379_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln52_7_fu_1443_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln52_fu_767_p3     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|2135|        1777|        1840|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add471079_fu_130         |   9|          2|   64|        128|
    |add47_101089_fu_166      |   9|          2|   64|        128|
    |add47_11080_fu_134       |   9|          2|   64|        128|
    |add47_111090_fu_170      |   9|          2|   64|        128|
    |add47_121091_fu_174      |   9|          2|   64|        128|
    |add47_131092_fu_178      |   9|          2|   64|        128|
    |add47_141093_fu_182      |   9|          2|   64|        128|
    |add47_21081_fu_138       |   9|          2|   64|        128|
    |add47_31082_fu_142       |   9|          2|   64|        128|
    |add47_41083_fu_146       |   9|          2|   64|        128|
    |add47_51084_fu_150       |   9|          2|   64|        128|
    |add47_61085_fu_154       |   9|          2|   64|        128|
    |add47_81087_fu_158       |   9|          2|   64|        128|
    |add47_91088_fu_162       |   9|          2|   64|        128|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_186                 |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 162|         36|  903|       1806|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add471079_fu_130         |  64|   0|   64|          0|
    |add47_101089_fu_166      |  64|   0|   64|          0|
    |add47_11080_fu_134       |  64|   0|   64|          0|
    |add47_111090_fu_170      |  64|   0|   64|          0|
    |add47_121091_fu_174      |  64|   0|   64|          0|
    |add47_131092_fu_178      |  64|   0|   64|          0|
    |add47_141093_fu_182      |  64|   0|   64|          0|
    |add47_21081_fu_138       |  64|   0|   64|          0|
    |add47_31082_fu_142       |  64|   0|   64|          0|
    |add47_41083_fu_146       |  64|   0|   64|          0|
    |add47_51084_fu_150       |  64|   0|   64|          0|
    |add47_61085_fu_154       |  64|   0|   64|          0|
    |add47_81087_fu_158       |  64|   0|   64|          0|
    |add47_91088_fu_162       |  64|   0|   64|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |conv36_cast_reg_1855     |  32|   0|   64|         32|
    |i_fu_186                 |   4|   0|    4|          0|
    |icmp_ln50_1_reg_1882     |   1|   0|    1|          0|
    |icmp_ln50_2_reg_1892     |   1|   0|    1|          0|
    |icmp_ln50_3_reg_1903     |   1|   0|    1|          0|
    |icmp_ln50_4_reg_1909     |   1|   0|    1|          0|
    |icmp_ln52_1_reg_1920     |   1|   0|    1|          0|
    |icmp_ln52_2_reg_1930     |   1|   0|    1|          0|
    |icmp_ln52_3_reg_1941     |   1|   0|    1|          0|
    |icmp_ln52_4_reg_1947     |   1|   0|    1|          0|
    |sext_ln50_1_reg_1887     |   4|   0|    4|          0|
    |sext_ln52_1_reg_1925     |   4|   0|    4|          0|
    |sub_ln36_3_reg_1935      |   4|   0|    4|          0|
    |sub_ln36_6_reg_1877      |   3|   0|    3|          0|
    |sub_ln36_8_reg_1915      |   3|   0|    3|          0|
    |sub_ln36_reg_1897        |   4|   0|    4|          0|
    |zext_ln50_reg_1863       |  32|   0|   64|         32|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 998|   0| 1062|         64|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_37_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_37_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_37_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_37_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_37_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_37_1|  return value|
|arg1_r_9_reload          |   in|   32|     ap_none|                arg1_r_9_reload|        scalar|
|arg1_r_10_reload         |   in|   32|     ap_none|               arg1_r_10_reload|        scalar|
|arg1_r_11_reload         |   in|   32|     ap_none|               arg1_r_11_reload|        scalar|
|arg1_r_12_reload         |   in|   32|     ap_none|               arg1_r_12_reload|        scalar|
|arg1_r_13_reload         |   in|   32|     ap_none|               arg1_r_13_reload|        scalar|
|arg1_r_14_reload         |   in|   32|     ap_none|               arg1_r_14_reload|        scalar|
|arg1_r_15_reload         |   in|   32|     ap_none|               arg1_r_15_reload|        scalar|
|conv36                   |   in|   32|     ap_none|                         conv36|        scalar|
|arg2_r_14_reload         |   in|   32|     ap_none|               arg2_r_14_reload|        scalar|
|arg2_r_15_reload         |   in|   32|     ap_none|               arg2_r_15_reload|        scalar|
|arg2_r_13_reload         |   in|   32|     ap_none|               arg2_r_13_reload|        scalar|
|arg2_r_12_reload         |   in|   32|     ap_none|               arg2_r_12_reload|        scalar|
|arg2_r_11_reload         |   in|   32|     ap_none|               arg2_r_11_reload|        scalar|
|arg2_r_10_reload         |   in|   32|     ap_none|               arg2_r_10_reload|        scalar|
|arg2_r_9_reload          |   in|   32|     ap_none|                arg2_r_9_reload|        scalar|
|add47_141093_out         |  out|   64|      ap_vld|               add47_141093_out|       pointer|
|add47_141093_out_ap_vld  |  out|    1|      ap_vld|               add47_141093_out|       pointer|
|add47_131092_out         |  out|   64|      ap_vld|               add47_131092_out|       pointer|
|add47_131092_out_ap_vld  |  out|    1|      ap_vld|               add47_131092_out|       pointer|
|add47_121091_out         |  out|   64|      ap_vld|               add47_121091_out|       pointer|
|add47_121091_out_ap_vld  |  out|    1|      ap_vld|               add47_121091_out|       pointer|
|add47_111090_out         |  out|   64|      ap_vld|               add47_111090_out|       pointer|
|add47_111090_out_ap_vld  |  out|    1|      ap_vld|               add47_111090_out|       pointer|
|add47_101089_out         |  out|   64|      ap_vld|               add47_101089_out|       pointer|
|add47_101089_out_ap_vld  |  out|    1|      ap_vld|               add47_101089_out|       pointer|
|add47_91088_out          |  out|   64|      ap_vld|                add47_91088_out|       pointer|
|add47_91088_out_ap_vld   |  out|    1|      ap_vld|                add47_91088_out|       pointer|
|add47_81087_out          |  out|   64|      ap_vld|                add47_81087_out|       pointer|
|add47_81087_out_ap_vld   |  out|    1|      ap_vld|                add47_81087_out|       pointer|
|add47_61085_out          |  out|   64|      ap_vld|                add47_61085_out|       pointer|
|add47_61085_out_ap_vld   |  out|    1|      ap_vld|                add47_61085_out|       pointer|
|add47_51084_out          |  out|   64|      ap_vld|                add47_51084_out|       pointer|
|add47_51084_out_ap_vld   |  out|    1|      ap_vld|                add47_51084_out|       pointer|
|add47_41083_out          |  out|   64|      ap_vld|                add47_41083_out|       pointer|
|add47_41083_out_ap_vld   |  out|    1|      ap_vld|                add47_41083_out|       pointer|
|add47_31082_out          |  out|   64|      ap_vld|                add47_31082_out|       pointer|
|add47_31082_out_ap_vld   |  out|    1|      ap_vld|                add47_31082_out|       pointer|
|add47_21081_out          |  out|   64|      ap_vld|                add47_21081_out|       pointer|
|add47_21081_out_ap_vld   |  out|    1|      ap_vld|                add47_21081_out|       pointer|
|add47_11080_out          |  out|   64|      ap_vld|                add47_11080_out|       pointer|
|add47_11080_out_ap_vld   |  out|    1|      ap_vld|                add47_11080_out|       pointer|
|add471079_out            |  out|   64|      ap_vld|                  add471079_out|       pointer|
|add471079_out_ap_vld     |  out|    1|      ap_vld|                  add471079_out|       pointer|
+-------------------------+-----+-----+------------+-------------------------------+--------------+

