__peripheral___registers___bits___definition.html#ga12c579bee34393faeb1462600d2ee8d7">ADC_AWD3CR_AWD3CH_11</a>&#160;&#160;&#160;(0x00800UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)</td></tr>
<tr class="separator:ga12c579bee34393faeb1462600d2ee8d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73bd81db538bf5d021c775791ec47a35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73bd81db538bf5d021c775791ec47a35">ADC_AWD3CR_AWD3CH_12</a>&#160;&#160;&#160;(0x01000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)</td></tr>
<tr class="separator:ga73bd81db538bf5d021c775791ec47a35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f1bdeef70f333bd1c162cc38f2861ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f1bdeef70f333bd1c162cc38f2861ef">ADC_AWD3CR_AWD3CH_13</a>&#160;&#160;&#160;(0x02000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)</td></tr>
<tr class="separator:ga6f1bdeef70f333bd1c162cc38f2861ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9444d38dd0a96a3efbb9f92d3130216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9444d38dd0a96a3efbb9f92d3130216">ADC_AWD3CR_AWD3CH_14</a>&#160;&#160;&#160;(0x04000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)</td></tr>
<tr class="separator:gaa9444d38dd0a96a3efbb9f92d3130216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f8a16f13baf0a58af615c583fe3a6e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f8a16f13baf0a58af615c583fe3a6e3">ADC_AWD3CR_AWD3CH_15</a>&#160;&#160;&#160;(0x08000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)</td></tr>
<tr class="separator:ga3f8a16f13baf0a58af615c583fe3a6e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4071535e5e60489200d74f0461b59235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4071535e5e60489200d74f0461b59235">ADC_AWD3CR_AWD3CH_16</a>&#160;&#160;&#160;(0x10000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)</td></tr>
<tr class="separator:ga4071535e5e60489200d74f0461b59235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd055292e3768cfd376f0adea054e6aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd055292e3768cfd376f0adea054e6aa">ADC_AWD3CR_AWD3CH_17</a>&#160;&#160;&#160;(0x20000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)</td></tr>
<tr class="separator:gabd055292e3768cfd376f0adea054e6aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7aa336b112be95de2bc99d4bada112f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7aa336b112be95de2bc99d4bada112f">ADC_AWD3CR_AWD3CH_18</a>&#160;&#160;&#160;(0x40000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)</td></tr>
<tr class="separator:gaf7aa336b112be95de2bc99d4bada112f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14fac1ed528cdd03fb37f7f647b71617"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_DIFSEL_DIFSEL_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga14fac1ed528cdd03fb37f7f647b71617"><td class="memSeparato