# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: E:/project/CPUDesignVerify/CPUDesignVerify/DataFlowJumpInst.srcs/sources_1/ip/rom0_width8_addra16/rom0_width8_addra16.xci
# IP: The module: 'rom0_width8_addra16' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: e:/project/CPUDesignVerify/CPUDesignVerify/DataFlowJumpInst.srcs/sources_1/ip/rom0_width8_addra16/rom0_width8_addra16_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'rom0_width8_addra16'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells U0 -quiet] -quiet

# IP: E:/project/CPUDesignVerify/CPUDesignVerify/DataFlowJumpInst.srcs/sources_1/ip/rom0_width8_addra16/rom0_width8_addra16.xci
# IP: The module: 'rom0_width8_addra16' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: e:/project/CPUDesignVerify/CPUDesignVerify/DataFlowJumpInst.srcs/sources_1/ip/rom0_width8_addra16/rom0_width8_addra16_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'rom0_width8_addra16'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells U0 -quiet] -quiet
