<a name="top"></a>

# B√ÄI T·∫¨P L√ù THUY·∫æT

<details>
<summary>üîñ <b>B√ÄI 1: FIRST PROJECT WITH KEILC</b></summary>

## B√ÄI 1: FIRST PROJECT WITH KEILC
### 1, Gi·ªõi thi·ªáu s∆° qua v·ªÅ KeilC
- KeilC l√† 1 IDE h·ªó tr·ª£ vi·∫øt, bi√™n d·ªãch, debug code v√† upload ch∆∞∆°ng tr√¨nh v√†o MCU.
- C√≥ h·ªó tr·ª£ t√≠nh nƒÉng m√¥ ph·ªèng gi√∫p ch·∫°y th·ª≠ code m√† kh√¥ng c·∫ßn li√™n k·∫øt v·ªõi ph·∫ßn c·ª©ng.
- H·ªó tr·ª£ nhi·ªÅu d√≤ng vi ƒëi·ªÅu khi·ªÉn nh∆∞ 8051, ARM, AVR, ...
- Tr√¨nh bi√™n d·ªãch h·ªó tr·ª£ chu·∫©n C/C++.
### 2, L·∫≠p tr√¨nh thanh ghi

V√≠ d·ª• - Nh√°y led PC13 - ƒë·ªÉ l·∫≠p tr√¨nh nh√°y led PC13 ch√∫ng ta c·∫ßn ph·∫£i x√°c ƒë·ªãnh ƒë∆∞·ª£c thanh ghi n√†o c·∫•p clock ƒëi·ªÅu khi·ªÉn cho ngo·∫°i vi GPIO, v√† 1 thanh ghi n·ªØa d√πng ƒë·ªÉ c·∫•u h√¨nh v√† ƒëi·ªÅu khi·ªÉn cho GPIO m√† ta mu·ªën (ƒë·ªçc RM c·ªßa MCU).

a) Thanh ghi RCC (Reset & Clock CONTROL):

Trong thanh ghi RCC n√†y, ch√∫ng ta s·∫Ω t√¨m ƒë·∫øn thanh ghi b·∫≠t clock ngo·∫°i vi APB2 - APB2 PERIPHERAL CLOCK ENABLE:
    - ƒê·ªãa ch·ªâ offset: 0x18.  
    - Trong thanh ghi c√≥ c√°c bit t·ª´ 2 -> 8 l√† c√°c bit b·∫≠t xung cho c√°c IOP t·ª´ A -> G, v·∫≠y ch√∫ng ta s·∫Ω th·ª±c hi·ªán b·∫≠t c√°c IOP b·∫±ng c√°ch set bit t∆∞∆°ng ·ª©ng l√™n 1.  
        ```
        #define RCC_APB2ENR *((unsigned int *)0x40021018)
        RCC_APB2ENR |= (1 << 4); // set bit 4 - IOPCEN l√™n 1
        ```  
‚û°Ô∏è ƒê·∫ßu ti√™n ƒë·ªãnh nghƒ©a ƒë·ªãa ch·ªâ c∆° b·∫£n c·ªßa thanh ghi RCC_APB2ENR r·ªìi sau ƒë√≥ c√≥ th·ªÉ truy c·∫≠p v√†o thanh ghi ƒë√≥ ƒë·ªÉ set bit 4 - IOPCEN l√™n 1: b·∫≠t c·ªïng C.
b) Thanh ghi GPIO (GPIO Register)

Trong thanh ghi n√†y, ch√∫ng ta s·∫Ω t√¨m ƒë·∫øn c√°c thanh ghi c·∫•u h√¨nh, thanh ghi d·ªØ li·ªáu ƒë·ªÉ s·ª≠ d·ª•ng:
    - Thanh ghi GPIOx_CRH (Port configuration register low):
        - ƒê·ªãa ch·ªâ offset: 0x04
        - ƒê√¢y l√† thanh ghi c·∫•u h√¨nh cho c√°c ch√¢n 8 -> 15 c·ªßa 1 c·ªïng GPIO, v√† ta ph·∫£i truy c·∫≠p theo 1 c·∫∑p bit ƒë·ªÉ c·∫•u h√¨nh MODE v√† CNF.
    - Thanh ghi GPIOx_ODR (Port output data register):
        - ƒê·ªãa ch·ªâ offset: 0x0C
        - ƒê√¢y l√† thanh ghi d√πng ƒë·ªÉ ƒëi·ªÅu khi·ªÉn m·ª©c logic c·ªßa c√°c ch√¢n ·ªü ch·∫ø ƒë·ªô ƒë·∫ßu ra.
        ```
        #define GPIOC_CRH (*(unsigned int *)0x40011004)
        #define GPIOC_ODR *((unsigned int *)0x4001100C)
        ```
‚û°Ô∏è ƒê·ªãnh nghƒ©a ƒë·ªãa ch·ªâ c∆° b·∫£n c·ªßa thanh ghi GPIOC_CRH, GPIOC_ODR r·ªìi sau ƒë√≥ c√≥ th·ªÉ truy c·∫≠p v√†o thanh ghi ƒë√≥.
c) Source code "Nh√°y led PC13":
```
#define RCC_APB2ENR *((unsigned int *)0x40021018)
#define GPIOC_CRH *((unsigned int *)0x40011004)
#define GPIOC_ODR *((unsigned int *)0x4001100C)

int main(void)
{
    /* B·∫≠t clock ƒëi·ªÅu khi·ªÉn APB2ENR cho GPIOC */
    RCC_APB2ENR |= (1 << 4);
    /* C·∫•u h√¨nh cho GPIOC */
    GPIOC_CRH &= ~((1 << 22) | (1 << 23)); // Ch·ªçn ch·∫ø ƒë·ªô 00: output push-pull
    GPIOC_CRH |= (1 << 20) | (1 << 21);    // Ch·ªçn ch·∫ø ƒë·ªô 11:  Output mode, 50MHz

    while(1)
    {
        GPIOC_ODR |= (1 << 13);
        for (unsigned int i = 0; i < 1000000; i++);
        GPIOC_ODR &= ~(1 << 13);
        for (unsigned int i = 0; i < 1000000; i++);
    }
    return 0;
}
```
### 3, D√πng API:

> üëâ V√≠ d·ª• - "ƒê·ªçc tr·∫°ng th√°i n√∫t nh·∫•n", t∆∞∆°ng t·ª± nh∆∞ tr√™n ch√∫ng ta c≈©ng s·∫Ω b·∫≠t clock ƒëi·ªÅu khi·ªÉn v√† c·∫•u h√¨nh GPIO, nh∆∞ng ·ªü b√†i n√†y ta s·∫Ω s·ª≠ d·ª•ng API ƒë·ªÉ vi·∫øt code v√† s·ª≠ d·ª•ng struct ƒë·ªÉ truy c·∫≠p c√°c thanh ghi.

- ƒê·∫ßu ti√™n, t·∫°o RCC v√† GPIO struct g·ªìm c√°c thanh ghi th√†nh vi√™n c·ªßa 2 thanh ghi ch√≠nh n√†y ƒë·ªÉ c√≥ th·ªÉ truy c·∫≠p nhanh h∆°n:
    ```
    /* T·∫°o RCC struct */
    typedef struct
    {
        unsigned int CR;
        unsigned int CFGR;
        unsigned int CIR;
        unsigned int APB2RSTR;
        unsigned int APB1RSTR;
        unsigned int AHBENR;
        unsigned int APB2ENR;
        unsigned int APB1ENR;
        unsigned int BDCR;
        unsigned int CSR;
    }RCC_TypeDef;
    
    /* T·∫°o GPIO struct */
    typedef struct
    {
        unsigned int CRL;
        unsigned int CRH;
        unsigned int IDR;
        unsigned int ODR;
        unsigned int BSRR;
        unsigned int BRR;
        unsigned int LCKR;
    }GPIO_TypeDef;
    ```
- Ti·∫øp theo ƒë·ªãnh nghƒ©a RCC, GPIOA, GPIOC l√† c√°c con tr·ªè tr·ªè ƒë·∫øn ƒë·ªãa ch·ªâ c∆° b·∫£n:
    ```
    /* ƒê·ªãa ch·ªâ c∆° b·∫£n c·ªßa c·ªßa RCC v√† GPIO */
    #define RCC ((RCC_TypeDef *)0x40021000)
    #define GPIOA ((GPIO_TypeDef *)0x40010800)
    #define GPIOC ((GPIO_TypeDef *)0x40011000)
    ```
- C√°ch truy c·∫≠p thanh ghi RCC:
    ```
    /* C·∫•p clock ƒëi·ªÅu khi·ªÉn APB2ENR cho GPIOC */
    RCC->APB2ENR |= (1 << 4);
    ```
- Ti·∫øp theo, ta s·∫Ω s·ª≠ d·ª•ng API ƒë·ªÉ l·∫≠p tr√¨nh 1 h√†m ƒë·ªÉ set v√† clear gi√° tr·ªã tr√™n 1 ch√¢n:
    ```
    void WritePin (GPIO_TypeDef *GPIO_Port, unsigned char Pin, unsigned char state)
    {
    if (state == 1)
    GPIO_Port->ODR |= (1 << Pin);
    else
    GPIO_Port->ODR &= ~(1 << Pin);
    }
    ```
- C√°ch set bit cho PC13 s·ª≠ d·ª•ng API:
    ```
    /* Ghi ch√¢n P13 c·ªßa c·ªïng C l√™n 1 */
    WritePin(GPIOC,13,1);
    ```
- Ti·∫øp ƒë·∫øn l√† c·∫•u h√¨nh GPIOA ƒë·ªÉ nh·∫≠n t√≠n hi·ªáu b√™n ngo√†i t·ª´ n√∫t nh·∫•n:
    ```
    /* B·∫≠t xung ƒëi·ªÅu khi·ªÉn APB2ENR cho GPIOA */
    RCC->APB2ENR |= (1 << 2);
    /* C·∫•u h√¨nh GPIOA l√† ch·∫ø ƒë·ªô Input pull up/pull down */
    GPIOA->CRL &= ~((1 << 0) | (1 << 1) | (1 << 2)); // MODE[1:0] = 00: Input mode
    GPIOA->CRL |= (1 << 3); // CNF bit 2 v√† 3 = 10: Input pullup/pulldown
    GPIOA->ODR |= (1 << 0); // Ch·ªët pullup
    ```
>‚û°Ô∏è Khi ƒë·ªÉ ch·∫ø ƒë·ªô l√† pull up:
>    - Khi nh·∫•n n√∫t: PA0 s·∫Ω ƒë∆∞·ª£c clear v·ªÅ 0 (v√¨ n√∫t ·∫•n n·ªëi v·ªõi GND).
>    - Khi kh√¥ng nh·∫•n n√∫t: PA0 b·∫±ng 1 (v√¨ PA0 ƒë∆∞·ª£c k√©o l√™n m·ª©c cao).
    
- Sau ƒë√≥ truy c·∫≠p thanh ghi IDR ƒë·ªÉ ki·ªÉm tra xem l√† t√≠n hi·ªáu b√™n ngo√†i thay ƒë·ªïi nh∆∞ th·∫ø n√†o:
    ```
    /* ƒê·ªçc IDR0 khi thay ƒë·ªïi tr·∫°ng th√°i c·ªßa n√∫t nh·∫•n */
    if ((GPIOA->IDR & (1 << 0)) == 0) 
    {
    WritePin(GPIOC,13,0);
    }
    else
    {
    WritePin(GPIOC,13,1);
    }
    ```
- Source code "ƒê·ªçc tr·∫°ng th√°i n√∫t nh·∫•n":
    ```
    /* T·∫°o RCC struct */
    typedef struct
    {
        unsigned int CR;
        unsigned int CFGR;
        unsigned int CIR;
        unsigned int APB2RSTR;
        unsigned int APB1RSTR;
        unsigned int AHBENR;
        unsigned int APB2ENR;
        unsigned int APB1ENR;
        unsigned int BDCR;
        unsigned int CSR;
    }RCC_TypeDef;
    
    /* T·∫°o GPIO struct */
    typedef struct
    {
        unsigned int CRL;
        unsigned int CRH;
        unsigned int IDR;
        unsigned int ODR;
        unsigned int BSRR;
        unsigned int BRR;
        unsigned int LCKR;
    }GPIO_TypeDef;
    
    /* ƒê·ªãa ch·ªâ c∆° b·∫£n c·ªßa c·ªßa RCC v√† GPIO */
    #define RCC ((RCC_TypeDef *)0x40021000)
    #define GPIOA ((GPIO_TypeDef *)0x40010800)
    #define GPIOC ((GPIO_TypeDef *)0x40011000)
    
    /* H√†m ghi gi√° tr·ªã ch√¢n cho GPIO d√πng API */
    void WritePin (GPIO_TypeDef *GPIO_Port, unsigned char Pin, unsigned char state)
    {
        if (state == 1)
        GPIO_Port->ODR |= (1 << Pin);
        else
        GPIO_Port->ODR &= ~(1 << Pin);
    }
    
    /* H√†m c·∫•u h√¨nh GPIOA v√† GPIOC */
    void ConfigureGPIO(void)
    {
        // B·∫≠t clock ƒëi·ªÅu khi·ªÉn cho IOPA v√† IOPC
        RCC->APB2ENR |= (1 << 2) | (1 << 4);
        // C·∫•u h√¨nh PA0 l√† ch·∫ø ƒë·ªô Input pull up/pull down
        GPIOA->CRL &= ~((1 << 0) | (1 << 1) | (1 << 2)); // MODE = 00: Input mode
        GPIOA->CRL |= (1 << 3); // CNF bit 2 v√† 3 = 10: Input pullup/pulldown
        GPIOA->ODR |= (1 << 0); // Ch·ªët pullup
        // C·∫•u h√¨nh PC13 l√† ch·∫ø ƒë·ªô Output push-pull
        GPIOC->CRH &= ~((1 << 22) | (1 << 23)); // CNF13 - 00: output push-pull
        GPIOC->CRH |= (1 << 20) | (1 << 21); // MODE13 - 11: ouput mode, 50MHz
    }
    int main(void)
    {
        // G·ªçi h√†m c·∫•u h√¨nh
        ConfigureGPIO();
    
        while(1)
        {
            // Ki·ªÉm tra IDR0 l√† 0 hay 1
            if ((GPIOA->IDR & (1 << 0)) == 0)
            {
                WritePin(GPIOC,13,0);
            }
            else
            {
                WritePin(GPIOC,13,1);
            }
        }
        return 0;
    }
    ```

[üîº _UP_](#top)

</details>

<details>
<summary>üîñ <b>B√ÄI 2: GPIO</b></summary>

### 1, Gi·ªõi thi·ªáu qua v·ªÅ SPL

- SPL - Standard Peripherals Library l√† 1 th∆∞ vi·ªán chu·∫©n cho c√°c ngo·∫°i vi do h√£ng STMicroelectronics cung c·∫•p h·ªó tr·ª£ cho vi·ªác l·∫≠p tr√¨nh vi ƒëi·ªÅu khi·ªÉn STM32. 
- SPL gi√∫p ƒë∆°n gi·∫£n h√≥a vi·ªác l·∫≠p tr√¨nh v√† c·∫•u h√¨nh c√°c ngo·∫°i vi, cung c·∫•p c√°c h√†m API ƒë·ªÉ gi√∫p ng∆∞·ªùi d√πng d·ªÖ d√†ng truy c·∫≠p thanh ghi m√† kh√¥ng c·∫ßn ph·∫£i l·∫≠p tr√¨nh tr·ª±c ti·∫øp cho thanh ghi.
  
### 2, Gi·ªõi thi·ªáu v·ªÅ GPIO:

- GPIO l√† m·ªôt trong c√°c ngo·∫°i vi c·ªßa vi ƒëi·ªÅu khi·ªÉn STM32, v√† trong b√†i n√†y ta s·∫Ω c·∫•u h√¨nh cho ngo·∫°i vi GPIO b·∫±ng SPL.
- Trong SPL, c√°c thanh ghi ch·ª©c nƒÉng GPIO, c√°c thu·ªôc t√≠nh nh∆∞ ch·∫ø ƒë·ªô, t·ªëc ƒë·ªô hay l√† c√°c ch√¢n c·ªßa GPIO ƒë·ªÅu ƒë√£ ƒë∆∞·ª£c t·ªï ch·ª©c th√†nh 1 struct ƒë·ªÉ d·ªÖ d√†ng truy c·∫≠p (stm32f10x_gpio.h).

a) C·∫•u h√¨nh cho RCC c·∫•p clock ƒëi·ªÅu khi·ªÉn cho GPIO:
- Trong th∆∞ vi·ªán stm32f10x_rcc.h cung c·∫•p c√°c Marco ƒë·ªÉ ƒë·ªãnh nghƒ©a c√°c ngo·∫°i vi trong ƒë√≥ c√≥ GPIO, v√† trong th∆∞ vi·ªán stm32f10x_rcc.c cung c·∫•p c√°c h√†m API ƒë·ªÉ d·ªÖ d√†ng c·∫•u h√¨nh cho RCC.
    - C√°c h√†m c∆° b·∫£n s·ª≠ d·ª•ng ƒë·ªÉ c·∫•p clock l√†:
    ```
    RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FuntionalState NewState)
    ```
    ho·∫∑c
    ```
    RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FuntionalState NewState)
    ```
> ‚û°Ô∏è Hai h√†m tr√™n s·ª≠ d·ª•ng ƒë·ªÉ c·∫•p clock cho bus APB1 v√† APB2. ·ªû tham s·ªë ƒë·∫ßu l√† c√°c ngo·∫°i vi ƒë√£ ƒë∆∞·ª£c ƒë·ªãnh nghƒ©a tr∆∞·ªõc v√† ta ch·ªâ c·∫ßn ƒë∆∞a ngo·∫°i vi mong mu·ªën v√†o. Tham s·ªë th·ª© 2 l√† tr·∫°ng th√°i ƒë·ªÉ b·∫≠t hay t·∫Øt c·∫•p clock: ENABLE v√† DISABLE.

- C√°ch c·∫•p clock cho GPIO C:
    ```
    /* H√†m c·∫•u h√¨nh RCC */
    void RCC_Config(void){
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
    }
    ```
b) C·∫•u h√¨nh cho GPIO:

- C≈©ng nh∆∞ RCC, ƒë·ªÉ c·∫•p h√¨nh cho GPIO m√† s·ª≠ d·ª•ng SPL th√¨ ta truy c·∫≠p v√†o 2 th∆∞ vi·ªán `stm32f10x_gpio.h` v√† `stm32f10x_gpio.c` ƒë·ªÉ xem c√°c h√†m ƒë∆∞·ª£c thi·∫øt k·∫ø v·ªõi c√°c m·ª•c ƒë√≠ch kh√°c nhau.
    - C√°ch c·∫•u h√¨nh GPIO cho ch√¢n C:

```
/* H√†m c·∫•u h√¨nh cho GPIO */
void GPIO_Config(void){
// Khai b√°o bi·∫øn v·ªõi ki·ªÉu d·ªØ li·ªáu GPIO_InitTypeDef ƒë·ªÉ truy c·∫≠p c√°c member
GPIO_InitTypeDef GPIO_InitStructure;
// Sau ƒë√≥ truy c·∫≠p c√°c thu·ªôc t√≠nh
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13;
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
// D√πng h√†m GPIO_Init ƒë·ªÉ ch·ªët c√°c thu·ªôc t√≠nh v√† ch√¢n C
GPIO_Init(GPIOC, &GPIO_InitStructure);
}
```
    
c) C√°c h√†m API th∆∞·ªùng s·ª≠ d·ª•ng trong `stm32f10x_gpio.c`:  
    
- `GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)`: ƒë·∫∑t 1 ho·∫∑c nhi·ªÅu ch√¢n ·ªü m·ª©c cao.  
- `GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)`: ƒë·∫∑t 1 ho·∫∑c nhi·ªÅu ch√¢n ·ªü m·ª©c th·∫•p.  
- `GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)`: ƒë·∫∑t 1 ch√¢n  ·ªü m·ª©c cao ho·∫∑c th·∫•p.  
- `GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)`: ghi gi√° tr·ªã 16 bit cho to√†n b·ªô ch√¢n trong 1 GPIOx n√†o ƒë√≥.  
- `GPIO_ReadInputData(GPIO_TypeDef* GPIOx)`: ƒë·ªçc gi√° tr·ªã c·ªßa t·∫•t c·∫£ c√°c ch√¢n (16 bit) cho 1 GPIOx (c·∫•u h√¨nh Input).  
- `GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)`: ƒë·ªçc tr·∫°ng th√°i c·ªßa 1 ch√¢n trong GPIOx (c·∫•u h√¨nh Input).  
- `GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)`: ƒë·ªçc gi√° tr·ªã c·ªßa t·∫•t c·∫£ c√°c ch√¢n (16 bit) cho 1 GPIOx (c·∫•u h√¨nh Output).  
- `GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)`: ƒë·ªçc tr·∫°ng th√°i c·ªßa 1 ch√¢n trong GPIOx (c·∫•u h√¨nh Output).  
    
### 3, Source code:
a) Nh√°y LED ch√¢n PC13:

<details>
    
    ```
    /* H√†m c·∫•u h√¨nh RCC */
    void RCC_Config(void)
    {
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
    }
    /* H√†m c·∫•u h√¨nh GPIO */
    void GPIO_Config(void)
    {
    GPIO_InitTypeDef GPIO_InitStructure;
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_Init(GPIOC, &GPIO_InitStructure);
    }
    /* H√†m main nh√°y LED */
    int main(void)
    {
        RCC_Config();
        GPIO_Config();
        while(1)
        {
            GPIO_WriteBit(GPIOC, GPIO_Pin_13, Bit_SET);
            for (unsigned int i = 0; i < 1000000; i++);
            GPIO_WriteBit(GPIOC, GPIO_Pin_13, Bit_RESET);
            for (unsigned int i = 0; i < 1000000; i++);
        }
    }
    ```

</details>
    
b) Nh√°y ƒëu·ªïi LED:

<details>
    
    ```
    /* H√†m c·∫•u h√¨nh RCC */
    void RCC_Config(void){
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
    }
    /* H√†m c·∫•u h√¨nh GPIO */
    void GPIO_Config(void){
    GPIO_InitTypeDef GPIO_InitStructure;
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5 | GPIO_Pin_6 | GPIO_Pin_7 | GPIO_Pin_8;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_Init(GPIOC, &GPIO_InitStructure);
    }
    /* H√†m ƒëu·ªïi LED */
    void chasing_LED(uint8_t chasing_Times)
    {
        uint16_t value_LED;
        for (int j = 0; j < chasing_Times; j++)
        {
            // Kh·ªüi t·∫°o 1 gi√° tr·ªã 16 bit
            value_LED = 0x0010;
            // Nh√°y led b·∫Øt ƒë·∫ßu t·ª´ bit s·ªë 4 ƒë·∫øn bit s·ªë 8 (t∆∞∆°ng ƒë∆∞∆°ng ƒë√®n nh√°y b·∫Øt ƒë·∫ßu
    t·ª´ ch√¢n 5 -> 8)
            for (int i = 0; i < 4; i++)
            {
                value_LED <<= 1;
                GPIO_Write(GPIOC, value_LED);
                for (unsigned int i = 0; i < 1000000; i++);
            }
        }
    }
    /* H√†m main ƒëu·ªïi LED */
    int main(void)
    {
        RCC_Config();
        GPIO_Config();
        while(1)
        {
            // 4 l·∫ßn nh√°y ƒëu·ªïi LED
            chasing_LED(4)
            // Nh√°y xong 4 l·∫ßn th√¨ d·ª´ng
            break;
        }
    }
    ```
</details>

c) V√≠ d·ª• s·ª≠ d·ª•ng n√∫t ·∫•n ƒë·ªÉ b·∫≠t t·∫Øt LED PC13:

<details>
    
    ```
    /* C·∫•u h√¨nh RCC */
    void RCC_Config(void
    {
        RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOC, ENABLE);
    }
    /* C·∫•u h√¨nh GPIO */
    void GPIO_Config(void)
    {
        GPIO_InitTypeDef GPIO_InitStructure;
        // C·∫•u h√¨nh cho GPIOC ch√¢n PC13
        GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13;
        GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
        GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
        GPIO_Init(GPIOC, &GPIO_InitStructure);
        // C·∫•u h√¨nh cho GPIOA ch√¢n PA0
        GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
        GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
        GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
        GPIO_Init(GPIOA, &GPIO_InitStructure);
    }
    /* H√†m main cho n√∫t nh·∫•n */
    int main(void)
    {
        RCC_Config();
        GPIO_Config();
        while(1)
        {
            // Khi nh·∫•n n√∫t th√¨ ƒëi v√†o ph·∫ßn body
            if (GPIO_ReadInputDataBit(GPIOA, GPIO_Pin_0) == Bit_RESET)
            {
                // Khi nh·∫£ n√∫t th√¨ ƒëi ƒë·∫øn d√≤ng code ti·∫øp theo
                while (GPIO_ReadInputDataBit(GPIOA, GPIO_Pin_0) == Bit_RESET);
                // ƒê·∫£o tr·∫°ng th√°i hi·ªán t·∫°i c·ªßa LED PC13
                if (GPIO_ReadOutputDataBit(GPIOC, GPIO_Pin_13) == Bit_SET)
                {
                    GPIO_WriteBit(GPIOC, GPIO_Pin_13, Bit_RESET);
                } else 
                {
                    GPIO_WriteBit(GPIOC, GPIO_Pin_13, Bit_SET);
                }
            }
        }
    }
    ```

</details>
    
[üîº _UP_](#top)

</details>

<details>
<summary>üîñ <b>B√†i 3: INTERRUPT - TIMER</b></summary>

### 1, Gi·ªõi thi·ªáu v·ªÅ ng·∫Øt  
- Ng·∫Øt l√† 1 s·ª± ki·ªán kh·∫©n c·∫•p x·∫£y ra trong ho·∫∑c ngo√†i vi ƒëi·ªÅu khi·ªÉn, y√™u c·∫ßu MCU d·ª´ng th·ª±c hi·ªán ch∆∞∆°ng tr√¨nh ch√≠nh l·∫°i v√† ch·∫°y ƒë·∫øn th·ª±c thi s·ª± ki·ªán ng·∫Øt tr∆∞·ªõc.  
- Khi c√≥ m·ªôt s·ª± ki·ªán ng·∫Øt n√†o ƒë√≥ x·∫£y ra th√¨ ch∆∞∆°ng tr√¨nh d·ª´ng v√† l∆∞u gi√° tr·ªã m√† thanh ghi PC hi·ªán ƒëang ch·ªâ t·ªõi v√†o MSP, v√† PC s·∫Ω ch·ªâ t·ªõi l·ªánh ng·∫Øt ISR ƒë·ªÉ th·ª±c thi ng·∫Øt ƒë√≥, -> th·ª±c thi xong ng·∫Øt ISR th√¨ ti·∫øp theo PC s·∫Ω ch·ªâ t·ªõi c√°i ƒë·ªãa ch·ªâ ƒë√£ ƒë∆∞·ª£c l∆∞u ·ªü trong Stack memory v√† th·ª±c hi·ªán ti·∫øp ch∆∞∆°ng tr√¨nh ch√≠nh.
  
> ‚û°Ô∏è ·ªû ƒë√¢y,
> - PC (Program Counter): l√† 1 thanh ghi ch·ªâ t·ªõi ƒë·ªãa ch·ªâ c·ªßa l·ªánh ti·∫øp theo trong ch∆∞∆°ng tr√¨nh v·ªõi m·ª•c ƒë√≠ch cho CPU bi·∫øt l·ªánh ti·∫øp theo m√† CPU s·∫Ω th·ª±c thi.  
> - ISR (Interrupt Service Routine): l√† m·ªôt h√†m s·ª≠ l√Ω ng·∫Øt ƒë∆∞·ª£c vi ƒëi·ªÅu khi·ªÉn g·ªçi t·ªõi khi x·∫£y ra ng·∫Øt.  
> - MSP (Main stack pointer): l√† thanh ghi l∆∞u tr·ªØ d·ªØ li·ªáu t·∫°m th·ªùi trong qu√° tr√¨nh th·ª±c thi ch∆∞∆°ng tr√¨nh, c√≥ bi·ªÉu hi·ªán nh∆∞ l√† SP.

### 2, Gi·ªõi thi·ªáu v·ªÅ Timer:
- Timer l√† m·ªôt ngo·∫°i vi c√≥ ch·ª©c nƒÉng ƒë·∫øm m·ªói chu k·ª≥ xung clock m·ªôt (ƒë·∫øm tƒÉng l√™n ho·∫∑c gi·∫£m xu·ªëng).  
- C√≥ 7 Timer trong STM32F103C8 g·ªìm: 1 Systic timer, 2 Watchdog timer, v√† 4 Timer ch√≠nh: Timer 1, 2, 3, 4.
  
> ‚û°Ô∏è C√≥ 3 th·ª© c·∫ßn l∆∞u √Ω:  
> - Timer clock: TIM1, TIM2, TIM3, TIM4 c√≥ clock l√† 72MHz.  
> - Prescaler: l√† b·ªô chia t·∫ßn s·ªë clock c·ªßa timer, c√≥ gi√° tr·ªã t·ªëi ƒëa l√† unsigned 16 bit - 65535.  
> - Period: gi√° tr·ªã n·∫°p n√†o cho timer, t·ªëi ƒëa l√† 65535.

### 3, C·∫•u h√¨nh cho Timer:

- ·ªû b√†i n√†y ch√∫ng ta kh√¥ng s·ª≠ d·ª•ng ng·∫Øt timer n√™n ta s·∫Ω ƒë·ªÉ cho b·ªô ƒë·∫øm ƒë·∫øm t·ªõi gi√° tr·ªã max l√† 65535 (Period). Nghƒ©a l√†, m·ªói kho·∫£ng th·ªùi gian s·∫Ω ƒë·∫øm ƒë·∫øn 65535 r·ªìi tr√†n.
```
/* C·∫•u h√¨nh RCC c·∫•p clock cho Timer */
void RCC_Config()
{
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
}
/* C·∫•u h√¨nh cho Timer 2 */
void TIM_Config(void)
{
    TIM_TimeBaseInitTypeDef TIM_InitStructure;
    // C·∫•u h√¨nh b·ªô chia chia cho 1
    TIM_InitStructure.TIM_ClockDivision = TIM_CKD_DIV1;
    // C·∫•u h√¨nh Timer ƒë·∫øm ƒë·∫øn 65535 trong 0,1ms: 
    // 0,0001s = 0,1ms = 1/(72*10^6)*(PSC+1) -> PSC = 7199
    TIM_InitStructure.TIM_Prescaler = 7200 - 1;
    TIM_InitStructure.TIM_Period = 0xFFFF;
    // C·∫•u h√¨nh cho b·ªô ƒë·∫øm ƒë·∫øm l√™n
    TIM_InitStructure.TIM_CounterMode = TIM_CounterMode_Up;
    // C·∫•u h√¨nh cho TIM2
    TIM_TimeBaseInit(TIM2, &TIM_InitStructure);
    // B·∫≠t ngo·∫°i vi TIM2
    TIM_Cmd(TIM2, ENABLE);
}
/* H√†m delay 1ms */
void delay_ms(uint32_t delay_Time)
{
    // C√†i gi√° tr·ªã Timer v·ªÅ 0
    TIM_SetCounter(TIM2,0);
    // Ch·ªù cho ƒë·∫øn khi gi√° tr·ªã c·ªßa b·ªô ƒë·∫øm l·ªõn h∆°n delay_Time*10
    while (TIM_Get_Counter(TIM2) < delay_Time * 10);
}
```
[üîº _UP_](#top)

</details>

<details>
<summary>üîñ <b>B√†i 4: COMMUNICATION PROTOCOLS</b></summary>

### 1, Gi·ªõi thi·ªáu SPI

a) Kh√°i ni·ªám

- SPI l√† 1 chu·∫©n giao ti·∫øp n·ªëi ti·∫øp, ƒë·ªìng b·ªô, ho·∫°t ƒë·ªông ·ªü ch·∫ø ƒë·ªô song c√¥ng (truy·ªÅn nh·∫≠n c√πng th·ªùi ƒëi·ªÉm) v√† ho·∫°t ƒë·ªông theo d·∫°ng Master c·∫•p xung v√† truy·ªÅn nh·∫≠n d·ªØ li·ªáu, Slave nh·∫≠n xung SCK v√† truy·ªÅn nh·∫≠n d·ªØ li·ªáu, v√† 1 Master c√≥ th·ªÉ giao ti·∫øp v·ªõi nhi·ªÅu Slave.
  
b) ƒê·∫∑c ƒëi·ªÉm

- T·ªëc ƒë·ªô truy·ªÅn cao, t·ªëi ƒëa l√† fPCLK/2 cho c·∫£ master v√† slave.
- SPI s·ª≠ d·ª•ng 4 ƒë∆∞·ªùng d√¢y:
    - SCK (Serial Clock): Thi·∫øt b·ªã Master s·∫Ω t·∫°o xung t√≠n hi·ªáu SCK cung c·∫•p cho Slave.
    - MISO (Master In - Slave Out): T√≠n hi·ªáu g·ª≠i t·ª´ Slave v√† nh·∫≠n b·ªüi Master.
    - MOSI (Master Out - Slave In): T√≠n hi·ªáu g·ª≠i t·ª´ Master v√† nh·∫≠n b·ªüi Slave.
    - CS - SS (Chip Select - Slave Select): Master ch·ªçn 1 Slave ƒë·ªÉ giao ti·∫øp b·∫±ng c√°ch k√©o ƒë∆∞·ªùng CS t∆∞∆°ng ·ª©ng xu·ªëng m·ª©c Low.

c) Nguy√™n l√Ω ho·∫°t ƒë·ªông

- Ho·∫°t ƒë·ªông c∆° b·∫£n c·ªßa SPI:
  
> ![Image](https://github.com/user-attachments/assets/bc35f1bc-8a17-4ec0-8715-251eccf75653)

> ‚û°Ô∏è Vi·ªác truy·ªÅn d·ªØ li·ªáu tr√™n ch√¢n MISO v√† MOSI di·ªÖn ra ƒë·ªìng b·ªô v·ªõi SCLK:
> - ·ªû s∆∞·ªùn l√™n 1, bit A0 d·ªãch sang shift register c·ªßa Slave th√¥ng qua MOSI v√† t∆∞∆°ng t·ª± bit B0 c≈©ng d·ªãch sang shift register c·ªßa Master th√¥ng qua MISO.
> - Nh·ªØng bit c√≤n l·∫°i c≈©ng ho·∫°t ƒë·ªông t∆∞∆°ng t·ª±.

- Slave Select pin - SS:
> ![Image](https://github.com/user-attachments/assets/b464443f-116f-4769-b04b-c327b1df627b)

- Khi Master mu·ªën giao ti·∫øp v·ªõi Slave, Master s·ª≠ d·ª•ng 1 ch√¢n GPIO ƒë·ªÉ k√©o ch√¢n SS c·ªßa Slave xu·ªëng m·ª©c '0'.
> ‚û°Ô∏è  Ch·ªâ khi ch√¢n SS c·ªßa Slave ƒë∆∞·ª£c k√©o xu·ªëng '0' th√¨ c√°c ch√¢n MOSI, MISO c·ªßa Slave m·ªõi ƒë∆∞·ª£c k√≠ch ho·∫°t, n·∫øu kh√¥ng th√¨ 2 ch√¢n n√†y s·∫Ω ·ªü tr·∫°ng th√°i tr·ªü kh√°ng cao.

- CPOL & CPHA:
    - C√≥ 4 SPI mode ƒë∆∞·ª£c quy·∫øt ƒë·ªãnh b·ªüi 2 tham s·ªë CPOL (Clock Polarity) v√† CPHA (Clock Phase):
        - CPOL l√† tham s·ªë quy·∫øt ƒë·ªãnh gi√° tr·ªã c·ªßa SCK khi ·ªü tr·∫°ng th√°i r·∫£nh - Idle l√† Low hay l√† High.
        - CPHA l√† tham s·ªë quy·∫øt ƒë·ªãnh xem c·∫°nh th·ª© nh·∫•t hay c·∫°nh th·ª© 2 c·ªßa SCK m√† Slave s·∫Ω l·∫•y d·ªØ li·ªáu tr√™n ƒë∆∞·ªùng MOSI v√† Master l·∫•y d·ªØ li·ªáu tr√™n ƒë∆∞·ªùn MISO. 

> ‚û°Ô∏è 4 ch·∫ø ƒë·ªô SPI:
> ![Image](https://github.com/user-attachments/assets/99468976-2378-4e57-8e46-5a9e7eeb010a)
> - Mode 0: CPOL = 0 - CPHA = 0: L·∫•y data ·ªü c·∫°nh l√™n (c·∫°nh 1) v√† truy·ªÅn ·ªü c·∫°nh xu·ªëng (c·∫°nh 2).
> - Mode 1: CPOL = 0 - CPHA = 1: L·∫•y data ·ªü c·∫°nh xu·ªëng (c·∫°nh 2) v√† truy·ªÅn data ·ªü c·∫°nh l√™n (c·∫°nh 1).
> - Mode 2: CPOL = 1 - CPHA = 0: L·∫•y data ·ªü c·∫°nh xu·ªëng (c·∫°nh 1) v√† truy·ªÅn data ·ªü c·∫°nh l√™n (c·∫°nh 2).
> - Mode 3: CPOL = 1 - CPHA = 1: L·∫•y data ·ªü c·∫°nh l√™n (c·∫°nh 2) v√† truy·ªÅn data ·ªü c·∫°nh xu·ªëng (c·∫°nh 1).

### 2, Gi·ªõi thi·ªáu I2C

a) Kh√°i ni·ªám

- I2C l√† chu·∫©n giao ti·∫øp n·ªëi ti·∫øp, ƒë·ªìng b·ªô, ho·∫°t ƒë·ªông ·ªü ch·∫ø ƒë·ªô b√°n song c√¥ng (truy·ªÅn v√† nh·∫≠n kh√¥ng c√πng 1 th·ªùi ƒëi·ªÉm), h·ªó tr·ª£ ch·∫ø ƒë·ªô ƒëa ch·ªß - nhi·ªÅu Master giao ti·∫øp v·ªõi nhi·ªÅu Slave.
- Trong I2C, m·ªói Slave s·∫Ω c√≥ 1 ƒë·ªãa ch·ªâ ri√™ng v√† master s·∫Ω giao ti·∫øp v·ªõi m·ªói slave d·ª±a tr√™n m·ªói ƒë·ªãa ch·ªâ c·ªßa slave ƒë√≥.

b) ƒê·∫∑c ƒëi·ªÉm

- T·ªëc ƒë·ªô truy·ªÅn th·∫•p, ch·∫≠m h∆°n nhi·ªÅu so v·ªõi SPI:
    - Standard speed: l√™n ƒë·∫øn 100kHz
    - Fast speed: l√™n ƒë·∫øn 400kHz
- I2C s·ª≠ d·ª•ng 2 ƒë∆∞·ªùng d√¢y:
    - SCL (Serial Clock): T·∫°o xung clock ƒë·ªÉ ƒë·ªìng b·ªô vi·ªác truy·ªÅn nh·∫≠n d·ªØ li·ªáu v·ªõi Slave.
    - SDA (Serial Data): Ch√¢n truy·ªÅn d·ªØ li·ªáu.

> ‚û°Ô∏è Khi k·∫øt n·ªëi v·ªõi bus I2C th√¨ SCL v√† SDA ph·∫£i ·ªü ch·∫ø ƒë·ªô Open-drain v√† khi ·ªü ch·∫ø ƒë·ªô idle th√¨ m·ªói ƒë∆∞·ªùng d√¢y c·∫ßn k·∫øt n·ªëi 1 ƒëi·ªán tr·ªü k√©o l√™n ngu·ªìn '+'.

c) Nguy√™n l√Ω ho·∫°t ƒë·ªông

- Ho·∫°t ƒë·ªông c∆° b·∫£n c·ªßa I2C:

> ‚û°Ô∏è Vi·ªác truy·ªÅn d·ªØ li·ªáu di·ªÖn ra tr√™n ƒë∆∞·ªùng SDA:
> - ƒê·∫ßu ti√™n Master t·∫°o ra START condition: b·∫Øt ƒë·∫ßu qu√° tr√¨nh truy·ªÅn - nh·∫≠n.
> - Sau START condition l√† ADDRESS phase - 8 bit g·ªëm 7 bit ƒë·∫ßu ti√™n l√† ƒë·ªãa ch·ªâ c·ªßa Slave v√† ti·∫øp l√† 1 bit R/W (R/W = 0: l√† truy·ªÅn d·ªØ li·ªáu ƒë·∫øn Slave; R/W = 1: l√† y√™u c·∫ßu d·ªØ li·ªáu t·ª´ Slave).
> - Sau 8 bit ADDRESS l√† 1 bit ACK = 0 - nh·∫≠n t·ª´ Slave: b√°o hi·ªáu ƒë√£ nh·∫≠n ƒë∆∞·ª£c d·ªØ li·ªáu.
> - Ti·∫øp theo l√† 8 bit data: Master truy·ªÅn hay nh·∫≠n data t√πy thu·ªôc v√†o bit R/W.
> - Sau 8 bit data l√† 1 bit ACK = 0 - nh·∫≠n t·ª´ Slave n·∫øu R/W = 0 v√† nh·∫≠n t·ª´ Master n·∫øu R/W = 1.
> - Cu·ªëi c√πng, n·∫øu vi·ªác truy·ªÅn - nh·∫≠n ƒë√£ xong th√¨ Master s·∫Ω t·∫°o ra STOP condition: k·∫øt th√∫c truy·ªÅn - nh·∫≠n v√† c√°c Master kh√°c c√≥ th·ªÉ b·∫Øt ƒë·∫ßu truy·ªÅn - nh·∫≠n d·ªØ li·ªáu.

- Start v√† Stop condition:
> ![Image](https://github.com/user-attachments/assets/feac2f38-89e4-49c6-ae0b-914a6d9b27c4)

- T·∫•t c·∫£ c√°c giao d·ªãch d·ªØ li·ªáu ƒë·ªÅu ƒë∆∞·ª£c b·∫Øt ƒë·∫ßu b·∫±ng 1 Start (S) v√† k·∫øt th√∫c b·∫±ng 1 Stop (P).
> ‚û°Ô∏è Khi SCL ·ªü m·ª©c HIGH:
> - S·ª± chuy·ªÉn ƒë·ªïi logic t·ª´ HIGH sang LOW ·ªü ƒë∆∞·ªùng SDA l√† Start condition.
> - S·ª± chuy·ªÉn ƒë·ªïi logic t·ª´ LOW sang HIGH ·ªü ƒë∆∞·ªùng SDA l√† Stop condition.
- ACK & NACK (Acknowledgement & Negative Acknowledgement):
    - ACK ho·∫∑c NACK ƒë·ª©ng sau m·ªói 1 byte trong I2C ƒë·ªÉ b√°o hi·ªáu v·ªõi b√™n g·ª≠i r·∫±ng b√™n nh·∫≠n ƒë√£ nh·∫≠n ƒë∆∞·ª£c d·ªØ li·ªáu.
    - ACK = 0: ƒë√£ nh·∫≠n ƒë∆∞·ª£c d·ªØ li·ªáu.
    - NACK = 1: kh√¥ng nh·∫≠n ƒë∆∞·ª£c d·ªØ li·ªáu.
### 3, Gi·ªõi thi·ªáu UART v√† USART
a) Kh√°i ni·ªám
- Nghƒ©a:
    - UART: Universal Asynchronous Receiver/Transmitter - M√°y thu/ph√°t kh√¥ng ƒë·ªìng b·ªô ph·ªï th√¥ng.
    - USART: Universal Synchronous/Asynchronous Receiver/Transmitter - M√°y thu/ph√°t kh√¥ng ƒë·ªìng b·ªô/ƒë·ªìng b·ªô ph·ªï th√¥ng.
> ‚û°Ô∏è Hi·ªán t·∫°i c√°c vi ƒëi·ªÅu khi·ªÉn ƒë·ªÅu c√≥ USART thay v√¨ ch·ªâ c√≥ UART.

- UART/USART l√† 1 giao th·ª©c truy·ªÅn th√¥ng ph·∫ßn c·ª©ng d√πng giao ti·∫øp n·ªëi ti·∫øp ƒë·ªìng b·ªô/kh√¥ng ƒë·ªìng b·ªô v√† c√≥ th·ªÉ c·∫•u h√¨nh ƒë∆∞·ª£c t·ªëc ƒë·ªô, ho·∫°t ƒë·ªông ·ªü ch·∫ø ƒë·ªô song c√¥ng (truy·ªÅn nh·∫≠n c√πng th·ªùi ƒëi·ªÉm).

b) ƒê·∫∑c ƒëi·ªÉm

- T·ªëc ƒë·ªô truy·ªÅn l√† c√°c s·ªë chu·∫©n nh∆∞ 9600, 19200, 38400, 57600, 115200, ... bps. N·∫øu nh∆∞ ta s·ª≠ d·ª•ng UART th√¨ c·∫£ 2 thi·∫øt b·ªã nh·∫≠n v√† truy·ªÅn ƒë·ªÅu ph·∫£i c√≥ c√πng baud rate.
- UART s·ª≠ d·ª•ng 2 ƒë∆∞·ªùng d√¢y:
    - Nh·∫≠n d·ªØ li·ªáu th√¥ng qua ch√¢n Rx.
    - Truy·ªÅn d·ªØ li·ªáu ƒëi b·∫±ng ch√¢n Tx, khi ·ªü tr·∫°ng th√°i idle th√¨ Tx ƒë∆∞·ª£c gi·ªØ ·ªü m·ª©c HIGH.
> ![Image](https://github.com/user-attachments/assets/9d73e54d-39e8-4b3b-a9f6-859254d2ae63)

c) Nguy√™n l√Ω ho·∫°t ƒë·ªông

> ![Image](https://github.com/user-attachments/assets/1104eb04-f9e5-49dd-96e7-3f4705998e29)

- Ho·∫°t ƒë·ªông c∆° b·∫£n c·ªßa UART khi nh·∫≠n v√† g·ª≠i:
    - ƒê·∫ßu ti√™n l√† b·∫Øt ƒë·∫ßu b·∫±ng m·ªôt Start bit = 0.
    - Ti·∫øp ƒë√≥ l√† data frame th∆∞·ªùng chi·∫øm kho·∫£ng 5 - 9 bit.
    - Theo sau l√† 1 Parity bit, c√≥ th·ªÉ l·ª±a ch·ªçn gi·ªØa Parity ch·∫µn ho·∫∑c Parity l·∫ª.
    - Cu·ªëi c√πng, frame k·∫øt th√∫c b·∫±ng 1 Stop bit = 1, c√≥ th·ªÉ c·∫•u h√¨nh th·ªùi l∆∞·ª£ng cho Stop bit l√† 1 hay 1,5 ho·∫∑c 2 bit.
- UART Parity bit:
    - Th√™m bit Parity l√† 1 ph∆∞∆°ng ph√°p ƒë·ªÉ ph√°t hi·ªán l·ªói khi truy·ªÅn d·ªØ li·ªáu, c√≥ 2 lo·∫°i l√† Parity ch·∫µn v√† Parity l·∫ª.
- Even parity:
  - Parity ch·∫µn l√† t·ªïng s·ªë bit '1' trong data frame ph·∫£i l√† s·ªë CH·∫¥N --> n·∫øu t·ªïng l√† s·ªë L·∫∫ th√¨ bit Parity = 1 ho·∫∑c Parity = 0 n·∫øu t·ªïng ban ƒë·∫ßu ƒë√£ l√† s·ªë CH·∫¥N.
> ![Image](https://github.com/user-attachments/assets/3daef399-31f5-438f-8ad5-f98a83c0360d)

- Odd parity:
  - Parity l·∫ª l√† t·ªïng s·ªë bit '1' trong data frame ph·∫£i l√† s·ªë L·∫∫ --> n·∫øu t·ªïng l√† s·ªë CH·∫¥N th√¨ bit Parity = 1 ho·∫∑c Parity = 0 n·∫øu t·ªïng ban ƒë·∫ßu ƒë√£ l√† s·ªë L·∫∫.
> ![Image](https://github.com/user-attachments/assets/37d31fb6-12a5-47e3-9578-16bd8960c280)

[üîº _UP_](#top)

</details>


[üîº _UP_](#top)
