# 3 to 8 Decoder  

waveform: 
![fwe](https://github.com/AbhijitBaral/VerilogDigitalDesigns/blob/main/3t8%20decoder/imgs/waveforms.png)    

schematics:  
![cwe](https://github.com/AbhijitBaral/VerilogDigitalDesigns/blob/main/3t8%20decoder/imgs/schematics.png)
