{
  "module_name": "exynos-lpass.c",
  "hash_id": "e9f412e7b40b892ffc3cbe90027554b35bfcc0855750ecc2a259626bde5adc1b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/mfd/exynos-lpass.c",
  "human_readable_source": "\n \n\n#include <linux/clk.h>\n#include <linux/delay.h>\n#include <linux/io.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/of_platform.h>\n#include <linux/platform_device.h>\n#include <linux/pm_runtime.h>\n#include <linux/regmap.h>\n#include <linux/soc/samsung/exynos-regs-pmu.h>\n#include <linux/types.h>\n\n \n#define SFR_LPASS_CORE_SW_RESET\t\t0x08\n#define  LPASS_SB_SW_RESET\t\tBIT(11)\n#define  LPASS_UART_SW_RESET\t\tBIT(10)\n#define  LPASS_PCM_SW_RESET\t\tBIT(9)\n#define  LPASS_I2S_SW_RESET\t\tBIT(8)\n#define  LPASS_WDT1_SW_RESET\t\tBIT(4)\n#define  LPASS_WDT0_SW_RESET\t\tBIT(3)\n#define  LPASS_TIMER_SW_RESET\t\tBIT(2)\n#define  LPASS_MEM_SW_RESET\t\tBIT(1)\n#define  LPASS_DMA_SW_RESET\t\tBIT(0)\n\n#define SFR_LPASS_INTR_CA5_MASK\t\t0x48\n#define SFR_LPASS_INTR_CPU_MASK\t\t0x58\n#define  LPASS_INTR_APM\t\t\tBIT(9)\n#define  LPASS_INTR_MIF\t\t\tBIT(8)\n#define  LPASS_INTR_TIMER\t\tBIT(7)\n#define  LPASS_INTR_DMA\t\t\tBIT(6)\n#define  LPASS_INTR_GPIO\t\tBIT(5)\n#define  LPASS_INTR_I2S\t\t\tBIT(4)\n#define  LPASS_INTR_PCM\t\t\tBIT(3)\n#define  LPASS_INTR_SLIMBUS\t\tBIT(2)\n#define  LPASS_INTR_UART\t\tBIT(1)\n#define  LPASS_INTR_SFR\t\t\tBIT(0)\n\nstruct exynos_lpass {\n\t \n\tstruct regmap *top;\n\tstruct clk *sfr0_clk;\n};\n\nstatic void exynos_lpass_core_sw_reset(struct exynos_lpass *lpass, int mask)\n{\n\tunsigned int val = 0;\n\n\tregmap_read(lpass->top, SFR_LPASS_CORE_SW_RESET, &val);\n\n\tval &= ~mask;\n\tregmap_write(lpass->top, SFR_LPASS_CORE_SW_RESET, val);\n\n\tusleep_range(100, 150);\n\n\tval |= mask;\n\tregmap_write(lpass->top, SFR_LPASS_CORE_SW_RESET, val);\n}\n\nstatic void exynos_lpass_enable(struct exynos_lpass *lpass)\n{\n\tclk_prepare_enable(lpass->sfr0_clk);\n\n\t \n\tregmap_write(lpass->top, SFR_LPASS_INTR_CA5_MASK,\n\t\t     LPASS_INTR_SFR | LPASS_INTR_DMA | LPASS_INTR_I2S);\n\n\tregmap_write(lpass->top, SFR_LPASS_INTR_CPU_MASK,\n\t\t     LPASS_INTR_SFR | LPASS_INTR_DMA | LPASS_INTR_I2S |\n\t\t     LPASS_INTR_UART);\n\n\texynos_lpass_core_sw_reset(lpass, LPASS_I2S_SW_RESET);\n\texynos_lpass_core_sw_reset(lpass, LPASS_DMA_SW_RESET);\n\texynos_lpass_core_sw_reset(lpass, LPASS_MEM_SW_RESET);\n\texynos_lpass_core_sw_reset(lpass, LPASS_UART_SW_RESET);\n}\n\nstatic void exynos_lpass_disable(struct exynos_lpass *lpass)\n{\n\t \n\tregmap_write(lpass->top, SFR_LPASS_INTR_CPU_MASK, 0);\n\tregmap_write(lpass->top, SFR_LPASS_INTR_CA5_MASK, 0);\n\n\tclk_disable_unprepare(lpass->sfr0_clk);\n}\n\nstatic const struct regmap_config exynos_lpass_reg_conf = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0xfc,\n\t.fast_io\t= true,\n};\n\nstatic int exynos_lpass_probe(struct platform_device *pdev)\n{\n\tstruct device *dev = &pdev->dev;\n\tstruct exynos_lpass *lpass;\n\tvoid __iomem *base_top;\n\n\tlpass = devm_kzalloc(dev, sizeof(*lpass), GFP_KERNEL);\n\tif (!lpass)\n\t\treturn -ENOMEM;\n\n\tbase_top = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(base_top))\n\t\treturn PTR_ERR(base_top);\n\n\tlpass->sfr0_clk = devm_clk_get(dev, \"sfr0_ctrl\");\n\tif (IS_ERR(lpass->sfr0_clk))\n\t\treturn PTR_ERR(lpass->sfr0_clk);\n\n\tlpass->top = regmap_init_mmio(dev, base_top,\n\t\t\t\t\t&exynos_lpass_reg_conf);\n\tif (IS_ERR(lpass->top)) {\n\t\tdev_err(dev, \"LPASS top regmap initialization failed\\n\");\n\t\treturn PTR_ERR(lpass->top);\n\t}\n\n\tplatform_set_drvdata(pdev, lpass);\n\tpm_runtime_set_active(dev);\n\tpm_runtime_enable(dev);\n\texynos_lpass_enable(lpass);\n\n\treturn devm_of_platform_populate(dev);\n}\n\nstatic int exynos_lpass_remove(struct platform_device *pdev)\n{\n\tstruct exynos_lpass *lpass = platform_get_drvdata(pdev);\n\n\texynos_lpass_disable(lpass);\n\tpm_runtime_disable(&pdev->dev);\n\tif (!pm_runtime_status_suspended(&pdev->dev))\n\t\texynos_lpass_disable(lpass);\n\tregmap_exit(lpass->top);\n\n\treturn 0;\n}\n\nstatic int __maybe_unused exynos_lpass_suspend(struct device *dev)\n{\n\tstruct exynos_lpass *lpass = dev_get_drvdata(dev);\n\n\texynos_lpass_disable(lpass);\n\n\treturn 0;\n}\n\nstatic int __maybe_unused exynos_lpass_resume(struct device *dev)\n{\n\tstruct exynos_lpass *lpass = dev_get_drvdata(dev);\n\n\texynos_lpass_enable(lpass);\n\n\treturn 0;\n}\n\nstatic const struct dev_pm_ops lpass_pm_ops = {\n\tSET_RUNTIME_PM_OPS(exynos_lpass_suspend, exynos_lpass_resume, NULL)\n\tSET_LATE_SYSTEM_SLEEP_PM_OPS(pm_runtime_force_suspend,\n\t\t\t\t     pm_runtime_force_resume)\n};\n\nstatic const struct of_device_id exynos_lpass_of_match[] = {\n\t{ .compatible = \"samsung,exynos5433-lpass\" },\n\t{ },\n};\nMODULE_DEVICE_TABLE(of, exynos_lpass_of_match);\n\nstatic struct platform_driver exynos_lpass_driver = {\n\t.driver = {\n\t\t.name\t\t= \"exynos-lpass\",\n\t\t.pm\t\t= &lpass_pm_ops,\n\t\t.of_match_table\t= exynos_lpass_of_match,\n\t},\n\t.probe\t= exynos_lpass_probe,\n\t.remove\t= exynos_lpass_remove,\n};\nmodule_platform_driver(exynos_lpass_driver);\n\nMODULE_DESCRIPTION(\"Samsung Low Power Audio Subsystem driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}