// Seed: 3476991852
module module_0;
  assign module_1.id_2 = 0;
  logic id_1 = {id_1, 1 == id_1};
  assign {id_1 && 1 == id_1} = id_1;
  uwire id_2;
  wire  id_3;
  wire  id_4;
  assign id_2 = 1;
  tri0 id_5[-1 : -1], id_6;
  assign id_6 = -1;
endmodule
module module_1 (
    inout wire id_0,
    input supply0 id_1,
    input wire id_2,
    output supply1 id_3,
    input supply1 id_4
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  input wire id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  parameter id_11 = -1;
endmodule
