Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Tue Dec 25 04:58:01 2018
| Host         : travis-job-d5fd45a0-f57a-4386-8d55-b80226ba1eb8 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.117        0.000                      0                 6213        0.030        0.000                      0                 6212        3.750        0.000                       0                  1953  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk12    {0.000 41.666}     83.333          12.000          
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk12                                                                                                                                                          81.178        0.000                       0                     1  
sys_clk             1.117        0.000                      0                 6212        0.030        0.000                      0                 6212        3.750        0.000                       0                  1952  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              sys_clk             2.569        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk12
  To Clock:  clk12

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       81.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk12
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk12 }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         83.333      81.178     BUFGCTRL_X0Y0  BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 lm32_cpu/operand_1_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/product0/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.388ns  (logic 3.070ns (36.602%)  route 5.318ns (63.398%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 11.536 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.554     1.554    lm32_cpu/out
    SLICE_X37Y31         FDRE                                         r  lm32_cpu/operand_1_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     2.010 f  lm32_cpu/operand_1_x_reg[0]/Q
                         net (fo=38, routed)          0.968     2.978    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/operand_1_x_reg[11][0]
    SLICE_X43Y35         LUT1 (Prop_lut1_I0_O)        0.117     3.095 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_101/O
                         net (fo=1, routed)           0.648     3.743    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/adder/p_0_in[0]
    SLICE_X42Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803     4.546 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000     4.546    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_70_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.663 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     4.663    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_64_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.780 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.780    lm32_cpu/load_store_unit/dcache_n_146
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.897 r  lm32_cpu/load_store_unit/operand_m_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.897    lm32_cpu/load_store_unit/operand_m_reg[15]_i_3_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.014 r  lm32_cpu/load_store_unit/operand_m_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.014    lm32_cpu/load_store_unit/operand_m_reg[19]_i_3_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.131 r  lm32_cpu/load_store_unit/operand_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.131    lm32_cpu/load_store_unit/operand_m_reg[23]_i_3_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.248 r  lm32_cpu/load_store_unit/operand_m_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.248    lm32_cpu/load_store_unit/operand_m_reg[27]_i_3_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.467 r  lm32_cpu/load_store_unit/wb_select_m_reg_i_3/O[0]
                         net (fo=1, routed)           0.415     5.881    lm32_cpu/mc_arithmetic/operand_0_x_reg[31]_0[0]
    SLICE_X45Y39         LUT5 (Prop_lut5_I2_O)        0.295     6.176 r  lm32_cpu/mc_arithmetic/operand_m[28]_i_1/O
                         net (fo=3, routed)           1.255     7.431    lm32_cpu/instruction_unit/x_result[28]
    SLICE_X37Y37         LUT3 (Prop_lut3_I2_O)        0.152     7.583 r  lm32_cpu/instruction_unit/a[28]_i_2/O
                         net (fo=3, routed)           0.644     8.227    lm32_cpu/instruction_unit/p_0_in[26]
    SLICE_X47Y38         LUT3 (Prop_lut3_I2_O)        0.326     8.553 r  lm32_cpu/instruction_unit/product0_i_4/O
                         net (fo=2, routed)           1.389     9.942    lm32_cpu/multiplier/D[28]
    DSP48_X0Y14          DSP48E1                                      r  lm32_cpu/multiplier/product0/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.536    11.536    lm32_cpu/multiplier/out
    DSP48_X0Y14          DSP48E1                                      r  lm32_cpu/multiplier/product0/CLK
                         clock pessimism              0.008    11.544    
                         clock uncertainty           -0.035    11.509    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    11.059    lm32_cpu/multiplier/product0
  -------------------------------------------------------------------
                         required time                         11.059    
                         arrival time                          -9.942    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.124ns  (required time - arrival time)
  Source:                 basesoc_uart_eventmanager_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.273ns  (logic 1.622ns (19.607%)  route 6.651ns (80.393%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 11.484 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.566     1.566    sys_clk
    SLICE_X38Y49         FDRE                                         r  basesoc_uart_eventmanager_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     2.084 f  basesoc_uart_eventmanager_storage_full_reg[0]/Q
                         net (fo=4, routed)           0.840     2.925    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_eventmanager_storage_full_reg[0]
    SLICE_X38Y49         LUT4 (Prop_lut4_I1_O)        0.124     3.049 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.701     3.750    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.124     3.874 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.726     4.600    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X40Y27         LUT5 (Prop_lut5_I2_O)        0.124     4.724 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.803     5.527    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X42Y29         LUT5 (Prop_lut5_I4_O)        0.124     5.651 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.759     6.409    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I3_O)        0.152     6.561 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.831     7.393    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X41Y30         LUT5 (Prop_lut5_I0_O)        0.332     7.725 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.046     8.771    lm32_cpu/load_store_unit/dcache/valid_f2
    SLICE_X48Y25         LUT3 (Prop_lut3_I1_O)        0.124     8.895 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.944     9.839    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ADDRBWRADDR[9]
    RAMB36_X1Y6          RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.484    11.484    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X1Y6          RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.080    11.564    
                         clock uncertainty           -0.035    11.529    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    10.963    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.963    
                         arrival time                          -9.839    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 basesoc_uart_eventmanager_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.207ns  (logic 1.622ns (19.764%)  route 6.585ns (80.236%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 11.484 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.566     1.566    sys_clk
    SLICE_X38Y49         FDRE                                         r  basesoc_uart_eventmanager_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     2.084 f  basesoc_uart_eventmanager_storage_full_reg[0]/Q
                         net (fo=4, routed)           0.840     2.925    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_eventmanager_storage_full_reg[0]
    SLICE_X38Y49         LUT4 (Prop_lut4_I1_O)        0.124     3.049 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.701     3.750    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.124     3.874 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.726     4.600    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X40Y27         LUT5 (Prop_lut5_I2_O)        0.124     4.724 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.803     5.527    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X42Y29         LUT5 (Prop_lut5_I4_O)        0.124     5.651 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.759     6.409    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I3_O)        0.152     6.561 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.831     7.393    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X41Y30         LUT5 (Prop_lut5_I0_O)        0.332     7.725 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.095     8.819    lm32_cpu/load_store_unit/dcache/valid_f2
    SLICE_X49Y26         LUT3 (Prop_lut3_I1_O)        0.124     8.943 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_10/O
                         net (fo=1, routed)           0.830     9.773    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ADDRBWRADDR[0]
    RAMB36_X1Y6          RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.484    11.484    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X1Y6          RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.080    11.564    
                         clock uncertainty           -0.035    11.529    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    10.963    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.963    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 basesoc_uart_eventmanager_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.180ns  (logic 1.622ns (19.829%)  route 6.558ns (80.171%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 11.484 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.566     1.566    sys_clk
    SLICE_X38Y49         FDRE                                         r  basesoc_uart_eventmanager_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     2.084 f  basesoc_uart_eventmanager_storage_full_reg[0]/Q
                         net (fo=4, routed)           0.840     2.925    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_eventmanager_storage_full_reg[0]
    SLICE_X38Y49         LUT4 (Prop_lut4_I1_O)        0.124     3.049 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.701     3.750    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.124     3.874 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.726     4.600    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X40Y27         LUT5 (Prop_lut5_I2_O)        0.124     4.724 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.803     5.527    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X42Y29         LUT5 (Prop_lut5_I4_O)        0.124     5.651 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.759     6.409    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I3_O)        0.152     6.561 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.831     7.393    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X41Y30         LUT5 (Prop_lut5_I0_O)        0.332     7.725 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.099     8.823    lm32_cpu/load_store_unit/dcache/valid_f2
    SLICE_X49Y26         LUT3 (Prop_lut3_I1_O)        0.124     8.947 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_4__2/O
                         net (fo=2, routed)           0.799     9.746    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ADDRBWRADDR[6]
    RAMB36_X1Y6          RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.484    11.484    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X1Y6          RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.080    11.564    
                         clock uncertainty           -0.035    11.529    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    10.963    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.963    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 basesoc_uart_eventmanager_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.180ns  (logic 1.622ns (19.830%)  route 6.558ns (80.170%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 11.484 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.566     1.566    sys_clk
    SLICE_X38Y49         FDRE                                         r  basesoc_uart_eventmanager_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     2.084 f  basesoc_uart_eventmanager_storage_full_reg[0]/Q
                         net (fo=4, routed)           0.840     2.925    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_eventmanager_storage_full_reg[0]
    SLICE_X38Y49         LUT4 (Prop_lut4_I1_O)        0.124     3.049 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.701     3.750    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.124     3.874 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.726     4.600    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X40Y27         LUT5 (Prop_lut5_I2_O)        0.124     4.724 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.803     5.527    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X42Y29         LUT5 (Prop_lut5_I4_O)        0.124     5.651 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.759     6.409    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I3_O)        0.152     6.561 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.831     7.393    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X41Y30         LUT5 (Prop_lut5_I0_O)        0.332     7.725 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.033     8.758    lm32_cpu/load_store_unit/dcache/valid_f2
    SLICE_X49Y26         LUT3 (Prop_lut3_I1_O)        0.124     8.882 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_8__2/O
                         net (fo=2, routed)           0.864     9.746    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ADDRBWRADDR[2]
    RAMB36_X1Y6          RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.484    11.484    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X1Y6          RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.080    11.564    
                         clock uncertainty           -0.035    11.529    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    10.963    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.963    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 basesoc_uart_eventmanager_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/a_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 1.622ns (19.107%)  route 6.867ns (80.893%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.566     1.566    sys_clk
    SLICE_X38Y49         FDRE                                         r  basesoc_uart_eventmanager_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     2.084 f  basesoc_uart_eventmanager_storage_full_reg[0]/Q
                         net (fo=4, routed)           0.840     2.925    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_eventmanager_storage_full_reg[0]
    SLICE_X38Y49         LUT4 (Prop_lut4_I1_O)        0.124     3.049 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.701     3.750    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.124     3.874 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.726     4.600    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X40Y27         LUT5 (Prop_lut5_I2_O)        0.124     4.724 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.803     5.527    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X42Y29         LUT5 (Prop_lut5_I4_O)        0.124     5.651 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.759     6.409    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I3_O)        0.152     6.561 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.831     7.393    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X41Y30         LUT5 (Prop_lut5_I0_O)        0.332     7.725 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.128     8.853    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X53Y37         LUT3 (Prop_lut3_I1_O)        0.124     8.977 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.078    10.055    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X41Y31         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.437    11.437    lm32_cpu/mc_arithmetic/out
    SLICE_X41Y31         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[0]/C
                         clock pessimism              0.080    11.517    
                         clock uncertainty           -0.035    11.482    
    SLICE_X41Y31         FDRE (Setup_fdre_C_CE)      -0.205    11.277    lm32_cpu/mc_arithmetic/a_reg[0]
  -------------------------------------------------------------------
                         required time                         11.277    
                         arrival time                         -10.055    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 basesoc_uart_eventmanager_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/a_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 1.622ns (19.107%)  route 6.867ns (80.893%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.566     1.566    sys_clk
    SLICE_X38Y49         FDRE                                         r  basesoc_uart_eventmanager_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     2.084 f  basesoc_uart_eventmanager_storage_full_reg[0]/Q
                         net (fo=4, routed)           0.840     2.925    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_eventmanager_storage_full_reg[0]
    SLICE_X38Y49         LUT4 (Prop_lut4_I1_O)        0.124     3.049 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.701     3.750    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.124     3.874 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.726     4.600    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X40Y27         LUT5 (Prop_lut5_I2_O)        0.124     4.724 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.803     5.527    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X42Y29         LUT5 (Prop_lut5_I4_O)        0.124     5.651 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.759     6.409    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I3_O)        0.152     6.561 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.831     7.393    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X41Y30         LUT5 (Prop_lut5_I0_O)        0.332     7.725 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.128     8.853    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X53Y37         LUT3 (Prop_lut3_I1_O)        0.124     8.977 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.078    10.055    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X41Y31         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.437    11.437    lm32_cpu/mc_arithmetic/out
    SLICE_X41Y31         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[1]/C
                         clock pessimism              0.080    11.517    
                         clock uncertainty           -0.035    11.482    
    SLICE_X41Y31         FDRE (Setup_fdre_C_CE)      -0.205    11.277    lm32_cpu/mc_arithmetic/a_reg[1]
  -------------------------------------------------------------------
                         required time                         11.277    
                         arrival time                         -10.055    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 lm32_cpu/operand_1_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/product0/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.273ns  (logic 3.185ns (38.499%)  route 5.088ns (61.501%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 11.536 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.554     1.554    lm32_cpu/out
    SLICE_X37Y31         FDRE                                         r  lm32_cpu/operand_1_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     2.010 f  lm32_cpu/operand_1_x_reg[0]/Q
                         net (fo=38, routed)          0.968     2.978    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/operand_1_x_reg[11][0]
    SLICE_X43Y35         LUT1 (Prop_lut1_I0_O)        0.117     3.095 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_101/O
                         net (fo=1, routed)           0.648     3.743    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/adder/p_0_in[0]
    SLICE_X42Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803     4.546 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000     4.546    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_70_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.663 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     4.663    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_64_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.780 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.780    lm32_cpu/load_store_unit/dcache_n_146
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.897 r  lm32_cpu/load_store_unit/operand_m_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.897    lm32_cpu/load_store_unit/operand_m_reg[15]_i_3_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.014 r  lm32_cpu/load_store_unit/operand_m_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.014    lm32_cpu/load_store_unit/operand_m_reg[19]_i_3_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.131 r  lm32_cpu/load_store_unit/operand_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.131    lm32_cpu/load_store_unit/operand_m_reg[23]_i_3_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.248 r  lm32_cpu/load_store_unit/operand_m_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.248    lm32_cpu/load_store_unit/operand_m_reg[27]_i_3_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.571 r  lm32_cpu/load_store_unit/wb_select_m_reg_i_3/O[1]
                         net (fo=1, routed)           0.487     6.058    lm32_cpu/mc_arithmetic/operand_0_x_reg[31]_0[1]
    SLICE_X45Y39         LUT5 (Prop_lut5_I2_O)        0.306     6.364 r  lm32_cpu/mc_arithmetic/operand_m[29]_i_1/O
                         net (fo=3, routed)           1.273     7.638    lm32_cpu/instruction_unit/x_result[29]
    SLICE_X40Y35         LUT3 (Prop_lut3_I2_O)        0.152     7.790 r  lm32_cpu/instruction_unit/a[29]_i_2/O
                         net (fo=3, routed)           0.513     8.302    lm32_cpu/instruction_unit/p_0_in[27]
    SLICE_X47Y39         LUT3 (Prop_lut3_I2_O)        0.326     8.628 r  lm32_cpu/instruction_unit/product0_i_3/O
                         net (fo=2, routed)           1.199     9.827    lm32_cpu/multiplier/D[29]
    DSP48_X0Y14          DSP48E1                                      r  lm32_cpu/multiplier/product0/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.536    11.536    lm32_cpu/multiplier/out
    DSP48_X0Y14          DSP48E1                                      r  lm32_cpu/multiplier/product0/CLK
                         clock pessimism              0.008    11.544    
                         clock uncertainty           -0.035    11.509    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    11.059    lm32_cpu/multiplier/product0
  -------------------------------------------------------------------
                         required time                         11.059    
                         arrival time                          -9.827    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 basesoc_uart_eventmanager_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.151ns  (logic 1.622ns (19.900%)  route 6.529ns (80.100%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 11.479 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.566     1.566    sys_clk
    SLICE_X38Y49         FDRE                                         r  basesoc_uart_eventmanager_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     2.084 f  basesoc_uart_eventmanager_storage_full_reg[0]/Q
                         net (fo=4, routed)           0.840     2.925    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_eventmanager_storage_full_reg[0]
    SLICE_X38Y49         LUT4 (Prop_lut4_I1_O)        0.124     3.049 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.701     3.750    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.124     3.874 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.726     4.600    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X40Y27         LUT5 (Prop_lut5_I2_O)        0.124     4.724 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.803     5.527    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X42Y29         LUT5 (Prop_lut5_I4_O)        0.124     5.651 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.759     6.409    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I3_O)        0.152     6.561 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.831     7.393    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X41Y30         LUT5 (Prop_lut5_I0_O)        0.332     7.725 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.099     8.823    lm32_cpu/load_store_unit/dcache/valid_f2
    SLICE_X49Y26         LUT3 (Prop_lut3_I1_O)        0.124     8.947 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_4__2/O
                         net (fo=2, routed)           0.770     9.717    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ADDRBWRADDR[4]
    RAMB18_X1Y8          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.479    11.479    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X1Y8          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.080    11.559    
                         clock uncertainty           -0.035    11.524    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.958    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.958    
                         arrival time                          -9.717    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.244ns  (required time - arrival time)
  Source:                 basesoc_uart_eventmanager_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.147ns  (logic 1.622ns (19.908%)  route 6.525ns (80.092%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 11.479 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.566     1.566    sys_clk
    SLICE_X38Y49         FDRE                                         r  basesoc_uart_eventmanager_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     2.084 f  basesoc_uart_eventmanager_storage_full_reg[0]/Q
                         net (fo=4, routed)           0.840     2.925    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_eventmanager_storage_full_reg[0]
    SLICE_X38Y49         LUT4 (Prop_lut4_I1_O)        0.124     3.049 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.701     3.750    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.124     3.874 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.726     4.600    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X40Y27         LUT5 (Prop_lut5_I2_O)        0.124     4.724 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.803     5.527    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X42Y29         LUT5 (Prop_lut5_I4_O)        0.124     5.651 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.759     6.409    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I3_O)        0.152     6.561 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.831     7.393    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X41Y30         LUT5 (Prop_lut5_I0_O)        0.332     7.725 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.046     8.771    lm32_cpu/load_store_unit/dcache/valid_f2
    SLICE_X48Y25         LUT3 (Prop_lut3_I1_O)        0.124     8.895 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.819     9.714    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ADDRBWRADDR[7]
    RAMB18_X1Y8          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.479    11.479    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X1Y8          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.080    11.559    
                         clock uncertainty           -0.035    11.524    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    10.958    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.958    
                         arrival time                          -9.714    
  -------------------------------------------------------------------
                         slack                                  1.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 interface4_bank_bus_dat_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_bus_wishbone_dat_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.226ns (57.693%)  route 0.166ns (42.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.562     0.562    sys_clk
    SLICE_X36Y50         FDRE                                         r  interface4_bank_bus_dat_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.128     0.690 r  interface4_bank_bus_dat_r_reg[6]/Q
                         net (fo=1, routed)           0.166     0.855    interface4_bank_bus_dat_r_reg_n_0_[6]
    SLICE_X36Y49         LUT4 (Prop_lut4_I3_O)        0.098     0.953 r  basesoc_bus_wishbone_dat_r[6]_i_1/O
                         net (fo=1, routed)           0.000     0.953    basesoc_bus_wishbone_dat_r[6]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  basesoc_bus_wishbone_dat_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.833     0.833    sys_clk
    SLICE_X36Y49         FDRE                                         r  basesoc_bus_wishbone_dat_r_reg[6]/C
                         clock pessimism              0.000     0.833    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.091     0.924    basesoc_bus_wishbone_dat_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 interface4_bank_bus_dat_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_bus_wishbone_dat_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.227ns (57.273%)  route 0.169ns (42.727%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.562     0.562    sys_clk
    SLICE_X36Y50         FDRE                                         r  interface4_bank_bus_dat_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.128     0.690 r  interface4_bank_bus_dat_r_reg[7]/Q
                         net (fo=1, routed)           0.169     0.859    interface4_bank_bus_dat_r_reg_n_0_[7]
    SLICE_X36Y48         LUT5 (Prop_lut5_I4_O)        0.099     0.958 r  basesoc_bus_wishbone_dat_r[7]_i_1/O
                         net (fo=1, routed)           0.000     0.958    basesoc_bus_wishbone_dat_r[7]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  basesoc_bus_wishbone_dat_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.833     0.833    sys_clk
    SLICE_X36Y48         FDRE                                         r  basesoc_bus_wishbone_dat_r_reg[7]/C
                         clock pessimism              0.000     0.833    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.091     0.924    basesoc_bus_wishbone_dat_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 lm32_cpu/w_result_sel_load_m_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/w_result_sel_load_w_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.313%)  route 0.218ns (60.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.555     0.555    lm32_cpu/out
    SLICE_X41Y30         FDRE                                         r  lm32_cpu/w_result_sel_load_m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  lm32_cpu/w_result_sel_load_m_reg/Q
                         net (fo=1, routed)           0.218     0.913    lm32_cpu/w_result_sel_load_m_reg_n_0
    SLICE_X34Y29         FDRE                                         r  lm32_cpu/w_result_sel_load_w_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.820     0.820    lm32_cpu/out
    SLICE_X34Y29         FDRE                                         r  lm32_cpu/w_result_sel_load_w_reg/C
                         clock pessimism             -0.005     0.815    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.063     0.878    lm32_cpu/w_result_sel_load_w_reg
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.562     0.562    sys_clk
    SLICE_X43Y51         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.921    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y51         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.832     0.832    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y51         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.257     0.575    
    SLICE_X42Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.562     0.562    sys_clk
    SLICE_X43Y51         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.921    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y51         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.832     0.832    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y51         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.257     0.575    
    SLICE_X42Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    storage_1_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.562     0.562    sys_clk
    SLICE_X43Y51         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.921    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y51         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.832     0.832    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y51         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.257     0.575    
    SLICE_X42Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    storage_1_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.562     0.562    sys_clk
    SLICE_X43Y51         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.921    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y51         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.832     0.832    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y51         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.257     0.575    
    SLICE_X42Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    storage_1_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.562     0.562    sys_clk
    SLICE_X43Y51         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.921    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y51         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.832     0.832    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y51         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.257     0.575    
    SLICE_X42Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    storage_1_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.562     0.562    sys_clk
    SLICE_X43Y51         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.921    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y51         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.832     0.832    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y51         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.257     0.575    
    SLICE_X42Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    storage_1_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.562     0.562    sys_clk
    SLICE_X43Y51         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.921    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y51         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.832     0.832    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y51         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.257     0.575    
    SLICE_X42Y51         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.885    storage_1_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y13   lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y14   lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8   mem_1_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6   mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5   lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5   lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   memadr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   memadr_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y9   lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  lm32_cpu/registers_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  lm32_cpu/registers_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  lm32_cpu/registers_reg_r1_0_31_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  lm32_cpu/registers_reg_r1_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  lm32_cpu/registers_reg_r1_0_31_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  lm32_cpu/registers_reg_r1_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y34  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y34  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  lm32_cpu/registers_reg_r1_0_31_30_31/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  lm32_cpu/registers_reg_r1_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  lm32_cpu/registers_reg_r1_0_31_30_31/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  lm32_cpu/registers_reg_r1_0_31_30_31/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  lm32_cpu/registers_reg_r1_0_31_30_31/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  lm32_cpu/registers_reg_r1_0_31_30_31/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  lm32_cpu/registers_reg_r1_0_31_30_31/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  lm32_cpu/registers_reg_r1_0_31_30_31/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y32  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y32  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.569ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.569ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.075     0.075    rst_meta
    SLICE_X0Y109         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=1953, routed)        0.674     2.674    sys_clk
    SLICE_X0Y109         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.674    
                         clock uncertainty           -0.025     2.649    
    SLICE_X0Y109         FDPE (Setup_fdpe_C_D)       -0.005     2.644    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.644    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.569    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input            | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port             | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+
sys_clk   | serial_rx        | FDRE    | -     |     2.467 (r) | SLOW    |    -0.411 (r) | FAST    |          |
sys_clk   | spiflash_1x_miso | FDRE    | -     |     2.259 (r) | SLOW    |    -0.258 (r) | FAST    |          |
sys_clk   | user_btn0        | FDPE    | -     |     1.185 (r) | SLOW    |     0.213 (r) | FAST    |          |
----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+------------------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output           | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port             | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+------------------+--------+-------+----------------+---------+----------------+---------+----------+
sys_clk   | serial_tx        | FDSE   | -     |      8.593 (r) | SLOW    |      2.923 (r) | FAST    |          |
sys_clk   | spiflash_1x_cs_n | FDRE   | -     |      9.464 (r) | SLOW    |      3.104 (r) | FAST    |          |
sys_clk   | spiflash_1x_mosi | FDRE   | -     |      9.700 (r) | SLOW    |      3.090 (r) | FAST    |          |
----------+------------------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
sys_clk | sys_clk     |         8.883 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



