// Seed: 540312351
module module_0 (
    output supply0 id_0,
    output supply1 id_1,
    output supply1 id_2,
    input uwire id_3,
    input wor id_4,
    input wire id_5,
    output tri1 id_6,
    input wand id_7,
    input tri id_8,
    output tri1 id_9,
    input wor id_10,
    output tri0 id_11
);
endmodule
module module_1 #(
    parameter id_0 = 32'd37
) (
    input tri _id_0,
    input tri id_1,
    input wor id_2,
    output supply0 id_3
);
  logic [id_0 : -1] id_5 = -1, id_6;
  assign #(-1) id_5 = -1;
  logic id_7;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_2,
      id_1,
      id_2,
      id_3,
      id_1,
      id_2,
      id_3,
      id_2,
      id_3
  );
  wire id_8;
  assign id_3 = 1 == id_7;
  assign id_5 = id_5;
  assign id_5 = id_8 == 1 - !id_5;
  genvar id_9;
  assign id_9 = id_9;
endmodule
