
---------- Begin Simulation Statistics ----------
simSeconds                                   1.953101                       # Number of seconds simulated (Second)
simTicks                                 1953100992000                       # Number of ticks simulated (Tick)
finalTick                                1953100992000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    203.11                       # Real time elapsed on the host (Second)
hostTickRate                               9616168990                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     682712                       # Number of bytes of host memory used (Byte)
simInsts                                    338594450                       # Number of instructions simulated (Count)
simOps                                      338594450                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1667082                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1667082                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                       1953100992                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::cpu.data      121850037                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         121850037                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     121850037                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        121850037                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      1193552                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1193552                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      1193552                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1193552                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 111038076000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 111038076000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 111038076000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 111038076000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    123043589                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     123043589                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    123043589                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    123043589                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.009700                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.009700                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.009700                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.009700                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 93031.619904                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 93031.619904                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 93031.619904                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 93031.619904                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       703809                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            703809                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1193552                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1193552                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1193552                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      1193552                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 106263868000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 106263868000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 106263868000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 106263868000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.009700                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.009700                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.009700                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.009700                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 89031.619904                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 89031.619904                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 89031.619904                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 89031.619904                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                1167654                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     92964724                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        92964724                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       562576                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        562576                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  56926204000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  56926204000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     93527300                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     93527300                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.006015                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.006015                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 101188.468758                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 101188.468758                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       562576                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       562576                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  54675900000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  54675900000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.006015                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.006015                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 97188.468758                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 97188.468758                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     28885313                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       28885313                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       630976                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       630976                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  54111872000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  54111872000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     29516289                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     29516289                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.021377                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.021377                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 85759.001927                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 85759.001927                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       630976                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       630976                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  51587968000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  51587968000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.021377                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.021377                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 81759.001927                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 81759.001927                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1953100992000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse            31.999828                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            123043589                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            1167686                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             105.373867                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              358000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data    31.999828                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999995                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999995                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024           32                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           19                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          247254864                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         247254864                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1953100992000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts    338594450                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps     338594450                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses    337591617                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses           18                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns      1500244                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts     16494644                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts    337591617                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts           18                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads    493586797                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites    323578361                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads           18                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs    123044099                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts     93527300                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts     29516799                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.001000                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 1953100991.999000                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches     17998143                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass            0      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu    215550870     63.66%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead     93527300     27.62%     91.28% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite     29516781      8.72%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite           18      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total    338594969                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst      338593184                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         338593184                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     338593184                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        338593184                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1785                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1785                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1785                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1785                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    290032000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    290032000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    290032000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    290032000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    338594969                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     338594969                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    338594969                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    338594969                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000005                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000005                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000005                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000005                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 162482.913165                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 162482.913165                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 162482.913165                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 162482.913165                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst         1785                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1785                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1785                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1785                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    282892000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    282892000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    282892000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    282892000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000005                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000005                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000005                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000005                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 158482.913165                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 158482.913165                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 158482.913165                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 158482.913165                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                   1769                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    338593184                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       338593184                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1785                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1785                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    290032000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    290032000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    338594969                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    338594969                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000005                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000005                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 162482.913165                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 162482.913165                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1785                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1785                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    282892000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    282892000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 158482.913165                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 158482.913165                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1953100992000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse            15.999961                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            338594969                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1785                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           189689.058263                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              171000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst    15.999961                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999998                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999998                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           14                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          677191723                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         677191723                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1953100992000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 1953100992000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     9                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp               564361                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty        1408856                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict             654501                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq              25866                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp             25866                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq              605110                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp             605110                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq          564361                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         5339                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      3554758                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                  3560097                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port       114240                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port    119775680                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                 119889920                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                            893934                       # Total snoops (Count)
system.l2bus.snoopTraffic                    45123008                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples             2089271                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.012766                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.112262                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                   2062600     98.72%     98.72% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                     26671      1.28%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total               2089271                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1953100992000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy           3772378000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             5355000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy          3528924000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests         2364760                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests      1195289                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops             26669                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops        26669                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               139                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data            318127                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total               318266                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              139                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data           318127                       # number of overall hits (Count)
system.l2cache.overallHits::total              318266                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            1646                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data          849559                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total             851205                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           1646                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data         849559                       # number of overall misses (Count)
system.l2cache.overallMisses::total            851205                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst    271604000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data  94387759000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total   94659363000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst    271604000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data  94387759000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total  94659363000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          1785                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data       1167686                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total          1169471                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         1785                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data      1167686                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total         1169471                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.922129                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.727558                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.727855                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.922129                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.727558                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.727855                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 165008.505468                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::cpu.data 111102.064718                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::total 111206.305179                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 165008.505468                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.data 111102.064718                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::total 111206.305179                       # average overall miss latency ((Cycle/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks          705047                       # number of writebacks (Count)
system.l2cache.writebacks::total               705047                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst         1646                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data       849559                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total         851205                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         1646                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data       849559                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total        851205                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst    245268000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data  80794815000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total  81040083000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst    245268000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data  80794815000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total  81040083000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.922129                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.727558                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.727855                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.922129                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.727558                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.727855                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 149008.505468                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 95102.064718                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::total 95206.305179                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 149008.505468                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 95102.064718                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::total 95206.305179                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.replacements                    870043                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks         4981                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total         4981                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data        244474                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total           244474                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data       360636                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total         360636                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data  43837308000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total  43837308000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data       605110                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total       605110                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.595984                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.595984                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 121555.551858                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 121555.551858                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data       360636                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total       360636                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data  38067132000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total  38067132000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.595984                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.595984                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 105555.551858                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 105555.551858                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst          139                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data        73653                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total        73792                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst         1646                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data       488923                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total       490569                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst    271604000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data  50550451000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total  50822055000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         1785                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data       562576                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total       564361                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.922129                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.869079                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.869247                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 165008.505468                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 103391.435870                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 103598.178849                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst         1646                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data       488923                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total       490569                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst    245268000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data  42727683000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total  42972951000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.922129                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.869079                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.869247                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 149008.505468                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 87391.435870                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 87598.178849                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data        25866                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total           25866                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.accesses::cpu.data        25866                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total        25866                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks       703809                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total       703809                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks       703809                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total       703809                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 1953100992000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse              255.994038                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                 2359777                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                870299                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  2.711455                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                 154000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     2.423209                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst     0.418617                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   253.152211                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.009466                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.001635                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.988876                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.999977                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              42                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1              80                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             134                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               5599815                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              5599815                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1953100992000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.transDist::ReadResp               490569                       # Transaction distribution (Count)
system.l3bus.transDist::WritebackDirty         950875                       # Transaction distribution (Count)
system.l3bus.transDist::CleanEvict             268749                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExReq              360636                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExResp             360636                       # Transaction distribution (Count)
system.l3bus.transDist::ReadSharedReq          490569                       # Transaction distribution (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache.cpu_side_port      2556118                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache.cpu_side_port     99600128                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.snoops                            365916                       # Total snoops (Count)
system.l3bus.snoopTraffic                    15732992                       # Total snoop traffic (Byte)
system.l3bus.snoopFanout::samples             1217121                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::mean               0.019629                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::stdev              0.138722                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::0                   1193230     98.04%     98.04% # Request fanout histogram (Count)
system.l3bus.snoopFanout::1                     23891      1.96%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::total               1217121                       # Request fanout histogram (Count)
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1953100992000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.reqLayer0.occupancy           3115007000                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.respLayer0.occupancy          2553615000                       # Layer occupancy (ticks) (Tick)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l3bus.snoop_filter.totRequests         1704913                       # Total number of requests made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleRequests       853708                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3bus.snoop_filter.totSnoops             23891                       # Total number of snoops made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleSnoops        23891                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3cache.demandHits::cpu.inst                31                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::cpu.data            497632                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::total               497663                       # number of demand (read+write) hits (Count)
system.l3cache.overallHits::cpu.inst               31                       # number of overall hits (Count)
system.l3cache.overallHits::cpu.data           497632                       # number of overall hits (Count)
system.l3cache.overallHits::total              497663                       # number of overall hits (Count)
system.l3cache.demandMisses::cpu.inst            1615                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.data          351927                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::total             353542                       # number of demand (read+write) misses (Count)
system.l3cache.overallMisses::cpu.inst           1615                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.data         351927                       # number of overall misses (Count)
system.l3cache.overallMisses::total            353542                       # number of overall misses (Count)
system.l3cache.demandMissLatency::cpu.inst    214462000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.data  46592737000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::total   46807199000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.inst    214462000                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.data  46592737000                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::total  46807199000                       # number of overall miss ticks (Tick)
system.l3cache.demandAccesses::cpu.inst          1646                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.data        849559                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::total           851205                       # number of demand (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.inst         1646                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.data       849559                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::total          851205                       # number of overall (read+write) accesses (Count)
system.l3cache.demandMissRate::cpu.inst      0.981166                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.data      0.414247                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::total         0.415343                       # miss rate for demand accesses (Ratio)
system.l3cache.overallMissRate::cpu.inst     0.981166                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.data     0.414247                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::total        0.415343                       # miss rate for overall accesses (Ratio)
system.l3cache.demandAvgMissLatency::cpu.inst 132793.808050                       # average overall miss latency ((Cycle/Count))
system.l3cache.demandAvgMissLatency::cpu.data 132393.186655                       # average overall miss latency ((Cycle/Count))
system.l3cache.demandAvgMissLatency::total 132395.016717                       # average overall miss latency ((Cycle/Count))
system.l3cache.overallAvgMissLatency::cpu.inst 132793.808050                       # average overall miss latency ((Cycle/Count))
system.l3cache.overallAvgMissLatency::cpu.data 132393.186655                       # average overall miss latency ((Cycle/Count))
system.l3cache.overallAvgMissLatency::total 132395.016717                       # average overall miss latency ((Cycle/Count))
system.l3cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.writebacks::writebacks          245828                       # number of writebacks (Count)
system.l3cache.writebacks::total               245828                       # number of writebacks (Count)
system.l3cache.demandMshrMisses::cpu.inst         1615                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.data       351927                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::total         353542                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.inst         1615                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.data       351927                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::total        353542                       # number of overall MSHR misses (Count)
system.l3cache.demandMshrMissLatency::cpu.inst    154707000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.data  33571438000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::total  33726145000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.inst    154707000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.data  33571438000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::total  33726145000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.demandMshrMissRate::cpu.inst     0.981166                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.data     0.414247                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::total     0.415343                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.inst     0.981166                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.data     0.414247                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::total     0.415343                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.demandAvgMshrMissLatency::cpu.inst 95793.808050                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.data 95393.186655                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.demandAvgMshrMissLatency::total 95395.016717                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.inst 95793.808050                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.data 95393.186655                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.overallAvgMshrMissLatency::total 95395.016717                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.replacements                    365916                       # number of replacements (Count)
system.l3cache.CleanEvict.mshrMisses::writebacks        10487                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMisses::total        10487                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.ReadExReq.hits::cpu.data        171461                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.hits::total           171461                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.misses::cpu.data       189175                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.misses::total         189175                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.missLatency::cpu.data  25060166000                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.missLatency::total  25060166000                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.accesses::cpu.data       360636                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::total       360636                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.missRate::cpu.data     0.524559                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.missRate::total     0.524559                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMissLatency::cpu.data 132470.812740                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMissLatency::total 132470.812740                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.mshrMisses::cpu.data       189175                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMisses::total       189175                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMissLatency::cpu.data  18060691000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissLatency::total  18060691000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissRate::cpu.data     0.524559                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.mshrMissRate::total     0.524559                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMshrMissLatency::cpu.data 95470.812740                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMshrMissLatency::total 95470.812740                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.hits::cpu.inst           31                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::cpu.data       326171                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::total       326202                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.misses::cpu.inst         1615                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.data       162752                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::total       164367                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.missLatency::cpu.inst    214462000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.data  21532571000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::total  21747033000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.accesses::cpu.inst         1646                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.data       488923                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::total       490569                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.missRate::cpu.inst     0.981166                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.data     0.332879                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::total     0.335054                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMissLatency::cpu.inst 132793.808050                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.data 132302.957875                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::total 132307.780759                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.mshrMisses::cpu.inst         1615                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.data       162752                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::total       164367                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.inst    154707000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.data  15510747000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::total  15665454000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.inst     0.981166                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.data     0.332879                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::total     0.335054                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 95793.808050                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.data 95302.957875                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::total 95307.780759                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.WritebackDirty.hits::writebacks       705047                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.hits::total       705047                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.accesses::writebacks       705047                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.accesses::total       705047                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 1953100992000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.tags.tagsInUse             1022.908967                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.totalRefs                 1694426                       # Total number of references to valid blocks. (Count)
system.l3cache.tags.sampledRefs                366940                       # Sample count of references to valid blocks. (Count)
system.l3cache.tags.avgRefs                  4.617720                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache.tags.warmupTick                 116000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache.tags.occupancies::writebacks    16.676703                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.inst     2.538802                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.data  1003.693462                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.avgOccs::writebacks      0.016286                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.inst        0.002479                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.data        0.980169                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.998935                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.l3cache.tags.ageTaskId_1024::0              42                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::1              41                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::2              44                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::3             511                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::4             386                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.tagAccesses               3776766                       # Number of tag accesses (Count)
system.l3cache.tags.dataAccesses              3776766                       # Number of data accesses (Count)
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1953100992000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples    491536.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      3230.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    700796.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000023300                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.008370684500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         27323                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         27323                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              3305899                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              465562                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       353542                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      245828                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     707084                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    491656                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    3058                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                    120                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                        9.98                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                 707084                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                491656                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   352013                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   352013                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                    27178                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                    27203                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                    27324                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                    27324                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                    27324                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                    27324                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                    27324                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                    27324                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                    27324                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                    27324                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                   27324                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                   27324                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                   27324                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                   27324                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                   27323                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   27323                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   27323                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   27298                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        27323                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       25.764228                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      21.348149                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      43.259152                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-63           26523     97.07%     97.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-127           502      1.84%     98.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-191           49      0.18%     99.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::192-255          114      0.42%     99.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-319           43      0.16%     99.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::320-383           14      0.05%     99.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-447            8      0.03%     99.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::448-511            6      0.02%     99.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-575           10      0.04%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::576-639           12      0.04%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::640-703           10      0.04%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::704-767            7      0.03%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-831            4      0.01%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::832-895           11      0.04%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::896-959            4      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::960-1023            3      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1152-1215            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1216-1279            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1280-1343            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          27323                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        27323                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.989313                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.988732                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.139393                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               121      0.44%      0.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                50      0.18%      0.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             27152     99.37%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          27323                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    97856                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 22626688                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              15732992                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               11585006.66001403                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               8055390.92163853                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   1953100871000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     3258589.64                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       103360                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     22425472                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks     15728704                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 52920.970509649916                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 11481982.801634868607                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 8053195.438651438802                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         3230                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       703854                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       491656                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     83004200                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  17840050900                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 15569461155300                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     25697.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     25346.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  31667387.68                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       103360                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     22523328                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        22626688                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       103360                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       103360                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     15732992                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     15732992                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1615                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        351927                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           353542                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       245828                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          245828                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst           52921                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        11532086                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           11585007                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst        52921                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total          52921                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks      8055391                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           8055391                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks      8055391                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst          52921                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       11532086                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          19640398                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                704026                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               491522                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         87300                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         87300                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         88804                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         88804                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         88177                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         88177                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         87732                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         87732                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         60767                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         60767                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         62039                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         62039                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         61823                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         61823                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         61132                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         61132                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               8700314500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             2252883200                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         17923055100                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12357.94                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                3200.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            25457.94                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                    0                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              134913                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate              0.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            27.45                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      1060635                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean    36.070407                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    34.787193                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev    12.117149                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::32-47       942884     88.90%     88.90% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::64-79       100590      9.48%     98.38% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::96-111        17160      1.62%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-143            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      1060635                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               22528832                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten            15728704                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                11.534904                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 8.053195                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  10000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.20                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.12                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.08                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                11.28                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1953100992000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy     144647791.199813                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         72481464                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    99731520.000088                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy   50752598.399990                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 8778026076.081230                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 1691353476.009235                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 92324549952.051285                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   103161542877.630814                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower     52.819359                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 1918568004900                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  29605315000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   4927672100                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy     147174861.599808                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         73747752                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    101449689.600093                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy   51814972.799990                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 8778026076.081230                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 1695282964.809259                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 92321240908.851395                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   103168737225.629486                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower     52.823043                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 1918486384500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  29605315000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   5009292500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank2.actEnergy     146952889.199809                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.preEnergy         73636524                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.readEnergy    100733404.800092                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.writeEnergy   51634569.599990                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.refreshEnergy 8778026076.081230                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.actBackEnergy 1695374940.009289                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.preBackEnergy 92321163456.052902                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.totalEnergy   103167521859.630890                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.averagePower     52.822420                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank2.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank2.pwrStateTime::IDLE 1918485910200                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank2.pwrStateTime::REF  29605315000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank2.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank2.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank2.pwrStateTime::ACT   5009766800                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank2.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank3.actEnergy     145422215.999811                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.preEnergy         72869520                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.readEnergy    100225036.800089                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.writeEnergy   51057446.399990                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.refreshEnergy 8778026076.081230                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.actBackEnergy 1693081944.009260                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.preBackEnergy 92323094400.051636                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.totalEnergy   103163776639.228622                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.averagePower     52.820503                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank3.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank3.pwrStateTime::IDLE 1918534215300                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank3.pwrStateTime::REF  29605315000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank3.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank3.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank3.pwrStateTime::ACT   4961461700                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank3.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1953100992000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              164367                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        245828                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            106684                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             189175                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            189175                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         164367                       # Transaction distribution (Count)
system.membus.pktCount_system.l3cache.mem_side_port::system.mem_ctrl.port      1059596                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1059596                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3cache.mem_side_port::system.mem_ctrl.port     38359680                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 38359680                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             353542                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   353542    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               353542                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1953100992000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          1689366000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy         1943400900                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         706054                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       352512                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
