
WirelessLightingE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000083c4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007a0  080084d4  080084d4  000184d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08008c74  08008c74  00018c74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08008c78  08008c78  00018c78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000030c  20000000  08008c7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000c6c  20000310  08008f88  00020310  2**3
                  ALLOC
  7 ._user_heap_stack 00000800  20000f7c  08008f88  00020f7c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002030c  2**0
                  CONTENTS, READONLY
  9 .debug_info   0003b4cd  00000000  00000000  00020335  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00007a2f  00000000  00000000  0005b802  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000c84d  00000000  00000000  00063231  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001280  00000000  00000000  0006fa80  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000016c0  00000000  00000000  00070d00  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000e4e9  00000000  00000000  000723c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000637d  00000000  00000000  000808a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00086c26  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00004074  00000000  00000000  00086ca4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000310 	.word	0x20000310
 800012c:	00000000 	.word	0x00000000
 8000130:	080084bc 	.word	0x080084bc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000314 	.word	0x20000314
 800014c:	080084bc 	.word	0x080084bc

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_llsr>:
 8000160:	40d0      	lsrs	r0, r2
 8000162:	1c0b      	adds	r3, r1, #0
 8000164:	40d1      	lsrs	r1, r2
 8000166:	469c      	mov	ip, r3
 8000168:	3a20      	subs	r2, #32
 800016a:	40d3      	lsrs	r3, r2
 800016c:	4318      	orrs	r0, r3
 800016e:	4252      	negs	r2, r2
 8000170:	4663      	mov	r3, ip
 8000172:	4093      	lsls	r3, r2
 8000174:	4318      	orrs	r0, r3
 8000176:	4770      	bx	lr

08000178 <__aeabi_drsub>:
 8000178:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800017c:	e002      	b.n	8000184 <__adddf3>
 800017e:	bf00      	nop

08000180 <__aeabi_dsub>:
 8000180:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000184 <__adddf3>:
 8000184:	b530      	push	{r4, r5, lr}
 8000186:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800018a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018e:	ea94 0f05 	teq	r4, r5
 8000192:	bf08      	it	eq
 8000194:	ea90 0f02 	teqeq	r0, r2
 8000198:	bf1f      	itttt	ne
 800019a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019e:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001a2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001aa:	f000 80e2 	beq.w	8000372 <__adddf3+0x1ee>
 80001ae:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001b2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b6:	bfb8      	it	lt
 80001b8:	426d      	neglt	r5, r5
 80001ba:	dd0c      	ble.n	80001d6 <__adddf3+0x52>
 80001bc:	442c      	add	r4, r5
 80001be:	ea80 0202 	eor.w	r2, r0, r2
 80001c2:	ea81 0303 	eor.w	r3, r1, r3
 80001c6:	ea82 0000 	eor.w	r0, r2, r0
 80001ca:	ea83 0101 	eor.w	r1, r3, r1
 80001ce:	ea80 0202 	eor.w	r2, r0, r2
 80001d2:	ea81 0303 	eor.w	r3, r1, r3
 80001d6:	2d36      	cmp	r5, #54	; 0x36
 80001d8:	bf88      	it	hi
 80001da:	bd30      	pophi	{r4, r5, pc}
 80001dc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001e0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001ec:	d002      	beq.n	80001f4 <__adddf3+0x70>
 80001ee:	4240      	negs	r0, r0
 80001f0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001fc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000200:	d002      	beq.n	8000208 <__adddf3+0x84>
 8000202:	4252      	negs	r2, r2
 8000204:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000208:	ea94 0f05 	teq	r4, r5
 800020c:	f000 80a7 	beq.w	800035e <__adddf3+0x1da>
 8000210:	f1a4 0401 	sub.w	r4, r4, #1
 8000214:	f1d5 0e20 	rsbs	lr, r5, #32
 8000218:	db0d      	blt.n	8000236 <__adddf3+0xb2>
 800021a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021e:	fa22 f205 	lsr.w	r2, r2, r5
 8000222:	1880      	adds	r0, r0, r2
 8000224:	f141 0100 	adc.w	r1, r1, #0
 8000228:	fa03 f20e 	lsl.w	r2, r3, lr
 800022c:	1880      	adds	r0, r0, r2
 800022e:	fa43 f305 	asr.w	r3, r3, r5
 8000232:	4159      	adcs	r1, r3
 8000234:	e00e      	b.n	8000254 <__adddf3+0xd0>
 8000236:	f1a5 0520 	sub.w	r5, r5, #32
 800023a:	f10e 0e20 	add.w	lr, lr, #32
 800023e:	2a01      	cmp	r2, #1
 8000240:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000244:	bf28      	it	cs
 8000246:	f04c 0c02 	orrcs.w	ip, ip, #2
 800024a:	fa43 f305 	asr.w	r3, r3, r5
 800024e:	18c0      	adds	r0, r0, r3
 8000250:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000254:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000258:	d507      	bpl.n	800026a <__adddf3+0xe6>
 800025a:	f04f 0e00 	mov.w	lr, #0
 800025e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000262:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000266:	eb6e 0101 	sbc.w	r1, lr, r1
 800026a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800026e:	d31b      	bcc.n	80002a8 <__adddf3+0x124>
 8000270:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000274:	d30c      	bcc.n	8000290 <__adddf3+0x10c>
 8000276:	0849      	lsrs	r1, r1, #1
 8000278:	ea5f 0030 	movs.w	r0, r0, rrx
 800027c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000280:	f104 0401 	add.w	r4, r4, #1
 8000284:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000288:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800028c:	f080 809a 	bcs.w	80003c4 <__adddf3+0x240>
 8000290:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000294:	bf08      	it	eq
 8000296:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800029a:	f150 0000 	adcs.w	r0, r0, #0
 800029e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002a2:	ea41 0105 	orr.w	r1, r1, r5
 80002a6:	bd30      	pop	{r4, r5, pc}
 80002a8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002ac:	4140      	adcs	r0, r0
 80002ae:	eb41 0101 	adc.w	r1, r1, r1
 80002b2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80002b6:	f1a4 0401 	sub.w	r4, r4, #1
 80002ba:	d1e9      	bne.n	8000290 <__adddf3+0x10c>
 80002bc:	f091 0f00 	teq	r1, #0
 80002c0:	bf04      	itt	eq
 80002c2:	4601      	moveq	r1, r0
 80002c4:	2000      	moveq	r0, #0
 80002c6:	fab1 f381 	clz	r3, r1
 80002ca:	bf08      	it	eq
 80002cc:	3320      	addeq	r3, #32
 80002ce:	f1a3 030b 	sub.w	r3, r3, #11
 80002d2:	f1b3 0220 	subs.w	r2, r3, #32
 80002d6:	da0c      	bge.n	80002f2 <__adddf3+0x16e>
 80002d8:	320c      	adds	r2, #12
 80002da:	dd08      	ble.n	80002ee <__adddf3+0x16a>
 80002dc:	f102 0c14 	add.w	ip, r2, #20
 80002e0:	f1c2 020c 	rsb	r2, r2, #12
 80002e4:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e8:	fa21 f102 	lsr.w	r1, r1, r2
 80002ec:	e00c      	b.n	8000308 <__adddf3+0x184>
 80002ee:	f102 0214 	add.w	r2, r2, #20
 80002f2:	bfd8      	it	le
 80002f4:	f1c2 0c20 	rsble	ip, r2, #32
 80002f8:	fa01 f102 	lsl.w	r1, r1, r2
 80002fc:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000300:	bfdc      	itt	le
 8000302:	ea41 010c 	orrle.w	r1, r1, ip
 8000306:	4090      	lslle	r0, r2
 8000308:	1ae4      	subs	r4, r4, r3
 800030a:	bfa2      	ittt	ge
 800030c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000310:	4329      	orrge	r1, r5
 8000312:	bd30      	popge	{r4, r5, pc}
 8000314:	ea6f 0404 	mvn.w	r4, r4
 8000318:	3c1f      	subs	r4, #31
 800031a:	da1c      	bge.n	8000356 <__adddf3+0x1d2>
 800031c:	340c      	adds	r4, #12
 800031e:	dc0e      	bgt.n	800033e <__adddf3+0x1ba>
 8000320:	f104 0414 	add.w	r4, r4, #20
 8000324:	f1c4 0220 	rsb	r2, r4, #32
 8000328:	fa20 f004 	lsr.w	r0, r0, r4
 800032c:	fa01 f302 	lsl.w	r3, r1, r2
 8000330:	ea40 0003 	orr.w	r0, r0, r3
 8000334:	fa21 f304 	lsr.w	r3, r1, r4
 8000338:	ea45 0103 	orr.w	r1, r5, r3
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	f1c4 040c 	rsb	r4, r4, #12
 8000342:	f1c4 0220 	rsb	r2, r4, #32
 8000346:	fa20 f002 	lsr.w	r0, r0, r2
 800034a:	fa01 f304 	lsl.w	r3, r1, r4
 800034e:	ea40 0003 	orr.w	r0, r0, r3
 8000352:	4629      	mov	r1, r5
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	fa21 f004 	lsr.w	r0, r1, r4
 800035a:	4629      	mov	r1, r5
 800035c:	bd30      	pop	{r4, r5, pc}
 800035e:	f094 0f00 	teq	r4, #0
 8000362:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000366:	bf06      	itte	eq
 8000368:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800036c:	3401      	addeq	r4, #1
 800036e:	3d01      	subne	r5, #1
 8000370:	e74e      	b.n	8000210 <__adddf3+0x8c>
 8000372:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000376:	bf18      	it	ne
 8000378:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800037c:	d029      	beq.n	80003d2 <__adddf3+0x24e>
 800037e:	ea94 0f05 	teq	r4, r5
 8000382:	bf08      	it	eq
 8000384:	ea90 0f02 	teqeq	r0, r2
 8000388:	d005      	beq.n	8000396 <__adddf3+0x212>
 800038a:	ea54 0c00 	orrs.w	ip, r4, r0
 800038e:	bf04      	itt	eq
 8000390:	4619      	moveq	r1, r3
 8000392:	4610      	moveq	r0, r2
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	ea91 0f03 	teq	r1, r3
 800039a:	bf1e      	ittt	ne
 800039c:	2100      	movne	r1, #0
 800039e:	2000      	movne	r0, #0
 80003a0:	bd30      	popne	{r4, r5, pc}
 80003a2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a6:	d105      	bne.n	80003b4 <__adddf3+0x230>
 80003a8:	0040      	lsls	r0, r0, #1
 80003aa:	4149      	adcs	r1, r1
 80003ac:	bf28      	it	cs
 80003ae:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003b2:	bd30      	pop	{r4, r5, pc}
 80003b4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b8:	bf3c      	itt	cc
 80003ba:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003be:	bd30      	popcc	{r4, r5, pc}
 80003c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003cc:	f04f 0000 	mov.w	r0, #0
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf1a      	itte	ne
 80003d8:	4619      	movne	r1, r3
 80003da:	4610      	movne	r0, r2
 80003dc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003e0:	bf1c      	itt	ne
 80003e2:	460b      	movne	r3, r1
 80003e4:	4602      	movne	r2, r0
 80003e6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003ea:	bf06      	itte	eq
 80003ec:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003f0:	ea91 0f03 	teqeq	r1, r3
 80003f4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f8:	bd30      	pop	{r4, r5, pc}
 80003fa:	bf00      	nop

080003fc <__aeabi_ui2d>:
 80003fc:	f090 0f00 	teq	r0, #0
 8000400:	bf04      	itt	eq
 8000402:	2100      	moveq	r1, #0
 8000404:	4770      	bxeq	lr
 8000406:	b530      	push	{r4, r5, lr}
 8000408:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800040c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000410:	f04f 0500 	mov.w	r5, #0
 8000414:	f04f 0100 	mov.w	r1, #0
 8000418:	e750      	b.n	80002bc <__adddf3+0x138>
 800041a:	bf00      	nop

0800041c <__aeabi_i2d>:
 800041c:	f090 0f00 	teq	r0, #0
 8000420:	bf04      	itt	eq
 8000422:	2100      	moveq	r1, #0
 8000424:	4770      	bxeq	lr
 8000426:	b530      	push	{r4, r5, lr}
 8000428:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800042c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000430:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000434:	bf48      	it	mi
 8000436:	4240      	negmi	r0, r0
 8000438:	f04f 0100 	mov.w	r1, #0
 800043c:	e73e      	b.n	80002bc <__adddf3+0x138>
 800043e:	bf00      	nop

08000440 <__aeabi_f2d>:
 8000440:	0042      	lsls	r2, r0, #1
 8000442:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000446:	ea4f 0131 	mov.w	r1, r1, rrx
 800044a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044e:	bf1f      	itttt	ne
 8000450:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000454:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000458:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800045c:	4770      	bxne	lr
 800045e:	f092 0f00 	teq	r2, #0
 8000462:	bf14      	ite	ne
 8000464:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000468:	4770      	bxeq	lr
 800046a:	b530      	push	{r4, r5, lr}
 800046c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000470:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000474:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000478:	e720      	b.n	80002bc <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_ul2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f04f 0500 	mov.w	r5, #0
 800048a:	e00a      	b.n	80004a2 <__aeabi_l2d+0x16>

0800048c <__aeabi_l2d>:
 800048c:	ea50 0201 	orrs.w	r2, r0, r1
 8000490:	bf08      	it	eq
 8000492:	4770      	bxeq	lr
 8000494:	b530      	push	{r4, r5, lr}
 8000496:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049a:	d502      	bpl.n	80004a2 <__aeabi_l2d+0x16>
 800049c:	4240      	negs	r0, r0
 800049e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004ae:	f43f aedc 	beq.w	800026a <__adddf3+0xe6>
 80004b2:	f04f 0203 	mov.w	r2, #3
 80004b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ba:	bf18      	it	ne
 80004bc:	3203      	addne	r2, #3
 80004be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c2:	bf18      	it	ne
 80004c4:	3203      	addne	r2, #3
 80004c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d2:	fa20 f002 	lsr.w	r0, r0, r2
 80004d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004da:	ea40 000e 	orr.w	r0, r0, lr
 80004de:	fa21 f102 	lsr.w	r1, r1, r2
 80004e2:	4414      	add	r4, r2
 80004e4:	e6c1      	b.n	800026a <__adddf3+0xe6>
 80004e6:	bf00      	nop

080004e8 <__aeabi_dmul>:
 80004e8:	b570      	push	{r4, r5, r6, lr}
 80004ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004f6:	bf1d      	ittte	ne
 80004f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004fc:	ea94 0f0c 	teqne	r4, ip
 8000500:	ea95 0f0c 	teqne	r5, ip
 8000504:	f000 f8de 	bleq	80006c4 <__aeabi_dmul+0x1dc>
 8000508:	442c      	add	r4, r5
 800050a:	ea81 0603 	eor.w	r6, r1, r3
 800050e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000512:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000516:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051a:	bf18      	it	ne
 800051c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000520:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000524:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000528:	d038      	beq.n	800059c <__aeabi_dmul+0xb4>
 800052a:	fba0 ce02 	umull	ip, lr, r0, r2
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000536:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800053e:	f04f 0600 	mov.w	r6, #0
 8000542:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000546:	f09c 0f00 	teq	ip, #0
 800054a:	bf18      	it	ne
 800054c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000550:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000554:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000558:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800055c:	d204      	bcs.n	8000568 <__aeabi_dmul+0x80>
 800055e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000562:	416d      	adcs	r5, r5
 8000564:	eb46 0606 	adc.w	r6, r6, r6
 8000568:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800056c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000570:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000574:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000578:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800057c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000580:	bf88      	it	hi
 8000582:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000586:	d81e      	bhi.n	80005c6 <__aeabi_dmul+0xde>
 8000588:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800058c:	bf08      	it	eq
 800058e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000592:	f150 0000 	adcs.w	r0, r0, #0
 8000596:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059a:	bd70      	pop	{r4, r5, r6, pc}
 800059c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a0:	ea46 0101 	orr.w	r1, r6, r1
 80005a4:	ea40 0002 	orr.w	r0, r0, r2
 80005a8:	ea81 0103 	eor.w	r1, r1, r3
 80005ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b0:	bfc2      	ittt	gt
 80005b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005ba:	bd70      	popgt	{r4, r5, r6, pc}
 80005bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c0:	f04f 0e00 	mov.w	lr, #0
 80005c4:	3c01      	subs	r4, #1
 80005c6:	f300 80ab 	bgt.w	8000720 <__aeabi_dmul+0x238>
 80005ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ce:	bfde      	ittt	le
 80005d0:	2000      	movle	r0, #0
 80005d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005d6:	bd70      	pople	{r4, r5, r6, pc}
 80005d8:	f1c4 0400 	rsb	r4, r4, #0
 80005dc:	3c20      	subs	r4, #32
 80005de:	da35      	bge.n	800064c <__aeabi_dmul+0x164>
 80005e0:	340c      	adds	r4, #12
 80005e2:	dc1b      	bgt.n	800061c <__aeabi_dmul+0x134>
 80005e4:	f104 0414 	add.w	r4, r4, #20
 80005e8:	f1c4 0520 	rsb	r5, r4, #32
 80005ec:	fa00 f305 	lsl.w	r3, r0, r5
 80005f0:	fa20 f004 	lsr.w	r0, r0, r4
 80005f4:	fa01 f205 	lsl.w	r2, r1, r5
 80005f8:	ea40 0002 	orr.w	r0, r0, r2
 80005fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000600:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000604:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000608:	fa21 f604 	lsr.w	r6, r1, r4
 800060c:	eb42 0106 	adc.w	r1, r2, r6
 8000610:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000614:	bf08      	it	eq
 8000616:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f1c4 040c 	rsb	r4, r4, #12
 8000620:	f1c4 0520 	rsb	r5, r4, #32
 8000624:	fa00 f304 	lsl.w	r3, r0, r4
 8000628:	fa20 f005 	lsr.w	r0, r0, r5
 800062c:	fa01 f204 	lsl.w	r2, r1, r4
 8000630:	ea40 0002 	orr.w	r0, r0, r2
 8000634:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000638:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800063c:	f141 0100 	adc.w	r1, r1, #0
 8000640:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000644:	bf08      	it	eq
 8000646:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064a:	bd70      	pop	{r4, r5, r6, pc}
 800064c:	f1c4 0520 	rsb	r5, r4, #32
 8000650:	fa00 f205 	lsl.w	r2, r0, r5
 8000654:	ea4e 0e02 	orr.w	lr, lr, r2
 8000658:	fa20 f304 	lsr.w	r3, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea43 0302 	orr.w	r3, r3, r2
 8000664:	fa21 f004 	lsr.w	r0, r1, r4
 8000668:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800066c:	fa21 f204 	lsr.w	r2, r1, r4
 8000670:	ea20 0002 	bic.w	r0, r0, r2
 8000674:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f094 0f00 	teq	r4, #0
 8000688:	d10f      	bne.n	80006aa <__aeabi_dmul+0x1c2>
 800068a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800068e:	0040      	lsls	r0, r0, #1
 8000690:	eb41 0101 	adc.w	r1, r1, r1
 8000694:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3c01      	subeq	r4, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1a6>
 800069e:	ea41 0106 	orr.w	r1, r1, r6
 80006a2:	f095 0f00 	teq	r5, #0
 80006a6:	bf18      	it	ne
 80006a8:	4770      	bxne	lr
 80006aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006ae:	0052      	lsls	r2, r2, #1
 80006b0:	eb43 0303 	adc.w	r3, r3, r3
 80006b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006b8:	bf08      	it	eq
 80006ba:	3d01      	subeq	r5, #1
 80006bc:	d0f7      	beq.n	80006ae <__aeabi_dmul+0x1c6>
 80006be:	ea43 0306 	orr.w	r3, r3, r6
 80006c2:	4770      	bx	lr
 80006c4:	ea94 0f0c 	teq	r4, ip
 80006c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006cc:	bf18      	it	ne
 80006ce:	ea95 0f0c 	teqne	r5, ip
 80006d2:	d00c      	beq.n	80006ee <__aeabi_dmul+0x206>
 80006d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d8:	bf18      	it	ne
 80006da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006de:	d1d1      	bne.n	8000684 <__aeabi_dmul+0x19c>
 80006e0:	ea81 0103 	eor.w	r1, r1, r3
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e8:	f04f 0000 	mov.w	r0, #0
 80006ec:	bd70      	pop	{r4, r5, r6, pc}
 80006ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f2:	bf06      	itte	eq
 80006f4:	4610      	moveq	r0, r2
 80006f6:	4619      	moveq	r1, r3
 80006f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006fc:	d019      	beq.n	8000732 <__aeabi_dmul+0x24a>
 80006fe:	ea94 0f0c 	teq	r4, ip
 8000702:	d102      	bne.n	800070a <__aeabi_dmul+0x222>
 8000704:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000708:	d113      	bne.n	8000732 <__aeabi_dmul+0x24a>
 800070a:	ea95 0f0c 	teq	r5, ip
 800070e:	d105      	bne.n	800071c <__aeabi_dmul+0x234>
 8000710:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000714:	bf1c      	itt	ne
 8000716:	4610      	movne	r0, r2
 8000718:	4619      	movne	r1, r3
 800071a:	d10a      	bne.n	8000732 <__aeabi_dmul+0x24a>
 800071c:	ea81 0103 	eor.w	r1, r1, r3
 8000720:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000724:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000728:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800072c:	f04f 0000 	mov.w	r0, #0
 8000730:	bd70      	pop	{r4, r5, r6, pc}
 8000732:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000736:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073a:	bd70      	pop	{r4, r5, r6, pc}

0800073c <__aeabi_ddiv>:
 800073c:	b570      	push	{r4, r5, r6, lr}
 800073e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000742:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000746:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074a:	bf1d      	ittte	ne
 800074c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000750:	ea94 0f0c 	teqne	r4, ip
 8000754:	ea95 0f0c 	teqne	r5, ip
 8000758:	f000 f8a7 	bleq	80008aa <__aeabi_ddiv+0x16e>
 800075c:	eba4 0405 	sub.w	r4, r4, r5
 8000760:	ea81 0e03 	eor.w	lr, r1, r3
 8000764:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000768:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800076c:	f000 8088 	beq.w	8000880 <__aeabi_ddiv+0x144>
 8000770:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000774:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000778:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800077c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000780:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000784:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000788:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800078c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000790:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000794:	429d      	cmp	r5, r3
 8000796:	bf08      	it	eq
 8000798:	4296      	cmpeq	r6, r2
 800079a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800079e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a2:	d202      	bcs.n	80007aa <__aeabi_ddiv+0x6e>
 80007a4:	085b      	lsrs	r3, r3, #1
 80007a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007aa:	1ab6      	subs	r6, r6, r2
 80007ac:	eb65 0503 	sbc.w	r5, r5, r3
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007be:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c6:	bf22      	ittt	cs
 80007c8:	1ab6      	subcs	r6, r6, r2
 80007ca:	4675      	movcs	r5, lr
 80007cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	ebb6 0e02 	subs.w	lr, r6, r2
 800080a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800080e:	bf22      	ittt	cs
 8000810:	1ab6      	subcs	r6, r6, r2
 8000812:	4675      	movcs	r5, lr
 8000814:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000818:	ea55 0e06 	orrs.w	lr, r5, r6
 800081c:	d018      	beq.n	8000850 <__aeabi_ddiv+0x114>
 800081e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000822:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000826:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800082e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000832:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000836:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083a:	d1c0      	bne.n	80007be <__aeabi_ddiv+0x82>
 800083c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000840:	d10b      	bne.n	800085a <__aeabi_ddiv+0x11e>
 8000842:	ea41 0100 	orr.w	r1, r1, r0
 8000846:	f04f 0000 	mov.w	r0, #0
 800084a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800084e:	e7b6      	b.n	80007be <__aeabi_ddiv+0x82>
 8000850:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000854:	bf04      	itt	eq
 8000856:	4301      	orreq	r1, r0
 8000858:	2000      	moveq	r0, #0
 800085a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800085e:	bf88      	it	hi
 8000860:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000864:	f63f aeaf 	bhi.w	80005c6 <__aeabi_dmul+0xde>
 8000868:	ebb5 0c03 	subs.w	ip, r5, r3
 800086c:	bf04      	itt	eq
 800086e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000872:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000876:	f150 0000 	adcs.w	r0, r0, #0
 800087a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800087e:	bd70      	pop	{r4, r5, r6, pc}
 8000880:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000884:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000888:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800088c:	bfc2      	ittt	gt
 800088e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000892:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000896:	bd70      	popgt	{r4, r5, r6, pc}
 8000898:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800089c:	f04f 0e00 	mov.w	lr, #0
 80008a0:	3c01      	subs	r4, #1
 80008a2:	e690      	b.n	80005c6 <__aeabi_dmul+0xde>
 80008a4:	ea45 0e06 	orr.w	lr, r5, r6
 80008a8:	e68d      	b.n	80005c6 <__aeabi_dmul+0xde>
 80008aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ae:	ea94 0f0c 	teq	r4, ip
 80008b2:	bf08      	it	eq
 80008b4:	ea95 0f0c 	teqeq	r5, ip
 80008b8:	f43f af3b 	beq.w	8000732 <__aeabi_dmul+0x24a>
 80008bc:	ea94 0f0c 	teq	r4, ip
 80008c0:	d10a      	bne.n	80008d8 <__aeabi_ddiv+0x19c>
 80008c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008c6:	f47f af34 	bne.w	8000732 <__aeabi_dmul+0x24a>
 80008ca:	ea95 0f0c 	teq	r5, ip
 80008ce:	f47f af25 	bne.w	800071c <__aeabi_dmul+0x234>
 80008d2:	4610      	mov	r0, r2
 80008d4:	4619      	mov	r1, r3
 80008d6:	e72c      	b.n	8000732 <__aeabi_dmul+0x24a>
 80008d8:	ea95 0f0c 	teq	r5, ip
 80008dc:	d106      	bne.n	80008ec <__aeabi_ddiv+0x1b0>
 80008de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e2:	f43f aefd 	beq.w	80006e0 <__aeabi_dmul+0x1f8>
 80008e6:	4610      	mov	r0, r2
 80008e8:	4619      	mov	r1, r3
 80008ea:	e722      	b.n	8000732 <__aeabi_dmul+0x24a>
 80008ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f0:	bf18      	it	ne
 80008f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008f6:	f47f aec5 	bne.w	8000684 <__aeabi_dmul+0x19c>
 80008fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008fe:	f47f af0d 	bne.w	800071c <__aeabi_dmul+0x234>
 8000902:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000906:	f47f aeeb 	bne.w	80006e0 <__aeabi_dmul+0x1f8>
 800090a:	e712      	b.n	8000732 <__aeabi_dmul+0x24a>

0800090c <__gedf2>:
 800090c:	f04f 3cff 	mov.w	ip, #4294967295
 8000910:	e006      	b.n	8000920 <__cmpdf2+0x4>
 8000912:	bf00      	nop

08000914 <__ledf2>:
 8000914:	f04f 0c01 	mov.w	ip, #1
 8000918:	e002      	b.n	8000920 <__cmpdf2+0x4>
 800091a:	bf00      	nop

0800091c <__cmpdf2>:
 800091c:	f04f 0c01 	mov.w	ip, #1
 8000920:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000924:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000928:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800092c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000930:	bf18      	it	ne
 8000932:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000936:	d01b      	beq.n	8000970 <__cmpdf2+0x54>
 8000938:	b001      	add	sp, #4
 800093a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800093e:	bf0c      	ite	eq
 8000940:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000944:	ea91 0f03 	teqne	r1, r3
 8000948:	bf02      	ittt	eq
 800094a:	ea90 0f02 	teqeq	r0, r2
 800094e:	2000      	moveq	r0, #0
 8000950:	4770      	bxeq	lr
 8000952:	f110 0f00 	cmn.w	r0, #0
 8000956:	ea91 0f03 	teq	r1, r3
 800095a:	bf58      	it	pl
 800095c:	4299      	cmppl	r1, r3
 800095e:	bf08      	it	eq
 8000960:	4290      	cmpeq	r0, r2
 8000962:	bf2c      	ite	cs
 8000964:	17d8      	asrcs	r0, r3, #31
 8000966:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096a:	f040 0001 	orr.w	r0, r0, #1
 800096e:	4770      	bx	lr
 8000970:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d102      	bne.n	8000980 <__cmpdf2+0x64>
 800097a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800097e:	d107      	bne.n	8000990 <__cmpdf2+0x74>
 8000980:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000984:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000988:	d1d6      	bne.n	8000938 <__cmpdf2+0x1c>
 800098a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800098e:	d0d3      	beq.n	8000938 <__cmpdf2+0x1c>
 8000990:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000994:	4770      	bx	lr
 8000996:	bf00      	nop

08000998 <__aeabi_cdrcmple>:
 8000998:	4684      	mov	ip, r0
 800099a:	4610      	mov	r0, r2
 800099c:	4662      	mov	r2, ip
 800099e:	468c      	mov	ip, r1
 80009a0:	4619      	mov	r1, r3
 80009a2:	4663      	mov	r3, ip
 80009a4:	e000      	b.n	80009a8 <__aeabi_cdcmpeq>
 80009a6:	bf00      	nop

080009a8 <__aeabi_cdcmpeq>:
 80009a8:	b501      	push	{r0, lr}
 80009aa:	f7ff ffb7 	bl	800091c <__cmpdf2>
 80009ae:	2800      	cmp	r0, #0
 80009b0:	bf48      	it	mi
 80009b2:	f110 0f00 	cmnmi.w	r0, #0
 80009b6:	bd01      	pop	{r0, pc}

080009b8 <__aeabi_dcmpeq>:
 80009b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009bc:	f7ff fff4 	bl	80009a8 <__aeabi_cdcmpeq>
 80009c0:	bf0c      	ite	eq
 80009c2:	2001      	moveq	r0, #1
 80009c4:	2000      	movne	r0, #0
 80009c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ca:	bf00      	nop

080009cc <__aeabi_dcmplt>:
 80009cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d0:	f7ff ffea 	bl	80009a8 <__aeabi_cdcmpeq>
 80009d4:	bf34      	ite	cc
 80009d6:	2001      	movcc	r0, #1
 80009d8:	2000      	movcs	r0, #0
 80009da:	f85d fb08 	ldr.w	pc, [sp], #8
 80009de:	bf00      	nop

080009e0 <__aeabi_dcmple>:
 80009e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e4:	f7ff ffe0 	bl	80009a8 <__aeabi_cdcmpeq>
 80009e8:	bf94      	ite	ls
 80009ea:	2001      	movls	r0, #1
 80009ec:	2000      	movhi	r0, #0
 80009ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f2:	bf00      	nop

080009f4 <__aeabi_dcmpge>:
 80009f4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f8:	f7ff ffce 	bl	8000998 <__aeabi_cdrcmple>
 80009fc:	bf94      	ite	ls
 80009fe:	2001      	movls	r0, #1
 8000a00:	2000      	movhi	r0, #0
 8000a02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a06:	bf00      	nop

08000a08 <__aeabi_dcmpgt>:
 8000a08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a0c:	f7ff ffc4 	bl	8000998 <__aeabi_cdrcmple>
 8000a10:	bf34      	ite	cc
 8000a12:	2001      	movcc	r0, #1
 8000a14:	2000      	movcs	r0, #0
 8000a16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1a:	bf00      	nop

08000a1c <__aeabi_d2f>:
 8000a1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a20:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a24:	bf24      	itt	cs
 8000a26:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a2a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a2e:	d90d      	bls.n	8000a4c <__aeabi_d2f+0x30>
 8000a30:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a34:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a38:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a3c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a40:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a44:	bf08      	it	eq
 8000a46:	f020 0001 	biceq.w	r0, r0, #1
 8000a4a:	4770      	bx	lr
 8000a4c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a50:	d121      	bne.n	8000a96 <__aeabi_d2f+0x7a>
 8000a52:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a56:	bfbc      	itt	lt
 8000a58:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a5c:	4770      	bxlt	lr
 8000a5e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a62:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a66:	f1c2 0218 	rsb	r2, r2, #24
 8000a6a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a6e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a72:	fa20 f002 	lsr.w	r0, r0, r2
 8000a76:	bf18      	it	ne
 8000a78:	f040 0001 	orrne.w	r0, r0, #1
 8000a7c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a80:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a84:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a88:	ea40 000c 	orr.w	r0, r0, ip
 8000a8c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a90:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a94:	e7cc      	b.n	8000a30 <__aeabi_d2f+0x14>
 8000a96:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a9a:	d107      	bne.n	8000aac <__aeabi_d2f+0x90>
 8000a9c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000aa0:	bf1e      	ittt	ne
 8000aa2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000aa6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000aaa:	4770      	bxne	lr
 8000aac:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ab0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ab4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop

08000abc <__aeabi_frsub>:
 8000abc:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000ac0:	e002      	b.n	8000ac8 <__addsf3>
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_fsub>:
 8000ac4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ac8 <__addsf3>:
 8000ac8:	0042      	lsls	r2, r0, #1
 8000aca:	bf1f      	itttt	ne
 8000acc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ad0:	ea92 0f03 	teqne	r2, r3
 8000ad4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ad8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000adc:	d06a      	beq.n	8000bb4 <__addsf3+0xec>
 8000ade:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ae2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ae6:	bfc1      	itttt	gt
 8000ae8:	18d2      	addgt	r2, r2, r3
 8000aea:	4041      	eorgt	r1, r0
 8000aec:	4048      	eorgt	r0, r1
 8000aee:	4041      	eorgt	r1, r0
 8000af0:	bfb8      	it	lt
 8000af2:	425b      	neglt	r3, r3
 8000af4:	2b19      	cmp	r3, #25
 8000af6:	bf88      	it	hi
 8000af8:	4770      	bxhi	lr
 8000afa:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000afe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b02:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b06:	bf18      	it	ne
 8000b08:	4240      	negne	r0, r0
 8000b0a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b0e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b12:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b16:	bf18      	it	ne
 8000b18:	4249      	negne	r1, r1
 8000b1a:	ea92 0f03 	teq	r2, r3
 8000b1e:	d03f      	beq.n	8000ba0 <__addsf3+0xd8>
 8000b20:	f1a2 0201 	sub.w	r2, r2, #1
 8000b24:	fa41 fc03 	asr.w	ip, r1, r3
 8000b28:	eb10 000c 	adds.w	r0, r0, ip
 8000b2c:	f1c3 0320 	rsb	r3, r3, #32
 8000b30:	fa01 f103 	lsl.w	r1, r1, r3
 8000b34:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b38:	d502      	bpl.n	8000b40 <__addsf3+0x78>
 8000b3a:	4249      	negs	r1, r1
 8000b3c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b40:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b44:	d313      	bcc.n	8000b6e <__addsf3+0xa6>
 8000b46:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b4a:	d306      	bcc.n	8000b5a <__addsf3+0x92>
 8000b4c:	0840      	lsrs	r0, r0, #1
 8000b4e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b52:	f102 0201 	add.w	r2, r2, #1
 8000b56:	2afe      	cmp	r2, #254	; 0xfe
 8000b58:	d251      	bcs.n	8000bfe <__addsf3+0x136>
 8000b5a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b5e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b62:	bf08      	it	eq
 8000b64:	f020 0001 	biceq.w	r0, r0, #1
 8000b68:	ea40 0003 	orr.w	r0, r0, r3
 8000b6c:	4770      	bx	lr
 8000b6e:	0049      	lsls	r1, r1, #1
 8000b70:	eb40 0000 	adc.w	r0, r0, r0
 8000b74:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000b78:	f1a2 0201 	sub.w	r2, r2, #1
 8000b7c:	d1ed      	bne.n	8000b5a <__addsf3+0x92>
 8000b7e:	fab0 fc80 	clz	ip, r0
 8000b82:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b86:	ebb2 020c 	subs.w	r2, r2, ip
 8000b8a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b8e:	bfaa      	itet	ge
 8000b90:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b94:	4252      	neglt	r2, r2
 8000b96:	4318      	orrge	r0, r3
 8000b98:	bfbc      	itt	lt
 8000b9a:	40d0      	lsrlt	r0, r2
 8000b9c:	4318      	orrlt	r0, r3
 8000b9e:	4770      	bx	lr
 8000ba0:	f092 0f00 	teq	r2, #0
 8000ba4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000ba8:	bf06      	itte	eq
 8000baa:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bae:	3201      	addeq	r2, #1
 8000bb0:	3b01      	subne	r3, #1
 8000bb2:	e7b5      	b.n	8000b20 <__addsf3+0x58>
 8000bb4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bb8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bbc:	bf18      	it	ne
 8000bbe:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bc2:	d021      	beq.n	8000c08 <__addsf3+0x140>
 8000bc4:	ea92 0f03 	teq	r2, r3
 8000bc8:	d004      	beq.n	8000bd4 <__addsf3+0x10c>
 8000bca:	f092 0f00 	teq	r2, #0
 8000bce:	bf08      	it	eq
 8000bd0:	4608      	moveq	r0, r1
 8000bd2:	4770      	bx	lr
 8000bd4:	ea90 0f01 	teq	r0, r1
 8000bd8:	bf1c      	itt	ne
 8000bda:	2000      	movne	r0, #0
 8000bdc:	4770      	bxne	lr
 8000bde:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000be2:	d104      	bne.n	8000bee <__addsf3+0x126>
 8000be4:	0040      	lsls	r0, r0, #1
 8000be6:	bf28      	it	cs
 8000be8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bec:	4770      	bx	lr
 8000bee:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bf2:	bf3c      	itt	cc
 8000bf4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bf8:	4770      	bxcc	lr
 8000bfa:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bfe:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c02:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c06:	4770      	bx	lr
 8000c08:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c0c:	bf16      	itet	ne
 8000c0e:	4608      	movne	r0, r1
 8000c10:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c14:	4601      	movne	r1, r0
 8000c16:	0242      	lsls	r2, r0, #9
 8000c18:	bf06      	itte	eq
 8000c1a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c1e:	ea90 0f01 	teqeq	r0, r1
 8000c22:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_ui2f>:
 8000c28:	f04f 0300 	mov.w	r3, #0
 8000c2c:	e004      	b.n	8000c38 <__aeabi_i2f+0x8>
 8000c2e:	bf00      	nop

08000c30 <__aeabi_i2f>:
 8000c30:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c34:	bf48      	it	mi
 8000c36:	4240      	negmi	r0, r0
 8000c38:	ea5f 0c00 	movs.w	ip, r0
 8000c3c:	bf08      	it	eq
 8000c3e:	4770      	bxeq	lr
 8000c40:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c44:	4601      	mov	r1, r0
 8000c46:	f04f 0000 	mov.w	r0, #0
 8000c4a:	e01c      	b.n	8000c86 <__aeabi_l2f+0x2a>

08000c4c <__aeabi_ul2f>:
 8000c4c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c50:	bf08      	it	eq
 8000c52:	4770      	bxeq	lr
 8000c54:	f04f 0300 	mov.w	r3, #0
 8000c58:	e00a      	b.n	8000c70 <__aeabi_l2f+0x14>
 8000c5a:	bf00      	nop

08000c5c <__aeabi_l2f>:
 8000c5c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c60:	bf08      	it	eq
 8000c62:	4770      	bxeq	lr
 8000c64:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c68:	d502      	bpl.n	8000c70 <__aeabi_l2f+0x14>
 8000c6a:	4240      	negs	r0, r0
 8000c6c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c70:	ea5f 0c01 	movs.w	ip, r1
 8000c74:	bf02      	ittt	eq
 8000c76:	4684      	moveq	ip, r0
 8000c78:	4601      	moveq	r1, r0
 8000c7a:	2000      	moveq	r0, #0
 8000c7c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c80:	bf08      	it	eq
 8000c82:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c86:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c8a:	fabc f28c 	clz	r2, ip
 8000c8e:	3a08      	subs	r2, #8
 8000c90:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c94:	db10      	blt.n	8000cb8 <__aeabi_l2f+0x5c>
 8000c96:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c9a:	4463      	add	r3, ip
 8000c9c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ca0:	f1c2 0220 	rsb	r2, r2, #32
 8000ca4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000ca8:	fa20 f202 	lsr.w	r2, r0, r2
 8000cac:	eb43 0002 	adc.w	r0, r3, r2
 8000cb0:	bf08      	it	eq
 8000cb2:	f020 0001 	biceq.w	r0, r0, #1
 8000cb6:	4770      	bx	lr
 8000cb8:	f102 0220 	add.w	r2, r2, #32
 8000cbc:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cc0:	f1c2 0220 	rsb	r2, r2, #32
 8000cc4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cc8:	fa21 f202 	lsr.w	r2, r1, r2
 8000ccc:	eb43 0002 	adc.w	r0, r3, r2
 8000cd0:	bf08      	it	eq
 8000cd2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_fmul>:
 8000cd8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000cdc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ce0:	bf1e      	ittt	ne
 8000ce2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ce6:	ea92 0f0c 	teqne	r2, ip
 8000cea:	ea93 0f0c 	teqne	r3, ip
 8000cee:	d06f      	beq.n	8000dd0 <__aeabi_fmul+0xf8>
 8000cf0:	441a      	add	r2, r3
 8000cf2:	ea80 0c01 	eor.w	ip, r0, r1
 8000cf6:	0240      	lsls	r0, r0, #9
 8000cf8:	bf18      	it	ne
 8000cfa:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cfe:	d01e      	beq.n	8000d3e <__aeabi_fmul+0x66>
 8000d00:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d04:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d08:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d0c:	fba0 3101 	umull	r3, r1, r0, r1
 8000d10:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d14:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d18:	bf3e      	ittt	cc
 8000d1a:	0049      	lslcc	r1, r1, #1
 8000d1c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d20:	005b      	lslcc	r3, r3, #1
 8000d22:	ea40 0001 	orr.w	r0, r0, r1
 8000d26:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d2a:	2afd      	cmp	r2, #253	; 0xfd
 8000d2c:	d81d      	bhi.n	8000d6a <__aeabi_fmul+0x92>
 8000d2e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d32:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d36:	bf08      	it	eq
 8000d38:	f020 0001 	biceq.w	r0, r0, #1
 8000d3c:	4770      	bx	lr
 8000d3e:	f090 0f00 	teq	r0, #0
 8000d42:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d46:	bf08      	it	eq
 8000d48:	0249      	lsleq	r1, r1, #9
 8000d4a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d4e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d52:	3a7f      	subs	r2, #127	; 0x7f
 8000d54:	bfc2      	ittt	gt
 8000d56:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d5a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d5e:	4770      	bxgt	lr
 8000d60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d64:	f04f 0300 	mov.w	r3, #0
 8000d68:	3a01      	subs	r2, #1
 8000d6a:	dc5d      	bgt.n	8000e28 <__aeabi_fmul+0x150>
 8000d6c:	f112 0f19 	cmn.w	r2, #25
 8000d70:	bfdc      	itt	le
 8000d72:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d76:	4770      	bxle	lr
 8000d78:	f1c2 0200 	rsb	r2, r2, #0
 8000d7c:	0041      	lsls	r1, r0, #1
 8000d7e:	fa21 f102 	lsr.w	r1, r1, r2
 8000d82:	f1c2 0220 	rsb	r2, r2, #32
 8000d86:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d8a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d8e:	f140 0000 	adc.w	r0, r0, #0
 8000d92:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d96:	bf08      	it	eq
 8000d98:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d9c:	4770      	bx	lr
 8000d9e:	f092 0f00 	teq	r2, #0
 8000da2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000da6:	bf02      	ittt	eq
 8000da8:	0040      	lsleq	r0, r0, #1
 8000daa:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dae:	3a01      	subeq	r2, #1
 8000db0:	d0f9      	beq.n	8000da6 <__aeabi_fmul+0xce>
 8000db2:	ea40 000c 	orr.w	r0, r0, ip
 8000db6:	f093 0f00 	teq	r3, #0
 8000dba:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dbe:	bf02      	ittt	eq
 8000dc0:	0049      	lsleq	r1, r1, #1
 8000dc2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dc6:	3b01      	subeq	r3, #1
 8000dc8:	d0f9      	beq.n	8000dbe <__aeabi_fmul+0xe6>
 8000dca:	ea41 010c 	orr.w	r1, r1, ip
 8000dce:	e78f      	b.n	8000cf0 <__aeabi_fmul+0x18>
 8000dd0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000dd4:	ea92 0f0c 	teq	r2, ip
 8000dd8:	bf18      	it	ne
 8000dda:	ea93 0f0c 	teqne	r3, ip
 8000dde:	d00a      	beq.n	8000df6 <__aeabi_fmul+0x11e>
 8000de0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000de4:	bf18      	it	ne
 8000de6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000dea:	d1d8      	bne.n	8000d9e <__aeabi_fmul+0xc6>
 8000dec:	ea80 0001 	eor.w	r0, r0, r1
 8000df0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000df4:	4770      	bx	lr
 8000df6:	f090 0f00 	teq	r0, #0
 8000dfa:	bf17      	itett	ne
 8000dfc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e00:	4608      	moveq	r0, r1
 8000e02:	f091 0f00 	teqne	r1, #0
 8000e06:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e0a:	d014      	beq.n	8000e36 <__aeabi_fmul+0x15e>
 8000e0c:	ea92 0f0c 	teq	r2, ip
 8000e10:	d101      	bne.n	8000e16 <__aeabi_fmul+0x13e>
 8000e12:	0242      	lsls	r2, r0, #9
 8000e14:	d10f      	bne.n	8000e36 <__aeabi_fmul+0x15e>
 8000e16:	ea93 0f0c 	teq	r3, ip
 8000e1a:	d103      	bne.n	8000e24 <__aeabi_fmul+0x14c>
 8000e1c:	024b      	lsls	r3, r1, #9
 8000e1e:	bf18      	it	ne
 8000e20:	4608      	movne	r0, r1
 8000e22:	d108      	bne.n	8000e36 <__aeabi_fmul+0x15e>
 8000e24:	ea80 0001 	eor.w	r0, r0, r1
 8000e28:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e2c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e30:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e34:	4770      	bx	lr
 8000e36:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e3a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e3e:	4770      	bx	lr

08000e40 <__aeabi_fdiv>:
 8000e40:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e44:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e48:	bf1e      	ittt	ne
 8000e4a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e4e:	ea92 0f0c 	teqne	r2, ip
 8000e52:	ea93 0f0c 	teqne	r3, ip
 8000e56:	d069      	beq.n	8000f2c <__aeabi_fdiv+0xec>
 8000e58:	eba2 0203 	sub.w	r2, r2, r3
 8000e5c:	ea80 0c01 	eor.w	ip, r0, r1
 8000e60:	0249      	lsls	r1, r1, #9
 8000e62:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e66:	d037      	beq.n	8000ed8 <__aeabi_fdiv+0x98>
 8000e68:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e6c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e70:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e74:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e78:	428b      	cmp	r3, r1
 8000e7a:	bf38      	it	cc
 8000e7c:	005b      	lslcc	r3, r3, #1
 8000e7e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e82:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e86:	428b      	cmp	r3, r1
 8000e88:	bf24      	itt	cs
 8000e8a:	1a5b      	subcs	r3, r3, r1
 8000e8c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e90:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e94:	bf24      	itt	cs
 8000e96:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e9a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e9e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000ea2:	bf24      	itt	cs
 8000ea4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000ea8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000eac:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000eb0:	bf24      	itt	cs
 8000eb2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000eb6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000eba:	011b      	lsls	r3, r3, #4
 8000ebc:	bf18      	it	ne
 8000ebe:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ec2:	d1e0      	bne.n	8000e86 <__aeabi_fdiv+0x46>
 8000ec4:	2afd      	cmp	r2, #253	; 0xfd
 8000ec6:	f63f af50 	bhi.w	8000d6a <__aeabi_fmul+0x92>
 8000eca:	428b      	cmp	r3, r1
 8000ecc:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ed0:	bf08      	it	eq
 8000ed2:	f020 0001 	biceq.w	r0, r0, #1
 8000ed6:	4770      	bx	lr
 8000ed8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000edc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ee0:	327f      	adds	r2, #127	; 0x7f
 8000ee2:	bfc2      	ittt	gt
 8000ee4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ee8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eec:	4770      	bxgt	lr
 8000eee:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ef2:	f04f 0300 	mov.w	r3, #0
 8000ef6:	3a01      	subs	r2, #1
 8000ef8:	e737      	b.n	8000d6a <__aeabi_fmul+0x92>
 8000efa:	f092 0f00 	teq	r2, #0
 8000efe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f02:	bf02      	ittt	eq
 8000f04:	0040      	lsleq	r0, r0, #1
 8000f06:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f0a:	3a01      	subeq	r2, #1
 8000f0c:	d0f9      	beq.n	8000f02 <__aeabi_fdiv+0xc2>
 8000f0e:	ea40 000c 	orr.w	r0, r0, ip
 8000f12:	f093 0f00 	teq	r3, #0
 8000f16:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f1a:	bf02      	ittt	eq
 8000f1c:	0049      	lsleq	r1, r1, #1
 8000f1e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f22:	3b01      	subeq	r3, #1
 8000f24:	d0f9      	beq.n	8000f1a <__aeabi_fdiv+0xda>
 8000f26:	ea41 010c 	orr.w	r1, r1, ip
 8000f2a:	e795      	b.n	8000e58 <__aeabi_fdiv+0x18>
 8000f2c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f30:	ea92 0f0c 	teq	r2, ip
 8000f34:	d108      	bne.n	8000f48 <__aeabi_fdiv+0x108>
 8000f36:	0242      	lsls	r2, r0, #9
 8000f38:	f47f af7d 	bne.w	8000e36 <__aeabi_fmul+0x15e>
 8000f3c:	ea93 0f0c 	teq	r3, ip
 8000f40:	f47f af70 	bne.w	8000e24 <__aeabi_fmul+0x14c>
 8000f44:	4608      	mov	r0, r1
 8000f46:	e776      	b.n	8000e36 <__aeabi_fmul+0x15e>
 8000f48:	ea93 0f0c 	teq	r3, ip
 8000f4c:	d104      	bne.n	8000f58 <__aeabi_fdiv+0x118>
 8000f4e:	024b      	lsls	r3, r1, #9
 8000f50:	f43f af4c 	beq.w	8000dec <__aeabi_fmul+0x114>
 8000f54:	4608      	mov	r0, r1
 8000f56:	e76e      	b.n	8000e36 <__aeabi_fmul+0x15e>
 8000f58:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f5c:	bf18      	it	ne
 8000f5e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f62:	d1ca      	bne.n	8000efa <__aeabi_fdiv+0xba>
 8000f64:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f68:	f47f af5c 	bne.w	8000e24 <__aeabi_fmul+0x14c>
 8000f6c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f70:	f47f af3c 	bne.w	8000dec <__aeabi_fmul+0x114>
 8000f74:	e75f      	b.n	8000e36 <__aeabi_fmul+0x15e>
 8000f76:	bf00      	nop

08000f78 <__gesf2>:
 8000f78:	f04f 3cff 	mov.w	ip, #4294967295
 8000f7c:	e006      	b.n	8000f8c <__cmpsf2+0x4>
 8000f7e:	bf00      	nop

08000f80 <__lesf2>:
 8000f80:	f04f 0c01 	mov.w	ip, #1
 8000f84:	e002      	b.n	8000f8c <__cmpsf2+0x4>
 8000f86:	bf00      	nop

08000f88 <__cmpsf2>:
 8000f88:	f04f 0c01 	mov.w	ip, #1
 8000f8c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f90:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f94:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f9c:	bf18      	it	ne
 8000f9e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fa2:	d011      	beq.n	8000fc8 <__cmpsf2+0x40>
 8000fa4:	b001      	add	sp, #4
 8000fa6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000faa:	bf18      	it	ne
 8000fac:	ea90 0f01 	teqne	r0, r1
 8000fb0:	bf58      	it	pl
 8000fb2:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fb6:	bf88      	it	hi
 8000fb8:	17c8      	asrhi	r0, r1, #31
 8000fba:	bf38      	it	cc
 8000fbc:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fc0:	bf18      	it	ne
 8000fc2:	f040 0001 	orrne.w	r0, r0, #1
 8000fc6:	4770      	bx	lr
 8000fc8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fcc:	d102      	bne.n	8000fd4 <__cmpsf2+0x4c>
 8000fce:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fd2:	d105      	bne.n	8000fe0 <__cmpsf2+0x58>
 8000fd4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fd8:	d1e4      	bne.n	8000fa4 <__cmpsf2+0x1c>
 8000fda:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fde:	d0e1      	beq.n	8000fa4 <__cmpsf2+0x1c>
 8000fe0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fe4:	4770      	bx	lr
 8000fe6:	bf00      	nop

08000fe8 <__aeabi_cfrcmple>:
 8000fe8:	4684      	mov	ip, r0
 8000fea:	4608      	mov	r0, r1
 8000fec:	4661      	mov	r1, ip
 8000fee:	e7ff      	b.n	8000ff0 <__aeabi_cfcmpeq>

08000ff0 <__aeabi_cfcmpeq>:
 8000ff0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ff2:	f7ff ffc9 	bl	8000f88 <__cmpsf2>
 8000ff6:	2800      	cmp	r0, #0
 8000ff8:	bf48      	it	mi
 8000ffa:	f110 0f00 	cmnmi.w	r0, #0
 8000ffe:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001000 <__aeabi_fcmpeq>:
 8001000:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001004:	f7ff fff4 	bl	8000ff0 <__aeabi_cfcmpeq>
 8001008:	bf0c      	ite	eq
 800100a:	2001      	moveq	r0, #1
 800100c:	2000      	movne	r0, #0
 800100e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001012:	bf00      	nop

08001014 <__aeabi_fcmplt>:
 8001014:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001018:	f7ff ffea 	bl	8000ff0 <__aeabi_cfcmpeq>
 800101c:	bf34      	ite	cc
 800101e:	2001      	movcc	r0, #1
 8001020:	2000      	movcs	r0, #0
 8001022:	f85d fb08 	ldr.w	pc, [sp], #8
 8001026:	bf00      	nop

08001028 <__aeabi_fcmple>:
 8001028:	f84d ed08 	str.w	lr, [sp, #-8]!
 800102c:	f7ff ffe0 	bl	8000ff0 <__aeabi_cfcmpeq>
 8001030:	bf94      	ite	ls
 8001032:	2001      	movls	r0, #1
 8001034:	2000      	movhi	r0, #0
 8001036:	f85d fb08 	ldr.w	pc, [sp], #8
 800103a:	bf00      	nop

0800103c <__aeabi_fcmpge>:
 800103c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001040:	f7ff ffd2 	bl	8000fe8 <__aeabi_cfrcmple>
 8001044:	bf94      	ite	ls
 8001046:	2001      	movls	r0, #1
 8001048:	2000      	movhi	r0, #0
 800104a:	f85d fb08 	ldr.w	pc, [sp], #8
 800104e:	bf00      	nop

08001050 <__aeabi_fcmpgt>:
 8001050:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001054:	f7ff ffc8 	bl	8000fe8 <__aeabi_cfrcmple>
 8001058:	bf34      	ite	cc
 800105a:	2001      	movcc	r0, #1
 800105c:	2000      	movcs	r0, #0
 800105e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001062:	bf00      	nop

08001064 <__aeabi_f2uiz>:
 8001064:	0042      	lsls	r2, r0, #1
 8001066:	d20e      	bcs.n	8001086 <__aeabi_f2uiz+0x22>
 8001068:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800106c:	d30b      	bcc.n	8001086 <__aeabi_f2uiz+0x22>
 800106e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001072:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001076:	d409      	bmi.n	800108c <__aeabi_f2uiz+0x28>
 8001078:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800107c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001080:	fa23 f002 	lsr.w	r0, r3, r2
 8001084:	4770      	bx	lr
 8001086:	f04f 0000 	mov.w	r0, #0
 800108a:	4770      	bx	lr
 800108c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001090:	d101      	bne.n	8001096 <__aeabi_f2uiz+0x32>
 8001092:	0242      	lsls	r2, r0, #9
 8001094:	d102      	bne.n	800109c <__aeabi_f2uiz+0x38>
 8001096:	f04f 30ff 	mov.w	r0, #4294967295
 800109a:	4770      	bx	lr
 800109c:	f04f 0000 	mov.w	r0, #0
 80010a0:	4770      	bx	lr
 80010a2:	bf00      	nop

080010a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010a4:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010a6:	4b0e      	ldr	r3, [pc, #56]	; (80010e0 <HAL_InitTick+0x3c>)
{
 80010a8:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010aa:	7818      	ldrb	r0, [r3, #0]
 80010ac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010b0:	fbb3 f3f0 	udiv	r3, r3, r0
 80010b4:	4a0b      	ldr	r2, [pc, #44]	; (80010e4 <HAL_InitTick+0x40>)
 80010b6:	6810      	ldr	r0, [r2, #0]
 80010b8:	fbb0 f0f3 	udiv	r0, r0, r3
 80010bc:	f000 f8ce 	bl	800125c <HAL_SYSTICK_Config>
 80010c0:	4604      	mov	r4, r0
 80010c2:	b958      	cbnz	r0, 80010dc <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010c4:	2d0f      	cmp	r5, #15
 80010c6:	d809      	bhi.n	80010dc <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010c8:	4602      	mov	r2, r0
 80010ca:	4629      	mov	r1, r5
 80010cc:	f04f 30ff 	mov.w	r0, #4294967295
 80010d0:	f000 f864 	bl	800119c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010d4:	4b04      	ldr	r3, [pc, #16]	; (80010e8 <HAL_InitTick+0x44>)
 80010d6:	4620      	mov	r0, r4
 80010d8:	601d      	str	r5, [r3, #0]
 80010da:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80010dc:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80010de:	bd38      	pop	{r3, r4, r5, pc}
 80010e0:	20000000 	.word	0x20000000
 80010e4:	2000021c 	.word	0x2000021c
 80010e8:	20000004 	.word	0x20000004

080010ec <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010ec:	4a07      	ldr	r2, [pc, #28]	; (800110c <HAL_Init+0x20>)
{
 80010ee:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010f0:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010f2:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010f4:	f043 0310 	orr.w	r3, r3, #16
 80010f8:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010fa:	f000 f83d 	bl	8001178 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80010fe:	2000      	movs	r0, #0
 8001100:	f7ff ffd0 	bl	80010a4 <HAL_InitTick>
  HAL_MspInit();
 8001104:	f004 f9b8 	bl	8005478 <HAL_MspInit>
}
 8001108:	2000      	movs	r0, #0
 800110a:	bd08      	pop	{r3, pc}
 800110c:	40022000 	.word	0x40022000

08001110 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001110:	4a03      	ldr	r2, [pc, #12]	; (8001120 <HAL_IncTick+0x10>)
 8001112:	4b04      	ldr	r3, [pc, #16]	; (8001124 <HAL_IncTick+0x14>)
 8001114:	6811      	ldr	r1, [r2, #0]
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	440b      	add	r3, r1
 800111a:	6013      	str	r3, [r2, #0]
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop
 8001120:	20000570 	.word	0x20000570
 8001124:	20000000 	.word	0x20000000

08001128 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001128:	4b01      	ldr	r3, [pc, #4]	; (8001130 <HAL_GetTick+0x8>)
 800112a:	6818      	ldr	r0, [r3, #0]
}
 800112c:	4770      	bx	lr
 800112e:	bf00      	nop
 8001130:	20000570 	.word	0x20000570

08001134 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001134:	b538      	push	{r3, r4, r5, lr}
 8001136:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001138:	f7ff fff6 	bl	8001128 <HAL_GetTick>
 800113c:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800113e:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8001140:	bf1e      	ittt	ne
 8001142:	4b04      	ldrne	r3, [pc, #16]	; (8001154 <HAL_Delay+0x20>)
 8001144:	781b      	ldrbne	r3, [r3, #0]
 8001146:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001148:	f7ff ffee 	bl	8001128 <HAL_GetTick>
 800114c:	1b40      	subs	r0, r0, r5
 800114e:	4284      	cmp	r4, r0
 8001150:	d8fa      	bhi.n	8001148 <HAL_Delay+0x14>
  {
  }
}
 8001152:	bd38      	pop	{r3, r4, r5, pc}
 8001154:	20000000 	.word	0x20000000

08001158 <HAL_GetUID>:
  * @param UID pointer to 3 words array.
  * @retval Device identifier
  */
void HAL_GetUID(uint32_t *UID)
{
  UID[0] = (uint32_t)(READ_REG(*((uint32_t *)UID_BASE)));
 8001158:	4b04      	ldr	r3, [pc, #16]	; (800116c <HAL_GetUID+0x14>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	6003      	str	r3, [r0, #0]
  UID[1] = (uint32_t)(READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 800115e:	4b04      	ldr	r3, [pc, #16]	; (8001170 <HAL_GetUID+0x18>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	6043      	str	r3, [r0, #4]
  UID[2] = (uint32_t)(READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8001164:	4b03      	ldr	r3, [pc, #12]	; (8001174 <HAL_GetUID+0x1c>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	6083      	str	r3, [r0, #8]
 800116a:	4770      	bx	lr
 800116c:	1ffff7e8 	.word	0x1ffff7e8
 8001170:	1ffff7ec 	.word	0x1ffff7ec
 8001174:	1ffff7f0 	.word	0x1ffff7f0

08001178 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001178:	4a07      	ldr	r2, [pc, #28]	; (8001198 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800117a:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800117c:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800117e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001182:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001186:	041b      	lsls	r3, r3, #16
 8001188:	0c1b      	lsrs	r3, r3, #16
 800118a:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800118e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8001192:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001194:	60d3      	str	r3, [r2, #12]
 8001196:	4770      	bx	lr
 8001198:	e000ed00 	.word	0xe000ed00

0800119c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800119c:	4b17      	ldr	r3, [pc, #92]	; (80011fc <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800119e:	b530      	push	{r4, r5, lr}
 80011a0:	68dc      	ldr	r4, [r3, #12]
 80011a2:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011a6:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011aa:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011ac:	2b04      	cmp	r3, #4
 80011ae:	bf28      	it	cs
 80011b0:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011b2:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011b4:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011b8:	bf98      	it	ls
 80011ba:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011bc:	fa05 f303 	lsl.w	r3, r5, r3
 80011c0:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011c4:	bf88      	it	hi
 80011c6:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011c8:	4019      	ands	r1, r3
 80011ca:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011cc:	fa05 f404 	lsl.w	r4, r5, r4
 80011d0:	3c01      	subs	r4, #1
 80011d2:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 80011d4:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011d6:	ea42 0201 	orr.w	r2, r2, r1
 80011da:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011de:	bfaf      	iteee	ge
 80011e0:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011e4:	4b06      	ldrlt	r3, [pc, #24]	; (8001200 <HAL_NVIC_SetPriority+0x64>)
 80011e6:	f000 000f 	andlt.w	r0, r0, #15
 80011ea:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011ec:	bfa5      	ittet	ge
 80011ee:	b2d2      	uxtbge	r2, r2
 80011f0:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011f4:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011f6:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80011fa:	bd30      	pop	{r4, r5, pc}
 80011fc:	e000ed00 	.word	0xe000ed00
 8001200:	e000ed14 	.word	0xe000ed14

08001204 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001204:	2301      	movs	r3, #1
 8001206:	0942      	lsrs	r2, r0, #5
 8001208:	f000 001f 	and.w	r0, r0, #31
 800120c:	fa03 f000 	lsl.w	r0, r3, r0
 8001210:	4b01      	ldr	r3, [pc, #4]	; (8001218 <HAL_NVIC_EnableIRQ+0x14>)
 8001212:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001216:	4770      	bx	lr
 8001218:	e000e100 	.word	0xe000e100

0800121c <HAL_NVIC_DisableIRQ>:
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800121c:	2201      	movs	r2, #1
 800121e:	0943      	lsrs	r3, r0, #5
 8001220:	f000 001f 	and.w	r0, r0, #31
 8001224:	fa02 f000 	lsl.w	r0, r2, r0
 8001228:	4a02      	ldr	r2, [pc, #8]	; (8001234 <HAL_NVIC_DisableIRQ+0x18>)
 800122a:	3320      	adds	r3, #32
 800122c:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
 8001230:	4770      	bx	lr
 8001232:	bf00      	nop
 8001234:	e000e100 	.word	0xe000e100

08001238 <HAL_NVIC_SystemReset>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001238:	f3bf 8f4f 	dsb	sy
__STATIC_INLINE void NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800123c:	4905      	ldr	r1, [pc, #20]	; (8001254 <HAL_NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800123e:	4b06      	ldr	r3, [pc, #24]	; (8001258 <HAL_NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001240:	68ca      	ldr	r2, [r1, #12]
 8001242:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001246:	4313      	orrs	r3, r2
 8001248:	60cb      	str	r3, [r1, #12]
 800124a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("nop");
 800124e:	bf00      	nop
 8001250:	e7fd      	b.n	800124e <HAL_NVIC_SystemReset+0x16>
 8001252:	bf00      	nop
 8001254:	e000ed00 	.word	0xe000ed00
 8001258:	05fa0004 	.word	0x05fa0004

0800125c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800125c:	3801      	subs	r0, #1
 800125e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001262:	d20a      	bcs.n	800127a <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001264:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001266:	4b06      	ldr	r3, [pc, #24]	; (8001280 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001268:	4a06      	ldr	r2, [pc, #24]	; (8001284 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800126a:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800126c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001270:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001272:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001274:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001276:	601a      	str	r2, [r3, #0]
 8001278:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800127a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800127c:	4770      	bx	lr
 800127e:	bf00      	nop
 8001280:	e000e010 	.word	0xe000e010
 8001284:	e000ed00 	.word	0xe000ed00

08001288 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001288:	4b04      	ldr	r3, [pc, #16]	; (800129c <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800128a:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800128c:	681a      	ldr	r2, [r3, #0]
 800128e:	bf0c      	ite	eq
 8001290:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001294:	f022 0204 	bicne.w	r2, r2, #4
 8001298:	601a      	str	r2, [r3, #0]
 800129a:	4770      	bx	lr
 800129c:	e000e010 	.word	0xe000e010

080012a0 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80012a0:	4770      	bx	lr

080012a2 <HAL_SYSTICK_IRQHandler>:
{
 80012a2:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80012a4:	f7ff fffc 	bl	80012a0 <HAL_SYSTICK_Callback>
 80012a8:	bd08      	pop	{r3, pc}
	...

080012ac <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80012ac:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80012ae:	b350      	cbz	r0, 8001306 <HAL_DMA_Init+0x5a>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80012b0:	2214      	movs	r2, #20
 80012b2:	6801      	ldr	r1, [r0, #0]
 80012b4:	4b15      	ldr	r3, [pc, #84]	; (800130c <HAL_DMA_Init+0x60>)
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80012b6:	6884      	ldr	r4, [r0, #8]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80012b8:	440b      	add	r3, r1
 80012ba:	fbb3 f3f2 	udiv	r3, r3, r2
 80012be:	009b      	lsls	r3, r3, #2
 80012c0:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80012c2:	4b13      	ldr	r3, [pc, #76]	; (8001310 <HAL_DMA_Init+0x64>)
  tmp = hdma->Instance->CCR;
 80012c4:	680a      	ldr	r2, [r1, #0]
  hdma->DmaBaseAddress = DMA1;
 80012c6:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp |=  hdma->Init.Direction        |
 80012c8:	6843      	ldr	r3, [r0, #4]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80012ca:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
  tmp |=  hdma->Init.Direction        |
 80012ce:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80012d0:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80012d2:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80012d6:	4323      	orrs	r3, r4
 80012d8:	6904      	ldr	r4, [r0, #16]
 80012da:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80012dc:	6944      	ldr	r4, [r0, #20]
 80012de:	4323      	orrs	r3, r4
 80012e0:	6984      	ldr	r4, [r0, #24]
 80012e2:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 80012e4:	69c4      	ldr	r4, [r0, #28]
 80012e6:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 80012e8:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80012ea:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80012ec:	2201      	movs	r2, #1
  hdma->XferCpltCallback = NULL;
 80012ee:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 80012f0:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->XferCpltCallback = NULL;
 80012f4:	6283      	str	r3, [r0, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 80012f6:	62c3      	str	r3, [r0, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 80012f8:	6303      	str	r3, [r0, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 80012fa:	6343      	str	r3, [r0, #52]	; 0x34
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80012fc:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80012fe:	f880 3020 	strb.w	r3, [r0, #32]
  
  return HAL_OK;
 8001302:	4618      	mov	r0, r3
 8001304:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001306:	2001      	movs	r0, #1
}
 8001308:	bd10      	pop	{r4, pc}
 800130a:	bf00      	nop
 800130c:	bffdfff8 	.word	0xbffdfff8
 8001310:	40020000 	.word	0x40020000

08001314 <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8001314:	b510      	push	{r4, lr}
  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001316:	b1e8      	cbz	r0, 8001354 <HAL_DMA_DeInit+0x40>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8001318:	6801      	ldr	r1, [r0, #0]
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800131a:	4a0f      	ldr	r2, [pc, #60]	; (8001358 <HAL_DMA_DeInit+0x44>)
  __HAL_DMA_DISABLE(hdma);
 800131c:	680b      	ldr	r3, [r1, #0]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800131e:	440a      	add	r2, r1
  __HAL_DMA_DISABLE(hdma);
 8001320:	f023 0301 	bic.w	r3, r3, #1
 8001324:	600b      	str	r3, [r1, #0]
  hdma->Instance->CCR  = 0U;
 8001326:	2300      	movs	r3, #0
 8001328:	600b      	str	r3, [r1, #0]
  hdma->Instance->CNDTR = 0U;
 800132a:	604b      	str	r3, [r1, #4]
  hdma->Instance->CPAR  = 0U;
 800132c:	608b      	str	r3, [r1, #8]
  hdma->Instance->CMAR = 0U;
 800132e:	60cb      	str	r3, [r1, #12]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001330:	2114      	movs	r1, #20
 8001332:	fbb2 f2f1 	udiv	r2, r2, r1
  hdma->DmaBaseAddress = DMA1;
#endif /* STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG || STM32F100xE || STM32F105xC || STM32F107xC */

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 8001336:	2101      	movs	r1, #1
  hdma->DmaBaseAddress = DMA1;
 8001338:	4c08      	ldr	r4, [pc, #32]	; (800135c <HAL_DMA_DeInit+0x48>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800133a:	0092      	lsls	r2, r2, #2
 800133c:	6402      	str	r2, [r0, #64]	; 0x40
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 800133e:	fa01 f202 	lsl.w	r2, r1, r2
  hdma->DmaBaseAddress = DMA1;
 8001342:	63c4      	str	r4, [r0, #60]	; 0x3c
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 8001344:	6062      	str	r2, [r4, #4]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001346:	6383      	str	r3, [r0, #56]	; 0x38

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8001348:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800134c:	f880 3020 	strb.w	r3, [r0, #32]

  return HAL_OK;
 8001350:	4618      	mov	r0, r3
 8001352:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001354:	2001      	movs	r0, #1
}
 8001356:	bd10      	pop	{r4, pc}
 8001358:	bffdfff8 	.word	0xbffdfff8
 800135c:	40020000 	.word	0x40020000

08001360 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001360:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001362:	f890 4020 	ldrb.w	r4, [r0, #32]
 8001366:	2c01      	cmp	r4, #1
 8001368:	d035      	beq.n	80013d6 <HAL_DMA_Start_IT+0x76>
 800136a:	2401      	movs	r4, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800136c:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 8001370:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8001374:	42a5      	cmp	r5, r4
 8001376:	f04f 0600 	mov.w	r6, #0
 800137a:	f04f 0402 	mov.w	r4, #2
 800137e:	d128      	bne.n	80013d2 <HAL_DMA_Start_IT+0x72>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001380:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001384:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001386:	6386      	str	r6, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 8001388:	6826      	ldr	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800138a:	6c07      	ldr	r7, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 800138c:	f026 0601 	bic.w	r6, r6, #1
 8001390:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001392:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 8001394:	40bd      	lsls	r5, r7
 8001396:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001398:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800139a:	6843      	ldr	r3, [r0, #4]
 800139c:	6805      	ldr	r5, [r0, #0]
 800139e:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 80013a0:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80013a2:	bf0b      	itete	eq
 80013a4:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80013a6:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80013a8:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80013aa:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 80013ac:	b14b      	cbz	r3, 80013c2 <HAL_DMA_Start_IT+0x62>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013ae:	6823      	ldr	r3, [r4, #0]
 80013b0:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80013b4:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80013b6:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80013b8:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 80013ba:	f043 0301 	orr.w	r3, r3, #1
 80013be:	602b      	str	r3, [r5, #0]
 80013c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80013c2:	6823      	ldr	r3, [r4, #0]
 80013c4:	f023 0304 	bic.w	r3, r3, #4
 80013c8:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80013ca:	6823      	ldr	r3, [r4, #0]
 80013cc:	f043 030a 	orr.w	r3, r3, #10
 80013d0:	e7f0      	b.n	80013b4 <HAL_DMA_Start_IT+0x54>
    __HAL_UNLOCK(hdma); 
 80013d2:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 80013d6:	2002      	movs	r0, #2
}
 80013d8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080013da <HAL_DMA_Abort>:
  __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013da:	6802      	ldr	r2, [r0, #0]
{
 80013dc:	4603      	mov	r3, r0
  __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013de:	6811      	ldr	r1, [r2, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80013e0:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
  __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013e2:	f021 010e 	bic.w	r1, r1, #14
 80013e6:	6011      	str	r1, [r2, #0]
  __HAL_DMA_DISABLE(hdma);
 80013e8:	6811      	ldr	r1, [r2, #0]
 80013ea:	f021 0101 	bic.w	r1, r1, #1
 80013ee:	6011      	str	r1, [r2, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80013f0:	2101      	movs	r1, #1
 80013f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80013f4:	fa01 f202 	lsl.w	r2, r1, r2
 80013f8:	6042      	str	r2, [r0, #4]
  __HAL_UNLOCK(hdma);      
 80013fa:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 80013fc:	f883 1021 	strb.w	r1, [r3, #33]	; 0x21
  __HAL_UNLOCK(hdma);      
 8001400:	f883 0020 	strb.w	r0, [r3, #32]
}
 8001404:	4770      	bx	lr
	...

08001408 <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001408:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 800140c:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800140e:	2b02      	cmp	r3, #2
 8001410:	d003      	beq.n	800141a <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001412:	2304      	movs	r3, #4
 8001414:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8001416:	2001      	movs	r0, #1
 8001418:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800141a:	6803      	ldr	r3, [r0, #0]
 800141c:	681a      	ldr	r2, [r3, #0]
 800141e:	f022 020e 	bic.w	r2, r2, #14
 8001422:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8001424:	681a      	ldr	r2, [r3, #0]
 8001426:	f022 0201 	bic.w	r2, r2, #1
 800142a:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800142c:	4a18      	ldr	r2, [pc, #96]	; (8001490 <HAL_DMA_Abort_IT+0x88>)
 800142e:	4293      	cmp	r3, r2
 8001430:	d01f      	beq.n	8001472 <HAL_DMA_Abort_IT+0x6a>
 8001432:	3214      	adds	r2, #20
 8001434:	4293      	cmp	r3, r2
 8001436:	d01e      	beq.n	8001476 <HAL_DMA_Abort_IT+0x6e>
 8001438:	3214      	adds	r2, #20
 800143a:	4293      	cmp	r3, r2
 800143c:	d01d      	beq.n	800147a <HAL_DMA_Abort_IT+0x72>
 800143e:	3214      	adds	r2, #20
 8001440:	4293      	cmp	r3, r2
 8001442:	d01d      	beq.n	8001480 <HAL_DMA_Abort_IT+0x78>
 8001444:	3214      	adds	r2, #20
 8001446:	4293      	cmp	r3, r2
 8001448:	d01d      	beq.n	8001486 <HAL_DMA_Abort_IT+0x7e>
 800144a:	3214      	adds	r2, #20
 800144c:	4293      	cmp	r3, r2
 800144e:	bf0c      	ite	eq
 8001450:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 8001454:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 8001458:	4a0e      	ldr	r2, [pc, #56]	; (8001494 <HAL_DMA_Abort_IT+0x8c>)
    __HAL_UNLOCK(hdma);
 800145a:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800145c:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800145e:	2301      	movs	r3, #1
 8001460:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    if(hdma->XferAbortCallback != NULL)
 8001464:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 8001466:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 800146a:	b17b      	cbz	r3, 800148c <HAL_DMA_Abort_IT+0x84>
      hdma->XferAbortCallback(hdma);
 800146c:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 800146e:	4620      	mov	r0, r4
 8001470:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001472:	2301      	movs	r3, #1
 8001474:	e7f0      	b.n	8001458 <HAL_DMA_Abort_IT+0x50>
 8001476:	2310      	movs	r3, #16
 8001478:	e7ee      	b.n	8001458 <HAL_DMA_Abort_IT+0x50>
 800147a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800147e:	e7eb      	b.n	8001458 <HAL_DMA_Abort_IT+0x50>
 8001480:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001484:	e7e8      	b.n	8001458 <HAL_DMA_Abort_IT+0x50>
 8001486:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800148a:	e7e5      	b.n	8001458 <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 800148c:	4618      	mov	r0, r3
}
 800148e:	bd10      	pop	{r4, pc}
 8001490:	40020008 	.word	0x40020008
 8001494:	40020000 	.word	0x40020000

08001498 <HAL_DMA_IRQHandler>:
{
 8001498:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800149a:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800149c:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800149e:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80014a0:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80014a2:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80014a4:	4095      	lsls	r5, r2
 80014a6:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 80014a8:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80014aa:	d032      	beq.n	8001512 <HAL_DMA_IRQHandler+0x7a>
 80014ac:	074d      	lsls	r5, r1, #29
 80014ae:	d530      	bpl.n	8001512 <HAL_DMA_IRQHandler+0x7a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80014b0:	681a      	ldr	r2, [r3, #0]
 80014b2:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80014b4:	bf5e      	ittt	pl
 80014b6:	681a      	ldrpl	r2, [r3, #0]
 80014b8:	f022 0204 	bicpl.w	r2, r2, #4
 80014bc:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80014be:	4a3e      	ldr	r2, [pc, #248]	; (80015b8 <HAL_DMA_IRQHandler+0x120>)
 80014c0:	4293      	cmp	r3, r2
 80014c2:	d019      	beq.n	80014f8 <HAL_DMA_IRQHandler+0x60>
 80014c4:	3214      	adds	r2, #20
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d018      	beq.n	80014fc <HAL_DMA_IRQHandler+0x64>
 80014ca:	3214      	adds	r2, #20
 80014cc:	4293      	cmp	r3, r2
 80014ce:	d017      	beq.n	8001500 <HAL_DMA_IRQHandler+0x68>
 80014d0:	3214      	adds	r2, #20
 80014d2:	4293      	cmp	r3, r2
 80014d4:	d017      	beq.n	8001506 <HAL_DMA_IRQHandler+0x6e>
 80014d6:	3214      	adds	r2, #20
 80014d8:	4293      	cmp	r3, r2
 80014da:	d017      	beq.n	800150c <HAL_DMA_IRQHandler+0x74>
 80014dc:	3214      	adds	r2, #20
 80014de:	4293      	cmp	r3, r2
 80014e0:	bf0c      	ite	eq
 80014e2:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 80014e6:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 80014ea:	4a34      	ldr	r2, [pc, #208]	; (80015bc <HAL_DMA_IRQHandler+0x124>)
 80014ec:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 80014ee:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d05e      	beq.n	80015b2 <HAL_DMA_IRQHandler+0x11a>
}
 80014f4:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 80014f6:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80014f8:	2304      	movs	r3, #4
 80014fa:	e7f6      	b.n	80014ea <HAL_DMA_IRQHandler+0x52>
 80014fc:	2340      	movs	r3, #64	; 0x40
 80014fe:	e7f4      	b.n	80014ea <HAL_DMA_IRQHandler+0x52>
 8001500:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001504:	e7f1      	b.n	80014ea <HAL_DMA_IRQHandler+0x52>
 8001506:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800150a:	e7ee      	b.n	80014ea <HAL_DMA_IRQHandler+0x52>
 800150c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001510:	e7eb      	b.n	80014ea <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001512:	2502      	movs	r5, #2
 8001514:	4095      	lsls	r5, r2
 8001516:	4225      	tst	r5, r4
 8001518:	d035      	beq.n	8001586 <HAL_DMA_IRQHandler+0xee>
 800151a:	078d      	lsls	r5, r1, #30
 800151c:	d533      	bpl.n	8001586 <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800151e:	681a      	ldr	r2, [r3, #0]
 8001520:	0694      	lsls	r4, r2, #26
 8001522:	d406      	bmi.n	8001532 <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001524:	681a      	ldr	r2, [r3, #0]
 8001526:	f022 020a 	bic.w	r2, r2, #10
 800152a:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 800152c:	2201      	movs	r2, #1
 800152e:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001532:	4a21      	ldr	r2, [pc, #132]	; (80015b8 <HAL_DMA_IRQHandler+0x120>)
 8001534:	4293      	cmp	r3, r2
 8001536:	d019      	beq.n	800156c <HAL_DMA_IRQHandler+0xd4>
 8001538:	3214      	adds	r2, #20
 800153a:	4293      	cmp	r3, r2
 800153c:	d018      	beq.n	8001570 <HAL_DMA_IRQHandler+0xd8>
 800153e:	3214      	adds	r2, #20
 8001540:	4293      	cmp	r3, r2
 8001542:	d017      	beq.n	8001574 <HAL_DMA_IRQHandler+0xdc>
 8001544:	3214      	adds	r2, #20
 8001546:	4293      	cmp	r3, r2
 8001548:	d017      	beq.n	800157a <HAL_DMA_IRQHandler+0xe2>
 800154a:	3214      	adds	r2, #20
 800154c:	4293      	cmp	r3, r2
 800154e:	d017      	beq.n	8001580 <HAL_DMA_IRQHandler+0xe8>
 8001550:	3214      	adds	r2, #20
 8001552:	4293      	cmp	r3, r2
 8001554:	bf0c      	ite	eq
 8001556:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 800155a:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 800155e:	4a17      	ldr	r2, [pc, #92]	; (80015bc <HAL_DMA_IRQHandler+0x124>)
 8001560:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 8001562:	2300      	movs	r3, #0
 8001564:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8001568:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800156a:	e7c1      	b.n	80014f0 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800156c:	2302      	movs	r3, #2
 800156e:	e7f6      	b.n	800155e <HAL_DMA_IRQHandler+0xc6>
 8001570:	2320      	movs	r3, #32
 8001572:	e7f4      	b.n	800155e <HAL_DMA_IRQHandler+0xc6>
 8001574:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001578:	e7f1      	b.n	800155e <HAL_DMA_IRQHandler+0xc6>
 800157a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800157e:	e7ee      	b.n	800155e <HAL_DMA_IRQHandler+0xc6>
 8001580:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001584:	e7eb      	b.n	800155e <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001586:	2508      	movs	r5, #8
 8001588:	4095      	lsls	r5, r2
 800158a:	4225      	tst	r5, r4
 800158c:	d011      	beq.n	80015b2 <HAL_DMA_IRQHandler+0x11a>
 800158e:	0709      	lsls	r1, r1, #28
 8001590:	d50f      	bpl.n	80015b2 <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001592:	6819      	ldr	r1, [r3, #0]
 8001594:	f021 010e 	bic.w	r1, r1, #14
 8001598:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800159a:	2301      	movs	r3, #1
 800159c:	fa03 f202 	lsl.w	r2, r3, r2
 80015a0:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80015a2:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 80015a4:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 80015a8:	2300      	movs	r3, #0
 80015aa:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 80015ae:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80015b0:	e79e      	b.n	80014f0 <HAL_DMA_IRQHandler+0x58>
}
 80015b2:	bc70      	pop	{r4, r5, r6}
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	40020008 	.word	0x40020008
 80015bc:	40020000 	.word	0x40020000

080015c0 <FLASH_SetErrorCode>:
  uint32_t flags = 0U;
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80015c0:	4a11      	ldr	r2, [pc, #68]	; (8001608 <FLASH_SetErrorCode+0x48>)
 80015c2:	68d3      	ldr	r3, [r2, #12]
 80015c4:	f013 0310 	ands.w	r3, r3, #16
 80015c8:	d005      	beq.n	80015d6 <FLASH_SetErrorCode+0x16>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80015ca:	4910      	ldr	r1, [pc, #64]	; (800160c <FLASH_SetErrorCode+0x4c>)
 80015cc:	69cb      	ldr	r3, [r1, #28]
 80015ce:	f043 0302 	orr.w	r3, r3, #2
 80015d2:	61cb      	str	r3, [r1, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 80015d4:	2310      	movs	r3, #16
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80015d6:	68d2      	ldr	r2, [r2, #12]
 80015d8:	0750      	lsls	r0, r2, #29
 80015da:	d506      	bpl.n	80015ea <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 80015dc:	490b      	ldr	r1, [pc, #44]	; (800160c <FLASH_SetErrorCode+0x4c>)
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 80015de:	f043 0304 	orr.w	r3, r3, #4
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 80015e2:	69ca      	ldr	r2, [r1, #28]
 80015e4:	f042 0201 	orr.w	r2, r2, #1
 80015e8:	61ca      	str	r2, [r1, #28]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 80015ea:	4a07      	ldr	r2, [pc, #28]	; (8001608 <FLASH_SetErrorCode+0x48>)
 80015ec:	69d1      	ldr	r1, [r2, #28]
 80015ee:	07c9      	lsls	r1, r1, #31
 80015f0:	d508      	bpl.n	8001604 <FLASH_SetErrorCode+0x44>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 80015f2:	4806      	ldr	r0, [pc, #24]	; (800160c <FLASH_SetErrorCode+0x4c>)
 80015f4:	69c1      	ldr	r1, [r0, #28]
 80015f6:	f041 0104 	orr.w	r1, r1, #4
 80015fa:	61c1      	str	r1, [r0, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80015fc:	69d1      	ldr	r1, [r2, #28]
 80015fe:	f021 0101 	bic.w	r1, r1, #1
 8001602:	61d1      	str	r1, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8001604:	60d3      	str	r3, [r2, #12]
 8001606:	4770      	bx	lr
 8001608:	40022000 	.word	0x40022000
 800160c:	20000578 	.word	0x20000578

08001610 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001610:	4b06      	ldr	r3, [pc, #24]	; (800162c <HAL_FLASH_Unlock+0x1c>)
 8001612:	6918      	ldr	r0, [r3, #16]
 8001614:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8001618:	d007      	beq.n	800162a <HAL_FLASH_Unlock+0x1a>
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800161a:	4a05      	ldr	r2, [pc, #20]	; (8001630 <HAL_FLASH_Unlock+0x20>)
 800161c:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800161e:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8001622:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001624:	6918      	ldr	r0, [r3, #16]
  HAL_StatusTypeDef status = HAL_OK;
 8001626:	f3c0 10c0 	ubfx	r0, r0, #7, #1
}
 800162a:	4770      	bx	lr
 800162c:	40022000 	.word	0x40022000
 8001630:	45670123 	.word	0x45670123

08001634 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001634:	4a03      	ldr	r2, [pc, #12]	; (8001644 <HAL_FLASH_Lock+0x10>)
}
 8001636:	2000      	movs	r0, #0
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001638:	6913      	ldr	r3, [r2, #16]
 800163a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800163e:	6113      	str	r3, [r2, #16]
}
 8001640:	4770      	bx	lr
 8001642:	bf00      	nop
 8001644:	40022000 	.word	0x40022000

08001648 <FLASH_WaitForLastOperation>:
{
 8001648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800164a:	4606      	mov	r6, r0
  uint32_t tickstart = HAL_GetTick();
 800164c:	f7ff fd6c 	bl	8001128 <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001650:	4c11      	ldr	r4, [pc, #68]	; (8001698 <FLASH_WaitForLastOperation+0x50>)
  uint32_t tickstart = HAL_GetTick();
 8001652:	4607      	mov	r7, r0
 8001654:	4625      	mov	r5, r4
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001656:	68e3      	ldr	r3, [r4, #12]
 8001658:	07d8      	lsls	r0, r3, #31
 800165a:	d412      	bmi.n	8001682 <FLASH_WaitForLastOperation+0x3a>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800165c:	68e3      	ldr	r3, [r4, #12]
 800165e:	0699      	lsls	r1, r3, #26
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001660:	bf44      	itt	mi
 8001662:	2320      	movmi	r3, #32
 8001664:	60e3      	strmi	r3, [r4, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8001666:	68eb      	ldr	r3, [r5, #12]
 8001668:	06da      	lsls	r2, r3, #27
 800166a:	d406      	bmi.n	800167a <FLASH_WaitForLastOperation+0x32>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 800166c:	69eb      	ldr	r3, [r5, #28]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800166e:	07db      	lsls	r3, r3, #31
 8001670:	d403      	bmi.n	800167a <FLASH_WaitForLastOperation+0x32>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001672:	68e8      	ldr	r0, [r5, #12]
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8001674:	f010 0004 	ands.w	r0, r0, #4
 8001678:	d002      	beq.n	8001680 <FLASH_WaitForLastOperation+0x38>
    FLASH_SetErrorCode();
 800167a:	f7ff ffa1 	bl	80015c0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800167e:	2001      	movs	r0, #1
}
 8001680:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 8001682:	1c73      	adds	r3, r6, #1
 8001684:	d0e7      	beq.n	8001656 <FLASH_WaitForLastOperation+0xe>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8001686:	b90e      	cbnz	r6, 800168c <FLASH_WaitForLastOperation+0x44>
        return HAL_TIMEOUT;
 8001688:	2003      	movs	r0, #3
 800168a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 800168c:	f7ff fd4c 	bl	8001128 <HAL_GetTick>
 8001690:	1bc0      	subs	r0, r0, r7
 8001692:	4286      	cmp	r6, r0
 8001694:	d2df      	bcs.n	8001656 <FLASH_WaitForLastOperation+0xe>
 8001696:	e7f7      	b.n	8001688 <FLASH_WaitForLastOperation+0x40>
 8001698:	40022000 	.word	0x40022000

0800169c <HAL_FLASH_Program>:
{
 800169c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  __HAL_LOCK(&pFlash);
 80016a0:	4c1f      	ldr	r4, [pc, #124]	; (8001720 <HAL_FLASH_Program+0x84>)
{
 80016a2:	4699      	mov	r9, r3
  __HAL_LOCK(&pFlash);
 80016a4:	7e23      	ldrb	r3, [r4, #24]
{
 80016a6:	4605      	mov	r5, r0
  __HAL_LOCK(&pFlash);
 80016a8:	2b01      	cmp	r3, #1
{
 80016aa:	460f      	mov	r7, r1
 80016ac:	4690      	mov	r8, r2
  __HAL_LOCK(&pFlash);
 80016ae:	d033      	beq.n	8001718 <HAL_FLASH_Program+0x7c>
 80016b0:	2301      	movs	r3, #1
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80016b2:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 80016b6:	7623      	strb	r3, [r4, #24]
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80016b8:	f7ff ffc6 	bl	8001648 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 80016bc:	bb40      	cbnz	r0, 8001710 <HAL_FLASH_Program+0x74>
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80016be:	2d01      	cmp	r5, #1
 80016c0:	d003      	beq.n	80016ca <HAL_FLASH_Program+0x2e>
      nbiterations = 4U;
 80016c2:	2d02      	cmp	r5, #2
 80016c4:	bf0c      	ite	eq
 80016c6:	2502      	moveq	r5, #2
 80016c8:	2504      	movne	r5, #4
 80016ca:	2600      	movs	r6, #0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80016cc:	46b2      	mov	sl, r6
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80016ce:	f8df b054 	ldr.w	fp, [pc, #84]	; 8001724 <HAL_FLASH_Program+0x88>
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 80016d2:	0132      	lsls	r2, r6, #4
 80016d4:	4640      	mov	r0, r8
 80016d6:	4649      	mov	r1, r9
 80016d8:	f7fe fd42 	bl	8000160 <__aeabi_llsr>
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80016dc:	f8c4 a01c 	str.w	sl, [r4, #28]
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80016e0:	f8db 3010 	ldr.w	r3, [fp, #16]
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 80016e4:	b280      	uxth	r0, r0
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80016e6:	f043 0301 	orr.w	r3, r3, #1
 80016ea:	f8cb 3010 	str.w	r3, [fp, #16]
  *(__IO uint16_t*)Address = Data;
 80016ee:	f827 0016 	strh.w	r0, [r7, r6, lsl #1]
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80016f2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80016f6:	f7ff ffa7 	bl	8001648 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 80016fa:	f8db 3010 	ldr.w	r3, [fp, #16]
 80016fe:	f023 0301 	bic.w	r3, r3, #1
 8001702:	f8cb 3010 	str.w	r3, [fp, #16]
      if (status != HAL_OK)
 8001706:	b918      	cbnz	r0, 8001710 <HAL_FLASH_Program+0x74>
 8001708:	3601      	adds	r6, #1
    for (index = 0U; index < nbiterations; index++)
 800170a:	b2f3      	uxtb	r3, r6
 800170c:	429d      	cmp	r5, r3
 800170e:	d8e0      	bhi.n	80016d2 <HAL_FLASH_Program+0x36>
  __HAL_UNLOCK(&pFlash);
 8001710:	2300      	movs	r3, #0
 8001712:	7623      	strb	r3, [r4, #24]
  return status;
 8001714:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  __HAL_LOCK(&pFlash);
 8001718:	2002      	movs	r0, #2
}
 800171a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800171e:	bf00      	nop
 8001720:	20000578 	.word	0x20000578
 8001724:	40022000 	.word	0x40022000

08001728 <FLASH_MassErase.isra.0>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001728:	2200      	movs	r2, #0
 800172a:	4b06      	ldr	r3, [pc, #24]	; (8001744 <FLASH_MassErase.isra.0+0x1c>)
 800172c:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 800172e:	4b06      	ldr	r3, [pc, #24]	; (8001748 <FLASH_MassErase.isra.0+0x20>)
 8001730:	691a      	ldr	r2, [r3, #16]
 8001732:	f042 0204 	orr.w	r2, r2, #4
 8001736:	611a      	str	r2, [r3, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001738:	691a      	ldr	r2, [r3, #16]
 800173a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800173e:	611a      	str	r2, [r3, #16]
 8001740:	4770      	bx	lr
 8001742:	bf00      	nop
 8001744:	20000578 	.word	0x20000578
 8001748:	40022000 	.word	0x40022000

0800174c <FLASH_PageErase>:
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800174c:	2200      	movs	r2, #0
 800174e:	4b06      	ldr	r3, [pc, #24]	; (8001768 <FLASH_PageErase+0x1c>)
 8001750:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8001752:	4b06      	ldr	r3, [pc, #24]	; (800176c <FLASH_PageErase+0x20>)
 8001754:	691a      	ldr	r2, [r3, #16]
 8001756:	f042 0202 	orr.w	r2, r2, #2
 800175a:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 800175c:	6158      	str	r0, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800175e:	691a      	ldr	r2, [r3, #16]
 8001760:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001764:	611a      	str	r2, [r3, #16]
 8001766:	4770      	bx	lr
 8001768:	20000578 	.word	0x20000578
 800176c:	40022000 	.word	0x40022000

08001770 <HAL_FLASHEx_Erase>:
{
 8001770:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(&pFlash);
 8001774:	4d23      	ldr	r5, [pc, #140]	; (8001804 <HAL_FLASHEx_Erase+0x94>)
{
 8001776:	4607      	mov	r7, r0
  __HAL_LOCK(&pFlash);
 8001778:	7e2b      	ldrb	r3, [r5, #24]
{
 800177a:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 800177c:	2b01      	cmp	r3, #1
 800177e:	d03d      	beq.n	80017fc <HAL_FLASHEx_Erase+0x8c>
 8001780:	2401      	movs	r4, #1
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001782:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(&pFlash);
 8001784:	762c      	strb	r4, [r5, #24]
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001786:	2b02      	cmp	r3, #2
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8001788:	f24c 3050 	movw	r0, #50000	; 0xc350
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800178c:	d113      	bne.n	80017b6 <HAL_FLASHEx_Erase+0x46>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800178e:	f7ff ff5b 	bl	8001648 <FLASH_WaitForLastOperation>
 8001792:	b120      	cbz	r0, 800179e <HAL_FLASHEx_Erase+0x2e>
  HAL_StatusTypeDef status = HAL_ERROR;
 8001794:	2001      	movs	r0, #1
  __HAL_UNLOCK(&pFlash);
 8001796:	2300      	movs	r3, #0
 8001798:	762b      	strb	r3, [r5, #24]
  return status;
 800179a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        FLASH_MassErase(FLASH_BANK_1);
 800179e:	f7ff ffc3 	bl	8001728 <FLASH_MassErase.isra.0>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80017a2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80017a6:	f7ff ff4f 	bl	8001648 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 80017aa:	4a17      	ldr	r2, [pc, #92]	; (8001808 <HAL_FLASHEx_Erase+0x98>)
 80017ac:	6913      	ldr	r3, [r2, #16]
 80017ae:	f023 0304 	bic.w	r3, r3, #4
 80017b2:	6113      	str	r3, [r2, #16]
 80017b4:	e7ef      	b.n	8001796 <HAL_FLASHEx_Erase+0x26>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80017b6:	f7ff ff47 	bl	8001648 <FLASH_WaitForLastOperation>
 80017ba:	2800      	cmp	r0, #0
 80017bc:	d1ea      	bne.n	8001794 <HAL_FLASHEx_Erase+0x24>
        *PageError = 0xFFFFFFFFU;
 80017be:	f04f 33ff 	mov.w	r3, #4294967295
 80017c2:	f8c8 3000 	str.w	r3, [r8]
  HAL_StatusTypeDef status = HAL_ERROR;
 80017c6:	4620      	mov	r0, r4
        for(address = pEraseInit->PageAddress;
 80017c8:	68be      	ldr	r6, [r7, #8]
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80017ca:	4c0f      	ldr	r4, [pc, #60]	; (8001808 <HAL_FLASHEx_Erase+0x98>)
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80017cc:	68fa      	ldr	r2, [r7, #12]
 80017ce:	68bb      	ldr	r3, [r7, #8]
 80017d0:	eb03 2382 	add.w	r3, r3, r2, lsl #10
        for(address = pEraseInit->PageAddress;
 80017d4:	429e      	cmp	r6, r3
 80017d6:	d2de      	bcs.n	8001796 <HAL_FLASHEx_Erase+0x26>
          FLASH_PageErase(address);
 80017d8:	4630      	mov	r0, r6
 80017da:	f7ff ffb7 	bl	800174c <FLASH_PageErase>
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80017de:	f24c 3050 	movw	r0, #50000	; 0xc350
 80017e2:	f7ff ff31 	bl	8001648 <FLASH_WaitForLastOperation>
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80017e6:	6923      	ldr	r3, [r4, #16]
 80017e8:	f023 0302 	bic.w	r3, r3, #2
 80017ec:	6123      	str	r3, [r4, #16]
          if (status != HAL_OK)
 80017ee:	b110      	cbz	r0, 80017f6 <HAL_FLASHEx_Erase+0x86>
            *PageError = address;
 80017f0:	f8c8 6000 	str.w	r6, [r8]
            break;
 80017f4:	e7cf      	b.n	8001796 <HAL_FLASHEx_Erase+0x26>
            address += FLASH_PAGE_SIZE)
 80017f6:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80017fa:	e7e7      	b.n	80017cc <HAL_FLASHEx_Erase+0x5c>
  __HAL_LOCK(&pFlash);
 80017fc:	2002      	movs	r0, #2
}
 80017fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001802:	bf00      	nop
 8001804:	20000578 	.word	0x20000578
 8001808:	40022000 	.word	0x40022000

0800180c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800180c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 8001810:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8001812:	4616      	mov	r6, r2
 8001814:	4b65      	ldr	r3, [pc, #404]	; (80019ac <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001816:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 80019bc <HAL_GPIO_Init+0x1b0>
 800181a:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 80019c0 <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 800181e:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001822:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 8001824:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001828:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 800182c:	45a0      	cmp	r8, r4
 800182e:	d17f      	bne.n	8001930 <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 8001830:	684d      	ldr	r5, [r1, #4]
 8001832:	2d12      	cmp	r5, #18
 8001834:	f000 80af 	beq.w	8001996 <HAL_GPIO_Init+0x18a>
 8001838:	f200 8088 	bhi.w	800194c <HAL_GPIO_Init+0x140>
 800183c:	2d02      	cmp	r5, #2
 800183e:	f000 80a7 	beq.w	8001990 <HAL_GPIO_Init+0x184>
 8001842:	d87c      	bhi.n	800193e <HAL_GPIO_Init+0x132>
 8001844:	2d00      	cmp	r5, #0
 8001846:	f000 808e 	beq.w	8001966 <HAL_GPIO_Init+0x15a>
 800184a:	2d01      	cmp	r5, #1
 800184c:	f000 809e 	beq.w	800198c <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001850:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001854:	2cff      	cmp	r4, #255	; 0xff
 8001856:	bf93      	iteet	ls
 8001858:	4682      	movls	sl, r0
 800185a:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 800185e:	3d08      	subhi	r5, #8
 8001860:	f8d0 b000 	ldrls.w	fp, [r0]
 8001864:	bf92      	itee	ls
 8001866:	00b5      	lslls	r5, r6, #2
 8001868:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 800186c:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800186e:	fa09 f805 	lsl.w	r8, r9, r5
 8001872:	ea2b 0808 	bic.w	r8, fp, r8
 8001876:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800187a:	bf88      	it	hi
 800187c:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001880:	ea48 0505 	orr.w	r5, r8, r5
 8001884:	f8ca 5000 	str.w	r5, [sl]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001888:	f8d1 a004 	ldr.w	sl, [r1, #4]
 800188c:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8001890:	d04e      	beq.n	8001930 <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001892:	4d47      	ldr	r5, [pc, #284]	; (80019b0 <HAL_GPIO_Init+0x1a4>)
 8001894:	4f46      	ldr	r7, [pc, #280]	; (80019b0 <HAL_GPIO_Init+0x1a4>)
 8001896:	69ad      	ldr	r5, [r5, #24]
 8001898:	f026 0803 	bic.w	r8, r6, #3
 800189c:	f045 0501 	orr.w	r5, r5, #1
 80018a0:	61bd      	str	r5, [r7, #24]
 80018a2:	69bd      	ldr	r5, [r7, #24]
 80018a4:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 80018a8:	f005 0501 	and.w	r5, r5, #1
 80018ac:	9501      	str	r5, [sp, #4]
 80018ae:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80018b2:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 80018b6:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80018b8:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 80018bc:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80018c0:	fa09 f90b 	lsl.w	r9, r9, fp
 80018c4:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80018c8:	4d3a      	ldr	r5, [pc, #232]	; (80019b4 <HAL_GPIO_Init+0x1a8>)
 80018ca:	42a8      	cmp	r0, r5
 80018cc:	d068      	beq.n	80019a0 <HAL_GPIO_Init+0x194>
 80018ce:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80018d2:	42a8      	cmp	r0, r5
 80018d4:	d066      	beq.n	80019a4 <HAL_GPIO_Init+0x198>
 80018d6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80018da:	42a8      	cmp	r0, r5
 80018dc:	d064      	beq.n	80019a8 <HAL_GPIO_Init+0x19c>
 80018de:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80018e2:	42a8      	cmp	r0, r5
 80018e4:	bf0c      	ite	eq
 80018e6:	2503      	moveq	r5, #3
 80018e8:	2504      	movne	r5, #4
 80018ea:	fa05 f50b 	lsl.w	r5, r5, fp
 80018ee:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 80018f2:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80018f6:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80018f8:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 80018fc:	bf14      	ite	ne
 80018fe:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001900:	43a5      	biceq	r5, r4
 8001902:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001904:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001906:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 800190a:	bf14      	ite	ne
 800190c:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800190e:	43a5      	biceq	r5, r4
 8001910:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001912:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001914:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8001918:	bf14      	ite	ne
 800191a:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800191c:	43a5      	biceq	r5, r4
 800191e:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001920:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001922:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8001926:	bf14      	ite	ne
 8001928:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800192a:	ea25 0404 	biceq.w	r4, r5, r4
 800192e:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8001930:	3601      	adds	r6, #1
 8001932:	2e10      	cmp	r6, #16
 8001934:	f47f af73 	bne.w	800181e <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 8001938:	b003      	add	sp, #12
 800193a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 800193e:	2d03      	cmp	r5, #3
 8001940:	d022      	beq.n	8001988 <HAL_GPIO_Init+0x17c>
 8001942:	2d11      	cmp	r5, #17
 8001944:	d184      	bne.n	8001850 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001946:	68ca      	ldr	r2, [r1, #12]
 8001948:	3204      	adds	r2, #4
          break;
 800194a:	e781      	b.n	8001850 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 800194c:	4f1a      	ldr	r7, [pc, #104]	; (80019b8 <HAL_GPIO_Init+0x1ac>)
 800194e:	42bd      	cmp	r5, r7
 8001950:	d009      	beq.n	8001966 <HAL_GPIO_Init+0x15a>
 8001952:	d812      	bhi.n	800197a <HAL_GPIO_Init+0x16e>
 8001954:	f8df 906c 	ldr.w	r9, [pc, #108]	; 80019c4 <HAL_GPIO_Init+0x1b8>
 8001958:	454d      	cmp	r5, r9
 800195a:	d004      	beq.n	8001966 <HAL_GPIO_Init+0x15a>
 800195c:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8001960:	454d      	cmp	r5, r9
 8001962:	f47f af75 	bne.w	8001850 <HAL_GPIO_Init+0x44>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001966:	688a      	ldr	r2, [r1, #8]
 8001968:	b1c2      	cbz	r2, 800199c <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800196a:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 800196c:	bf0c      	ite	eq
 800196e:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8001972:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001976:	2208      	movs	r2, #8
 8001978:	e76a      	b.n	8001850 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 800197a:	4575      	cmp	r5, lr
 800197c:	d0f3      	beq.n	8001966 <HAL_GPIO_Init+0x15a>
 800197e:	4565      	cmp	r5, ip
 8001980:	d0f1      	beq.n	8001966 <HAL_GPIO_Init+0x15a>
 8001982:	f8df 9044 	ldr.w	r9, [pc, #68]	; 80019c8 <HAL_GPIO_Init+0x1bc>
 8001986:	e7eb      	b.n	8001960 <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001988:	2200      	movs	r2, #0
 800198a:	e761      	b.n	8001850 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800198c:	68ca      	ldr	r2, [r1, #12]
          break;
 800198e:	e75f      	b.n	8001850 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001990:	68ca      	ldr	r2, [r1, #12]
 8001992:	3208      	adds	r2, #8
          break;
 8001994:	e75c      	b.n	8001850 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001996:	68ca      	ldr	r2, [r1, #12]
 8001998:	320c      	adds	r2, #12
          break;
 800199a:	e759      	b.n	8001850 <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800199c:	2204      	movs	r2, #4
 800199e:	e757      	b.n	8001850 <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80019a0:	2500      	movs	r5, #0
 80019a2:	e7a2      	b.n	80018ea <HAL_GPIO_Init+0xde>
 80019a4:	2501      	movs	r5, #1
 80019a6:	e7a0      	b.n	80018ea <HAL_GPIO_Init+0xde>
 80019a8:	2502      	movs	r5, #2
 80019aa:	e79e      	b.n	80018ea <HAL_GPIO_Init+0xde>
 80019ac:	40010400 	.word	0x40010400
 80019b0:	40021000 	.word	0x40021000
 80019b4:	40010800 	.word	0x40010800
 80019b8:	10210000 	.word	0x10210000
 80019bc:	10310000 	.word	0x10310000
 80019c0:	10320000 	.word	0x10320000
 80019c4:	10110000 	.word	0x10110000
 80019c8:	10220000 	.word	0x10220000

080019cc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80019cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00U;
 80019d0:	2200      	movs	r2, #0

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1U << position);
 80019d2:	f04f 0901 	mov.w	r9, #1
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 80019d6:	f04f 0c0f 	mov.w	ip, #15
 80019da:	f04f 0a04 	mov.w	sl, #4
      {
        tmp = 0x0FU << (4U * (position & 0x03U));
        CLEAR_BIT(AFIO->EXTICR[position >> 2U], tmp);

        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 80019de:	4c30      	ldr	r4, [pc, #192]	; (8001aa0 <HAL_GPIO_DeInit+0xd4>)
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80019e0:	f8df b0c4 	ldr.w	fp, [pc, #196]	; 8001aa8 <HAL_GPIO_DeInit+0xdc>
  while ((GPIO_Pin >> position) != 0U)
 80019e4:	fa31 f302 	lsrs.w	r3, r1, r2
 80019e8:	d101      	bne.n	80019ee <HAL_GPIO_DeInit+0x22>
      }
    }

    position++;
  }
}
 80019ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Pin) & (1U << position);
 80019ee:	fa09 f302 	lsl.w	r3, r9, r2
    if (iocurrent)
 80019f2:	400b      	ands	r3, r1
 80019f4:	d04c      	beq.n	8001a90 <HAL_GPIO_DeInit+0xc4>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80019f6:	2bff      	cmp	r3, #255	; 0xff
 80019f8:	bf98      	it	ls
 80019fa:	4607      	movls	r7, r0
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 80019fc:	ea6f 0303 	mvn.w	r3, r3
 8001a00:	bf85      	ittet	hi
 8001a02:	f102 4580 	addhi.w	r5, r2, #1073741824	; 0x40000000
 8001a06:	3d08      	subhi	r5, #8
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001a08:	f8d0 e000 	ldrls.w	lr, [r0]
 8001a0c:	f8d0 e004 	ldrhi.w	lr, [r0, #4]
 8001a10:	bf94      	ite	ls
 8001a12:	0095      	lslls	r5, r2, #2
 8001a14:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 8001a16:	fa0c f605 	lsl.w	r6, ip, r5
 8001a1a:	ea2e 0606 	bic.w	r6, lr, r6
 8001a1e:	fa0a f505 	lsl.w	r5, sl, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001a22:	bf88      	it	hi
 8001a24:	1d07      	addhi	r7, r0, #4
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 8001a26:	432e      	orrs	r6, r5
 8001a28:	603e      	str	r6, [r7, #0]
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 8001a2a:	68c5      	ldr	r5, [r0, #12]
      tmp &= 0x0FU << (4U * (position & 0x03U));
 8001a2c:	f002 0703 	and.w	r7, r2, #3
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 8001a30:	401d      	ands	r5, r3
 8001a32:	60c5      	str	r5, [r0, #12]
 8001a34:	f022 0503 	bic.w	r5, r2, #3
 8001a38:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
 8001a3c:	f505 3580 	add.w	r5, r5, #65536	; 0x10000
      tmp = AFIO->EXTICR[position >> 2U];
 8001a40:	68ae      	ldr	r6, [r5, #8]
      tmp &= 0x0FU << (4U * (position & 0x03U));
 8001a42:	00bf      	lsls	r7, r7, #2
 8001a44:	fa0c f807 	lsl.w	r8, ip, r7
 8001a48:	ea06 0e08 	and.w	lr, r6, r8
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8001a4c:	4e15      	ldr	r6, [pc, #84]	; (8001aa4 <HAL_GPIO_DeInit+0xd8>)
 8001a4e:	42b0      	cmp	r0, r6
 8001a50:	d020      	beq.n	8001a94 <HAL_GPIO_DeInit+0xc8>
 8001a52:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001a56:	42b0      	cmp	r0, r6
 8001a58:	d01e      	beq.n	8001a98 <HAL_GPIO_DeInit+0xcc>
 8001a5a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001a5e:	42b0      	cmp	r0, r6
 8001a60:	d01c      	beq.n	8001a9c <HAL_GPIO_DeInit+0xd0>
 8001a62:	4558      	cmp	r0, fp
 8001a64:	bf0c      	ite	eq
 8001a66:	2603      	moveq	r6, #3
 8001a68:	2604      	movne	r6, #4
 8001a6a:	40be      	lsls	r6, r7
 8001a6c:	45b6      	cmp	lr, r6
 8001a6e:	d10f      	bne.n	8001a90 <HAL_GPIO_DeInit+0xc4>
        CLEAR_BIT(AFIO->EXTICR[position >> 2U], tmp);
 8001a70:	68ae      	ldr	r6, [r5, #8]
 8001a72:	ea26 0608 	bic.w	r6, r6, r8
 8001a76:	60ae      	str	r6, [r5, #8]
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8001a78:	6825      	ldr	r5, [r4, #0]
 8001a7a:	401d      	ands	r5, r3
 8001a7c:	6025      	str	r5, [r4, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 8001a7e:	6865      	ldr	r5, [r4, #4]
 8001a80:	401d      	ands	r5, r3
 8001a82:	6065      	str	r5, [r4, #4]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 8001a84:	68a5      	ldr	r5, [r4, #8]
 8001a86:	401d      	ands	r5, r3
 8001a88:	60a5      	str	r5, [r4, #8]
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8001a8a:	68e5      	ldr	r5, [r4, #12]
 8001a8c:	402b      	ands	r3, r5
 8001a8e:	60e3      	str	r3, [r4, #12]
    position++;
 8001a90:	3201      	adds	r2, #1
 8001a92:	e7a7      	b.n	80019e4 <HAL_GPIO_DeInit+0x18>
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8001a94:	2600      	movs	r6, #0
 8001a96:	e7e8      	b.n	8001a6a <HAL_GPIO_DeInit+0x9e>
 8001a98:	2601      	movs	r6, #1
 8001a9a:	e7e6      	b.n	8001a6a <HAL_GPIO_DeInit+0x9e>
 8001a9c:	2602      	movs	r6, #2
 8001a9e:	e7e4      	b.n	8001a6a <HAL_GPIO_DeInit+0x9e>
 8001aa0:	40010400 	.word	0x40010400
 8001aa4:	40010800 	.word	0x40010800
 8001aa8:	40011400 	.word	0x40011400

08001aac <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001aac:	6883      	ldr	r3, [r0, #8]
 8001aae:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8001ab0:	bf14      	ite	ne
 8001ab2:	2001      	movne	r0, #1
 8001ab4:	2000      	moveq	r0, #0
 8001ab6:	4770      	bx	lr

08001ab8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ab8:	b10a      	cbz	r2, 8001abe <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001aba:	6101      	str	r1, [r0, #16]
 8001abc:	4770      	bx	lr
 8001abe:	0409      	lsls	r1, r1, #16
 8001ac0:	e7fb      	b.n	8001aba <HAL_GPIO_WritePin+0x2>

08001ac2 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001ac2:	68c3      	ldr	r3, [r0, #12]
 8001ac4:	4059      	eors	r1, r3
 8001ac6:	60c1      	str	r1, [r0, #12]
 8001ac8:	4770      	bx	lr

08001aca <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8001aca:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8001acc:	4604      	mov	r4, r0
 8001ace:	b1d8      	cbz	r0, 8001b08 <HAL_IWDG_Init+0x3e>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automaticaly */
  __HAL_IWDG_START(hiwdg);
 8001ad0:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8001ad4:	6803      	ldr	r3, [r0, #0]
 8001ad6:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing 0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8001ad8:	f245 5255 	movw	r2, #21845	; 0x5555
 8001adc:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8001ade:	6842      	ldr	r2, [r0, #4]
 8001ae0:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8001ae2:	6882      	ldr	r2, [r0, #8]
 8001ae4:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8001ae6:	f7ff fb1f 	bl	8001128 <HAL_GetTick>
 8001aea:	4605      	mov	r5, r0

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != RESET)
 8001aec:	6823      	ldr	r3, [r4, #0]
 8001aee:	68d8      	ldr	r0, [r3, #12]
 8001af0:	b918      	cbnz	r0, 8001afa <HAL_IWDG_Init+0x30>
      return HAL_TIMEOUT;
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001af2:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8001af6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8001af8:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8001afa:	f7ff fb15 	bl	8001128 <HAL_GetTick>
 8001afe:	1b40      	subs	r0, r0, r5
 8001b00:	2830      	cmp	r0, #48	; 0x30
 8001b02:	d9f3      	bls.n	8001aec <HAL_IWDG_Init+0x22>
      return HAL_TIMEOUT;
 8001b04:	2003      	movs	r0, #3
}
 8001b06:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001b08:	2001      	movs	r0, #1
 8001b0a:	bd38      	pop	{r3, r4, r5, pc}

08001b0c <HAL_IWDG_Refresh>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001b0c:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8001b10:	6803      	ldr	r3, [r0, #0]

  /* Return function status */
  return HAL_OK;
}
 8001b12:	2000      	movs	r0, #0
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001b14:	601a      	str	r2, [r3, #0]
}
 8001b16:	4770      	bx	lr

08001b18 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b18:	6803      	ldr	r3, [r0, #0]
{
 8001b1a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b1e:	07db      	lsls	r3, r3, #31
{
 8001b20:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b22:	d410      	bmi.n	8001b46 <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b24:	682b      	ldr	r3, [r5, #0]
 8001b26:	079f      	lsls	r7, r3, #30
 8001b28:	d45e      	bmi.n	8001be8 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b2a:	682b      	ldr	r3, [r5, #0]
 8001b2c:	0719      	lsls	r1, r3, #28
 8001b2e:	f100 8095 	bmi.w	8001c5c <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b32:	682b      	ldr	r3, [r5, #0]
 8001b34:	075a      	lsls	r2, r3, #29
 8001b36:	f100 80bf 	bmi.w	8001cb8 <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b3a:	69ea      	ldr	r2, [r5, #28]
 8001b3c:	2a00      	cmp	r2, #0
 8001b3e:	f040 812d 	bne.w	8001d9c <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8001b42:	2000      	movs	r0, #0
 8001b44:	e014      	b.n	8001b70 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001b46:	4c90      	ldr	r4, [pc, #576]	; (8001d88 <HAL_RCC_OscConfig+0x270>)
 8001b48:	6863      	ldr	r3, [r4, #4]
 8001b4a:	f003 030c 	and.w	r3, r3, #12
 8001b4e:	2b04      	cmp	r3, #4
 8001b50:	d007      	beq.n	8001b62 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b52:	6863      	ldr	r3, [r4, #4]
 8001b54:	f003 030c 	and.w	r3, r3, #12
 8001b58:	2b08      	cmp	r3, #8
 8001b5a:	d10c      	bne.n	8001b76 <HAL_RCC_OscConfig+0x5e>
 8001b5c:	6863      	ldr	r3, [r4, #4]
 8001b5e:	03de      	lsls	r6, r3, #15
 8001b60:	d509      	bpl.n	8001b76 <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b62:	6823      	ldr	r3, [r4, #0]
 8001b64:	039c      	lsls	r4, r3, #14
 8001b66:	d5dd      	bpl.n	8001b24 <HAL_RCC_OscConfig+0xc>
 8001b68:	686b      	ldr	r3, [r5, #4]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d1da      	bne.n	8001b24 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8001b6e:	2001      	movs	r0, #1
}
 8001b70:	b002      	add	sp, #8
 8001b72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b76:	686b      	ldr	r3, [r5, #4]
 8001b78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b7c:	d110      	bne.n	8001ba0 <HAL_RCC_OscConfig+0x88>
 8001b7e:	6823      	ldr	r3, [r4, #0]
 8001b80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b84:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001b86:	f7ff facf 	bl	8001128 <HAL_GetTick>
 8001b8a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b8c:	6823      	ldr	r3, [r4, #0]
 8001b8e:	0398      	lsls	r0, r3, #14
 8001b90:	d4c8      	bmi.n	8001b24 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b92:	f7ff fac9 	bl	8001128 <HAL_GetTick>
 8001b96:	1b80      	subs	r0, r0, r6
 8001b98:	2864      	cmp	r0, #100	; 0x64
 8001b9a:	d9f7      	bls.n	8001b8c <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8001b9c:	2003      	movs	r0, #3
 8001b9e:	e7e7      	b.n	8001b70 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ba0:	b99b      	cbnz	r3, 8001bca <HAL_RCC_OscConfig+0xb2>
 8001ba2:	6823      	ldr	r3, [r4, #0]
 8001ba4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ba8:	6023      	str	r3, [r4, #0]
 8001baa:	6823      	ldr	r3, [r4, #0]
 8001bac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bb0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001bb2:	f7ff fab9 	bl	8001128 <HAL_GetTick>
 8001bb6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bb8:	6823      	ldr	r3, [r4, #0]
 8001bba:	0399      	lsls	r1, r3, #14
 8001bbc:	d5b2      	bpl.n	8001b24 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001bbe:	f7ff fab3 	bl	8001128 <HAL_GetTick>
 8001bc2:	1b80      	subs	r0, r0, r6
 8001bc4:	2864      	cmp	r0, #100	; 0x64
 8001bc6:	d9f7      	bls.n	8001bb8 <HAL_RCC_OscConfig+0xa0>
 8001bc8:	e7e8      	b.n	8001b9c <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bca:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001bce:	6823      	ldr	r3, [r4, #0]
 8001bd0:	d103      	bne.n	8001bda <HAL_RCC_OscConfig+0xc2>
 8001bd2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001bd6:	6023      	str	r3, [r4, #0]
 8001bd8:	e7d1      	b.n	8001b7e <HAL_RCC_OscConfig+0x66>
 8001bda:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bde:	6023      	str	r3, [r4, #0]
 8001be0:	6823      	ldr	r3, [r4, #0]
 8001be2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001be6:	e7cd      	b.n	8001b84 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001be8:	4c67      	ldr	r4, [pc, #412]	; (8001d88 <HAL_RCC_OscConfig+0x270>)
 8001bea:	6863      	ldr	r3, [r4, #4]
 8001bec:	f013 0f0c 	tst.w	r3, #12
 8001bf0:	d007      	beq.n	8001c02 <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001bf2:	6863      	ldr	r3, [r4, #4]
 8001bf4:	f003 030c 	and.w	r3, r3, #12
 8001bf8:	2b08      	cmp	r3, #8
 8001bfa:	d110      	bne.n	8001c1e <HAL_RCC_OscConfig+0x106>
 8001bfc:	6863      	ldr	r3, [r4, #4]
 8001bfe:	03da      	lsls	r2, r3, #15
 8001c00:	d40d      	bmi.n	8001c1e <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c02:	6823      	ldr	r3, [r4, #0]
 8001c04:	079b      	lsls	r3, r3, #30
 8001c06:	d502      	bpl.n	8001c0e <HAL_RCC_OscConfig+0xf6>
 8001c08:	692b      	ldr	r3, [r5, #16]
 8001c0a:	2b01      	cmp	r3, #1
 8001c0c:	d1af      	bne.n	8001b6e <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c0e:	6823      	ldr	r3, [r4, #0]
 8001c10:	696a      	ldr	r2, [r5, #20]
 8001c12:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001c16:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001c1a:	6023      	str	r3, [r4, #0]
 8001c1c:	e785      	b.n	8001b2a <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c1e:	692a      	ldr	r2, [r5, #16]
 8001c20:	4b5a      	ldr	r3, [pc, #360]	; (8001d8c <HAL_RCC_OscConfig+0x274>)
 8001c22:	b16a      	cbz	r2, 8001c40 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 8001c24:	2201      	movs	r2, #1
 8001c26:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001c28:	f7ff fa7e 	bl	8001128 <HAL_GetTick>
 8001c2c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c2e:	6823      	ldr	r3, [r4, #0]
 8001c30:	079f      	lsls	r7, r3, #30
 8001c32:	d4ec      	bmi.n	8001c0e <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c34:	f7ff fa78 	bl	8001128 <HAL_GetTick>
 8001c38:	1b80      	subs	r0, r0, r6
 8001c3a:	2802      	cmp	r0, #2
 8001c3c:	d9f7      	bls.n	8001c2e <HAL_RCC_OscConfig+0x116>
 8001c3e:	e7ad      	b.n	8001b9c <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8001c40:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001c42:	f7ff fa71 	bl	8001128 <HAL_GetTick>
 8001c46:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c48:	6823      	ldr	r3, [r4, #0]
 8001c4a:	0798      	lsls	r0, r3, #30
 8001c4c:	f57f af6d 	bpl.w	8001b2a <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c50:	f7ff fa6a 	bl	8001128 <HAL_GetTick>
 8001c54:	1b80      	subs	r0, r0, r6
 8001c56:	2802      	cmp	r0, #2
 8001c58:	d9f6      	bls.n	8001c48 <HAL_RCC_OscConfig+0x130>
 8001c5a:	e79f      	b.n	8001b9c <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c5c:	69aa      	ldr	r2, [r5, #24]
 8001c5e:	4c4a      	ldr	r4, [pc, #296]	; (8001d88 <HAL_RCC_OscConfig+0x270>)
 8001c60:	4b4b      	ldr	r3, [pc, #300]	; (8001d90 <HAL_RCC_OscConfig+0x278>)
 8001c62:	b1da      	cbz	r2, 8001c9c <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 8001c64:	2201      	movs	r2, #1
 8001c66:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001c68:	f7ff fa5e 	bl	8001128 <HAL_GetTick>
 8001c6c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001c70:	079b      	lsls	r3, r3, #30
 8001c72:	d50d      	bpl.n	8001c90 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001c74:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001c78:	4b46      	ldr	r3, [pc, #280]	; (8001d94 <HAL_RCC_OscConfig+0x27c>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	fbb3 f3f2 	udiv	r3, r3, r2
 8001c80:	9301      	str	r3, [sp, #4]
 8001c82:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8001c84:	9b01      	ldr	r3, [sp, #4]
 8001c86:	1e5a      	subs	r2, r3, #1
 8001c88:	9201      	str	r2, [sp, #4]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d1f9      	bne.n	8001c82 <HAL_RCC_OscConfig+0x16a>
 8001c8e:	e750      	b.n	8001b32 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c90:	f7ff fa4a 	bl	8001128 <HAL_GetTick>
 8001c94:	1b80      	subs	r0, r0, r6
 8001c96:	2802      	cmp	r0, #2
 8001c98:	d9e9      	bls.n	8001c6e <HAL_RCC_OscConfig+0x156>
 8001c9a:	e77f      	b.n	8001b9c <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8001c9c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001c9e:	f7ff fa43 	bl	8001128 <HAL_GetTick>
 8001ca2:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ca4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001ca6:	079f      	lsls	r7, r3, #30
 8001ca8:	f57f af43 	bpl.w	8001b32 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001cac:	f7ff fa3c 	bl	8001128 <HAL_GetTick>
 8001cb0:	1b80      	subs	r0, r0, r6
 8001cb2:	2802      	cmp	r0, #2
 8001cb4:	d9f6      	bls.n	8001ca4 <HAL_RCC_OscConfig+0x18c>
 8001cb6:	e771      	b.n	8001b9c <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cb8:	4c33      	ldr	r4, [pc, #204]	; (8001d88 <HAL_RCC_OscConfig+0x270>)
 8001cba:	69e3      	ldr	r3, [r4, #28]
 8001cbc:	00d8      	lsls	r0, r3, #3
 8001cbe:	d424      	bmi.n	8001d0a <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 8001cc0:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cc2:	69e3      	ldr	r3, [r4, #28]
 8001cc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cc8:	61e3      	str	r3, [r4, #28]
 8001cca:	69e3      	ldr	r3, [r4, #28]
 8001ccc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cd0:	9300      	str	r3, [sp, #0]
 8001cd2:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cd4:	4e30      	ldr	r6, [pc, #192]	; (8001d98 <HAL_RCC_OscConfig+0x280>)
 8001cd6:	6833      	ldr	r3, [r6, #0]
 8001cd8:	05d9      	lsls	r1, r3, #23
 8001cda:	d518      	bpl.n	8001d0e <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cdc:	68eb      	ldr	r3, [r5, #12]
 8001cde:	2b01      	cmp	r3, #1
 8001ce0:	d126      	bne.n	8001d30 <HAL_RCC_OscConfig+0x218>
 8001ce2:	6a23      	ldr	r3, [r4, #32]
 8001ce4:	f043 0301 	orr.w	r3, r3, #1
 8001ce8:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001cea:	f7ff fa1d 	bl	8001128 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cee:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001cf2:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cf4:	6a23      	ldr	r3, [r4, #32]
 8001cf6:	079b      	lsls	r3, r3, #30
 8001cf8:	d53f      	bpl.n	8001d7a <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 8001cfa:	2f00      	cmp	r7, #0
 8001cfc:	f43f af1d 	beq.w	8001b3a <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d00:	69e3      	ldr	r3, [r4, #28]
 8001d02:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d06:	61e3      	str	r3, [r4, #28]
 8001d08:	e717      	b.n	8001b3a <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 8001d0a:	2700      	movs	r7, #0
 8001d0c:	e7e2      	b.n	8001cd4 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d0e:	6833      	ldr	r3, [r6, #0]
 8001d10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d14:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001d16:	f7ff fa07 	bl	8001128 <HAL_GetTick>
 8001d1a:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d1c:	6833      	ldr	r3, [r6, #0]
 8001d1e:	05da      	lsls	r2, r3, #23
 8001d20:	d4dc      	bmi.n	8001cdc <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d22:	f7ff fa01 	bl	8001128 <HAL_GetTick>
 8001d26:	eba0 0008 	sub.w	r0, r0, r8
 8001d2a:	2864      	cmp	r0, #100	; 0x64
 8001d2c:	d9f6      	bls.n	8001d1c <HAL_RCC_OscConfig+0x204>
 8001d2e:	e735      	b.n	8001b9c <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d30:	b9ab      	cbnz	r3, 8001d5e <HAL_RCC_OscConfig+0x246>
 8001d32:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d34:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d38:	f023 0301 	bic.w	r3, r3, #1
 8001d3c:	6223      	str	r3, [r4, #32]
 8001d3e:	6a23      	ldr	r3, [r4, #32]
 8001d40:	f023 0304 	bic.w	r3, r3, #4
 8001d44:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001d46:	f7ff f9ef 	bl	8001128 <HAL_GetTick>
 8001d4a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d4c:	6a23      	ldr	r3, [r4, #32]
 8001d4e:	0798      	lsls	r0, r3, #30
 8001d50:	d5d3      	bpl.n	8001cfa <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d52:	f7ff f9e9 	bl	8001128 <HAL_GetTick>
 8001d56:	1b80      	subs	r0, r0, r6
 8001d58:	4540      	cmp	r0, r8
 8001d5a:	d9f7      	bls.n	8001d4c <HAL_RCC_OscConfig+0x234>
 8001d5c:	e71e      	b.n	8001b9c <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d5e:	2b05      	cmp	r3, #5
 8001d60:	6a23      	ldr	r3, [r4, #32]
 8001d62:	d103      	bne.n	8001d6c <HAL_RCC_OscConfig+0x254>
 8001d64:	f043 0304 	orr.w	r3, r3, #4
 8001d68:	6223      	str	r3, [r4, #32]
 8001d6a:	e7ba      	b.n	8001ce2 <HAL_RCC_OscConfig+0x1ca>
 8001d6c:	f023 0301 	bic.w	r3, r3, #1
 8001d70:	6223      	str	r3, [r4, #32]
 8001d72:	6a23      	ldr	r3, [r4, #32]
 8001d74:	f023 0304 	bic.w	r3, r3, #4
 8001d78:	e7b6      	b.n	8001ce8 <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d7a:	f7ff f9d5 	bl	8001128 <HAL_GetTick>
 8001d7e:	eba0 0008 	sub.w	r0, r0, r8
 8001d82:	42b0      	cmp	r0, r6
 8001d84:	d9b6      	bls.n	8001cf4 <HAL_RCC_OscConfig+0x1dc>
 8001d86:	e709      	b.n	8001b9c <HAL_RCC_OscConfig+0x84>
 8001d88:	40021000 	.word	0x40021000
 8001d8c:	42420000 	.word	0x42420000
 8001d90:	42420480 	.word	0x42420480
 8001d94:	2000021c 	.word	0x2000021c
 8001d98:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d9c:	4c22      	ldr	r4, [pc, #136]	; (8001e28 <HAL_RCC_OscConfig+0x310>)
 8001d9e:	6863      	ldr	r3, [r4, #4]
 8001da0:	f003 030c 	and.w	r3, r3, #12
 8001da4:	2b08      	cmp	r3, #8
 8001da6:	f43f aee2 	beq.w	8001b6e <HAL_RCC_OscConfig+0x56>
 8001daa:	2300      	movs	r3, #0
 8001dac:	4e1f      	ldr	r6, [pc, #124]	; (8001e2c <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001dae:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001db0:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001db2:	d12b      	bne.n	8001e0c <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8001db4:	f7ff f9b8 	bl	8001128 <HAL_GetTick>
 8001db8:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dba:	6823      	ldr	r3, [r4, #0]
 8001dbc:	0199      	lsls	r1, r3, #6
 8001dbe:	d41f      	bmi.n	8001e00 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001dc0:	6a2b      	ldr	r3, [r5, #32]
 8001dc2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001dc6:	d105      	bne.n	8001dd4 <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001dc8:	6862      	ldr	r2, [r4, #4]
 8001dca:	68a9      	ldr	r1, [r5, #8]
 8001dcc:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001dd0:	430a      	orrs	r2, r1
 8001dd2:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001dd4:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8001dd6:	6862      	ldr	r2, [r4, #4]
 8001dd8:	430b      	orrs	r3, r1
 8001dda:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8001dde:	4313      	orrs	r3, r2
 8001de0:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8001de2:	2301      	movs	r3, #1
 8001de4:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001de6:	f7ff f99f 	bl	8001128 <HAL_GetTick>
 8001dea:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001dec:	6823      	ldr	r3, [r4, #0]
 8001dee:	019a      	lsls	r2, r3, #6
 8001df0:	f53f aea7 	bmi.w	8001b42 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001df4:	f7ff f998 	bl	8001128 <HAL_GetTick>
 8001df8:	1b40      	subs	r0, r0, r5
 8001dfa:	2802      	cmp	r0, #2
 8001dfc:	d9f6      	bls.n	8001dec <HAL_RCC_OscConfig+0x2d4>
 8001dfe:	e6cd      	b.n	8001b9c <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e00:	f7ff f992 	bl	8001128 <HAL_GetTick>
 8001e04:	1bc0      	subs	r0, r0, r7
 8001e06:	2802      	cmp	r0, #2
 8001e08:	d9d7      	bls.n	8001dba <HAL_RCC_OscConfig+0x2a2>
 8001e0a:	e6c7      	b.n	8001b9c <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8001e0c:	f7ff f98c 	bl	8001128 <HAL_GetTick>
 8001e10:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e12:	6823      	ldr	r3, [r4, #0]
 8001e14:	019b      	lsls	r3, r3, #6
 8001e16:	f57f ae94 	bpl.w	8001b42 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e1a:	f7ff f985 	bl	8001128 <HAL_GetTick>
 8001e1e:	1b40      	subs	r0, r0, r5
 8001e20:	2802      	cmp	r0, #2
 8001e22:	d9f6      	bls.n	8001e12 <HAL_RCC_OscConfig+0x2fa>
 8001e24:	e6ba      	b.n	8001b9c <HAL_RCC_OscConfig+0x84>
 8001e26:	bf00      	nop
 8001e28:	40021000 	.word	0x40021000
 8001e2c:	42420060 	.word	0x42420060

08001e30 <HAL_RCC_GetSysClockFreq>:
{
 8001e30:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001e32:	4b19      	ldr	r3, [pc, #100]	; (8001e98 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8001e34:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001e36:	ac02      	add	r4, sp, #8
 8001e38:	f103 0510 	add.w	r5, r3, #16
 8001e3c:	4622      	mov	r2, r4
 8001e3e:	6818      	ldr	r0, [r3, #0]
 8001e40:	6859      	ldr	r1, [r3, #4]
 8001e42:	3308      	adds	r3, #8
 8001e44:	c203      	stmia	r2!, {r0, r1}
 8001e46:	42ab      	cmp	r3, r5
 8001e48:	4614      	mov	r4, r2
 8001e4a:	d1f7      	bne.n	8001e3c <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	f88d 3004 	strb.w	r3, [sp, #4]
 8001e52:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8001e54:	4911      	ldr	r1, [pc, #68]	; (8001e9c <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001e56:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8001e5a:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001e5c:	f003 020c 	and.w	r2, r3, #12
 8001e60:	2a08      	cmp	r2, #8
 8001e62:	d117      	bne.n	8001e94 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001e64:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8001e68:	a806      	add	r0, sp, #24
 8001e6a:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001e6c:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001e6e:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001e72:	d50c      	bpl.n	8001e8e <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001e74:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001e76:	480a      	ldr	r0, [pc, #40]	; (8001ea0 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001e78:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001e7c:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001e7e:	aa06      	add	r2, sp, #24
 8001e80:	4413      	add	r3, r2
 8001e82:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001e86:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8001e8a:	b007      	add	sp, #28
 8001e8c:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001e8e:	4805      	ldr	r0, [pc, #20]	; (8001ea4 <HAL_RCC_GetSysClockFreq+0x74>)
 8001e90:	4350      	muls	r0, r2
 8001e92:	e7fa      	b.n	8001e8a <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8001e94:	4802      	ldr	r0, [pc, #8]	; (8001ea0 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 8001e96:	e7f8      	b.n	8001e8a <HAL_RCC_GetSysClockFreq+0x5a>
 8001e98:	080084d4 	.word	0x080084d4
 8001e9c:	40021000 	.word	0x40021000
 8001ea0:	007a1200 	.word	0x007a1200
 8001ea4:	003d0900 	.word	0x003d0900

08001ea8 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001ea8:	4a4d      	ldr	r2, [pc, #308]	; (8001fe0 <HAL_RCC_ClockConfig+0x138>)
{
 8001eaa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001eae:	6813      	ldr	r3, [r2, #0]
{
 8001eb0:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001eb2:	f003 0307 	and.w	r3, r3, #7
 8001eb6:	428b      	cmp	r3, r1
{
 8001eb8:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001eba:	d328      	bcc.n	8001f0e <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ebc:	682a      	ldr	r2, [r5, #0]
 8001ebe:	0791      	lsls	r1, r2, #30
 8001ec0:	d432      	bmi.n	8001f28 <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ec2:	07d2      	lsls	r2, r2, #31
 8001ec4:	d438      	bmi.n	8001f38 <HAL_RCC_ClockConfig+0x90>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001ec6:	4a46      	ldr	r2, [pc, #280]	; (8001fe0 <HAL_RCC_ClockConfig+0x138>)
 8001ec8:	6813      	ldr	r3, [r2, #0]
 8001eca:	f003 0307 	and.w	r3, r3, #7
 8001ece:	429e      	cmp	r6, r3
 8001ed0:	d373      	bcc.n	8001fba <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ed2:	682a      	ldr	r2, [r5, #0]
 8001ed4:	4c43      	ldr	r4, [pc, #268]	; (8001fe4 <HAL_RCC_ClockConfig+0x13c>)
 8001ed6:	f012 0f04 	tst.w	r2, #4
 8001eda:	d179      	bne.n	8001fd0 <HAL_RCC_ClockConfig+0x128>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001edc:	0713      	lsls	r3, r2, #28
 8001ede:	d506      	bpl.n	8001eee <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001ee0:	6863      	ldr	r3, [r4, #4]
 8001ee2:	692a      	ldr	r2, [r5, #16]
 8001ee4:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001ee8:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001eec:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001eee:	f7ff ff9f 	bl	8001e30 <HAL_RCC_GetSysClockFreq>
 8001ef2:	6863      	ldr	r3, [r4, #4]
 8001ef4:	4a3c      	ldr	r2, [pc, #240]	; (8001fe8 <HAL_RCC_ClockConfig+0x140>)
 8001ef6:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001efa:	5cd3      	ldrb	r3, [r2, r3]
 8001efc:	40d8      	lsrs	r0, r3
 8001efe:	4b3b      	ldr	r3, [pc, #236]	; (8001fec <HAL_RCC_ClockConfig+0x144>)
 8001f00:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001f02:	2000      	movs	r0, #0
 8001f04:	f7ff f8ce 	bl	80010a4 <HAL_InitTick>
  return HAL_OK;
 8001f08:	2000      	movs	r0, #0
}
 8001f0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f0e:	6813      	ldr	r3, [r2, #0]
 8001f10:	f023 0307 	bic.w	r3, r3, #7
 8001f14:	430b      	orrs	r3, r1
 8001f16:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001f18:	6813      	ldr	r3, [r2, #0]
 8001f1a:	f003 0307 	and.w	r3, r3, #7
 8001f1e:	4299      	cmp	r1, r3
 8001f20:	d0cc      	beq.n	8001ebc <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8001f22:	2001      	movs	r0, #1
 8001f24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f28:	492e      	ldr	r1, [pc, #184]	; (8001fe4 <HAL_RCC_ClockConfig+0x13c>)
 8001f2a:	68a8      	ldr	r0, [r5, #8]
 8001f2c:	684b      	ldr	r3, [r1, #4]
 8001f2e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001f32:	4303      	orrs	r3, r0
 8001f34:	604b      	str	r3, [r1, #4]
 8001f36:	e7c4      	b.n	8001ec2 <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f38:	686a      	ldr	r2, [r5, #4]
 8001f3a:	4c2a      	ldr	r4, [pc, #168]	; (8001fe4 <HAL_RCC_ClockConfig+0x13c>)
 8001f3c:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f3e:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f40:	d11c      	bne.n	8001f7c <HAL_RCC_ClockConfig+0xd4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f42:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f46:	d0ec      	beq.n	8001f22 <HAL_RCC_ClockConfig+0x7a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f48:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f4a:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f4e:	f023 0303 	bic.w	r3, r3, #3
 8001f52:	4313      	orrs	r3, r2
 8001f54:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8001f56:	f7ff f8e7 	bl	8001128 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f5a:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8001f5c:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	d114      	bne.n	8001f8c <HAL_RCC_ClockConfig+0xe4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f62:	6863      	ldr	r3, [r4, #4]
 8001f64:	f003 030c 	and.w	r3, r3, #12
 8001f68:	2b04      	cmp	r3, #4
 8001f6a:	d0ac      	beq.n	8001ec6 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f6c:	f7ff f8dc 	bl	8001128 <HAL_GetTick>
 8001f70:	1bc0      	subs	r0, r0, r7
 8001f72:	4540      	cmp	r0, r8
 8001f74:	d9f5      	bls.n	8001f62 <HAL_RCC_ClockConfig+0xba>
          return HAL_TIMEOUT;
 8001f76:	2003      	movs	r0, #3
 8001f78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f7c:	2a02      	cmp	r2, #2
 8001f7e:	d102      	bne.n	8001f86 <HAL_RCC_ClockConfig+0xde>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f80:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001f84:	e7df      	b.n	8001f46 <HAL_RCC_ClockConfig+0x9e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f86:	f013 0f02 	tst.w	r3, #2
 8001f8a:	e7dc      	b.n	8001f46 <HAL_RCC_ClockConfig+0x9e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f8c:	2b02      	cmp	r3, #2
 8001f8e:	d10f      	bne.n	8001fb0 <HAL_RCC_ClockConfig+0x108>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f90:	6863      	ldr	r3, [r4, #4]
 8001f92:	f003 030c 	and.w	r3, r3, #12
 8001f96:	2b08      	cmp	r3, #8
 8001f98:	d095      	beq.n	8001ec6 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f9a:	f7ff f8c5 	bl	8001128 <HAL_GetTick>
 8001f9e:	1bc0      	subs	r0, r0, r7
 8001fa0:	4540      	cmp	r0, r8
 8001fa2:	d9f5      	bls.n	8001f90 <HAL_RCC_ClockConfig+0xe8>
 8001fa4:	e7e7      	b.n	8001f76 <HAL_RCC_ClockConfig+0xce>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fa6:	f7ff f8bf 	bl	8001128 <HAL_GetTick>
 8001faa:	1bc0      	subs	r0, r0, r7
 8001fac:	4540      	cmp	r0, r8
 8001fae:	d8e2      	bhi.n	8001f76 <HAL_RCC_ClockConfig+0xce>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001fb0:	6863      	ldr	r3, [r4, #4]
 8001fb2:	f013 0f0c 	tst.w	r3, #12
 8001fb6:	d1f6      	bne.n	8001fa6 <HAL_RCC_ClockConfig+0xfe>
 8001fb8:	e785      	b.n	8001ec6 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fba:	6813      	ldr	r3, [r2, #0]
 8001fbc:	f023 0307 	bic.w	r3, r3, #7
 8001fc0:	4333      	orrs	r3, r6
 8001fc2:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001fc4:	6813      	ldr	r3, [r2, #0]
 8001fc6:	f003 0307 	and.w	r3, r3, #7
 8001fca:	429e      	cmp	r6, r3
 8001fcc:	d1a9      	bne.n	8001f22 <HAL_RCC_ClockConfig+0x7a>
 8001fce:	e780      	b.n	8001ed2 <HAL_RCC_ClockConfig+0x2a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001fd0:	6863      	ldr	r3, [r4, #4]
 8001fd2:	68e9      	ldr	r1, [r5, #12]
 8001fd4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001fd8:	430b      	orrs	r3, r1
 8001fda:	6063      	str	r3, [r4, #4]
 8001fdc:	e77e      	b.n	8001edc <HAL_RCC_ClockConfig+0x34>
 8001fde:	bf00      	nop
 8001fe0:	40022000 	.word	0x40022000
 8001fe4:	40021000 	.word	0x40021000
 8001fe8:	08008660 	.word	0x08008660
 8001fec:	2000021c 	.word	0x2000021c

08001ff0 <HAL_RCC_GetHCLKFreq>:
}
 8001ff0:	4b01      	ldr	r3, [pc, #4]	; (8001ff8 <HAL_RCC_GetHCLKFreq+0x8>)
 8001ff2:	6818      	ldr	r0, [r3, #0]
 8001ff4:	4770      	bx	lr
 8001ff6:	bf00      	nop
 8001ff8:	2000021c 	.word	0x2000021c

08001ffc <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001ffc:	4b04      	ldr	r3, [pc, #16]	; (8002010 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001ffe:	4a05      	ldr	r2, [pc, #20]	; (8002014 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8002006:	5cd3      	ldrb	r3, [r2, r3]
 8002008:	4a03      	ldr	r2, [pc, #12]	; (8002018 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800200a:	6810      	ldr	r0, [r2, #0]
}    
 800200c:	40d8      	lsrs	r0, r3
 800200e:	4770      	bx	lr
 8002010:	40021000 	.word	0x40021000
 8002014:	08008670 	.word	0x08008670
 8002018:	2000021c 	.word	0x2000021c

0800201c <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800201c:	4b04      	ldr	r3, [pc, #16]	; (8002030 <HAL_RCC_GetPCLK2Freq+0x14>)
 800201e:	4a05      	ldr	r2, [pc, #20]	; (8002034 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8002026:	5cd3      	ldrb	r3, [r2, r3]
 8002028:	4a03      	ldr	r2, [pc, #12]	; (8002038 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800202a:	6810      	ldr	r0, [r2, #0]
} 
 800202c:	40d8      	lsrs	r0, r3
 800202e:	4770      	bx	lr
 8002030:	40021000 	.word	0x40021000
 8002034:	08008670 	.word	0x08008670
 8002038:	2000021c 	.word	0x2000021c

0800203c <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800203c:	6803      	ldr	r3, [r0, #0]
{
 800203e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002042:	07d9      	lsls	r1, r3, #31
{
 8002044:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002046:	d520      	bpl.n	800208a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002048:	4c35      	ldr	r4, [pc, #212]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 800204a:	69e3      	ldr	r3, [r4, #28]
 800204c:	00da      	lsls	r2, r3, #3
 800204e:	d432      	bmi.n	80020b6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8002050:	2701      	movs	r7, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 8002052:	69e3      	ldr	r3, [r4, #28]
 8002054:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002058:	61e3      	str	r3, [r4, #28]
 800205a:	69e3      	ldr	r3, [r4, #28]
 800205c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002060:	9301      	str	r3, [sp, #4]
 8002062:	9b01      	ldr	r3, [sp, #4]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002064:	4e2f      	ldr	r6, [pc, #188]	; (8002124 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8002066:	6833      	ldr	r3, [r6, #0]
 8002068:	05db      	lsls	r3, r3, #23
 800206a:	d526      	bpl.n	80020ba <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800206c:	6a23      	ldr	r3, [r4, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800206e:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002072:	d136      	bne.n	80020e2 <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002074:	6a23      	ldr	r3, [r4, #32]
 8002076:	686a      	ldr	r2, [r5, #4]
 8002078:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800207c:	4313      	orrs	r3, r2
 800207e:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002080:	b11f      	cbz	r7, 800208a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002082:	69e3      	ldr	r3, [r4, #28]
 8002084:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002088:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800208a:	6828      	ldr	r0, [r5, #0]
 800208c:	0783      	lsls	r3, r0, #30
 800208e:	d506      	bpl.n	800209e <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002090:	4a23      	ldr	r2, [pc, #140]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8002092:	68a9      	ldr	r1, [r5, #8]
 8002094:	6853      	ldr	r3, [r2, #4]
 8002096:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800209a:	430b      	orrs	r3, r1
 800209c:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800209e:	f010 0010 	ands.w	r0, r0, #16
 80020a2:	d01b      	beq.n	80020dc <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80020a4:	4a1e      	ldr	r2, [pc, #120]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 80020a6:	68e9      	ldr	r1, [r5, #12]
 80020a8:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80020aa:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80020ac:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80020b0:	430b      	orrs	r3, r1
 80020b2:	6053      	str	r3, [r2, #4]
 80020b4:	e012      	b.n	80020dc <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 80020b6:	2700      	movs	r7, #0
 80020b8:	e7d4      	b.n	8002064 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020ba:	6833      	ldr	r3, [r6, #0]
 80020bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020c0:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80020c2:	f7ff f831 	bl	8001128 <HAL_GetTick>
 80020c6:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020c8:	6833      	ldr	r3, [r6, #0]
 80020ca:	05d8      	lsls	r0, r3, #23
 80020cc:	d4ce      	bmi.n	800206c <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020ce:	f7ff f82b 	bl	8001128 <HAL_GetTick>
 80020d2:	eba0 0008 	sub.w	r0, r0, r8
 80020d6:	2864      	cmp	r0, #100	; 0x64
 80020d8:	d9f6      	bls.n	80020c8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 80020da:	2003      	movs	r0, #3
}
 80020dc:	b002      	add	sp, #8
 80020de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80020e2:	686a      	ldr	r2, [r5, #4]
 80020e4:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d0c3      	beq.n	8002074 <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 80020ec:	2001      	movs	r0, #1
 80020ee:	4a0e      	ldr	r2, [pc, #56]	; (8002128 <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80020f0:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 80020f2:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80020f4:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80020f6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 80020fa:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 80020fc:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80020fe:	07d9      	lsls	r1, r3, #31
 8002100:	d5b8      	bpl.n	8002074 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 8002102:	f7ff f811 	bl	8001128 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002106:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800210a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800210c:	6a23      	ldr	r3, [r4, #32]
 800210e:	079a      	lsls	r2, r3, #30
 8002110:	d4b0      	bmi.n	8002074 <HAL_RCCEx_PeriphCLKConfig+0x38>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002112:	f7ff f809 	bl	8001128 <HAL_GetTick>
 8002116:	1b80      	subs	r0, r0, r6
 8002118:	4540      	cmp	r0, r8
 800211a:	d9f7      	bls.n	800210c <HAL_RCCEx_PeriphCLKConfig+0xd0>
 800211c:	e7dd      	b.n	80020da <HAL_RCCEx_PeriphCLKConfig+0x9e>
 800211e:	bf00      	nop
 8002120:	40021000 	.word	0x40021000
 8002124:	40007000 	.word	0x40007000
 8002128:	42420440 	.word	0x42420440

0800212c <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 800212c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002130:	4604      	mov	r4, r0
 8002132:	4688      	mov	r8, r1
 8002134:	4617      	mov	r7, r2
 8002136:	461d      	mov	r5, r3
 8002138:	9e06      	ldr	r6, [sp, #24]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 800213a:	6822      	ldr	r2, [r4, #0]
 800213c:	6893      	ldr	r3, [r2, #8]
 800213e:	ea38 0303 	bics.w	r3, r8, r3
 8002142:	bf0c      	ite	eq
 8002144:	2301      	moveq	r3, #1
 8002146:	2300      	movne	r3, #0
 8002148:	429f      	cmp	r7, r3
 800214a:	d102      	bne.n	8002152 <SPI_WaitFlagStateUntilTimeout+0x26>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 800214c:	2000      	movs	r0, #0
}
 800214e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 8002152:	1c6b      	adds	r3, r5, #1
 8002154:	d0f2      	beq.n	800213c <SPI_WaitFlagStateUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8002156:	bb55      	cbnz	r5, 80021ae <SPI_WaitFlagStateUntilTimeout+0x82>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002158:	6823      	ldr	r3, [r4, #0]
 800215a:	685a      	ldr	r2, [r3, #4]
 800215c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002160:	605a      	str	r2, [r3, #4]
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002162:	6862      	ldr	r2, [r4, #4]
 8002164:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8002168:	d10a      	bne.n	8002180 <SPI_WaitFlagStateUntilTimeout+0x54>
 800216a:	68a2      	ldr	r2, [r4, #8]
 800216c:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8002170:	d002      	beq.n	8002178 <SPI_WaitFlagStateUntilTimeout+0x4c>
 8002172:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8002176:	d103      	bne.n	8002180 <SPI_WaitFlagStateUntilTimeout+0x54>
          __HAL_SPI_DISABLE(hspi);
 8002178:	681a      	ldr	r2, [r3, #0]
 800217a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800217e:	601a      	str	r2, [r3, #0]
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002180:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002182:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8002186:	d109      	bne.n	800219c <SPI_WaitFlagStateUntilTimeout+0x70>
          SPI_RESET_CRC(hspi);
 8002188:	681a      	ldr	r2, [r3, #0]
 800218a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800218e:	0412      	lsls	r2, r2, #16
 8002190:	0c12      	lsrs	r2, r2, #16
 8002192:	601a      	str	r2, [r3, #0]
 8002194:	681a      	ldr	r2, [r3, #0]
 8002196:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800219a:	601a      	str	r2, [r3, #0]
        hspi->State= HAL_SPI_STATE_READY;
 800219c:	2301      	movs	r3, #1
 800219e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 80021a2:	2300      	movs	r3, #0
 80021a4:	2003      	movs	r0, #3
 80021a6:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 80021aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 80021ae:	f7fe ffbb 	bl	8001128 <HAL_GetTick>
 80021b2:	1b80      	subs	r0, r0, r6
 80021b4:	4285      	cmp	r5, r0
 80021b6:	d8c0      	bhi.n	800213a <SPI_WaitFlagStateUntilTimeout+0xe>
 80021b8:	e7ce      	b.n	8002158 <SPI_WaitFlagStateUntilTimeout+0x2c>

080021ba <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80021ba:	b513      	push	{r0, r1, r4, lr}
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80021bc:	460b      	mov	r3, r1
 80021be:	9200      	str	r2, [sp, #0]
 80021c0:	2180      	movs	r1, #128	; 0x80
 80021c2:	2200      	movs	r2, #0
{
 80021c4:	4604      	mov	r4, r0
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80021c6:	f7ff ffb1 	bl	800212c <SPI_WaitFlagStateUntilTimeout>
 80021ca:	b120      	cbz	r0, 80021d6 <SPI_CheckFlag_BSY+0x1c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
 80021cc:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80021ce:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80021d0:	f043 0320 	orr.w	r3, r3, #32
 80021d4:	6563      	str	r3, [r4, #84]	; 0x54
  }
  return HAL_OK;
}
 80021d6:	b002      	add	sp, #8
 80021d8:	bd10      	pop	{r4, pc}

080021da <HAL_SPI_Transmit>:
{
 80021da:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 80021de:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 80021e0:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 80021e4:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 80021e6:	2b01      	cmp	r3, #1
{
 80021e8:	460d      	mov	r5, r1
 80021ea:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 80021ec:	f000 809c 	beq.w	8002328 <HAL_SPI_Transmit+0x14e>
 80021f0:	2301      	movs	r3, #1
 80021f2:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 80021f6:	f7fe ff97 	bl	8001128 <HAL_GetTick>
 80021fa:	4607      	mov	r7, r0
  if(hspi->State != HAL_SPI_STATE_READY)
 80021fc:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8002200:	b2c0      	uxtb	r0, r0
 8002202:	2801      	cmp	r0, #1
 8002204:	f040 808e 	bne.w	8002324 <HAL_SPI_Transmit+0x14a>
  if((pData == NULL ) || (Size == 0U))
 8002208:	2d00      	cmp	r5, #0
 800220a:	d04e      	beq.n	80022aa <HAL_SPI_Transmit+0xd0>
 800220c:	f1b8 0f00 	cmp.w	r8, #0
 8002210:	d04b      	beq.n	80022aa <HAL_SPI_Transmit+0xd0>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002212:	2303      	movs	r3, #3
 8002214:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002218:	2300      	movs	r3, #0
 800221a:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800221c:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 800221e:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  hspi->RxXferSize  = 0U;
 8002222:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002224:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002226:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002228:	6423      	str	r3, [r4, #64]	; 0x40
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800222a:	68a3      	ldr	r3, [r4, #8]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800222c:	6325      	str	r5, [r4, #48]	; 0x30
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800222e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002232:	6823      	ldr	r3, [r4, #0]
  hspi->TxXferSize  = Size;
 8002234:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
    SPI_1LINE_TX(hspi);
 8002238:	bf02      	ittt	eq
 800223a:	681a      	ldreq	r2, [r3, #0]
 800223c:	f442 4280 	orreq.w	r2, r2, #16384	; 0x4000
 8002240:	601a      	streq	r2, [r3, #0]
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002242:	681a      	ldr	r2, [r3, #0]
 8002244:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8002246:	bf5e      	ittt	pl
 8002248:	681a      	ldrpl	r2, [r3, #0]
 800224a:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 800224e:	601a      	strpl	r2, [r3, #0]
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002250:	68e2      	ldr	r2, [r4, #12]
 8002252:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8002256:	6862      	ldr	r2, [r4, #4]
 8002258:	d138      	bne.n	80022cc <HAL_SPI_Transmit+0xf2>
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 800225a:	b11a      	cbz	r2, 8002264 <HAL_SPI_Transmit+0x8a>
 800225c:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 800225e:	b292      	uxth	r2, r2
 8002260:	2a01      	cmp	r2, #1
 8002262:	d106      	bne.n	8002272 <HAL_SPI_Transmit+0x98>
          hspi->Instance->DR = *((uint16_t *)pData);
 8002264:	f835 2b02 	ldrh.w	r2, [r5], #2
 8002268:	60da      	str	r2, [r3, #12]
          hspi->TxXferCount--;
 800226a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800226c:	3b01      	subs	r3, #1
 800226e:	b29b      	uxth	r3, r3
 8002270:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8002272:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002274:	b29b      	uxth	r3, r3
 8002276:	b993      	cbnz	r3, 800229e <HAL_SPI_Transmit+0xc4>
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8002278:	9700      	str	r7, [sp, #0]
 800227a:	4633      	mov	r3, r6
 800227c:	2201      	movs	r2, #1
 800227e:	2102      	movs	r1, #2
 8002280:	4620      	mov	r0, r4
 8002282:	f7ff ff53 	bl	800212c <SPI_WaitFlagStateUntilTimeout>
 8002286:	b978      	cbnz	r0, 80022a8 <HAL_SPI_Transmit+0xce>
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8002288:	463a      	mov	r2, r7
 800228a:	4631      	mov	r1, r6
 800228c:	4620      	mov	r0, r4
 800228e:	f7ff ff94 	bl	80021ba <SPI_CheckFlag_BSY>
 8002292:	2800      	cmp	r0, #0
 8002294:	d038      	beq.n	8002308 <HAL_SPI_Transmit+0x12e>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002296:	2320      	movs	r3, #32
    errorcode = HAL_ERROR;
 8002298:	2001      	movs	r0, #1
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800229a:	6563      	str	r3, [r4, #84]	; 0x54
    goto error;
 800229c:	e005      	b.n	80022aa <HAL_SPI_Transmit+0xd0>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800229e:	6823      	ldr	r3, [r4, #0]
 80022a0:	689a      	ldr	r2, [r3, #8]
 80022a2:	0790      	lsls	r0, r2, #30
 80022a4:	d4de      	bmi.n	8002264 <HAL_SPI_Transmit+0x8a>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80022a6:	b94e      	cbnz	r6, 80022bc <HAL_SPI_Transmit+0xe2>
          errorcode = HAL_TIMEOUT;
 80022a8:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 80022aa:	2301      	movs	r3, #1
 80022ac:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80022b0:	2300      	movs	r3, #0
 80022b2:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 80022b6:	b004      	add	sp, #16
 80022b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80022bc:	1c71      	adds	r1, r6, #1
 80022be:	d0d8      	beq.n	8002272 <HAL_SPI_Transmit+0x98>
 80022c0:	f7fe ff32 	bl	8001128 <HAL_GetTick>
 80022c4:	1bc0      	subs	r0, r0, r7
 80022c6:	4286      	cmp	r6, r0
 80022c8:	d8d3      	bhi.n	8002272 <HAL_SPI_Transmit+0x98>
 80022ca:	e7ed      	b.n	80022a8 <HAL_SPI_Transmit+0xce>
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 80022cc:	b11a      	cbz	r2, 80022d6 <HAL_SPI_Transmit+0xfc>
 80022ce:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 80022d0:	b292      	uxth	r2, r2
 80022d2:	2a01      	cmp	r2, #1
 80022d4:	d106      	bne.n	80022e4 <HAL_SPI_Transmit+0x10a>
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 80022d6:	f815 2b01 	ldrb.w	r2, [r5], #1
 80022da:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 80022dc:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80022de:	3b01      	subs	r3, #1
 80022e0:	b29b      	uxth	r3, r3
 80022e2:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 80022e4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80022e6:	b29b      	uxth	r3, r3
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d0c5      	beq.n	8002278 <HAL_SPI_Transmit+0x9e>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80022ec:	6823      	ldr	r3, [r4, #0]
 80022ee:	689a      	ldr	r2, [r3, #8]
 80022f0:	0792      	lsls	r2, r2, #30
 80022f2:	d4f0      	bmi.n	80022d6 <HAL_SPI_Transmit+0xfc>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80022f4:	2e00      	cmp	r6, #0
 80022f6:	d0d7      	beq.n	80022a8 <HAL_SPI_Transmit+0xce>
 80022f8:	1c73      	adds	r3, r6, #1
 80022fa:	d0f3      	beq.n	80022e4 <HAL_SPI_Transmit+0x10a>
 80022fc:	f7fe ff14 	bl	8001128 <HAL_GetTick>
 8002300:	1bc0      	subs	r0, r0, r7
 8002302:	4286      	cmp	r6, r0
 8002304:	d8ee      	bhi.n	80022e4 <HAL_SPI_Transmit+0x10a>
 8002306:	e7cf      	b.n	80022a8 <HAL_SPI_Transmit+0xce>
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002308:	68a3      	ldr	r3, [r4, #8]
 800230a:	b933      	cbnz	r3, 800231a <HAL_SPI_Transmit+0x140>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800230c:	9303      	str	r3, [sp, #12]
 800230e:	6823      	ldr	r3, [r4, #0]
 8002310:	68da      	ldr	r2, [r3, #12]
 8002312:	9203      	str	r2, [sp, #12]
 8002314:	689b      	ldr	r3, [r3, #8]
 8002316:	9303      	str	r3, [sp, #12]
 8002318:	9b03      	ldr	r3, [sp, #12]
  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800231a:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 800231c:	3000      	adds	r0, #0
 800231e:	bf18      	it	ne
 8002320:	2001      	movne	r0, #1
 8002322:	e7c2      	b.n	80022aa <HAL_SPI_Transmit+0xd0>
 8002324:	2002      	movs	r0, #2
 8002326:	e7c0      	b.n	80022aa <HAL_SPI_Transmit+0xd0>
  __HAL_LOCK(hspi);
 8002328:	2002      	movs	r0, #2
 800232a:	e7c4      	b.n	80022b6 <HAL_SPI_Transmit+0xdc>

0800232c <HAL_SPI_TransmitReceive>:
{
 800232c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002330:	4699      	mov	r9, r3
  __HAL_LOCK(hspi);
 8002332:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8002336:	b085      	sub	sp, #20
  __HAL_LOCK(hspi);
 8002338:	2b01      	cmp	r3, #1
{
 800233a:	4604      	mov	r4, r0
 800233c:	460d      	mov	r5, r1
 800233e:	4616      	mov	r6, r2
 8002340:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  __HAL_LOCK(hspi);
 8002342:	f000 80ee 	beq.w	8002522 <HAL_SPI_TransmitReceive+0x1f6>
 8002346:	2301      	movs	r3, #1
 8002348:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 800234c:	f7fe feec 	bl	8001128 <HAL_GetTick>
  tmp  = hspi->State;
 8002350:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tickstart = HAL_GetTick();
 8002354:	4680      	mov	r8, r0
  tmp  = hspi->State;
 8002356:	b2db      	uxtb	r3, r3
  if(!((tmp == HAL_SPI_STATE_READY) || \
 8002358:	2b01      	cmp	r3, #1
  tmp1 = hspi->Init.Mode;
 800235a:	6861      	ldr	r1, [r4, #4]
  if(!((tmp == HAL_SPI_STATE_READY) || \
 800235c:	d00a      	beq.n	8002374 <HAL_SPI_TransmitReceive+0x48>
 800235e:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 8002362:	f040 80dc 	bne.w	800251e <HAL_SPI_TransmitReceive+0x1f2>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 8002366:	68a2      	ldr	r2, [r4, #8]
 8002368:	2a00      	cmp	r2, #0
 800236a:	f040 80d8 	bne.w	800251e <HAL_SPI_TransmitReceive+0x1f2>
 800236e:	2b04      	cmp	r3, #4
 8002370:	f040 80d5 	bne.w	800251e <HAL_SPI_TransmitReceive+0x1f2>
  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002374:	2d00      	cmp	r5, #0
 8002376:	d04e      	beq.n	8002416 <HAL_SPI_TransmitReceive+0xea>
 8002378:	2e00      	cmp	r6, #0
 800237a:	d04c      	beq.n	8002416 <HAL_SPI_TransmitReceive+0xea>
 800237c:	f1b9 0f00 	cmp.w	r9, #0
 8002380:	d049      	beq.n	8002416 <HAL_SPI_TransmitReceive+0xea>
  if(hspi->State == HAL_SPI_STATE_READY)
 8002382:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002386:	63a6      	str	r6, [r4, #56]	; 0x38
  if(hspi->State == HAL_SPI_STATE_READY)
 8002388:	2b01      	cmp	r3, #1
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800238a:	bf04      	itt	eq
 800238c:	2305      	moveq	r3, #5
 800238e:	f884 3051 	strbeq.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002392:	2300      	movs	r3, #0
 8002394:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 8002396:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002398:	6463      	str	r3, [r4, #68]	; 0x44
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 800239a:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 800239c:	f8a4 903e 	strh.w	r9, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 80023a0:	f8a4 9036 	strh.w	r9, [r4, #54]	; 0x36
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 80023a4:	681a      	ldr	r2, [r3, #0]
  hspi->RxXferSize  = Size;
 80023a6:	f8a4 903c 	strh.w	r9, [r4, #60]	; 0x3c
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 80023aa:	0650      	lsls	r0, r2, #25
    __HAL_SPI_ENABLE(hspi);
 80023ac:	bf58      	it	pl
 80023ae:	681a      	ldrpl	r2, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80023b0:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 80023b2:	bf58      	it	pl
 80023b4:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
  hspi->TxXferSize  = Size;
 80023b8:	f8a4 9034 	strh.w	r9, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 80023bc:	bf58      	it	pl
 80023be:	601a      	strpl	r2, [r3, #0]
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80023c0:	68e2      	ldr	r2, [r4, #12]
 80023c2:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80023c6:	d15d      	bne.n	8002484 <HAL_SPI_TransmitReceive+0x158>
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 80023c8:	b119      	cbz	r1, 80023d2 <HAL_SPI_TransmitReceive+0xa6>
 80023ca:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 80023cc:	b292      	uxth	r2, r2
 80023ce:	2a01      	cmp	r2, #1
 80023d0:	d106      	bne.n	80023e0 <HAL_SPI_TransmitReceive+0xb4>
      hspi->Instance->DR = *((uint16_t *)pTxData);
 80023d2:	f835 2b02 	ldrh.w	r2, [r5], #2
 80023d6:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 80023d8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80023da:	3b01      	subs	r3, #1
 80023dc:	b29b      	uxth	r3, r3
 80023de:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 80023e0:	f04f 0901 	mov.w	r9, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80023e4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80023e6:	b29b      	uxth	r3, r3
 80023e8:	b9bb      	cbnz	r3, 800241a <HAL_SPI_TransmitReceive+0xee>
 80023ea:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80023ec:	b29b      	uxth	r3, r3
 80023ee:	b9a3      	cbnz	r3, 800241a <HAL_SPI_TransmitReceive+0xee>
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 80023f0:	f8cd 8000 	str.w	r8, [sp]
 80023f4:	463b      	mov	r3, r7
 80023f6:	2201      	movs	r2, #1
 80023f8:	2102      	movs	r1, #2
 80023fa:	4620      	mov	r0, r4
 80023fc:	f7ff fe96 	bl	800212c <SPI_WaitFlagStateUntilTimeout>
 8002400:	2800      	cmp	r0, #0
 8002402:	d135      	bne.n	8002470 <HAL_SPI_TransmitReceive+0x144>
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8002404:	4642      	mov	r2, r8
 8002406:	4639      	mov	r1, r7
 8002408:	4620      	mov	r0, r4
 800240a:	f7ff fed6 	bl	80021ba <SPI_CheckFlag_BSY>
 800240e:	2800      	cmp	r0, #0
 8002410:	d07a      	beq.n	8002508 <HAL_SPI_TransmitReceive+0x1dc>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002412:	2320      	movs	r3, #32
 8002414:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8002416:	2001      	movs	r0, #1
 8002418:	e02b      	b.n	8002472 <HAL_SPI_TransmitReceive+0x146>
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 800241a:	f1b9 0f00 	cmp.w	r9, #0
 800241e:	d00f      	beq.n	8002440 <HAL_SPI_TransmitReceive+0x114>
 8002420:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002422:	b29b      	uxth	r3, r3
 8002424:	b163      	cbz	r3, 8002440 <HAL_SPI_TransmitReceive+0x114>
 8002426:	6823      	ldr	r3, [r4, #0]
 8002428:	689a      	ldr	r2, [r3, #8]
 800242a:	0791      	lsls	r1, r2, #30
 800242c:	d508      	bpl.n	8002440 <HAL_SPI_TransmitReceive+0x114>
        txallowed = 0U;
 800242e:	f04f 0900 	mov.w	r9, #0
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8002432:	f835 2b02 	ldrh.w	r2, [r5], #2
 8002436:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 8002438:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800243a:	3b01      	subs	r3, #1
 800243c:	b29b      	uxth	r3, r3
 800243e:	86e3      	strh	r3, [r4, #54]	; 0x36
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8002440:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002442:	b29b      	uxth	r3, r3
 8002444:	b163      	cbz	r3, 8002460 <HAL_SPI_TransmitReceive+0x134>
 8002446:	6823      	ldr	r3, [r4, #0]
 8002448:	689a      	ldr	r2, [r3, #8]
 800244a:	07d2      	lsls	r2, r2, #31
 800244c:	d508      	bpl.n	8002460 <HAL_SPI_TransmitReceive+0x134>
        txallowed = 1U;
 800244e:	f04f 0901 	mov.w	r9, #1
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 8002452:	68db      	ldr	r3, [r3, #12]
 8002454:	f826 3b02 	strh.w	r3, [r6], #2
        hspi->RxXferCount--;
 8002458:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800245a:	3b01      	subs	r3, #1
 800245c:	b29b      	uxth	r3, r3
 800245e:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8002460:	1c78      	adds	r0, r7, #1
 8002462:	d0bf      	beq.n	80023e4 <HAL_SPI_TransmitReceive+0xb8>
 8002464:	f7fe fe60 	bl	8001128 <HAL_GetTick>
 8002468:	eba0 0008 	sub.w	r0, r0, r8
 800246c:	4287      	cmp	r7, r0
 800246e:	d8b9      	bhi.n	80023e4 <HAL_SPI_TransmitReceive+0xb8>
        errorcode = HAL_TIMEOUT;
 8002470:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8002472:	2301      	movs	r3, #1
 8002474:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002478:	2300      	movs	r3, #0
 800247a:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 800247e:	b005      	add	sp, #20
 8002480:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8002484:	b119      	cbz	r1, 800248e <HAL_SPI_TransmitReceive+0x162>
 8002486:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8002488:	b292      	uxth	r2, r2
 800248a:	2a01      	cmp	r2, #1
 800248c:	d106      	bne.n	800249c <HAL_SPI_TransmitReceive+0x170>
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 800248e:	f815 2b01 	ldrb.w	r2, [r5], #1
 8002492:	731a      	strb	r2, [r3, #12]
      hspi->TxXferCount--;
 8002494:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002496:	3b01      	subs	r3, #1
 8002498:	b29b      	uxth	r3, r3
 800249a:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 800249c:	f04f 0901 	mov.w	r9, #1
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80024a0:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80024a2:	b29b      	uxth	r3, r3
 80024a4:	b91b      	cbnz	r3, 80024ae <HAL_SPI_TransmitReceive+0x182>
 80024a6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80024a8:	b29b      	uxth	r3, r3
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d0a0      	beq.n	80023f0 <HAL_SPI_TransmitReceive+0xc4>
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 80024ae:	f1b9 0f00 	cmp.w	r9, #0
 80024b2:	d00f      	beq.n	80024d4 <HAL_SPI_TransmitReceive+0x1a8>
 80024b4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80024b6:	b29b      	uxth	r3, r3
 80024b8:	b163      	cbz	r3, 80024d4 <HAL_SPI_TransmitReceive+0x1a8>
 80024ba:	6823      	ldr	r3, [r4, #0]
 80024bc:	689a      	ldr	r2, [r3, #8]
 80024be:	0791      	lsls	r1, r2, #30
 80024c0:	d508      	bpl.n	80024d4 <HAL_SPI_TransmitReceive+0x1a8>
        txallowed = 0U;
 80024c2:	f04f 0900 	mov.w	r9, #0
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 80024c6:	782a      	ldrb	r2, [r5, #0]
 80024c8:	3501      	adds	r5, #1
 80024ca:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 80024cc:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80024ce:	3b01      	subs	r3, #1
 80024d0:	b29b      	uxth	r3, r3
 80024d2:	86e3      	strh	r3, [r4, #54]	; 0x36
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 80024d4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80024d6:	b29b      	uxth	r3, r3
 80024d8:	b16b      	cbz	r3, 80024f6 <HAL_SPI_TransmitReceive+0x1ca>
 80024da:	6823      	ldr	r3, [r4, #0]
 80024dc:	689a      	ldr	r2, [r3, #8]
 80024de:	07d2      	lsls	r2, r2, #31
 80024e0:	d509      	bpl.n	80024f6 <HAL_SPI_TransmitReceive+0x1ca>
        txallowed = 1U;
 80024e2:	f04f 0901 	mov.w	r9, #1
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 80024e6:	68db      	ldr	r3, [r3, #12]
 80024e8:	3601      	adds	r6, #1
 80024ea:	f806 3c01 	strb.w	r3, [r6, #-1]
        hspi->RxXferCount--;
 80024ee:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80024f0:	3b01      	subs	r3, #1
 80024f2:	b29b      	uxth	r3, r3
 80024f4:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 80024f6:	1c7b      	adds	r3, r7, #1
 80024f8:	d0d2      	beq.n	80024a0 <HAL_SPI_TransmitReceive+0x174>
 80024fa:	f7fe fe15 	bl	8001128 <HAL_GetTick>
 80024fe:	eba0 0008 	sub.w	r0, r0, r8
 8002502:	4287      	cmp	r7, r0
 8002504:	d8cc      	bhi.n	80024a0 <HAL_SPI_TransmitReceive+0x174>
 8002506:	e7b3      	b.n	8002470 <HAL_SPI_TransmitReceive+0x144>
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002508:	68a3      	ldr	r3, [r4, #8]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d1b1      	bne.n	8002472 <HAL_SPI_TransmitReceive+0x146>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800250e:	6823      	ldr	r3, [r4, #0]
 8002510:	9003      	str	r0, [sp, #12]
 8002512:	68da      	ldr	r2, [r3, #12]
 8002514:	9203      	str	r2, [sp, #12]
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	9303      	str	r3, [sp, #12]
 800251a:	9b03      	ldr	r3, [sp, #12]
 800251c:	e7a9      	b.n	8002472 <HAL_SPI_TransmitReceive+0x146>
    errorcode = HAL_BUSY;
 800251e:	2002      	movs	r0, #2
 8002520:	e7a7      	b.n	8002472 <HAL_SPI_TransmitReceive+0x146>
  __HAL_LOCK(hspi);
 8002522:	2002      	movs	r0, #2
 8002524:	e7ab      	b.n	800247e <HAL_SPI_TransmitReceive+0x152>

08002526 <HAL_SPI_Receive>:
{
 8002526:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800252a:	461e      	mov	r6, r3
  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800252c:	6843      	ldr	r3, [r0, #4]
{
 800252e:	4604      	mov	r4, r0
  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002530:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
{
 8002534:	460d      	mov	r5, r1
 8002536:	4690      	mov	r8, r2
  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002538:	d10c      	bne.n	8002554 <HAL_SPI_Receive+0x2e>
 800253a:	6883      	ldr	r3, [r0, #8]
 800253c:	b953      	cbnz	r3, 8002554 <HAL_SPI_Receive+0x2e>
     hspi->State = HAL_SPI_STATE_BUSY_RX;
 800253e:	2304      	movs	r3, #4
 8002540:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
    return HAL_SPI_TransmitReceive(hspi,pData,pData,Size,Timeout);
 8002544:	4613      	mov	r3, r2
 8002546:	9600      	str	r6, [sp, #0]
 8002548:	460a      	mov	r2, r1
 800254a:	f7ff feef 	bl	800232c <HAL_SPI_TransmitReceive>
}
 800254e:	b002      	add	sp, #8
 8002550:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hspi);
 8002554:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 8002558:	2b01      	cmp	r3, #1
 800255a:	f000 8081 	beq.w	8002660 <HAL_SPI_Receive+0x13a>
 800255e:	2301      	movs	r3, #1
 8002560:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 8002564:	f7fe fde0 	bl	8001128 <HAL_GetTick>
 8002568:	4607      	mov	r7, r0
  if(hspi->State != HAL_SPI_STATE_READY)
 800256a:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 800256e:	b2c0      	uxtb	r0, r0
 8002570:	2801      	cmp	r0, #1
 8002572:	d173      	bne.n	800265c <HAL_SPI_Receive+0x136>
  if((pData == NULL ) || (Size == 0U))
 8002574:	2d00      	cmp	r5, #0
 8002576:	d058      	beq.n	800262a <HAL_SPI_Receive+0x104>
 8002578:	f1b8 0f00 	cmp.w	r8, #0
 800257c:	d055      	beq.n	800262a <HAL_SPI_Receive+0x104>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800257e:	2304      	movs	r3, #4
 8002580:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002584:	2300      	movs	r3, #0
 8002586:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002588:	6323      	str	r3, [r4, #48]	; 0x30
  hspi->RxXferCount = Size;
 800258a:	f8a4 803e 	strh.w	r8, [r4, #62]	; 0x3e
  hspi->TxXferSize  = 0U;
 800258e:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8002590:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->RxISR       = NULL;
 8002592:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002594:	6463      	str	r3, [r4, #68]	; 0x44
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002596:	68a3      	ldr	r3, [r4, #8]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002598:	63a5      	str	r5, [r4, #56]	; 0x38
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800259a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800259e:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferSize  = Size;
 80025a0:	f8a4 803c 	strh.w	r8, [r4, #60]	; 0x3c
    SPI_1LINE_RX(hspi);
 80025a4:	bf02      	ittt	eq
 80025a6:	681a      	ldreq	r2, [r3, #0]
 80025a8:	f422 4280 	biceq.w	r2, r2, #16384	; 0x4000
 80025ac:	601a      	streq	r2, [r3, #0]
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80025ae:	681a      	ldr	r2, [r3, #0]
 80025b0:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 80025b2:	bf5e      	ittt	pl
 80025b4:	681a      	ldrpl	r2, [r3, #0]
 80025b6:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 80025ba:	601a      	strpl	r2, [r3, #0]
  if(hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80025bc:	68e3      	ldr	r3, [r4, #12]
 80025be:	b1cb      	cbz	r3, 80025f4 <HAL_SPI_Receive+0xce>
    while(hspi->RxXferCount > 0U)
 80025c0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80025c2:	b29b      	uxth	r3, r3
 80025c4:	b1d3      	cbz	r3, 80025fc <HAL_SPI_Receive+0xd6>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80025c6:	6823      	ldr	r3, [r4, #0]
 80025c8:	689a      	ldr	r2, [r3, #8]
 80025ca:	07d2      	lsls	r2, r2, #31
 80025cc:	d53c      	bpl.n	8002648 <HAL_SPI_Receive+0x122>
        *((uint16_t*)pData) = hspi->Instance->DR;
 80025ce:	68db      	ldr	r3, [r3, #12]
 80025d0:	f825 3b02 	strh.w	r3, [r5], #2
        hspi->RxXferCount--;
 80025d4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80025d6:	3b01      	subs	r3, #1
 80025d8:	b29b      	uxth	r3, r3
 80025da:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80025dc:	e7f0      	b.n	80025c0 <HAL_SPI_Receive+0x9a>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80025de:	6823      	ldr	r3, [r4, #0]
 80025e0:	689a      	ldr	r2, [r3, #8]
 80025e2:	07d0      	lsls	r0, r2, #31
 80025e4:	d51f      	bpl.n	8002626 <HAL_SPI_Receive+0x100>
        (* (uint8_t *)pData)= *(__IO uint8_t *)&hspi->Instance->DR;
 80025e6:	7b1b      	ldrb	r3, [r3, #12]
 80025e8:	f805 3b01 	strb.w	r3, [r5], #1
        hspi->RxXferCount--;
 80025ec:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80025ee:	3b01      	subs	r3, #1
 80025f0:	b29b      	uxth	r3, r3
 80025f2:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while(hspi->RxXferCount > 0U)
 80025f4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80025f6:	b29b      	uxth	r3, r3
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d1f0      	bne.n	80025de <HAL_SPI_Receive+0xb8>
  if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80025fc:	6863      	ldr	r3, [r4, #4]
 80025fe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002602:	d10b      	bne.n	800261c <HAL_SPI_Receive+0xf6>
 8002604:	68a3      	ldr	r3, [r4, #8]
 8002606:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800260a:	d002      	beq.n	8002612 <HAL_SPI_Receive+0xec>
 800260c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002610:	d104      	bne.n	800261c <HAL_SPI_Receive+0xf6>
    __HAL_SPI_DISABLE(hspi);
 8002612:	6822      	ldr	r2, [r4, #0]
 8002614:	6813      	ldr	r3, [r2, #0]
 8002616:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800261a:	6013      	str	r3, [r2, #0]
  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800261c:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 800261e:	3000      	adds	r0, #0
 8002620:	bf18      	it	ne
 8002622:	2001      	movne	r0, #1
 8002624:	e001      	b.n	800262a <HAL_SPI_Receive+0x104>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8002626:	b93e      	cbnz	r6, 8002638 <HAL_SPI_Receive+0x112>
          errorcode = HAL_TIMEOUT;
 8002628:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 800262a:	2301      	movs	r3, #1
 800262c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002630:	2300      	movs	r3, #0
 8002632:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
 8002636:	e78a      	b.n	800254e <HAL_SPI_Receive+0x28>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8002638:	1c71      	adds	r1, r6, #1
 800263a:	d0db      	beq.n	80025f4 <HAL_SPI_Receive+0xce>
 800263c:	f7fe fd74 	bl	8001128 <HAL_GetTick>
 8002640:	1bc0      	subs	r0, r0, r7
 8002642:	4286      	cmp	r6, r0
 8002644:	d8d6      	bhi.n	80025f4 <HAL_SPI_Receive+0xce>
 8002646:	e7ef      	b.n	8002628 <HAL_SPI_Receive+0x102>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8002648:	2e00      	cmp	r6, #0
 800264a:	d0ed      	beq.n	8002628 <HAL_SPI_Receive+0x102>
 800264c:	1c73      	adds	r3, r6, #1
 800264e:	d0b7      	beq.n	80025c0 <HAL_SPI_Receive+0x9a>
 8002650:	f7fe fd6a 	bl	8001128 <HAL_GetTick>
 8002654:	1bc0      	subs	r0, r0, r7
 8002656:	4286      	cmp	r6, r0
 8002658:	d8b2      	bhi.n	80025c0 <HAL_SPI_Receive+0x9a>
 800265a:	e7e5      	b.n	8002628 <HAL_SPI_Receive+0x102>
    errorcode = HAL_BUSY;
 800265c:	2002      	movs	r0, #2
 800265e:	e7e4      	b.n	800262a <HAL_SPI_Receive+0x104>
  __HAL_LOCK(hspi);
 8002660:	2002      	movs	r0, #2
 8002662:	e774      	b.n	800254e <HAL_SPI_Receive+0x28>

08002664 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002664:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8002666:	4604      	mov	r4, r0
 8002668:	2800      	cmp	r0, #0
 800266a:	d034      	beq.n	80026d6 <HAL_SPI_Init+0x72>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800266c:	2300      	movs	r3, #0
 800266e:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8002670:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8002674:	b90b      	cbnz	r3, 800267a <HAL_SPI_Init+0x16>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002676:	f002 fa0f 	bl	8004a98 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 800267a:	2302      	movs	r3, #2

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800267c:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 800267e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8002682:	680b      	ldr	r3, [r1, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002684:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 8002686:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800268a:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800268c:	6863      	ldr	r3, [r4, #4]
 800268e:	69a2      	ldr	r2, [r4, #24]
 8002690:	4303      	orrs	r3, r0
 8002692:	68e0      	ldr	r0, [r4, #12]
 8002694:	4303      	orrs	r3, r0
 8002696:	6920      	ldr	r0, [r4, #16]
 8002698:	4303      	orrs	r3, r0
 800269a:	6960      	ldr	r0, [r4, #20]
 800269c:	4303      	orrs	r3, r0
 800269e:	69e0      	ldr	r0, [r4, #28]
 80026a0:	4303      	orrs	r3, r0
 80026a2:	6a20      	ldr	r0, [r4, #32]
 80026a4:	4303      	orrs	r3, r0
 80026a6:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80026a8:	4303      	orrs	r3, r0
 80026aa:	f402 7000 	and.w	r0, r2, #512	; 0x200
 80026ae:	4303      	orrs	r3, r0
 80026b0:	600b      	str	r3, [r1, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80026b2:	0c12      	lsrs	r2, r2, #16
 80026b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80026b6:	f002 0204 	and.w	r2, r2, #4
 80026ba:	431a      	orrs	r2, r3

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 80026bc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80026be:	604a      	str	r2, [r1, #4]
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 80026c0:	610b      	str	r3, [r1, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80026c2:	69cb      	ldr	r3, [r1, #28]
#else
  uCRCErrorWorkaroundCheck = 0U;
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80026c4:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80026c6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80026ca:	61cb      	str	r3, [r1, #28]
  hspi->State = HAL_SPI_STATE_READY;
 80026cc:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80026ce:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80026d0:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  
  return HAL_OK;
 80026d4:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80026d6:	2001      	movs	r0, #1
}
 80026d8:	bd10      	pop	{r4, pc}

080026da <HAL_TIM_Base_Start>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80026da:	2302      	movs	r3, #2

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80026dc:	6802      	ldr	r2, [r0, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 80026de:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE(htim);
 80026e2:	6813      	ldr	r3, [r2, #0]
 80026e4:	f043 0301 	orr.w	r3, r3, #1
 80026e8:	6013      	str	r3, [r2, #0]

  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80026ea:	2301      	movs	r3, #1
 80026ec:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
}
 80026f0:	2000      	movs	r0, #0
 80026f2:	4770      	bx	lr

080026f4 <HAL_TIM_Base_Stop>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80026f4:	2302      	movs	r3, #2

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80026f6:	f241 1211 	movw	r2, #4369	; 0x1111
  htim->State= HAL_TIM_STATE_BUSY;
 80026fa:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_DISABLE(htim);
 80026fe:	6803      	ldr	r3, [r0, #0]
 8002700:	6a19      	ldr	r1, [r3, #32]
 8002702:	4211      	tst	r1, r2
 8002704:	d108      	bne.n	8002718 <HAL_TIM_Base_Stop+0x24>
 8002706:	f240 4244 	movw	r2, #1092	; 0x444
 800270a:	6a19      	ldr	r1, [r3, #32]
 800270c:	4211      	tst	r1, r2
 800270e:	bf02      	ittt	eq
 8002710:	681a      	ldreq	r2, [r3, #0]
 8002712:	f022 0201 	biceq.w	r2, r2, #1
 8002716:	601a      	streq	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002718:	2301      	movs	r3, #1
 800271a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
}
 800271e:	2000      	movs	r0, #0
 8002720:	4770      	bx	lr

08002722 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002722:	6803      	ldr	r3, [r0, #0]
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);

  /* Return function status */
  return HAL_OK;
}
 8002724:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002726:	68da      	ldr	r2, [r3, #12]
 8002728:	f042 0201 	orr.w	r2, r2, #1
 800272c:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 800272e:	681a      	ldr	r2, [r3, #0]
 8002730:	f042 0201 	orr.w	r2, r2, #1
 8002734:	601a      	str	r2, [r3, #0]
}
 8002736:	4770      	bx	lr

08002738 <HAL_TIM_ConfigClockSource>:
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
  uint32_t tmpsmcr = 0U;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002738:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800273c:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 800273e:	2b01      	cmp	r3, #1
 8002740:	f04f 0302 	mov.w	r3, #2
 8002744:	d01c      	beq.n	8002780 <HAL_TIM_ConfigClockSource+0x48>
 8002746:	2201      	movs	r2, #1

  htim->State = HAL_TIM_STATE_BUSY;
 8002748:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800274c:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 800274e:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8002752:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002754:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002758:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 800275c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800275e:	680a      	ldr	r2, [r1, #0]
 8002760:	2a40      	cmp	r2, #64	; 0x40
 8002762:	d079      	beq.n	8002858 <HAL_TIM_ConfigClockSource+0x120>
 8002764:	d819      	bhi.n	800279a <HAL_TIM_ConfigClockSource+0x62>
 8002766:	2a10      	cmp	r2, #16
 8002768:	f000 8093 	beq.w	8002892 <HAL_TIM_ConfigClockSource+0x15a>
 800276c:	d80a      	bhi.n	8002784 <HAL_TIM_ConfigClockSource+0x4c>
 800276e:	2a00      	cmp	r2, #0
 8002770:	f000 8089 	beq.w	8002886 <HAL_TIM_ConfigClockSource+0x14e>
    break;

  default:
    break;
  }
  htim->State = HAL_TIM_STATE_READY;
 8002774:	2301      	movs	r3, #1
 8002776:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800277a:	2300      	movs	r3, #0
 800277c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8002780:	4618      	mov	r0, r3

  return HAL_OK;
}
 8002782:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8002784:	2a20      	cmp	r2, #32
 8002786:	f000 808a 	beq.w	800289e <HAL_TIM_ConfigClockSource+0x166>
 800278a:	2a30      	cmp	r2, #48	; 0x30
 800278c:	d1f2      	bne.n	8002774 <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 800278e:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8002790:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002794:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 8002798:	e036      	b.n	8002808 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 800279a:	2a70      	cmp	r2, #112	; 0x70
 800279c:	d036      	beq.n	800280c <HAL_TIM_ConfigClockSource+0xd4>
 800279e:	d81b      	bhi.n	80027d8 <HAL_TIM_ConfigClockSource+0xa0>
 80027a0:	2a50      	cmp	r2, #80	; 0x50
 80027a2:	d042      	beq.n	800282a <HAL_TIM_ConfigClockSource+0xf2>
 80027a4:	2a60      	cmp	r2, #96	; 0x60
 80027a6:	d1e5      	bne.n	8002774 <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80027a8:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80027aa:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80027ac:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 80027b0:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80027b2:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80027b4:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 80027b6:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80027b8:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80027bc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80027c0:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80027c4:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80027c8:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 80027ca:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80027cc:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80027ce:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80027d2:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 80027d6:	e017      	b.n	8002808 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 80027d8:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80027dc:	d011      	beq.n	8002802 <HAL_TIM_ConfigClockSource+0xca>
 80027de:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80027e2:	d1c7      	bne.n	8002774 <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80027e4:	688a      	ldr	r2, [r1, #8]
 80027e6:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80027e8:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80027ea:	68c9      	ldr	r1, [r1, #12]
 80027ec:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80027ee:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80027f2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80027f6:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80027f8:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80027fa:	689a      	ldr	r2, [r3, #8]
 80027fc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002800:	e002      	b.n	8002808 <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002802:	689a      	ldr	r2, [r3, #8]
 8002804:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 8002808:	609a      	str	r2, [r3, #8]
 800280a:	e7b3      	b.n	8002774 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800280c:	688a      	ldr	r2, [r1, #8]
 800280e:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8002810:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002812:	68c9      	ldr	r1, [r1, #12]
 8002814:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002816:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800281a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800281e:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8002820:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8002822:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002824:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 8002828:	e7ee      	b.n	8002808 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800282a:	684c      	ldr	r4, [r1, #4]
 800282c:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 800282e:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002830:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002832:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002836:	f025 0501 	bic.w	r5, r5, #1
 800283a:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800283c:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 800283e:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002840:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002844:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8002848:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800284a:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 800284c:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800284e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002852:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 8002856:	e7d7      	b.n	8002808 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002858:	684c      	ldr	r4, [r1, #4]
 800285a:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 800285c:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800285e:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002860:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002864:	f025 0501 	bic.w	r5, r5, #1
 8002868:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800286a:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 800286c:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800286e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002872:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8002876:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002878:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 800287a:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800287c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002880:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8002884:	e7c0      	b.n	8002808 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8002886:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002888:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800288c:	f042 0207 	orr.w	r2, r2, #7
 8002890:	e7ba      	b.n	8002808 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8002892:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002894:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002898:	f042 0217 	orr.w	r2, r2, #23
 800289c:	e7b4      	b.n	8002808 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 800289e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80028a0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80028a4:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 80028a8:	e7ae      	b.n	8002808 <HAL_TIM_ConfigClockSource+0xd0>

080028aa <HAL_TIM_OC_DelayElapsedCallback>:
 80028aa:	4770      	bx	lr

080028ac <HAL_TIM_IC_CaptureCallback>:
 80028ac:	4770      	bx	lr

080028ae <HAL_TIM_PWM_PulseFinishedCallback>:
 80028ae:	4770      	bx	lr

080028b0 <HAL_TIM_TriggerCallback>:
 80028b0:	4770      	bx	lr

080028b2 <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80028b2:	6803      	ldr	r3, [r0, #0]
{
 80028b4:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80028b6:	691a      	ldr	r2, [r3, #16]
{
 80028b8:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80028ba:	0791      	lsls	r1, r2, #30
 80028bc:	d50e      	bpl.n	80028dc <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80028be:	68da      	ldr	r2, [r3, #12]
 80028c0:	0792      	lsls	r2, r2, #30
 80028c2:	d50b      	bpl.n	80028dc <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80028c4:	f06f 0202 	mvn.w	r2, #2
 80028c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80028ca:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80028cc:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80028ce:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80028d0:	079b      	lsls	r3, r3, #30
 80028d2:	d077      	beq.n	80029c4 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 80028d4:	f7ff ffea 	bl	80028ac <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028d8:	2300      	movs	r3, #0
 80028da:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80028dc:	6823      	ldr	r3, [r4, #0]
 80028de:	691a      	ldr	r2, [r3, #16]
 80028e0:	0750      	lsls	r0, r2, #29
 80028e2:	d510      	bpl.n	8002906 <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80028e4:	68da      	ldr	r2, [r3, #12]
 80028e6:	0751      	lsls	r1, r2, #29
 80028e8:	d50d      	bpl.n	8002906 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80028ea:	f06f 0204 	mvn.w	r2, #4
 80028ee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80028f0:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80028f2:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80028f4:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80028f6:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80028fa:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80028fc:	d068      	beq.n	80029d0 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 80028fe:	f7ff ffd5 	bl	80028ac <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002902:	2300      	movs	r3, #0
 8002904:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002906:	6823      	ldr	r3, [r4, #0]
 8002908:	691a      	ldr	r2, [r3, #16]
 800290a:	0712      	lsls	r2, r2, #28
 800290c:	d50f      	bpl.n	800292e <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800290e:	68da      	ldr	r2, [r3, #12]
 8002910:	0710      	lsls	r0, r2, #28
 8002912:	d50c      	bpl.n	800292e <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002914:	f06f 0208 	mvn.w	r2, #8
 8002918:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800291a:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800291c:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800291e:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002920:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8002922:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002924:	d05a      	beq.n	80029dc <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8002926:	f7ff ffc1 	bl	80028ac <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800292a:	2300      	movs	r3, #0
 800292c:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800292e:	6823      	ldr	r3, [r4, #0]
 8002930:	691a      	ldr	r2, [r3, #16]
 8002932:	06d2      	lsls	r2, r2, #27
 8002934:	d510      	bpl.n	8002958 <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8002936:	68da      	ldr	r2, [r3, #12]
 8002938:	06d0      	lsls	r0, r2, #27
 800293a:	d50d      	bpl.n	8002958 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800293c:	f06f 0210 	mvn.w	r2, #16
 8002940:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002942:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002944:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002946:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002948:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 800294c:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800294e:	d04b      	beq.n	80029e8 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8002950:	f7ff ffac 	bl	80028ac <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002954:	2300      	movs	r3, #0
 8002956:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002958:	6823      	ldr	r3, [r4, #0]
 800295a:	691a      	ldr	r2, [r3, #16]
 800295c:	07d1      	lsls	r1, r2, #31
 800295e:	d508      	bpl.n	8002972 <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8002960:	68da      	ldr	r2, [r3, #12]
 8002962:	07d2      	lsls	r2, r2, #31
 8002964:	d505      	bpl.n	8002972 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002966:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 800296a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800296c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800296e:	f002 f837 	bl	80049e0 <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002972:	6823      	ldr	r3, [r4, #0]
 8002974:	691a      	ldr	r2, [r3, #16]
 8002976:	0610      	lsls	r0, r2, #24
 8002978:	d508      	bpl.n	800298c <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800297a:	68da      	ldr	r2, [r3, #12]
 800297c:	0611      	lsls	r1, r2, #24
 800297e:	d505      	bpl.n	800298c <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002980:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8002984:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002986:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002988:	f000 f8ab 	bl	8002ae2 <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800298c:	6823      	ldr	r3, [r4, #0]
 800298e:	691a      	ldr	r2, [r3, #16]
 8002990:	0652      	lsls	r2, r2, #25
 8002992:	d508      	bpl.n	80029a6 <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8002994:	68da      	ldr	r2, [r3, #12]
 8002996:	0650      	lsls	r0, r2, #25
 8002998:	d505      	bpl.n	80029a6 <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800299a:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 800299e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80029a0:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80029a2:	f7ff ff85 	bl	80028b0 <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80029a6:	6823      	ldr	r3, [r4, #0]
 80029a8:	691a      	ldr	r2, [r3, #16]
 80029aa:	0691      	lsls	r1, r2, #26
 80029ac:	d522      	bpl.n	80029f4 <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80029ae:	68da      	ldr	r2, [r3, #12]
 80029b0:	0692      	lsls	r2, r2, #26
 80029b2:	d51f      	bpl.n	80029f4 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80029b4:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 80029b8:	4620      	mov	r0, r4
}
 80029ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80029be:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80029c0:	f000 b88e 	b.w	8002ae0 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80029c4:	f7ff ff71 	bl	80028aa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029c8:	4620      	mov	r0, r4
 80029ca:	f7ff ff70 	bl	80028ae <HAL_TIM_PWM_PulseFinishedCallback>
 80029ce:	e783      	b.n	80028d8 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029d0:	f7ff ff6b 	bl	80028aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029d4:	4620      	mov	r0, r4
 80029d6:	f7ff ff6a 	bl	80028ae <HAL_TIM_PWM_PulseFinishedCallback>
 80029da:	e792      	b.n	8002902 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029dc:	f7ff ff65 	bl	80028aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029e0:	4620      	mov	r0, r4
 80029e2:	f7ff ff64 	bl	80028ae <HAL_TIM_PWM_PulseFinishedCallback>
 80029e6:	e7a0      	b.n	800292a <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029e8:	f7ff ff5f 	bl	80028aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029ec:	4620      	mov	r0, r4
 80029ee:	f7ff ff5e 	bl	80028ae <HAL_TIM_PWM_PulseFinishedCallback>
 80029f2:	e7af      	b.n	8002954 <HAL_TIM_IRQHandler+0xa2>
 80029f4:	bd10      	pop	{r4, pc}
	...

080029f8 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80029f8:	4a1a      	ldr	r2, [pc, #104]	; (8002a64 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 80029fa:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80029fc:	4290      	cmp	r0, r2
 80029fe:	d00a      	beq.n	8002a16 <TIM_Base_SetConfig+0x1e>
 8002a00:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002a04:	d007      	beq.n	8002a16 <TIM_Base_SetConfig+0x1e>
 8002a06:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002a0a:	4290      	cmp	r0, r2
 8002a0c:	d003      	beq.n	8002a16 <TIM_Base_SetConfig+0x1e>
 8002a0e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002a12:	4290      	cmp	r0, r2
 8002a14:	d115      	bne.n	8002a42 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 8002a16:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002a18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002a1c:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002a1e:	4a11      	ldr	r2, [pc, #68]	; (8002a64 <TIM_Base_SetConfig+0x6c>)
 8002a20:	4290      	cmp	r0, r2
 8002a22:	d00a      	beq.n	8002a3a <TIM_Base_SetConfig+0x42>
 8002a24:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002a28:	d007      	beq.n	8002a3a <TIM_Base_SetConfig+0x42>
 8002a2a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002a2e:	4290      	cmp	r0, r2
 8002a30:	d003      	beq.n	8002a3a <TIM_Base_SetConfig+0x42>
 8002a32:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002a36:	4290      	cmp	r0, r2
 8002a38:	d103      	bne.n	8002a42 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a3a:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a40:	4313      	orrs	r3, r2
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8002a42:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 8002a44:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8002a48:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002a4a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a4c:	688b      	ldr	r3, [r1, #8]
 8002a4e:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002a50:	680b      	ldr	r3, [r1, #0]
 8002a52:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a54:	4b03      	ldr	r3, [pc, #12]	; (8002a64 <TIM_Base_SetConfig+0x6c>)
 8002a56:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8002a58:	bf04      	itt	eq
 8002a5a:	690b      	ldreq	r3, [r1, #16]
 8002a5c:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	6143      	str	r3, [r0, #20]
 8002a62:	4770      	bx	lr
 8002a64:	40012c00 	.word	0x40012c00

08002a68 <HAL_TIM_Base_Init>:
{
 8002a68:	b510      	push	{r4, lr}
  if(htim == NULL)
 8002a6a:	4604      	mov	r4, r0
 8002a6c:	b1a0      	cbz	r0, 8002a98 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002a6e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002a72:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002a76:	b91b      	cbnz	r3, 8002a80 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002a78:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002a7c:	f002 ff5e 	bl	800593c <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8002a80:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a82:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8002a84:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a88:	1d21      	adds	r1, r4, #4
 8002a8a:	f7ff ffb5 	bl	80029f8 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002a8e:	2301      	movs	r3, #1
  return HAL_OK;
 8002a90:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8002a92:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002a96:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002a98:	2001      	movs	r0, #1
}
 8002a9a:	bd10      	pop	{r4, pc}

08002a9c <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8002a9c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8002aa0:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 8002aa2:	2b01      	cmp	r3, #1
 8002aa4:	f04f 0302 	mov.w	r3, #2
 8002aa8:	d018      	beq.n	8002adc <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 8002aaa:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002aae:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002ab0:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002ab2:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002ab4:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002ab6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002aba:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002abc:	685a      	ldr	r2, [r3, #4]
 8002abe:	4322      	orrs	r2, r4
 8002ac0:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8002ac2:	689a      	ldr	r2, [r3, #8]
 8002ac4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ac8:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002aca:	689a      	ldr	r2, [r3, #8]
 8002acc:	430a      	orrs	r2, r1
 8002ace:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8002adc:	4618      	mov	r0, r3

  return HAL_OK;
}
 8002ade:	bd10      	pop	{r4, pc}

08002ae0 <HAL_TIMEx_CommutationCallback>:
 8002ae0:	4770      	bx	lr

08002ae2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002ae2:	4770      	bx	lr

08002ae4 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ae4:	6803      	ldr	r3, [r0, #0]
 8002ae6:	68da      	ldr	r2, [r3, #12]
 8002ae8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002aec:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002aee:	695a      	ldr	r2, [r3, #20]
 8002af0:	f022 0201 	bic.w	r2, r2, #1
 8002af4:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002af6:	2320      	movs	r3, #32
 8002af8:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8002afc:	4770      	bx	lr
	...

08002b00 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b04:	6805      	ldr	r5, [r0, #0]
 8002b06:	68c2      	ldr	r2, [r0, #12]
 8002b08:	692b      	ldr	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002b0a:	6901      	ldr	r1, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b0c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002b10:	4313      	orrs	r3, r2
 8002b12:	612b      	str	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002b14:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, 
 8002b16:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002b18:	430b      	orrs	r3, r1
 8002b1a:	6941      	ldr	r1, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, 
 8002b1c:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8002b20:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002b24:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 8002b26:	4313      	orrs	r3, r2
 8002b28:	60eb      	str	r3, [r5, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002b2a:	696b      	ldr	r3, [r5, #20]
 8002b2c:	6982      	ldr	r2, [r0, #24]
 8002b2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b32:	4313      	orrs	r3, r2
 8002b34:	616b      	str	r3, [r5, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8002b36:	4b40      	ldr	r3, [pc, #256]	; (8002c38 <UART_SetConfig+0x138>)
{
 8002b38:	4681      	mov	r9, r0
  if(huart->Instance == USART1)
 8002b3a:	429d      	cmp	r5, r3
 8002b3c:	f04f 0419 	mov.w	r4, #25
 8002b40:	d146      	bne.n	8002bd0 <UART_SetConfig+0xd0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002b42:	f7ff fa6b 	bl	800201c <HAL_RCC_GetPCLK2Freq>
 8002b46:	fb04 f300 	mul.w	r3, r4, r0
 8002b4a:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8002b4e:	f04f 0864 	mov.w	r8, #100	; 0x64
 8002b52:	00b6      	lsls	r6, r6, #2
 8002b54:	fbb3 f3f6 	udiv	r3, r3, r6
 8002b58:	fbb3 f3f8 	udiv	r3, r3, r8
 8002b5c:	011e      	lsls	r6, r3, #4
 8002b5e:	f7ff fa5d 	bl	800201c <HAL_RCC_GetPCLK2Freq>
 8002b62:	4360      	muls	r0, r4
 8002b64:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002b68:	009b      	lsls	r3, r3, #2
 8002b6a:	fbb0 f7f3 	udiv	r7, r0, r3
 8002b6e:	f7ff fa55 	bl	800201c <HAL_RCC_GetPCLK2Freq>
 8002b72:	4360      	muls	r0, r4
 8002b74:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002b78:	009b      	lsls	r3, r3, #2
 8002b7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b7e:	fbb3 f3f8 	udiv	r3, r3, r8
 8002b82:	fb08 7313 	mls	r3, r8, r3, r7
 8002b86:	011b      	lsls	r3, r3, #4
 8002b88:	3332      	adds	r3, #50	; 0x32
 8002b8a:	fbb3 f3f8 	udiv	r3, r3, r8
 8002b8e:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8002b92:	f7ff fa43 	bl	800201c <HAL_RCC_GetPCLK2Freq>
 8002b96:	4360      	muls	r0, r4
 8002b98:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8002b9c:	0092      	lsls	r2, r2, #2
 8002b9e:	fbb0 faf2 	udiv	sl, r0, r2
 8002ba2:	f7ff fa3b 	bl	800201c <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002ba6:	4360      	muls	r0, r4
 8002ba8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002bac:	009b      	lsls	r3, r3, #2
 8002bae:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bb2:	fbb3 f3f8 	udiv	r3, r3, r8
 8002bb6:	fb08 a313 	mls	r3, r8, r3, sl
 8002bba:	011b      	lsls	r3, r3, #4
 8002bbc:	3332      	adds	r3, #50	; 0x32
 8002bbe:	fbb3 f3f8 	udiv	r3, r3, r8
 8002bc2:	f003 030f 	and.w	r3, r3, #15
 8002bc6:	433b      	orrs	r3, r7
 8002bc8:	4433      	add	r3, r6
 8002bca:	60ab      	str	r3, [r5, #8]
 8002bcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002bd0:	f7ff fa14 	bl	8001ffc <HAL_RCC_GetPCLK1Freq>
 8002bd4:	fb04 f300 	mul.w	r3, r4, r0
 8002bd8:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8002bdc:	f04f 0864 	mov.w	r8, #100	; 0x64
 8002be0:	00b6      	lsls	r6, r6, #2
 8002be2:	fbb3 f3f6 	udiv	r3, r3, r6
 8002be6:	fbb3 f3f8 	udiv	r3, r3, r8
 8002bea:	011e      	lsls	r6, r3, #4
 8002bec:	f7ff fa06 	bl	8001ffc <HAL_RCC_GetPCLK1Freq>
 8002bf0:	4360      	muls	r0, r4
 8002bf2:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002bf6:	009b      	lsls	r3, r3, #2
 8002bf8:	fbb0 f7f3 	udiv	r7, r0, r3
 8002bfc:	f7ff f9fe 	bl	8001ffc <HAL_RCC_GetPCLK1Freq>
 8002c00:	4360      	muls	r0, r4
 8002c02:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002c06:	009b      	lsls	r3, r3, #2
 8002c08:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c0c:	fbb3 f3f8 	udiv	r3, r3, r8
 8002c10:	fb08 7313 	mls	r3, r8, r3, r7
 8002c14:	011b      	lsls	r3, r3, #4
 8002c16:	3332      	adds	r3, #50	; 0x32
 8002c18:	fbb3 f3f8 	udiv	r3, r3, r8
 8002c1c:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8002c20:	f7ff f9ec 	bl	8001ffc <HAL_RCC_GetPCLK1Freq>
 8002c24:	4360      	muls	r0, r4
 8002c26:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8002c2a:	0092      	lsls	r2, r2, #2
 8002c2c:	fbb0 faf2 	udiv	sl, r0, r2
 8002c30:	f7ff f9e4 	bl	8001ffc <HAL_RCC_GetPCLK1Freq>
 8002c34:	e7b7      	b.n	8002ba6 <UART_SetConfig+0xa6>
 8002c36:	bf00      	nop
 8002c38:	40013800 	.word	0x40013800

08002c3c <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8002c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c3e:	4604      	mov	r4, r0
 8002c40:	460e      	mov	r6, r1
 8002c42:	4617      	mov	r7, r2
 8002c44:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8002c46:	6821      	ldr	r1, [r4, #0]
 8002c48:	680b      	ldr	r3, [r1, #0]
 8002c4a:	ea36 0303 	bics.w	r3, r6, r3
 8002c4e:	d101      	bne.n	8002c54 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8002c50:	2000      	movs	r0, #0
}
 8002c52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 8002c54:	1c6b      	adds	r3, r5, #1
 8002c56:	d0f7      	beq.n	8002c48 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8002c58:	b995      	cbnz	r5, 8002c80 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002c5a:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 8002c5c:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002c5e:	68da      	ldr	r2, [r3, #12]
 8002c60:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002c64:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c66:	695a      	ldr	r2, [r3, #20]
 8002c68:	f022 0201 	bic.w	r2, r2, #1
 8002c6c:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8002c6e:	2320      	movs	r3, #32
 8002c70:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002c74:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8002c78:	2300      	movs	r3, #0
 8002c7a:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8002c7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8002c80:	f7fe fa52 	bl	8001128 <HAL_GetTick>
 8002c84:	1bc0      	subs	r0, r0, r7
 8002c86:	4285      	cmp	r5, r0
 8002c88:	d2dd      	bcs.n	8002c46 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8002c8a:	e7e6      	b.n	8002c5a <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08002c8c <HAL_UART_Init>:
{
 8002c8c:	b510      	push	{r4, lr}
  if(huart == NULL)
 8002c8e:	4604      	mov	r4, r0
 8002c90:	b340      	cbz	r0, 8002ce4 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 8002c92:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002c96:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002c9a:	b91b      	cbnz	r3, 8002ca4 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8002c9c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8002ca0:	f002 fef0 	bl	8005a84 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8002ca4:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8002ca6:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002ca8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8002cac:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8002cae:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8002cb0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002cb4:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002cb6:	f7ff ff23 	bl	8002b00 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002cba:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cbc:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002cbe:	691a      	ldr	r2, [r3, #16]
 8002cc0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002cc4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002cc6:	695a      	ldr	r2, [r3, #20]
 8002cc8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002ccc:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8002cce:	68da      	ldr	r2, [r3, #12]
 8002cd0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002cd4:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 8002cd6:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cd8:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8002cda:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8002cde:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8002ce2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002ce4:	2001      	movs	r0, #1
}
 8002ce6:	bd10      	pop	{r4, pc}

08002ce8 <HAL_UART_Transmit>:
{
 8002ce8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002cec:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 8002cee:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
{
 8002cf2:	4604      	mov	r4, r0
  if(huart->gState == HAL_UART_STATE_READY)
 8002cf4:	2b20      	cmp	r3, #32
{
 8002cf6:	460d      	mov	r5, r1
 8002cf8:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8002cfa:	d14e      	bne.n	8002d9a <HAL_UART_Transmit+0xb2>
    if((pData == NULL) || (Size == 0U))
 8002cfc:	2900      	cmp	r1, #0
 8002cfe:	d049      	beq.n	8002d94 <HAL_UART_Transmit+0xac>
 8002d00:	2a00      	cmp	r2, #0
 8002d02:	d047      	beq.n	8002d94 <HAL_UART_Transmit+0xac>
    __HAL_LOCK(huart);
 8002d04:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d046      	beq.n	8002d9a <HAL_UART_Transmit+0xb2>
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d12:	2300      	movs	r3, #0
 8002d14:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d16:	2321      	movs	r3, #33	; 0x21
 8002d18:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8002d1c:	f7fe fa04 	bl	8001128 <HAL_GetTick>
 8002d20:	4606      	mov	r6, r0
    huart->TxXferSize = Size;
 8002d22:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8002d26:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8002d2a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8002d2c:	b29b      	uxth	r3, r3
 8002d2e:	b96b      	cbnz	r3, 8002d4c <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002d30:	463b      	mov	r3, r7
 8002d32:	4632      	mov	r2, r6
 8002d34:	2140      	movs	r1, #64	; 0x40
 8002d36:	4620      	mov	r0, r4
 8002d38:	f7ff ff80 	bl	8002c3c <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002d3c:	b9a8      	cbnz	r0, 8002d6a <HAL_UART_Transmit+0x82>
    huart->gState = HAL_UART_STATE_READY;
 8002d3e:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8002d40:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_READY;
 8002d44:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 8002d48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8002d4c:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d4e:	4632      	mov	r2, r6
      huart->TxXferCount--;
 8002d50:	3b01      	subs	r3, #1
 8002d52:	b29b      	uxth	r3, r3
 8002d54:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002d56:	68a3      	ldr	r3, [r4, #8]
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d58:	2180      	movs	r1, #128	; 0x80
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002d5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d5e:	4620      	mov	r0, r4
 8002d60:	463b      	mov	r3, r7
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002d62:	d10e      	bne.n	8002d82 <HAL_UART_Transmit+0x9a>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d64:	f7ff ff6a 	bl	8002c3c <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002d68:	b110      	cbz	r0, 8002d70 <HAL_UART_Transmit+0x88>
          return HAL_TIMEOUT;
 8002d6a:	2003      	movs	r0, #3
 8002d6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002d70:	882b      	ldrh	r3, [r5, #0]
 8002d72:	6822      	ldr	r2, [r4, #0]
 8002d74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d78:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8002d7a:	6923      	ldr	r3, [r4, #16]
 8002d7c:	b943      	cbnz	r3, 8002d90 <HAL_UART_Transmit+0xa8>
          pData +=2U;
 8002d7e:	3502      	adds	r5, #2
 8002d80:	e7d3      	b.n	8002d2a <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d82:	f7ff ff5b 	bl	8002c3c <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002d86:	2800      	cmp	r0, #0
 8002d88:	d1ef      	bne.n	8002d6a <HAL_UART_Transmit+0x82>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002d8a:	6823      	ldr	r3, [r4, #0]
 8002d8c:	782a      	ldrb	r2, [r5, #0]
 8002d8e:	605a      	str	r2, [r3, #4]
 8002d90:	3501      	adds	r5, #1
 8002d92:	e7ca      	b.n	8002d2a <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8002d94:	2001      	movs	r0, #1
 8002d96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8002d9a:	2002      	movs	r0, #2
}
 8002d9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002da0 <HAL_UART_Receive>:
{
 8002da0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002da4:	461f      	mov	r7, r3
  if(huart->RxState == HAL_UART_STATE_READY)
 8002da6:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 8002daa:	4604      	mov	r4, r0
  if(huart->RxState == HAL_UART_STATE_READY)
 8002dac:	2b20      	cmp	r3, #32
{
 8002dae:	460d      	mov	r5, r1
 8002db0:	4690      	mov	r8, r2
  if(huart->RxState == HAL_UART_STATE_READY)
 8002db2:	d151      	bne.n	8002e58 <HAL_UART_Receive+0xb8>
    if((pData == NULL) || (Size == 0U))
 8002db4:	2900      	cmp	r1, #0
 8002db6:	d04c      	beq.n	8002e52 <HAL_UART_Receive+0xb2>
 8002db8:	2a00      	cmp	r2, #0
 8002dba:	d04a      	beq.n	8002e52 <HAL_UART_Receive+0xb2>
    __HAL_LOCK(huart);
 8002dbc:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002dc0:	2b01      	cmp	r3, #1
 8002dc2:	d049      	beq.n	8002e58 <HAL_UART_Receive+0xb8>
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002dce:	2322      	movs	r3, #34	; 0x22
 8002dd0:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
    tickstart = HAL_GetTick();
 8002dd4:	f7fe f9a8 	bl	8001128 <HAL_GetTick>
 8002dd8:	4606      	mov	r6, r0
    huart->RxXferSize = Size;
 8002dda:	f8a4 802c 	strh.w	r8, [r4, #44]	; 0x2c
    huart->RxXferCount = Size;
 8002dde:	f8a4 802e 	strh.w	r8, [r4, #46]	; 0x2e
    while(huart->RxXferCount > 0U)
 8002de2:	8de0      	ldrh	r0, [r4, #46]	; 0x2e
 8002de4:	b280      	uxth	r0, r0
 8002de6:	b930      	cbnz	r0, 8002df6 <HAL_UART_Receive+0x56>
    huart->RxState = HAL_UART_STATE_READY;
 8002de8:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8002dea:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    huart->RxState = HAL_UART_STATE_READY;
 8002dee:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    return HAL_OK;
 8002df2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->RxXferCount--;
 8002df6:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002df8:	4632      	mov	r2, r6
      huart->RxXferCount--;
 8002dfa:	3b01      	subs	r3, #1
 8002dfc:	b29b      	uxth	r3, r3
 8002dfe:	85e3      	strh	r3, [r4, #46]	; 0x2e
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002e00:	68a3      	ldr	r3, [r4, #8]
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002e02:	2120      	movs	r1, #32
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002e04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002e08:	4620      	mov	r0, r4
 8002e0a:	463b      	mov	r3, r7
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002e0c:	d112      	bne.n	8002e34 <HAL_UART_Receive+0x94>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002e0e:	f7ff ff15 	bl	8002c3c <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002e12:	b110      	cbz	r0, 8002e1a <HAL_UART_Receive+0x7a>
          return HAL_TIMEOUT;
 8002e14:	2003      	movs	r0, #3
 8002e16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002e1a:	6823      	ldr	r3, [r4, #0]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8002e1c:	6922      	ldr	r2, [r4, #16]
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002e1e:	685b      	ldr	r3, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8002e20:	b922      	cbnz	r2, 8002e2c <HAL_UART_Receive+0x8c>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002e22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e26:	f825 3b02 	strh.w	r3, [r5], #2
 8002e2a:	e7da      	b.n	8002de2 <HAL_UART_Receive+0x42>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002e2c:	b2db      	uxtb	r3, r3
 8002e2e:	f825 3b01 	strh.w	r3, [r5], #1
 8002e32:	e7d6      	b.n	8002de2 <HAL_UART_Receive+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002e34:	f7ff ff02 	bl	8002c3c <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002e38:	2800      	cmp	r0, #0
 8002e3a:	d1eb      	bne.n	8002e14 <HAL_UART_Receive+0x74>
 8002e3c:	6823      	ldr	r3, [r4, #0]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8002e3e:	6921      	ldr	r1, [r4, #16]
 8002e40:	1c6a      	adds	r2, r5, #1
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002e42:	685b      	ldr	r3, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8002e44:	b911      	cbnz	r1, 8002e4c <HAL_UART_Receive+0xac>
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002e46:	702b      	strb	r3, [r5, #0]
 8002e48:	4615      	mov	r5, r2
 8002e4a:	e7ca      	b.n	8002de2 <HAL_UART_Receive+0x42>
 8002e4c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002e50:	e7f9      	b.n	8002e46 <HAL_UART_Receive+0xa6>
      return  HAL_ERROR;
 8002e52:	2001      	movs	r0, #1
 8002e54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8002e58:	2002      	movs	r0, #2
}
 8002e5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08002e60 <HAL_UART_Transmit_DMA>:
{
 8002e60:	b538      	push	{r3, r4, r5, lr}
 8002e62:	4604      	mov	r4, r0
 8002e64:	4613      	mov	r3, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8002e66:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8002e6a:	2a20      	cmp	r2, #32
 8002e6c:	d12a      	bne.n	8002ec4 <HAL_UART_Transmit_DMA+0x64>
    if((pData == NULL) || (Size == 0U))
 8002e6e:	b339      	cbz	r1, 8002ec0 <HAL_UART_Transmit_DMA+0x60>
 8002e70:	b333      	cbz	r3, 8002ec0 <HAL_UART_Transmit_DMA+0x60>
    __HAL_LOCK(huart);
 8002e72:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8002e76:	2a01      	cmp	r2, #1
 8002e78:	d024      	beq.n	8002ec4 <HAL_UART_Transmit_DMA+0x64>
 8002e7a:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e7c:	2500      	movs	r5, #0
    __HAL_LOCK(huart);
 8002e7e:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e82:	2221      	movs	r2, #33	; 0x21
    huart->TxXferCount = Size;
 8002e84:	84e3      	strh	r3, [r4, #38]	; 0x26
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8002e86:	6b20      	ldr	r0, [r4, #48]	; 0x30
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e88:	63e5      	str	r5, [r4, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e8a:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8002e8e:	4a0e      	ldr	r2, [pc, #56]	; (8002ec8 <HAL_UART_Transmit_DMA+0x68>)
    huart->TxXferSize = Size;
 8002e90:	84a3      	strh	r3, [r4, #36]	; 0x24
    huart->pTxBuffPtr = pData;
 8002e92:	6221      	str	r1, [r4, #32]
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8002e94:	6282      	str	r2, [r0, #40]	; 0x28
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8002e96:	4a0d      	ldr	r2, [pc, #52]	; (8002ecc <HAL_UART_Transmit_DMA+0x6c>)
    huart->hdmatx->XferAbortCallback = NULL;
 8002e98:	6345      	str	r5, [r0, #52]	; 0x34
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8002e9a:	62c2      	str	r2, [r0, #44]	; 0x2c
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8002e9c:	4a0c      	ldr	r2, [pc, #48]	; (8002ed0 <HAL_UART_Transmit_DMA+0x70>)
 8002e9e:	6302      	str	r2, [r0, #48]	; 0x30
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->DR, Size);
 8002ea0:	6822      	ldr	r2, [r4, #0]
 8002ea2:	3204      	adds	r2, #4
 8002ea4:	f7fe fa5c 	bl	8001360 <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8002ea8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002eac:	6823      	ldr	r3, [r4, #0]
    return HAL_OK;
 8002eae:	4628      	mov	r0, r5
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8002eb0:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002eb2:	695a      	ldr	r2, [r3, #20]
    __HAL_UNLOCK(huart);
 8002eb4:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002eb8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002ebc:	615a      	str	r2, [r3, #20]
    return HAL_OK;
 8002ebe:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8002ec0:	2001      	movs	r0, #1
 8002ec2:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_BUSY;
 8002ec4:	2002      	movs	r0, #2
}
 8002ec6:	bd38      	pop	{r3, r4, r5, pc}
 8002ec8:	08002fc3 	.word	0x08002fc3
 8002ecc:	08002ff1 	.word	0x08002ff1
 8002ed0:	080030bf 	.word	0x080030bf

08002ed4 <HAL_UART_Receive_DMA>:
{
 8002ed4:	4613      	mov	r3, r2
  if(huart->RxState == HAL_UART_STATE_READY) 
 8002ed6:	f890 203a 	ldrb.w	r2, [r0, #58]	; 0x3a
{
 8002eda:	b573      	push	{r0, r1, r4, r5, r6, lr}
  if(huart->RxState == HAL_UART_STATE_READY) 
 8002edc:	2a20      	cmp	r2, #32
{
 8002ede:	4605      	mov	r5, r0
  if(huart->RxState == HAL_UART_STATE_READY) 
 8002ee0:	d138      	bne.n	8002f54 <HAL_UART_Receive_DMA+0x80>
    if((pData == NULL) || (Size == 0U))
 8002ee2:	2900      	cmp	r1, #0
 8002ee4:	d034      	beq.n	8002f50 <HAL_UART_Receive_DMA+0x7c>
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d032      	beq.n	8002f50 <HAL_UART_Receive_DMA+0x7c>
    __HAL_LOCK(huart);
 8002eea:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
 8002eee:	2a01      	cmp	r2, #1
 8002ef0:	d030      	beq.n	8002f54 <HAL_UART_Receive_DMA+0x80>
 8002ef2:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ef4:	2400      	movs	r4, #0
    __HAL_LOCK(huart);
 8002ef6:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002efa:	2222      	movs	r2, #34	; 0x22
    huart->pRxBuffPtr = pData;
 8002efc:	6281      	str	r1, [r0, #40]	; 0x28
    huart->RxXferSize = Size;
 8002efe:	8583      	strh	r3, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f00:	63c4      	str	r4, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002f02:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002f06:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8002f08:	4a13      	ldr	r2, [pc, #76]	; (8002f58 <HAL_UART_Receive_DMA+0x84>)
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 8002f0a:	682e      	ldr	r6, [r5, #0]
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002f0c:	6282      	str	r2, [r0, #40]	; 0x28
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8002f0e:	4a13      	ldr	r2, [pc, #76]	; (8002f5c <HAL_UART_Receive_DMA+0x88>)
    huart->hdmarx->XferAbortCallback = NULL;
 8002f10:	6344      	str	r4, [r0, #52]	; 0x34
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8002f12:	62c2      	str	r2, [r0, #44]	; 0x2c
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8002f14:	4a12      	ldr	r2, [pc, #72]	; (8002f60 <HAL_UART_Receive_DMA+0x8c>)
 8002f16:	6302      	str	r2, [r0, #48]	; 0x30
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 8002f18:	460a      	mov	r2, r1
 8002f1a:	1d31      	adds	r1, r6, #4
 8002f1c:	f7fe fa20 	bl	8001360 <HAL_DMA_Start_IT>
    return HAL_OK;
 8002f20:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_OREFLAG(huart);
 8002f22:	682b      	ldr	r3, [r5, #0]
 8002f24:	9401      	str	r4, [sp, #4]
 8002f26:	681a      	ldr	r2, [r3, #0]
 8002f28:	9201      	str	r2, [sp, #4]
 8002f2a:	685a      	ldr	r2, [r3, #4]
    __HAL_UNLOCK(huart);
 8002f2c:	f885 4038 	strb.w	r4, [r5, #56]	; 0x38
    __HAL_UART_CLEAR_OREFLAG(huart);
 8002f30:	9201      	str	r2, [sp, #4]
 8002f32:	9a01      	ldr	r2, [sp, #4]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002f34:	68da      	ldr	r2, [r3, #12]
 8002f36:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002f3a:	60da      	str	r2, [r3, #12]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f3c:	695a      	ldr	r2, [r3, #20]
 8002f3e:	f042 0201 	orr.w	r2, r2, #1
 8002f42:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002f44:	695a      	ldr	r2, [r3, #20]
 8002f46:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f4a:	615a      	str	r2, [r3, #20]
}
 8002f4c:	b002      	add	sp, #8
 8002f4e:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8002f50:	2001      	movs	r0, #1
 8002f52:	e7fb      	b.n	8002f4c <HAL_UART_Receive_DMA+0x78>
    return HAL_BUSY;
 8002f54:	2002      	movs	r0, #2
 8002f56:	e7f9      	b.n	8002f4c <HAL_UART_Receive_DMA+0x78>
 8002f58:	08002ffd 	.word	0x08002ffd
 8002f5c:	080030b3 	.word	0x080030b3
 8002f60:	080030bf 	.word	0x080030bf

08002f64 <HAL_UART_DMAStop>:
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8002f64:	6803      	ldr	r3, [r0, #0]
{
 8002f66:	b510      	push	{r4, lr}
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8002f68:	695a      	ldr	r2, [r3, #20]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8002f6a:	f890 1039 	ldrb.w	r1, [r0, #57]	; 0x39
{
 8002f6e:	4604      	mov	r4, r0
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8002f70:	2921      	cmp	r1, #33	; 0x21
 8002f72:	d111      	bne.n	8002f98 <HAL_UART_DMAStop+0x34>
 8002f74:	0611      	lsls	r1, r2, #24
 8002f76:	d50f      	bpl.n	8002f98 <HAL_UART_DMAStop+0x34>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002f78:	695a      	ldr	r2, [r3, #20]
    if(huart->hdmatx != NULL)
 8002f7a:	6b00      	ldr	r0, [r0, #48]	; 0x30
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002f7c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f80:	615a      	str	r2, [r3, #20]
    if(huart->hdmatx != NULL)
 8002f82:	b108      	cbz	r0, 8002f88 <HAL_UART_DMAStop+0x24>
      HAL_DMA_Abort(huart->hdmatx);
 8002f84:	f7fe fa29 	bl	80013da <HAL_DMA_Abort>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002f88:	6822      	ldr	r2, [r4, #0]
 8002f8a:	68d3      	ldr	r3, [r2, #12]
 8002f8c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002f90:	60d3      	str	r3, [r2, #12]
  huart->gState = HAL_UART_STATE_READY;
 8002f92:	2320      	movs	r3, #32
 8002f94:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002f98:	6823      	ldr	r3, [r4, #0]
 8002f9a:	695a      	ldr	r2, [r3, #20]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8002f9c:	f894 103a 	ldrb.w	r1, [r4, #58]	; 0x3a
 8002fa0:	2922      	cmp	r1, #34	; 0x22
 8002fa2:	d10c      	bne.n	8002fbe <HAL_UART_DMAStop+0x5a>
 8002fa4:	0652      	lsls	r2, r2, #25
 8002fa6:	d50a      	bpl.n	8002fbe <HAL_UART_DMAStop+0x5a>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002fa8:	695a      	ldr	r2, [r3, #20]
    if(huart->hdmarx != NULL)
 8002faa:	6b60      	ldr	r0, [r4, #52]	; 0x34
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002fac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002fb0:	615a      	str	r2, [r3, #20]
    if(huart->hdmarx != NULL)
 8002fb2:	b108      	cbz	r0, 8002fb8 <HAL_UART_DMAStop+0x54>
      HAL_DMA_Abort(huart->hdmarx);
 8002fb4:	f7fe fa11 	bl	80013da <HAL_DMA_Abort>
    UART_EndRxTransfer(huart);
 8002fb8:	4620      	mov	r0, r4
 8002fba:	f7ff fd93 	bl	8002ae4 <UART_EndRxTransfer>
}
 8002fbe:	2000      	movs	r0, #0
 8002fc0:	bd10      	pop	{r4, pc}

08002fc2 <UART_DMATransmitCplt>:
{
 8002fc2:	b508      	push	{r3, lr}
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002fc4:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002fc6:	6a42      	ldr	r2, [r0, #36]	; 0x24
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f013 0320 	ands.w	r3, r3, #32
 8002fce:	d10a      	bne.n	8002fe6 <UART_DMATransmitCplt+0x24>
    huart->TxXferCount = 0U;
 8002fd0:	84d3      	strh	r3, [r2, #38]	; 0x26
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002fd2:	6813      	ldr	r3, [r2, #0]
 8002fd4:	695a      	ldr	r2, [r3, #20]
 8002fd6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002fda:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002fdc:	68da      	ldr	r2, [r3, #12]
 8002fde:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002fe2:	60da      	str	r2, [r3, #12]
 8002fe4:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8002fe6:	4610      	mov	r0, r2
 8002fe8:	f000 ff92 	bl	8003f10 <HAL_UART_TxCpltCallback>
 8002fec:	bd08      	pop	{r3, pc}

08002fee <HAL_UART_TxHalfCpltCallback>:
 8002fee:	4770      	bx	lr

08002ff0 <UART_DMATxHalfCplt>:
{
 8002ff0:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 8002ff2:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8002ff4:	f7ff fffb 	bl	8002fee <HAL_UART_TxHalfCpltCallback>
 8002ff8:	bd08      	pop	{r3, pc}

08002ffa <HAL_UART_RxCpltCallback>:
 8002ffa:	4770      	bx	lr

08002ffc <UART_DMAReceiveCplt>:
{
 8002ffc:	b508      	push	{r3, lr}
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002ffe:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003000:	6a42      	ldr	r2, [r0, #36]	; 0x24
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f013 0320 	ands.w	r3, r3, #32
 8003008:	d110      	bne.n	800302c <UART_DMAReceiveCplt+0x30>
    huart->RxXferCount = 0U;
 800300a:	85d3      	strh	r3, [r2, #46]	; 0x2e
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800300c:	6813      	ldr	r3, [r2, #0]
 800300e:	68d9      	ldr	r1, [r3, #12]
 8003010:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8003014:	60d9      	str	r1, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003016:	6959      	ldr	r1, [r3, #20]
 8003018:	f021 0101 	bic.w	r1, r1, #1
 800301c:	6159      	str	r1, [r3, #20]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800301e:	6959      	ldr	r1, [r3, #20]
 8003020:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8003024:	6159      	str	r1, [r3, #20]
    huart->RxState = HAL_UART_STATE_READY;
 8003026:	2320      	movs	r3, #32
 8003028:	f882 303a 	strb.w	r3, [r2, #58]	; 0x3a
  HAL_UART_RxCpltCallback(huart);
 800302c:	4610      	mov	r0, r2
 800302e:	f7ff ffe4 	bl	8002ffa <HAL_UART_RxCpltCallback>
 8003032:	bd08      	pop	{r3, pc}

08003034 <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8003034:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 8003038:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 800303a:	2b22      	cmp	r3, #34	; 0x22
 800303c:	d136      	bne.n	80030ac <UART_Receive_IT+0x78>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800303e:	6883      	ldr	r3, [r0, #8]
 8003040:	6901      	ldr	r1, [r0, #16]
 8003042:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003046:	6802      	ldr	r2, [r0, #0]
 8003048:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800304a:	d123      	bne.n	8003094 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800304c:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800304e:	b9e9      	cbnz	r1, 800308c <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003050:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003054:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8003058:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 800305a:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 800305c:	3c01      	subs	r4, #1
 800305e:	b2a4      	uxth	r4, r4
 8003060:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8003062:	b98c      	cbnz	r4, 8003088 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003064:	6803      	ldr	r3, [r0, #0]
 8003066:	68da      	ldr	r2, [r3, #12]
 8003068:	f022 0220 	bic.w	r2, r2, #32
 800306c:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800306e:	68da      	ldr	r2, [r3, #12]
 8003070:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003074:	60da      	str	r2, [r3, #12]
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003076:	695a      	ldr	r2, [r3, #20]
 8003078:	f022 0201 	bic.w	r2, r2, #1
 800307c:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 800307e:	2320      	movs	r3, #32
 8003080:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8003084:	f7ff ffb9 	bl	8002ffa <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 8003088:	2000      	movs	r0, #0
}
 800308a:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800308c:	b2d2      	uxtb	r2, r2
 800308e:	f823 2b01 	strh.w	r2, [r3], #1
 8003092:	e7e1      	b.n	8003058 <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003094:	b921      	cbnz	r1, 80030a0 <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003096:	1c59      	adds	r1, r3, #1
 8003098:	6852      	ldr	r2, [r2, #4]
 800309a:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800309c:	701a      	strb	r2, [r3, #0]
 800309e:	e7dc      	b.n	800305a <UART_Receive_IT+0x26>
 80030a0:	6852      	ldr	r2, [r2, #4]
 80030a2:	1c59      	adds	r1, r3, #1
 80030a4:	6281      	str	r1, [r0, #40]	; 0x28
 80030a6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80030aa:	e7f7      	b.n	800309c <UART_Receive_IT+0x68>
    return HAL_BUSY;
 80030ac:	2002      	movs	r0, #2
 80030ae:	bd10      	pop	{r4, pc}

080030b0 <HAL_UART_RxHalfCpltCallback>:
 80030b0:	4770      	bx	lr

080030b2 <UART_DMARxHalfCplt>:
{
 80030b2:	b508      	push	{r3, lr}
  HAL_UART_RxHalfCpltCallback(huart); 
 80030b4:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80030b6:	f7ff fffb 	bl	80030b0 <HAL_UART_RxHalfCpltCallback>
 80030ba:	bd08      	pop	{r3, pc}

080030bc <HAL_UART_ErrorCallback>:
 80030bc:	4770      	bx	lr

080030be <UART_DMAError>:
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80030be:	6a41      	ldr	r1, [r0, #36]	; 0x24
{
 80030c0:	b508      	push	{r3, lr}
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80030c2:	680b      	ldr	r3, [r1, #0]
 80030c4:	695a      	ldr	r2, [r3, #20]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80030c6:	f891 0039 	ldrb.w	r0, [r1, #57]	; 0x39
 80030ca:	2821      	cmp	r0, #33	; 0x21
 80030cc:	d10a      	bne.n	80030e4 <UART_DMAError+0x26>
 80030ce:	0612      	lsls	r2, r2, #24
 80030d0:	d508      	bpl.n	80030e4 <UART_DMAError+0x26>
    huart->TxXferCount = 0U;
 80030d2:	2200      	movs	r2, #0
 80030d4:	84ca      	strh	r2, [r1, #38]	; 0x26
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80030d6:	68da      	ldr	r2, [r3, #12]
 80030d8:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80030dc:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80030de:	2220      	movs	r2, #32
 80030e0:	f881 2039 	strb.w	r2, [r1, #57]	; 0x39
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 80030e4:	695b      	ldr	r3, [r3, #20]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80030e6:	f891 203a 	ldrb.w	r2, [r1, #58]	; 0x3a
 80030ea:	2a22      	cmp	r2, #34	; 0x22
 80030ec:	d106      	bne.n	80030fc <UART_DMAError+0x3e>
 80030ee:	065b      	lsls	r3, r3, #25
 80030f0:	d504      	bpl.n	80030fc <UART_DMAError+0x3e>
    huart->RxXferCount = 0U;
 80030f2:	2300      	movs	r3, #0
    UART_EndRxTransfer(huart);
 80030f4:	4608      	mov	r0, r1
    huart->RxXferCount = 0U;
 80030f6:	85cb      	strh	r3, [r1, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80030f8:	f7ff fcf4 	bl	8002ae4 <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80030fc:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 80030fe:	4608      	mov	r0, r1
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003100:	f043 0310 	orr.w	r3, r3, #16
 8003104:	63cb      	str	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8003106:	f7ff ffd9 	bl	80030bc <HAL_UART_ErrorCallback>
 800310a:	bd08      	pop	{r3, pc}

0800310c <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800310c:	6803      	ldr	r3, [r0, #0]
{
 800310e:	b570      	push	{r4, r5, r6, lr}
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003110:	681a      	ldr	r2, [r3, #0]
{
 8003112:	4604      	mov	r4, r0
  if(errorflags == RESET)
 8003114:	0716      	lsls	r6, r2, #28
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003116:	68d9      	ldr	r1, [r3, #12]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003118:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 800311a:	d107      	bne.n	800312c <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800311c:	0696      	lsls	r6, r2, #26
 800311e:	d55a      	bpl.n	80031d6 <HAL_UART_IRQHandler+0xca>
 8003120:	068d      	lsls	r5, r1, #26
 8003122:	d558      	bpl.n	80031d6 <HAL_UART_IRQHandler+0xca>
}
 8003124:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8003128:	f7ff bf84 	b.w	8003034 <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800312c:	f015 0501 	ands.w	r5, r5, #1
 8003130:	d102      	bne.n	8003138 <HAL_UART_IRQHandler+0x2c>
 8003132:	f411 7f90 	tst.w	r1, #288	; 0x120
 8003136:	d04e      	beq.n	80031d6 <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003138:	07d3      	lsls	r3, r2, #31
 800313a:	d505      	bpl.n	8003148 <HAL_UART_IRQHandler+0x3c>
 800313c:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800313e:	bf42      	ittt	mi
 8003140:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8003142:	f043 0301 	orrmi.w	r3, r3, #1
 8003146:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003148:	0750      	lsls	r0, r2, #29
 800314a:	d504      	bpl.n	8003156 <HAL_UART_IRQHandler+0x4a>
 800314c:	b11d      	cbz	r5, 8003156 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800314e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003150:	f043 0302 	orr.w	r3, r3, #2
 8003154:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003156:	0793      	lsls	r3, r2, #30
 8003158:	d504      	bpl.n	8003164 <HAL_UART_IRQHandler+0x58>
 800315a:	b11d      	cbz	r5, 8003164 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800315c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800315e:	f043 0304 	orr.w	r3, r3, #4
 8003162:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003164:	0716      	lsls	r6, r2, #28
 8003166:	d504      	bpl.n	8003172 <HAL_UART_IRQHandler+0x66>
 8003168:	b11d      	cbz	r5, 8003172 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800316a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800316c:	f043 0308 	orr.w	r3, r3, #8
 8003170:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003172:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003174:	2b00      	cmp	r3, #0
 8003176:	d066      	beq.n	8003246 <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003178:	0695      	lsls	r5, r2, #26
 800317a:	d504      	bpl.n	8003186 <HAL_UART_IRQHandler+0x7a>
 800317c:	0688      	lsls	r0, r1, #26
 800317e:	d502      	bpl.n	8003186 <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8003180:	4620      	mov	r0, r4
 8003182:	f7ff ff57 	bl	8003034 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003186:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 8003188:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800318a:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800318c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800318e:	0711      	lsls	r1, r2, #28
 8003190:	d402      	bmi.n	8003198 <HAL_UART_IRQHandler+0x8c>
 8003192:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8003196:	d01a      	beq.n	80031ce <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8003198:	f7ff fca4 	bl	8002ae4 <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800319c:	6823      	ldr	r3, [r4, #0]
 800319e:	695a      	ldr	r2, [r3, #20]
 80031a0:	0652      	lsls	r2, r2, #25
 80031a2:	d510      	bpl.n	80031c6 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80031a4:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 80031a6:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80031a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80031ac:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 80031ae:	b150      	cbz	r0, 80031c6 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80031b0:	4b25      	ldr	r3, [pc, #148]	; (8003248 <HAL_UART_IRQHandler+0x13c>)
 80031b2:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80031b4:	f7fe f928 	bl	8001408 <HAL_DMA_Abort_IT>
 80031b8:	2800      	cmp	r0, #0
 80031ba:	d044      	beq.n	8003246 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80031bc:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 80031be:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80031c2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80031c4:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 80031c6:	4620      	mov	r0, r4
 80031c8:	f7ff ff78 	bl	80030bc <HAL_UART_ErrorCallback>
 80031cc:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 80031ce:	f7ff ff75 	bl	80030bc <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031d2:	63e5      	str	r5, [r4, #60]	; 0x3c
 80031d4:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80031d6:	0616      	lsls	r6, r2, #24
 80031d8:	d527      	bpl.n	800322a <HAL_UART_IRQHandler+0x11e>
 80031da:	060d      	lsls	r5, r1, #24
 80031dc:	d525      	bpl.n	800322a <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 80031de:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 80031e2:	2a21      	cmp	r2, #33	; 0x21
 80031e4:	d12f      	bne.n	8003246 <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80031e6:	68a2      	ldr	r2, [r4, #8]
 80031e8:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80031ec:	6a22      	ldr	r2, [r4, #32]
 80031ee:	d117      	bne.n	8003220 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80031f0:	8811      	ldrh	r1, [r2, #0]
 80031f2:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80031f6:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80031f8:	6921      	ldr	r1, [r4, #16]
 80031fa:	b979      	cbnz	r1, 800321c <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 80031fc:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 80031fe:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 8003200:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8003202:	3a01      	subs	r2, #1
 8003204:	b292      	uxth	r2, r2
 8003206:	84e2      	strh	r2, [r4, #38]	; 0x26
 8003208:	b9ea      	cbnz	r2, 8003246 <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800320a:	68da      	ldr	r2, [r3, #12]
 800320c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003210:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003212:	68da      	ldr	r2, [r3, #12]
 8003214:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003218:	60da      	str	r2, [r3, #12]
 800321a:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 800321c:	3201      	adds	r2, #1
 800321e:	e7ee      	b.n	80031fe <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003220:	1c51      	adds	r1, r2, #1
 8003222:	6221      	str	r1, [r4, #32]
 8003224:	7812      	ldrb	r2, [r2, #0]
 8003226:	605a      	str	r2, [r3, #4]
 8003228:	e7ea      	b.n	8003200 <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800322a:	0650      	lsls	r0, r2, #25
 800322c:	d50b      	bpl.n	8003246 <HAL_UART_IRQHandler+0x13a>
 800322e:	064a      	lsls	r2, r1, #25
 8003230:	d509      	bpl.n	8003246 <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003232:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8003234:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003236:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800323a:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 800323c:	2320      	movs	r3, #32
 800323e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8003242:	f000 fe65 	bl	8003f10 <HAL_UART_TxCpltCallback>
 8003246:	bd70      	pop	{r4, r5, r6, pc}
 8003248:	0800324d 	.word	0x0800324d

0800324c <UART_DMAAbortOnError>:
{
 800324c:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 800324e:	2300      	movs	r3, #0
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003250:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 8003252:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003254:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8003256:	f7ff ff31 	bl	80030bc <HAL_UART_ErrorCallback>
 800325a:	bd08      	pop	{r3, pc}

0800325c <WirelessSend>:

/* Private function prototypes -----------------------------------------------*/

/* Private functions ---------------------------------------------------------*/
void WirelessSend(uint8_t * data,uint8_t size)
{
 800325c:	b570      	push	{r4, r5, r6, lr}
 800325e:	4605      	mov	r5, r0
	HAL_UART_Transmit_DMA(RTU_Device.WirelessUsartHandle, data, size);
 8003260:	460e      	mov	r6, r1
 8003262:	4c07      	ldr	r4, [pc, #28]	; (8003280 <WirelessSend+0x24>)
 8003264:	460a      	mov	r2, r1
 8003266:	4601      	mov	r1, r0
 8003268:	f8d4 01a8 	ldr.w	r0, [r4, #424]	; 0x1a8
 800326c:	f7ff fdf8 	bl	8002e60 <HAL_UART_Transmit_DMA>
	HAL_UART_Transmit_DMA(RTU_Device.BusUsartHandle, data, size);
 8003270:	4632      	mov	r2, r6
 8003272:	4629      	mov	r1, r5
 8003274:	f8d4 01b0 	ldr.w	r0, [r4, #432]	; 0x1b0
}
 8003278:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_UART_Transmit_DMA(RTU_Device.BusUsartHandle, data, size);
 800327c:	f7ff bdf0 	b.w	8002e60 <HAL_UART_Transmit_DMA>
 8003280:	200005a8 	.word	0x200005a8

08003284 <Router_List_Addr_Add>:

/* USER CODE BEGIN 4 */
/**/
uint8_t Router_List_Addr_Add(uint8_t  Addr )
{
 8003284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003286:	4606      	mov	r6, r0
    Router_list *Router_Node;//,*New_Node;
	Router_Node=&RTU_Device.Router_Node_Head;
 8003288:	4c0a      	ldr	r4, [pc, #40]	; (80032b4 <Router_List_Addr_Add+0x30>)

	
	for(;Router_Node!=NULL;Router_Node=Router_Node->Router_next)
	
	{
		if(Router_Node->Node_addr==Addr)
 800328a:	7a23      	ldrb	r3, [r4, #8]
 800328c:	42b3      	cmp	r3, r6
 800328e:	d00d      	beq.n	80032ac <Router_List_Addr_Add+0x28>
		 return TRUE;
		if(Router_Node->Router_next==NULL)/**/
 8003290:	6825      	ldr	r5, [r4, #0]
 8003292:	b96d      	cbnz	r5, 80032b0 <Router_List_Addr_Add+0x2c>
		{
		  Router_Node->Router_next=(Router_list*)malloc(sizeof( Router_list));
 8003294:	200c      	movs	r0, #12
 8003296:	f003 ff67 	bl	8007168 <malloc>
 800329a:	6020      	str	r0, [r4, #0]
			Router_Node->Router_next->Router_next=NULL;
 800329c:	6005      	str	r5, [r0, #0]
			Router_Node->Router_next->Node_addr=Addr;
 800329e:	6827      	ldr	r7, [r4, #0]
 80032a0:	723e      	strb	r6, [r7, #8]
			Router_Node->Router_next->HeartBeatTime=HAL_GetTick();
 80032a2:	f7fd ff41 	bl	8001128 <HAL_GetTick>
		  Router_Node->Router_next->HeartBeatflag=HEARTBEAR_FIRST;
 80032a6:	6823      	ldr	r3, [r4, #0]
			Router_Node->Router_next->HeartBeatTime=HAL_GetTick();
 80032a8:	6078      	str	r0, [r7, #4]
		  Router_Node->Router_next->HeartBeatflag=HEARTBEAR_FIRST;
 80032aa:	725d      	strb	r5, [r3, #9]
//			}
//			  return TRUE;
//		 }
	return FALSE;

}
 80032ac:	2001      	movs	r0, #1
 80032ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80032b0:	462c      	mov	r4, r5
 80032b2:	e7ea      	b.n	800328a <Router_List_Addr_Add+0x6>
 80032b4:	20000630 	.word	0x20000630

080032b8 <Router_List_Addr_Find>:
/**/
uint8_t Router_List_Addr_Find(uint8_t  Addr )
{
    Router_list *Router_Node;
	Router_Node=&RTU_Device.Router_Node_Head;
 80032b8:	4b05      	ldr	r3, [pc, #20]	; (80032d0 <Router_List_Addr_Find+0x18>)
	
	for(;Router_Node!=NULL;Router_Node=Router_Node->Router_next)
	
	{
		if(Router_Node->Node_addr==Addr)
 80032ba:	7a1a      	ldrb	r2, [r3, #8]
 80032bc:	4282      	cmp	r2, r0
 80032be:	d004      	beq.n	80032ca <Router_List_Addr_Find+0x12>
	for(;Router_Node!=NULL;Router_Node=Router_Node->Router_next)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d1f9      	bne.n	80032ba <Router_List_Addr_Find+0x2>
		 return TRUE;
		
			
	}

	return FALSE;
 80032c6:	4618      	mov	r0, r3
 80032c8:	4770      	bx	lr
		 return TRUE;
 80032ca:	2001      	movs	r0, #1

}
 80032cc:	4770      	bx	lr
 80032ce:	bf00      	nop
 80032d0:	20000630 	.word	0x20000630

080032d4 <DataDistributionToChilds>:
/*Data is distributed to the child nodes*/
void DataDistributionToChilds(void)
{
 80032d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    Router_list *Router_Node;
	USHORT          usCRC16;
	Router_Node=RTU_Device.Router_Node_Head.Router_next;
 80032d8:	4c13      	ldr	r4, [pc, #76]	; (8003328 <DataDistributionToChilds+0x54>)
 80032da:	f8d4 5088 	ldr.w	r5, [r4, #136]	; 0x88
	for(;Router_Node!=NULL;Router_Node=Router_Node->Router_next)
	
	{
		 
        buffer[MB_SER_PDU_ADDR_OFF]=Router_Node->Node_addr;
        usCRC16 = usMBCRC16( ( UCHAR * ) buffer, RTU_Device.Rx_Buffer.size-2 );
 80032de:	f104 06a7 	add.w	r6, r4, #167	; 0xa7
        buffer[RTU_Device.Rx_Buffer.size-2] = ( UCHAR )( usCRC16 & 0xFF );
 80032e2:	f104 07a5 	add.w	r7, r4, #165	; 0xa5
        buffer[RTU_Device.Rx_Buffer.size-1] = ( UCHAR )( usCRC16 >> 8 );
 80032e6:	f104 08a6 	add.w	r8, r4, #166	; 0xa6
	for(;Router_Node!=NULL;Router_Node=Router_Node->Router_next)
 80032ea:	b90d      	cbnz	r5, 80032f0 <DataDistributionToChilds+0x1c>
        HAL_UART_Transmit(RTU_Device.WirelessUsartHandle,buffer,RTU_Device.Rx_Buffer.size,250);
			
	}

	 
}
 80032ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        usCRC16 = usMBCRC16( ( UCHAR * ) buffer, RTU_Device.Rx_Buffer.size-2 );
 80032f0:	f894 10a4 	ldrb.w	r1, [r4, #164]	; 0xa4
        buffer[MB_SER_PDU_ADDR_OFF]=Router_Node->Node_addr;
 80032f4:	7a2b      	ldrb	r3, [r5, #8]
        usCRC16 = usMBCRC16( ( UCHAR * ) buffer, RTU_Device.Rx_Buffer.size-2 );
 80032f6:	3902      	subs	r1, #2
 80032f8:	b289      	uxth	r1, r1
 80032fa:	4630      	mov	r0, r6
        buffer[MB_SER_PDU_ADDR_OFF]=Router_Node->Node_addr;
 80032fc:	f884 30a7 	strb.w	r3, [r4, #167]	; 0xa7
        usCRC16 = usMBCRC16( ( UCHAR * ) buffer, RTU_Device.Rx_Buffer.size-2 );
 8003300:	f003 fe12 	bl	8006f28 <usMBCRC16>
        buffer[RTU_Device.Rx_Buffer.size-2] = ( UCHAR )( usCRC16 & 0xFF );
 8003304:	f894 30a4 	ldrb.w	r3, [r4, #164]	; 0xa4
        HAL_UART_Transmit(RTU_Device.WirelessUsartHandle,buffer,RTU_Device.Rx_Buffer.size,250);
 8003308:	4908      	ldr	r1, [pc, #32]	; (800332c <DataDistributionToChilds+0x58>)
        buffer[RTU_Device.Rx_Buffer.size-2] = ( UCHAR )( usCRC16 & 0xFF );
 800330a:	55d8      	strb	r0, [r3, r7]
        buffer[RTU_Device.Rx_Buffer.size-1] = ( UCHAR )( usCRC16 >> 8 );
 800330c:	f894 30a4 	ldrb.w	r3, [r4, #164]	; 0xa4
 8003310:	0a00      	lsrs	r0, r0, #8
 8003312:	f803 0008 	strb.w	r0, [r3, r8]
        HAL_UART_Transmit(RTU_Device.WirelessUsartHandle,buffer,RTU_Device.Rx_Buffer.size,250);
 8003316:	f894 20a4 	ldrb.w	r2, [r4, #164]	; 0xa4
 800331a:	23fa      	movs	r3, #250	; 0xfa
 800331c:	f8d4 01a8 	ldr.w	r0, [r4, #424]	; 0x1a8
 8003320:	f7ff fce2 	bl	8002ce8 <HAL_UART_Transmit>
	for(;Router_Node!=NULL;Router_Node=Router_Node->Router_next)
 8003324:	682d      	ldr	r5, [r5, #0]
 8003326:	e7e0      	b.n	80032ea <DataDistributionToChilds+0x16>
 8003328:	200005a8 	.word	0x200005a8
 800332c:	2000064f 	.word	0x2000064f

08003330 <Router_List_Addr_Delete>:
/**/
uint8_t Router_List_Addr_Delete(uint8_t  Addr )
{
 8003330:	4602      	mov	r2, r0
 8003332:	b508      	push	{r3, lr}
    Router_list *Router_Node,*Node=NULL;
	Router_Node=&RTU_Device.Router_Node_Head;
 8003334:	4b06      	ldr	r3, [pc, #24]	; (8003350 <Router_List_Addr_Delete+0x20>)
	
	for(;Router_Node!=NULL;Router_Node=Router_Node->Router_next)
	
	{
	if(Router_Node->Router_next!=NULL)
 8003336:	6818      	ldr	r0, [r3, #0]
 8003338:	b138      	cbz	r0, 800334a <Router_List_Addr_Delete+0x1a>
		if(Router_Node->Router_next->Node_addr==Addr)
 800333a:	7a01      	ldrb	r1, [r0, #8]
 800333c:	4291      	cmp	r1, r2
 800333e:	d105      	bne.n	800334c <Router_List_Addr_Delete+0x1c>
		{
			Node=Router_Node->Router_next;
		 	Router_Node->Router_next=Router_Node->Router_next->Router_next;
 8003340:	6802      	ldr	r2, [r0, #0]
 8003342:	601a      	str	r2, [r3, #0]
			free(Node);
 8003344:	f003 ff18 	bl	8007178 <free>
			return TRUE;
 8003348:	2001      	movs	r0, #1
			
	}

	return FALSE;

}
 800334a:	bd08      	pop	{r3, pc}
 800334c:	4603      	mov	r3, r0
 800334e:	e7f2      	b.n	8003336 <Router_List_Addr_Delete+0x6>
 8003350:	20000630 	.word	0x20000630

08003354 <Router_List_HeartBeat_Flash>:
/**/
uint8_t Router_List_HeartBeat_Flash(uint8_t  Addr )
{
 8003354:	b510      	push	{r4, lr}
    Router_list *Router_Node=NULL;
	Router_Node=&RTU_Device.Router_Node_Head;
 8003356:	4c08      	ldr	r4, [pc, #32]	; (8003378 <Router_List_HeartBeat_Flash+0x24>)
	
	for(;Router_Node!=NULL;Router_Node=Router_Node->Router_next)
	
	{
		if(Router_Node->Node_addr==Addr)
 8003358:	7a23      	ldrb	r3, [r4, #8]
 800335a:	4283      	cmp	r3, r0
 800335c:	d106      	bne.n	800336c <Router_List_HeartBeat_Flash+0x18>
		{
			Router_Node->HeartBeatTime=HAL_GetTick();
 800335e:	f7fd fee3 	bl	8001128 <HAL_GetTick>
			Router_Node->HeartBeatflag=HEARTBEAR_FIRST;
 8003362:	2300      	movs	r3, #0
			Router_Node->HeartBeatTime=HAL_GetTick();
 8003364:	6060      	str	r0, [r4, #4]
			Router_Node->HeartBeatflag=HEARTBEAR_FIRST;
 8003366:	7263      	strb	r3, [r4, #9]
		
		
		 return TRUE;
 8003368:	2001      	movs	r0, #1
 800336a:	bd10      	pop	{r4, pc}
	for(;Router_Node!=NULL;Router_Node=Router_Node->Router_next)
 800336c:	6824      	ldr	r4, [r4, #0]
 800336e:	2c00      	cmp	r4, #0
 8003370:	d1f2      	bne.n	8003358 <Router_List_HeartBeat_Flash+0x4>
		}
			
	}

	return FALSE;
 8003372:	4620      	mov	r0, r4

}
 8003374:	bd10      	pop	{r4, pc}
 8003376:	bf00      	nop
 8003378:	20000630 	.word	0x20000630

0800337c <HeartBeat_Poll>:
/**/
uint8_t HeartBeat_Poll(void)
{
 800337c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    Router_list *Router_Node=NULL;
	Router_Node=&RTU_Device.Router_Node_Head;
 8003380:	4c29      	ldr	r4, [pc, #164]	; (8003428 <HeartBeat_Poll+0xac>)
	for(;Router_Node!=NULL;Router_Node=Router_Node->Router_next)
	
	{
		if(HAL_GetTick()>Router_Node->HeartBeatTime&&Router_Node->Node_addr!=0)
		{
				if(HAL_GetTick()-Router_Node->HeartBeatTime>ROUTER_HEARTBEAT_TIME)//
 8003382:	4d2a      	ldr	r5, [pc, #168]	; (800342c <HeartBeat_Poll+0xb0>)
						 WirelessSend( WireLess_NET_DATA, 3 );
						 Router_Node->HeartBeatflag=HEARTBEAR_AGAIN;
						 return TRUE;
					}
					/**/
					else if((HAL_GetTick()-Router_Node->HeartBeatTime>ROUTER_HEARTBEAT_TIMEAGAIN)&&Router_Node->HeartBeatflag==HEARTBEAR_AGAIN)
 8003384:	4e2a      	ldr	r6, [pc, #168]	; (8003430 <HeartBeat_Poll+0xb4>)
						 Router_Node->HeartBeatflag=HEARTBEAR_OUT;
						 return TRUE;
					
					}
					/**/
				else if((HAL_GetTick()-Router_Node->HeartBeatTime>ROUTER_HEARTBEAT_TIMEOUT)&&Router_Node->HeartBeatflag==HEARTBEAR_OUT)
 8003386:	4f2b      	ldr	r7, [pc, #172]	; (8003434 <HeartBeat_Poll+0xb8>)
		if(HAL_GetTick()>Router_Node->HeartBeatTime&&Router_Node->Node_addr!=0)
 8003388:	f7fd fece 	bl	8001128 <HAL_GetTick>
 800338c:	6863      	ldr	r3, [r4, #4]
 800338e:	4298      	cmp	r0, r3
 8003390:	d946      	bls.n	8003420 <HeartBeat_Poll+0xa4>
 8003392:	7a23      	ldrb	r3, [r4, #8]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d043      	beq.n	8003420 <HeartBeat_Poll+0xa4>
				if(HAL_GetTick()-Router_Node->HeartBeatTime>ROUTER_HEARTBEAT_TIME)//
 8003398:	f7fd fec6 	bl	8001128 <HAL_GetTick>
 800339c:	6863      	ldr	r3, [r4, #4]
 800339e:	1ac0      	subs	r0, r0, r3
 80033a0:	42a8      	cmp	r0, r5
 80033a2:	d937      	bls.n	8003414 <HeartBeat_Poll+0x98>
					if(Router_Node->HeartBeatflag==HEARTBEAR_FIRST)/**/
 80033a4:	7a63      	ldrb	r3, [r4, #9]
 80033a6:	b973      	cbnz	r3, 80033c6 <HeartBeat_Poll+0x4a>
						 WireLess_NET_DATA[0]=ROUTER_HEART_BEAT_FRAME;
 80033a8:	23f5      	movs	r3, #245	; 0xf5
 80033aa:	4823      	ldr	r0, [pc, #140]	; (8003438 <HeartBeat_Poll+0xbc>)
						 WirelessSend( WireLess_NET_DATA, 3 );
 80033ac:	2103      	movs	r1, #3
						 WireLess_NET_DATA[0]=ROUTER_HEART_BEAT_FRAME;
 80033ae:	7003      	strb	r3, [r0, #0]
						 WireLess_NET_DATA[1]=RTU_Device.Dev_config_data.Switch_Adrr;
 80033b0:	4b22      	ldr	r3, [pc, #136]	; (800343c <HeartBeat_Poll+0xc0>)
 80033b2:	785b      	ldrb	r3, [r3, #1]
 80033b4:	7043      	strb	r3, [r0, #1]
						 WireLess_NET_DATA[2]=Router_Node->Node_addr;
 80033b6:	7a23      	ldrb	r3, [r4, #8]
 80033b8:	7083      	strb	r3, [r0, #2]
						 WirelessSend( WireLess_NET_DATA, 3 );
 80033ba:	f7ff ff4f 	bl	800325c <WirelessSend>
						 Router_Node->HeartBeatflag=HEARTBEAR_AGAIN;
 80033be:	2001      	movs	r0, #1
 80033c0:	7260      	strb	r0, [r4, #9]
						 return TRUE;
 80033c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					else if((HAL_GetTick()-Router_Node->HeartBeatTime>ROUTER_HEARTBEAT_TIMEAGAIN)&&Router_Node->HeartBeatflag==HEARTBEAR_AGAIN)
 80033c6:	f7fd feaf 	bl	8001128 <HAL_GetTick>
 80033ca:	6863      	ldr	r3, [r4, #4]
 80033cc:	1ac0      	subs	r0, r0, r3
 80033ce:	42b0      	cmp	r0, r6
 80033d0:	d914      	bls.n	80033fc <HeartBeat_Poll+0x80>
 80033d2:	f894 8009 	ldrb.w	r8, [r4, #9]
 80033d6:	f1b8 0f01 	cmp.w	r8, #1
 80033da:	d10f      	bne.n	80033fc <HeartBeat_Poll+0x80>
						 WireLess_NET_DATA[0]=ROUTER_HEART_BEAT_FRAME;
 80033dc:	23f5      	movs	r3, #245	; 0xf5
 80033de:	4816      	ldr	r0, [pc, #88]	; (8003438 <HeartBeat_Poll+0xbc>)
						 WirelessSend( WireLess_NET_DATA, 3 );
 80033e0:	2103      	movs	r1, #3
						 WireLess_NET_DATA[0]=ROUTER_HEART_BEAT_FRAME;
 80033e2:	7003      	strb	r3, [r0, #0]
						 WireLess_NET_DATA[1]=RTU_Device.Dev_config_data.Switch_Adrr;
 80033e4:	4b15      	ldr	r3, [pc, #84]	; (800343c <HeartBeat_Poll+0xc0>)
 80033e6:	785b      	ldrb	r3, [r3, #1]
 80033e8:	7043      	strb	r3, [r0, #1]
						 WireLess_NET_DATA[2]=Router_Node->Node_addr;
 80033ea:	7a23      	ldrb	r3, [r4, #8]
 80033ec:	7083      	strb	r3, [r0, #2]
						 WirelessSend( WireLess_NET_DATA, 3 );
 80033ee:	f7ff ff35 	bl	800325c <WirelessSend>
						 Router_Node->HeartBeatflag=HEARTBEAR_OUT;
 80033f2:	2302      	movs	r3, #2
						 return TRUE;
 80033f4:	4640      	mov	r0, r8
						 Router_Node->HeartBeatflag=HEARTBEAR_OUT;
 80033f6:	7263      	strb	r3, [r4, #9]
						 return TRUE;
 80033f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				else if((HAL_GetTick()-Router_Node->HeartBeatTime>ROUTER_HEARTBEAT_TIMEOUT)&&Router_Node->HeartBeatflag==HEARTBEAR_OUT)
 80033fc:	f7fd fe94 	bl	8001128 <HAL_GetTick>
 8003400:	6863      	ldr	r3, [r4, #4]
 8003402:	1ac0      	subs	r0, r0, r3
 8003404:	42b8      	cmp	r0, r7
 8003406:	d905      	bls.n	8003414 <HeartBeat_Poll+0x98>
 8003408:	7a63      	ldrb	r3, [r4, #9]
 800340a:	2b02      	cmp	r3, #2
 800340c:	d102      	bne.n	8003414 <HeartBeat_Poll+0x98>
					{
							Router_List_Addr_Delete(Router_Node->Node_addr);
 800340e:	7a20      	ldrb	r0, [r4, #8]
 8003410:	f7ff ff8e 	bl	8003330 <Router_List_Addr_Delete>
	for(;Router_Node!=NULL;Router_Node=Router_Node->Router_next)
 8003414:	6824      	ldr	r4, [r4, #0]
 8003416:	2c00      	cmp	r4, #0
 8003418:	d1b6      	bne.n	8003388 <HeartBeat_Poll+0xc>
		  Router_Node->HeartBeatTime=HAL_GetTick();/**/
		}		
	
	}

	return FALSE;
 800341a:	4620      	mov	r0, r4


}
 800341c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		  Router_Node->HeartBeatTime=HAL_GetTick();/**/
 8003420:	f7fd fe82 	bl	8001128 <HAL_GetTick>
 8003424:	6060      	str	r0, [r4, #4]
 8003426:	e7f5      	b.n	8003414 <HeartBeat_Poll+0x98>
 8003428:	20000630 	.word	0x20000630
 800342c:	000927c0 	.word	0x000927c0
 8003430:	000afc80 	.word	0x000afc80
 8003434:	000dbba0 	.word	0x000dbba0
 8003438:	20000598 	.word	0x20000598
 800343c:	200005a8 	.word	0x200005a8

08003440 <WPAN_Startup>:
/* Exported functions --------------------------------------------------------*/
WPANStateType WPAN_Startup(void)
{
 8003440:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    uint32_t tickstart=0;
    uint8_t  ucMBAddress= RTU_Device.Dev_config_data.Switch_Adrr;
    static uint8_t Retry_Couter=0;
    switch(WPANState)
 8003444:	4e92      	ldr	r6, [pc, #584]	; (8003690 <WPAN_Startup+0x250>)
    uint8_t  ucMBAddress= RTU_Device.Dev_config_data.Switch_Adrr;
 8003446:	4c93      	ldr	r4, [pc, #588]	; (8003694 <WPAN_Startup+0x254>)
    switch(WPANState)
 8003448:	7833      	ldrb	r3, [r6, #0]
    uint8_t  ucMBAddress= RTU_Device.Dev_config_data.Switch_Adrr;
 800344a:	7865      	ldrb	r5, [r4, #1]
    switch(WPANState)
 800344c:	2b04      	cmp	r3, #4
 800344e:	d813      	bhi.n	8003478 <WPAN_Startup+0x38>
 8003450:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003454:	00150005 	.word	0x00150005
 8003458:	00870050 	.word	0x00870050
 800345c:	00f9      	.short	0x00f9
		{
		  case WPAN_READY:
			     WPANState=WPAN_GatewayJoing;/**/
 800345e:	2301      	movs	r3, #1
 8003460:	7033      	strb	r3, [r6, #0]
			     HAL_Delay(ucMBAddress%10*100+1);//
 8003462:	230a      	movs	r3, #10
 8003464:	fbb5 f0f3 	udiv	r0, r5, r3
 8003468:	fb03 5510 	mls	r5, r3, r0, r5
 800346c:	2064      	movs	r0, #100	; 0x64
 800346e:	b2ed      	uxtb	r5, r5
 8003470:	4368      	muls	r0, r5
 8003472:	3001      	adds	r0, #1
 8003474:	f7fd fe5e 	bl	8001134 <HAL_Delay>
					break;
		
		}
	return WPANState;

}
 8003478:	7830      	ldrb	r0, [r6, #0]
 800347a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			      WireLess_NET_DATA[0]=GATEWAY_JOIN_REQUEST_FRAME;
 800347e:	23f1      	movs	r3, #241	; 0xf1
 8003480:	4f85      	ldr	r7, [pc, #532]	; (8003698 <WPAN_Startup+0x258>)
			      WirelessSend( WireLess_NET_DATA, 3 );
 8003482:	2103      	movs	r1, #3
			      WireLess_NET_DATA[0]=GATEWAY_JOIN_REQUEST_FRAME;
 8003484:	703b      	strb	r3, [r7, #0]
			      WireLess_NET_DATA[2]=~ucMBAddress;
 8003486:	43eb      	mvns	r3, r5
			      WirelessSend( WireLess_NET_DATA, 3 );
 8003488:	4638      	mov	r0, r7
			      WireLess_NET_DATA[2]=~ucMBAddress;
 800348a:	70bb      	strb	r3, [r7, #2]
			      WireLess_NET_DATA[1]=ucMBAddress;
 800348c:	707d      	strb	r5, [r7, #1]
			      WirelessSend( WireLess_NET_DATA, 3 );
 800348e:	f7ff fee5 	bl	800325c <WirelessSend>
                  tickstart = HAL_GetTick();
 8003492:	f7fd fe49 	bl	8001128 <HAL_GetTick>
                   while((HAL_GetTick() - tickstart) < Join_Ack_Delay*(Retry_Couter+1))
 8003496:	f8df 9204 	ldr.w	r9, [pc, #516]	; 800369c <WPAN_Startup+0x25c>
                  tickstart = HAL_GetTick();
 800349a:	4682      	mov	sl, r0
                   while((HAL_GetTick() - tickstart) < Join_Ack_Delay*(Retry_Couter+1))
 800349c:	f640 3bb8 	movw	fp, #3000	; 0xbb8
 80034a0:	46c8      	mov	r8, r9
 80034a2:	f7fd fe41 	bl	8001128 <HAL_GetTick>
 80034a6:	f899 3000 	ldrb.w	r3, [r9]
 80034aa:	eba0 000a 	sub.w	r0, r0, sl
 80034ae:	fb03 b30b 	mla	r3, r3, fp, fp
 80034b2:	4298      	cmp	r0, r3
 80034b4:	d20e      	bcs.n	80034d4 <WPAN_Startup+0x94>
                        if(WireLess_NET_DATA[0]==GATEWAY_JOIN_ACK_FRAME&&WireLess_NET_DATA[1]==ucMBAddress&&!(WireLess_NET_DATA[2]&ucMBAddress))
 80034b6:	783b      	ldrb	r3, [r7, #0]
 80034b8:	2bf2      	cmp	r3, #242	; 0xf2
 80034ba:	d1f2      	bne.n	80034a2 <WPAN_Startup+0x62>
 80034bc:	787b      	ldrb	r3, [r7, #1]
 80034be:	42ab      	cmp	r3, r5
 80034c0:	d1ef      	bne.n	80034a2 <WPAN_Startup+0x62>
 80034c2:	78bb      	ldrb	r3, [r7, #2]
 80034c4:	402b      	ands	r3, r5
 80034c6:	d1ec      	bne.n	80034a2 <WPAN_Startup+0x62>
            				WPANState=WPAN_Succede;
 80034c8:	2203      	movs	r2, #3
 80034ca:	7032      	strb	r2, [r6, #0]
            				RTU_Device.Dev_config_data.Router_Level=Router_Primary;
 80034cc:	2201      	movs	r2, #1
            				Retry_Couter=0;
 80034ce:	f889 3000 	strb.w	r3, [r9]
            				RTU_Device.Dev_config_data.Router_Level=Router_Primary;
 80034d2:	80a2      	strh	r2, [r4, #4]
				 if(WPANState==WPAN_Succede)
 80034d4:	7833      	ldrb	r3, [r6, #0]
 80034d6:	2b03      	cmp	r3, #3
 80034d8:	d0ce      	beq.n	8003478 <WPAN_Startup+0x38>
				 else if(++Retry_Couter==Retry_Couter_TO_GAY_NUM)/**/
 80034da:	f898 3000 	ldrb.w	r3, [r8]
 80034de:	3301      	adds	r3, #1
 80034e0:	b2db      	uxtb	r3, r3
 80034e2:	2b0a      	cmp	r3, #10
 80034e4:	f888 3000 	strb.w	r3, [r8]
 80034e8:	d1c6      	bne.n	8003478 <WPAN_Startup+0x38>
				   WPANState=WPAN_RouterJoing;
 80034ea:	2302      	movs	r3, #2
 80034ec:	7033      	strb	r3, [r6, #0]
				   Retry_Couter=0;
 80034ee:	2300      	movs	r3, #0
 80034f0:	f888 3000 	strb.w	r3, [r8]
				  WireLess_NET_DATA[0]=ROUTER_JOIN_REQUEST_FRAME;
 80034f4:	23f3      	movs	r3, #243	; 0xf3
 80034f6:	4f68      	ldr	r7, [pc, #416]	; (8003698 <WPAN_Startup+0x258>)
			      WirelessSend( WireLess_NET_DATA, 3 );
 80034f8:	2103      	movs	r1, #3
				  WireLess_NET_DATA[0]=ROUTER_JOIN_REQUEST_FRAME;
 80034fa:	703b      	strb	r3, [r7, #0]
			      WireLess_NET_DATA[2]=~ucMBAddress;
 80034fc:	43eb      	mvns	r3, r5
			      WirelessSend( WireLess_NET_DATA, 3 );
 80034fe:	4638      	mov	r0, r7
			      WireLess_NET_DATA[2]=~ucMBAddress;
 8003500:	70bb      	strb	r3, [r7, #2]
			      WireLess_NET_DATA[1]=ucMBAddress;
 8003502:	707d      	strb	r5, [r7, #1]
			      WirelessSend( WireLess_NET_DATA, 3 );
 8003504:	f7ff feaa 	bl	800325c <WirelessSend>
			      tickstart = HAL_GetTick();
 8003508:	f7fd fe0e 	bl	8001128 <HAL_GetTick>
				while((HAL_GetTick() - tickstart) < Join_Ack_Delay)
 800350c:	f640 38b7 	movw	r8, #2999	; 0xbb7
			      tickstart = HAL_GetTick();
 8003510:	4681      	mov	r9, r0
				while((HAL_GetTick() - tickstart) < Join_Ack_Delay)
 8003512:	f7fd fe09 	bl	8001128 <HAL_GetTick>
 8003516:	eba0 0009 	sub.w	r0, r0, r9
 800351a:	4540      	cmp	r0, r8
 800351c:	d814      	bhi.n	8003548 <WPAN_Startup+0x108>
					 if(WireLess_NET_DATA[0]==ROUTER_JOIN_ACK_FRAME&&WireLess_NET_DATA[1]==ucMBAddress)/**/
 800351e:	783a      	ldrb	r2, [r7, #0]
 8003520:	2af4      	cmp	r2, #244	; 0xf4
 8003522:	d1f6      	bne.n	8003512 <WPAN_Startup+0xd2>
 8003524:	787b      	ldrb	r3, [r7, #1]
 8003526:	42ab      	cmp	r3, r5
 8003528:	d1f3      	bne.n	8003512 <WPAN_Startup+0xd2>
							RTU_Device.Host_Node.Host_Addr=WireLess_NET_DATA[2];/**/
 800352a:	78bb      	ldrb	r3, [r7, #2]
							WirelessSend( WireLess_NET_DATA, 3 );
 800352c:	2103      	movs	r1, #3
 800352e:	485a      	ldr	r0, [pc, #360]	; (8003698 <WPAN_Startup+0x258>)
							RTU_Device.Host_Node.Host_Addr=WireLess_NET_DATA[2];/**/
 8003530:	f884 3098 	strb.w	r3, [r4, #152]	; 0x98
							WireLess_NET_DATA[0]=ROUTER_JOIN_ACK_FRAME;
 8003534:	703a      	strb	r2, [r7, #0]
							WireLess_NET_DATA[1]=RTU_Device.Host_Node.Host_Addr;
 8003536:	707b      	strb	r3, [r7, #1]
							WireLess_NET_DATA[2]=ucMBAddress;
 8003538:	70bd      	strb	r5, [r7, #2]
							WirelessSend( WireLess_NET_DATA, 3 );
 800353a:	f7ff fe8f 	bl	800325c <WirelessSend>
							WPANState=WPAN_RouterACK;/**/
 800353e:	2304      	movs	r3, #4
							Retry_Couter=0;
 8003540:	2200      	movs	r2, #0
							WPANState=WPAN_RouterACK;/**/
 8003542:	7033      	strb	r3, [r6, #0]
							Retry_Couter=0;
 8003544:	4b55      	ldr	r3, [pc, #340]	; (800369c <WPAN_Startup+0x25c>)
 8003546:	701a      	strb	r2, [r3, #0]
				 if(WPANState==WPAN_RouterACK)
 8003548:	7833      	ldrb	r3, [r6, #0]
 800354a:	2b04      	cmp	r3, #4
 800354c:	d094      	beq.n	8003478 <WPAN_Startup+0x38>
				 else if(++Retry_Couter==Retry_Couter_TO_ROUTER_NUM)/**/
 800354e:	4a53      	ldr	r2, [pc, #332]	; (800369c <WPAN_Startup+0x25c>)
 8003550:	7813      	ldrb	r3, [r2, #0]
 8003552:	3301      	adds	r3, #1
 8003554:	b2db      	uxtb	r3, r3
 8003556:	2b01      	cmp	r3, #1
 8003558:	7013      	strb	r3, [r2, #0]
					 WPANState=WPAN_READY;
 800355a:	bf02      	ittt	eq
 800355c:	2300      	moveq	r3, #0
 800355e:	7033      	strbeq	r3, [r6, #0]
					 Retry_Couter=0;
 8003560:	7013      	strbeq	r3, [r2, #0]
		   WireLess_NET_DATA[0]=0;/**/
 8003562:	2300      	movs	r3, #0
 8003564:	f8df 8130 	ldr.w	r8, [pc, #304]	; 8003698 <WPAN_Startup+0x258>
 8003568:	f888 3000 	strb.w	r3, [r8]
		if(RTU_Device.Dev_config_data.Router_Level==Router_Primary)/**/
 800356c:	88a3      	ldrh	r3, [r4, #4]
 800356e:	4647      	mov	r7, r8
 8003570:	2b01      	cmp	r3, #1
 8003572:	d141      	bne.n	80035f8 <WPAN_Startup+0x1b8>
			   if(RTU_Device.ChildNodeNum)/**/
 8003574:	f894 309c 	ldrb.w	r3, [r4, #156]	; 0x9c
 8003578:	b18b      	cbz	r3, 800359e <WPAN_Startup+0x15e>
					 HeartBeat_Poll();/**/
 800357a:	f7ff feff 	bl	800337c <HeartBeat_Poll>
				   if(WireLess_NET_DATA[0]==ROUTER_HEART_BEAT_ACK_FRAME&&WireLess_NET_DATA[1]==ucMBAddress)/**/
 800357e:	f898 3000 	ldrb.w	r3, [r8]
 8003582:	2bf6      	cmp	r3, #246	; 0xf6
 8003584:	d107      	bne.n	8003596 <WPAN_Startup+0x156>
 8003586:	f898 3001 	ldrb.w	r3, [r8, #1]
 800358a:	42ab      	cmp	r3, r5
 800358c:	d103      	bne.n	8003596 <WPAN_Startup+0x156>
					  Router_List_HeartBeat_Flash(WireLess_NET_DATA[2] );
 800358e:	f898 0002 	ldrb.w	r0, [r8, #2]
 8003592:	f7ff fedf 	bl	8003354 <Router_List_HeartBeat_Flash>
					if(RTU_Device.Dev_config_data.Router_Level==Router_Primary&&WireLess_NET_DATA[0]==ROUTER_JOIN_REQUEST_FRAME&&!(WireLess_NET_DATA[1]&WireLess_NET_DATA[2])&&RTU_Device.ChildNodeNum<MAX_ROUTER_NUM)
 8003596:	88a3      	ldrh	r3, [r4, #4]
 8003598:	2b01      	cmp	r3, #1
 800359a:	f47f af6d 	bne.w	8003478 <WPAN_Startup+0x38>
 800359e:	f897 8000 	ldrb.w	r8, [r7]
 80035a2:	f1b8 0ff3 	cmp.w	r8, #243	; 0xf3
 80035a6:	d111      	bne.n	80035cc <WPAN_Startup+0x18c>
 80035a8:	787a      	ldrb	r2, [r7, #1]
 80035aa:	78bb      	ldrb	r3, [r7, #2]
 80035ac:	421a      	tst	r2, r3
 80035ae:	f47f af63 	bne.w	8003478 <WPAN_Startup+0x38>
 80035b2:	f894 309c 	ldrb.w	r3, [r4, #156]	; 0x9c
 80035b6:	2b02      	cmp	r3, #2
 80035b8:	f63f af5e 	bhi.w	8003478 <WPAN_Startup+0x38>
						 WireLess_NET_DATA[0]=ROUTER_JOIN_ACK_FRAME;
 80035bc:	23f4      	movs	r3, #244	; 0xf4
						 WireLess_NET_DATA[2]=ucMBAddress;
 80035be:	70bd      	strb	r5, [r7, #2]
						 WireLess_NET_DATA[0]=ROUTER_JOIN_ACK_FRAME;
 80035c0:	703b      	strb	r3, [r7, #0]
								WirelessSend( WireLess_NET_DATA, 3 );
 80035c2:	2103      	movs	r1, #3
 80035c4:	4834      	ldr	r0, [pc, #208]	; (8003698 <WPAN_Startup+0x258>)
 80035c6:	f7ff fe49 	bl	800325c <WirelessSend>
 80035ca:	e755      	b.n	8003478 <WPAN_Startup+0x38>
					 if(RTU_Device.Dev_config_data.Router_Level==Router_Primary&&WireLess_NET_DATA[0]==ROUTER_JOIN_ACK_FRAME&&WireLess_NET_DATA[1]==ucMBAddress)
 80035cc:	f1b8 0ff4 	cmp.w	r8, #244	; 0xf4
 80035d0:	f47f af52 	bne.w	8003478 <WPAN_Startup+0x38>
 80035d4:	787b      	ldrb	r3, [r7, #1]
 80035d6:	42ab      	cmp	r3, r5
 80035d8:	f47f af4e 	bne.w	8003478 <WPAN_Startup+0x38>
						 if( Router_List_Addr_Add(WireLess_NET_DATA[2]))
 80035dc:	78b8      	ldrb	r0, [r7, #2]
 80035de:	f7ff fe51 	bl	8003284 <Router_List_Addr_Add>
 80035e2:	2800      	cmp	r0, #0
 80035e4:	f43f af48 	beq.w	8003478 <WPAN_Startup+0x38>
								RTU_Device.ChildNodeNum++;/**/
 80035e8:	f894 309c 	ldrb.w	r3, [r4, #156]	; 0x9c
								WireLess_NET_DATA[0]=ROUTER_JOIN_ACK_FRAME;
 80035ec:	f887 8000 	strb.w	r8, [r7]
								RTU_Device.ChildNodeNum++;/**/
 80035f0:	3301      	adds	r3, #1
 80035f2:	f884 309c 	strb.w	r3, [r4, #156]	; 0x9c
 80035f6:	e7e4      	b.n	80035c2 <WPAN_Startup+0x182>
					else if( RTU_Device.Dev_config_data.Router_Level==Router_secondary)/**/
 80035f8:	2b02      	cmp	r3, #2
 80035fa:	f47f af3d 	bne.w	8003478 <WPAN_Startup+0x38>
							if(HAL_GetTick()>RTU_Device.Host_Node.HeartBeatTime)
 80035fe:	f7fd fd93 	bl	8001128 <HAL_GetTick>
 8003602:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8003606:	4298      	cmp	r0, r3
 8003608:	d918      	bls.n	800363c <WPAN_Startup+0x1fc>
									if((HAL_GetTick() - RTU_Device.Host_Node.HeartBeatTime >ROUTER_HEARTBEATACK_TIMEOUT))
 800360a:	f7fd fd8d 	bl	8001128 <HAL_GetTick>
 800360e:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8003612:	1ac0      	subs	r0, r0, r3
 8003614:	4b22      	ldr	r3, [pc, #136]	; (80036a0 <WPAN_Startup+0x260>)
 8003616:	4298      	cmp	r0, r3
 8003618:	f67f af2e 	bls.w	8003478 <WPAN_Startup+0x38>
											WireLess_NET_DATA[0]=ROUTER_JOIN_ACK_FRAME;
 800361c:	23f4      	movs	r3, #244	; 0xf4
 800361e:	f888 3000 	strb.w	r3, [r8]
											WireLess_NET_DATA[1]= RTU_Device.Host_Node.Host_Addr;
 8003622:	f894 3098 	ldrb.w	r3, [r4, #152]	; 0x98
											WirelessSend( WireLess_NET_DATA, 3 ); 
 8003626:	2103      	movs	r1, #3
 8003628:	4640      	mov	r0, r8
											WireLess_NET_DATA[1]= RTU_Device.Host_Node.Host_Addr;
 800362a:	f888 3001 	strb.w	r3, [r8, #1]
											WireLess_NET_DATA[2]=ucMBAddress;
 800362e:	f888 5002 	strb.w	r5, [r8, #2]
											WirelessSend( WireLess_NET_DATA, 3 ); 
 8003632:	f7ff fe13 	bl	800325c <WirelessSend>
											WPANState=WPAN_RouterACK;								
 8003636:	2304      	movs	r3, #4
					 {WPANState=WPAN_RouterJoing;}/**/
 8003638:	7033      	strb	r3, [r6, #0]
					break;
 800363a:	e71d      	b.n	8003478 <WPAN_Startup+0x38>
								RTU_Device.Host_Node.HeartBeatTime=HAL_GetTick();
 800363c:	f7fd fd74 	bl	8001128 <HAL_GetTick>
 8003640:	f8c4 0094 	str.w	r0, [r4, #148]	; 0x94
 8003644:	e718      	b.n	8003478 <WPAN_Startup+0x38>
             tickstart = HAL_GetTick();
 8003646:	f7fd fd6f 	bl	8001128 <HAL_GetTick>
             while((HAL_GetTick() - tickstart) < Join_Ack_Delay)
 800364a:	f640 38b7 	movw	r8, #2999	; 0xbb7
             tickstart = HAL_GetTick();
 800364e:	4681      	mov	r9, r0
				 if(WireLess_NET_DATA[0]==ROUTER_JOIN_ACK_FRAME&&WireLess_NET_DATA[2]==ucMBAddress&&WireLess_NET_DATA[1]==RTU_Device.Host_Node.Host_Addr )
 8003650:	4f11      	ldr	r7, [pc, #68]	; (8003698 <WPAN_Startup+0x258>)
             while((HAL_GetTick() - tickstart) < Join_Ack_Delay)
 8003652:	f7fd fd69 	bl	8001128 <HAL_GetTick>
 8003656:	eba0 0009 	sub.w	r0, r0, r9
 800365a:	4540      	cmp	r0, r8
 800365c:	d812      	bhi.n	8003684 <WPAN_Startup+0x244>
				 if(WireLess_NET_DATA[0]==ROUTER_JOIN_ACK_FRAME&&WireLess_NET_DATA[2]==ucMBAddress&&WireLess_NET_DATA[1]==RTU_Device.Host_Node.Host_Addr )
 800365e:	783b      	ldrb	r3, [r7, #0]
 8003660:	2bf4      	cmp	r3, #244	; 0xf4
 8003662:	d1f6      	bne.n	8003652 <WPAN_Startup+0x212>
 8003664:	78bb      	ldrb	r3, [r7, #2]
 8003666:	42ab      	cmp	r3, r5
 8003668:	d1f3      	bne.n	8003652 <WPAN_Startup+0x212>
 800366a:	787a      	ldrb	r2, [r7, #1]
 800366c:	f894 3098 	ldrb.w	r3, [r4, #152]	; 0x98
 8003670:	429a      	cmp	r2, r3
 8003672:	d1ee      	bne.n	8003652 <WPAN_Startup+0x212>
					  WPANState=WPAN_Succede;
 8003674:	2303      	movs	r3, #3
 8003676:	7033      	strb	r3, [r6, #0]
					  RTU_Device.Host_Node.HeartBeatTime=HAL_GetTick();
 8003678:	f7fd fd56 	bl	8001128 <HAL_GetTick>
					  RTU_Device.Dev_config_data.Router_Level=Router_secondary;
 800367c:	2302      	movs	r3, #2
					  RTU_Device.Host_Node.HeartBeatTime=HAL_GetTick();
 800367e:	f8c4 0094 	str.w	r0, [r4, #148]	; 0x94
					  RTU_Device.Dev_config_data.Router_Level=Router_secondary;
 8003682:	80a3      	strh	r3, [r4, #4]
				     if(WPANState==WPAN_Succede)
 8003684:	7833      	ldrb	r3, [r6, #0]
 8003686:	2b03      	cmp	r3, #3
 8003688:	f43f aef6 	beq.w	8003478 <WPAN_Startup+0x38>
					 {WPANState=WPAN_RouterJoing;}/**/
 800368c:	2302      	movs	r3, #2
 800368e:	e7d3      	b.n	8003638 <WPAN_Startup+0x1f8>
 8003690:	2000032d 	.word	0x2000032d
 8003694:	200005a8 	.word	0x200005a8
 8003698:	20000598 	.word	0x20000598
 800369c:	2000032c 	.word	0x2000032c
 80036a0:	00124f80 	.word	0x00124f80

080036a4 <DS18B20_Mode_Out_PP>:
  * : 
  *   : 
  *     
  */
static void DS18B20_Mode_Out_PP(void)
{
 80036a4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /* GPIO */
  GPIO_InitStruct.Pin = DS18B20_Dout_PIN;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD  ;
 80036a6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80036aa:	2311      	movs	r3, #17
 80036ac:	e88d 000c 	stmia.w	sp, {r2, r3}
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80036b0:	2303      	movs	r3, #3
  HAL_GPIO_Init(DS18B20_Dout_PORT, &GPIO_InitStruct);          
 80036b2:	4669      	mov	r1, sp
 80036b4:	4803      	ldr	r0, [pc, #12]	; (80036c4 <DS18B20_Mode_Out_PP+0x20>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80036b6:	9303      	str	r3, [sp, #12]
  HAL_GPIO_Init(DS18B20_Dout_PORT, &GPIO_InitStruct);          
 80036b8:	f7fe f8a8 	bl	800180c <HAL_GPIO_Init>
}
 80036bc:	b005      	add	sp, #20
 80036be:	f85d fb04 	ldr.w	pc, [sp], #4
 80036c2:	bf00      	nop
 80036c4:	40010800 	.word	0x40010800

080036c8 <DS18B20_Mode_IPU>:
{
 80036c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  GPIO_InitStruct.Pull  = GPIO_PULLUP;
 80036ca:	2200      	movs	r2, #0
 80036cc:	2301      	movs	r3, #1
 80036ce:	f44f 7180 	mov.w	r1, #256	; 0x100
  HAL_GPIO_Init(DS18B20_Dout_PORT, &GPIO_InitStruct);
 80036d2:	4804      	ldr	r0, [pc, #16]	; (80036e4 <DS18B20_Mode_IPU+0x1c>)
  GPIO_InitStruct.Pull  = GPIO_PULLUP;
 80036d4:	e88d 000e 	stmia.w	sp, {r1, r2, r3}
  HAL_GPIO_Init(DS18B20_Dout_PORT, &GPIO_InitStruct);
 80036d8:	4669      	mov	r1, sp
 80036da:	f7fe f897 	bl	800180c <HAL_GPIO_Init>
}
 80036de:	b005      	add	sp, #20
 80036e0:	f85d fb04 	ldr.w	pc, [sp], #4
 80036e4:	40010800 	.word	0x40010800

080036e8 <delay_us>:
{
 80036e8:	b538      	push	{r3, r4, r5, lr}
    __HAL_TIM_SetCounter(&htim4,differ);
 80036ea:	4d0b      	ldr	r5, [pc, #44]	; (8003718 <delay_us+0x30>)
    uint16_t differ=0xffff-us-50000;
 80036ec:	f5c0 5072 	rsb	r0, r0, #15488	; 0x3c80
    __HAL_TIM_SetCounter(&htim4,differ);
 80036f0:	682b      	ldr	r3, [r5, #0]
    uint16_t differ=0xffff-us-50000;
 80036f2:	302f      	adds	r0, #47	; 0x2f
 80036f4:	b284      	uxth	r4, r0
    __HAL_TIM_SetCounter(&htim4,differ);
 80036f6:	625c      	str	r4, [r3, #36]	; 0x24
    HAL_TIM_Base_Start(&htim4);
 80036f8:	4628      	mov	r0, r5
 80036fa:	f7fe ffee 	bl	80026da <HAL_TIM_Base_Start>
    while(differ<0xffff-50000)
 80036fe:	f643 43ae 	movw	r3, #15534	; 0x3cae
        differ=__HAL_TIM_GetCounter(&htim4);
 8003702:	682a      	ldr	r2, [r5, #0]
    while(differ<0xffff-50000)
 8003704:	429c      	cmp	r4, r3
 8003706:	d904      	bls.n	8003712 <delay_us+0x2a>
    HAL_TIM_Base_Stop(&htim4);
 8003708:	4803      	ldr	r0, [pc, #12]	; (8003718 <delay_us+0x30>)
}
 800370a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    HAL_TIM_Base_Stop(&htim4);
 800370e:	f7fe bff1 	b.w	80026f4 <HAL_TIM_Base_Stop>
        differ=__HAL_TIM_GetCounter(&htim4);
 8003712:	6a54      	ldr	r4, [r2, #36]	; 0x24
 8003714:	b2a4      	uxth	r4, r4
 8003716:	e7f5      	b.n	8003704 <delay_us+0x1c>
 8003718:	200007f8 	.word	0x200007f8

0800371c <DS18B20_Delay>:
	delay_us(time);
 800371c:	f7ff bfe4 	b.w	80036e8 <delay_us>

08003720 <DS18B20_Rst>:
  * : 
  *   : 
  *     
  */
static void DS18B20_Rst(void)
{
 8003720:	b510      	push	{r4, lr}
        /*  */
        DS18B20_Mode_Out_PP();
        
        DS18B20_Dout_LOW();
 8003722:	4c0c      	ldr	r4, [pc, #48]	; (8003754 <DS18B20_Rst+0x34>)
        DS18B20_Mode_Out_PP();
 8003724:	f7ff ffbe 	bl	80036a4 <DS18B20_Mode_Out_PP>
        DS18B20_Dout_LOW();
 8003728:	2200      	movs	r2, #0
 800372a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800372e:	4620      	mov	r0, r4
 8003730:	f7fe f9c2 	bl	8001ab8 <HAL_GPIO_WritePin>
  
        /* 480us */
        DS18B20_Delay(750);
 8003734:	f240 20ee 	movw	r0, #750	; 0x2ee
 8003738:	f7ff fff0 	bl	800371c <DS18B20_Delay>
        
        /*  */
        DS18B20_Dout_HIGH();
 800373c:	4620      	mov	r0, r4
 800373e:	2201      	movs	r2, #1
 8003740:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003744:	f7fe f9b8 	bl	8001ab8 <HAL_GPIO_WritePin>
        
        /*15~60us*/
        DS18B20_Delay(15);
}
 8003748:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        DS18B20_Delay(15);
 800374c:	200f      	movs	r0, #15
 800374e:	f7ff bfe5 	b.w	800371c <DS18B20_Delay>
 8003752:	bf00      	nop
 8003754:	40010800 	.word	0x40010800

08003758 <DS18B20_Presence>:
  * : 
  *   : 01
  *     
  */
static uint8_t DS18B20_Presence(void)
{
 8003758:	b570      	push	{r4, r5, r6, lr}
        uint8_t pulse_time = 0;
        
        /*  */
        DS18B20_Mode_IPU();
 800375a:	f7ff ffb5 	bl	80036c8 <DS18B20_Mode_IPU>
        
        /* 60~240us 
         * 15~60us
         */
        while( DS18B20_Data_IN() && pulse_time<100 )
 800375e:	2400      	movs	r4, #0
 8003760:	4e13      	ldr	r6, [pc, #76]	; (80037b0 <DS18B20_Presence+0x58>)
 8003762:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003766:	4630      	mov	r0, r6
 8003768:	b2e5      	uxtb	r5, r4
 800376a:	f7fe f99f 	bl	8001aac <HAL_GPIO_ReadPin>
 800376e:	b140      	cbz	r0, 8003782 <DS18B20_Presence+0x2a>
 8003770:	3401      	adds	r4, #1
 8003772:	2c65      	cmp	r4, #101	; 0x65
 8003774:	d101      	bne.n	800377a <DS18B20_Presence+0x22>
                pulse_time++;
                DS18B20_Delay(1);
        }        
        /* 100us*/
        if( pulse_time >=100 )
                return 1;
 8003776:	2001      	movs	r0, #1
 8003778:	bd70      	pop	{r4, r5, r6, pc}
                DS18B20_Delay(1);
 800377a:	2001      	movs	r0, #1
 800377c:	f7ff ffce 	bl	800371c <DS18B20_Delay>
 8003780:	e7ef      	b.n	8003762 <DS18B20_Presence+0xa>
        if( pulse_time >=100 )
 8003782:	2d64      	cmp	r5, #100	; 0x64
 8003784:	d0f7      	beq.n	8003776 <DS18B20_Presence+0x1e>
 8003786:	4604      	mov	r4, r0
        else
                pulse_time = 0;
        
        /* 240us */
        while( !DS18B20_Data_IN() && pulse_time<240 )
 8003788:	4e09      	ldr	r6, [pc, #36]	; (80037b0 <DS18B20_Presence+0x58>)
 800378a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800378e:	4630      	mov	r0, r6
 8003790:	b2e5      	uxtb	r5, r4
 8003792:	f7fe f98b 	bl	8001aac <HAL_GPIO_ReadPin>
 8003796:	b930      	cbnz	r0, 80037a6 <DS18B20_Presence+0x4e>
 8003798:	3401      	adds	r4, #1
 800379a:	2cf1      	cmp	r4, #241	; 0xf1
 800379c:	d0eb      	beq.n	8003776 <DS18B20_Presence+0x1e>
        {
                pulse_time++;
                DS18B20_Delay(1);
 800379e:	2001      	movs	r0, #1
 80037a0:	f7ff ffbc 	bl	800371c <DS18B20_Delay>
 80037a4:	e7f1      	b.n	800378a <DS18B20_Presence+0x32>
                return 1;
 80037a6:	f1a5 03f0 	sub.w	r3, r5, #240	; 0xf0
 80037aa:	4258      	negs	r0, r3
 80037ac:	4158      	adcs	r0, r3
        }        
        if( pulse_time >=240 )
                return 1;
        else
                return 0;
}
 80037ae:	bd70      	pop	{r4, r5, r6, pc}
 80037b0:	40010800 	.word	0x40010800

080037b4 <DS18B20_WriteByte>:
  * : dat
  *   : 
  *     
  */
static void DS18B20_WriteByte(uint8_t dat)
{
 80037b4:	b570      	push	{r4, r5, r6, lr}
 80037b6:	4606      	mov	r6, r0
        uint8_t i, testb;
        DS18B20_Mode_Out_PP();
 80037b8:	2408      	movs	r4, #8
 80037ba:	f7ff ff73 	bl	80036a4 <DS18B20_Mode_Out_PP>
                        DS18B20_Dout_HIGH();
                        DS18B20_Delay(58);
                }                
                else
                {                        
                        DS18B20_Dout_LOW();
 80037be:	4d16      	ldr	r5, [pc, #88]	; (8003818 <DS18B20_WriteByte+0x64>)
                testb = dat&0x01;
 80037c0:	f006 0201 	and.w	r2, r6, #1
                dat = dat>>1;                
 80037c4:	0876      	lsrs	r6, r6, #1
                if (testb)
 80037c6:	b1b2      	cbz	r2, 80037f6 <DS18B20_WriteByte+0x42>
                        DS18B20_Dout_LOW();
 80037c8:	2200      	movs	r2, #0
 80037ca:	f44f 7180 	mov.w	r1, #256	; 0x100
 80037ce:	4628      	mov	r0, r5
 80037d0:	f7fe f972 	bl	8001ab8 <HAL_GPIO_WritePin>
                        DS18B20_Delay(8);
 80037d4:	2008      	movs	r0, #8
 80037d6:	f7ff ffa1 	bl	800371c <DS18B20_Delay>
                        DS18B20_Dout_HIGH();
 80037da:	4628      	mov	r0, r5
 80037dc:	2201      	movs	r2, #1
 80037de:	f44f 7180 	mov.w	r1, #256	; 0x100
 80037e2:	f7fe f969 	bl	8001ab8 <HAL_GPIO_WritePin>
                        DS18B20_Delay(58);
 80037e6:	203a      	movs	r0, #58	; 0x3a
 80037e8:	3c01      	subs	r4, #1
                        /* 60us < Tx 0 < 120us */
                        DS18B20_Delay(70);
                        
                        DS18B20_Dout_HIGH();                
                        /* 1us < Trec() < */
                        DS18B20_Delay(2);
 80037ea:	f7ff ff97 	bl	800371c <DS18B20_Delay>
        for( i=0; i<8; i++ )
 80037ee:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 80037f2:	d1e5      	bne.n	80037c0 <DS18B20_WriteByte+0xc>
                }
        }
}
 80037f4:	bd70      	pop	{r4, r5, r6, pc}
                        DS18B20_Dout_LOW();
 80037f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80037fa:	4628      	mov	r0, r5
 80037fc:	f7fe f95c 	bl	8001ab8 <HAL_GPIO_WritePin>
                        DS18B20_Delay(70);
 8003800:	2046      	movs	r0, #70	; 0x46
 8003802:	f7ff ff8b 	bl	800371c <DS18B20_Delay>
                        DS18B20_Dout_HIGH();                
 8003806:	4628      	mov	r0, r5
 8003808:	2201      	movs	r2, #1
 800380a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800380e:	f7fe f953 	bl	8001ab8 <HAL_GPIO_WritePin>
                        DS18B20_Delay(2);
 8003812:	2002      	movs	r0, #2
 8003814:	e7e8      	b.n	80037e8 <DS18B20_WriteByte+0x34>
 8003816:	bf00      	nop
 8003818:	40010800 	.word	0x40010800

0800381c <DS18B20_ReadByte>:
{
 800381c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800381e:	2500      	movs	r5, #0
        uint8_t i, j, dat = 0;        
 8003820:	462c      	mov	r4, r5
        DS18B20_Dout_LOW();
 8003822:	4f11      	ldr	r7, [pc, #68]	; (8003868 <DS18B20_ReadByte+0x4c>)
        DS18B20_Mode_Out_PP();
 8003824:	f7ff ff3e 	bl	80036a4 <DS18B20_Mode_Out_PP>
        DS18B20_Dout_LOW();
 8003828:	2200      	movs	r2, #0
 800382a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800382e:	4638      	mov	r0, r7
 8003830:	f7fe f942 	bl	8001ab8 <HAL_GPIO_WritePin>
        DS18B20_Delay(10);
 8003834:	200a      	movs	r0, #10
 8003836:	f7ff ff71 	bl	800371c <DS18B20_Delay>
        DS18B20_Mode_IPU();
 800383a:	f7ff ff45 	bl	80036c8 <DS18B20_Mode_IPU>
        if( DS18B20_Data_IN() == GPIO_PIN_SET )
 800383e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003842:	4638      	mov	r0, r7
 8003844:	f7fe f932 	bl	8001aac <HAL_GPIO_ReadPin>
 8003848:	4606      	mov	r6, r0
        DS18B20_Delay(45);
 800384a:	202d      	movs	r0, #45	; 0x2d
 800384c:	f7ff ff66 	bl	800371c <DS18B20_Delay>
        if( DS18B20_Data_IN() == GPIO_PIN_SET )
 8003850:	1e73      	subs	r3, r6, #1
 8003852:	425e      	negs	r6, r3
 8003854:	415e      	adcs	r6, r3
                dat = (dat) | (j<<i);
 8003856:	40ae      	lsls	r6, r5
 8003858:	3501      	adds	r5, #1
 800385a:	4334      	orrs	r4, r6
        for(i=0; i<8; i++) 
 800385c:	2d08      	cmp	r5, #8
                dat = (dat) | (j<<i);
 800385e:	b2e4      	uxtb	r4, r4
        for(i=0; i<8; i++) 
 8003860:	d1e0      	bne.n	8003824 <DS18B20_ReadByte+0x8>
}
 8003862:	4620      	mov	r0, r4
 8003864:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003866:	bf00      	nop
 8003868:	40010800 	.word	0x40010800

0800386c <DS18B20_Init>:
  DS18B20_Dout_GPIO_CLK_ENABLE();
 800386c:	4b0c      	ldr	r3, [pc, #48]	; (80038a0 <DS18B20_Init+0x34>)
{
 800386e:	b507      	push	{r0, r1, r2, lr}
  DS18B20_Dout_GPIO_CLK_ENABLE();
 8003870:	699a      	ldr	r2, [r3, #24]
 8003872:	f042 0204 	orr.w	r2, r2, #4
 8003876:	619a      	str	r2, [r3, #24]
 8003878:	699b      	ldr	r3, [r3, #24]
 800387a:	f003 0304 	and.w	r3, r3, #4
 800387e:	9301      	str	r3, [sp, #4]
 8003880:	9b01      	ldr	r3, [sp, #4]
  DS18B20_Mode_Out_PP();
 8003882:	f7ff ff0f 	bl	80036a4 <DS18B20_Mode_Out_PP>
  DS18B20_Dout_HIGH();
 8003886:	2201      	movs	r2, #1
 8003888:	f44f 7180 	mov.w	r1, #256	; 0x100
 800388c:	4805      	ldr	r0, [pc, #20]	; (80038a4 <DS18B20_Init+0x38>)
 800388e:	f7fe f913 	bl	8001ab8 <HAL_GPIO_WritePin>
  DS18B20_Rst();
 8003892:	f7ff ff45 	bl	8003720 <DS18B20_Rst>
  return DS18B20_Presence ();
 8003896:	f7ff ff5f 	bl	8003758 <DS18B20_Presence>
}
 800389a:	b003      	add	sp, #12
 800389c:	f85d fb04 	ldr.w	pc, [sp], #4
 80038a0:	40021000 	.word	0x40021000
 80038a4:	40010800 	.word	0x40010800

080038a8 <DS18B20_GetTemp_SkipRom>:
  * : 
  *   : 
  *     
  */
float DS18B20_GetTemp_SkipRom ( void )
{
 80038a8:	b510      	push	{r4, lr}
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038aa:	2301      	movs	r3, #1
 80038ac:	f383 8810 	msr	PRIMASK, r3
        DS18B20_Rst();                   
 80038b0:	f7ff ff36 	bl	8003720 <DS18B20_Rst>
        DS18B20_Presence();                 
 80038b4:	f7ff ff50 	bl	8003758 <DS18B20_Presence>
        DS18B20_WriteByte(0XCC);                /*  ROM */        
 80038b8:	20cc      	movs	r0, #204	; 0xcc
 80038ba:	f7ff ff7b 	bl	80037b4 <DS18B20_WriteByte>
        short s_tem;
        float f_tem;
        
        ENTER_CRITICAL_SECTION( );
        DS18B20_SkipRom ();
        DS18B20_WriteByte(0X44);                                /*  */
 80038be:	2044      	movs	r0, #68	; 0x44
 80038c0:	f7ff ff78 	bl	80037b4 <DS18B20_WriteByte>
        DS18B20_Rst();                   
 80038c4:	f7ff ff2c 	bl	8003720 <DS18B20_Rst>
        DS18B20_Presence();                 
 80038c8:	f7ff ff46 	bl	8003758 <DS18B20_Presence>
        DS18B20_WriteByte(0XCC);                /*  ROM */        
 80038cc:	20cc      	movs	r0, #204	; 0xcc
 80038ce:	f7ff ff71 	bl	80037b4 <DS18B20_WriteByte>
        
        
        DS18B20_SkipRom ();
        DS18B20_WriteByte(0XBE);                                /*  */
 80038d2:	20be      	movs	r0, #190	; 0xbe
 80038d4:	f7ff ff6e 	bl	80037b4 <DS18B20_WriteByte>
        
        tplsb = DS18B20_ReadByte();                 
 80038d8:	f7ff ffa0 	bl	800381c <DS18B20_ReadByte>
 80038dc:	4604      	mov	r4, r0
        tpmsb = DS18B20_ReadByte(); 
 80038de:	f7ff ff9d 	bl	800381c <DS18B20_ReadByte>
 80038e2:	2300      	movs	r3, #0
 80038e4:	f383 8810 	msr	PRIMASK, r3
        
        EXIT_CRITICAL_SECTION( );
        s_tem = tpmsb<<8;
 80038e8:	b240      	sxtb	r0, r0
        s_tem = s_tem | tplsb;
 80038ea:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
 80038ee:	b200      	sxth	r0, r0
        
        if( s_tem < 0 )                /*  */
 80038f0:	4298      	cmp	r0, r3
                f_tem = (~s_tem+1) * 0.0625;        
 80038f2:	bfb8      	it	lt
 80038f4:	4240      	neglt	r0, r0
        else
                f_tem = s_tem * 0.0625;
 80038f6:	f7fc fd91 	bl	800041c <__aeabi_i2d>
 80038fa:	2200      	movs	r2, #0
 80038fc:	4b02      	ldr	r3, [pc, #8]	; (8003908 <DS18B20_GetTemp_SkipRom+0x60>)
 80038fe:	f7fc fdf3 	bl	80004e8 <__aeabi_dmul>
 8003902:	f7fd f88b 	bl	8000a1c <__aeabi_d2f>
        
        return f_tem;         
}
 8003906:	bd10      	pop	{r4, pc}
 8003908:	3fb00000 	.word	0x3fb00000

0800390c <RandomDelay>:
extern uint8_t Router_List_Addr_Find(uint8_t  Addr );
extern void DataDistributionToChilds(void);

/* Private functions ---------------------------------------------------------*/
void RandomDelay(uint16_t factor)
{
 800390c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint8_t uid[12];
	uint8_t i;
	uint16_t seed=0;
	HAL_GetUID((uint32_t*)uid);
 800390e:	ae01      	add	r6, sp, #4
{
 8003910:	4605      	mov	r5, r0
	HAL_GetUID((uint32_t*)uid);
 8003912:	4630      	mov	r0, r6
 8003914:	f7fd fc20 	bl	8001158 <HAL_GetUID>
 8003918:	2300      	movs	r3, #0
	uint16_t seed=0;
 800391a:	461c      	mov	r4, r3
	for(i=0;i<12;i++)
	{
		seed+=uid[i];
 800391c:	5cf0      	ldrb	r0, [r6, r3]
 800391e:	3301      	adds	r3, #1
 8003920:	4404      	add	r4, r0
	for(i=0;i<12;i++)
 8003922:	2b0c      	cmp	r3, #12
		seed+=uid[i];
 8003924:	b2a4      	uxth	r4, r4
	for(i=0;i<12;i++)
 8003926:	d1f9      	bne.n	800391c <RandomDelay+0x10>
	}
	seed+=HAL_GetTick()&0x0f;
 8003928:	f7fd fbfe 	bl	8001128 <HAL_GetTick>
 800392c:	f000 000f 	and.w	r0, r0, #15
 8003930:	4420      	add	r0, r4
	srand(seed);
 8003932:	b280      	uxth	r0, r0
 8003934:	f003 ffe2 	bl	80078fc <srand>
	HAL_Delay(rand()%factor+10);
 8003938:	f004 f808 	bl	800794c <rand>
 800393c:	fb90 f3f5 	sdiv	r3, r0, r5
 8003940:	fb03 0015 	mls	r0, r3, r5, r0
 8003944:	300a      	adds	r0, #10
 8003946:	f7fd fbf5 	bl	8001134 <HAL_Delay>
}
 800394a:	b004      	add	sp, #16
 800394c:	bd70      	pop	{r4, r5, r6, pc}
	...

08003950 <WirelessModuleConfig>:
 */
void WirelessModuleConfig(void)
{

	/**/
	switch (RTU_Device.Dev_config_data.E32_config.Sending_Rate)
 8003950:	4a42      	ldr	r2, [pc, #264]	; (8003a5c <WirelessModuleConfig+0x10c>)
 8003952:	4b43      	ldr	r3, [pc, #268]	; (8003a60 <WirelessModuleConfig+0x110>)
 8003954:	88d1      	ldrh	r1, [r2, #6]
 8003956:	f5b1 5f96 	cmp.w	r1, #4800	; 0x12c0
 800395a:	d03d      	beq.n	80039d8 <WirelessModuleConfig+0x88>
 800395c:	d820      	bhi.n	80039a0 <WirelessModuleConfig+0x50>
 800395e:	f5b1 6f96 	cmp.w	r1, #1200	; 0x4b0
 8003962:	d02d      	beq.n	80039c0 <WirelessModuleConfig+0x70>
 8003964:	f5b1 6f16 	cmp.w	r1, #2400	; 0x960
 8003968:	d030      	beq.n	80039cc <WirelessModuleConfig+0x7c>
 800396a:	f5b1 7f96 	cmp.w	r1, #300	; 0x12c
 800396e:	d103      	bne.n	8003978 <WirelessModuleConfig+0x28>
	{
	case   300:  WirelssModuleDefaults[3] = (WirelssModuleDefaults[3] & (~0x07)) | 0x00;
 8003970:	78d9      	ldrb	r1, [r3, #3]
 8003972:	f021 0107 	bic.w	r1, r1, #7
	break;
	case  1200: WirelssModuleDefaults[3] = (WirelssModuleDefaults[3] & (~0x07)) | 0x01;
 8003976:	70d9      	strb	r1, [r3, #3]
	break;


	}
	/**/
	if (RTU_Device.Dev_config_data.E32_config.Channel > 0 && RTU_Device.Dev_config_data.E32_config.Channel < 32)
 8003978:	8911      	ldrh	r1, [r2, #8]
 800397a:	1e48      	subs	r0, r1, #1
 800397c:	281e      	cmp	r0, #30
		WirelssModuleDefaults[4] = RTU_Device.Dev_config_data.E32_config.Channel;
	else
		RTU_Device.Dev_config_data.E32_config.Channel =WirelssModuleDefaults[4];/**/
 800397e:	bf8a      	itet	hi
 8003980:	7919      	ldrbhi	r1, [r3, #4]
		WirelssModuleDefaults[4] = RTU_Device.Dev_config_data.E32_config.Channel;
 8003982:	7119      	strbls	r1, [r3, #4]
		RTU_Device.Dev_config_data.E32_config.Channel =WirelssModuleDefaults[4];/**/
 8003984:	8111      	strhhi	r1, [r2, #8]
	/**/
	if (E32_Type == E32_1W)/*1W30dB*/
 8003986:	4937      	ldr	r1, [pc, #220]	; (8003a64 <WirelessModuleConfig+0x114>)
 8003988:	7809      	ldrb	r1, [r1, #0]
 800398a:	2930      	cmp	r1, #48	; 0x30
		switch (RTU_Device.Dev_config_data.E32_config.Tranmist_Power)
 800398c:	8951      	ldrh	r1, [r2, #10]
	if (E32_Type == E32_1W)/*1W30dB*/
 800398e:	d13f      	bne.n	8003a10 <WirelessModuleConfig+0xc0>
		switch (RTU_Device.Dev_config_data.E32_config.Tranmist_Power)
 8003990:	291b      	cmp	r1, #27
 8003992:	d054      	beq.n	8003a3e <WirelessModuleConfig+0xee>
 8003994:	d830      	bhi.n	80039f8 <WirelessModuleConfig+0xa8>
 8003996:	2915      	cmp	r1, #21
 8003998:	d035      	beq.n	8003a06 <WirelessModuleConfig+0xb6>
 800399a:	2918      	cmp	r1, #24
 800399c:	d055      	beq.n	8003a4a <WirelessModuleConfig+0xfa>
 800399e:	4770      	bx	lr
	switch (RTU_Device.Dev_config_data.E32_config.Sending_Rate)
 80039a0:	f5b1 4f96 	cmp.w	r1, #19200	; 0x4b00
 80039a4:	d01e      	beq.n	80039e4 <WirelessModuleConfig+0x94>
 80039a6:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80039aa:	4281      	cmp	r1, r0
 80039ac:	d020      	beq.n	80039f0 <WirelessModuleConfig+0xa0>
 80039ae:	f5b1 5f16 	cmp.w	r1, #9600	; 0x2580
 80039b2:	d1e1      	bne.n	8003978 <WirelessModuleConfig+0x28>
	case  9600:  WirelssModuleDefaults[3] = (WirelssModuleDefaults[3] & (~0x07)) | 0x04;
 80039b4:	78d9      	ldrb	r1, [r3, #3]
 80039b6:	f021 0107 	bic.w	r1, r1, #7
 80039ba:	f041 0104 	orr.w	r1, r1, #4
 80039be:	e7da      	b.n	8003976 <WirelessModuleConfig+0x26>
	case  1200: WirelssModuleDefaults[3] = (WirelssModuleDefaults[3] & (~0x07)) | 0x01;
 80039c0:	78d9      	ldrb	r1, [r3, #3]
 80039c2:	f021 0107 	bic.w	r1, r1, #7
 80039c6:	f041 0101 	orr.w	r1, r1, #1
 80039ca:	e7d4      	b.n	8003976 <WirelessModuleConfig+0x26>
	case  2400:  WirelssModuleDefaults[3] = (WirelssModuleDefaults[3] & (~0x07)) | 0x02;
 80039cc:	78d9      	ldrb	r1, [r3, #3]
 80039ce:	f021 0107 	bic.w	r1, r1, #7
 80039d2:	f041 0102 	orr.w	r1, r1, #2
 80039d6:	e7ce      	b.n	8003976 <WirelessModuleConfig+0x26>
	case  4800:  WirelssModuleDefaults[3] = (WirelssModuleDefaults[3] & (~0x07)) | 0x03;
 80039d8:	78d9      	ldrb	r1, [r3, #3]
 80039da:	f021 0107 	bic.w	r1, r1, #7
 80039de:	f041 0103 	orr.w	r1, r1, #3
 80039e2:	e7c8      	b.n	8003976 <WirelessModuleConfig+0x26>
	case 19200: WirelssModuleDefaults[3] = (WirelssModuleDefaults[3] & (~0x07)) | 0x05;
 80039e4:	78d9      	ldrb	r1, [r3, #3]
 80039e6:	f021 0107 	bic.w	r1, r1, #7
 80039ea:	f041 0105 	orr.w	r1, r1, #5
 80039ee:	e7c2      	b.n	8003976 <WirelessModuleConfig+0x26>
	case 65535: RTU_Device.Dev_config_data.E32_config.Sending_Rate=4800;/**/
 80039f0:	f44f 5196 	mov.w	r1, #4800	; 0x12c0
 80039f4:	80d1      	strh	r1, [r2, #6]
	break;
 80039f6:	e7bf      	b.n	8003978 <WirelessModuleConfig+0x28>
		switch (RTU_Device.Dev_config_data.E32_config.Tranmist_Power)
 80039f8:	291e      	cmp	r1, #30
 80039fa:	d01c      	beq.n	8003a36 <WirelessModuleConfig+0xe6>
 80039fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003a00:	4299      	cmp	r1, r3
 8003a02:	d028      	beq.n	8003a56 <WirelessModuleConfig+0x106>
 8003a04:	4770      	bx	lr
		break;
		case 27: WirelssModuleDefaults[5] = (WirelssModuleDefaults[5] & (~0x03)) | 0x01;
		break;
		case 24:  WirelssModuleDefaults[5] = (WirelssModuleDefaults[5] & (~0x03)) | 0x02;
		break;
		case 21:  WirelssModuleDefaults[5] = (WirelssModuleDefaults[5] & (~0x03)) | 0x03;
 8003a06:	795a      	ldrb	r2, [r3, #5]
 8003a08:	f042 0203 	orr.w	r2, r2, #3
		case 30:  WirelssModuleDefaults[5] = (WirelssModuleDefaults[5] & (~0x03)) | 0x00;
		case 27:  WirelssModuleDefaults[5] = (WirelssModuleDefaults[5] & (~0x03)) | 0x00;
		break;
		case  24: WirelssModuleDefaults[5] = (WirelssModuleDefaults[5] & (~0x03)) | 0x01;
		break;
		case  21:  WirelssModuleDefaults[5] = (WirelssModuleDefaults[5] & (~0x03)) | 0x02;
 8003a0c:	715a      	strb	r2, [r3, #5]
		break;
 8003a0e:	4770      	bx	lr
		switch (RTU_Device.Dev_config_data.E32_config.Tranmist_Power)
 8003a10:	291b      	cmp	r1, #27
 8003a12:	d010      	beq.n	8003a36 <WirelessModuleConfig+0xe6>
 8003a14:	d804      	bhi.n	8003a20 <WirelessModuleConfig+0xd0>
 8003a16:	2915      	cmp	r1, #21
 8003a18:	d017      	beq.n	8003a4a <WirelessModuleConfig+0xfa>
 8003a1a:	2918      	cmp	r1, #24
 8003a1c:	d00f      	beq.n	8003a3e <WirelessModuleConfig+0xee>
 8003a1e:	4770      	bx	lr
 8003a20:	291e      	cmp	r1, #30
 8003a22:	d004      	beq.n	8003a2e <WirelessModuleConfig+0xde>
 8003a24:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003a28:	4299      	cmp	r1, r3
 8003a2a:	d014      	beq.n	8003a56 <WirelessModuleConfig+0x106>
 8003a2c:	4770      	bx	lr
		case 30:  WirelssModuleDefaults[5] = (WirelssModuleDefaults[5] & (~0x03)) | 0x00;
 8003a2e:	795a      	ldrb	r2, [r3, #5]
 8003a30:	f022 0203 	bic.w	r2, r2, #3
 8003a34:	715a      	strb	r2, [r3, #5]
		case 27:  WirelssModuleDefaults[5] = (WirelssModuleDefaults[5] & (~0x03)) | 0x00;
 8003a36:	795a      	ldrb	r2, [r3, #5]
 8003a38:	f022 0203 	bic.w	r2, r2, #3
 8003a3c:	e7e6      	b.n	8003a0c <WirelessModuleConfig+0xbc>
		case  24: WirelssModuleDefaults[5] = (WirelssModuleDefaults[5] & (~0x03)) | 0x01;
 8003a3e:	795a      	ldrb	r2, [r3, #5]
 8003a40:	f022 0203 	bic.w	r2, r2, #3
 8003a44:	f042 0201 	orr.w	r2, r2, #1
 8003a48:	e7e0      	b.n	8003a0c <WirelessModuleConfig+0xbc>
		case  21:  WirelssModuleDefaults[5] = (WirelssModuleDefaults[5] & (~0x03)) | 0x02;
 8003a4a:	795a      	ldrb	r2, [r3, #5]
 8003a4c:	f022 0203 	bic.w	r2, r2, #3
 8003a50:	f042 0202 	orr.w	r2, r2, #2
 8003a54:	e7da      	b.n	8003a0c <WirelessModuleConfig+0xbc>
		case 65535: RTU_Device.Dev_config_data.E32_config.Tranmist_Power=30;
 8003a56:	231e      	movs	r3, #30
 8003a58:	8153      	strh	r3, [r2, #10]
 8003a5a:	4770      	bx	lr
 8003a5c:	200005a8 	.word	0x200005a8
 8003a60:	20000008 	.word	0x20000008
 8003a64:	2000059b 	.word	0x2000059b

08003a68 <E32_Moudle_Config>:
 * @retval   none
 */

void E32_Moudle_Config(void)
{
	uint8_t WirelssModulePara[6]={0};
 8003a68:	2300      	movs	r3, #0
{
 8003a6a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	uint8_t WirelssModulePara[6]={0};
 8003a6c:	9300      	str	r3, [sp, #0]
 8003a6e:	f8ad 3004 	strh.w	r3, [sp, #4]
	uint32_t time=HAL_GetTick();
 8003a72:	f7fd fb59 	bl	8001128 <HAL_GetTick>
 8003a76:	4606      	mov	r6, r0
	/*,9600*/
	MX_USART2_UART_Init();
 8003a78:	f001 ffc4 	bl	8005a04 <MX_USART2_UART_Init>
	RTU_Device.WirelessUsartHandle->Init.BaudRate=9600;
 8003a7c:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8003a80:	4c47      	ldr	r4, [pc, #284]	; (8003ba0 <E32_Moudle_Config+0x138>)
	HAL_Delay(100);
	E32_Type=E32_1W;
	WirelessModuleConfig();/*FLASH*/
	HAL_UART_Transmit(RTU_Device.WirelessUsartHandle,(uint8_t *)WirelssModuleRead,3,0xff);
	HAL_UART_Receive(RTU_Device.WirelessUsartHandle,(uint8_t *)WirelssModulePara,6,1000) ;
	while(memcmp(WirelssModulePara,WirelssModuleDefaults,6)!=0)
 8003a82:	4d48      	ldr	r5, [pc, #288]	; (8003ba4 <E32_Moudle_Config+0x13c>)
	RTU_Device.WirelessUsartHandle->Init.BaudRate=9600;
 8003a84:	f8d4 01a8 	ldr.w	r0, [r4, #424]	; 0x1a8
	{
		LED_POWER_OFF();
 8003a88:	4f47      	ldr	r7, [pc, #284]	; (8003ba8 <E32_Moudle_Config+0x140>)
	RTU_Device.WirelessUsartHandle->Init.BaudRate=9600;
 8003a8a:	6043      	str	r3, [r0, #4]
	HAL_UART_Init(RTU_Device.WirelessUsartHandle); 
 8003a8c:	f7ff f8fe 	bl	8002c8c <HAL_UART_Init>
	HAL_NVIC_DisableIRQ(USART2_IRQn);
 8003a90:	2026      	movs	r0, #38	; 0x26
 8003a92:	f7fd fbc3 	bl	800121c <HAL_NVIC_DisableIRQ>
	HAL_GPIO_WritePin(E32_M1_GPIO_Port,E32_M1_Pin|E32_M0_Pin,GPIO_PIN_SET);
 8003a96:	2201      	movs	r2, #1
 8003a98:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8003a9c:	4842      	ldr	r0, [pc, #264]	; (8003ba8 <E32_Moudle_Config+0x140>)
 8003a9e:	f7fe f80b 	bl	8001ab8 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8003aa2:	2032      	movs	r0, #50	; 0x32
 8003aa4:	f7fd fb46 	bl	8001134 <HAL_Delay>
	HAL_UART_Transmit(RTU_Device.WirelessUsartHandle,(uint8_t *)WirelssModuleRest,3,0xff);/**/
 8003aa8:	23ff      	movs	r3, #255	; 0xff
 8003aaa:	2203      	movs	r2, #3
 8003aac:	493f      	ldr	r1, [pc, #252]	; (8003bac <E32_Moudle_Config+0x144>)
 8003aae:	f8d4 01a8 	ldr.w	r0, [r4, #424]	; 0x1a8
 8003ab2:	f7ff f919 	bl	8002ce8 <HAL_UART_Transmit>
	HAL_Delay(100);
 8003ab6:	2064      	movs	r0, #100	; 0x64
 8003ab8:	f7fd fb3c 	bl	8001134 <HAL_Delay>
	HAL_GPIO_WritePin(E32_M1_GPIO_Port,E32_M1_Pin|E32_M0_Pin,GPIO_PIN_SET);
 8003abc:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8003ac0:	2201      	movs	r2, #1
 8003ac2:	4839      	ldr	r0, [pc, #228]	; (8003ba8 <E32_Moudle_Config+0x140>)
 8003ac4:	f7fd fff8 	bl	8001ab8 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8003ac8:	2064      	movs	r0, #100	; 0x64
 8003aca:	f7fd fb33 	bl	8001134 <HAL_Delay>
	E32_Type=E32_1W;
 8003ace:	2230      	movs	r2, #48	; 0x30
 8003ad0:	4b37      	ldr	r3, [pc, #220]	; (8003bb0 <E32_Moudle_Config+0x148>)
 8003ad2:	701a      	strb	r2, [r3, #0]
	WirelessModuleConfig();/*FLASH*/
 8003ad4:	f7ff ff3c 	bl	8003950 <WirelessModuleConfig>
	HAL_UART_Transmit(RTU_Device.WirelessUsartHandle,(uint8_t *)WirelssModuleRead,3,0xff);
 8003ad8:	23ff      	movs	r3, #255	; 0xff
 8003ada:	2203      	movs	r2, #3
 8003adc:	4935      	ldr	r1, [pc, #212]	; (8003bb4 <E32_Moudle_Config+0x14c>)
 8003ade:	f8d4 01a8 	ldr.w	r0, [r4, #424]	; 0x1a8
 8003ae2:	f7ff f901 	bl	8002ce8 <HAL_UART_Transmit>
	HAL_UART_Receive(RTU_Device.WirelessUsartHandle,(uint8_t *)WirelssModulePara,6,1000) ;
 8003ae6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003aea:	2206      	movs	r2, #6
 8003aec:	4669      	mov	r1, sp
 8003aee:	f8d4 01a8 	ldr.w	r0, [r4, #424]	; 0x1a8
 8003af2:	f7ff f955 	bl	8002da0 <HAL_UART_Receive>
	while(memcmp(WirelssModulePara,WirelssModuleDefaults,6)!=0)
 8003af6:	2206      	movs	r2, #6
 8003af8:	4629      	mov	r1, r5
 8003afa:	4668      	mov	r0, sp
 8003afc:	f003 fb44 	bl	8007188 <memcmp>
 8003b00:	b1e8      	cbz	r0, 8003b3e <E32_Moudle_Config+0xd6>
		LED_POWER_OFF();
 8003b02:	2200      	movs	r2, #0
 8003b04:	2104      	movs	r1, #4
 8003b06:	4638      	mov	r0, r7
 8003b08:	f7fd ffd6 	bl	8001ab8 <HAL_GPIO_WritePin>
		HAL_UART_Transmit(RTU_Device.WirelessUsartHandle,(uint8_t *)WirelssModuleDefaults,6,0x1ff);
 8003b0c:	f240 13ff 	movw	r3, #511	; 0x1ff
 8003b10:	2206      	movs	r2, #6
 8003b12:	4629      	mov	r1, r5
 8003b14:	f8d4 01a8 	ldr.w	r0, [r4, #424]	; 0x1a8
 8003b18:	f7ff f8e6 	bl	8002ce8 <HAL_UART_Transmit>
		HAL_UART_Receive(RTU_Device.WirelessUsartHandle,(uint8_t *)WirelssModulePara,6,5000);
 8003b1c:	2206      	movs	r2, #6
 8003b1e:	4669      	mov	r1, sp
 8003b20:	f241 3388 	movw	r3, #5000	; 0x1388
 8003b24:	f8d4 01a8 	ldr.w	r0, [r4, #424]	; 0x1a8
 8003b28:	f7ff f93a 	bl	8002da0 <HAL_UART_Receive>
		if(memcmp(WirelssModulePara,WirelssModuleDefaults,6)==0)
 8003b2c:	2206      	movs	r2, #6
 8003b2e:	4629      	mov	r1, r5
 8003b30:	4668      	mov	r0, sp
 8003b32:	f003 fb29 	bl	8007188 <memcmp>
 8003b36:	bb30      	cbnz	r0, 8003b86 <E32_Moudle_Config+0x11e>
		{
			RTU_Device.BridgeFlag=TRUE;
 8003b38:	2301      	movs	r3, #1
			break;
		}
		if(HAL_GetTick()>time+10000)
		{
			RTU_Device.BridgeFlag=FALSE;
 8003b3a:	f884 3084 	strb.w	r3, [r4, #132]	; 0x84
			break;
		}
		HAL_Delay(100);
	}
	HAL_Delay(1000);
 8003b3e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003b42:	f7fd faf7 	bl	8001134 <HAL_Delay>
	HAL_UART_Transmit(RTU_Device.WirelessUsartHandle,(uint8_t *)WirelssModuleRest,3,0xff);/**/
 8003b46:	23ff      	movs	r3, #255	; 0xff
 8003b48:	2203      	movs	r2, #3
 8003b4a:	4918      	ldr	r1, [pc, #96]	; (8003bac <E32_Moudle_Config+0x144>)
 8003b4c:	f8d4 01a8 	ldr.w	r0, [r4, #424]	; 0x1a8
 8003b50:	f7ff f8ca 	bl	8002ce8 <HAL_UART_Transmit>
	HAL_Delay(100);
 8003b54:	2064      	movs	r0, #100	; 0x64
 8003b56:	f7fd faed 	bl	8001134 <HAL_Delay>
	HAL_GPIO_WritePin(E32_M1_GPIO_Port,E32_M1_Pin|E32_M0_Pin,GPIO_PIN_RESET);
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8003b60:	4811      	ldr	r0, [pc, #68]	; (8003ba8 <E32_Moudle_Config+0x140>)
 8003b62:	f7fd ffa9 	bl	8001ab8 <HAL_GPIO_WritePin>
	HAL_UART_MspDeInit(RTU_Device.WirelessUsartHandle);
 8003b66:	f8d4 01a8 	ldr.w	r0, [r4, #424]	; 0x1a8
 8003b6a:	f002 f8c7 	bl	8005cfc <HAL_UART_MspDeInit>
	RTU_Device.WirelessUsartHandle->gState= HAL_UART_STATE_RESET;
 8003b6e:	2200      	movs	r2, #0
 8003b70:	f8d4 31a8 	ldr.w	r3, [r4, #424]	; 0x1a8
	LED_POWER_ON();
 8003b74:	2104      	movs	r1, #4
	RTU_Device.WirelessUsartHandle->gState= HAL_UART_STATE_RESET;
 8003b76:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	LED_POWER_ON();
 8003b7a:	480b      	ldr	r0, [pc, #44]	; (8003ba8 <E32_Moudle_Config+0x140>)
 8003b7c:	2201      	movs	r2, #1
 8003b7e:	f7fd ff9b 	bl	8001ab8 <HAL_GPIO_WritePin>
}
 8003b82:	b003      	add	sp, #12
 8003b84:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if(HAL_GetTick()>time+10000)
 8003b86:	f7fd facf 	bl	8001128 <HAL_GetTick>
 8003b8a:	f506 531c 	add.w	r3, r6, #9984	; 0x2700
 8003b8e:	3310      	adds	r3, #16
 8003b90:	4298      	cmp	r0, r3
 8003b92:	d901      	bls.n	8003b98 <E32_Moudle_Config+0x130>
			RTU_Device.BridgeFlag=FALSE;
 8003b94:	2300      	movs	r3, #0
 8003b96:	e7d0      	b.n	8003b3a <E32_Moudle_Config+0xd2>
		HAL_Delay(100);
 8003b98:	2064      	movs	r0, #100	; 0x64
 8003b9a:	f7fd facb 	bl	8001134 <HAL_Delay>
 8003b9e:	e7aa      	b.n	8003af6 <E32_Moudle_Config+0x8e>
 8003ba0:	200005a8 	.word	0x200005a8
 8003ba4:	20000008 	.word	0x20000008
 8003ba8:	40010c00 	.word	0x40010c00
 8003bac:	080084e7 	.word	0x080084e7
 8003bb0:	2000059b 	.word	0x2000059b
 8003bb4:	080084e4 	.word	0x080084e4

08003bb8 <pvScanInternalDiscrete>:
 * @details
 * @param    none
 * @retval   none
 */
uint8_t pvScanInternalDiscrete(void)
{
 8003bb8:	b570      	push	{r4, r5, r6, lr}
	uint8_t i,tmp1=0;
 8003bba:	2400      	movs	r4, #0
	//    DiscreteInfo item;
	// pull down HC165_CLK
	HAL_GPIO_WritePin( HC165_CLK_GPIO_Port, HC165_CLK_Pin, GPIO_PIN_SET);
 8003bbc:	2201      	movs	r2, #1
 8003bbe:	2140      	movs	r1, #64	; 0x40
 8003bc0:	481b      	ldr	r0, [pc, #108]	; (8003c30 <pvScanInternalDiscrete+0x78>)
 8003bc2:	f7fd ff79 	bl	8001ab8 <HAL_GPIO_WritePin>
	// pull down HC165
	HAL_GPIO_WritePin( HC165_S_L_GPIO_Port, HC165_S_L_Pin, GPIO_PIN_RESET);
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	2120      	movs	r1, #32
 8003bca:	4819      	ldr	r0, [pc, #100]	; (8003c30 <pvScanInternalDiscrete+0x78>)
 8003bcc:	f7fd ff74 	bl	8001ab8 <HAL_GPIO_WritePin>
	// enable HC165 shift once
	HAL_GPIO_WritePin( HC165_S_L_GPIO_Port, HC165_S_L_Pin, GPIO_PIN_SET);
 8003bd0:	2201      	movs	r2, #1
 8003bd2:	2120      	movs	r1, #32
 8003bd4:	4816      	ldr	r0, [pc, #88]	; (8003c30 <pvScanInternalDiscrete+0x78>)
 8003bd6:	f7fd ff6f 	bl	8001ab8 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8003bda:	2001      	movs	r0, #1
 8003bdc:	f7fd faaa 	bl	8001134 <HAL_Delay>
	for(i=0;i<8;i++){
 8003be0:	4625      	mov	r5, r4
		HAL_GPIO_WritePin( HC165_CLK_GPIO_Port, HC165_CLK_Pin, GPIO_PIN_RESET);
 8003be2:	4e13      	ldr	r6, [pc, #76]	; (8003c30 <pvScanInternalDiscrete+0x78>)
 8003be4:	2140      	movs	r1, #64	; 0x40
 8003be6:	4630      	mov	r0, r6
 8003be8:	2200      	movs	r2, #0
 8003bea:	f7fd ff65 	bl	8001ab8 <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(HC165_DI_GPIO_Port, HC165_DI_Pin))
 8003bee:	2180      	movs	r1, #128	; 0x80
 8003bf0:	4630      	mov	r0, r6
 8003bf2:	f7fd ff5b 	bl	8001aac <HAL_GPIO_ReadPin>
 8003bf6:	b108      	cbz	r0, 8003bfc <pvScanInternalDiscrete+0x44>
		{
			tmp1|=0x01;
 8003bf8:	f044 0401 	orr.w	r4, r4, #1
		}
		if(i<7)
 8003bfc:	2d07      	cmp	r5, #7
	for(i=0;i<8;i++){
 8003bfe:	f105 0501 	add.w	r5, r5, #1
			tmp1=tmp1<<1;
 8003c02:	bf18      	it	ne
 8003c04:	0064      	lslne	r4, r4, #1
		HAL_GPIO_WritePin( HC165_CLK_GPIO_Port, HC165_CLK_Pin, GPIO_PIN_SET);
 8003c06:	f04f 0201 	mov.w	r2, #1
 8003c0a:	f04f 0140 	mov.w	r1, #64	; 0x40
 8003c0e:	4630      	mov	r0, r6
	for(i=0;i<8;i++){
 8003c10:	b2ed      	uxtb	r5, r5
			tmp1=tmp1<<1;
 8003c12:	bf18      	it	ne
 8003c14:	b2e4      	uxtbne	r4, r4
		HAL_GPIO_WritePin( HC165_CLK_GPIO_Port, HC165_CLK_Pin, GPIO_PIN_SET);
 8003c16:	f7fd ff4f 	bl	8001ab8 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++){
 8003c1a:	2d08      	cmp	r5, #8
 8003c1c:	d1e2      	bne.n	8003be4 <pvScanInternalDiscrete+0x2c>

	}
	HAL_GPIO_WritePin( HC165_S_L_GPIO_Port, HC165_S_L_Pin, GPIO_PIN_SET);
 8003c1e:	2201      	movs	r2, #1
 8003c20:	2120      	movs	r1, #32
 8003c22:	4803      	ldr	r0, [pc, #12]	; (8003c30 <pvScanInternalDiscrete+0x78>)
 8003c24:	f7fd ff48 	bl	8001ab8 <HAL_GPIO_WritePin>
	tmp1 = (tmp1 & 0x07) | ((~tmp1) & 0xf8);/**/
	return tmp1;
}
 8003c28:	f084 00f8 	eor.w	r0, r4, #248	; 0xf8
 8003c2c:	bd70      	pop	{r4, r5, r6, pc}
 8003c2e:	bf00      	nop
 8003c30:	40010c00 	.word	0x40010c00

08003c34 <DeviceInit>:
/* Exported functions --------------------------------------------------------*/
void DeviceInit(void)
{   
 8003c34:	b570      	push	{r4, r5, r6, lr}
	//Dev_config_dataTypeDef Dev_config_data;
	RTU_Device.WirelessUsartHandle=&huart2;
	RTU_Device.BusUsartHandle     =&huart3;
	RTU_Device.BusUsartState = UART_READY;
 8003c36:	2600      	movs	r6, #0
	RTU_Device.WirelessUsartHandle=&huart2;
 8003c38:	4d2d      	ldr	r5, [pc, #180]	; (8003cf0 <DeviceInit+0xbc>)
 8003c3a:	4b2e      	ldr	r3, [pc, #184]	; (8003cf4 <DeviceInit+0xc0>)
	RTU_Device.WirelessUsartState = UART_READY;

	load_configuration(&RTU_Device.Dev_config_data);//
 8003c3c:	4628      	mov	r0, r5
	RTU_Device.WirelessUsartHandle=&huart2;
 8003c3e:	f8c5 31a8 	str.w	r3, [r5, #424]	; 0x1a8
	RTU_Device.BusUsartHandle     =&huart3;
 8003c42:	4b2d      	ldr	r3, [pc, #180]	; (8003cf8 <DeviceInit+0xc4>)
{   
 8003c44:	b09a      	sub	sp, #104	; 0x68
	RTU_Device.BusUsartHandle     =&huart3;
 8003c46:	f8c5 31b0 	str.w	r3, [r5, #432]	; 0x1b0
	RTU_Device.BusUsartState = UART_READY;
 8003c4a:	f885 61b4 	strb.w	r6, [r5, #436]	; 0x1b4
	RTU_Device.WirelessUsartState = UART_READY;
 8003c4e:	f885 61ac 	strb.w	r6, [r5, #428]	; 0x1ac
	load_configuration(&RTU_Device.Dev_config_data);//
 8003c52:	f000 f9dd 	bl	8004010 <load_configuration>
	E32_Moudle_Config();
 8003c56:	f7ff ff07 	bl	8003a68 <E32_Moudle_Config>
	//HAL_GPIO_WritePin(E32_M1_GPIO_Port,E32_M1_Pin|E32_M0_Pin,GPIO_PIN_SET);
	if(RTU_Device.Dev_config_data.Config_flag)/**/
 8003c5a:	7828      	ldrb	r0, [r5, #0]
 8003c5c:	2800      	cmp	r0, #0
 8003c5e:	d03e      	beq.n	8003cde <DeviceInit+0xaa>
	{
		eMBInit(MB_RTU,DEFAULT_ADDR,MODBUS_PORT, MODBUS_BAUD_RATE, MB_PAR_NONE);
 8003c60:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8003c64:	9600      	str	r6, [sp, #0]
 8003c66:	2201      	movs	r2, #1
 8003c68:	21fa      	movs	r1, #250	; 0xfa
 8003c6a:	4630      	mov	r0, r6
 8003c6c:	f003 f87e 	bl	8006d6c <eMBInit>
		RTU_Device.Dev_config_data.Router_Level=Router_Primary;
 8003c70:	2301      	movs	r3, #1
 8003c72:	80ab      	strh	r3, [r5, #4]
		RTU_Device.Dev_config_data.Switch_Adrr=DEFAULT_ADDR;
 8003c74:	23fa      	movs	r3, #250	; 0xfa
 8003c76:	706b      	strb	r3, [r5, #1]
	}
	else 
		eMBInit(MB_RTU, RTU_Device.Dev_config_data.Switch_Adrr, MODBUS_PORT, MODBUS_BAUD_RATE, MB_PAR_NONE);
	if(RTU_Device.Dev_config_data.MeterConfig.MeterConfig_flag==0xffffffff)
 8003c78:	68eb      	ldr	r3, [r5, #12]
 8003c7a:	3301      	adds	r3, #1
 8003c7c:	d104      	bne.n	8003c88 <DeviceInit+0x54>
	{
		RTU_Device.Dev_config_data.MeterConfig=env_DefautPara;
 8003c7e:	2278      	movs	r2, #120	; 0x78
 8003c80:	491e      	ldr	r1, [pc, #120]	; (8003cfc <DeviceInit+0xc8>)
 8003c82:	481f      	ldr	r0, [pc, #124]	; (8003d00 <DeviceInit+0xcc>)
 8003c84:	f003 fa8f 	bl	80071a6 <memcpy>
	}
	//RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara.P_PHS[2]=0x5050;
	/*loading devie parameters and chipid for usRegHoldingBuf */
	memcpy(&usRegHoldingBuf[E32_config_NUM ], &RTU_Device.Dev_config_data.E32_config,6);
 8003c88:	4c1e      	ldr	r4, [pc, #120]	; (8003d04 <DeviceInit+0xd0>)
 8003c8a:	4b1f      	ldr	r3, [pc, #124]	; (8003d08 <DeviceInit+0xd4>)
 8003c8c:	6822      	ldr	r2, [r4, #0]
	HAL_GetUID((uint32_t *) usRegInputBuf);
 8003c8e:	4e1f      	ldr	r6, [pc, #124]	; (8003d0c <DeviceInit+0xd8>)
	memcpy(&usRegHoldingBuf[E32_config_NUM ], &RTU_Device.Dev_config_data.E32_config,6);
 8003c90:	615a      	str	r2, [r3, #20]
 8003c92:	88a2      	ldrh	r2, [r4, #4]
	HAL_GetUID((uint32_t *) usRegInputBuf);
 8003c94:	4630      	mov	r0, r6
	memcpy(&usRegHoldingBuf[E32_config_NUM ], &RTU_Device.Dev_config_data.E32_config,6);
 8003c96:	831a      	strh	r2, [r3, #24]
	HAL_GetUID((uint32_t *) usRegInputBuf);
 8003c98:	f7fd fa5e 	bl	8001158 <HAL_GetUID>

	usRegInputBuf[6] =RTU_Device.Dev_config_data.Router_Level;//
 8003c9c:	88ab      	ldrh	r3, [r5, #4]
 8003c9e:	81b3      	strh	r3, [r6, #12]
	/*DI state*/
	ucRegCoilsBuf[0]=pvScanInternalDiscrete();
 8003ca0:	f7ff ff8a 	bl	8003bb8 <pvScanInternalDiscrete>
 8003ca4:	4b1a      	ldr	r3, [pc, #104]	; (8003d10 <DeviceInit+0xdc>)
 8003ca6:	7018      	strb	r0, [r3, #0]


	DS18B20_Init();
 8003ca8:	f7ff fde0 	bl	800386c <DS18B20_Init>

	/**/
	RN8302_Init( &hspi1,  RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara);
 8003cac:	f104 0116 	add.w	r1, r4, #22
 8003cb0:	2268      	movs	r2, #104	; 0x68
 8003cb2:	4668      	mov	r0, sp
 8003cb4:	340a      	adds	r4, #10
 8003cb6:	f003 fa76 	bl	80071a6 <memcpy>
 8003cba:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8003cbe:	4815      	ldr	r0, [pc, #84]	; (8003d14 <DeviceInit+0xe0>)
 8003cc0:	f001 f97e 	bl	8004fc0 <RN8302_Init>

	/*DMA usart */

	//MX_DMA_Init();

	MX_USART3_UART_Init();
 8003cc4:	f001 febe 	bl	8005a44 <MX_USART3_UART_Init>
	MX_USART2_UART_Init();
 8003cc8:	f001 fe9c 	bl	8005a04 <MX_USART2_UART_Init>
	//	HAL_UART_Receive_DMA( RTU_Device.BusUsartHandle, Usart3_DMARxdataBuffer, RxSize);
	//	__HAL_UART_ENABLE_IT(RTU_Device.WirelessUsartHandle, UART_IT_IDLE);
	//	__HAL_UART_ENABLE_IT(RTU_Device.BusUsartHandle, UART_IT_IDLE);

	/*FreeModbus */
	eMBEnable();
 8003ccc:	f003 f894 	bl	8006df8 <eMBEnable>
	vMBPortSerialEnable(  TRUE,FALSE );
 8003cd0:	2100      	movs	r1, #0
 8003cd2:	2001      	movs	r0, #1
}
 8003cd4:	b01a      	add	sp, #104	; 0x68
 8003cd6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	vMBPortSerialEnable(  TRUE,FALSE );
 8003cda:	f002 be09 	b.w	80068f0 <vMBPortSerialEnable>
		eMBInit(MB_RTU, RTU_Device.Dev_config_data.Switch_Adrr, MODBUS_PORT, MODBUS_BAUD_RATE, MB_PAR_NONE);
 8003cde:	7869      	ldrb	r1, [r5, #1]
 8003ce0:	9000      	str	r0, [sp, #0]
 8003ce2:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	f003 f840 	bl	8006d6c <eMBInit>
 8003cec:	e7c4      	b.n	8003c78 <DeviceInit+0x44>
 8003cee:	bf00      	nop
 8003cf0:	200005a8 	.word	0x200005a8
 8003cf4:	20000dc0 	.word	0x20000dc0
 8003cf8:	20000940 	.word	0x20000940
 8003cfc:	080084ec 	.word	0x080084ec
 8003d00:	200005b4 	.word	0x200005b4
 8003d04:	200005ae 	.word	0x200005ae
 8003d08:	20000778 	.word	0x20000778
 8003d0c:	20000764 	.word	0x20000764
 8003d10:	2000032f 	.word	0x2000032f
 8003d14:	200007a0 	.word	0x200007a0

08003d18 <DataStreamPrecessing>:
#define ReadParaAddr                  10000
void DataStreamPrecessing(void)
{
 8003d18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	USHORT          usCRC16;
	if(RTU_Device.Rx_Buffer.DataFlag==TRUE )
 8003d1a:	4c74      	ldr	r4, [pc, #464]	; (8003eec <DataStreamPrecessing+0x1d4>)
 8003d1c:	f894 70a5 	ldrb.w	r7, [r4, #165]	; 0xa5
 8003d20:	2f01      	cmp	r7, #1
 8003d22:	d16b      	bne.n	8003dfc <DataStreamPrecessing+0xe4>
	{
		/*modbus data*/
		if(usMBCRC16(RTU_Device.Rx_Buffer.ucRTUBuf,RTU_Device.Rx_Buffer.size)==0)
 8003d24:	f894 10a4 	ldrb.w	r1, [r4, #164]	; 0xa4
 8003d28:	f104 00a7 	add.w	r0, r4, #167	; 0xa7
 8003d2c:	f003 f8fc 	bl	8006f28 <usMBCRC16>
 8003d30:	b9d0      	cbnz	r0, 8003d68 <DataStreamPrecessing+0x50>
		{
			memcpy(ucRTUBuf,RTU_Device.Rx_Buffer.ucRTUBuf,RTU_Device.Rx_Buffer.size);
 8003d32:	f894 60a4 	ldrb.w	r6, [r4, #164]	; 0xa4
 8003d36:	4b6e      	ldr	r3, [pc, #440]	; (8003ef0 <DataStreamPrecessing+0x1d8>)
 8003d38:	4632      	mov	r2, r6
 8003d3a:	f104 01a7 	add.w	r1, r4, #167	; 0xa7
 8003d3e:	4618      	mov	r0, r3
 8003d40:	f003 fa31 	bl	80071a6 <memcpy>

			if(ucRTUBuf[MB_SER_PDU_ADDR_OFF]==RTU_Device.Dev_config_data.Switch_Adrr && ucRTUBuf[MB_SER_PDU_ADDR_OFF]!=DEFAULT_ADDR )/*Match the device address*/
 8003d44:	7862      	ldrb	r2, [r4, #1]
 8003d46:	7801      	ldrb	r1, [r0, #0]
 8003d48:	4605      	mov	r5, r0
 8003d4a:	4291      	cmp	r1, r2
 8003d4c:	d158      	bne.n	8003e00 <DataStreamPrecessing+0xe8>
 8003d4e:	7803      	ldrb	r3, [r0, #0]
 8003d50:	2bfa      	cmp	r3, #250	; 0xfa
 8003d52:	d055      	beq.n	8003e00 <DataStreamPrecessing+0xe8>
			{
				//if(RTU_Device.Dev_config_data.Router_Level== Router_Primary)
				xMBPortEventPost(EV_FRAME_RECEIVED);
 8003d54:	4638      	mov	r0, r7
 8003d56:	f002 fdaf 	bl	80068b8 <xMBPortEventPost>
				HAL_UART_Transmit(RTU_Device.WirelessUsartHandle,(RTU_Device.Rx_Buffer.ucRTUBuf),RTU_Device.Rx_Buffer.size,250);
				//
			}


			if(RTU_Device.Rx_Buffer.ucRTUBuf[MB_SER_PDU_ADDR_OFF]== MB_ADDRESS_BROADCAST )/*broadcast*/
 8003d5a:	f894 30a7 	ldrb.w	r3, [r4, #167]	; 0xa7
 8003d5e:	b91b      	cbnz	r3, 8003d68 <DataStreamPrecessing+0x50>
			{
				RandomDelay(5000);
 8003d60:	f241 3088 	movw	r0, #5000	; 0x1388
 8003d64:	f7ff fdd2 	bl	800390c <RandomDelay>
			}
		}



		if( RTU_Device.BridgeFlag==TRUE)/**/
 8003d68:	f894 3084 	ldrb.w	r3, [r4, #132]	; 0x84
 8003d6c:	2b01      	cmp	r3, #1
 8003d6e:	d11f      	bne.n	8003db0 <DataStreamPrecessing+0x98>
		{
			if(RTU_Device.Rx_Buffer.channel == WirelessUsart  && ucRTUBuf[MB_SER_PDU_ADDR_OFF]!=RTU_Device.Dev_config_data.Switch_Adrr)
 8003d70:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
 8003d74:	4a5f      	ldr	r2, [pc, #380]	; (8003ef4 <DataStreamPrecessing+0x1dc>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d16e      	bne.n	8003e58 <DataStreamPrecessing+0x140>
 8003d7a:	4b5d      	ldr	r3, [pc, #372]	; (8003ef0 <DataStreamPrecessing+0x1d8>)
 8003d7c:	7862      	ldrb	r2, [r4, #1]
 8003d7e:	781b      	ldrb	r3, [r3, #0]
 8003d80:	429a      	cmp	r2, r3
 8003d82:	d015      	beq.n	8003db0 <DataStreamPrecessing+0x98>
			{
				if(RTU_Device.BusUsartState == UART_TX_Busy)
 8003d84:	f894 31b4 	ldrb.w	r3, [r4, #436]	; 0x1b4
 8003d88:	2b01      	cmp	r3, #1
 8003d8a:	d107      	bne.n	8003d9c <DataStreamPrecessing+0x84>
				{
					HAL_Delay(__HAL_DMA_GET_COUNTER(RTU_Device.BusUsartHandle->hdmatx)+1);
 8003d8c:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
 8003d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	6858      	ldr	r0, [r3, #4]
 8003d96:	3001      	adds	r0, #1
 8003d98:	f7fd f9cc 	bl	8001134 <HAL_Delay>
				}
				HAL_UART_Transmit_DMA(RTU_Device.BusUsartHandle,(RTU_Device.Rx_Buffer.ucRTUBuf),RTU_Device.Rx_Buffer.size);
 8003d9c:	f894 20a4 	ldrb.w	r2, [r4, #164]	; 0xa4
 8003da0:	4955      	ldr	r1, [pc, #340]	; (8003ef8 <DataStreamPrecessing+0x1e0>)
 8003da2:	f8d4 01b0 	ldr.w	r0, [r4, #432]	; 0x1b0
 8003da6:	f7ff f85b 	bl	8002e60 <HAL_UART_Transmit_DMA>
				RTU_Device.BusUsartState = UART_TX_Busy;
 8003daa:	2301      	movs	r3, #1
 8003dac:	f884 31b4 	strb.w	r3, [r4, #436]	; 0x1b4
				HAL_UART_Transmit_DMA(RTU_Device.WirelessUsartHandle,(RTU_Device.Rx_Buffer.ucRTUBuf),RTU_Device.Rx_Buffer.size);
				RTU_Device.WirelessUsartState = UART_TX_Busy;
			}
		}
	}
	if(RTU_Device.Rx_Buffer.DataFlag == TRUE)
 8003db0:	f894 30a5 	ldrb.w	r3, [r4, #165]	; 0xa5
 8003db4:	2b01      	cmp	r3, #1
 8003db6:	d121      	bne.n	8003dfc <DataStreamPrecessing+0xe4>
	{
		HAL_UART_Transmit_DMA(&huart1,RTU_Device.Rx_Buffer.ucRTUBuf,RTU_Device.Rx_Buffer.size);
 8003db8:	f894 20a4 	ldrb.w	r2, [r4, #164]	; 0xa4
 8003dbc:	494e      	ldr	r1, [pc, #312]	; (8003ef8 <DataStreamPrecessing+0x1e0>)
 8003dbe:	484f      	ldr	r0, [pc, #316]	; (8003efc <DataStreamPrecessing+0x1e4>)
 8003dc0:	f7ff f84e 	bl	8002e60 <HAL_UART_Transmit_DMA>
		RTU_Device.Rx_Buffer.DataFlag=FALSE;
 8003dc4:	2300      	movs	r3, #0
		if(RTU_Device.Rx_Buffer.channel == WirelessUsart)
 8003dc6:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 8003dca:	4a4a      	ldr	r2, [pc, #296]	; (8003ef4 <DataStreamPrecessing+0x1dc>)
		RTU_Device.Rx_Buffer.DataFlag=FALSE;
 8003dcc:	f884 30a5 	strb.w	r3, [r4, #165]	; 0xa5
		if(RTU_Device.Rx_Buffer.channel == WirelessUsart)
 8003dd0:	4291      	cmp	r1, r2
 8003dd2:	d17b      	bne.n	8003ecc <DataStreamPrecessing+0x1b4>
		{
			__HAL_UART_CLEAR_IDLEFLAG(RTU_Device.WirelessUsartHandle);
 8003dd4:	f8d4 01a8 	ldr.w	r0, [r4, #424]	; 0x1a8
 8003dd8:	9300      	str	r3, [sp, #0]
 8003dda:	6803      	ldr	r3, [r0, #0]
			HAL_UART_Receive_DMA(RTU_Device.WirelessUsartHandle, (Usart2_DMARxdataBuffer), RxSize);
 8003ddc:	4948      	ldr	r1, [pc, #288]	; (8003f00 <DataStreamPrecessing+0x1e8>)
			__HAL_UART_CLEAR_IDLEFLAG(RTU_Device.WirelessUsartHandle);
 8003dde:	681a      	ldr	r2, [r3, #0]
 8003de0:	9200      	str	r2, [sp, #0]
 8003de2:	685b      	ldr	r3, [r3, #4]
			HAL_UART_Receive_DMA(RTU_Device.WirelessUsartHandle, (Usart2_DMARxdataBuffer), RxSize);
 8003de4:	22fa      	movs	r2, #250	; 0xfa
			__HAL_UART_CLEAR_IDLEFLAG(RTU_Device.WirelessUsartHandle);
 8003de6:	9300      	str	r3, [sp, #0]
 8003de8:	9b00      	ldr	r3, [sp, #0]
			HAL_UART_Receive_DMA(RTU_Device.WirelessUsartHandle, (Usart2_DMARxdataBuffer), RxSize);
 8003dea:	f7ff f873 	bl	8002ed4 <HAL_UART_Receive_DMA>
		    __HAL_UART_ENABLE_IT(RTU_Device.WirelessUsartHandle, UART_IT_IDLE);/**/
 8003dee:	f8d4 31a8 	ldr.w	r3, [r4, #424]	; 0x1a8
		}
		else
		{
		  __HAL_UART_CLEAR_IDLEFLAG(RTU_Device.BusUsartHandle);
           HAL_UART_Receive_DMA(RTU_Device.BusUsartHandle, (Usart3_DMARxdataBuffer), RxSize);
	      __HAL_UART_ENABLE_IT(RTU_Device.BusUsartHandle, UART_IT_IDLE);/**/
 8003df2:	681a      	ldr	r2, [r3, #0]
 8003df4:	68d3      	ldr	r3, [r2, #12]
 8003df6:	f043 0310 	orr.w	r3, r3, #16
 8003dfa:	60d3      	str	r3, [r2, #12]
		}

	}
}
 8003dfc:	b003      	add	sp, #12
 8003dfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
			else if(ucRTUBuf[MB_SER_PDU_ADDR_OFF] == MB_ADDRESS_BROADCAST )/*broadcast*/
 8003e00:	782b      	ldrb	r3, [r5, #0]
 8003e02:	b9db      	cbnz	r3, 8003e3c <DataStreamPrecessing+0x124>
				usCRC16 = usMBCRC16( ( UCHAR * ) ucRTUBuf, RTU_Device.Rx_Buffer.size-2 );
 8003e04:	1eb1      	subs	r1, r6, #2
 8003e06:	b289      	uxth	r1, r1
 8003e08:	4839      	ldr	r0, [pc, #228]	; (8003ef0 <DataStreamPrecessing+0x1d8>)
				ucRTUBuf[MB_SER_PDU_ADDR_OFF]=RTU_Device.Dev_config_data.Switch_Adrr;
 8003e0a:	702a      	strb	r2, [r5, #0]
				usCRC16 = usMBCRC16( ( UCHAR * ) ucRTUBuf, RTU_Device.Rx_Buffer.size-2 );
 8003e0c:	f003 f88c 	bl	8006f28 <usMBCRC16>
				ucRTUBuf[RTU_Device.Rx_Buffer.size-2] = ( UCHAR )( usCRC16 & 0xFF );
 8003e10:	f894 30a4 	ldrb.w	r3, [r4, #164]	; 0xa4
 8003e14:	b2c1      	uxtb	r1, r0
 8003e16:	1e9a      	subs	r2, r3, #2
				ucRTUBuf[RTU_Device.Rx_Buffer.size-1] = ( UCHAR )( usCRC16 >> 8 );
 8003e18:	f3c0 2007 	ubfx	r0, r0, #8, #8
 8003e1c:	3b01      	subs	r3, #1
				ucRTUBuf[RTU_Device.Rx_Buffer.size-2] = ( UCHAR )( usCRC16 & 0xFF );
 8003e1e:	54a9      	strb	r1, [r5, r2]
				ucRTUBuf[RTU_Device.Rx_Buffer.size-1] = ( UCHAR )( usCRC16 >> 8 );
 8003e20:	54e8      	strb	r0, [r5, r3]
				xMBPortEventPost(EV_FRAME_RECEIVED);
 8003e22:	2001      	movs	r0, #1
 8003e24:	f002 fd48 	bl	80068b8 <xMBPortEventPost>
				if((RTU_Device.Dev_config_data.Router_Level==Router_Primary) &&RTU_Device.Router_Node_Head.Router_next != NULL)
 8003e28:	88a3      	ldrh	r3, [r4, #4]
 8003e2a:	2b01      	cmp	r3, #1
 8003e2c:	d195      	bne.n	8003d5a <DataStreamPrecessing+0x42>
 8003e2e:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d091      	beq.n	8003d5a <DataStreamPrecessing+0x42>
					DataDistributionToChilds();
 8003e36:	f7ff fa4d 	bl	80032d4 <DataDistributionToChilds>
 8003e3a:	e78e      	b.n	8003d5a <DataStreamPrecessing+0x42>
			else if( Router_List_Addr_Find(ucRTUBuf[MB_SER_PDU_ADDR_OFF])==TRUE)
 8003e3c:	7828      	ldrb	r0, [r5, #0]
 8003e3e:	f7ff fa3b 	bl	80032b8 <Router_List_Addr_Find>
 8003e42:	2801      	cmp	r0, #1
 8003e44:	d189      	bne.n	8003d5a <DataStreamPrecessing+0x42>
				HAL_UART_Transmit(RTU_Device.WirelessUsartHandle,(RTU_Device.Rx_Buffer.ucRTUBuf),RTU_Device.Rx_Buffer.size,250);
 8003e46:	23fa      	movs	r3, #250	; 0xfa
 8003e48:	f894 20a4 	ldrb.w	r2, [r4, #164]	; 0xa4
 8003e4c:	492a      	ldr	r1, [pc, #168]	; (8003ef8 <DataStreamPrecessing+0x1e0>)
 8003e4e:	f8d4 01a8 	ldr.w	r0, [r4, #424]	; 0x1a8
 8003e52:	f7fe ff49 	bl	8002ce8 <HAL_UART_Transmit>
 8003e56:	e780      	b.n	8003d5a <DataStreamPrecessing+0x42>
			else if(RTU_Device.Rx_Buffer.channel == BUSUsart  && ucRTUBuf[MB_SER_PDU_ADDR_OFF]!=RTU_Device.Dev_config_data.Switch_Adrr)
 8003e58:	4a2a      	ldr	r2, [pc, #168]	; (8003f04 <DataStreamPrecessing+0x1ec>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d1a8      	bne.n	8003db0 <DataStreamPrecessing+0x98>
 8003e5e:	4b24      	ldr	r3, [pc, #144]	; (8003ef0 <DataStreamPrecessing+0x1d8>)
 8003e60:	7862      	ldrb	r2, [r4, #1]
 8003e62:	781b      	ldrb	r3, [r3, #0]
 8003e64:	429a      	cmp	r2, r3
 8003e66:	d0a3      	beq.n	8003db0 <DataStreamPrecessing+0x98>
				if(RTU_Device.WirelessUsartState == UART_TX_Busy)
 8003e68:	f894 31ac 	ldrb.w	r3, [r4, #428]	; 0x1ac
 8003e6c:	2b01      	cmp	r3, #1
 8003e6e:	d107      	bne.n	8003e80 <DataStreamPrecessing+0x168>
					HAL_Delay(__HAL_DMA_GET_COUNTER(RTU_Device.WirelessUsartHandle->hdmatx)+1);
 8003e70:	f8d4 31a8 	ldr.w	r3, [r4, #424]	; 0x1a8
 8003e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	6858      	ldr	r0, [r3, #4]
 8003e7a:	3001      	adds	r0, #1
 8003e7c:	f7fd f95a 	bl	8001134 <HAL_Delay>
				if(RTU_Device.Rx_Buffer.size > WIRELESS_MAX_SIZE)
 8003e80:	f894 30a4 	ldrb.w	r3, [r4, #164]	; 0xa4
 8003e84:	2b3a      	cmp	r3, #58	; 0x3a
 8003e86:	d916      	bls.n	8003eb6 <DataStreamPrecessing+0x19e>
		        	HAL_UART_Transmit_DMA(RTU_Device.WirelessUsartHandle,(RTU_Device.Rx_Buffer.ucRTUBuf),WIRELESS_MAX_SIZE);
 8003e88:	223a      	movs	r2, #58	; 0x3a
 8003e8a:	491b      	ldr	r1, [pc, #108]	; (8003ef8 <DataStreamPrecessing+0x1e0>)
 8003e8c:	f8d4 01a8 	ldr.w	r0, [r4, #424]	; 0x1a8
 8003e90:	f7fe ffe6 	bl	8002e60 <HAL_UART_Transmit_DMA>
		        	while(	RTU_Device.WirelessUsartState == UART_TX_Busy);
 8003e94:	f894 31ac 	ldrb.w	r3, [r4, #428]	; 0x1ac
 8003e98:	2b01      	cmp	r3, #1
 8003e9a:	d100      	bne.n	8003e9e <DataStreamPrecessing+0x186>
 8003e9c:	e7fe      	b.n	8003e9c <DataStreamPrecessing+0x184>
		        	HAL_Delay(200);
 8003e9e:	20c8      	movs	r0, #200	; 0xc8
 8003ea0:	f7fd f948 	bl	8001134 <HAL_Delay>
		        	HAL_UART_Transmit_DMA(RTU_Device.WirelessUsartHandle,(&(RTU_Device.Rx_Buffer.ucRTUBuf[WIRELESS_MAX_SIZE])),RTU_Device.Rx_Buffer.size-WIRELESS_MAX_SIZE);
 8003ea4:	f894 20a4 	ldrb.w	r2, [r4, #164]	; 0xa4
 8003ea8:	4917      	ldr	r1, [pc, #92]	; (8003f08 <DataStreamPrecessing+0x1f0>)
 8003eaa:	3a3a      	subs	r2, #58	; 0x3a
 8003eac:	b292      	uxth	r2, r2
 8003eae:	f8d4 01a8 	ldr.w	r0, [r4, #424]	; 0x1a8
 8003eb2:	f7fe ffd5 	bl	8002e60 <HAL_UART_Transmit_DMA>
				HAL_UART_Transmit_DMA(RTU_Device.WirelessUsartHandle,(RTU_Device.Rx_Buffer.ucRTUBuf),RTU_Device.Rx_Buffer.size);
 8003eb6:	f894 20a4 	ldrb.w	r2, [r4, #164]	; 0xa4
 8003eba:	490f      	ldr	r1, [pc, #60]	; (8003ef8 <DataStreamPrecessing+0x1e0>)
 8003ebc:	f8d4 01a8 	ldr.w	r0, [r4, #424]	; 0x1a8
 8003ec0:	f7fe ffce 	bl	8002e60 <HAL_UART_Transmit_DMA>
				RTU_Device.WirelessUsartState = UART_TX_Busy;
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	f884 31ac 	strb.w	r3, [r4, #428]	; 0x1ac
 8003eca:	e771      	b.n	8003db0 <DataStreamPrecessing+0x98>
		  __HAL_UART_CLEAR_IDLEFLAG(RTU_Device.BusUsartHandle);
 8003ecc:	f8d4 01b0 	ldr.w	r0, [r4, #432]	; 0x1b0
 8003ed0:	9301      	str	r3, [sp, #4]
 8003ed2:	6803      	ldr	r3, [r0, #0]
           HAL_UART_Receive_DMA(RTU_Device.BusUsartHandle, (Usart3_DMARxdataBuffer), RxSize);
 8003ed4:	490d      	ldr	r1, [pc, #52]	; (8003f0c <DataStreamPrecessing+0x1f4>)
		  __HAL_UART_CLEAR_IDLEFLAG(RTU_Device.BusUsartHandle);
 8003ed6:	681a      	ldr	r2, [r3, #0]
 8003ed8:	9201      	str	r2, [sp, #4]
 8003eda:	685b      	ldr	r3, [r3, #4]
           HAL_UART_Receive_DMA(RTU_Device.BusUsartHandle, (Usart3_DMARxdataBuffer), RxSize);
 8003edc:	22fa      	movs	r2, #250	; 0xfa
		  __HAL_UART_CLEAR_IDLEFLAG(RTU_Device.BusUsartHandle);
 8003ede:	9301      	str	r3, [sp, #4]
 8003ee0:	9b01      	ldr	r3, [sp, #4]
           HAL_UART_Receive_DMA(RTU_Device.BusUsartHandle, (Usart3_DMARxdataBuffer), RxSize);
 8003ee2:	f7fe fff7 	bl	8002ed4 <HAL_UART_Receive_DMA>
	      __HAL_UART_ENABLE_IT(RTU_Device.BusUsartHandle, UART_IT_IDLE);/**/
 8003ee6:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
 8003eea:	e782      	b.n	8003df2 <DataStreamPrecessing+0xda>
 8003eec:	200005a8 	.word	0x200005a8
 8003ef0:	20000e78 	.word	0x20000e78
 8003ef4:	40004400 	.word	0x40004400
 8003ef8:	2000064f 	.word	0x2000064f
 8003efc:	20000c84 	.word	0x20000c84
 8003f00:	20000980 	.word	0x20000980
 8003f04:	40004800 	.word	0x40004800
 8003f08:	20000689 	.word	0x20000689
 8003f0c:	20000a7a 	.word	0x20000a7a

08003f10 <HAL_UART_TxCpltCallback>:


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{

	if (huart == RTU_Device.BusUsartHandle)
 8003f10:	4b09      	ldr	r3, [pc, #36]	; (8003f38 <HAL_UART_TxCpltCallback+0x28>)
 8003f12:	f8d3 21b0 	ldr.w	r2, [r3, #432]	; 0x1b0
 8003f16:	4282      	cmp	r2, r0
	{
		RTU_Device.BusUsartState= UART_READY;
 8003f18:	bf04      	itt	eq
 8003f1a:	2200      	moveq	r2, #0
 8003f1c:	f883 21b4 	strbeq.w	r2, [r3, #436]	; 0x1b4


	}
	if (huart == RTU_Device.WirelessUsartHandle)
 8003f20:	f8d3 21a8 	ldr.w	r2, [r3, #424]	; 0x1a8
 8003f24:	4290      	cmp	r0, r2
	{
		RTU_Device.WirelessUsartState= UART_READY;
 8003f26:	bf04      	itt	eq
 8003f28:	2200      	moveq	r2, #0
 8003f2a:	f883 21ac 	strbeq.w	r2, [r3, #428]	; 0x1ac
	}
	__HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8003f2e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003f32:	6803      	ldr	r3, [r0, #0]
 8003f34:	601a      	str	r2, [r3, #0]
 8003f36:	4770      	bx	lr
 8003f38:	200005a8 	.word	0x200005a8

08003f3c <MX_DMA_Init>:
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003f3c:	4b1e      	ldr	r3, [pc, #120]	; (8003fb8 <MX_DMA_Init+0x7c>)
{
 8003f3e:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003f40:	695a      	ldr	r2, [r3, #20]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 1, 0);
 8003f42:	2101      	movs	r1, #1
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003f44:	f042 0201 	orr.w	r2, r2, #1
 8003f48:	615a      	str	r2, [r3, #20]
 8003f4a:	695b      	ldr	r3, [r3, #20]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 1, 0);
 8003f4c:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003f4e:	f003 0301 	and.w	r3, r3, #1
 8003f52:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 1, 0);
 8003f54:	200c      	movs	r0, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003f56:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 1, 0);
 8003f58:	f7fd f920 	bl	800119c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8003f5c:	200c      	movs	r0, #12
 8003f5e:	f7fd f951 	bl	8001204 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8003f62:	2200      	movs	r2, #0
 8003f64:	200d      	movs	r0, #13
 8003f66:	4611      	mov	r1, r2
 8003f68:	f7fd f918 	bl	800119c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8003f6c:	200d      	movs	r0, #13
 8003f6e:	f7fd f949 	bl	8001204 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8003f72:	2200      	movs	r2, #0
 8003f74:	200e      	movs	r0, #14
 8003f76:	4611      	mov	r1, r2
 8003f78:	f7fd f910 	bl	800119c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8003f7c:	200e      	movs	r0, #14
 8003f7e:	f7fd f941 	bl	8001204 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 1, 0);
 8003f82:	2200      	movs	r2, #0
 8003f84:	2101      	movs	r1, #1
 8003f86:	200f      	movs	r0, #15
 8003f88:	f7fd f908 	bl	800119c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8003f8c:	200f      	movs	r0, #15
 8003f8e:	f7fd f939 	bl	8001204 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 1, 0);
 8003f92:	2200      	movs	r2, #0
 8003f94:	2101      	movs	r1, #1
 8003f96:	2010      	movs	r0, #16
 8003f98:	f7fd f900 	bl	800119c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8003f9c:	2010      	movs	r0, #16
 8003f9e:	f7fd f931 	bl	8001204 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	2011      	movs	r0, #17
 8003fa6:	4611      	mov	r1, r2
 8003fa8:	f7fd f8f8 	bl	800119c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8003fac:	2011      	movs	r0, #17
 8003fae:	f7fd f929 	bl	8001204 <HAL_NVIC_EnableIRQ>

}
 8003fb2:	b003      	add	sp, #12
 8003fb4:	f85d fb04 	ldr.w	pc, [sp], #4
 8003fb8:	40021000 	.word	0x40021000

08003fbc <save_config>:
  ******************************************************************************
  */
	#include "Flash.h"
	#include "string.h"
void save_config(Device_Config_DataTypeDef *Config_Data )
{
 8003fbc:	b570      	push	{r4, r5, r6, lr}
	uint16_t  *Config_data;
	uint8_t i;
	uint32_t Address = 0, PAGEError = 0;
 8003fbe:	2400      	movs	r4, #0
{
 8003fc0:	b086      	sub	sp, #24
 8003fc2:	4605      	mov	r5, r0
	uint32_t Address = 0, PAGEError = 0;
 8003fc4:	9401      	str	r4, [sp, #4]
	HAL_FLASH_Unlock();	
 8003fc6:	f7fd fb23 	bl	8001610 <HAL_FLASH_Unlock>
	FLASH_EraseInitTypeDef EraseInitStruct;
 

  /* Fill EraseInit structure*/
  EraseInitStruct.TypeErase   = FLASH_TYPEERASE_PAGES;
  EraseInitStruct.PageAddress = FLASH_PROGRAM;
 8003fca:	4b0e      	ldr	r3, [pc, #56]	; (8004004 <save_config+0x48>)
  EraseInitStruct.NbPages     = FLASH_ERASE_NBPAGES;  
  
  if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK){
 8003fcc:	a901      	add	r1, sp, #4
  EraseInitStruct.PageAddress = FLASH_PROGRAM;
 8003fce:	9304      	str	r3, [sp, #16]
  EraseInitStruct.NbPages     = FLASH_ERASE_NBPAGES;  
 8003fd0:	2301      	movs	r3, #1
  if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK){
 8003fd2:	a802      	add	r0, sp, #8
  EraseInitStruct.TypeErase   = FLASH_TYPEERASE_PAGES;
 8003fd4:	9402      	str	r4, [sp, #8]
  EraseInitStruct.NbPages     = FLASH_ERASE_NBPAGES;  
 8003fd6:	9305      	str	r3, [sp, #20]
  if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK){
 8003fd8:	f7fd fbca 	bl	8001770 <HAL_FLASHEx_Erase>
 8003fdc:	b110      	cbz	r0, 8003fe4 <save_config+0x28>
      Error occurred while page erase.
      User can add here some code to deal with this error.
      PAGEError will contain the faulty page and then to know the code error on this page,
      user can call function 'HAL_FLASH_GetError()'
    */
    printf("Error occurred while page erase.");
 8003fde:	480a      	ldr	r0, [pc, #40]	; (8004008 <save_config+0x4c>)
 8003fe0:	f003 fc74 	bl	80078cc <iprintf>
{
 8003fe4:	4c07      	ldr	r4, [pc, #28]	; (8004004 <save_config+0x48>)
  
  Address = FLASH_PROGRAM;
  Config_data=(uint16_t*)Config_Data;
 
 
    for(i=0;i<sizeof(Device_Config_DataTypeDef);i=i+2)
 8003fe6:	4e09      	ldr	r6, [pc, #36]	; (800400c <save_config+0x50>)
		{
		  HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD , Address,*Config_data);
 8003fe8:	4621      	mov	r1, r4
 8003fea:	f835 2b02 	ldrh.w	r2, [r5], #2
 8003fee:	2300      	movs	r3, #0
 8003ff0:	2001      	movs	r0, #1
      Address = Address + 2;
 8003ff2:	3402      	adds	r4, #2
		  HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD , Address,*Config_data);
 8003ff4:	f7fd fb52 	bl	800169c <HAL_FLASH_Program>
    for(i=0;i<sizeof(Device_Config_DataTypeDef);i=i+2)
 8003ff8:	42b4      	cmp	r4, r6
 8003ffa:	d1f5      	bne.n	8003fe8 <save_config+0x2c>
	    Config_data=Config_data+1;
		
		}

  
  HAL_FLASH_Lock();
 8003ffc:	f7fd fb1a 	bl	8001634 <HAL_FLASH_Lock>
}
 8004000:	b006      	add	sp, #24
 8004002:	bd70      	pop	{r4, r5, r6, pc}
 8004004:	0800f800 	.word	0x0800f800
 8004008:	08008564 	.word	0x08008564
 800400c:	0800f884 	.word	0x0800f884

08004010 <load_configuration>:
void load_configuration(Device_Config_DataTypeDef *config_Data)
{

  uint16_t* read_addr = ( uint16_t*)FLASH_PROGRAM;
  memcpy(config_Data,read_addr,sizeof(Device_Config_DataTypeDef));
 8004010:	2284      	movs	r2, #132	; 0x84
 8004012:	4901      	ldr	r1, [pc, #4]	; (8004018 <load_configuration+0x8>)
 8004014:	f003 b8c7 	b.w	80071a6 <memcpy>
 8004018:	0800f800 	.word	0x0800f800

0800401c <MX_GPIO_Init>:
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800401c:	4b44      	ldr	r3, [pc, #272]	; (8004130 <MX_GPIO_Init+0x114>)
{
 800401e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004022:	699a      	ldr	r2, [r3, #24]
{
 8004024:	b088      	sub	sp, #32
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004026:	f042 0210 	orr.w	r2, r2, #16
 800402a:	619a      	str	r2, [r3, #24]
 800402c:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, I2C_SDA_Pin|I2C_CLK_Pin|SCSN_M_Pin|DS18B20_DQ_Pin, GPIO_PIN_RESET);
 800402e:	4e41      	ldr	r6, [pc, #260]	; (8004134 <MX_GPIO_Init+0x118>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004030:	f002 0210 	and.w	r2, r2, #16
 8004034:	9200      	str	r2, [sp, #0]
 8004036:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004038:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, INTN_Pin|LED_STATE_Pin|E32_M0_Pin|E32_M1_Pin, GPIO_PIN_RESET);
 800403a:	4c3f      	ldr	r4, [pc, #252]	; (8004138 <MX_GPIO_Init+0x11c>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800403c:	f042 0220 	orr.w	r2, r2, #32
 8004040:	619a      	str	r2, [r3, #24]
 8004042:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, I2C_SDA_Pin|I2C_CLK_Pin|SCSN_M_Pin|DS18B20_DQ_Pin, GPIO_PIN_RESET);
 8004044:	4630      	mov	r0, r6
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004046:	f002 0220 	and.w	r2, r2, #32
 800404a:	9201      	str	r2, [sp, #4]
 800404c:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800404e:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, I2C_SDA_Pin|I2C_CLK_Pin|SCSN_M_Pin|DS18B20_DQ_Pin, GPIO_PIN_RESET);
 8004050:	f240 1113 	movw	r1, #275	; 0x113
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004054:	f042 0204 	orr.w	r2, r2, #4
 8004058:	619a      	str	r2, [r3, #24]
 800405a:	699a      	ldr	r2, [r3, #24]
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SWITCH3_ON_Pin|SWITCH3_OFF_Pin|SWITCH1_ON_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800405c:	2503      	movs	r5, #3
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800405e:	f002 0204 	and.w	r2, r2, #4
 8004062:	9202      	str	r2, [sp, #8]
 8004064:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004066:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = I2C_SDA_Pin|SWITCH3_ON_Pin|SWITCH3_OFF_Pin|SWITCH1_ON_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8004068:	2711      	movs	r7, #17
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800406a:	f042 0208 	orr.w	r2, r2, #8
 800406e:	619a      	str	r2, [r3, #24]
 8004070:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, I2C_SDA_Pin|I2C_CLK_Pin|SCSN_M_Pin|DS18B20_DQ_Pin, GPIO_PIN_RESET);
 8004072:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004074:	f003 0308 	and.w	r3, r3, #8
 8004078:	9303      	str	r3, [sp, #12]
 800407a:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOA, I2C_SDA_Pin|I2C_CLK_Pin|SCSN_M_Pin|DS18B20_DQ_Pin, GPIO_PIN_RESET);
 800407c:	f7fd fd1c 	bl	8001ab8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, INTN_Pin|LED_STATE_Pin|E32_M0_Pin|E32_M1_Pin, GPIO_PIN_RESET);
 8004080:	4620      	mov	r0, r4
 8004082:	2200      	movs	r2, #0
 8004084:	f243 0105 	movw	r1, #12293	; 0x3005
 8004088:	f7fd fd16 	bl	8001ab8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, RN8302_RST_Pin|SWITCH1_OFF_Pin|HC165_S_L_Pin|HC165_CLK_Pin 
 800408c:	4620      	mov	r0, r4
 800408e:	2201      	movs	r2, #1
 8004090:	f240 316a 	movw	r1, #874	; 0x36a
 8004094:	f7fd fd10 	bl	8001ab8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, SWITCH3_ON_Pin|SWITCH3_OFF_Pin|SWITCH1_ON_Pin, GPIO_PIN_SET);
 8004098:	2201      	movs	r2, #1
 800409a:	4630      	mov	r0, r6
 800409c:	f44f 4118 	mov.w	r1, #38912	; 0x9800
 80040a0:	f7fd fd0a 	bl	8001ab8 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80040a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80040a8:	a904      	add	r1, sp, #16
 80040aa:	4824      	ldr	r0, [pc, #144]	; (800413c <MX_GPIO_Init+0x120>)
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80040ac:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80040ae:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80040b0:	f7fd fbac 	bl	800180c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = I2C_SDA_Pin|SWITCH3_ON_Pin|SWITCH3_OFF_Pin|SWITCH1_ON_Pin;
 80040b4:	f649 0301 	movw	r3, #38913	; 0x9801
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040b8:	a904      	add	r1, sp, #16
 80040ba:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = I2C_SDA_Pin|SWITCH3_ON_Pin|SWITCH3_OFF_Pin|SWITCH1_ON_Pin;
 80040bc:	9304      	str	r3, [sp, #16]

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = I2C_CLK_Pin|SCSN_M_Pin|DS18B20_DQ_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80040be:	f04f 0801 	mov.w	r8, #1
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80040c2:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80040c4:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040c6:	f7fd fba1 	bl	800180c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = I2C_CLK_Pin|SCSN_M_Pin|DS18B20_DQ_Pin;
 80040ca:	f44f 7389 	mov.w	r3, #274	; 0x112
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040ce:	a904      	add	r1, sp, #16
 80040d0:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = I2C_CLK_Pin|SCSN_M_Pin|DS18B20_DQ_Pin;
 80040d2:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80040d4:	f8cd 8014 	str.w	r8, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80040d8:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040da:	f7fd fb97 	bl	800180c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin 
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = INTN_Pin|RN8302_RST_Pin|LED_STATE_Pin|E32_M0_Pin 
 80040de:	f243 0367 	movw	r3, #12391	; 0x3067
                          |E32_M1_Pin|HC165_S_L_Pin|HC165_CLK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040e2:	a904      	add	r1, sp, #16
 80040e4:	4620      	mov	r0, r4
  GPIO_InitStruct.Pin = INTN_Pin|RN8302_RST_Pin|LED_STATE_Pin|E32_M0_Pin 
 80040e6:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80040e8:	f8cd 8014 	str.w	r8, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80040ec:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040ee:	f7fd fb8d 	bl	800180c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = E32_AUX_Pin|LORA_RST_Pin|HC165_DI_Pin;
 80040f2:	f24c 0380 	movw	r3, #49280	; 0xc080
 80040f6:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80040f8:	2300      	movs	r3, #0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040fa:	a904      	add	r1, sp, #16
 80040fc:	4620      	mov	r0, r4
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80040fe:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004100:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004102:	f7fd fb83 	bl	800180c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = SWITCH1_OFF_Pin|SWITCH2_ON_Pin|SWITCH2_OFF_Pin;
 8004106:	f44f 7342 	mov.w	r3, #776	; 0x308
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800410a:	a904      	add	r1, sp, #16
 800410c:	4620      	mov	r0, r4
  GPIO_InitStruct.Pin = SWITCH1_OFF_Pin|SWITCH2_ON_Pin|SWITCH2_OFF_Pin;
 800410e:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8004110:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004112:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004114:	f7fd fb7a 	bl	800180c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SWO_Pin;
 8004118:	2310      	movs	r3, #16
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  HAL_GPIO_Init(SWO_GPIO_Port, &GPIO_InitStruct);
 800411a:	4620      	mov	r0, r4
 800411c:	eb0d 0103 	add.w	r1, sp, r3
  GPIO_InitStruct.Pin = SWO_Pin;
 8004120:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004122:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(SWO_GPIO_Port, &GPIO_InitStruct);
 8004124:	f7fd fb72 	bl	800180c <HAL_GPIO_Init>

}
 8004128:	b008      	add	sp, #32
 800412a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800412e:	bf00      	nop
 8004130:	40021000 	.word	0x40021000
 8004134:	40010800 	.word	0x40010800
 8004138:	40010c00 	.word	0x40010c00
 800413c:	40011000 	.word	0x40011000

08004140 <iic_Stop>:
	iic_SCL_L;
	return TRUE;
}

static void iic_Stop(void)
{
 8004140:	b510      	push	{r4, lr}
	iicSDA_OUT();
	iic_SCL_L;
 8004142:	4c0e      	ldr	r4, [pc, #56]	; (800417c <iic_Stop+0x3c>)
 8004144:	2200      	movs	r2, #0
 8004146:	4620      	mov	r0, r4
 8004148:	2102      	movs	r1, #2
 800414a:	f7fd fcb5 	bl	8001ab8 <HAL_GPIO_WritePin>
	iic_SDA_L;
 800414e:	4620      	mov	r0, r4
 8004150:	2200      	movs	r2, #0
 8004152:	2101      	movs	r1, #1
 8004154:	f7fd fcb0 	bl	8001ab8 <HAL_GPIO_WritePin>
	iic_SCL_H;
 8004158:	2201      	movs	r2, #1
 800415a:	2102      	movs	r1, #2
 800415c:	4620      	mov	r0, r4
 800415e:	f7fd fcab 	bl	8001ab8 <HAL_GPIO_WritePin>
	delay_us(5);
 8004162:	2005      	movs	r0, #5
 8004164:	f7ff fac0 	bl	80036e8 <delay_us>
	iic_SDA_H;
 8004168:	2201      	movs	r2, #1
 800416a:	4620      	mov	r0, r4
 800416c:	4611      	mov	r1, r2
 800416e:	f7fd fca3 	bl	8001ab8 <HAL_GPIO_WritePin>
	delay_us(5);

}
 8004172:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	delay_us(5);
 8004176:	2005      	movs	r0, #5
 8004178:	f7ff bab6 	b.w	80036e8 <delay_us>
 800417c:	40010800 	.word	0x40010800

08004180 <iic_Start>:
	iic_SDA_H;
 8004180:	2201      	movs	r2, #1
{
 8004182:	b510      	push	{r4, lr}
	iic_SDA_H;
 8004184:	4611      	mov	r1, r2
 8004186:	4814      	ldr	r0, [pc, #80]	; (80041d8 <iic_Start+0x58>)
 8004188:	f7fd fc96 	bl	8001ab8 <HAL_GPIO_WritePin>
	iic_SCL_H;
 800418c:	2102      	movs	r1, #2
 800418e:	4812      	ldr	r0, [pc, #72]	; (80041d8 <iic_Start+0x58>)
 8004190:	2201      	movs	r2, #1
 8004192:	f7fd fc91 	bl	8001ab8 <HAL_GPIO_WritePin>
	if(!HAL_GPIO_ReadPin(I2C_SDA_GPIO_Port,I2C_SDA_Pin))
 8004196:	2101      	movs	r1, #1
 8004198:	480f      	ldr	r0, [pc, #60]	; (80041d8 <iic_Start+0x58>)
 800419a:	f7fd fc87 	bl	8001aac <HAL_GPIO_ReadPin>
 800419e:	b908      	cbnz	r0, 80041a4 <iic_Start+0x24>
		return FALSE;
 80041a0:	2000      	movs	r0, #0
 80041a2:	bd10      	pop	{r4, pc}
	delay_us(5);
 80041a4:	2005      	movs	r0, #5
 80041a6:	f7ff fa9f 	bl	80036e8 <delay_us>
	iic_SDA_L;
 80041aa:	2200      	movs	r2, #0
 80041ac:	2101      	movs	r1, #1
 80041ae:	480a      	ldr	r0, [pc, #40]	; (80041d8 <iic_Start+0x58>)
 80041b0:	f7fd fc82 	bl	8001ab8 <HAL_GPIO_WritePin>
	if(HAL_GPIO_ReadPin(I2C_SDA_GPIO_Port,I2C_SDA_Pin))
 80041b4:	2101      	movs	r1, #1
 80041b6:	4808      	ldr	r0, [pc, #32]	; (80041d8 <iic_Start+0x58>)
 80041b8:	f7fd fc78 	bl	8001aac <HAL_GPIO_ReadPin>
 80041bc:	4604      	mov	r4, r0
 80041be:	2800      	cmp	r0, #0
 80041c0:	d1ee      	bne.n	80041a0 <iic_Start+0x20>
	delay_us(5);
 80041c2:	2005      	movs	r0, #5
 80041c4:	f7ff fa90 	bl	80036e8 <delay_us>
	iic_SCL_L;
 80041c8:	4622      	mov	r2, r4
 80041ca:	2102      	movs	r1, #2
 80041cc:	4802      	ldr	r0, [pc, #8]	; (80041d8 <iic_Start+0x58>)
 80041ce:	f7fd fc73 	bl	8001ab8 <HAL_GPIO_WritePin>
 80041d2:	2001      	movs	r0, #1
}
 80041d4:	bd10      	pop	{r4, pc}
 80041d6:	bf00      	nop
 80041d8:	40010800 	.word	0x40010800

080041dc <iic_Wait_ACK>:
	delay_us(5);
	iic_SCL_L;
	delay_us(1);
		}
uint8_t iic_Wait_ACK(void)
{
 80041dc:	b538      	push	{r3, r4, r5, lr}
	uint8_t i=0;
	iicSDA_IN();
	iic_SCL_L;
 80041de:	2200      	movs	r2, #0
 80041e0:	2102      	movs	r1, #2
 80041e2:	4816      	ldr	r0, [pc, #88]	; (800423c <iic_Wait_ACK+0x60>)
 80041e4:	f7fd fc68 	bl	8001ab8 <HAL_GPIO_WritePin>
	delay_us(2);
 80041e8:	2002      	movs	r0, #2
 80041ea:	f7ff fa7d 	bl	80036e8 <delay_us>
	iic_SDA_H;
 80041ee:	2201      	movs	r2, #1
 80041f0:	4812      	ldr	r0, [pc, #72]	; (800423c <iic_Wait_ACK+0x60>)
 80041f2:	4611      	mov	r1, r2
 80041f4:	f7fd fc60 	bl	8001ab8 <HAL_GPIO_WritePin>
	delay_us(2);
 80041f8:	2002      	movs	r0, #2
 80041fa:	f7ff fa75 	bl	80036e8 <delay_us>
	iic_SCL_H;
 80041fe:	2201      	movs	r2, #1
 8004200:	2102      	movs	r1, #2
 8004202:	480e      	ldr	r0, [pc, #56]	; (800423c <iic_Wait_ACK+0x60>)
 8004204:	f7fd fc58 	bl	8001ab8 <HAL_GPIO_WritePin>
	delay_us(1);
 8004208:	2001      	movs	r0, #1
 800420a:	f7ff fa6d 	bl	80036e8 <delay_us>
	while(HAL_GPIO_ReadPin(I2C_SDA_GPIO_Port,I2C_SDA_Pin))
 800420e:	25fb      	movs	r5, #251	; 0xfb
 8004210:	2101      	movs	r1, #1
 8004212:	480a      	ldr	r0, [pc, #40]	; (800423c <iic_Wait_ACK+0x60>)
 8004214:	f7fd fc4a 	bl	8001aac <HAL_GPIO_ReadPin>
 8004218:	4604      	mov	r4, r0
 800421a:	b930      	cbnz	r0, 800422a <iic_Wait_ACK+0x4e>
		{
			 iic_Stop();
			 return 1;
		}
	}
	iic_SCL_L;
 800421c:	4602      	mov	r2, r0
 800421e:	2102      	movs	r1, #2
 8004220:	4806      	ldr	r0, [pc, #24]	; (800423c <iic_Wait_ACK+0x60>)
 8004222:	f7fd fc49 	bl	8001ab8 <HAL_GPIO_WritePin>
	return 0;
 8004226:	4620      	mov	r0, r4



}
 8004228:	bd38      	pop	{r3, r4, r5, pc}
 800422a:	3d01      	subs	r5, #1
		if(i>250)
 800422c:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
 8004230:	d1ee      	bne.n	8004210 <iic_Wait_ACK+0x34>
			 iic_Stop();
 8004232:	f7ff ff85 	bl	8004140 <iic_Stop>
			 return 1;
 8004236:	2001      	movs	r0, #1
 8004238:	bd38      	pop	{r3, r4, r5, pc}
 800423a:	bf00      	nop
 800423c:	40010800 	.word	0x40010800

08004240 <iic_Send_Byte>:
void iic_Send_Byte(uint8_t data)
{
 8004240:	b570      	push	{r4, r5, r6, lr}
	uint8_t i;
	iicSDA_OUT();
	iic_SCL_L;
 8004242:	2200      	movs	r2, #0
 8004244:	2102      	movs	r1, #2
{
 8004246:	4605      	mov	r5, r0
	iic_SCL_L;
 8004248:	4813      	ldr	r0, [pc, #76]	; (8004298 <iic_Send_Byte+0x58>)
 800424a:	f7fd fc35 	bl	8001ab8 <HAL_GPIO_WritePin>
	delay_us(2);
 800424e:	2002      	movs	r0, #2
 8004250:	f7ff fa4a 	bl	80036e8 <delay_us>
 8004254:	2408      	movs	r4, #8
	for(i=0;i<8;i++)
	{
		if(data&0x80)
			iic_SDA_H;
		else
			iic_SDA_L;
 8004256:	4e10      	ldr	r6, [pc, #64]	; (8004298 <iic_Send_Byte+0x58>)
		if(data&0x80)
 8004258:	062b      	lsls	r3, r5, #24
			iic_SDA_H;
 800425a:	bf4c      	ite	mi
 800425c:	2201      	movmi	r2, #1
			iic_SDA_L;
 800425e:	2200      	movpl	r2, #0
 8004260:	2101      	movs	r1, #1
 8004262:	4630      	mov	r0, r6
 8004264:	f7fd fc28 	bl	8001ab8 <HAL_GPIO_WritePin>
		data<<=1;
		iic_SCL_H;
 8004268:	2201      	movs	r2, #1
 800426a:	2102      	movs	r1, #2
 800426c:	4630      	mov	r0, r6
 800426e:	f7fd fc23 	bl	8001ab8 <HAL_GPIO_WritePin>
		delay_us(2);
 8004272:	2002      	movs	r0, #2
 8004274:	f7ff fa38 	bl	80036e8 <delay_us>
		iic_SCL_L;
 8004278:	2200      	movs	r2, #0
 800427a:	2102      	movs	r1, #2
 800427c:	4630      	mov	r0, r6
 800427e:	f7fd fc1b 	bl	8001ab8 <HAL_GPIO_WritePin>
 8004282:	3c01      	subs	r4, #1
		delay_us(2);
 8004284:	2002      	movs	r0, #2
		data<<=1;
 8004286:	006d      	lsls	r5, r5, #1
		delay_us(2);
 8004288:	f7ff fa2e 	bl	80036e8 <delay_us>
	for(i=0;i<8;i++)
 800428c:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
		data<<=1;
 8004290:	b2ed      	uxtb	r5, r5
	for(i=0;i<8;i++)
 8004292:	d1e1      	bne.n	8004258 <iic_Send_Byte+0x18>

	}


}
 8004294:	bd70      	pop	{r4, r5, r6, pc}
 8004296:	bf00      	nop
 8004298:	40010800 	.word	0x40010800

0800429c <iic_Rev_Byte>:

uint8_t iic_Rev_Byte(void)
{
 uint8_t data=0,i;
 iicSDA_IN();
 iic_SDA_H;
 800429c:	2201      	movs	r2, #1
{
 800429e:	b570      	push	{r4, r5, r6, lr}
 iic_SDA_H;
 80042a0:	4611      	mov	r1, r2
 80042a2:	4815      	ldr	r0, [pc, #84]	; (80042f8 <iic_Rev_Byte+0x5c>)
 80042a4:	f7fd fc08 	bl	8001ab8 <HAL_GPIO_WritePin>
 80042a8:	2508      	movs	r5, #8
 uint8_t data=0,i;
 80042aa:	2400      	movs	r4, #0
 for(i=0;i<8;i++)
 {
	 data<<=1;
	 iic_SCL_L;
 80042ac:	4e12      	ldr	r6, [pc, #72]	; (80042f8 <iic_Rev_Byte+0x5c>)
 80042ae:	2200      	movs	r2, #0
 80042b0:	2102      	movs	r1, #2
 80042b2:	4630      	mov	r0, r6
 80042b4:	f7fd fc00 	bl	8001ab8 <HAL_GPIO_WritePin>
	 delay_us(2);
 80042b8:	2002      	movs	r0, #2
 80042ba:	f7ff fa15 	bl	80036e8 <delay_us>
	 iic_SCL_H;
 80042be:	2102      	movs	r1, #2
 80042c0:	2201      	movs	r2, #1
 80042c2:	4630      	mov	r0, r6
 80042c4:	f7fd fbf8 	bl	8001ab8 <HAL_GPIO_WritePin>
	 delay_us(2);
 80042c8:	2002      	movs	r0, #2
 80042ca:	f7ff fa0d 	bl	80036e8 <delay_us>
	 data<<=1;
 80042ce:	0064      	lsls	r4, r4, #1
	 if(HAL_GPIO_ReadPin(I2C_SDA_GPIO_Port,I2C_SDA_Pin))
 80042d0:	2101      	movs	r1, #1
 80042d2:	4630      	mov	r0, r6
	 data<<=1;
 80042d4:	b2e4      	uxtb	r4, r4
	 if(HAL_GPIO_ReadPin(I2C_SDA_GPIO_Port,I2C_SDA_Pin))
 80042d6:	f7fd fbe9 	bl	8001aac <HAL_GPIO_ReadPin>
 80042da:	b108      	cbz	r0, 80042e0 <iic_Rev_Byte+0x44>
		 data|=0x01;
 80042dc:	f044 0401 	orr.w	r4, r4, #1
 80042e0:	3d01      	subs	r5, #1
 for(i=0;i<8;i++)
 80042e2:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
 80042e6:	d1e2      	bne.n	80042ae <iic_Rev_Byte+0x12>

	//delay_us(1);
 }
 iic_SCL_L;
 80042e8:	462a      	mov	r2, r5
 80042ea:	2102      	movs	r1, #2
 80042ec:	4802      	ldr	r0, [pc, #8]	; (80042f8 <iic_Rev_Byte+0x5c>)
 80042ee:	f7fd fbe3 	bl	8001ab8 <HAL_GPIO_WritePin>
return data;
}
 80042f2:	4620      	mov	r0, r4
 80042f4:	bd70      	pop	{r4, r5, r6, pc}
 80042f6:	bf00      	nop
 80042f8:	40010800 	.word	0x40010800

080042fc <iic_FRAM_BufferWrite>:
/* Exported functions --------------------------------------------------------*/
uint8_t iic_FRAM_BufferWrite(uint8_t* pBuffer, uint16_t WriteAddr, uint16_t NumByteToWrite)
{
 80042fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	Addr = WriteAddr / I2C_PageSize;

	count = WriteAddr % I2C_PageSize;

	Addr = Addr << 1;
 80042fe:	09cb      	lsrs	r3, r1, #7

	Addr = Addr & 0x0F;

	FRAM_ADDRESS = I2C1_SLAVE_ADDRESS7 | Addr;
 8004300:	4f15      	ldr	r7, [pc, #84]	; (8004358 <iic_FRAM_BufferWrite+0x5c>)
	Addr = Addr & 0x0F;
 8004302:	f003 030e 	and.w	r3, r3, #14
	FRAM_ADDRESS = I2C1_SLAVE_ADDRESS7 | Addr;
 8004306:	f063 035f 	orn	r3, r3, #95	; 0x5f
{
 800430a:	4604      	mov	r4, r0
 800430c:	460e      	mov	r6, r1
 800430e:	4615      	mov	r5, r2
	FRAM_ADDRESS = I2C1_SLAVE_ADDRESS7 | Addr;
 8004310:	703b      	strb	r3, [r7, #0]

	if (!iic_Start()) return FALSE;
 8004312:	f7ff ff35 	bl	8004180 <iic_Start>
 8004316:	b1b8      	cbz	r0, 8004348 <iic_FRAM_BufferWrite+0x4c>
	iic_Send_Byte(FRAM_ADDRESS);//+
 8004318:	7838      	ldrb	r0, [r7, #0]
 800431a:	f7ff ff91 	bl	8004240 <iic_Send_Byte>

	if (iic_Wait_ACK())
 800431e:	f7ff ff5d 	bl	80041dc <iic_Wait_ACK>
 8004322:	b118      	cbz	r0, 800432c <iic_FRAM_BufferWrite+0x30>
	{
	iic_Stop();
 8004324:	f7ff ff0c 	bl	8004140 <iic_Stop>
	return FALSE;
 8004328:	2000      	movs	r0, #0
 800432a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	iic_Send_Byte(count); //
 800432c:	b2f0      	uxtb	r0, r6
 800432e:	f7ff ff87 	bl	8004240 <iic_Send_Byte>
	iic_Wait_ACK();
 8004332:	f7ff ff53 	bl	80041dc <iic_Wait_ACK>
 8004336:	4425      	add	r5, r4

	while(NumByteToWrite--)
 8004338:	42ac      	cmp	r4, r5
 800433a:	d106      	bne.n	800434a <iic_FRAM_BufferWrite+0x4e>
	{
	iic_Send_Byte(* pBuffer);
	iic_Wait_ACK();
	pBuffer++;
	}
	iic_Stop();
 800433c:	f7ff ff00 	bl	8004140 <iic_Stop>
	//EEPROM(10ms)
	HAL_Delay(10);
 8004340:	200a      	movs	r0, #10
 8004342:	f7fc fef7 	bl	8001134 <HAL_Delay>
	return TRUE;
 8004346:	2001      	movs	r0, #1
}
 8004348:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	iic_Send_Byte(* pBuffer);
 800434a:	f814 0b01 	ldrb.w	r0, [r4], #1
 800434e:	f7ff ff77 	bl	8004240 <iic_Send_Byte>
	iic_Wait_ACK();
 8004352:	f7ff ff43 	bl	80041dc <iic_Wait_ACK>
 8004356:	e7ef      	b.n	8004338 <iic_FRAM_BufferWrite+0x3c>
 8004358:	2000032e 	.word	0x2000032e

0800435c <iic_FRAM_BufferRead>:

uint8_t iic_FRAM_BufferRead(uint8_t* pBuffer, uint16_t WriteAddr, uint16_t NumByteToRead)
{
 800435c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	Addr = WriteAddr / I2C_PageSize;

	count = WriteAddr % I2C_PageSize;

	Addr = Addr << 1;
 800435e:	09cb      	lsrs	r3, r1, #7

	Addr = Addr & 0x0F;

	FRAM_ADDRESS = I2C1_SLAVE_ADDRESS7 | Addr;
 8004360:	4d37      	ldr	r5, [pc, #220]	; (8004440 <iic_FRAM_BufferRead+0xe4>)
	Addr = Addr & 0x0F;
 8004362:	f003 030e 	and.w	r3, r3, #14
	FRAM_ADDRESS = I2C1_SLAVE_ADDRESS7 | Addr;
 8004366:	f063 035f 	orn	r3, r3, #95	; 0x5f
{
 800436a:	4606      	mov	r6, r0
 800436c:	460f      	mov	r7, r1
 800436e:	4614      	mov	r4, r2
	FRAM_ADDRESS = I2C1_SLAVE_ADDRESS7 | Addr;
 8004370:	702b      	strb	r3, [r5, #0]

	if (!iic_Start()) return FALSE;
 8004372:	f7ff ff05 	bl	8004180 <iic_Start>
 8004376:	b1e8      	cbz	r0, 80043b4 <iic_FRAM_BufferRead+0x58>

	iic_Send_Byte(FRAM_ADDRESS);//+
 8004378:	7828      	ldrb	r0, [r5, #0]
 800437a:	f7ff ff61 	bl	8004240 <iic_Send_Byte>

	if (iic_Wait_ACK())
 800437e:	f7ff ff2d 	bl	80041dc <iic_Wait_ACK>
 8004382:	b118      	cbz	r0, 800438c <iic_FRAM_BufferRead+0x30>
		{
		iic_Stop();
 8004384:	f7ff fedc 	bl	8004140 <iic_Stop>
		return FALSE;
 8004388:	2000      	movs	r0, #0
 800438a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		}

	iic_Send_Byte(count); //
 800438c:	b2f8      	uxtb	r0, r7
 800438e:	f7ff ff57 	bl	8004240 <iic_Send_Byte>
	iic_Wait_ACK();
 8004392:	f7ff ff23 	bl	80041dc <iic_Wait_ACK>
	iic_Start();
 8004396:	f7ff fef3 	bl	8004180 <iic_Start>
	iic_Send_Byte(FRAM_ADDRESS | 0x01);
 800439a:	7828      	ldrb	r0, [r5, #0]
	iic_SCL_L;
 800439c:	4d29      	ldr	r5, [pc, #164]	; (8004444 <iic_FRAM_BufferRead+0xe8>)
	iic_Send_Byte(FRAM_ADDRESS | 0x01);
 800439e:	f040 0001 	orr.w	r0, r0, #1
 80043a2:	f7ff ff4d 	bl	8004240 <iic_Send_Byte>
	iic_Wait_ACK();
 80043a6:	f7ff ff19 	bl	80041dc <iic_Wait_ACK>
 80043aa:	3e01      	subs	r6, #1
	while(NumByteToRead)
 80043ac:	b91c      	cbnz	r4, 80043b6 <iic_FRAM_BufferRead+0x5a>
	if(NumByteToRead == 1)iic_NACK();
	else iic_ACK();
	pBuffer++;
	NumByteToRead--;
	}
	iic_Stop();
 80043ae:	f7ff fec7 	bl	8004140 <iic_Stop>
	return TRUE;
 80043b2:	2001      	movs	r0, #1
}
 80043b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	*pBuffer = iic_Rev_Byte();
 80043b6:	f7ff ff71 	bl	800429c <iic_Rev_Byte>
	if(NumByteToRead == 1)iic_NACK();
 80043ba:	2c01      	cmp	r4, #1
	*pBuffer = iic_Rev_Byte();
 80043bc:	f806 0f01 	strb.w	r0, [r6, #1]!
	iic_SCL_L;
 80043c0:	f04f 0200 	mov.w	r2, #0
 80043c4:	f04f 0102 	mov.w	r1, #2
 80043c8:	4628      	mov	r0, r5
	if(NumByteToRead == 1)iic_NACK();
 80043ca:	d11c      	bne.n	8004406 <iic_FRAM_BufferRead+0xaa>
	iic_SCL_L;
 80043cc:	f7fd fb74 	bl	8001ab8 <HAL_GPIO_WritePin>
	iic_SDA_H;
 80043d0:	4622      	mov	r2, r4
 80043d2:	4621      	mov	r1, r4
 80043d4:	4628      	mov	r0, r5
 80043d6:	f7fd fb6f 	bl	8001ab8 <HAL_GPIO_WritePin>
	delay_us(2);
 80043da:	2002      	movs	r0, #2
 80043dc:	f7ff f984 	bl	80036e8 <delay_us>
	iic_SCL_H;
 80043e0:	4622      	mov	r2, r4
 80043e2:	2102      	movs	r1, #2
 80043e4:	4628      	mov	r0, r5
 80043e6:	f7fd fb67 	bl	8001ab8 <HAL_GPIO_WritePin>
	delay_us(5);
 80043ea:	2005      	movs	r0, #5
 80043ec:	f7ff f97c 	bl	80036e8 <delay_us>
	iic_SCL_L;
 80043f0:	4628      	mov	r0, r5
 80043f2:	2200      	movs	r2, #0
 80043f4:	2102      	movs	r1, #2
 80043f6:	f7fd fb5f 	bl	8001ab8 <HAL_GPIO_WritePin>
	delay_us(1);
 80043fa:	4620      	mov	r0, r4
	NumByteToRead--;
 80043fc:	3c01      	subs	r4, #1
	delay_us(2);
 80043fe:	f7ff f973 	bl	80036e8 <delay_us>
	NumByteToRead--;
 8004402:	b2a4      	uxth	r4, r4
 8004404:	e7d2      	b.n	80043ac <iic_FRAM_BufferRead+0x50>
	iic_SCL_L;
 8004406:	f7fd fb57 	bl	8001ab8 <HAL_GPIO_WritePin>
	delay_us(2);
 800440a:	2002      	movs	r0, #2
 800440c:	f7ff f96c 	bl	80036e8 <delay_us>
	iic_SDA_L;
 8004410:	2200      	movs	r2, #0
 8004412:	2101      	movs	r1, #1
 8004414:	4628      	mov	r0, r5
 8004416:	f7fd fb4f 	bl	8001ab8 <HAL_GPIO_WritePin>
	delay_us(2);
 800441a:	2002      	movs	r0, #2
 800441c:	f7ff f964 	bl	80036e8 <delay_us>
	iic_SCL_H;
 8004420:	2201      	movs	r2, #1
 8004422:	2102      	movs	r1, #2
 8004424:	4628      	mov	r0, r5
 8004426:	f7fd fb47 	bl	8001ab8 <HAL_GPIO_WritePin>
	delay_us(5);
 800442a:	2005      	movs	r0, #5
 800442c:	f7ff f95c 	bl	80036e8 <delay_us>
	iic_SCL_L;
 8004430:	4628      	mov	r0, r5
 8004432:	2200      	movs	r2, #0
 8004434:	2102      	movs	r1, #2
 8004436:	f7fd fb3f 	bl	8001ab8 <HAL_GPIO_WritePin>
	delay_us(2);
 800443a:	2002      	movs	r0, #2
 800443c:	e7de      	b.n	80043fc <iic_FRAM_BufferRead+0xa0>
 800443e:	bf00      	nop
 8004440:	2000032e 	.word	0x2000032e
 8004444:	40010800 	.word	0x40010800

08004448 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 8004448:	b508      	push	{r3, lr}

  hiwdg.Instance = IWDG;
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
  hiwdg.Init.Reload = 4095;
 800444a:	2206      	movs	r2, #6
 800444c:	f640 73ff 	movw	r3, #4095	; 0xfff
  hiwdg.Instance = IWDG;
 8004450:	4806      	ldr	r0, [pc, #24]	; (800446c <MX_IWDG_Init+0x24>)
  hiwdg.Init.Reload = 4095;
 8004452:	4907      	ldr	r1, [pc, #28]	; (8004470 <MX_IWDG_Init+0x28>)
 8004454:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8004458:	f7fd fb37 	bl	8001aca <HAL_IWDG_Init>
 800445c:	b128      	cbz	r0, 800446a <MX_IWDG_Init+0x22>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

}
 800445e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8004462:	213a      	movs	r1, #58	; 0x3a
 8004464:	4803      	ldr	r0, [pc, #12]	; (8004474 <MX_IWDG_Init+0x2c>)
 8004466:	f000 b8bd 	b.w	80045e4 <_Error_Handler>
 800446a:	bd08      	pop	{r3, pc}
 800446c:	2000059c 	.word	0x2000059c
 8004470:	40003000 	.word	0x40003000
 8004474:	08008585 	.word	0x08008585

08004478 <SystemClock_Config>:
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE
 8004478:	230d      	movs	r3, #13
{
 800447a:	b530      	push	{r4, r5, lr}
 800447c:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE
 800447e:	930a      	str	r3, [sp, #40]	; 0x28
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004480:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8004484:	2401      	movs	r4, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004486:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8004488:	2200      	movs	r2, #0
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800448a:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800448c:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800448e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004492:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8004494:	920c      	str	r2, [sp, #48]	; 0x30
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8004496:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004498:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800449a:	9410      	str	r4, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800449c:	9511      	str	r5, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800449e:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80044a0:	f7fd fb3a 	bl	8001b18 <HAL_RCC_OscConfig>
 80044a4:	b100      	cbz	r0, 80044a8 <SystemClock_Config+0x30>
 80044a6:	e7fe      	b.n	80044a6 <SystemClock_Config+0x2e>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80044a8:	230f      	movs	r3, #15
 80044aa:	9305      	str	r3, [sp, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80044ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80044b0:	9007      	str	r0, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80044b2:	9009      	str	r0, [sp, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80044b4:	4629      	mov	r1, r5
 80044b6:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80044b8:	9506      	str	r5, [sp, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80044ba:	9308      	str	r3, [sp, #32]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80044bc:	f7fd fcf4 	bl	8001ea8 <HAL_RCC_ClockConfig>
 80044c0:	b100      	cbz	r0, 80044c4 <SystemClock_Config+0x4c>
 80044c2:	e7fe      	b.n	80044c2 <SystemClock_Config+0x4a>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80044c4:	f44f 7380 	mov.w	r3, #256	; 0x100
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80044c8:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80044ca:	9401      	str	r4, [sp, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80044cc:	9302      	str	r3, [sp, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80044ce:	f7fd fdb5 	bl	800203c <HAL_RCCEx_PeriphCLKConfig>
 80044d2:	4604      	mov	r4, r0
 80044d4:	b100      	cbz	r0, 80044d8 <SystemClock_Config+0x60>
 80044d6:	e7fe      	b.n	80044d6 <SystemClock_Config+0x5e>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80044d8:	f7fd fd8a 	bl	8001ff0 <HAL_RCC_GetHCLKFreq>
 80044dc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80044e0:	fbb0 f0f3 	udiv	r0, r0, r3
 80044e4:	f7fc feba 	bl	800125c <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80044e8:	2004      	movs	r0, #4
 80044ea:	f7fc fecd 	bl	8001288 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80044ee:	4622      	mov	r2, r4
 80044f0:	4621      	mov	r1, r4
 80044f2:	f04f 30ff 	mov.w	r0, #4294967295
 80044f6:	f7fc fe51 	bl	800119c <HAL_NVIC_SetPriority>
}
 80044fa:	b015      	add	sp, #84	; 0x54
 80044fc:	bd30      	pop	{r4, r5, pc}
	...

08004500 <main>:
{
 8004500:	b508      	push	{r3, lr}
  HAL_Init();
 8004502:	f7fc fdf3 	bl	80010ec <HAL_Init>
  SystemClock_Config();
 8004506:	f7ff ffb7 	bl	8004478 <SystemClock_Config>
  MX_GPIO_Init();
 800450a:	f7ff fd87 	bl	800401c <MX_GPIO_Init>
  MX_DMA_Init();
 800450e:	f7ff fd15 	bl	8003f3c <MX_DMA_Init>
  MX_TIM3_Init();
 8004512:	f001 f9a5 	bl	8005860 <MX_TIM3_Init>
  MX_SPI1_Init();
 8004516:	f000 fa97 	bl	8004a48 <MX_SPI1_Init>
  MX_TIM4_Init();
 800451a:	f001 f9d9 	bl	80058d0 <MX_TIM4_Init>
	HAL_GPIO_WritePin(GPIOA, SWITCH3_ON_Pin|SWITCH3_OFF_Pin|SWITCH1_ON_Pin, GPIO_PIN_SET);
 800451e:	2201      	movs	r2, #1
 8004520:	f44f 4118 	mov.w	r1, #38912	; 0x9800
 8004524:	4827      	ldr	r0, [pc, #156]	; (80045c4 <main+0xc4>)
 8004526:	f7fd fac7 	bl	8001ab8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, SWITCH1_OFF_Pin|SWITCH2_ON_Pin|SWITCH2_OFF_Pin, GPIO_PIN_SET);
 800452a:	2201      	movs	r2, #1
 800452c:	f44f 7142 	mov.w	r1, #776	; 0x308
 8004530:	4825      	ldr	r0, [pc, #148]	; (80045c8 <main+0xc8>)
 8004532:	f7fd fac1 	bl	8001ab8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(E32_M1_GPIO_Port,E32_M1_Pin|E32_M0_Pin,GPIO_PIN_SET);
 8004536:	2201      	movs	r2, #1
 8004538:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800453c:	4822      	ldr	r0, [pc, #136]	; (80045c8 <main+0xc8>)
 800453e:	f7fd fabb 	bl	8001ab8 <HAL_GPIO_WritePin>
	DeviceInit();
 8004542:	f7ff fb77 	bl	8003c34 <DeviceInit>
	MX_TIM2_Init();
 8004546:	f001 f953 	bl	80057f0 <MX_TIM2_Init>
	HAL_TIM_Base_Start_IT(&htim2);
 800454a:	4820      	ldr	r0, [pc, #128]	; (80045cc <main+0xcc>)
 800454c:	f7fe f8e9 	bl	8002722 <HAL_TIM_Base_Start_IT>
	UserConfig_Init();
 8004550:	f002 f88c 	bl	800666c <UserConfig_Init>
	sprintf(user_usartTXBuffer,"device working");
 8004554:	491e      	ldr	r1, [pc, #120]	; (80045d0 <main+0xd0>)
 8004556:	481f      	ldr	r0, [pc, #124]	; (80045d4 <main+0xd4>)
 8004558:	f003 fa66 	bl	8007a28 <strcpy>
	HAL_UART_Transmit_DMA(&huart1,(uint8_t *)user_usartTXBuffer,strlen(user_usartTXBuffer));
 800455c:	481d      	ldr	r0, [pc, #116]	; (80045d4 <main+0xd4>)
 800455e:	f7fb fdf7 	bl	8000150 <strlen>
		if(RTU_Device.Dev_config_data.Switch_Adrr != DEFAULT_ADDR)
 8004562:	4c1d      	ldr	r4, [pc, #116]	; (80045d8 <main+0xd8>)
	HAL_UART_Transmit_DMA(&huart1,(uint8_t *)user_usartTXBuffer,strlen(user_usartTXBuffer));
 8004564:	b282      	uxth	r2, r0
 8004566:	491b      	ldr	r1, [pc, #108]	; (80045d4 <main+0xd4>)
 8004568:	481c      	ldr	r0, [pc, #112]	; (80045dc <main+0xdc>)
 800456a:	f7fe fc79 	bl	8002e60 <HAL_UART_Transmit_DMA>
	MX_IWDG_Init();
 800456e:	f7ff ff6b 	bl	8004448 <MX_IWDG_Init>
	RN8302SpiScanData();
 8004572:	f000 fc15 	bl	8004da0 <RN8302SpiScanData>
		eMBEnable();
 8004576:	f002 fc3f 	bl	8006df8 <eMBEnable>
		vMBPortSerialEnable(  TRUE,FALSE );
 800457a:	2100      	movs	r1, #0
 800457c:	2001      	movs	r0, #1
 800457e:	f002 f9b7 	bl	80068f0 <vMBPortSerialEnable>
 8004582:	4625      	mov	r5, r4
			HAL_IWDG_Refresh(&hiwdg);
 8004584:	4e16      	ldr	r6, [pc, #88]	; (80045e0 <main+0xe0>)
		if(RTU_Device.Dev_config_data.Switch_Adrr != DEFAULT_ADDR)
 8004586:	7863      	ldrb	r3, [r4, #1]
 8004588:	2bfa      	cmp	r3, #250	; 0xfa
 800458a:	d003      	beq.n	8004594 <main+0x94>
			RTU_Device.WPANState=WPAN_Startup() ;
 800458c:	f7fe ff58 	bl	8003440 <WPAN_Startup>
 8004590:	f884 0085 	strb.w	r0, [r4, #133]	; 0x85
		DataStreamPrecessing();
 8004594:	f7ff fbc0 	bl	8003d18 <DataStreamPrecessing>
		eMBPoll();
 8004598:	f002 fc38 	bl	8006e0c <eMBPoll>
		if(RTU_Device.MeterScanFlag==TRUE)
 800459c:	f895 31b5 	ldrb.w	r3, [r5, #437]	; 0x1b5
 80045a0:	2b01      	cmp	r3, #1
 80045a2:	d10b      	bne.n	80045bc <main+0xbc>
			HAL_IWDG_Refresh(&hiwdg);
 80045a4:	4630      	mov	r0, r6
 80045a6:	f7fd fab1 	bl	8001b0c <HAL_IWDG_Refresh>
			HAL_GPIO_TogglePin(LED_STATE_GPIO_Port ,LED_STATE_Pin);
 80045aa:	2104      	movs	r1, #4
 80045ac:	4806      	ldr	r0, [pc, #24]	; (80045c8 <main+0xc8>)
 80045ae:	f7fd fa88 	bl	8001ac2 <HAL_GPIO_TogglePin>
			RN8302SpiScanData();
 80045b2:	f000 fbf5 	bl	8004da0 <RN8302SpiScanData>
			RTU_Device.MeterScanFlag=FALSE;
 80045b6:	2300      	movs	r3, #0
 80045b8:	f885 31b5 	strb.w	r3, [r5, #437]	; 0x1b5
		UserHandle();
 80045bc:	f002 f8c0 	bl	8006740 <UserHandle>
		if(RTU_Device.Dev_config_data.Switch_Adrr != DEFAULT_ADDR)
 80045c0:	e7e1      	b.n	8004586 <main+0x86>
 80045c2:	bf00      	nop
 80045c4:	40010800 	.word	0x40010800
 80045c8:	40010c00 	.word	0x40010c00
 80045cc:	20000878 	.word	0x20000878
 80045d0:	08008593 	.word	0x08008593
 80045d4:	20000e00 	.word	0x20000e00
 80045d8:	200005a8 	.word	0x200005a8
 80045dc:	20000c84 	.word	0x20000c84
 80045e0:	2000059c 	.word	0x2000059c

080045e4 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 80045e4:	e7fe      	b.n	80045e4 <_Error_Handler>

080045e6 <SWITCH_Action>:
 * @details 
 * @param    none
 * @retval   none
 */
void SWITCH_Action(GPIO_TypeDef* SWITCH_OFF_GPIO_Port,GPIO_TypeDef* SWITCH_ON_GPIO_Port, uint16_t SWITCH_OFF_Pin, uint16_t SWITCH_ON_Pin, GPIO_PinState PinAction)
{
 80045e6:	b538      	push	{r3, r4, r5, lr}
 80045e8:	460c      	mov	r4, r1
 80045ea:	4611      	mov	r1, r2
 80045ec:	f89d 2010 	ldrb.w	r2, [sp, #16]
 80045f0:	461d      	mov	r5, r3
	{
		HAL_GPIO_WritePin(SWITCH_OFF_GPIO_Port, SWITCH_OFF_Pin, GPIO_PIN_SET);
		HAL_GPIO_WritePin(SWITCH_ON_GPIO_Port, SWITCH_ON_Pin, GPIO_PIN_RESET);
	}
#else 
	if (PinAction ==  GPIO_PIN_RESET)/**/
 80045f2:	b942      	cbnz	r2, 8004606 <SWITCH_Action+0x20>
	{
		HAL_GPIO_WritePin(SWITCH_OFF_GPIO_Port, SWITCH_OFF_Pin, GPIO_PIN_RESET);
 80045f4:	f7fd fa60 	bl	8001ab8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SWITCH_ON_GPIO_Port, SWITCH_ON_Pin, GPIO_PIN_SET);
 80045f8:	2201      	movs	r2, #1
	}
	else
	{
		HAL_GPIO_WritePin(SWITCH_OFF_GPIO_Port, SWITCH_OFF_Pin, GPIO_PIN_SET);
		HAL_GPIO_WritePin(SWITCH_ON_GPIO_Port, SWITCH_ON_Pin, GPIO_PIN_RESET);
 80045fa:	4629      	mov	r1, r5
 80045fc:	4620      	mov	r0, r4
	}
#endif
}
 80045fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		HAL_GPIO_WritePin(SWITCH_ON_GPIO_Port, SWITCH_ON_Pin, GPIO_PIN_RESET);
 8004602:	f7fd ba59 	b.w	8001ab8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SWITCH_OFF_GPIO_Port, SWITCH_OFF_Pin, GPIO_PIN_SET);
 8004606:	2201      	movs	r2, #1
 8004608:	f7fd fa56 	bl	8001ab8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SWITCH_ON_GPIO_Port, SWITCH_ON_Pin, GPIO_PIN_RESET);
 800460c:	2200      	movs	r2, #0
 800460e:	e7f4      	b.n	80045fa <SWITCH_Action+0x14>

08004610 <Config_Cmd_Deal>:
 * @detailsCHIPID
 * @param    none
 * @retval   none
 */
void Config_Cmd_Deal(USHORT usAddress)
{
 8004610:	b538      	push	{r3, r4, r5, lr}


	if (usAddress == REG_HOLDING_START + 1)
 8004612:	f242 7311 	movw	r3, #10001	; 0x2711
 8004616:	4298      	cmp	r0, r3
 8004618:	d11b      	bne.n	8004652 <Config_Cmd_Deal+0x42>
	{

		if (memcmp((UCHAR*)usRegInputBuf, (UCHAR*)usRegHoldingBuf, 12) == 0) //CHIPID
 800461a:	4d16      	ldr	r5, [pc, #88]	; (8004674 <Config_Cmd_Deal+0x64>)
 800461c:	220c      	movs	r2, #12
 800461e:	4629      	mov	r1, r5
 8004620:	4815      	ldr	r0, [pc, #84]	; (8004678 <Config_Cmd_Deal+0x68>)
 8004622:	f002 fdb1 	bl	8007188 <memcmp>
 8004626:	4604      	mov	r4, r0
 8004628:	bb10      	cbnz	r0, 8004670 <Config_Cmd_Deal+0x60>
		{

			ucMBAddress = (UCHAR)usRegHoldingBuf[chipID_Num];//
 800462a:	7b2b      	ldrb	r3, [r5, #12]
			RTU_Device.Dev_config_data.Switch_Adrr = ucMBAddress;
 800462c:	4813      	ldr	r0, [pc, #76]	; (800467c <Config_Cmd_Deal+0x6c>)
			ucMBAddress = (UCHAR)usRegHoldingBuf[chipID_Num];//
 800462e:	4a14      	ldr	r2, [pc, #80]	; (8004680 <Config_Cmd_Deal+0x70>)
			RTU_Device.Dev_config_data.Switch_Adrr = ucMBAddress;
 8004630:	7043      	strb	r3, [r0, #1]
			ucMBAddress = (UCHAR)usRegHoldingBuf[chipID_Num];//
 8004632:	7013      	strb	r3, [r2, #0]
			RTU_Device.Dev_config_data.Config_flag = RESET;
			RTU_Device.Dev_config_data.Router_Level = (UCHAR)usRegHoldingBuf[chipID_Num + 1];//
 8004634:	7bab      	ldrb	r3, [r5, #14]
			RTU_Device.Dev_config_data.Config_flag = RESET;
 8004636:	7004      	strb	r4, [r0, #0]
			RTU_Device.Dev_config_data.Router_Level = (UCHAR)usRegHoldingBuf[chipID_Num + 1];//
 8004638:	8083      	strh	r3, [r0, #4]
			save_config(&(RTU_Device.Dev_config_data));/*FLASH*/
 800463a:	f7ff fcbf 	bl	8003fbc <save_config>

			HAL_TIM_Base_Start_IT(&htim3);//LED
 800463e:	4811      	ldr	r0, [pc, #68]	; (8004684 <Config_Cmd_Deal+0x74>)
 8004640:	f7fe f86f 	bl	8002722 <HAL_TIM_Base_Start_IT>
			LED_POWER_OFF();
 8004644:	4622      	mov	r2, r4
		save_config(&RTU_Device.Dev_config_data);


	}

}
 8004646:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			LED_POWER_OFF();
 800464a:	2104      	movs	r1, #4
 800464c:	480e      	ldr	r0, [pc, #56]	; (8004688 <Config_Cmd_Deal+0x78>)
 800464e:	f7fd ba33 	b.w	8001ab8 <HAL_GPIO_WritePin>
	else if (usAddress == (REG_HOLDING_START + E32_config_NUM + 1))/**/
 8004652:	f242 731b 	movw	r3, #10011	; 0x271b
 8004656:	4298      	cmp	r0, r3
 8004658:	d10a      	bne.n	8004670 <Config_Cmd_Deal+0x60>
		memcpy(&RTU_Device.Dev_config_data.E32_config, &usRegHoldingBuf[E32_config_NUM], 6);/**/
 800465a:	4b0c      	ldr	r3, [pc, #48]	; (800468c <Config_Cmd_Deal+0x7c>)
 800465c:	4807      	ldr	r0, [pc, #28]	; (800467c <Config_Cmd_Deal+0x6c>)
 800465e:	681a      	ldr	r2, [r3, #0]
 8004660:	889b      	ldrh	r3, [r3, #4]
 8004662:	f8c0 2006 	str.w	r2, [r0, #6]
 8004666:	8143      	strh	r3, [r0, #10]
}
 8004668:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		save_config(&RTU_Device.Dev_config_data);
 800466c:	f7ff bca6 	b.w	8003fbc <save_config>
 8004670:	bd38      	pop	{r3, r4, r5, pc}
 8004672:	bf00      	nop
 8004674:	20000778 	.word	0x20000778
 8004678:	20000764 	.word	0x20000764
 800467c:	200005a8 	.word	0x200005a8
 8004680:	20000559 	.word	0x20000559
 8004684:	20000838 	.word	0x20000838
 8004688:	40010c00 	.word	0x40010c00
 800468c:	2000078c 	.word	0x2000078c

08004690 <modbusTransimt>:
void modbusTransimt(uint8_t* txbuffer,uint8_t size)
{
 8004690:	b570      	push	{r4, r5, r6, lr}
	if(RTU_Device.Rx_Buffer.channel==(uint32_t)USART3)
 8004692:	4c1b      	ldr	r4, [pc, #108]	; (8004700 <modbusTransimt+0x70>)
 8004694:	4a1b      	ldr	r2, [pc, #108]	; (8004704 <modbusTransimt+0x74>)
 8004696:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
{
 800469a:	4605      	mov	r5, r0
	if(RTU_Device.Rx_Buffer.channel==(uint32_t)USART3)
 800469c:	4293      	cmp	r3, r2
{
 800469e:	460e      	mov	r6, r1
	if(RTU_Device.Rx_Buffer.channel==(uint32_t)USART3)
 80046a0:	d115      	bne.n	80046ce <modbusTransimt+0x3e>
	{
		if(RTU_Device.BusUsartState == UART_TX_Busy)
 80046a2:	f894 31b4 	ldrb.w	r3, [r4, #436]	; 0x1b4
 80046a6:	2b01      	cmp	r3, #1
 80046a8:	d107      	bne.n	80046ba <modbusTransimt+0x2a>
		{
			HAL_Delay(__HAL_DMA_GET_COUNTER(RTU_Device.BusUsartHandle->hdmatx)+1);
 80046aa:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
 80046ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	6858      	ldr	r0, [r3, #4]
 80046b4:	3001      	adds	r0, #1
 80046b6:	f7fc fd3d 	bl	8001134 <HAL_Delay>
		}
		HAL_UART_Transmit_DMA(RTU_Device.BusUsartHandle, txbuffer, size) ;
 80046ba:	4632      	mov	r2, r6
 80046bc:	4629      	mov	r1, r5
 80046be:	f8d4 01b0 	ldr.w	r0, [r4, #432]	; 0x1b0
 80046c2:	f7fe fbcd 	bl	8002e60 <HAL_UART_Transmit_DMA>
		RTU_Device.BusUsartState = UART_TX_Busy;
 80046c6:	2301      	movs	r3, #1
 80046c8:	f884 31b4 	strb.w	r3, [r4, #436]	; 0x1b4
 80046cc:	bd70      	pop	{r4, r5, r6, pc}

	}
	else if(RTU_Device.Rx_Buffer.channel==(uint32_t)USART2)
 80046ce:	4a0e      	ldr	r2, [pc, #56]	; (8004708 <modbusTransimt+0x78>)
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d114      	bne.n	80046fe <modbusTransimt+0x6e>
	{
		if(RTU_Device.WirelessUsartState == UART_TX_Busy)
 80046d4:	f894 31ac 	ldrb.w	r3, [r4, #428]	; 0x1ac
 80046d8:	2b01      	cmp	r3, #1
 80046da:	d107      	bne.n	80046ec <modbusTransimt+0x5c>
		{
			HAL_Delay(__HAL_DMA_GET_COUNTER(RTU_Device.WirelessUsartHandle->hdmatx)+1);
 80046dc:	f8d4 31a8 	ldr.w	r3, [r4, #424]	; 0x1a8
 80046e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	6858      	ldr	r0, [r3, #4]
 80046e6:	3001      	adds	r0, #1
 80046e8:	f7fc fd24 	bl	8001134 <HAL_Delay>
		}
		HAL_UART_Transmit_DMA(RTU_Device.WirelessUsartHandle, txbuffer, size );
 80046ec:	4632      	mov	r2, r6
 80046ee:	4629      	mov	r1, r5
 80046f0:	f8d4 01a8 	ldr.w	r0, [r4, #424]	; 0x1a8
 80046f4:	f7fe fbb4 	bl	8002e60 <HAL_UART_Transmit_DMA>
		RTU_Device.WirelessUsartState = UART_TX_Busy;
 80046f8:	2301      	movs	r3, #1
 80046fa:	f884 31ac 	strb.w	r3, [r4, #428]	; 0x1ac
 80046fe:	bd70      	pop	{r4, r5, r6, pc}
 8004700:	200005a8 	.word	0x200005a8
 8004704:	40004800 	.word	0x40004800
 8004708:	40004400 	.word	0x40004400

0800470c <meterDataDeal>:

}


void meterDataDeal(void)
{
 800470c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004710:	2700      	movs	r7, #0

		case POWERFACTOR_TYPE :
			usRegHoldingMeterBuf[j++]=( USHORT)(io[0][i]*100);
			break;
		case ENERGY_TYPE :
			usRegHoldingMeterBuf[j++]=( USHORT)(((uint32_t)io[0][i])/65535);
 8004712:	f64f 79ff 	movw	r9, #65535	; 0xffff
	uint8_t i,j=0;
 8004716:	463c      	mov	r4, r7
 8004718:	4d26      	ldr	r5, [pc, #152]	; (80047b4 <meterDataDeal+0xa8>)
		switch (ListFuncType[i])
 800471a:	f8df a0a4 	ldr.w	sl, [pc, #164]	; 80047c0 <meterDataDeal+0xb4>
			usRegHoldingMeterBuf[j++]=( USHORT)(((uint32_t)io[0][i])%65535);
			break;
		case FREQUENCY  :
			usRegHoldingMeterBuf[j++]=( USHORT)(io[0][i]*100);
 800471e:	4e26      	ldr	r6, [pc, #152]	; (80047b8 <meterDataDeal+0xac>)
 8004720:	f8df 8098 	ldr.w	r8, [pc, #152]	; 80047bc <meterDataDeal+0xb0>
		switch (ListFuncType[i])
 8004724:	f817 300a 	ldrb.w	r3, [r7, sl]
 8004728:	3b01      	subs	r3, #1
 800472a:	2b05      	cmp	r3, #5
 800472c:	d818      	bhi.n	8004760 <meterDataDeal+0x54>
 800472e:	e8df f003 	tbb	[pc, r3]
 8004732:	3333      	.short	0x3333
 8004734:	332b3303 	.word	0x332b3303
			usRegHoldingMeterBuf[j++]=( USHORT)(io[0][i]*100)/65535;
 8004738:	4641      	mov	r1, r8
 800473a:	6828      	ldr	r0, [r5, #0]
 800473c:	f7fc facc 	bl	8000cd8 <__aeabi_fmul>
 8004740:	f7fc fc90 	bl	8001064 <__aeabi_f2uiz>
 8004744:	f104 0b01 	add.w	fp, r4, #1
 8004748:	fa5f fb8b 	uxtb.w	fp, fp
 800474c:	b280      	uxth	r0, r0
			usRegHoldingMeterBuf[j++]=( USHORT)(((uint32_t)io[0][i])/65535);
 800474e:	fbb0 f3f9 	udiv	r3, r0, r9
 8004752:	f826 3014 	strh.w	r3, [r6, r4, lsl #1]
			usRegHoldingMeterBuf[j++]=( USHORT)(((uint32_t)io[0][i])%65535);
 8004756:	4418      	add	r0, r3
 8004758:	3402      	adds	r4, #2
 800475a:	b2e4      	uxtb	r4, r4
 800475c:	f826 001b 	strh.w	r0, [r6, fp, lsl #1]
 8004760:	3701      	adds	r7, #1
	for(i=0;i<26;i++)
 8004762:	2f1a      	cmp	r7, #26
 8004764:	f105 0504 	add.w	r5, r5, #4
 8004768:	d1dc      	bne.n	8004724 <meterDataDeal+0x18>
			break;
		}
	}
	tmp=DS18B20_GetTemp_SkipRom();
 800476a:	f7ff f89d 	bl	80038a8 <DS18B20_GetTemp_SkipRom>
	usRegHoldingMeterBuf[ REG_INPUT_METER_NREGS-1]=( USHORT)( (tmp+100)*100);
 800476e:	4913      	ldr	r1, [pc, #76]	; (80047bc <meterDataDeal+0xb0>)
 8004770:	f7fc f9aa 	bl	8000ac8 <__addsf3>
 8004774:	4911      	ldr	r1, [pc, #68]	; (80047bc <meterDataDeal+0xb0>)
 8004776:	f7fc faaf 	bl	8000cd8 <__aeabi_fmul>
 800477a:	f7fc fc73 	bl	8001064 <__aeabi_f2uiz>
 800477e:	4b0e      	ldr	r3, [pc, #56]	; (80047b8 <meterDataDeal+0xac>)
 8004780:	f8a3 0054 	strh.w	r0, [r3, #84]	; 0x54
 8004784:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			usRegHoldingMeterBuf[j++]=( USHORT)(((uint32_t)io[0][i])/65535);
 8004788:	f104 0b01 	add.w	fp, r4, #1
 800478c:	6828      	ldr	r0, [r5, #0]
 800478e:	fa5f fb8b 	uxtb.w	fp, fp
 8004792:	f7fc fc67 	bl	8001064 <__aeabi_f2uiz>
 8004796:	e7da      	b.n	800474e <meterDataDeal+0x42>
			usRegHoldingMeterBuf[j++]=( USHORT)(io[0][i]*100);
 8004798:	4641      	mov	r1, r8
 800479a:	6828      	ldr	r0, [r5, #0]
 800479c:	f7fc fa9c 	bl	8000cd8 <__aeabi_fmul>
 80047a0:	f7fc fc60 	bl	8001064 <__aeabi_f2uiz>
 80047a4:	f104 0b01 	add.w	fp, r4, #1
 80047a8:	fa5f fb8b 	uxtb.w	fp, fp
 80047ac:	f826 0014 	strh.w	r0, [r6, r4, lsl #1]
 80047b0:	465c      	mov	r4, fp
			break;
 80047b2:	e7d5      	b.n	8004760 <meterDataDeal+0x54>
 80047b4:	20000388 	.word	0x20000388
 80047b8:	20000332 	.word	0x20000332
 80047bc:	42c80000 	.word	0x42c80000
 80047c0:	080085a2 	.word	0x080085a2

080047c4 <eMBRegInputCB>:
{
	eMBErrorCode    eStatus = MB_ENOERR;
	int             iRegIndex=0;
	//static  uint8_t Router_Level_flag=0;

	if( ( usAddress >= REG_INPUT_START )
 80047c4:	f242 730f 	movw	r3, #9999	; 0x270f
 80047c8:	4299      	cmp	r1, r3
{
 80047ca:	b510      	push	{r4, lr}
	if( ( usAddress >= REG_INPUT_START )
 80047cc:	d935      	bls.n	800483a <eMBRegInputCB+0x76>
			&& ( usAddress + usNRegs <= REG_INPUT_START + REG_INPUT_NREGS+1 ) )
 80047ce:	f242 741b 	movw	r4, #10011	; 0x271b
 80047d2:	1853      	adds	r3, r2, r1
 80047d4:	42a3      	cmp	r3, r4
 80047d6:	dc14      	bgt.n	8004802 <eMBRegInputCB+0x3e>
	{

		iRegIndex = ( int )( usAddress - usRegInputStart-1 );
 80047d8:	4b19      	ldr	r3, [pc, #100]	; (8004840 <eMBRegInputCB+0x7c>)
 80047da:	881b      	ldrh	r3, [r3, #0]
 80047dc:	1ac9      	subs	r1, r1, r3
 80047de:	4b19      	ldr	r3, [pc, #100]	; (8004844 <eMBRegInputCB+0x80>)
 80047e0:	eb03 0141 	add.w	r1, r3, r1, lsl #1
 80047e4:	3002      	adds	r0, #2


		while( usNRegs > 0 )
 80047e6:	b90a      	cbnz	r2, 80047ec <eMBRegInputCB+0x28>
	eMBErrorCode    eStatus = MB_ENOERR;
 80047e8:	2000      	movs	r0, #0
 80047ea:	bd10      	pop	{r4, pc}
		{
			*pucRegBuffer++ =
					( unsigned char )( usRegInputBuf[iRegIndex] >> 8 );
 80047ec:	884b      	ldrh	r3, [r1, #2]
			*pucRegBuffer++ =
					( unsigned char )( usRegInputBuf[iRegIndex] & 0xFF );
			iRegIndex++;
			usNRegs--;
 80047ee:	3a01      	subs	r2, #1
					( unsigned char )( usRegInputBuf[iRegIndex] >> 8 );
 80047f0:	0a1b      	lsrs	r3, r3, #8
 80047f2:	f800 3c02 	strb.w	r3, [r0, #-2]
					( unsigned char )( usRegInputBuf[iRegIndex] & 0xFF );
 80047f6:	f831 3f02 	ldrh.w	r3, [r1, #2]!
			usNRegs--;
 80047fa:	b292      	uxth	r2, r2
					( unsigned char )( usRegInputBuf[iRegIndex] & 0xFF );
 80047fc:	f800 3c01 	strb.w	r3, [r0, #-1]
 8004800:	e7f0      	b.n	80047e4 <eMBRegInputCB+0x20>
		}


	}
	else if ((usAddress >= REG_INPUT_METER_START) &&
 8004802:	f642 24f7 	movw	r4, #10999	; 0x2af7
 8004806:	42a1      	cmp	r1, r4
 8004808:	d917      	bls.n	800483a <eMBRegInputCB+0x76>
 800480a:	f642 3424 	movw	r4, #11044	; 0x2b24
 800480e:	42a3      	cmp	r3, r4
 8004810:	dc13      	bgt.n	800483a <eMBRegInputCB+0x76>
 8004812:	4b0d      	ldr	r3, [pc, #52]	; (8004848 <eMBRegInputCB+0x84>)
 8004814:	eb03 0141 	add.w	r1, r3, r1, lsl #1
 8004818:	f5a1 41ab 	sub.w	r1, r1, #21888	; 0x5580
 800481c:	3974      	subs	r1, #116	; 0x74
 800481e:	3002      	adds	r0, #2


		/*end*/
		iRegIndex = (int)(usAddress - usRegHoldingMeterStart - 1);

		while (usNRegs > 0)
 8004820:	2a00      	cmp	r2, #0
 8004822:	d0e1      	beq.n	80047e8 <eMBRegInputCB+0x24>
		{
			*pucRegBuffer++ = (unsigned char)(usRegHoldingMeterBuf[iRegIndex] >> 8);
 8004824:	884b      	ldrh	r3, [r1, #2]
			*pucRegBuffer++ = (unsigned char)(usRegHoldingMeterBuf[iRegIndex] & 0xFF);
			iRegIndex++;
			usNRegs--;
 8004826:	3a01      	subs	r2, #1
			*pucRegBuffer++ = (unsigned char)(usRegHoldingMeterBuf[iRegIndex] >> 8);
 8004828:	0a1b      	lsrs	r3, r3, #8
 800482a:	f800 3c02 	strb.w	r3, [r0, #-2]
			*pucRegBuffer++ = (unsigned char)(usRegHoldingMeterBuf[iRegIndex] & 0xFF);
 800482e:	f831 3f02 	ldrh.w	r3, [r1, #2]!
			usNRegs--;
 8004832:	b292      	uxth	r2, r2
			*pucRegBuffer++ = (unsigned char)(usRegHoldingMeterBuf[iRegIndex] & 0xFF);
 8004834:	f800 3c01 	strb.w	r3, [r0, #-1]
 8004838:	e7f1      	b.n	800481e <eMBRegInputCB+0x5a>
		}
	}
	else
	{
		eStatus = MB_ENOREG;
 800483a:	2001      	movs	r0, #1
	}

	return eStatus;
}
 800483c:	bd10      	pop	{r4, pc}
 800483e:	bf00      	nop
 8004840:	20000010 	.word	0x20000010
 8004844:	20000760 	.word	0x20000760
 8004848:	20000332 	.word	0x20000332

0800484c <eMBRegHoldingCB>:
 * @retval   none
 */
eMBErrorCode
eMBRegHoldingCB( UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNRegs,
		eMBRegisterMode eMode )
{
 800484c:	b538      	push	{r3, r4, r5, lr}
 800484e:	4614      	mov	r4, r2
	eMBErrorCode    eStatus = MB_ENOERR;
	int             iRegIndex = 0;

	if ((usAddress >= REG_HOLDING_START) &&
 8004850:	f242 720f 	movw	r2, #9999	; 0x270f
 8004854:	4291      	cmp	r1, r2
 8004856:	d932      	bls.n	80048be <eMBRegHoldingCB+0x72>
 8004858:	f242 7225 	movw	r2, #10021	; 0x2725
			(usAddress + usNRegs <= REG_HOLDING_START + REG_HOLDING_NREGS+1))
 800485c:	1865      	adds	r5, r4, r1
	if ((usAddress >= REG_HOLDING_START) &&
 800485e:	4295      	cmp	r5, r2
 8004860:	dc2d      	bgt.n	80048be <eMBRegHoldingCB+0x72>
	{
		/*end*/
		iRegIndex = (int)(usAddress - usRegHoldingStart - 1);
 8004862:	4a18      	ldr	r2, [pc, #96]	; (80048c4 <eMBRegHoldingCB+0x78>)
 8004864:	8815      	ldrh	r5, [r2, #0]
 8004866:	1b4a      	subs	r2, r1, r5
		switch (eMode)
 8004868:	b15b      	cbz	r3, 8004882 <eMBRegHoldingCB+0x36>
 800486a:	2b01      	cmp	r3, #1
 800486c:	d10e      	bne.n	800488c <eMBRegHoldingCB+0x40>
 800486e:	4603      	mov	r3, r0
 8004870:	4d15      	ldr	r5, [pc, #84]	; (80048c8 <eMBRegHoldingCB+0x7c>)
 8004872:	eb05 0542 	add.w	r5, r5, r2, lsl #1
 8004876:	3302      	adds	r3, #2
			break;

			/* Update current register values with new values from the
			 * protocol stack. */
		case MB_REG_WRITE:
			while (usNRegs > 0)
 8004878:	b9ac      	cbnz	r4, 80048a6 <eMBRegHoldingCB+0x5a>
				usRegHoldingBuf[iRegIndex] = *pucRegBuffer++ << 8;
				usRegHoldingBuf[iRegIndex] |= *pucRegBuffer++;
				iRegIndex++;
				usNRegs--;
			}
			Config_Cmd_Deal(usAddress);/**/
 800487a:	4608      	mov	r0, r1
 800487c:	f7ff fec8 	bl	8004610 <Config_Cmd_Deal>
 8004880:	e004      	b.n	800488c <eMBRegHoldingCB+0x40>
 8004882:	4d11      	ldr	r5, [pc, #68]	; (80048c8 <eMBRegHoldingCB+0x7c>)
 8004884:	eb05 0542 	add.w	r5, r5, r2, lsl #1
 8004888:	3002      	adds	r0, #2
			while (usNRegs > 0)
 800488a:	b90c      	cbnz	r4, 8004890 <eMBRegHoldingCB+0x44>
	eMBErrorCode    eStatus = MB_ENOERR;
 800488c:	2000      	movs	r0, #0
	else
	{
		eStatus = MB_ENOREG;
	}
	return eStatus;
}
 800488e:	bd38      	pop	{r3, r4, r5, pc}
				*pucRegBuffer++ = (unsigned char)(usRegHoldingBuf[iRegIndex] >> 8);
 8004890:	886b      	ldrh	r3, [r5, #2]
				usNRegs--;
 8004892:	3c01      	subs	r4, #1
				*pucRegBuffer++ = (unsigned char)(usRegHoldingBuf[iRegIndex] >> 8);
 8004894:	0a1b      	lsrs	r3, r3, #8
 8004896:	f800 3c02 	strb.w	r3, [r0, #-2]
				*pucRegBuffer++ = (unsigned char)(usRegHoldingBuf[iRegIndex] & 0xFF);
 800489a:	f835 3f02 	ldrh.w	r3, [r5, #2]!
				usNRegs--;
 800489e:	b2a4      	uxth	r4, r4
				*pucRegBuffer++ = (unsigned char)(usRegHoldingBuf[iRegIndex] & 0xFF);
 80048a0:	f800 3c01 	strb.w	r3, [r0, #-1]
 80048a4:	e7f0      	b.n	8004888 <eMBRegHoldingCB+0x3c>
				usRegHoldingBuf[iRegIndex] = *pucRegBuffer++ << 8;
 80048a6:	f813 2c02 	ldrb.w	r2, [r3, #-2]
				usNRegs--;
 80048aa:	3c01      	subs	r4, #1
				usRegHoldingBuf[iRegIndex] = *pucRegBuffer++ << 8;
 80048ac:	0212      	lsls	r2, r2, #8
 80048ae:	806a      	strh	r2, [r5, #2]
				usRegHoldingBuf[iRegIndex] |= *pucRegBuffer++;
 80048b0:	f813 0c01 	ldrb.w	r0, [r3, #-1]
				usNRegs--;
 80048b4:	b2a4      	uxth	r4, r4
				usRegHoldingBuf[iRegIndex] |= *pucRegBuffer++;
 80048b6:	4302      	orrs	r2, r0
 80048b8:	f825 2f02 	strh.w	r2, [r5, #2]!
 80048bc:	e7db      	b.n	8004876 <eMBRegHoldingCB+0x2a>
		eStatus = MB_ENOREG;
 80048be:	2001      	movs	r0, #1
 80048c0:	bd38      	pop	{r3, r4, r5, pc}
 80048c2:	bf00      	nop
 80048c4:	2000000e 	.word	0x2000000e
 80048c8:	20000774 	.word	0x20000774

080048cc <eMBRegCoilsCB>:
 */

eMBErrorCode
eMBRegCoilsCB( UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNCoils,
		eMBRegisterMode eMode )
{
 80048cc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80048d0:	4606      	mov	r6, r0
	eMBErrorCode    eStatus = MB_ENOERR;
	int             iNCoils = ( int )usNCoils;
	unsigned short  usBitOffset;

	/* Check if we have registers mapped at this block. */
	if( ( usAddress >= REG_COILS_START ) &&
 80048d2:	f242 700f 	movw	r0, #9999	; 0x270f
 80048d6:	4281      	cmp	r1, r0
 80048d8:	d974      	bls.n	80049c4 <eMBRegCoilsCB+0xf8>
			( usAddress + usNCoils <= REG_COILS_START + REG_COILS_SIZE+1 ) )
 80048da:	1888      	adds	r0, r1, r2
	int             iNCoils = ( int )usNCoils;
 80048dc:	4615      	mov	r5, r2
	if( ( usAddress >= REG_COILS_START ) &&
 80048de:	f242 7221 	movw	r2, #10017	; 0x2721
 80048e2:	4290      	cmp	r0, r2
 80048e4:	dc6e      	bgt.n	80049c4 <eMBRegCoilsCB+0xf8>
	{
		usBitOffset = ( unsigned short )( usAddress - REG_COILS_START-1 );//1
 80048e6:	f5a1 511c 	sub.w	r1, r1, #9984	; 0x2700
 80048ea:	3911      	subs	r1, #17
 80048ec:	b28c      	uxth	r4, r1
		switch ( eMode )
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d035      	beq.n	800495e <eMBRegCoilsCB+0x92>
 80048f2:	2b01      	cmp	r3, #1
 80048f4:	d13e      	bne.n	8004974 <eMBRegCoilsCB+0xa8>

			/* Update current register values. */
		case MB_REG_WRITE:
			while( iNCoils > 0 )
			{
				xMBUtilSetBits( ucRegCoilsBuf, usBitOffset,
 80048f6:	4f35      	ldr	r7, [pc, #212]	; (80049cc <eMBRegCoilsCB+0x100>)
 80048f8:	3e01      	subs	r6, #1
			while( iNCoils > 0 )
 80048fa:	2d00      	cmp	r5, #0
 80048fc:	dc53      	bgt.n	80049a6 <eMBRegCoilsCB+0xda>
		SWITCH_Action(SWITCH3_OFF_GPIO_Port,SWITCH3_ON_GPIO_Port, SWITCH3_OFF_Pin, SWITCH3_ON_Pin, (GPIO_PinState)(ucRegCoilsBuf[0] & SWITCH3_BIT));
 80048fe:	4c33      	ldr	r4, [pc, #204]	; (80049cc <eMBRegCoilsCB+0x100>)
 8004900:	4933      	ldr	r1, [pc, #204]	; (80049d0 <eMBRegCoilsCB+0x104>)
 8004902:	7823      	ldrb	r3, [r4, #0]
 8004904:	4608      	mov	r0, r1
 8004906:	f003 0304 	and.w	r3, r3, #4
 800490a:	9300      	str	r3, [sp, #0]
 800490c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004910:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004914:	f7ff fe67 	bl	80045e6 <SWITCH_Action>
		SWITCH_Action(SWITCH1_OFF_GPIO_Port,SWITCH1_ON_GPIO_Port, SWITCH1_OFF_Pin, SWITCH1_ON_Pin, (GPIO_PinState)(ucRegCoilsBuf[0] & SWITCH1_BIT));
 8004918:	7823      	ldrb	r3, [r4, #0]
 800491a:	2208      	movs	r2, #8
 800491c:	f003 0301 	and.w	r3, r3, #1
 8004920:	9300      	str	r3, [sp, #0]
 8004922:	492b      	ldr	r1, [pc, #172]	; (80049d0 <eMBRegCoilsCB+0x104>)
 8004924:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004928:	482a      	ldr	r0, [pc, #168]	; (80049d4 <eMBRegCoilsCB+0x108>)
 800492a:	f7ff fe5c 	bl	80045e6 <SWITCH_Action>
		SWITCH_Action(SWITCH2_OFF_GPIO_Port,SWITCH2_ON_GPIO_Port, SWITCH2_OFF_Pin, SWITCH2_ON_Pin, (GPIO_PinState)(ucRegCoilsBuf[0] & SWITCH2_BIT));
 800492e:	7823      	ldrb	r3, [r4, #0]
		__HAL_TIM_SET_COUNTER(&htim3, 0);
 8004930:	2400      	movs	r4, #0
		SWITCH_Action(SWITCH2_OFF_GPIO_Port,SWITCH2_ON_GPIO_Port, SWITCH2_OFF_Pin, SWITCH2_ON_Pin, (GPIO_PinState)(ucRegCoilsBuf[0] & SWITCH2_BIT));
 8004932:	4928      	ldr	r1, [pc, #160]	; (80049d4 <eMBRegCoilsCB+0x108>)
 8004934:	f003 0302 	and.w	r3, r3, #2
 8004938:	4608      	mov	r0, r1
 800493a:	9300      	str	r3, [sp, #0]
 800493c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004940:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004944:	f7ff fe4f 	bl	80045e6 <SWITCH_Action>
		__HAL_TIM_SET_COUNTER(&htim3, 0);
 8004948:	4823      	ldr	r0, [pc, #140]	; (80049d8 <eMBRegCoilsCB+0x10c>)
 800494a:	6803      	ldr	r3, [r0, #0]
 800494c:	625c      	str	r4, [r3, #36]	; 0x24
		HAL_TIM_Base_Start_IT(&htim3);//
 800494e:	f7fd fee8 	bl	8002722 <HAL_TIM_Base_Start_IT>
		LED_POWER_OFF();
 8004952:	4622      	mov	r2, r4
 8004954:	2104      	movs	r1, #4
 8004956:	481f      	ldr	r0, [pc, #124]	; (80049d4 <eMBRegCoilsCB+0x108>)
 8004958:	f7fd f8ae 	bl	8001ab8 <HAL_GPIO_WritePin>
 800495c:	e00a      	b.n	8004974 <eMBRegCoilsCB+0xa8>
			ucRegCoilsBuf[0]=pvScanInternalDiscrete();
 800495e:	f7ff f92b 	bl	8003bb8 <pvScanInternalDiscrete>
 8004962:	4f1a      	ldr	r7, [pc, #104]	; (80049cc <eMBRegCoilsCB+0x100>)
				LED_POWER_OFF();												
 8004964:	f8df 806c 	ldr.w	r8, [pc, #108]	; 80049d4 <eMBRegCoilsCB+0x108>
				HAL_TIM_Base_Start_IT(&htim3);//LED												
 8004968:	f8df 906c 	ldr.w	r9, [pc, #108]	; 80049d8 <eMBRegCoilsCB+0x10c>
			ucRegCoilsBuf[0]=pvScanInternalDiscrete();
 800496c:	7038      	strb	r0, [r7, #0]
 800496e:	3e01      	subs	r6, #1
			while( iNCoils > 0 )
 8004970:	2d00      	cmp	r5, #0
 8004972:	dc01      	bgt.n	8004978 <eMBRegCoilsCB+0xac>
	eMBErrorCode    eStatus = MB_ENOERR;
 8004974:	2000      	movs	r0, #0
 8004976:	e026      	b.n	80049c6 <eMBRegCoilsCB+0xfa>
						xMBUtilGetBits( ucRegCoilsBuf, usBitOffset,
 8004978:	2d08      	cmp	r5, #8
 800497a:	462a      	mov	r2, r5
 800497c:	bfa8      	it	ge
 800497e:	2208      	movge	r2, #8
 8004980:	4621      	mov	r1, r4
 8004982:	b2d2      	uxtb	r2, r2
 8004984:	4638      	mov	r0, r7
 8004986:	f002 f9d7 	bl	8006d38 <xMBUtilGetBits>
				LED_POWER_OFF();												
 800498a:	2200      	movs	r2, #0
				*pucRegBuffer++ =
 800498c:	f806 0f01 	strb.w	r0, [r6, #1]!
				LED_POWER_OFF();												
 8004990:	2104      	movs	r1, #4
 8004992:	4640      	mov	r0, r8
 8004994:	f7fd f890 	bl	8001ab8 <HAL_GPIO_WritePin>
				usBitOffset += 8;
 8004998:	3408      	adds	r4, #8
				HAL_TIM_Base_Start_IT(&htim3);//LED												
 800499a:	4648      	mov	r0, r9
				iNCoils -= 8;
 800499c:	3d08      	subs	r5, #8
				usBitOffset += 8;
 800499e:	b2a4      	uxth	r4, r4
				HAL_TIM_Base_Start_IT(&htim3);//LED												
 80049a0:	f7fd febf 	bl	8002722 <HAL_TIM_Base_Start_IT>
 80049a4:	e7e4      	b.n	8004970 <eMBRegCoilsCB+0xa4>
				xMBUtilSetBits( ucRegCoilsBuf, usBitOffset,
 80049a6:	2d08      	cmp	r5, #8
 80049a8:	462a      	mov	r2, r5
 80049aa:	bfa8      	it	ge
 80049ac:	2208      	movge	r2, #8
 80049ae:	4621      	mov	r1, r4
 80049b0:	f816 3f01 	ldrb.w	r3, [r6, #1]!
 80049b4:	b2d2      	uxtb	r2, r2
 80049b6:	4638      	mov	r0, r7
						( unsigned char )( iNCoils > 8 ? 8 : iNCoils ),
						*pucRegBuffer++ );
				iNCoils -= 8;
				usBitOffset += 8;
 80049b8:	3408      	adds	r4, #8
				xMBUtilSetBits( ucRegCoilsBuf, usBitOffset,
 80049ba:	f002 f9a1 	bl	8006d00 <xMBUtilSetBits>
				iNCoils -= 8;
 80049be:	3d08      	subs	r5, #8
				usBitOffset += 8;
 80049c0:	b2a4      	uxth	r4, r4
 80049c2:	e79a      	b.n	80048fa <eMBRegCoilsCB+0x2e>
		}

	}
	else
	{
		eStatus = MB_ENOREG;
 80049c4:	2001      	movs	r0, #1
	}
	return eStatus;
}
 80049c6:	b003      	add	sp, #12
 80049c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80049cc:	2000032f 	.word	0x2000032f
 80049d0:	40010800 	.word	0x40010800
 80049d4:	40010c00 	.word	0x40010c00
 80049d8:	20000838 	.word	0x20000838

080049dc <eMBRegDiscreteCB>:

eMBErrorCode
eMBRegDiscreteCB( UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNDiscrete )
{
	return MB_ENOREG;
}
 80049dc:	2001      	movs	r0, #1
 80049de:	4770      	bx	lr

080049e0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
	if (htim->Instance ==TIM2){
 80049e0:	6803      	ldr	r3, [r0, #0]
{
 80049e2:	b510      	push	{r4, lr}
	if (htim->Instance ==TIM2){
 80049e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049e8:	d104      	bne.n	80049f4 <HAL_TIM_PeriodElapsedCallback+0x14>
		// prvvTIMERExpiredISR();

		RTU_Device.MeterScanFlag=TRUE;
 80049ea:	2201      	movs	r2, #1
 80049ec:	4b11      	ldr	r3, [pc, #68]	; (8004a34 <HAL_TIM_PeriodElapsedCallback+0x54>)
 80049ee:	f883 21b5 	strb.w	r2, [r3, #437]	; 0x1b5
 80049f2:	bd10      	pop	{r4, pc}
	}
	if (htim->Instance ==TIM3){
 80049f4:	4a10      	ldr	r2, [pc, #64]	; (8004a38 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d11a      	bne.n	8004a30 <HAL_TIM_PeriodElapsedCallback+0x50>
}

static void LED_UP_Sta(void)
{
	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, SWITCH3_ON_Pin|SWITCH3_OFF_Pin|SWITCH1_ON_Pin, GPIO_PIN_SET);
 80049fa:	2201      	movs	r2, #1
 80049fc:	f44f 4118 	mov.w	r1, #38912	; 0x9800
 8004a00:	480e      	ldr	r0, [pc, #56]	; (8004a3c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8004a02:	f7fd f859 	bl	8001ab8 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, SWITCH1_OFF_Pin|SWITCH2_ON_Pin |SWITCH2_OFF_Pin, GPIO_PIN_SET);
	LED_POWER_ON();
	HAL_TIM_Base_Stop(&htim3);
 8004a06:	4c0e      	ldr	r4, [pc, #56]	; (8004a40 <HAL_TIM_PeriodElapsedCallback+0x60>)
	HAL_GPIO_WritePin(GPIOB, SWITCH1_OFF_Pin|SWITCH2_ON_Pin |SWITCH2_OFF_Pin, GPIO_PIN_SET);
 8004a08:	2201      	movs	r2, #1
 8004a0a:	f44f 7142 	mov.w	r1, #776	; 0x308
 8004a0e:	480d      	ldr	r0, [pc, #52]	; (8004a44 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8004a10:	f7fd f852 	bl	8001ab8 <HAL_GPIO_WritePin>
	LED_POWER_ON();
 8004a14:	2201      	movs	r2, #1
 8004a16:	2104      	movs	r1, #4
 8004a18:	480a      	ldr	r0, [pc, #40]	; (8004a44 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8004a1a:	f7fd f84d 	bl	8001ab8 <HAL_GPIO_WritePin>
	HAL_TIM_Base_Stop(&htim3);
 8004a1e:	4620      	mov	r0, r4
 8004a20:	f7fd fe68 	bl	80026f4 <HAL_TIM_Base_Stop>
	__HAL_TIM_CLEAR_IT(&htim3, TIM_IT_UPDATE);
 8004a24:	f06f 0201 	mvn.w	r2, #1
 8004a28:	6823      	ldr	r3, [r4, #0]
 8004a2a:	611a      	str	r2, [r3, #16]
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	625a      	str	r2, [r3, #36]	; 0x24
 8004a30:	bd10      	pop	{r4, pc}
 8004a32:	bf00      	nop
 8004a34:	200005a8 	.word	0x200005a8
 8004a38:	40000400 	.word	0x40000400
 8004a3c:	40010800 	.word	0x40010800
 8004a40:	20000838 	.word	0x20000838
 8004a44:	40010c00 	.word	0x40010c00

08004a48 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8004a48:	b508      	push	{r3, lr}
  hspi1.Instance = SPI1;
  hspi1.Init.Mode = SPI_MODE_MASTER;
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004a4a:	2201      	movs	r2, #1
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004a4c:	f44f 7e82 	mov.w	lr, #260	; 0x104
  hspi1.Instance = SPI1;
 8004a50:	480e      	ldr	r0, [pc, #56]	; (8004a8c <MX_SPI1_Init+0x44>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004a52:	4b0f      	ldr	r3, [pc, #60]	; (8004a90 <MX_SPI1_Init+0x48>)
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004a54:	6142      	str	r2, [r0, #20]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004a56:	e880 4008 	stmia.w	r0, {r3, lr}
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004a5a:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004a5e:	2300      	movs	r3, #0
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004a60:	6182      	str	r2, [r0, #24]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004a62:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004a64:	60c3      	str	r3, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004a66:	6103      	str	r3, [r0, #16]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8004a68:	2220      	movs	r2, #32
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004a6a:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004a6c:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004a6e:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8004a70:	230a      	movs	r3, #10
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8004a72:	61c2      	str	r2, [r0, #28]
  hspi1.Init.CRCPolynomial = 10;
 8004a74:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004a76:	f7fd fdf5 	bl	8002664 <HAL_SPI_Init>
 8004a7a:	b128      	cbz	r0, 8004a88 <MX_SPI1_Init+0x40>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

}
 8004a7c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8004a80:	2145      	movs	r1, #69	; 0x45
 8004a82:	4804      	ldr	r0, [pc, #16]	; (8004a94 <MX_SPI1_Init+0x4c>)
 8004a84:	f7ff bdae 	b.w	80045e4 <_Error_Handler>
 8004a88:	bd08      	pop	{r3, pc}
 8004a8a:	bf00      	nop
 8004a8c:	200007a0 	.word	0x200007a0
 8004a90:	40013000 	.word	0x40013000
 8004a94:	080085bc 	.word	0x080085bc

08004a98 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004a98:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(spiHandle->Instance==SPI1)
 8004a9a:	6802      	ldr	r2, [r0, #0]
 8004a9c:	4b11      	ldr	r3, [pc, #68]	; (8004ae4 <HAL_SPI_MspInit+0x4c>)
 8004a9e:	429a      	cmp	r2, r3
 8004aa0:	d11d      	bne.n	8004ade <HAL_SPI_MspInit+0x46>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004aa2:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 8004aa6:	699a      	ldr	r2, [r3, #24]
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = SCLK_M_Pin|SDO_M_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004aa8:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004aaa:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004aae:	619a      	str	r2, [r3, #24]
 8004ab0:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ab2:	480d      	ldr	r0, [pc, #52]	; (8004ae8 <HAL_SPI_MspInit+0x50>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004ab4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004ab8:	9301      	str	r3, [sp, #4]
 8004aba:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = SCLK_M_Pin|SDO_M_Pin;
 8004abc:	23a0      	movs	r3, #160	; 0xa0
 8004abe:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ac0:	2302      	movs	r3, #2
 8004ac2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004ac4:	2303      	movs	r3, #3
 8004ac6:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ac8:	f7fc fea0 	bl	800180c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDI_M_Pin;
 8004acc:	2340      	movs	r3, #64	; 0x40
 8004ace:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004ad0:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(SDI_M_GPIO_Port, &GPIO_InitStruct);
 8004ad2:	a902      	add	r1, sp, #8
 8004ad4:	4804      	ldr	r0, [pc, #16]	; (8004ae8 <HAL_SPI_MspInit+0x50>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004ad6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ad8:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(SDI_M_GPIO_Port, &GPIO_InitStruct);
 8004ada:	f7fc fe97 	bl	800180c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8004ade:	b007      	add	sp, #28
 8004ae0:	f85d fb04 	ldr.w	pc, [sp], #4
 8004ae4:	40013000 	.word	0x40013000
 8004ae8:	40010800 	.word	0x40010800

08004aec <RN8302_WriteReg>:
	io[ChipNum][Addr] = Dat;


}
static ErrorStatus RN8302_WriteReg(SPI_HandleTypeDef *hspi, uint16_t wReg, uint8_t *pBuf, uint8_t DatLen)
{
 8004aec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004af0:	461d      	mov	r5, r3
	uint8_t i, chksum = 0, Repeat;
	uint8_t *DatP = NULL;
	ErrorStatus	err = SUCCESS;
	if ((DatLen == 0) || (DatLen > 4)) return(ERROR);
 8004af2:	3b01      	subs	r3, #1
 8004af4:	b2db      	uxtb	r3, r3
{
 8004af6:	b087      	sub	sp, #28
	if ((DatLen == 0) || (DatLen > 4)) return(ERROR);
 8004af8:	2b03      	cmp	r3, #3
{
 8004afa:	4681      	mov	r9, r0
 8004afc:	468a      	mov	sl, r1
 8004afe:	4693      	mov	fp, r2
	if ((DatLen == 0) || (DatLen > 4)) return(ERROR);
 8004b00:	9301      	str	r3, [sp, #4]
 8004b02:	d903      	bls.n	8004b0c <RN8302_WriteReg+0x20>
 8004b04:	2000      	movs	r0, #0
		}

	}

	return(err);
}
 8004b06:	b007      	add	sp, #28
 8004b08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		DatP[1] = GETWRITECMDADDR(wReg);
 8004b0c:	090b      	lsrs	r3, r1, #4
 8004b0e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004b12:	f083 0380 	eor.w	r3, r3, #128	; 0x80
 8004b16:	9303      	str	r3, [sp, #12]
 8004b18:	2303      	movs	r3, #3
 8004b1a:	f04f 0800 	mov.w	r8, #0
		SPI_CS_ENABE()
 8004b1e:	4f44      	ldr	r7, [pc, #272]	; (8004c30 <RN8302_WriteReg+0x144>)
		DatP[0] = (uint8_t)GETREGADDR(wReg);
 8004b20:	4e44      	ldr	r6, [pc, #272]	; (8004c34 <RN8302_WriteReg+0x148>)
		DatP[1] = GETWRITECMDADDR(wReg);
 8004b22:	9302      	str	r3, [sp, #8]
		SPI_CS_ENABE()
 8004b24:	2200      	movs	r2, #0
 8004b26:	2110      	movs	r1, #16
 8004b28:	4638      	mov	r0, r7
 8004b2a:	f7fc ffc5 	bl	8001ab8 <HAL_GPIO_WritePin>
		DatP[1] = GETWRITECMDADDR(wReg);
 8004b2e:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8004b32:	4a41      	ldr	r2, [pc, #260]	; (8004c38 <RN8302_WriteReg+0x14c>)
 8004b34:	7073      	strb	r3, [r6, #1]
 8004b36:	9b01      	ldr	r3, [sp, #4]
		DatP[0] = (uint8_t)GETREGADDR(wReg);
 8004b38:	f886 a000 	strb.w	sl, [r6]
 8004b3c:	3302      	adds	r3, #2
 8004b3e:	eb0b 0105 	add.w	r1, fp, r5
 8004b42:	4433      	add	r3, r6
 8004b44:	3901      	subs	r1, #1
			DatP[2 + i] = pBuf[DatLen - 1 - i];
 8004b46:	7808      	ldrb	r0, [r1, #0]
 8004b48:	f802 0f01 	strb.w	r0, [r2, #1]!
		for (i = 0; i < DatLen; i++)/**/
 8004b4c:	429a      	cmp	r2, r3
 8004b4e:	d1f9      	bne.n	8004b44 <RN8302_WriteReg+0x58>
 8004b50:	2300      	movs	r3, #0
		for (i = 0; i < DatLen + 2; i++)/**/
 8004b52:	1c6a      	adds	r2, r5, #1
 8004b54:	1c59      	adds	r1, r3, #1
 8004b56:	b2db      	uxtb	r3, r3
 8004b58:	429a      	cmp	r2, r3
 8004b5a:	da5d      	bge.n	8004c18 <RN8302_WriteReg+0x12c>
		DatP[DatLen + 2] = ~chksum;
 8004b5c:	ea6f 0208 	mvn.w	r2, r8

static ErrorStatus RN8302_WriteDataCheck(SPI_HandleTypeDef *hspi, uint16_t wReg, uint8_t*pBuf, uint8_t DatLen)
{
	uint8_t i, chksum = 0;
	uint8_t *DatP = NULL;
	uint8_t ReadLast[6] = { 0 };
 8004b60:	2400      	movs	r4, #0
		DatP[DatLen + 2] = ~chksum;
 8004b62:	1973      	adds	r3, r6, r5
 8004b64:	709a      	strb	r2, [r3, #2]
		HAL_SPI_Transmit(hspi, DatP, DatLen + 1 + 2, 0XFFF);
 8004b66:	4631      	mov	r1, r6
 8004b68:	f640 73ff 	movw	r3, #4095	; 0xfff
 8004b6c:	1cea      	adds	r2, r5, #3
 8004b6e:	4648      	mov	r0, r9
 8004b70:	f7fd fb33 	bl	80021da <HAL_SPI_Transmit>
		SPI_CS_DASABE()
 8004b74:	2201      	movs	r2, #1
 8004b76:	2110      	movs	r1, #16
 8004b78:	4638      	mov	r0, r7
 8004b7a:	f7fc ff9d 	bl	8001ab8 <HAL_GPIO_WritePin>
	ErrorStatus	err = SUCCESS;
	SPI_CS_ENABE()
 8004b7e:	4622      	mov	r2, r4
 8004b80:	2110      	movs	r1, #16
 8004b82:	4638      	mov	r0, r7
	uint8_t ReadLast[6] = { 0 };
 8004b84:	9404      	str	r4, [sp, #16]
 8004b86:	f8ad 4014 	strh.w	r4, [sp, #20]
	SPI_CS_ENABE()
 8004b8a:	f7fc ff95 	bl	8001ab8 <HAL_GPIO_WritePin>
	ReadLast[0] = (uint8_t)GETREGADDR(wReg);
 8004b8e:	238d      	movs	r3, #141	; 0x8d
 8004b90:	f88d 3010 	strb.w	r3, [sp, #16]
	ReadLast[1] = GETREADCMDADDR(wReg);
 8004b94:	f04f 0310 	mov.w	r3, #16
	HAL_SPI_Transmit(hspi, ReadLast, 2, 0XFF);// 
 8004b98:	2202      	movs	r2, #2
	ReadLast[1] = GETREADCMDADDR(wReg);
 8004b9a:	f88d 3011 	strb.w	r3, [sp, #17]
	HAL_SPI_Transmit(hspi, ReadLast, 2, 0XFF);// 
 8004b9e:	a904      	add	r1, sp, #16
 8004ba0:	23ff      	movs	r3, #255	; 0xff
 8004ba2:	4648      	mov	r0, r9
 8004ba4:	f7fd fb19 	bl	80021da <HAL_SPI_Transmit>

	HAL_SPI_Receive(hspi, &ReadLast[2], 4, 0XFF);
 8004ba8:	23ff      	movs	r3, #255	; 0xff
 8004baa:	2204      	movs	r2, #4
 8004bac:	f10d 0112 	add.w	r1, sp, #18
 8004bb0:	4648      	mov	r0, r9
 8004bb2:	f7fd fcb8 	bl	8002526 <HAL_SPI_Receive>
 8004bb6:	f10b 0302 	add.w	r3, fp, #2
	DatP = &ReadLast[2];
	for (i = 3; i > 0; i--)
	{
		if (DatLen >= i)
 8004bba:	f1c4 0203 	rsb	r2, r4, #3
 8004bbe:	b2d2      	uxtb	r2, r2
 8004bc0:	4295      	cmp	r5, r2
 8004bc2:	d305      	bcc.n	8004bd0 <RN8302_WriteReg+0xe4>
		{
			if (*DatP != pBuf[i - 1]) //
 8004bc4:	aa04      	add	r2, sp, #16
 8004bc6:	4422      	add	r2, r4
 8004bc8:	7891      	ldrb	r1, [r2, #2]
 8004bca:	781a      	ldrb	r2, [r3, #0]
 8004bcc:	4291      	cmp	r1, r2
 8004bce:	d129      	bne.n	8004c24 <RN8302_WriteReg+0x138>
 8004bd0:	3401      	adds	r4, #1
	for (i = 3; i > 0; i--)
 8004bd2:	2c03      	cmp	r4, #3
 8004bd4:	f103 33ff 	add.w	r3, r3, #4294967295
 8004bd8:	d1ef      	bne.n	8004bba <RN8302_WriteReg+0xce>
	ErrorStatus	err = SUCCESS;
 8004bda:	2101      	movs	r1, #1
 8004bdc:	2200      	movs	r2, #0
	uint8_t i, chksum = 0;
 8004bde:	4613      	mov	r3, r2
		}
		DatP++;
	}
	for (i = 0; i < 5; i++)
	{
		chksum += ReadLast[i];
 8004be0:	a804      	add	r0, sp, #16
 8004be2:	5c80      	ldrb	r0, [r0, r2]
 8004be4:	3201      	adds	r2, #1
 8004be6:	4403      	add	r3, r0
	for (i = 0; i < 5; i++)
 8004be8:	2a05      	cmp	r2, #5
		chksum += ReadLast[i];
 8004bea:	b2db      	uxtb	r3, r3
	for (i = 0; i < 5; i++)
 8004bec:	d1f8      	bne.n	8004be0 <RN8302_WriteReg+0xf4>
	}
	chksum = ~chksum;
	if (err == SUCCESS)
 8004bee:	b1d9      	cbz	r1, 8004c28 <RN8302_WriteReg+0x13c>
	chksum = ~chksum;
 8004bf0:	43db      	mvns	r3, r3
	{
		if (ReadLast[5] != chksum)  err = ERROR; //
 8004bf2:	f89d 4015 	ldrb.w	r4, [sp, #21]
 8004bf6:	b2db      	uxtb	r3, r3
 8004bf8:	1ae3      	subs	r3, r4, r3
 8004bfa:	425c      	negs	r4, r3
 8004bfc:	415c      	adcs	r4, r3
	}
	SPI_CS_DASABE()
 8004bfe:	2201      	movs	r2, #1
 8004c00:	2110      	movs	r1, #16
 8004c02:	4638      	mov	r0, r7
 8004c04:	f7fc ff58 	bl	8001ab8 <HAL_GPIO_WritePin>
		if (err == SUCCESS)
 8004c08:	b984      	cbnz	r4, 8004c2c <RN8302_WriteReg+0x140>
 8004c0a:	9b02      	ldr	r3, [sp, #8]
 8004c0c:	3b01      	subs	r3, #1
	for (Repeat = 3; Repeat != 0; Repeat--)
 8004c0e:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 8004c12:	9302      	str	r3, [sp, #8]
 8004c14:	d186      	bne.n	8004b24 <RN8302_WriteReg+0x38>
 8004c16:	e775      	b.n	8004b04 <RN8302_WriteReg+0x18>
			chksum += DatP[i];
 8004c18:	5cf3      	ldrb	r3, [r6, r3]
 8004c1a:	4498      	add	r8, r3
 8004c1c:	fa5f f888 	uxtb.w	r8, r8
 8004c20:	460b      	mov	r3, r1
 8004c22:	e797      	b.n	8004b54 <RN8302_WriteReg+0x68>
				err = ERROR;
 8004c24:	2100      	movs	r1, #0
 8004c26:	e7d9      	b.n	8004bdc <RN8302_WriteReg+0xf0>
	if (err == SUCCESS)
 8004c28:	2400      	movs	r4, #0
 8004c2a:	e7e8      	b.n	8004bfe <RN8302_WriteReg+0x112>
		if (err == SUCCESS)
 8004c2c:	2001      	movs	r0, #1
 8004c2e:	e76a      	b.n	8004b06 <RN8302_WriteReg+0x1a>
 8004c30:	40010800 	.word	0x40010800
 8004c34:	20000462 	.word	0x20000462
 8004c38:	20000463 	.word	0x20000463

08004c3c <RN8302_ReadReg.part.0>:
	return(err);
}
static ErrorStatus RN8302_ReadReg(SPI_HandleTypeDef *hspi, uint16_t wReg, int32_t* val, uint8_t DatLen)
 8004c3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c40:	469a      	mov	sl, r3
	for (Repeat = 3; Repeat != 0; Repeat--)
	{
		DatP = rxbuf;
		SPI_CS_ENABE()
		DatP[0] = (uint8_t)GETREGADDR(wReg);
		DatP[1] = GETREADCMDADDR(wReg);
 8004c42:	090b      	lsrs	r3, r1, #4
static ErrorStatus RN8302_ReadReg(SPI_HandleTypeDef *hspi, uint16_t wReg, int32_t* val, uint8_t DatLen)
 8004c44:	b087      	sub	sp, #28
		DatP[1] = GETREADCMDADDR(wReg);
 8004c46:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004c4a:	9303      	str	r3, [sp, #12]
 8004c4c:	2303      	movs	r3, #3
static ErrorStatus RN8302_ReadReg(SPI_HandleTypeDef *hspi, uint16_t wReg, int32_t* val, uint8_t DatLen)
 8004c4e:	4681      	mov	r9, r0
 8004c50:	4693      	mov	fp, r2
		DatP[1] = GETREADCMDADDR(wReg);
 8004c52:	2701      	movs	r7, #1
 8004c54:	2500      	movs	r5, #0
		SPI_CS_ENABE()
 8004c56:	f8df 8144 	ldr.w	r8, [pc, #324]	; 8004d9c <RN8302_ReadReg.part.0+0x160>
		DatP[0] = (uint8_t)GETREGADDR(wReg);
 8004c5a:	4e4d      	ldr	r6, [pc, #308]	; (8004d90 <RN8302_ReadReg.part.0+0x154>)
static ErrorStatus RN8302_ReadReg(SPI_HandleTypeDef *hspi, uint16_t wReg, int32_t* val, uint8_t DatLen)
 8004c5c:	9102      	str	r1, [sp, #8]
		DatP[1] = GETREADCMDADDR(wReg);
 8004c5e:	9301      	str	r3, [sp, #4]
		SPI_CS_ENABE()
 8004c60:	2200      	movs	r2, #0
 8004c62:	2110      	movs	r1, #16
 8004c64:	4640      	mov	r0, r8
 8004c66:	f7fc ff27 	bl	8001ab8 <HAL_GPIO_WritePin>
		DatP[0] = (uint8_t)GETREGADDR(wReg);
 8004c6a:	f89d 3008 	ldrb.w	r3, [sp, #8]

		HAL_SPI_Transmit(hspi, DatP, 2, 0XFF);// 
 8004c6e:	2202      	movs	r2, #2
		DatP[0] = (uint8_t)GETREGADDR(wReg);
 8004c70:	7033      	strb	r3, [r6, #0]
		DatP[1] = GETREADCMDADDR(wReg);
 8004c72:	f89d 300c 	ldrb.w	r3, [sp, #12]
		HAL_SPI_Transmit(hspi, DatP, 2, 0XFF);// 
 8004c76:	4946      	ldr	r1, [pc, #280]	; (8004d90 <RN8302_ReadReg.part.0+0x154>)
		DatP[1] = GETREADCMDADDR(wReg);
 8004c78:	7073      	strb	r3, [r6, #1]
		HAL_SPI_Transmit(hspi, DatP, 2, 0XFF);// 
 8004c7a:	4648      	mov	r0, r9
 8004c7c:	23ff      	movs	r3, #255	; 0xff

		HAL_SPI_Receive(hspi, &DatP[2], DatLen + 1, 0XFF);
 8004c7e:	f10a 0401 	add.w	r4, sl, #1
		HAL_SPI_Transmit(hspi, DatP, 2, 0XFF);// 
 8004c82:	f7fd faaa 	bl	80021da <HAL_SPI_Transmit>
		HAL_SPI_Receive(hspi, &DatP[2], DatLen + 1, 0XFF);
 8004c86:	23ff      	movs	r3, #255	; 0xff
 8004c88:	b2a2      	uxth	r2, r4
 8004c8a:	4942      	ldr	r1, [pc, #264]	; (8004d94 <RN8302_ReadReg.part.0+0x158>)
 8004c8c:	4648      	mov	r0, r9
 8004c8e:	f7fd fc4a 	bl	8002526 <HAL_SPI_Receive>
 8004c92:	4a41      	ldr	r2, [pc, #260]	; (8004d98 <RN8302_ReadReg.part.0+0x15c>)
 8004c94:	eb0b 030a 	add.w	r3, fp, sl

		for (i = 0; i < DatLen; i++)
 8004c98:	459b      	cmp	fp, r3
 8004c9a:	d11b      	bne.n	8004cd4 <RN8302_ReadReg.part.0+0x98>
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	1c5a      	adds	r2, r3, #1
		{
			pBuf[DatLen - 1 - i] = DatP[2 + i];
		}
		for (i = 0; i < DatLen + 2; i++)
 8004ca0:	b2db      	uxtb	r3, r3
 8004ca2:	429c      	cmp	r4, r3
 8004ca4:	da1b      	bge.n	8004cde <RN8302_ReadReg.part.0+0xa2>
		{
			chksum += DatP[i];
		}
		chksum = ~chksum;
 8004ca6:	43ed      	mvns	r5, r5
		if (DatP[2 + DatLen] != chksum)  err = ERROR;
 8004ca8:	eb06 030a 	add.w	r3, r6, sl
 8004cac:	789b      	ldrb	r3, [r3, #2]
		chksum = ~chksum;
 8004cae:	b2ed      	uxtb	r5, r5
		if (DatP[2 + DatLen] != chksum)  err = ERROR;
 8004cb0:	42ab      	cmp	r3, r5
 8004cb2:	d019      	beq.n	8004ce8 <RN8302_ReadReg.part.0+0xac>
 8004cb4:	9b01      	ldr	r3, [sp, #4]
 8004cb6:	2700      	movs	r7, #0
 8004cb8:	3b01      	subs	r3, #1
	for (Repeat = 3; Repeat != 0; Repeat--)
 8004cba:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 8004cbe:	9301      	str	r3, [sp, #4]
 8004cc0:	d1ce      	bne.n	8004c60 <RN8302_ReadReg.part.0+0x24>
		{
			break;
		}

	}
	SPI_CS_DASABE()
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	2110      	movs	r1, #16
 8004cc6:	4835      	ldr	r0, [pc, #212]	; (8004d9c <RN8302_ReadReg.part.0+0x160>)
 8004cc8:	f7fc fef6 	bl	8001ab8 <HAL_GPIO_WritePin>
	return(err);
}
 8004ccc:	4638      	mov	r0, r7
 8004cce:	b007      	add	sp, #28
 8004cd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			pBuf[DatLen - 1 - i] = DatP[2 + i];
 8004cd4:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 8004cd8:	3b01      	subs	r3, #1
 8004cda:	7019      	strb	r1, [r3, #0]
 8004cdc:	e7dc      	b.n	8004c98 <RN8302_ReadReg.part.0+0x5c>
			chksum += DatP[i];
 8004cde:	5cf3      	ldrb	r3, [r6, r3]
 8004ce0:	441d      	add	r5, r3
 8004ce2:	b2ed      	uxtb	r5, r5
 8004ce4:	4613      	mov	r3, r2
 8004ce6:	e7da      	b.n	8004c9e <RN8302_ReadReg.part.0+0x62>
		if (err != SUCCESS) continue;
 8004ce8:	2f00      	cmp	r7, #0
 8004cea:	d0e3      	beq.n	8004cb4 <RN8302_ReadReg.part.0+0x78>

static ErrorStatus RN8302_ReadDataCheck(SPI_HandleTypeDef *hspi, uint16_t wReg, uint8_t*pBuf, uint8_t DatLen)
{
	uint8_t i, chksum = 0;
	uint8_t *DatP = NULL;
	uint8_t ReadLast[7] = { 0 };
 8004cec:	2400      	movs	r4, #0
		SPI_CS_DASABE()
 8004cee:	463a      	mov	r2, r7
 8004cf0:	2110      	movs	r1, #16
 8004cf2:	4640      	mov	r0, r8
 8004cf4:	f7fc fee0 	bl	8001ab8 <HAL_GPIO_WritePin>
	ErrorStatus	err = SUCCESS;

	SPI_CS_ENABE()
 8004cf8:	4622      	mov	r2, r4
 8004cfa:	2110      	movs	r1, #16
 8004cfc:	4640      	mov	r0, r8
	uint8_t ReadLast[7] = { 0 };
 8004cfe:	9404      	str	r4, [sp, #16]
 8004d00:	f8cd 4013 	str.w	r4, [sp, #19]
	SPI_CS_ENABE()
 8004d04:	f7fc fed8 	bl	8001ab8 <HAL_GPIO_WritePin>
	ReadLast[0] = (uint8_t)GETREGADDR(wReg);
 8004d08:	238c      	movs	r3, #140	; 0x8c
 8004d0a:	f88d 3010 	strb.w	r3, [sp, #16]
	ReadLast[1] = GETREADCMDADDR(wReg);
 8004d0e:	2310      	movs	r3, #16
	HAL_SPI_Transmit(hspi, ReadLast, 2, 0XFF);// 
 8004d10:	2202      	movs	r2, #2
	ReadLast[1] = GETREADCMDADDR(wReg);
 8004d12:	f88d 3011 	strb.w	r3, [sp, #17]
	HAL_SPI_Transmit(hspi, ReadLast, 2, 0XFF);// 
 8004d16:	a904      	add	r1, sp, #16
 8004d18:	23ff      	movs	r3, #255	; 0xff
 8004d1a:	4648      	mov	r0, r9
 8004d1c:	f7fd fa5d 	bl	80021da <HAL_SPI_Transmit>

	HAL_SPI_Receive(hspi, &ReadLast[2], 5, 0XFF);
 8004d20:	23ff      	movs	r3, #255	; 0xff
 8004d22:	2205      	movs	r2, #5
 8004d24:	f10d 0112 	add.w	r1, sp, #18
 8004d28:	4648      	mov	r0, r9
 8004d2a:	f7fd fbfc 	bl	8002526 <HAL_SPI_Receive>
 8004d2e:	f10b 0303 	add.w	r3, fp, #3

	DatP = &ReadLast[2];
	for (i = 4; i > 0; i--)
	{
		if (DatLen >= i)
 8004d32:	f1c4 0204 	rsb	r2, r4, #4
 8004d36:	b2d2      	uxtb	r2, r2
 8004d38:	4592      	cmp	sl, r2
 8004d3a:	d305      	bcc.n	8004d48 <RN8302_ReadReg.part.0+0x10c>
		{
			if (*DatP != pBuf[i - 1]) //
 8004d3c:	aa04      	add	r2, sp, #16
 8004d3e:	4422      	add	r2, r4
 8004d40:	7891      	ldrb	r1, [r2, #2]
 8004d42:	781a      	ldrb	r2, [r3, #0]
 8004d44:	4291      	cmp	r1, r2
 8004d46:	d11e      	bne.n	8004d86 <RN8302_ReadReg.part.0+0x14a>
 8004d48:	3401      	adds	r4, #1
	for (i = 4; i > 0; i--)
 8004d4a:	2c04      	cmp	r4, #4
 8004d4c:	f103 33ff 	add.w	r3, r3, #4294967295
 8004d50:	d1ef      	bne.n	8004d32 <RN8302_ReadReg.part.0+0xf6>
	ErrorStatus	err = SUCCESS;
 8004d52:	2101      	movs	r1, #1
 8004d54:	2200      	movs	r2, #0
	uint8_t i, chksum = 0;
 8004d56:	4613      	mov	r3, r2
		}
		DatP++;
	}
	for (i = 0; i < 6; i++)
	{
		chksum += ReadLast[i];
 8004d58:	a804      	add	r0, sp, #16
 8004d5a:	5c80      	ldrb	r0, [r0, r2]
 8004d5c:	3201      	adds	r2, #1
 8004d5e:	4403      	add	r3, r0
	for (i = 0; i < 6; i++)
 8004d60:	2a06      	cmp	r2, #6
		chksum += ReadLast[i];
 8004d62:	b2db      	uxtb	r3, r3
	for (i = 0; i < 6; i++)
 8004d64:	d1f8      	bne.n	8004d58 <RN8302_ReadReg.part.0+0x11c>
	}
	chksum = ~chksum;
	if (err == SUCCESS)
 8004d66:	b181      	cbz	r1, 8004d8a <RN8302_ReadReg.part.0+0x14e>
	chksum = ~chksum;
 8004d68:	43db      	mvns	r3, r3
	{

		if (ReadLast[6] != chksum)  err = ERROR; //
 8004d6a:	f89d 4016 	ldrb.w	r4, [sp, #22]
 8004d6e:	b2db      	uxtb	r3, r3
 8004d70:	1ae3      	subs	r3, r4, r3
 8004d72:	425c      	negs	r4, r3
 8004d74:	415c      	adcs	r4, r3
	}
	SPI_CS_DASABE()
 8004d76:	2201      	movs	r2, #1
 8004d78:	2110      	movs	r1, #16
 8004d7a:	4640      	mov	r0, r8
 8004d7c:	f7fc fe9c 	bl	8001ab8 <HAL_GPIO_WritePin>
		if (err == SUCCESS)
 8004d80:	2c00      	cmp	r4, #0
 8004d82:	d097      	beq.n	8004cb4 <RN8302_ReadReg.part.0+0x78>
 8004d84:	e79d      	b.n	8004cc2 <RN8302_ReadReg.part.0+0x86>
				err = ERROR;
 8004d86:	2100      	movs	r1, #0
 8004d88:	e7e4      	b.n	8004d54 <RN8302_ReadReg.part.0+0x118>
	if (err == SUCCESS)
 8004d8a:	2400      	movs	r4, #0
 8004d8c:	e7f3      	b.n	8004d76 <RN8302_ReadReg.part.0+0x13a>
 8004d8e:	bf00      	nop
 8004d90:	20000458 	.word	0x20000458
 8004d94:	2000045a 	.word	0x2000045a
 8004d98:	20000459 	.word	0x20000459
 8004d9c:	40010800 	.word	0x40010800

08004da0 <RN8302SpiScanData>:
{
 8004da0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	for (i = 0; i < RN8302_READ_POINT_COUNT; i++)
 8004da4:	2500      	movs	r5, #0
	float lastDat=0;
 8004da6:	2700      	movs	r7, #0
	if (io[ChipNum][Addr] <1)
 8004da8:	f04f 597e 	mov.w	r9, #1065353216	; 0x3f800000
 8004dac:	4c74      	ldr	r4, [pc, #464]	; (8004f80 <RN8302SpiScanData+0x1e0>)
 8004dae:	4e75      	ldr	r6, [pc, #468]	; (8004f84 <RN8302SpiScanData+0x1e4>)
{
 8004db0:	b087      	sub	sp, #28
		val1 = 0; val2 = 0;
 8004db2:	2300      	movs	r3, #0
 8004db4:	9303      	str	r3, [sp, #12]
		Sta=RN8302_ReadReg(&hspi1, ListRegAddr[i], &val1, ListRegLen[i]) ;
 8004db6:	4b74      	ldr	r3, [pc, #464]	; (8004f88 <RN8302SpiScanData+0x1e8>)
 8004db8:	5ceb      	ldrb	r3, [r5, r3]
	if (DatLen == 0) return(ERROR);
 8004dba:	b9ab      	cbnz	r3, 8004de8 <RN8302SpiScanData+0x48>
			sprintf(user_usartTXBuffer,"SPI read error!");
 8004dbc:	4973      	ldr	r1, [pc, #460]	; (8004f8c <RN8302SpiScanData+0x1ec>)
 8004dbe:	4874      	ldr	r0, [pc, #464]	; (8004f90 <RN8302SpiScanData+0x1f0>)
 8004dc0:	f002 fe32 	bl	8007a28 <strcpy>
			HAL_UART_Transmit_DMA(&huart1,(uint8_t *)user_usartTXBuffer,strlen(user_usartTXBuffer));
 8004dc4:	4872      	ldr	r0, [pc, #456]	; (8004f90 <RN8302SpiScanData+0x1f0>)
 8004dc6:	f7fb f9c3 	bl	8000150 <strlen>
 8004dca:	4971      	ldr	r1, [pc, #452]	; (8004f90 <RN8302SpiScanData+0x1f0>)
 8004dcc:	b282      	uxth	r2, r0
 8004dce:	4871      	ldr	r0, [pc, #452]	; (8004f94 <RN8302SpiScanData+0x1f4>)
 8004dd0:	f7fe f846 	bl	8002e60 <HAL_UART_Transmit_DMA>
        switch (ListFuncType[i])
 8004dd4:	4b70      	ldr	r3, [pc, #448]	; (8004f98 <RN8302SpiScanData+0x1f8>)
 8004dd6:	5ceb      	ldrb	r3, [r5, r3]
 8004dd8:	3b01      	subs	r3, #1
 8004dda:	2b05      	cmp	r3, #5
 8004ddc:	d87a      	bhi.n	8004ed4 <RN8302SpiScanData+0x134>
 8004dde:	e8df f003 	tbb	[pc, r3]
 8004de2:	2e0d      	.short	0x2e0d
 8004de4:	86a0714f 	.word	0x86a0714f
 8004de8:	496c      	ldr	r1, [pc, #432]	; (8004f9c <RN8302SpiScanData+0x1fc>)
 8004dea:	aa03      	add	r2, sp, #12
 8004dec:	f831 1015 	ldrh.w	r1, [r1, r5, lsl #1]
 8004df0:	486b      	ldr	r0, [pc, #428]	; (8004fa0 <RN8302SpiScanData+0x200>)
 8004df2:	f7ff ff23 	bl	8004c3c <RN8302_ReadReg.part.0>
		if(Sta == ERROR)
 8004df6:	2800      	cmp	r0, #0
 8004df8:	d1ec      	bne.n	8004dd4 <RN8302SpiScanData+0x34>
 8004dfa:	e7df      	b.n	8004dbc <RN8302SpiScanData+0x1c>
	float Kvm = VIN_STA * RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara.VRmsConst[RmsConstList[Addr]] / (float)Standard_Voltage;
 8004dfc:	20dc      	movs	r0, #220	; 0xdc
 8004dfe:	f896 a000 	ldrb.w	sl, [r6]
 8004e02:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 8004fbc <RN8302SpiScanData+0x21c>
 8004e06:	eb08 038a 	add.w	r3, r8, sl, lsl #2
 8004e0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
	if (io[ChipNum][Addr] < RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara.VoltageDeadZone[RmsConstList[Addr]])
 8004e0c:	eb08 088a 	add.w	r8, r8, sl, lsl #2
	float Kvm = VIN_STA * RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara.VRmsConst[RmsConstList[Addr]] / (float)Standard_Voltage;
 8004e10:	4358      	muls	r0, r3
 8004e12:	f7fb ff09 	bl	8000c28 <__aeabi_ui2f>
 8004e16:	4963      	ldr	r1, [pc, #396]	; (8004fa4 <RN8302SpiScanData+0x204>)
 8004e18:	f7fc f812 	bl	8000e40 <__aeabi_fdiv>
 8004e1c:	4683      	mov	fp, r0
	Dat = ReadValue * Kvm;
 8004e1e:	9803      	ldr	r0, [sp, #12]
 8004e20:	f7fb ff02 	bl	8000c28 <__aeabi_ui2f>
 8004e24:	4601      	mov	r1, r0
 8004e26:	4658      	mov	r0, fp
 8004e28:	f7fb ff56 	bl	8000cd8 <__aeabi_fmul>
	if (io[ChipNum][Addr] < RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara.VoltageDeadZone[RmsConstList[Addr]])
 8004e2c:	f8d8 101c 	ldr.w	r1, [r8, #28]
	io[ChipNum][Addr] = Dat;
 8004e30:	6020      	str	r0, [r4, #0]
	if (io[ChipNum][Addr] <1)
 8004e32:	f7fc f8ef 	bl	8001014 <__aeabi_fcmplt>
 8004e36:	2800      	cmp	r0, #0
 8004e38:	d04c      	beq.n	8004ed4 <RN8302SpiScanData+0x134>
		io[ChipNum][Addr] = 0;
 8004e3a:	6027      	str	r7, [r4, #0]
 8004e3c:	e04a      	b.n	8004ed4 <RN8302SpiScanData+0x134>
	float Kcm = CURRENT_STA * RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara.IRmsConst[RmsConstList[Addr]] / (float)Standard_Current;
 8004e3e:	f896 a000 	ldrb.w	sl, [r6]
 8004e42:	f8df 8178 	ldr.w	r8, [pc, #376]	; 8004fbc <RN8302SpiScanData+0x21c>
 8004e46:	eb08 038a 	add.w	r3, r8, sl, lsl #2
 8004e4a:	6c58      	ldr	r0, [r3, #68]	; 0x44
 8004e4c:	f7fb fad6 	bl	80003fc <__aeabi_ui2d>
 8004e50:	2200      	movs	r2, #0
 8004e52:	4b55      	ldr	r3, [pc, #340]	; (8004fa8 <RN8302SpiScanData+0x208>)
 8004e54:	f7fb fb48 	bl	80004e8 <__aeabi_dmul>
 8004e58:	2200      	movs	r2, #0
 8004e5a:	4b54      	ldr	r3, [pc, #336]	; (8004fac <RN8302SpiScanData+0x20c>)
 8004e5c:	f7fb fc6e 	bl	800073c <__aeabi_ddiv>
 8004e60:	f7fb fddc 	bl	8000a1c <__aeabi_d2f>
 8004e64:	4683      	mov	fp, r0
	Dat = ReadValue * Kcm;
 8004e66:	9803      	ldr	r0, [sp, #12]
 8004e68:	f7fb fede 	bl	8000c28 <__aeabi_ui2f>
 8004e6c:	4601      	mov	r1, r0
 8004e6e:	4658      	mov	r0, fp
 8004e70:	f7fb ff32 	bl	8000cd8 <__aeabi_fmul>
	if (io[ChipNum][Addr] < RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara.CurrentDeadZone[RmsConstList[Addr]])
 8004e74:	eb08 088a 	add.w	r8, r8, sl, lsl #2
	io[ChipNum][Addr] = Dat;
 8004e78:	6020      	str	r0, [r4, #0]
	if (io[ChipNum][Addr] < RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara.CurrentDeadZone[RmsConstList[Addr]])
 8004e7a:	f8d8 1028 	ldr.w	r1, [r8, #40]	; 0x28
 8004e7e:	e7d8      	b.n	8004e32 <RN8302SpiScanData+0x92>
	float Kpm = (VIN_STA / (float)Standard_Voltage)*(CURRENT_STA / (float)Standard_Current) * 8388608 * RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara.PRmsConst[RmsConstList[Addr]];
 8004e80:	f896 a000 	ldrb.w	sl, [r6]
 8004e84:	f8df 8134 	ldr.w	r8, [pc, #308]	; 8004fbc <RN8302SpiScanData+0x21c>
				PowerDealFunc(i, val1, 0);
 8004e88:	f8dd b00c 	ldr.w	fp, [sp, #12]
	float Kpm = (VIN_STA / (float)Standard_Voltage)*(CURRENT_STA / (float)Standard_Current) * 8388608 * RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara.PRmsConst[RmsConstList[Addr]];
 8004e8c:	eb08 038a 	add.w	r3, r8, sl, lsl #2
 8004e90:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
 8004e92:	f7fb fab3 	bl	80003fc <__aeabi_ui2d>
 8004e96:	a338      	add	r3, pc, #224	; (adr r3, 8004f78 <RN8302SpiScanData+0x1d8>)
 8004e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e9c:	f7fb fb24 	bl	80004e8 <__aeabi_dmul>
 8004ea0:	f7fb fdbc 	bl	8000a1c <__aeabi_d2f>
 8004ea4:	9001      	str	r0, [sp, #4]
	Dat = ReadValue * Kpm;
 8004ea6:	ea8b 70eb 	eor.w	r0, fp, fp, asr #31
 8004eaa:	eba0 70eb 	sub.w	r0, r0, fp, asr #31
 8004eae:	f7fb febb 	bl	8000c28 <__aeabi_ui2f>
 8004eb2:	9901      	ldr	r1, [sp, #4]
 8004eb4:	f7fb ff10 	bl	8000cd8 <__aeabi_fmul>
	if (io[ChipNum][Addr] <RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara.PowerDeadZone[RmsConstList[Addr]])
 8004eb8:	eb08 088a 	add.w	r8, r8, sl, lsl #2
	io[ChipNum][Addr] = Dat;
 8004ebc:	6020      	str	r0, [r4, #0]
	if (io[ChipNum][Addr] <RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara.PowerDeadZone[RmsConstList[Addr]])
 8004ebe:	f8d8 1034 	ldr.w	r1, [r8, #52]	; 0x34
 8004ec2:	e7b6      	b.n	8004e32 <RN8302SpiScanData+0x92>
	Dat = (float)ReadValue / (float)8388608;
 8004ec4:	9803      	ldr	r0, [sp, #12]
 8004ec6:	f7fb feaf 	bl	8000c28 <__aeabi_ui2f>
 8004eca:	f04f 5150 	mov.w	r1, #872415232	; 0x34000000
 8004ece:	f7fb ff03 	bl	8000cd8 <__aeabi_fmul>
	io[ChipNum][Addr] = Dat;
 8004ed2:	6020      	str	r0, [r4, #0]
	for (i = 0; i < RN8302_READ_POINT_COUNT; i++)
 8004ed4:	3501      	adds	r5, #1
 8004ed6:	2d1a      	cmp	r5, #26
 8004ed8:	f104 0404 	add.w	r4, r4, #4
 8004edc:	f106 0601 	add.w	r6, r6, #1
 8004ee0:	f47f af67 	bne.w	8004db2 <RN8302SpiScanData+0x12>
	meterDataDeal();
 8004ee4:	f7ff fc12 	bl	800470c <meterDataDeal>
}
 8004ee8:	b007      	add	sp, #28
 8004eea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	Dat = 65536000.0f / ReadValue;
 8004eee:	f24d 5056 	movw	r0, #54614	; 0xd556
				FrequencyDealFunc(i, val1, 0);
 8004ef2:	9a03      	ldr	r2, [sp, #12]
	Dat = 65536000.0f / ReadValue;
 8004ef4:	492e      	ldr	r1, [pc, #184]	; (8004fb0 <RN8302SpiScanData+0x210>)
	if((ReadValue>163840)||(ReadValue<109226))  //when 50HZ is 5120 ;+- 20% frequence is 6144 and 4096
 8004ef6:	f5a2 33d5 	sub.w	r3, r2, #109056	; 0x1aa00
 8004efa:	3baa      	subs	r3, #170	; 0xaa
	Dat = 65536000.0f / ReadValue;
 8004efc:	4283      	cmp	r3, r0
 8004efe:	bf94      	ite	ls
 8004f00:	4610      	movls	r0, r2
 8004f02:	4608      	movhi	r0, r1
 8004f04:	f7fb fe90 	bl	8000c28 <__aeabi_ui2f>
 8004f08:	4601      	mov	r1, r0
 8004f0a:	482a      	ldr	r0, [pc, #168]	; (8004fb4 <RN8302SpiScanData+0x214>)
 8004f0c:	f7fb ff98 	bl	8000e40 <__aeabi_fdiv>
	if(Dat>1)
 8004f10:	4649      	mov	r1, r9
	Dat = 65536000.0f / ReadValue;
 8004f12:	4680      	mov	r8, r0
	if(Dat>1)
 8004f14:	f7fc f89c 	bl	8001050 <__aeabi_fcmpgt>
 8004f18:	b100      	cbz	r0, 8004f1c <RN8302SpiScanData+0x17c>
	Dat=1;
 8004f1a:	46c8      	mov	r8, r9
	io[ChipNum][Addr] = Dat;
 8004f1c:	f8c4 8000 	str.w	r8, [r4]
 8004f20:	e7d8      	b.n	8004ed4 <RN8302SpiScanData+0x134>
	iic_FRAM_BufferRead((uint8_t*)&lastDat, EnergyAddr_FRAM[Addr-21], 4);
 8004f22:	4b25      	ldr	r3, [pc, #148]	; (8004fb8 <RN8302SpiScanData+0x218>)
	float lastDat=0;
 8004f24:	a806      	add	r0, sp, #24
	iic_FRAM_BufferRead((uint8_t*)&lastDat, EnergyAddr_FRAM[Addr-21], 4);
 8004f26:	442b      	add	r3, r5
 8004f28:	f813 8c15 	ldrb.w	r8, [r3, #-21]
 8004f2c:	2204      	movs	r2, #4
 8004f2e:	4641      	mov	r1, r8
	float lastDat=0;
 8004f30:	f840 7d08 	str.w	r7, [r0, #-8]!
				EnergyDealFunc(i, val1, 0);
 8004f34:	f8dd a00c 	ldr.w	sl, [sp, #12]
	iic_FRAM_BufferRead((uint8_t*)&lastDat, EnergyAddr_FRAM[Addr-21], 4);
 8004f38:	f7ff fa10 	bl	800435c <iic_FRAM_BufferRead>
	volatile  float Kpm =RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara.PRmsConst[RmsConstList[Addr]];
 8004f3c:	7832      	ldrb	r2, [r6, #0]
 8004f3e:	4b1f      	ldr	r3, [pc, #124]	; (8004fbc <RN8302SpiScanData+0x21c>)
 8004f40:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8004f44:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
 8004f46:	f7fb fe6f 	bl	8000c28 <__aeabi_ui2f>
 8004f4a:	9005      	str	r0, [sp, #20]
	Dat = ReadValue * Kpm;
 8004f4c:	f8dd b014 	ldr.w	fp, [sp, #20]
 8004f50:	4650      	mov	r0, sl
 8004f52:	f7fb fe69 	bl	8000c28 <__aeabi_ui2f>
 8004f56:	4659      	mov	r1, fp
 8004f58:	f7fb febe 	bl	8000cd8 <__aeabi_fmul>
	io[ChipNum][Addr] = Dat+lastDat;
 8004f5c:	9904      	ldr	r1, [sp, #16]
 8004f5e:	f7fb fdb3 	bl	8000ac8 <__addsf3>
	iic_FRAM_BufferWrite((uint8_t*)&(io[ChipNum][Addr]),EnergyAddr_FRAM[Addr-21],4);
 8004f62:	4641      	mov	r1, r8
	io[ChipNum][Addr] = Dat+lastDat;
 8004f64:	6020      	str	r0, [r4, #0]
	iic_FRAM_BufferWrite((uint8_t*)&(io[ChipNum][Addr]),EnergyAddr_FRAM[Addr-21],4);
 8004f66:	2204      	movs	r2, #4
 8004f68:	4620      	mov	r0, r4
 8004f6a:	f7ff f9c7 	bl	80042fc <iic_FRAM_BufferWrite>
	if (io[ChipNum][Addr] <1)
 8004f6e:	4649      	mov	r1, r9
 8004f70:	6820      	ldr	r0, [r4, #0]
 8004f72:	e75e      	b.n	8004e32 <RN8302SpiScanData+0x92>
 8004f74:	f3af 8000 	nop.w
 8004f78:	80000000 	.word	0x80000000
 8004f7c:	3ec4441e 	.word	0x3ec4441e
 8004f80:	20000388 	.word	0x20000388
 8004f84:	08008646 	.word	0x08008646
 8004f88:	0800861c 	.word	0x0800861c
 8004f8c:	08008636 	.word	0x08008636
 8004f90:	20000e00 	.word	0x20000e00
 8004f94:	20000c84 	.word	0x20000c84
 8004f98:	080085cd 	.word	0x080085cd
 8004f9c:	080085e8 	.word	0x080085e8
 8004fa0:	200007a0 	.word	0x200007a0
 8004fa4:	4c2db06c 	.word	0x4c2db06c
 8004fa8:	3ff80000 	.word	0x3ff80000
 8004fac:	41780000 	.word	0x41780000
 8004fb0:	00140001 	.word	0x00140001
 8004fb4:	4c7a0000 	.word	0x4c7a0000
 8004fb8:	080085c9 	.word	0x080085c9
 8004fbc:	200005a8 	.word	0x200005a8

08004fc0 <RN8302_Init>:
	return(err);
}


void RN8302_Init(SPI_HandleTypeDef *hspi, sRN8302FirmParaFile_TypeDef RN8302FirmPara)
{
 8004fc0:	b084      	sub	sp, #16
 8004fc2:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}

	sRN8302StruDataComm_TypeDef RN8302DataComm;
	RN8302DataComm.ucTemp8 = 0xe5; // 
 8004fc6:	f04f 08e5 	mov.w	r8, #229	; 0xe5
{
 8004fca:	4604      	mov	r4, r0
	RN8302_WriteReg(hspi, 0x0180, RN8302DataComm.ucTempBuf, 1);

	RN8302DataComm.ucTemp8 = 0xA2; // EMM,
 8004fcc:	27a2      	movs	r7, #162	; 0xa2
	RN8302_WriteReg(hspi, WMSW, RN8302DataComm.ucTempBuf, 1);

	RN8302DataComm.ucTemp8 = 0xfa; //
 8004fce:	26fa      	movs	r6, #250	; 0xfa
{
 8004fd0:	ad09      	add	r5, sp, #36	; 0x24
 8004fd2:	e885 000e 	stmia.w	r5, {r1, r2, r3}
	RN8302DataComm.ucTemp8 = 0xe5; // 
 8004fd6:	ad02      	add	r5, sp, #8
 8004fd8:	f805 8d08 	strb.w	r8, [r5, #-8]!
	RN8302_WriteReg(hspi, 0x0180, RN8302DataComm.ucTempBuf, 1);
 8004fdc:	462a      	mov	r2, r5
 8004fde:	2301      	movs	r3, #1
 8004fe0:	f44f 71c0 	mov.w	r1, #384	; 0x180
 8004fe4:	f7ff fd82 	bl	8004aec <RN8302_WriteReg>
	RN8302_WriteReg(hspi, WMSW, RN8302DataComm.ucTempBuf, 1);
 8004fe8:	462a      	mov	r2, r5
 8004fea:	2301      	movs	r3, #1
 8004fec:	f240 1181 	movw	r1, #385	; 0x181
 8004ff0:	4620      	mov	r0, r4
	RN8302DataComm.ucTemp8 = 0xA2; // EMM,
 8004ff2:	f88d 7000 	strb.w	r7, [sp]
	RN8302_WriteReg(hspi, WMSW, RN8302DataComm.ucTempBuf, 1);
 8004ff6:	f7ff fd79 	bl	8004aec <RN8302_WriteReg>
	RN8302_WriteReg(hspi, 0x0182, RN8302DataComm.ucTempBuf, 1);
 8004ffa:	462a      	mov	r2, r5
 8004ffc:	2301      	movs	r3, #1
 8004ffe:	f44f 71c1 	mov.w	r1, #386	; 0x182
 8005002:	4620      	mov	r0, r4
	RN8302DataComm.ucTemp8 = 0xfa; //
 8005004:	f88d 6000 	strb.w	r6, [sp]
	RN8302_WriteReg(hspi, 0x0182, RN8302DataComm.ucTempBuf, 1);
 8005008:	f7ff fd70 	bl	8004aec <RN8302_WriteReg>
	HAL_Delay(20);
 800500c:	2014      	movs	r0, #20
 800500e:	f7fc f891 	bl	8001134 <HAL_Delay>
	RN8302DataComm.ucTemp8 = 0xe5; //// 
	RN8302_WriteReg(hspi, 0x0180, RN8302DataComm.ucTempBuf, 1);
 8005012:	462a      	mov	r2, r5
 8005014:	2301      	movs	r3, #1
 8005016:	f44f 71c0 	mov.w	r1, #384	; 0x180
 800501a:	4620      	mov	r0, r4
	RN8302DataComm.ucTemp8 = 0xe5; //// 
 800501c:	f88d 8000 	strb.w	r8, [sp]
	RN8302_WriteReg(hspi, 0x0180, RN8302DataComm.ucTempBuf, 1);
 8005020:	f7ff fd64 	bl	8004aec <RN8302_WriteReg>

	RN8302DataComm.ucTemp8 = 0xA2; // EMM,
	RN8302_WriteReg(hspi, WMSW, RN8302DataComm.ucTempBuf, 1);
 8005024:	462a      	mov	r2, r5
 8005026:	2301      	movs	r3, #1
 8005028:	f240 1181 	movw	r1, #385	; 0x181
 800502c:	4620      	mov	r0, r4
	RN8302DataComm.ucTemp8 = 0xA2; // EMM,
 800502e:	f88d 7000 	strb.w	r7, [sp]
	RN8302_WriteReg(hspi, WMSW, RN8302DataComm.ucTempBuf, 1);
 8005032:	f7ff fd5b 	bl	8004aec <RN8302_WriteReg>

	RN8302DataComm.ucTempBuf[0] = 0x77; // // 
 8005036:	2377      	movs	r3, #119	; 0x77
	RN8302DataComm.ucTempBuf[1] = 0x77;
	RN8302DataComm.ucTempBuf[2] = 0x77;
	RN8302_WriteReg(hspi, 0x0162, RN8302DataComm.ucTempBuf, 3);
 8005038:	462a      	mov	r2, r5
	RN8302DataComm.ucTempBuf[0] = 0x77; // // 
 800503a:	f88d 3000 	strb.w	r3, [sp]
	RN8302DataComm.ucTempBuf[1] = 0x77;
 800503e:	f88d 3001 	strb.w	r3, [sp, #1]
	RN8302DataComm.ucTempBuf[2] = 0x77;
 8005042:	f88d 3002 	strb.w	r3, [sp, #2]
	RN8302_WriteReg(hspi, 0x0162, RN8302DataComm.ucTempBuf, 3);
 8005046:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800504a:	2303      	movs	r3, #3
 800504c:	4620      	mov	r0, r4
 800504e:	f7ff fd4d 	bl	8004aec <RN8302_WriteReg>
	//RN8302DataComm.wTemp16 = 0xd8d6;// HFConst  INT[P*3.6*10 6 *fosc / (32*EC*Un*Ib*2 31 )]EC
	RN8302DataComm.wTemp16 = RN8302FirmPara.HFConst1;//
 8005052:	f8bd 307c 	ldrh.w	r3, [sp, #124]	; 0x7c
	RN8302_WriteReg(hspi, HFCONST1, RN8302DataComm.ucTempBuf, 2);
 8005056:	462a      	mov	r2, r5
	RN8302DataComm.wTemp16 = RN8302FirmPara.HFConst1;//
 8005058:	f8ad 3000 	strh.w	r3, [sp]
	RN8302_WriteReg(hspi, HFCONST1, RN8302DataComm.ucTempBuf, 2);
 800505c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005060:	2302      	movs	r3, #2
 8005062:	4620      	mov	r0, r4
 8005064:	f7ff fd42 	bl	8004aec <RN8302_WriteReg>

	RN8302DataComm.wTemp16 = 0xd8d6;// HFConst  INT[P*3.6*10 6 *fosc / (32*EC*Un*Ib*2 31 )]EC
 8005068:	f64d 03d6 	movw	r3, #55510	; 0xd8d6
	//RN8302DataComm.wTemp16 = RN8302FirmPara.HFConst1;//
	RN8302_WriteReg(hspi, HFCONST2, RN8302DataComm.ucTempBuf, 2);
 800506c:	462a      	mov	r2, r5
	RN8302DataComm.wTemp16 = 0xd8d6;// HFConst  INT[P*3.6*10 6 *fosc / (32*EC*Un*Ib*2 31 )]EC
 800506e:	f8ad 3000 	strh.w	r3, [sp]
	RN8302_WriteReg(hspi, HFCONST2, RN8302DataComm.ucTempBuf, 2);
 8005072:	f240 1101 	movw	r1, #257	; 0x101
 8005076:	2302      	movs	r3, #2
 8005078:	4620      	mov	r0, r4
 800507a:	f7ff fd37 	bl	8004aec <RN8302_WriteReg>
	// 
	RN8302_WriteReg(hspi, GSUA, (uint8_t *)&RN8302FirmPara.VGain[0], 2);
 800507e:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
 8005082:	2302      	movs	r3, #2
 8005084:	f240 1113 	movw	r1, #275	; 0x113
 8005088:	4620      	mov	r0, r4
 800508a:	f7ff fd2f 	bl	8004aec <RN8302_WriteReg>
	RN8302_WriteReg(hspi, GSUB, (uint8_t *)&RN8302FirmPara.VGain[1], 2);
 800508e:	aa20      	add	r2, sp, #128	; 0x80
 8005090:	2302      	movs	r3, #2
 8005092:	f44f 718a 	mov.w	r1, #276	; 0x114
 8005096:	4620      	mov	r0, r4
 8005098:	f7ff fd28 	bl	8004aec <RN8302_WriteReg>
	RN8302_WriteReg(hspi, GSUC, (uint8_t *)&RN8302FirmPara.VGain[2], 2);
 800509c:	f10d 0282 	add.w	r2, sp, #130	; 0x82
 80050a0:	2302      	movs	r3, #2
 80050a2:	f240 1115 	movw	r1, #277	; 0x115
 80050a6:	4620      	mov	r0, r4
 80050a8:	f7ff fd20 	bl	8004aec <RN8302_WriteReg>

	// 
	RN8302_WriteReg(hspi, GSIA, (uint8_t *)&RN8302FirmPara.IGain[0], 2);
 80050ac:	aa21      	add	r2, sp, #132	; 0x84
 80050ae:	2302      	movs	r3, #2
 80050b0:	f44f 718b 	mov.w	r1, #278	; 0x116
 80050b4:	4620      	mov	r0, r4
 80050b6:	f7ff fd19 	bl	8004aec <RN8302_WriteReg>
	RN8302_WriteReg(hspi, GSIB, (uint8_t *)&RN8302FirmPara.IGain[1], 2);
 80050ba:	f10d 0286 	add.w	r2, sp, #134	; 0x86
 80050be:	2302      	movs	r3, #2
 80050c0:	f240 1117 	movw	r1, #279	; 0x117
 80050c4:	4620      	mov	r0, r4
 80050c6:	f7ff fd11 	bl	8004aec <RN8302_WriteReg>
	RN8302_WriteReg(hspi, GSIC, (uint8_t *)&RN8302FirmPara.IGain[2], 2);
 80050ca:	aa22      	add	r2, sp, #136	; 0x88
 80050cc:	2302      	movs	r3, #2
 80050ce:	f44f 718c 	mov.w	r1, #280	; 0x118
 80050d2:	4620      	mov	r0, r4
 80050d4:	f7ff fd0a 	bl	8004aec <RN8302_WriteReg>
	RN8302_WriteReg(hspi, GSIN, (uint8_t *)&RN8302FirmPara.IGain[3], 2);
 80050d8:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 80050dc:	2302      	movs	r3, #2
 80050de:	f240 1119 	movw	r1, #281	; 0x119
 80050e2:	4620      	mov	r0, r4
 80050e4:	f7ff fd02 	bl	8004aec <RN8302_WriteReg>
	//	RN8302_WriteReg(hspi,PB_OS,(uint8_t *)&RN8302FirmPara.UI_Offset[1],2);
	//	RN8302_WriteReg(hspi,PC_OS,(uint8_t *)&RN8302FirmPara.UI_Offset[2],2);
	// 
	//	RN8302_WriteReg(IStart_PS,(uint8_t *)&RN8302FirmPara.NOLOAD,2);
	///
	RN8302DataComm.wTemp16 = D_ZXOT;
 80050e8:	f240 1333 	movw	r3, #307	; 0x133
	RN8302_WriteReg(hspi, ZXOT, RN8302DataComm.ucTempBuf, 2);
 80050ec:	462a      	mov	r2, r5
	RN8302DataComm.wTemp16 = D_ZXOT;
 80050ee:	f8ad 3000 	strh.w	r3, [sp]
	RN8302_WriteReg(hspi, ZXOT, RN8302DataComm.ucTempBuf, 2);
 80050f2:	f240 1105 	movw	r1, #261	; 0x105
 80050f6:	2302      	movs	r3, #2
 80050f8:	4620      	mov	r0, r4
 80050fa:	f7ff fcf7 	bl	8004aec <RN8302_WriteReg>

	//
	RN8302DataComm.wTemp16 = D_LostVoltage;
 80050fe:	f241 53b6 	movw	r3, #5558	; 0x15b6
	RN8302_WriteReg(hspi, LostVoltT, RN8302DataComm.ucTempBuf, 2);
 8005102:	462a      	mov	r2, r5
	RN8302DataComm.wTemp16 = D_LostVoltage;
 8005104:	f8ad 3000 	strh.w	r3, [sp]
	RN8302_WriteReg(hspi, LostVoltT, RN8302DataComm.ucTempBuf, 2);
 8005108:	f44f 7182 	mov.w	r1, #260	; 0x104
 800510c:	2302      	movs	r3, #2
 800510e:	4620      	mov	r0, r4
 8005110:	f7ff fcec 	bl	8004aec <RN8302_WriteReg>
	//	RN8302_WriteReg(0x0185,RN8302DataComm.ucTempBuf,1);
	//	RN8302DataComm.ucTemp8 = 0; 
	//	RN8302_WriteReg(0x0184,RN8302DataComm.ucTempBuf,1);
	//CF
	RN8302DataComm.ucTempBuf[0] = 0x10;
	RN8302DataComm.ucTempBuf[1] = 0x32;
 8005114:	2332      	movs	r3, #50	; 0x32
 8005116:	f88d 3001 	strb.w	r3, [sp, #1]
	RN8302DataComm.ucTempBuf[2] = 0x07;
 800511a:	2307      	movs	r3, #7
	RN8302DataComm.ucTempBuf[0] = 0x10;
 800511c:	2710      	movs	r7, #16
	RN8302DataComm.ucTempBuf[2] = 0x07;
 800511e:	f88d 3002 	strb.w	r3, [sp, #2]
	RN8302_WriteReg(hspi, CFCFG, RN8302DataComm.ucTempBuf, 3);
 8005122:	462a      	mov	r2, r5
 8005124:	2303      	movs	r3, #3
 8005126:	f44f 71b0 	mov.w	r1, #352	; 0x160
 800512a:	4620      	mov	r0, r4
	RN8302DataComm.ucTempBuf[0] = 0x10;
 800512c:	f88d 7000 	strb.w	r7, [sp]
	RN8302_WriteReg(hspi, CFCFG, RN8302DataComm.ucTempBuf, 3);
 8005130:	f7ff fcdc 	bl	8004aec <RN8302_WriteReg>
	//   400000   EMUCFG 
	RN8302DataComm.ucTempBuf[0] = 0x40;
 8005134:	2340      	movs	r3, #64	; 0x40
 8005136:	f88d 3000 	strb.w	r3, [sp]
	RN8302DataComm.ucTempBuf[1] = 0x00;
 800513a:	2300      	movs	r3, #0
	RN8302DataComm.ucTempBuf[2] = 0x00;
	RN8302_WriteReg(hspi, 0x0161, RN8302DataComm.ucTempBuf, 3);
 800513c:	462a      	mov	r2, r5
	RN8302DataComm.ucTempBuf[1] = 0x00;
 800513e:	f88d 3001 	strb.w	r3, [sp, #1]
	RN8302DataComm.ucTempBuf[2] = 0x00;
 8005142:	f88d 3002 	strb.w	r3, [sp, #2]
	RN8302_WriteReg(hspi, 0x0161, RN8302DataComm.ucTempBuf, 3);
 8005146:	f240 1161 	movw	r1, #353	; 0x161
 800514a:	2303      	movs	r3, #3
 800514c:	4620      	mov	r0, r4
 800514e:	f7ff fccd 	bl	8004aec <RN8302_WriteReg>


	RN8302DataComm.ucTemp8 = 0x10; //  // 
	RN8302_WriteReg(hspi, 0x0163, RN8302DataComm.ucTempBuf, 1);
 8005152:	462a      	mov	r2, r5
 8005154:	2301      	movs	r3, #1
 8005156:	f240 1163 	movw	r1, #355	; 0x163
 800515a:	4620      	mov	r0, r4
	RN8302DataComm.ucTemp8 = 0x10; //  // 
 800515c:	f88d 7000 	strb.w	r7, [sp]
	RN8302_WriteReg(hspi, 0x0163, RN8302DataComm.ucTempBuf, 1);
 8005160:	f7ff fcc4 	bl	8004aec <RN8302_WriteReg>
	//RN8302DataComm.wTemp16=HFconst1
	//	Read_RN8302_Data();
	RN8302DataComm.ucTemp8 = 0xDC; // 
 8005164:	23dc      	movs	r3, #220	; 0xdc
	RN8302_WriteReg(hspi, 0x0180, RN8302DataComm.ucTempBuf, 1);
 8005166:	462a      	mov	r2, r5
	RN8302DataComm.ucTemp8 = 0xDC; // 
 8005168:	f88d 3000 	strb.w	r3, [sp]
	RN8302_WriteReg(hspi, 0x0180, RN8302DataComm.ucTempBuf, 1);
 800516c:	f44f 71c0 	mov.w	r1, #384	; 0x180
 8005170:	2301      	movs	r3, #1
 8005172:	4620      	mov	r0, r4
 8005174:	f7ff fcba 	bl	8004aec <RN8302_WriteReg>
	HAL_Delay(250);
 8005178:	4630      	mov	r0, r6
 800517a:	f7fb ffdb 	bl	8001134 <HAL_Delay>
}
 800517e:	b002      	add	sp, #8
 8005180:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005184:	b004      	add	sp, #16
 8005186:	4770      	bx	lr

08005188 <ParameterVerification>:
	int32_t Read_data = 0;
	float   ADErr[3] = { 0, 0,0};
	//HAL_IWDG_Refresh(&hiwdg);

	sRN8302StruDataComm_TypeDef RN8302DataComm;
	RN8302DataComm.ucTemp8 = 0xe5; // 
 8005188:	23e5      	movs	r3, #229	; 0xe5
{
 800518a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	float   ADErr[3] = { 0, 0,0};
 800518e:	2500      	movs	r5, #0
	int32_t Read_data = 0;
 8005190:	2700      	movs	r7, #0
{
 8005192:	b08b      	sub	sp, #44	; 0x2c
	RN8302DataComm.ucTemp8 = 0xe5; // 
 8005194:	aa0a      	add	r2, sp, #40	; 0x28
 8005196:	f802 3d14 	strb.w	r3, [r2, #-20]!
{
 800519a:	9100      	str	r1, [sp, #0]
	RN8302_WriteReg(hspi, 0x0180, RN8302DataComm.ucTempBuf, 1);
 800519c:	2301      	movs	r3, #1
 800519e:	f44f 71c0 	mov.w	r1, #384	; 0x180
{
 80051a2:	4604      	mov	r4, r0
	int32_t Read_data = 0;
 80051a4:	9704      	str	r7, [sp, #16]
	float   ADErr[3] = { 0, 0,0};
 80051a6:	9507      	str	r5, [sp, #28]
 80051a8:	9508      	str	r5, [sp, #32]
 80051aa:	9509      	str	r5, [sp, #36]	; 0x24
	RN8302_WriteReg(hspi, 0x0180, RN8302DataComm.ucTempBuf, 1);
 80051ac:	f7ff fc9e 	bl	8004aec <RN8302_WriteReg>
	RN8302FirmPara->HFConst1 = 1598;
 80051b0:	f240 633e 	movw	r3, #1598	; 0x63e
	// 
	RN8302_WriteReg(hspi, GSIA, (uint8_t*)&Read_data, 2);
	RN8302_WriteReg(hspi, GSIB, (uint8_t*)&Read_data, 2);
	RN8302_WriteReg(hspi, GSIC, (uint8_t*)&Read_data, 2);
	RN8302_WriteReg(hspi, GSIN, (uint8_t*)&Read_data, 2);
	HAL_Delay(1000);
 80051b4:	f04f 0805 	mov.w	r8, #5
	RN8302FirmPara->HFConst1 = 1598;
 80051b8:	9a00      	ldr	r2, [sp, #0]
	Read_data = 0;
 80051ba:	ae0a      	add	r6, sp, #40	; 0x28
	RN8302FirmPara->HFConst1 = 1598;
 80051bc:	f822 3f58 	strh.w	r3, [r2, #88]!
	RN8302_WriteReg(hspi, HFCONST1, (uint8_t*)&(RN8302FirmPara->HFConst1), 2);//HFconst1
 80051c0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80051c4:	2302      	movs	r3, #2
 80051c6:	4620      	mov	r0, r4
 80051c8:	f7ff fc90 	bl	8004aec <RN8302_WriteReg>
	Read_data = 0;
 80051cc:	f846 7d18 	str.w	r7, [r6, #-24]!
	RN8302_WriteReg(hspi, GSUA, (uint8_t*)&Read_data, 2);
 80051d0:	2302      	movs	r3, #2
 80051d2:	4632      	mov	r2, r6
 80051d4:	f240 1113 	movw	r1, #275	; 0x113
 80051d8:	4620      	mov	r0, r4
 80051da:	f7ff fc87 	bl	8004aec <RN8302_WriteReg>
	RN8302_WriteReg(hspi, GSUB, (uint8_t*)&Read_data, 2);
 80051de:	2302      	movs	r3, #2
 80051e0:	4632      	mov	r2, r6
 80051e2:	f44f 718a 	mov.w	r1, #276	; 0x114
 80051e6:	4620      	mov	r0, r4
 80051e8:	f7ff fc80 	bl	8004aec <RN8302_WriteReg>
	RN8302_WriteReg(hspi, GSUC, (uint8_t*)&Read_data, 2);
 80051ec:	2302      	movs	r3, #2
 80051ee:	4632      	mov	r2, r6
 80051f0:	f240 1115 	movw	r1, #277	; 0x115
 80051f4:	4620      	mov	r0, r4
 80051f6:	f7ff fc79 	bl	8004aec <RN8302_WriteReg>
	RN8302_WriteReg(hspi, GSIA, (uint8_t*)&Read_data, 2);
 80051fa:	2302      	movs	r3, #2
 80051fc:	4632      	mov	r2, r6
 80051fe:	f44f 718b 	mov.w	r1, #278	; 0x116
 8005202:	4620      	mov	r0, r4
 8005204:	f7ff fc72 	bl	8004aec <RN8302_WriteReg>
	RN8302_WriteReg(hspi, GSIB, (uint8_t*)&Read_data, 2);
 8005208:	2302      	movs	r3, #2
 800520a:	4632      	mov	r2, r6
 800520c:	f240 1117 	movw	r1, #279	; 0x117
 8005210:	4620      	mov	r0, r4
 8005212:	f7ff fc6b 	bl	8004aec <RN8302_WriteReg>
	RN8302_WriteReg(hspi, GSIC, (uint8_t*)&Read_data, 2);
 8005216:	2302      	movs	r3, #2
 8005218:	4632      	mov	r2, r6
 800521a:	f44f 718c 	mov.w	r1, #280	; 0x118
 800521e:	4620      	mov	r0, r4
 8005220:	f7ff fc64 	bl	8004aec <RN8302_WriteReg>
	RN8302_WriteReg(hspi, GSIN, (uint8_t*)&Read_data, 2);
 8005224:	2302      	movs	r3, #2
 8005226:	4632      	mov	r2, r6
 8005228:	f240 1119 	movw	r1, #281	; 0x119
 800522c:	4620      	mov	r0, r4
 800522e:	f7ff fc5d 	bl	8004aec <RN8302_WriteReg>
	for (j = 0; j < 5; j++)
	{
		for (i = 0; i < 3; i++)  //for (i = 0; i < 3; i++)  //
		{
			RN8302_ReadReg(hspi, 0x0007 + i, &Read_data, 4);
			ADErr[i] += ((float)Read_data - (float)Standard_Voltage) / Standard_Voltage;
 8005232:	f8df 923c 	ldr.w	r9, [pc, #572]	; 8005470 <ParameterVerification+0x2e8>
	HAL_Delay(1000);
 8005236:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800523a:	f7fb ff7b 	bl	8001134 <HAL_Delay>
			ADErr[i] += ((float)Read_data - (float)Standard_Voltage) / Standard_Voltage;
 800523e:	af07      	add	r7, sp, #28
 8005240:	9501      	str	r5, [sp, #4]
{
 8005242:	2500      	movs	r5, #0
 8005244:	1de9      	adds	r1, r5, #7
 8005246:	2304      	movs	r3, #4
 8005248:	4632      	mov	r2, r6
 800524a:	b289      	uxth	r1, r1
 800524c:	4620      	mov	r0, r4
 800524e:	f7ff fcf5 	bl	8004c3c <RN8302_ReadReg.part.0>
			ADErr[i] += ((float)Read_data - (float)Standard_Voltage) / Standard_Voltage;
 8005252:	9804      	ldr	r0, [sp, #16]
 8005254:	f7fb fcec 	bl	8000c30 <__aeabi_i2f>
 8005258:	4649      	mov	r1, r9
 800525a:	f7fb fc33 	bl	8000ac4 <__aeabi_fsub>
 800525e:	4649      	mov	r1, r9
 8005260:	f7fb fdee 	bl	8000e40 <__aeabi_fdiv>
 8005264:	f857 1025 	ldr.w	r1, [r7, r5, lsl #2]
 8005268:	f7fb fc2e 	bl	8000ac8 <__addsf3>
 800526c:	f847 0025 	str.w	r0, [r7, r5, lsl #2]
 8005270:	3501      	adds	r5, #1
		for (i = 0; i < 3; i++)  //for (i = 0; i < 3; i++)  //
 8005272:	2d03      	cmp	r5, #3
 8005274:	d1e6      	bne.n	8005244 <ParameterVerification+0xbc>
		}
		HAL_Delay(250);
 8005276:	20fa      	movs	r0, #250	; 0xfa
 8005278:	f108 38ff 	add.w	r8, r8, #4294967295
 800527c:	f7fb ff5a 	bl	8001134 <HAL_Delay>
	for (j = 0; j < 5; j++)
 8005280:	f018 08ff 	ands.w	r8, r8, #255	; 0xff
 8005284:	d1dd      	bne.n	8005242 <ParameterVerification+0xba>
 8005286:	46bb      	mov	fp, r7
 8005288:	46b9      	mov	r9, r7
 800528a:	f240 1513 	movw	r5, #275	; 0x113
 800528e:	9b00      	ldr	r3, [sp, #0]
 8005290:	f103 0a5a 	add.w	sl, r3, #90	; 0x5a
	}
	for (i = 0; i < 3; i++)  //
	{
		ADErr[i] = ADErr[i] / 5.0;
 8005294:	4974      	ldr	r1, [pc, #464]	; (8005468 <ParameterVerification+0x2e0>)
 8005296:	f8d9 0000 	ldr.w	r0, [r9]
 800529a:	f7fb fdd1 	bl	8000e40 <__aeabi_fdiv>
 800529e:	4680      	mov	r8, r0
		if (ADErr[i]<ERROR_UPPER_LIMIT&&ADErr[i]>ERROR_LOWER_LIMIT)
 80052a0:	f7fb f8ce 	bl	8000440 <__aeabi_f2d>
 80052a4:	a36c      	add	r3, pc, #432	; (adr r3, 8005458 <ParameterVerification+0x2d0>)
 80052a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052aa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80052ae:	f7fb fb8d 	bl	80009cc <__aeabi_dcmplt>
 80052b2:	b390      	cbz	r0, 800531a <ParameterVerification+0x192>
 80052b4:	a36a      	add	r3, pc, #424	; (adr r3, 8005460 <ParameterVerification+0x2d8>)
 80052b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80052be:	f7fb fba3 	bl	8000a08 <__aeabi_dcmpgt>
 80052c2:	b350      	cbz	r0, 800531a <ParameterVerification+0x192>
		{
			ADErr[i] = (-ADErr[i] / (1 + ADErr[i]));
 80052c4:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 80052c8:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80052cc:	4640      	mov	r0, r8
 80052ce:	9302      	str	r3, [sp, #8]
 80052d0:	f7fb fbfa 	bl	8000ac8 <__addsf3>
 80052d4:	9b02      	ldr	r3, [sp, #8]
 80052d6:	4601      	mov	r1, r0
 80052d8:	4618      	mov	r0, r3
 80052da:	f7fb fdb1 	bl	8000e40 <__aeabi_fdiv>
			if (ADErr[i] > 0)
 80052de:	2100      	movs	r1, #0
			ADErr[i] = (-ADErr[i] / (1 + ADErr[i]));
 80052e0:	f8c9 0000 	str.w	r0, [r9]
 80052e4:	4680      	mov	r8, r0
			if (ADErr[i] > 0)
 80052e6:	f7fb feb3 	bl	8001050 <__aeabi_fcmpgt>
				RN8302FirmPara->VGain[i] = (uint16_t)(ADErr[i] * 32768);
 80052ea:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
			if (ADErr[i] > 0)
 80052ee:	2800      	cmp	r0, #0
 80052f0:	f000 80a3 	beq.w	800543a <ParameterVerification+0x2b2>
				RN8302FirmPara->VGain[i] = (uint16_t)(ADErr[i] * 32768);
 80052f4:	4640      	mov	r0, r8
 80052f6:	f7fb fcef 	bl	8000cd8 <__aeabi_fmul>
			else
				RN8302FirmPara->VGain[i] = (uint16_t)(65535 + ADErr[i] * 32768);
 80052fa:	f7fb feb3 	bl	8001064 <__aeabi_f2uiz>
			RN8302_WriteReg(hspi, GSUA + i, (uint8_t *)&(RN8302FirmPara->VGain[i]), 2);
 80052fe:	2302      	movs	r3, #2
				RN8302FirmPara->VGain[i] = (uint16_t)(65535 + ADErr[i] * 32768);
 8005300:	f8aa 0000 	strh.w	r0, [sl]
			RN8302_WriteReg(hspi, GSUA + i, (uint8_t *)&(RN8302FirmPara->VGain[i]), 2);
 8005304:	4652      	mov	r2, sl
 8005306:	4629      	mov	r1, r5
 8005308:	4620      	mov	r0, r4
 800530a:	f7ff fbef 	bl	8004aec <RN8302_WriteReg>
 800530e:	2302      	movs	r3, #2
 8005310:	aa04      	add	r2, sp, #16
 8005312:	4629      	mov	r1, r5
 8005314:	4620      	mov	r0, r4
 8005316:	f7ff fc91 	bl	8004c3c <RN8302_ReadReg.part.0>
 800531a:	3501      	adds	r5, #1
			RN8302_ReadReg(hspi, GSUA + i, &Read_data, 2);
		}
		ADErr[i] = 0;
 800531c:	9b01      	ldr	r3, [sp, #4]
 800531e:	b2ad      	uxth	r5, r5
	for (i = 0; i < 3; i++)  //
 8005320:	f5b5 7f8b 	cmp.w	r5, #278	; 0x116
		ADErr[i] = 0;
 8005324:	f849 3b04 	str.w	r3, [r9], #4
 8005328:	f10a 0a02 	add.w	sl, sl, #2
	for (i = 0; i < 3; i++)  //
 800532c:	d1b2      	bne.n	8005294 <ParameterVerification+0x10c>
 800532e:	f04f 0905 	mov.w	r9, #5
	for (j = 0; j < 5; j++)
	{
		for (i = 0; i < 3; i++)  //
		{
			RN8302_ReadReg(hspi, 0x000B + i, &Read_data, 4);
			ADErr[i] += ((float)Read_data - (float)Standard_Current) / Standard_Current;
 8005332:	f8df a140 	ldr.w	sl, [pc, #320]	; 8005474 <ParameterVerification+0x2ec>
	for (j = 0; j < 5; j++)
 8005336:	f04f 0800 	mov.w	r8, #0
 800533a:	f108 010b 	add.w	r1, r8, #11
 800533e:	2304      	movs	r3, #4
 8005340:	4632      	mov	r2, r6
 8005342:	b289      	uxth	r1, r1
 8005344:	4620      	mov	r0, r4
 8005346:	f7ff fc79 	bl	8004c3c <RN8302_ReadReg.part.0>
			ADErr[i] += ((float)Read_data - (float)Standard_Current) / Standard_Current;
 800534a:	9804      	ldr	r0, [sp, #16]
 800534c:	f7fb fc70 	bl	8000c30 <__aeabi_i2f>
 8005350:	4651      	mov	r1, sl
 8005352:	f7fb fbb7 	bl	8000ac4 <__aeabi_fsub>
 8005356:	4651      	mov	r1, sl
 8005358:	f7fb fd72 	bl	8000e40 <__aeabi_fdiv>
 800535c:	f857 1028 	ldr.w	r1, [r7, r8, lsl #2]
 8005360:	f7fb fbb2 	bl	8000ac8 <__addsf3>
 8005364:	f847 0028 	str.w	r0, [r7, r8, lsl #2]
 8005368:	f108 0801 	add.w	r8, r8, #1
		for (i = 0; i < 3; i++)  //
 800536c:	f1b8 0f03 	cmp.w	r8, #3
 8005370:	d1e3      	bne.n	800533a <ParameterVerification+0x1b2>
		}
		//if(ADErr<ERROR_LOWER_LIMIT)
		//break;
		HAL_Delay(250);
 8005372:	20fa      	movs	r0, #250	; 0xfa
 8005374:	f109 39ff 	add.w	r9, r9, #4294967295
 8005378:	f7fb fedc 	bl	8001134 <HAL_Delay>
	for (j = 0; j < 5; j++)
 800537c:	f019 09ff 	ands.w	r9, r9, #255	; 0xff
 8005380:	d1d9      	bne.n	8005336 <ParameterVerification+0x1ae>
 8005382:	9b00      	ldr	r3, [sp, #0]
	}
	for (i = 0; i < 3; i++)  //
	{

		ADErr[i] = ADErr[i] / 5.0;
 8005384:	f8df a0e0 	ldr.w	sl, [pc, #224]	; 8005468 <ParameterVerification+0x2e0>
 8005388:	f103 0860 	add.w	r8, r3, #96	; 0x60
 800538c:	4651      	mov	r1, sl
 800538e:	f8db 0000 	ldr.w	r0, [fp]
 8005392:	f7fb fd55 	bl	8000e40 <__aeabi_fdiv>
 8005396:	4681      	mov	r9, r0
		if (ADErr[i]<ERROR_UPPER_LIMIT&&ADErr[i]>ERROR_LOWER_LIMIT)
 8005398:	f7fb f852 	bl	8000440 <__aeabi_f2d>
 800539c:	a32e      	add	r3, pc, #184	; (adr r3, 8005458 <ParameterVerification+0x2d0>)
 800539e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053a2:	4606      	mov	r6, r0
 80053a4:	460f      	mov	r7, r1
 80053a6:	f7fb fb11 	bl	80009cc <__aeabi_dcmplt>
 80053aa:	b370      	cbz	r0, 800540a <ParameterVerification+0x282>
 80053ac:	a32c      	add	r3, pc, #176	; (adr r3, 8005460 <ParameterVerification+0x2d8>)
 80053ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053b2:	4630      	mov	r0, r6
 80053b4:	4639      	mov	r1, r7
 80053b6:	f7fb fb27 	bl	8000a08 <__aeabi_dcmpgt>
 80053ba:	b330      	cbz	r0, 800540a <ParameterVerification+0x282>
		{
			ADErr[i] = (-ADErr[i] / (1 + ADErr[i]));
 80053bc:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80053c0:	4648      	mov	r0, r9
 80053c2:	f7fb fb81 	bl	8000ac8 <__addsf3>
 80053c6:	f109 4600 	add.w	r6, r9, #2147483648	; 0x80000000
 80053ca:	4601      	mov	r1, r0
 80053cc:	4630      	mov	r0, r6
 80053ce:	f7fb fd37 	bl	8000e40 <__aeabi_fdiv>
			if (ADErr[i]> 0)
 80053d2:	2100      	movs	r1, #0
			ADErr[i] = (-ADErr[i] / (1 + ADErr[i]));
 80053d4:	f8cb 0000 	str.w	r0, [fp]
 80053d8:	4606      	mov	r6, r0
			if (ADErr[i]> 0)
 80053da:	f7fb fe39 	bl	8001050 <__aeabi_fcmpgt>
				RN8302FirmPara->IGain[i] = (uint16_t)(ADErr [i]* 32768);
 80053de:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
			if (ADErr[i]> 0)
 80053e2:	b388      	cbz	r0, 8005448 <ParameterVerification+0x2c0>
				RN8302FirmPara->IGain[i] = (uint16_t)(ADErr [i]* 32768);
 80053e4:	4630      	mov	r0, r6
 80053e6:	f7fb fc77 	bl	8000cd8 <__aeabi_fmul>
			else
				RN8302FirmPara->IGain[i] = (uint16_t)(65535 + ADErr [i]* 32768);
 80053ea:	f7fb fe3b 	bl	8001064 <__aeabi_f2uiz>

			RN8302_WriteReg(hspi, GSIA + i, (uint8_t *)&(RN8302FirmPara->IGain[i]), 2);
 80053ee:	2302      	movs	r3, #2
				RN8302FirmPara->IGain[i] = (uint16_t)(65535 + ADErr [i]* 32768);
 80053f0:	f8a8 0000 	strh.w	r0, [r8]
			RN8302_WriteReg(hspi, GSIA + i, (uint8_t *)&(RN8302FirmPara->IGain[i]), 2);
 80053f4:	4642      	mov	r2, r8
 80053f6:	4629      	mov	r1, r5
 80053f8:	4620      	mov	r0, r4
 80053fa:	f7ff fb77 	bl	8004aec <RN8302_WriteReg>
 80053fe:	2302      	movs	r3, #2
 8005400:	aa04      	add	r2, sp, #16
 8005402:	4629      	mov	r1, r5
 8005404:	4620      	mov	r0, r4
 8005406:	f7ff fc19 	bl	8004c3c <RN8302_ReadReg.part.0>
			RN8302_ReadReg(hspi, GSIA + i, &Read_data, 2);

		}
		ADErr [i]= 0;
 800540a:	9b01      	ldr	r3, [sp, #4]
 800540c:	3501      	adds	r5, #1
 800540e:	f84b 3b04 	str.w	r3, [fp], #4
	for (i = 0; i < 3; i++)  //
 8005412:	f240 1319 	movw	r3, #281	; 0x119
 8005416:	b2ad      	uxth	r5, r5
 8005418:	429d      	cmp	r5, r3
 800541a:	f108 0802 	add.w	r8, r8, #2
 800541e:	d1b5      	bne.n	800538c <ParameterVerification+0x204>
	}
	RN8302DataComm.ucTemp8 = 0xDC; // 
 8005420:	23dc      	movs	r3, #220	; 0xdc
 8005422:	aa0a      	add	r2, sp, #40	; 0x28
 8005424:	f802 3d14 	strb.w	r3, [r2, #-20]!
	RN8302_WriteReg(hspi, 0x0180, RN8302DataComm.ucTempBuf, 1);
 8005428:	f44f 71c0 	mov.w	r1, #384	; 0x180
 800542c:	2301      	movs	r3, #1
 800542e:	4620      	mov	r0, r4
 8005430:	f7ff fb5c 	bl	8004aec <RN8302_WriteReg>


}
 8005434:	b00b      	add	sp, #44	; 0x2c
 8005436:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				RN8302FirmPara->VGain[i] = (uint16_t)(65535 + ADErr[i] * 32768);
 800543a:	4640      	mov	r0, r8
 800543c:	f7fb fc4c 	bl	8000cd8 <__aeabi_fmul>
 8005440:	490a      	ldr	r1, [pc, #40]	; (800546c <ParameterVerification+0x2e4>)
 8005442:	f7fb fb41 	bl	8000ac8 <__addsf3>
 8005446:	e758      	b.n	80052fa <ParameterVerification+0x172>
				RN8302FirmPara->IGain[i] = (uint16_t)(65535 + ADErr [i]* 32768);
 8005448:	4630      	mov	r0, r6
 800544a:	f7fb fc45 	bl	8000cd8 <__aeabi_fmul>
 800544e:	4907      	ldr	r1, [pc, #28]	; (800546c <ParameterVerification+0x2e4>)
 8005450:	f7fb fb3a 	bl	8000ac8 <__addsf3>
 8005454:	e7c9      	b.n	80053ea <ParameterVerification+0x262>
 8005456:	bf00      	nop
 8005458:	9999999a 	.word	0x9999999a
 800545c:	3fc99999 	.word	0x3fc99999
 8005460:	9999999a 	.word	0x9999999a
 8005464:	bfc99999 	.word	0xbfc99999
 8005468:	40a00000 	.word	0x40a00000
 800546c:	477fff00 	.word	0x477fff00
 8005470:	4c2db06c 	.word	0x4c2db06c
 8005474:	4bc00000 	.word	0x4bc00000

08005478 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8005478:	4b20      	ldr	r3, [pc, #128]	; (80054fc <HAL_MspInit+0x84>)
{
 800547a:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 800547c:	699a      	ldr	r2, [r3, #24]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800547e:	2003      	movs	r0, #3
  __HAL_RCC_AFIO_CLK_ENABLE();
 8005480:	f042 0201 	orr.w	r2, r2, #1
 8005484:	619a      	str	r2, [r3, #24]
 8005486:	699b      	ldr	r3, [r3, #24]
 8005488:	f003 0301 	and.w	r3, r3, #1
 800548c:	9301      	str	r3, [sp, #4]
 800548e:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005490:	f7fb fe72 	bl	8001178 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8005494:	2200      	movs	r2, #0
 8005496:	f06f 000b 	mvn.w	r0, #11
 800549a:	4611      	mov	r1, r2
 800549c:	f7fb fe7e 	bl	800119c <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80054a0:	2200      	movs	r2, #0
 80054a2:	f06f 000a 	mvn.w	r0, #10
 80054a6:	4611      	mov	r1, r2
 80054a8:	f7fb fe78 	bl	800119c <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80054ac:	2200      	movs	r2, #0
 80054ae:	f06f 0009 	mvn.w	r0, #9
 80054b2:	4611      	mov	r1, r2
 80054b4:	f7fb fe72 	bl	800119c <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 80054b8:	2200      	movs	r2, #0
 80054ba:	f06f 0004 	mvn.w	r0, #4
 80054be:	4611      	mov	r1, r2
 80054c0:	f7fb fe6c 	bl	800119c <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80054c4:	2200      	movs	r2, #0
 80054c6:	f06f 0003 	mvn.w	r0, #3
 80054ca:	4611      	mov	r1, r2
 80054cc:	f7fb fe66 	bl	800119c <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80054d0:	2200      	movs	r2, #0
 80054d2:	f06f 0001 	mvn.w	r0, #1
 80054d6:	4611      	mov	r1, r2
 80054d8:	f7fb fe60 	bl	800119c <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80054dc:	2200      	movs	r2, #0
 80054de:	f04f 30ff 	mov.w	r0, #4294967295
 80054e2:	4611      	mov	r1, r2
 80054e4:	f7fb fe5a 	bl	800119c <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80054e8:	4a05      	ldr	r2, [pc, #20]	; (8005500 <HAL_MspInit+0x88>)
 80054ea:	6853      	ldr	r3, [r2, #4]
 80054ec:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80054f0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80054f4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80054f6:	b003      	add	sp, #12
 80054f8:	f85d fb04 	ldr.w	pc, [sp], #4
 80054fc:	40021000 	.word	0x40021000
 8005500:	40010000 	.word	0x40010000

08005504 <NMI_Handler>:
 8005504:	4770      	bx	lr

08005506 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8005506:	e7fe      	b.n	8005506 <HardFault_Handler>

08005508 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8005508:	e7fe      	b.n	8005508 <MemManage_Handler>

0800550a <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 800550a:	e7fe      	b.n	800550a <BusFault_Handler>

0800550c <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 800550c:	e7fe      	b.n	800550c <UsageFault_Handler>

0800550e <SVC_Handler>:
 800550e:	4770      	bx	lr

08005510 <DebugMon_Handler>:
 8005510:	4770      	bx	lr

08005512 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8005512:	4770      	bx	lr

08005514 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8005514:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005516:	f7fb fdfb 	bl	8001110 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800551a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 800551e:	f7fb bec0 	b.w	80012a2 <HAL_SYSTICK_IRQHandler>
	...

08005524 <DMA1_Channel2_IRQHandler>:
void DMA1_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8005524:	4801      	ldr	r0, [pc, #4]	; (800552c <DMA1_Channel2_IRQHandler+0x8>)
 8005526:	f7fb bfb7 	b.w	8001498 <HAL_DMA_IRQHandler>
 800552a:	bf00      	nop
 800552c:	20000b74 	.word	0x20000b74

08005530 <DMA1_Channel3_IRQHandler>:
void DMA1_Channel3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8005530:	4801      	ldr	r0, [pc, #4]	; (8005538 <DMA1_Channel3_IRQHandler+0x8>)
 8005532:	f7fb bfb1 	b.w	8001498 <HAL_DMA_IRQHandler>
 8005536:	bf00      	nop
 8005538:	200008fc 	.word	0x200008fc

0800553c <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800553c:	4801      	ldr	r0, [pc, #4]	; (8005544 <DMA1_Channel4_IRQHandler+0x8>)
 800553e:	f7fb bfab 	b.w	8001498 <HAL_DMA_IRQHandler>
 8005542:	bf00      	nop
 8005544:	20000bb8 	.word	0x20000bb8

08005548 <DMA1_Channel5_IRQHandler>:
void DMA1_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8005548:	4801      	ldr	r0, [pc, #4]	; (8005550 <DMA1_Channel5_IRQHandler+0x8>)
 800554a:	f7fb bfa5 	b.w	8001498 <HAL_DMA_IRQHandler>
 800554e:	bf00      	nop
 8005550:	20000bfc 	.word	0x20000bfc

08005554 <DMA1_Channel6_IRQHandler>:
void DMA1_Channel6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8005554:	4801      	ldr	r0, [pc, #4]	; (800555c <DMA1_Channel6_IRQHandler+0x8>)
 8005556:	f7fb bf9f 	b.w	8001498 <HAL_DMA_IRQHandler>
 800555a:	bf00      	nop
 800555c:	200008b8 	.word	0x200008b8

08005560 <DMA1_Channel7_IRQHandler>:
void DMA1_Channel7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8005560:	4801      	ldr	r0, [pc, #4]	; (8005568 <DMA1_Channel7_IRQHandler+0x8>)
 8005562:	f7fb bf99 	b.w	8001498 <HAL_DMA_IRQHandler>
 8005566:	bf00      	nop
 8005568:	20000c40 	.word	0x20000c40

0800556c <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800556c:	4801      	ldr	r0, [pc, #4]	; (8005574 <TIM2_IRQHandler+0x8>)
 800556e:	f7fd b9a0 	b.w	80028b2 <HAL_TIM_IRQHandler>
 8005572:	bf00      	nop
 8005574:	20000878 	.word	0x20000878

08005578 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005578:	4801      	ldr	r0, [pc, #4]	; (8005580 <TIM3_IRQHandler+0x8>)
 800557a:	f7fd b99a 	b.w	80028b2 <HAL_TIM_IRQHandler>
 800557e:	bf00      	nop
 8005580:	20000838 	.word	0x20000838

08005584 <USART1_IRQHandler>:

/**
* @brief This function handles USART1 global interrupt.
*/
void USART1_IRQHandler(void)
{
 8005584:	b513      	push	{r0, r1, r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */
    if(__HAL_UART_GET_FLAG(&huart1, UART_FLAG_IDLE)!= RESET)
 8005586:	4c10      	ldr	r4, [pc, #64]	; (80055c8 <USART1_IRQHandler+0x44>)
 8005588:	6823      	ldr	r3, [r4, #0]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	06db      	lsls	r3, r3, #27
 800558e:	d516      	bpl.n	80055be <USART1_IRQHandler+0x3a>
{
	HAL_UART_DMAStop(&huart1);
 8005590:	4620      	mov	r0, r4
 8005592:	f7fd fce7 	bl	8002f64 <HAL_UART_DMAStop>

	__HAL_UART_CLEAR_IDLEFLAG(&huart1);
 8005596:	2300      	movs	r3, #0
 8005598:	9301      	str	r3, [sp, #4]
 800559a:	6823      	ldr	r3, [r4, #0]
	RecConfigParaSize= RxSize-__HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
	HAL_UART_Receive_DMA(&huart1,(Usart1_DMARxdataBuffer),RxSize);
 800559c:	490b      	ldr	r1, [pc, #44]	; (80055cc <USART1_IRQHandler+0x48>)
	__HAL_UART_CLEAR_IDLEFLAG(&huart1);
 800559e:	681a      	ldr	r2, [r3, #0]
	HAL_UART_Receive_DMA(&huart1,(Usart1_DMARxdataBuffer),RxSize);
 80055a0:	4620      	mov	r0, r4
	__HAL_UART_CLEAR_IDLEFLAG(&huart1);
 80055a2:	9201      	str	r2, [sp, #4]
 80055a4:	685b      	ldr	r3, [r3, #4]
	RecConfigParaSize= RxSize-__HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
 80055a6:	4a0a      	ldr	r2, [pc, #40]	; (80055d0 <USART1_IRQHandler+0x4c>)
	__HAL_UART_CLEAR_IDLEFLAG(&huart1);
 80055a8:	9301      	str	r3, [sp, #4]
 80055aa:	9b01      	ldr	r3, [sp, #4]
	RecConfigParaSize= RxSize-__HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
 80055ac:	4b09      	ldr	r3, [pc, #36]	; (80055d4 <USART1_IRQHandler+0x50>)
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	685b      	ldr	r3, [r3, #4]
 80055b2:	f1c3 03fa 	rsb	r3, r3, #250	; 0xfa
 80055b6:	7013      	strb	r3, [r2, #0]
	HAL_UART_Receive_DMA(&huart1,(Usart1_DMARxdataBuffer),RxSize);
 80055b8:	22fa      	movs	r2, #250	; 0xfa
 80055ba:	f7fd fc8b 	bl	8002ed4 <HAL_UART_Receive_DMA>
}

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80055be:	4802      	ldr	r0, [pc, #8]	; (80055c8 <USART1_IRQHandler+0x44>)
 80055c0:	f7fd fda4 	bl	800310c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80055c4:	b002      	add	sp, #8
 80055c6:	bd10      	pop	{r4, pc}
 80055c8:	20000c84 	.word	0x20000c84
 80055cc:	20000cc4 	.word	0x20000cc4
 80055d0:	20000528 	.word	0x20000528
 80055d4:	20000bfc 	.word	0x20000bfc

080055d8 <USART2_IRQHandler>:

/**
* @brief This function handles USART2 global interrupt.
*/
void USART2_IRQHandler(void)
{
 80055d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */
    if(__HAL_UART_GET_FLAG(&huart2, UART_FLAG_IDLE)!= RESET)
 80055da:	4c1e      	ldr	r4, [pc, #120]	; (8005654 <USART2_IRQHandler+0x7c>)
 80055dc:	6823      	ldr	r3, [r4, #0]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	06db      	lsls	r3, r3, #27
 80055e2:	d531      	bpl.n	8005648 <USART2_IRQHandler+0x70>
{
	HAL_UART_DMAStop(&huart2);
 80055e4:	4620      	mov	r0, r4
 80055e6:	f7fd fcbd 	bl	8002f64 <HAL_UART_DMAStop>
    uint8_t num;
	__HAL_UART_CLEAR_IDLEFLAG(&huart2);
 80055ea:	2300      	movs	r3, #0
 80055ec:	9301      	str	r3, [sp, #4]
 80055ee:	6823      	ldr	r3, [r4, #0]
 80055f0:	681a      	ldr	r2, [r3, #0]
 80055f2:	9201      	str	r2, [sp, #4]
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	9301      	str	r3, [sp, #4]
 80055f8:	9b01      	ldr	r3, [sp, #4]
	num= RxSize-__HAL_DMA_GET_COUNTER(&hdma_usart2_rx);
 80055fa:	4b17      	ldr	r3, [pc, #92]	; (8005658 <USART2_IRQHandler+0x80>)
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	685c      	ldr	r4, [r3, #4]
 8005600:	f1c4 04fa 	rsb	r4, r4, #250	; 0xfa
 8005604:	b2e4      	uxtb	r4, r4
//          HAL_UART_Transmit(RTU_Device.BusUsartHandle,Usart2_DMARxdataBuffer,3,50);
//          #endif
//
//	    }
//     else
    	 if(num>=3&&RTU_Device.Rx_Buffer.DataFlag==FALSE)
 8005606:	2c02      	cmp	r4, #2
 8005608:	d91e      	bls.n	8005648 <USART2_IRQHandler+0x70>
 800560a:	4d14      	ldr	r5, [pc, #80]	; (800565c <USART2_IRQHandler+0x84>)
 800560c:	f895 30a5 	ldrb.w	r3, [r5, #165]	; 0xa5
 8005610:	b9d3      	cbnz	r3, 8005648 <USART2_IRQHandler+0x70>
        {
            RTU_Device.Rx_Buffer.channel=(uint32_t)USART2;
 8005612:	4b13      	ldr	r3, [pc, #76]	; (8005660 <USART2_IRQHandler+0x88>)
            RTU_Device.Rx_Buffer.DataFlag=TRUE;
            RTU_Device.Rx_Buffer.size=num;
            memcpy(RTU_Device.Rx_Buffer.ucRTUBuf,Usart2_DMARxdataBuffer,num);
 8005614:	4622      	mov	r2, r4
            RTU_Device.Rx_Buffer.channel=(uint32_t)USART2;
 8005616:	f8c5 30a0 	str.w	r3, [r5, #160]	; 0xa0
            RTU_Device.Rx_Buffer.DataFlag=TRUE;
 800561a:	2301      	movs	r3, #1
 800561c:	f885 30a5 	strb.w	r3, [r5, #165]	; 0xa5
            memcpy(RTU_Device.Rx_Buffer.ucRTUBuf,Usart2_DMARxdataBuffer,num);
 8005620:	f105 03a7 	add.w	r3, r5, #167	; 0xa7
 8005624:	490f      	ldr	r1, [pc, #60]	; (8005664 <USART2_IRQHandler+0x8c>)
 8005626:	4618      	mov	r0, r3
            RTU_Device.Rx_Buffer.size=num;
 8005628:	f885 40a4 	strb.w	r4, [r5, #164]	; 0xa4
            memcpy(RTU_Device.Rx_Buffer.ucRTUBuf,Usart2_DMARxdataBuffer,num);
 800562c:	f001 fdbb 	bl	80071a6 <memcpy>
            if(RTU_Device.Rx_Buffer.size == 3 && (RTU_Device.Rx_Buffer.ucRTUBuf[1]== RTU_Device.Dev_config_data.Switch_Adrr))
 8005630:	2c03      	cmp	r4, #3
 8005632:	d109      	bne.n	8005648 <USART2_IRQHandler+0x70>
 8005634:	f895 10a8 	ldrb.w	r1, [r5, #168]	; 0xa8
 8005638:	786a      	ldrb	r2, [r5, #1]
 800563a:	4291      	cmp	r1, r2
 800563c:	d104      	bne.n	8005648 <USART2_IRQHandler+0x70>
   		{
   			memcpy(WireLess_NET_DATA,RTU_Device.Rx_Buffer.ucRTUBuf,RTU_Device.Rx_Buffer.size);
 800563e:	4a0a      	ldr	r2, [pc, #40]	; (8005668 <USART2_IRQHandler+0x90>)
 8005640:	8801      	ldrh	r1, [r0, #0]
 8005642:	7883      	ldrb	r3, [r0, #2]
 8005644:	8011      	strh	r1, [r2, #0]
 8005646:	7093      	strb	r3, [r2, #2]
   		}
        }
	//HAL_UART_Receive_DMA(RTU_Device.WirelessUsartHandle,(Usart2_DMARxdataBuffer),RxSize);
 }
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005648:	4802      	ldr	r0, [pc, #8]	; (8005654 <USART2_IRQHandler+0x7c>)
 800564a:	f7fd fd5f 	bl	800310c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800564e:	b003      	add	sp, #12
 8005650:	bd30      	pop	{r4, r5, pc}
 8005652:	bf00      	nop
 8005654:	20000dc0 	.word	0x20000dc0
 8005658:	200008b8 	.word	0x200008b8
 800565c:	200005a8 	.word	0x200005a8
 8005660:	40004400 	.word	0x40004400
 8005664:	20000980 	.word	0x20000980
 8005668:	20000598 	.word	0x20000598

0800566c <USART3_IRQHandler>:

/**
* @brief This function handles USART3 global interrupt.
*/
void USART3_IRQHandler(void)
{
 800566c:	b537      	push	{r0, r1, r2, r4, r5, lr}
  /* USER CODE BEGIN USART3_IRQn 0 */


     if(__HAL_UART_GET_FLAG(&huart3, UART_FLAG_IDLE)!= RESET)
 800566e:	4c1e      	ldr	r4, [pc, #120]	; (80056e8 <USART3_IRQHandler+0x7c>)
 8005670:	6823      	ldr	r3, [r4, #0]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	06db      	lsls	r3, r3, #27
 8005676:	d531      	bpl.n	80056dc <USART3_IRQHandler+0x70>
{
	HAL_UART_DMAStop(&huart3);
 8005678:	4620      	mov	r0, r4
 800567a:	f7fd fc73 	bl	8002f64 <HAL_UART_DMAStop>
    uint8_t num=0;
	__HAL_UART_CLEAR_IDLEFLAG(&huart3);
 800567e:	2300      	movs	r3, #0
 8005680:	9301      	str	r3, [sp, #4]
 8005682:	6823      	ldr	r3, [r4, #0]
 8005684:	681a      	ldr	r2, [r3, #0]
 8005686:	9201      	str	r2, [sp, #4]
 8005688:	685b      	ldr	r3, [r3, #4]
 800568a:	9301      	str	r3, [sp, #4]
 800568c:	9b01      	ldr	r3, [sp, #4]
	num= RxSize -__HAL_DMA_GET_COUNTER(&hdma_usart3_rx);
 800568e:	4b17      	ldr	r3, [pc, #92]	; (80056ec <USART3_IRQHandler+0x80>)
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	685c      	ldr	r4, [r3, #4]
 8005694:	f1c4 04fa 	rsb	r4, r4, #250	; 0xfa
 8005698:	b2e4      	uxtb	r4, r4
//          HAL_UART_Transmit(RTU_Device.WirelessUsartHandle,Usart3_DMARxdataBuffer,3,50);
//          #endif
//
//	    }

    if(num>=3 && RTU_Device.Rx_Buffer.DataFlag==FALSE)
 800569a:	2c02      	cmp	r4, #2
 800569c:	d91e      	bls.n	80056dc <USART3_IRQHandler+0x70>
 800569e:	4d14      	ldr	r5, [pc, #80]	; (80056f0 <USART3_IRQHandler+0x84>)
 80056a0:	f895 30a5 	ldrb.w	r3, [r5, #165]	; 0xa5
 80056a4:	b9d3      	cbnz	r3, 80056dc <USART3_IRQHandler+0x70>
        {
            RTU_Device.Rx_Buffer.channel=(uint32_t)USART3;
 80056a6:	4b13      	ldr	r3, [pc, #76]	; (80056f4 <USART3_IRQHandler+0x88>)
            RTU_Device.Rx_Buffer.DataFlag=TRUE;
            RTU_Device.Rx_Buffer.size=num;
            memcpy(RTU_Device.Rx_Buffer.ucRTUBuf,Usart3_DMARxdataBuffer,num);
 80056a8:	4622      	mov	r2, r4
            RTU_Device.Rx_Buffer.channel=(uint32_t)USART3;
 80056aa:	f8c5 30a0 	str.w	r3, [r5, #160]	; 0xa0
            RTU_Device.Rx_Buffer.DataFlag=TRUE;
 80056ae:	2301      	movs	r3, #1
 80056b0:	f885 30a5 	strb.w	r3, [r5, #165]	; 0xa5
            memcpy(RTU_Device.Rx_Buffer.ucRTUBuf,Usart3_DMARxdataBuffer,num);
 80056b4:	f105 03a7 	add.w	r3, r5, #167	; 0xa7
 80056b8:	490f      	ldr	r1, [pc, #60]	; (80056f8 <USART3_IRQHandler+0x8c>)
 80056ba:	4618      	mov	r0, r3
            RTU_Device.Rx_Buffer.size=num;
 80056bc:	f885 40a4 	strb.w	r4, [r5, #164]	; 0xa4
            memcpy(RTU_Device.Rx_Buffer.ucRTUBuf,Usart3_DMARxdataBuffer,num);
 80056c0:	f001 fd71 	bl	80071a6 <memcpy>
            if(RTU_Device.Rx_Buffer.size == 3 && (RTU_Device.Rx_Buffer.ucRTUBuf[1]== RTU_Device.Dev_config_data.Switch_Adrr))
 80056c4:	2c03      	cmp	r4, #3
 80056c6:	d109      	bne.n	80056dc <USART3_IRQHandler+0x70>
 80056c8:	f895 10a8 	ldrb.w	r1, [r5, #168]	; 0xa8
 80056cc:	786a      	ldrb	r2, [r5, #1]
 80056ce:	4291      	cmp	r1, r2
 80056d0:	d104      	bne.n	80056dc <USART3_IRQHandler+0x70>
		{
			memcpy(WireLess_NET_DATA,RTU_Device.Rx_Buffer.ucRTUBuf,RTU_Device.Rx_Buffer.size);
 80056d2:	4a0a      	ldr	r2, [pc, #40]	; (80056fc <USART3_IRQHandler+0x90>)
 80056d4:	8801      	ldrh	r1, [r0, #0]
 80056d6:	7883      	ldrb	r3, [r0, #2]
 80056d8:	8011      	strh	r1, [r2, #0]
 80056da:	7093      	strb	r3, [r2, #2]
        }
	 
	//HAL_UART_Receive_DMA(RTU_Device.BusUsartHandle,(Usart3_DMARxdataBuffer),RxSize);
        }
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80056dc:	4802      	ldr	r0, [pc, #8]	; (80056e8 <USART3_IRQHandler+0x7c>)
 80056de:	f7fd fd15 	bl	800310c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80056e2:	b003      	add	sp, #12
 80056e4:	bd30      	pop	{r4, r5, pc}
 80056e6:	bf00      	nop
 80056e8:	20000940 	.word	0x20000940
 80056ec:	200008fc 	.word	0x200008fc
 80056f0:	200005a8 	.word	0x200005a8
 80056f4:	40004800 	.word	0x40004800
 80056f8:	20000a7a 	.word	0x20000a7a
 80056fc:	20000598 	.word	0x20000598

08005700 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8005700:	2001      	movs	r0, #1
 8005702:	4770      	bx	lr

08005704 <_kill>:

int _kill(int pid, int sig)
{
	errno = EINVAL;
 8005704:	2216      	movs	r2, #22
 8005706:	4b02      	ldr	r3, [pc, #8]	; (8005710 <_kill+0xc>)
	return -1;
}
 8005708:	f04f 30ff 	mov.w	r0, #4294967295
	errno = EINVAL;
 800570c:	601a      	str	r2, [r3, #0]
}
 800570e:	4770      	bx	lr
 8005710:	20000f78 	.word	0x20000f78

08005714 <_exit>:
	errno = EINVAL;
 8005714:	2216      	movs	r2, #22
 8005716:	4b01      	ldr	r3, [pc, #4]	; (800571c <_exit+0x8>)
 8005718:	601a      	str	r2, [r3, #0]
 800571a:	e7fe      	b.n	800571a <_exit+0x6>
 800571c:	20000f78 	.word	0x20000f78

08005720 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

int _read (int file, char *ptr, int len)
{
 8005720:	b570      	push	{r4, r5, r6, lr}
 8005722:	460e      	mov	r6, r1
 8005724:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005726:	460c      	mov	r4, r1
 8005728:	1ba3      	subs	r3, r4, r6
 800572a:	429d      	cmp	r5, r3
 800572c:	dc01      	bgt.n	8005732 <_read+0x12>
	{
	  *ptr++ = __io_getchar();
	}

return len;
}
 800572e:	4628      	mov	r0, r5
 8005730:	bd70      	pop	{r4, r5, r6, pc}
	  *ptr++ = __io_getchar();
 8005732:	f3af 8000 	nop.w
 8005736:	f804 0b01 	strb.w	r0, [r4], #1
 800573a:	e7f5      	b.n	8005728 <_read+0x8>

0800573c <_write>:

int _write(int file, char *ptr, int len)
{
 800573c:	b570      	push	{r4, r5, r6, lr}
 800573e:	460e      	mov	r6, r1
 8005740:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005742:	460c      	mov	r4, r1
 8005744:	1ba3      	subs	r3, r4, r6
 8005746:	429d      	cmp	r5, r3
 8005748:	dc01      	bgt.n	800574e <_write+0x12>
	{
	   __io_putchar( *ptr++ );
	}
	return len;
}
 800574a:	4628      	mov	r0, r5
 800574c:	bd70      	pop	{r4, r5, r6, pc}
	   __io_putchar( *ptr++ );
 800574e:	f814 0b01 	ldrb.w	r0, [r4], #1
 8005752:	f000 fb25 	bl	8005da0 <__io_putchar>
 8005756:	e7f5      	b.n	8005744 <_write+0x8>

08005758 <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8005758:	4b09      	ldr	r3, [pc, #36]	; (8005780 <_sbrk+0x28>)
{
 800575a:	4602      	mov	r2, r0
	if (heap_end == 0)
 800575c:	6819      	ldr	r1, [r3, #0]
 800575e:	b909      	cbnz	r1, 8005764 <_sbrk+0xc>
		heap_end = &end;
 8005760:	4908      	ldr	r1, [pc, #32]	; (8005784 <_sbrk+0x2c>)
 8005762:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8005764:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 8005766:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8005768:	4402      	add	r2, r0
 800576a:	428a      	cmp	r2, r1
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800576c:	bf81      	itttt	hi
 800576e:	220c      	movhi	r2, #12
 8005770:	4b05      	ldrhi	r3, [pc, #20]	; (8005788 <_sbrk+0x30>)
		return (caddr_t) -1;
 8005772:	f04f 30ff 	movhi.w	r0, #4294967295
		errno = ENOMEM;
 8005776:	601a      	strhi	r2, [r3, #0]
	}

	heap_end += incr;
 8005778:	bf98      	it	ls
 800577a:	601a      	strls	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 800577c:	4770      	bx	lr
 800577e:	bf00      	nop
 8005780:	2000046c 	.word	0x2000046c
 8005784:	20000f7c 	.word	0x20000f7c
 8005788:	20000f78 	.word	0x20000f78

0800578c <_close>:

int _close(int file)
{
	return -1;
}
 800578c:	f04f 30ff 	mov.w	r0, #4294967295
 8005790:	4770      	bx	lr

08005792 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8005792:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 8005796:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 8005798:	604b      	str	r3, [r1, #4]
}
 800579a:	4770      	bx	lr

0800579c <_isatty>:

int _isatty(int file)
{
	return 1;
}
 800579c:	2001      	movs	r0, #1
 800579e:	4770      	bx	lr

080057a0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 80057a0:	2000      	movs	r0, #0
 80057a2:	4770      	bx	lr

080057a4 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80057a4:	4b0f      	ldr	r3, [pc, #60]	; (80057e4 <SystemInit+0x40>)
 80057a6:	681a      	ldr	r2, [r3, #0]
 80057a8:	f042 0201 	orr.w	r2, r2, #1
 80057ac:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80057ae:	6859      	ldr	r1, [r3, #4]
 80057b0:	4a0d      	ldr	r2, [pc, #52]	; (80057e8 <SystemInit+0x44>)
 80057b2:	400a      	ands	r2, r1
 80057b4:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80057b6:	681a      	ldr	r2, [r3, #0]
 80057b8:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80057bc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80057c0:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80057c2:	681a      	ldr	r2, [r3, #0]
 80057c4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80057c8:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80057ca:	685a      	ldr	r2, [r3, #4]
 80057cc:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80057d0:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80057d2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80057d6:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80057d8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80057dc:	4b03      	ldr	r3, [pc, #12]	; (80057ec <SystemInit+0x48>)
 80057de:	609a      	str	r2, [r3, #8]
 80057e0:	4770      	bx	lr
 80057e2:	bf00      	nop
 80057e4:	40021000 	.word	0x40021000
 80057e8:	f8ff0000 	.word	0xf8ff0000
 80057ec:	e000ed00 	.word	0xe000ed00

080057f0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80057f0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim2.Instance = TIM2;
  htim2.Init.Prescaler = GENERAL_TIM_PRESCALER;
 80057f2:	f643 033f 	movw	r3, #14399	; 0x383f
 80057f6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  htim2.Instance = TIM2;
 80057fa:	4817      	ldr	r0, [pc, #92]	; (8005858 <MX_TIM2_Init+0x68>)
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.Period = 50000;
 80057fc:	f24c 3250 	movw	r2, #50000	; 0xc350
  htim2.Init.Prescaler = GENERAL_TIM_PRESCALER;
 8005800:	e880 000a 	stmia.w	r0, {r1, r3}
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005804:	2300      	movs	r3, #0
 8005806:	6083      	str	r3, [r0, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005808:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800580a:	2380      	movs	r3, #128	; 0x80
  htim2.Init.Period = 50000;
 800580c:	60c2      	str	r2, [r0, #12]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800580e:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005810:	f7fd f92a 	bl	8002a68 <HAL_TIM_Base_Init>
 8005814:	b118      	cbz	r0, 800581e <MX_TIM2_Init+0x2e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005816:	2141      	movs	r1, #65	; 0x41
 8005818:	4810      	ldr	r0, [pc, #64]	; (800585c <MX_TIM2_Init+0x6c>)
 800581a:	f7fe fee3 	bl	80045e4 <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800581e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005822:	a906      	add	r1, sp, #24
 8005824:	f841 3d10 	str.w	r3, [r1, #-16]!
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005828:	480b      	ldr	r0, [pc, #44]	; (8005858 <MX_TIM2_Init+0x68>)
 800582a:	f7fc ff85 	bl	8002738 <HAL_TIM_ConfigClockSource>
 800582e:	b118      	cbz	r0, 8005838 <MX_TIM2_Init+0x48>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005830:	2147      	movs	r1, #71	; 0x47
 8005832:	480a      	ldr	r0, [pc, #40]	; (800585c <MX_TIM2_Init+0x6c>)
 8005834:	f7fe fed6 	bl	80045e4 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005838:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800583a:	4669      	mov	r1, sp
 800583c:	4806      	ldr	r0, [pc, #24]	; (8005858 <MX_TIM2_Init+0x68>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800583e:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005840:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005842:	f7fd f92b 	bl	8002a9c <HAL_TIMEx_MasterConfigSynchronization>
 8005846:	b118      	cbz	r0, 8005850 <MX_TIM2_Init+0x60>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005848:	214e      	movs	r1, #78	; 0x4e
 800584a:	4804      	ldr	r0, [pc, #16]	; (800585c <MX_TIM2_Init+0x6c>)
 800584c:	f7fe feca 	bl	80045e4 <_Error_Handler>
  }

}
 8005850:	b007      	add	sp, #28
 8005852:	f85d fb04 	ldr.w	pc, [sp], #4
 8005856:	bf00      	nop
 8005858:	20000878 	.word	0x20000878
 800585c:	08008678 	.word	0x08008678

08005860 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8005860:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
  htim3.Init.Prescaler = PULSE_INM_PRESCALER;
 8005862:	f641 431f 	movw	r3, #7199	; 0x1c1f
  htim3.Instance = TIM3;
 8005866:	4817      	ldr	r0, [pc, #92]	; (80058c4 <MX_TIM3_Init+0x64>)
  htim3.Init.Prescaler = PULSE_INM_PRESCALER;
 8005868:	4917      	ldr	r1, [pc, #92]	; (80058c8 <MX_TIM3_Init+0x68>)
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = PULSE_INM_PERIOD;
 800586a:	f241 3288 	movw	r2, #5000	; 0x1388
  htim3.Init.Prescaler = PULSE_INM_PRESCALER;
 800586e:	e880 000a 	stmia.w	r0, {r1, r3}
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005872:	2300      	movs	r3, #0
  htim3.Init.Period = PULSE_INM_PERIOD;
 8005874:	60c2      	str	r2, [r0, #12]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005876:	6083      	str	r3, [r0, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005878:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800587a:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800587c:	f7fd f8f4 	bl	8002a68 <HAL_TIM_Base_Init>
 8005880:	b118      	cbz	r0, 800588a <MX_TIM3_Init+0x2a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005882:	2160      	movs	r1, #96	; 0x60
 8005884:	4811      	ldr	r0, [pc, #68]	; (80058cc <MX_TIM3_Init+0x6c>)
 8005886:	f7fe fead 	bl	80045e4 <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800588a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800588e:	a906      	add	r1, sp, #24
 8005890:	f841 3d10 	str.w	r3, [r1, #-16]!
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8005894:	480b      	ldr	r0, [pc, #44]	; (80058c4 <MX_TIM3_Init+0x64>)
 8005896:	f7fc ff4f 	bl	8002738 <HAL_TIM_ConfigClockSource>
 800589a:	b118      	cbz	r0, 80058a4 <MX_TIM3_Init+0x44>
  {
    _Error_Handler(__FILE__, __LINE__);
 800589c:	2166      	movs	r1, #102	; 0x66
 800589e:	480b      	ldr	r0, [pc, #44]	; (80058cc <MX_TIM3_Init+0x6c>)
 80058a0:	f7fe fea0 	bl	80045e4 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80058a4:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80058a6:	4669      	mov	r1, sp
 80058a8:	4806      	ldr	r0, [pc, #24]	; (80058c4 <MX_TIM3_Init+0x64>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80058aa:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80058ac:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80058ae:	f7fd f8f5 	bl	8002a9c <HAL_TIMEx_MasterConfigSynchronization>
 80058b2:	b118      	cbz	r0, 80058bc <MX_TIM3_Init+0x5c>
  {
    _Error_Handler(__FILE__, __LINE__);
 80058b4:	216d      	movs	r1, #109	; 0x6d
 80058b6:	4805      	ldr	r0, [pc, #20]	; (80058cc <MX_TIM3_Init+0x6c>)
 80058b8:	f7fe fe94 	bl	80045e4 <_Error_Handler>
  }

}
 80058bc:	b007      	add	sp, #28
 80058be:	f85d fb04 	ldr.w	pc, [sp], #4
 80058c2:	bf00      	nop
 80058c4:	20000838 	.word	0x20000838
 80058c8:	40000400 	.word	0x40000400
 80058cc:	08008678 	.word	0x08008678

080058d0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80058d0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim4.Instance = TIM4;
  htim4.Init.Prescaler = 71;
 80058d2:	2347      	movs	r3, #71	; 0x47
  htim4.Instance = TIM4;
 80058d4:	4816      	ldr	r0, [pc, #88]	; (8005930 <MX_TIM4_Init+0x60>)
  htim4.Init.Prescaler = 71;
 80058d6:	4917      	ldr	r1, [pc, #92]	; (8005934 <MX_TIM4_Init+0x64>)
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim4.Init.Period = 1;
 80058d8:	2201      	movs	r2, #1
  htim4.Init.Prescaler = 71;
 80058da:	e880 000a 	stmia.w	r0, {r1, r3}
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80058de:	2300      	movs	r3, #0
 80058e0:	6083      	str	r3, [r0, #8]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80058e2:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80058e4:	2380      	movs	r3, #128	; 0x80
  htim4.Init.Period = 1;
 80058e6:	60c2      	str	r2, [r0, #12]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80058e8:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80058ea:	f7fd f8bd 	bl	8002a68 <HAL_TIM_Base_Init>
 80058ee:	b118      	cbz	r0, 80058f8 <MX_TIM4_Init+0x28>
  {
    _Error_Handler(__FILE__, __LINE__);
 80058f0:	217f      	movs	r1, #127	; 0x7f
 80058f2:	4811      	ldr	r0, [pc, #68]	; (8005938 <MX_TIM4_Init+0x68>)
 80058f4:	f7fe fe76 	bl	80045e4 <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80058f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80058fc:	a906      	add	r1, sp, #24
 80058fe:	f841 3d10 	str.w	r3, [r1, #-16]!
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8005902:	480b      	ldr	r0, [pc, #44]	; (8005930 <MX_TIM4_Init+0x60>)
 8005904:	f7fc ff18 	bl	8002738 <HAL_TIM_ConfigClockSource>
 8005908:	b118      	cbz	r0, 8005912 <MX_TIM4_Init+0x42>
  {
    _Error_Handler(__FILE__, __LINE__);
 800590a:	2185      	movs	r1, #133	; 0x85
 800590c:	480a      	ldr	r0, [pc, #40]	; (8005938 <MX_TIM4_Init+0x68>)
 800590e:	f7fe fe69 	bl	80045e4 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005912:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005914:	4669      	mov	r1, sp
 8005916:	4806      	ldr	r0, [pc, #24]	; (8005930 <MX_TIM4_Init+0x60>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005918:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800591a:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800591c:	f7fd f8be 	bl	8002a9c <HAL_TIMEx_MasterConfigSynchronization>
 8005920:	b118      	cbz	r0, 800592a <MX_TIM4_Init+0x5a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005922:	218c      	movs	r1, #140	; 0x8c
 8005924:	4804      	ldr	r0, [pc, #16]	; (8005938 <MX_TIM4_Init+0x68>)
 8005926:	f7fe fe5d 	bl	80045e4 <_Error_Handler>
  }

}
 800592a:	b007      	add	sp, #28
 800592c:	f85d fb04 	ldr.w	pc, [sp], #4
 8005930:	200007f8 	.word	0x200007f8
 8005934:	40000800 	.word	0x40000800
 8005938:	08008678 	.word	0x08008678

0800593c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800593c:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  if(tim_baseHandle->Instance==TIM2)
 800593e:	6803      	ldr	r3, [r0, #0]
 8005940:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005944:	d115      	bne.n	8005972 <HAL_TIM_Base_MspInit+0x36>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005946:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800594a:	69da      	ldr	r2, [r3, #28]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 800594c:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 800594e:	f042 0201 	orr.w	r2, r2, #1
 8005952:	61da      	str	r2, [r3, #28]
 8005954:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8005956:	2200      	movs	r2, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005958:	f003 0301 	and.w	r3, r3, #1
 800595c:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 800595e:	2105      	movs	r1, #5
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005960:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8005962:	f7fb fc1b 	bl	800119c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005966:	201c      	movs	r0, #28
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8005968:	f7fb fc4c 	bl	8001204 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800596c:	b005      	add	sp, #20
 800596e:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(tim_baseHandle->Instance==TIM3)
 8005972:	4a11      	ldr	r2, [pc, #68]	; (80059b8 <HAL_TIM_Base_MspInit+0x7c>)
 8005974:	4293      	cmp	r3, r2
 8005976:	d110      	bne.n	800599a <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005978:	4b10      	ldr	r3, [pc, #64]	; (80059bc <HAL_TIM_Base_MspInit+0x80>)
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 800597a:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 800597c:	69da      	ldr	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 800597e:	2105      	movs	r1, #5
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005980:	f042 0202 	orr.w	r2, r2, #2
 8005984:	61da      	str	r2, [r3, #28]
 8005986:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8005988:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 800598a:	f003 0302 	and.w	r3, r3, #2
 800598e:	9302      	str	r3, [sp, #8]
 8005990:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8005992:	f7fb fc03 	bl	800119c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8005996:	201d      	movs	r0, #29
 8005998:	e7e6      	b.n	8005968 <HAL_TIM_Base_MspInit+0x2c>
  else if(tim_baseHandle->Instance==TIM4)
 800599a:	4a09      	ldr	r2, [pc, #36]	; (80059c0 <HAL_TIM_Base_MspInit+0x84>)
 800599c:	4293      	cmp	r3, r2
 800599e:	d1e5      	bne.n	800596c <HAL_TIM_Base_MspInit+0x30>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80059a0:	4b06      	ldr	r3, [pc, #24]	; (80059bc <HAL_TIM_Base_MspInit+0x80>)
 80059a2:	69da      	ldr	r2, [r3, #28]
 80059a4:	f042 0204 	orr.w	r2, r2, #4
 80059a8:	61da      	str	r2, [r3, #28]
 80059aa:	69db      	ldr	r3, [r3, #28]
 80059ac:	f003 0304 	and.w	r3, r3, #4
 80059b0:	9303      	str	r3, [sp, #12]
 80059b2:	9b03      	ldr	r3, [sp, #12]
}
 80059b4:	e7da      	b.n	800596c <HAL_TIM_Base_MspInit+0x30>
 80059b6:	bf00      	nop
 80059b8:	40000400 	.word	0x40000400
 80059bc:	40021000 	.word	0x40021000
 80059c0:	40000800 	.word	0x40000800

080059c4 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80059c4:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
  huart1.Init.BaudRate = 115200;
 80059c6:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
  huart1.Instance = USART1;
 80059ca:	480b      	ldr	r0, [pc, #44]	; (80059f8 <MX_USART1_UART_Init+0x34>)
  huart1.Init.BaudRate = 115200;
 80059cc:	4b0b      	ldr	r3, [pc, #44]	; (80059fc <MX_USART1_UART_Init+0x38>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 80059ce:	220c      	movs	r2, #12
  huart1.Init.BaudRate = 115200;
 80059d0:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80059d4:	2300      	movs	r3, #0
  huart1.Init.Mode = UART_MODE_TX_RX;
 80059d6:	6142      	str	r2, [r0, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80059d8:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80059da:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80059dc:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80059de:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80059e0:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80059e2:	f7fd f953 	bl	8002c8c <HAL_UART_Init>
 80059e6:	b128      	cbz	r0, 80059f4 <MX_USART1_UART_Init+0x30>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

}
 80059e8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 80059ec:	214f      	movs	r1, #79	; 0x4f
 80059ee:	4804      	ldr	r0, [pc, #16]	; (8005a00 <MX_USART1_UART_Init+0x3c>)
 80059f0:	f7fe bdf8 	b.w	80045e4 <_Error_Handler>
 80059f4:	bd08      	pop	{r3, pc}
 80059f6:	bf00      	nop
 80059f8:	20000c84 	.word	0x20000c84
 80059fc:	40013800 	.word	0x40013800
 8005a00:	08008685 	.word	0x08008685

08005a04 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005a04:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
  huart2.Init.BaudRate = 115200;
 8005a06:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
  huart2.Instance = USART2;
 8005a0a:	480b      	ldr	r0, [pc, #44]	; (8005a38 <MX_USART2_UART_Init+0x34>)
  huart2.Init.BaudRate = 115200;
 8005a0c:	4b0b      	ldr	r3, [pc, #44]	; (8005a3c <MX_USART2_UART_Init+0x38>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005a0e:	220c      	movs	r2, #12
  huart2.Init.BaudRate = 115200;
 8005a10:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005a14:	2300      	movs	r3, #0
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005a16:	6142      	str	r2, [r0, #20]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005a18:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005a1a:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005a1c:	6103      	str	r3, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005a1e:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005a20:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005a22:	f7fd f933 	bl	8002c8c <HAL_UART_Init>
 8005a26:	b128      	cbz	r0, 8005a34 <MX_USART2_UART_Init+0x30>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

}
 8005a28:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8005a2c:	2162      	movs	r1, #98	; 0x62
 8005a2e:	4804      	ldr	r0, [pc, #16]	; (8005a40 <MX_USART2_UART_Init+0x3c>)
 8005a30:	f7fe bdd8 	b.w	80045e4 <_Error_Handler>
 8005a34:	bd08      	pop	{r3, pc}
 8005a36:	bf00      	nop
 8005a38:	20000dc0 	.word	0x20000dc0
 8005a3c:	40004400 	.word	0x40004400
 8005a40:	08008685 	.word	0x08008685

08005a44 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8005a44:	b508      	push	{r3, lr}

  huart3.Instance = USART3;
  huart3.Init.BaudRate = 115200;
 8005a46:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
  huart3.Instance = USART3;
 8005a4a:	480b      	ldr	r0, [pc, #44]	; (8005a78 <MX_USART3_UART_Init+0x34>)
  huart3.Init.BaudRate = 115200;
 8005a4c:	4b0b      	ldr	r3, [pc, #44]	; (8005a7c <MX_USART3_UART_Init+0x38>)
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005a4e:	220c      	movs	r2, #12
  huart3.Init.BaudRate = 115200;
 8005a50:	e880 4008 	stmia.w	r0, {r3, lr}
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8005a54:	2300      	movs	r3, #0
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005a56:	6142      	str	r2, [r0, #20]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8005a58:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8005a5a:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8005a5c:	6103      	str	r3, [r0, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005a5e:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8005a60:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8005a62:	f7fd f913 	bl	8002c8c <HAL_UART_Init>
 8005a66:	b128      	cbz	r0, 8005a74 <MX_USART3_UART_Init+0x30>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

}
 8005a68:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8005a6c:	2175      	movs	r1, #117	; 0x75
 8005a6e:	4804      	ldr	r0, [pc, #16]	; (8005a80 <MX_USART3_UART_Init+0x3c>)
 8005a70:	f7fe bdb8 	b.w	80045e4 <_Error_Handler>
 8005a74:	bd08      	pop	{r3, pc}
 8005a76:	bf00      	nop
 8005a78:	20000940 	.word	0x20000940
 8005a7c:	40004800 	.word	0x40004800
 8005a80:	08008685 	.word	0x08008685

08005a84 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005a84:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART1)
 8005a86:	6803      	ldr	r3, [r0, #0]
 8005a88:	4a89      	ldr	r2, [pc, #548]	; (8005cb0 <HAL_UART_MspInit+0x22c>)
{
 8005a8a:	b088      	sub	sp, #32
  if(uartHandle->Instance==USART1)
 8005a8c:	4293      	cmp	r3, r2
{
 8005a8e:	4604      	mov	r4, r0
  if(uartHandle->Instance==USART1)
 8005a90:	d15c      	bne.n	8005b4c <HAL_UART_MspInit+0xc8>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005a92:	4b88      	ldr	r3, [pc, #544]	; (8005cb4 <HAL_UART_MspInit+0x230>)
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = UTX485_2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(UTX485_2_GPIO_Port, &GPIO_InitStruct);
 8005a94:	a904      	add	r1, sp, #16
    __HAL_RCC_USART1_CLK_ENABLE();
 8005a96:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(UTX485_2_GPIO_Port, &GPIO_InitStruct);
 8005a98:	4887      	ldr	r0, [pc, #540]	; (8005cb8 <HAL_UART_MspInit+0x234>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8005a9a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005a9e:	619a      	str	r2, [r3, #24]
 8005aa0:	699b      	ldr	r3, [r3, #24]

    GPIO_InitStruct.Pin = URX485_2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005aa2:	2600      	movs	r6, #0
    __HAL_RCC_USART1_CLK_ENABLE();
 8005aa4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005aa8:	9301      	str	r3, [sp, #4]
 8005aaa:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = UTX485_2_Pin;
 8005aac:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005ab0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ab2:	2302      	movs	r3, #2
 8005ab4:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005ab6:	2303      	movs	r3, #3
 8005ab8:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(UTX485_2_GPIO_Port, &GPIO_InitStruct);
 8005aba:	f7fb fea7 	bl	800180c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = URX485_2_Pin;
 8005abe:	f44f 6380 	mov.w	r3, #1024	; 0x400
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(URX485_2_GPIO_Port, &GPIO_InitStruct);
 8005ac2:	487d      	ldr	r0, [pc, #500]	; (8005cb8 <HAL_UART_MspInit+0x234>)
 8005ac4:	a904      	add	r1, sp, #16

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8005ac6:	4d7d      	ldr	r5, [pc, #500]	; (8005cbc <HAL_UART_MspInit+0x238>)
    GPIO_InitStruct.Pin = URX485_2_Pin;
 8005ac8:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005aca:	9605      	str	r6, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005acc:	9606      	str	r6, [sp, #24]
    HAL_GPIO_Init(URX485_2_GPIO_Port, &GPIO_InitStruct);
 8005ace:	f7fb fe9d 	bl	800180c <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8005ad2:	4b7b      	ldr	r3, [pc, #492]	; (8005cc0 <HAL_UART_MspInit+0x23c>)
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8005ad4:	4628      	mov	r0, r5
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005ad6:	e885 0048 	stmia.w	r5, {r3, r6}
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005ada:	2380      	movs	r3, #128	; 0x80
 8005adc:	60eb      	str	r3, [r5, #12]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8005ade:	2320      	movs	r3, #32
 8005ae0:	61ab      	str	r3, [r5, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8005ae2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005ae6:	60ae      	str	r6, [r5, #8]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005ae8:	612e      	str	r6, [r5, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005aea:	616e      	str	r6, [r5, #20]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8005aec:	61eb      	str	r3, [r5, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8005aee:	f7fb fbdd 	bl	80012ac <HAL_DMA_Init>
 8005af2:	b118      	cbz	r0, 8005afc <HAL_UART_MspInit+0x78>
    {
      _Error_Handler(__FILE__, __LINE__);
 8005af4:	21a0      	movs	r1, #160	; 0xa0
 8005af6:	4873      	ldr	r0, [pc, #460]	; (8005cc4 <HAL_UART_MspInit+0x240>)
 8005af8:	f7fe fd74 	bl	80045e4 <_Error_Handler>

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005afc:	f04f 0c10 	mov.w	ip, #16
 8005b00:	4b71      	ldr	r3, [pc, #452]	; (8005cc8 <HAL_UART_MspInit+0x244>)
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8005b02:	6365      	str	r5, [r4, #52]	; 0x34
 8005b04:	626c      	str	r4, [r5, #36]	; 0x24
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8005b06:	4d71      	ldr	r5, [pc, #452]	; (8005ccc <HAL_UART_MspInit+0x248>)
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005b08:	2280      	movs	r2, #128	; 0x80
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005b0a:	e885 1008 	stmia.w	r5, {r3, ip}
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005b0e:	2300      	movs	r3, #0
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8005b10:	4628      	mov	r0, r5
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005b12:	60ab      	str	r3, [r5, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005b14:	60ea      	str	r2, [r5, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005b16:	612b      	str	r3, [r5, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005b18:	616b      	str	r3, [r5, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8005b1a:	61ab      	str	r3, [r5, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005b1c:	61eb      	str	r3, [r5, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8005b1e:	f7fb fbc5 	bl	80012ac <HAL_DMA_Init>
 8005b22:	b118      	cbz	r0, 8005b2c <HAL_UART_MspInit+0xa8>
    {
      _Error_Handler(__FILE__, __LINE__);
 8005b24:	21b0      	movs	r1, #176	; 0xb0
 8005b26:	4867      	ldr	r0, [pc, #412]	; (8005cc4 <HAL_UART_MspInit+0x240>)
 8005b28:	f7fe fd5c 	bl	80045e4 <_Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8005b2c:	2025      	movs	r0, #37	; 0x25
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8005b2e:	6325      	str	r5, [r4, #48]	; 0x30
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8005b30:	2200      	movs	r2, #0
 8005b32:	2105      	movs	r1, #5
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8005b34:	626c      	str	r4, [r5, #36]	; 0x24
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8005b36:	f7fb fb31 	bl	800119c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005b3a:	2025      	movs	r0, #37	; 0x25

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 2, 0);
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005b3c:	f7fb fb62 	bl	8001204 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */
     __HAL_UART_CLEAR_FLAG(uartHandle, UART_FLAG_TC);
 8005b40:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005b44:	6823      	ldr	r3, [r4, #0]
 8005b46:	601a      	str	r2, [r3, #0]
  /* USER CODE END USART3_MspInit 1 */
  }
}
 8005b48:	b008      	add	sp, #32
 8005b4a:	bd70      	pop	{r4, r5, r6, pc}
  else if(uartHandle->Instance==USART2)
 8005b4c:	4a60      	ldr	r2, [pc, #384]	; (8005cd0 <HAL_UART_MspInit+0x24c>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d154      	bne.n	8005bfc <HAL_UART_MspInit+0x178>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005b52:	4b58      	ldr	r3, [pc, #352]	; (8005cb4 <HAL_UART_MspInit+0x230>)
    HAL_GPIO_Init(ULORA_TX_GPIO_Port, &GPIO_InitStruct);
 8005b54:	a904      	add	r1, sp, #16
    __HAL_RCC_USART2_CLK_ENABLE();
 8005b56:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(ULORA_TX_GPIO_Port, &GPIO_InitStruct);
 8005b58:	4857      	ldr	r0, [pc, #348]	; (8005cb8 <HAL_UART_MspInit+0x234>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8005b5a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005b5e:	61da      	str	r2, [r3, #28]
 8005b60:	69db      	ldr	r3, [r3, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005b62:	2600      	movs	r6, #0
    __HAL_RCC_USART2_CLK_ENABLE();
 8005b64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b68:	9302      	str	r3, [sp, #8]
 8005b6a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = ULORA_TX_Pin;
 8005b6c:	2304      	movs	r3, #4
 8005b6e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b70:	2302      	movs	r3, #2
 8005b72:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005b74:	2303      	movs	r3, #3
 8005b76:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(ULORA_TX_GPIO_Port, &GPIO_InitStruct);
 8005b78:	f7fb fe48 	bl	800180c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ULORA_RX_Pin;
 8005b7c:	2308      	movs	r3, #8
    HAL_GPIO_Init(ULORA_RX_GPIO_Port, &GPIO_InitStruct);
 8005b7e:	484e      	ldr	r0, [pc, #312]	; (8005cb8 <HAL_UART_MspInit+0x234>)
 8005b80:	a904      	add	r1, sp, #16
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8005b82:	4d54      	ldr	r5, [pc, #336]	; (8005cd4 <HAL_UART_MspInit+0x250>)
    GPIO_InitStruct.Pin = ULORA_RX_Pin;
 8005b84:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005b86:	9605      	str	r6, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b88:	9606      	str	r6, [sp, #24]
    HAL_GPIO_Init(ULORA_RX_GPIO_Port, &GPIO_InitStruct);
 8005b8a:	f7fb fe3f 	bl	800180c <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8005b8e:	4b52      	ldr	r3, [pc, #328]	; (8005cd8 <HAL_UART_MspInit+0x254>)
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8005b90:	4628      	mov	r0, r5
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005b92:	e885 0048 	stmia.w	r5, {r3, r6}
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005b96:	2380      	movs	r3, #128	; 0x80
 8005b98:	60eb      	str	r3, [r5, #12]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8005b9a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005b9e:	60ae      	str	r6, [r5, #8]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005ba0:	612e      	str	r6, [r5, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005ba2:	616e      	str	r6, [r5, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8005ba4:	61ae      	str	r6, [r5, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8005ba6:	61eb      	str	r3, [r5, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8005ba8:	f7fb fb80 	bl	80012ac <HAL_DMA_Init>
 8005bac:	b118      	cbz	r0, 8005bb6 <HAL_UART_MspInit+0x132>
      _Error_Handler(__FILE__, __LINE__);
 8005bae:	21de      	movs	r1, #222	; 0xde
 8005bb0:	4844      	ldr	r0, [pc, #272]	; (8005cc4 <HAL_UART_MspInit+0x240>)
 8005bb2:	f7fe fd17 	bl	80045e4 <_Error_Handler>
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005bb6:	f04f 0c10 	mov.w	ip, #16
 8005bba:	4b48      	ldr	r3, [pc, #288]	; (8005cdc <HAL_UART_MspInit+0x258>)
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8005bbc:	6365      	str	r5, [r4, #52]	; 0x34
 8005bbe:	626c      	str	r4, [r5, #36]	; 0x24
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8005bc0:	4d47      	ldr	r5, [pc, #284]	; (8005ce0 <HAL_UART_MspInit+0x25c>)
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005bc2:	2280      	movs	r2, #128	; 0x80
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005bc4:	e885 1008 	stmia.w	r5, {r3, ip}
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005bc8:	2300      	movs	r3, #0
 8005bca:	60ab      	str	r3, [r5, #8]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005bcc:	612b      	str	r3, [r5, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005bce:	616b      	str	r3, [r5, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8005bd0:	61ab      	str	r3, [r5, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8005bd2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8005bd6:	4628      	mov	r0, r5
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005bd8:	60ea      	str	r2, [r5, #12]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8005bda:	61eb      	str	r3, [r5, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8005bdc:	f7fb fb66 	bl	80012ac <HAL_DMA_Init>
 8005be0:	b118      	cbz	r0, 8005bea <HAL_UART_MspInit+0x166>
      _Error_Handler(__FILE__, __LINE__);
 8005be2:	21ee      	movs	r1, #238	; 0xee
 8005be4:	4837      	ldr	r0, [pc, #220]	; (8005cc4 <HAL_UART_MspInit+0x240>)
 8005be6:	f7fe fcfd 	bl	80045e4 <_Error_Handler>
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8005bea:	2026      	movs	r0, #38	; 0x26
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8005bec:	6325      	str	r5, [r4, #48]	; 0x30
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8005bee:	2200      	movs	r2, #0
 8005bf0:	2102      	movs	r1, #2
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8005bf2:	626c      	str	r4, [r5, #36]	; 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8005bf4:	f7fb fad2 	bl	800119c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005bf8:	2026      	movs	r0, #38	; 0x26
 8005bfa:	e79f      	b.n	8005b3c <HAL_UART_MspInit+0xb8>
  else if(uartHandle->Instance==USART3)
 8005bfc:	4a39      	ldr	r2, [pc, #228]	; (8005ce4 <HAL_UART_MspInit+0x260>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d1a2      	bne.n	8005b48 <HAL_UART_MspInit+0xc4>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005c02:	4b2c      	ldr	r3, [pc, #176]	; (8005cb4 <HAL_UART_MspInit+0x230>)
    HAL_GPIO_Init(UTX485_1_GPIO_Port, &GPIO_InitStruct);
 8005c04:	a904      	add	r1, sp, #16
    __HAL_RCC_USART3_CLK_ENABLE();
 8005c06:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(UTX485_1_GPIO_Port, &GPIO_InitStruct);
 8005c08:	4837      	ldr	r0, [pc, #220]	; (8005ce8 <HAL_UART_MspInit+0x264>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8005c0a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8005c0e:	61da      	str	r2, [r3, #28]
 8005c10:	69db      	ldr	r3, [r3, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005c12:	2600      	movs	r6, #0
    __HAL_RCC_USART3_CLK_ENABLE();
 8005c14:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005c18:	9303      	str	r3, [sp, #12]
 8005c1a:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = UTX485_1_Pin;
 8005c1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005c20:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c22:	2302      	movs	r3, #2
 8005c24:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005c26:	2303      	movs	r3, #3
 8005c28:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(UTX485_1_GPIO_Port, &GPIO_InitStruct);
 8005c2a:	f7fb fdef 	bl	800180c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = URX485_1_Pin;
 8005c2e:	f44f 6300 	mov.w	r3, #2048	; 0x800
    HAL_GPIO_Init(URX485_1_GPIO_Port, &GPIO_InitStruct);
 8005c32:	482d      	ldr	r0, [pc, #180]	; (8005ce8 <HAL_UART_MspInit+0x264>)
 8005c34:	a904      	add	r1, sp, #16
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8005c36:	4d2d      	ldr	r5, [pc, #180]	; (8005cec <HAL_UART_MspInit+0x268>)
    GPIO_InitStruct.Pin = URX485_1_Pin;
 8005c38:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005c3a:	9605      	str	r6, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c3c:	9606      	str	r6, [sp, #24]
    HAL_GPIO_Init(URX485_1_GPIO_Port, &GPIO_InitStruct);
 8005c3e:	f7fb fde5 	bl	800180c <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8005c42:	4b2b      	ldr	r3, [pc, #172]	; (8005cf0 <HAL_UART_MspInit+0x26c>)
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8005c44:	4628      	mov	r0, r5
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005c46:	e885 0048 	stmia.w	r5, {r3, r6}
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005c4a:	2380      	movs	r3, #128	; 0x80
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005c4c:	60ae      	str	r6, [r5, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005c4e:	60eb      	str	r3, [r5, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005c50:	612e      	str	r6, [r5, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005c52:	616e      	str	r6, [r5, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8005c54:	61ae      	str	r6, [r5, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005c56:	61ee      	str	r6, [r5, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8005c58:	f7fb fb28 	bl	80012ac <HAL_DMA_Init>
 8005c5c:	b120      	cbz	r0, 8005c68 <HAL_UART_MspInit+0x1e4>
      _Error_Handler(__FILE__, __LINE__);
 8005c5e:	f44f 718e 	mov.w	r1, #284	; 0x11c
 8005c62:	4818      	ldr	r0, [pc, #96]	; (8005cc4 <HAL_UART_MspInit+0x240>)
 8005c64:	f7fe fcbe 	bl	80045e4 <_Error_Handler>
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005c68:	f04f 0c10 	mov.w	ip, #16
 8005c6c:	4b21      	ldr	r3, [pc, #132]	; (8005cf4 <HAL_UART_MspInit+0x270>)
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8005c6e:	6365      	str	r5, [r4, #52]	; 0x34
 8005c70:	626c      	str	r4, [r5, #36]	; 0x24
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8005c72:	4d21      	ldr	r5, [pc, #132]	; (8005cf8 <HAL_UART_MspInit+0x274>)
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005c74:	2280      	movs	r2, #128	; 0x80
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005c76:	e885 1008 	stmia.w	r5, {r3, ip}
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	60ab      	str	r3, [r5, #8]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005c7e:	612b      	str	r3, [r5, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005c80:	616b      	str	r3, [r5, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8005c82:	61ab      	str	r3, [r5, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8005c84:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8005c88:	4628      	mov	r0, r5
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005c8a:	60ea      	str	r2, [r5, #12]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8005c8c:	61eb      	str	r3, [r5, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8005c8e:	f7fb fb0d 	bl	80012ac <HAL_DMA_Init>
 8005c92:	b120      	cbz	r0, 8005c9e <HAL_UART_MspInit+0x21a>
      _Error_Handler(__FILE__, __LINE__);
 8005c94:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8005c98:	480a      	ldr	r0, [pc, #40]	; (8005cc4 <HAL_UART_MspInit+0x240>)
 8005c9a:	f7fe fca3 	bl	80045e4 <_Error_Handler>
    HAL_NVIC_SetPriority(USART3_IRQn, 2, 0);
 8005c9e:	2027      	movs	r0, #39	; 0x27
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8005ca0:	6325      	str	r5, [r4, #48]	; 0x30
    HAL_NVIC_SetPriority(USART3_IRQn, 2, 0);
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	2102      	movs	r1, #2
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8005ca6:	626c      	str	r4, [r5, #36]	; 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 2, 0);
 8005ca8:	f7fb fa78 	bl	800119c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005cac:	2027      	movs	r0, #39	; 0x27
 8005cae:	e745      	b.n	8005b3c <HAL_UART_MspInit+0xb8>
 8005cb0:	40013800 	.word	0x40013800
 8005cb4:	40021000 	.word	0x40021000
 8005cb8:	40010800 	.word	0x40010800
 8005cbc:	20000bfc 	.word	0x20000bfc
 8005cc0:	40020058 	.word	0x40020058
 8005cc4:	08008685 	.word	0x08008685
 8005cc8:	40020044 	.word	0x40020044
 8005ccc:	20000bb8 	.word	0x20000bb8
 8005cd0:	40004400 	.word	0x40004400
 8005cd4:	200008b8 	.word	0x200008b8
 8005cd8:	4002006c 	.word	0x4002006c
 8005cdc:	40020080 	.word	0x40020080
 8005ce0:	20000c40 	.word	0x20000c40
 8005ce4:	40004800 	.word	0x40004800
 8005ce8:	40010c00 	.word	0x40010c00
 8005cec:	200008fc 	.word	0x200008fc
 8005cf0:	40020030 	.word	0x40020030
 8005cf4:	4002001c 	.word	0x4002001c
 8005cf8:	20000b74 	.word	0x20000b74

08005cfc <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{

  if(uartHandle->Instance==USART1)
 8005cfc:	6803      	ldr	r3, [r0, #0]
 8005cfe:	4a23      	ldr	r2, [pc, #140]	; (8005d8c <HAL_UART_MspDeInit+0x90>)
{
 8005d00:	b510      	push	{r4, lr}
  if(uartHandle->Instance==USART1)
 8005d02:	4293      	cmp	r3, r2
{
 8005d04:	4604      	mov	r4, r0
  if(uartHandle->Instance==USART1)
 8005d06:	d115      	bne.n	8005d34 <HAL_UART_MspDeInit+0x38>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8005d08:	f502 4258 	add.w	r2, r2, #55296	; 0xd800
 8005d0c:	6993      	ldr	r3, [r2, #24]
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    HAL_GPIO_DeInit(GPIOA, UTX485_2_Pin|URX485_2_Pin);
 8005d0e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
    __HAL_RCC_USART1_CLK_DISABLE();
 8005d12:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005d16:	6193      	str	r3, [r2, #24]
    HAL_GPIO_DeInit(GPIOA, UTX485_2_Pin|URX485_2_Pin);
 8005d18:	481d      	ldr	r0, [pc, #116]	; (8005d90 <HAL_UART_MspDeInit+0x94>)
 8005d1a:	f7fb fe57 	bl	80019cc <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8005d1e:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8005d20:	f7fb faf8 	bl	8001314 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8005d24:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8005d26:	f7fb faf5 	bl	8001314 <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8005d2a:	2025      	movs	r0, #37	; 0x25
    HAL_NVIC_DisableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspDeInit 1 */

  /* USER CODE END USART3_MspDeInit 1 */
  }
} 
 8005d2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(USART3_IRQn);
 8005d30:	f7fb ba74 	b.w	800121c <HAL_NVIC_DisableIRQ>
  else if(uartHandle->Instance==USART2)
 8005d34:	4a17      	ldr	r2, [pc, #92]	; (8005d94 <HAL_UART_MspDeInit+0x98>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d111      	bne.n	8005d5e <HAL_UART_MspDeInit+0x62>
    __HAL_RCC_USART2_CLK_DISABLE();
 8005d3a:	f502 32e6 	add.w	r2, r2, #117760	; 0x1cc00
 8005d3e:	69d3      	ldr	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOA, ULORA_TX_Pin|ULORA_RX_Pin);
 8005d40:	210c      	movs	r1, #12
    __HAL_RCC_USART2_CLK_DISABLE();
 8005d42:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005d46:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOA, ULORA_TX_Pin|ULORA_RX_Pin);
 8005d48:	4811      	ldr	r0, [pc, #68]	; (8005d90 <HAL_UART_MspDeInit+0x94>)
 8005d4a:	f7fb fe3f 	bl	80019cc <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8005d4e:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8005d50:	f7fb fae0 	bl	8001314 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8005d54:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8005d56:	f7fb fadd 	bl	8001314 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8005d5a:	2026      	movs	r0, #38	; 0x26
 8005d5c:	e7e6      	b.n	8005d2c <HAL_UART_MspDeInit+0x30>
  else if(uartHandle->Instance==USART3)
 8005d5e:	4a0e      	ldr	r2, [pc, #56]	; (8005d98 <HAL_UART_MspDeInit+0x9c>)
 8005d60:	4293      	cmp	r3, r2
 8005d62:	d112      	bne.n	8005d8a <HAL_UART_MspDeInit+0x8e>
    __HAL_RCC_USART3_CLK_DISABLE();
 8005d64:	f502 32e4 	add.w	r2, r2, #116736	; 0x1c800
 8005d68:	69d3      	ldr	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOB, UTX485_1_Pin|URX485_1_Pin);
 8005d6a:	f44f 6140 	mov.w	r1, #3072	; 0xc00
    __HAL_RCC_USART3_CLK_DISABLE();
 8005d6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005d72:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOB, UTX485_1_Pin|URX485_1_Pin);
 8005d74:	4809      	ldr	r0, [pc, #36]	; (8005d9c <HAL_UART_MspDeInit+0xa0>)
 8005d76:	f7fb fe29 	bl	80019cc <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8005d7a:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8005d7c:	f7fb faca 	bl	8001314 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8005d80:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8005d82:	f7fb fac7 	bl	8001314 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART3_IRQn);
 8005d86:	2027      	movs	r0, #39	; 0x27
 8005d88:	e7d0      	b.n	8005d2c <HAL_UART_MspDeInit+0x30>
 8005d8a:	bd10      	pop	{r4, pc}
 8005d8c:	40013800 	.word	0x40013800
 8005d90:	40010800 	.word	0x40010800
 8005d94:	40004400 	.word	0x40004400
 8005d98:	40004800 	.word	0x40004800
 8005d9c:	40010c00 	.word	0x40010c00

08005da0 <__io_putchar>:
  * @param  ch: character to send
  * @param  f: pointer to file (not used)
  * @retval The character transmitted
  */
PUTCHAR_PROTOTYPE
{
 8005da0:	b507      	push	{r0, r1, r2, lr}
 8005da2:	a902      	add	r1, sp, #8
 8005da4:	f841 0d04 	str.w	r0, [r1, #-4]!
  /* Place your implementation of fputc here */
  /* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 100);
 8005da8:	2364      	movs	r3, #100	; 0x64
 8005daa:	2201      	movs	r2, #1
 8005dac:	4803      	ldr	r0, [pc, #12]	; (8005dbc <__io_putchar+0x1c>)
 8005dae:	f7fc ff9b 	bl	8002ce8 <HAL_UART_Transmit>

  return ch;
}
 8005db2:	9801      	ldr	r0, [sp, #4]
 8005db4:	b003      	add	sp, #12
 8005db6:	f85d fb04 	ldr.w	pc, [sp], #4
 8005dba:	bf00      	nop
 8005dbc:	20000c84 	.word	0x20000c84

08005dc0 <Float2Char>:
:
   
 : 
********************************************/
void Float2Char(float value, uint8_t *array)
{
 8005dc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005dc4:	460d      	mov	r5, r1
      uint8_t i = 0;
      uint8_t j = 0;
      uint16_t temp;
      uint8_t bit = 0;
      //
      if(value < 0)
 8005dc6:	2100      	movs	r1, #0
{
 8005dc8:	4607      	mov	r7, r0
      if(value < 0)
 8005dca:	f7fb f923 	bl	8001014 <__aeabi_fcmplt>
 8005dce:	2800      	cmp	r0, #0
 8005dd0:	d046      	beq.n	8005e60 <Float2Char+0xa0>
      {
              value =0.0-value;
 8005dd2:	4639      	mov	r1, r7
 8005dd4:	2000      	movs	r0, #0
 8005dd6:	f7fa fe75 	bl	8000ac4 <__aeabi_fsub>
              array[0] = '-';
 8005dda:	232d      	movs	r3, #45	; 0x2d
              value =0.0-value;
 8005ddc:	4607      	mov	r7, r0
              bit = 1; //
              i++;
 8005dde:	2401      	movs	r4, #1
              array[0] = '-';
 8005de0:	702b      	strb	r3, [r5, #0]
      }
      //
      if(value >= 1)//1
 8005de2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8005de6:	4638      	mov	r0, r7
 8005de8:	f7fb f928 	bl	800103c <__aeabi_fcmpge>
 8005dec:	2800      	cmp	r0, #0
 8005dee:	d039      	beq.n	8005e64 <Float2Char+0xa4>
      {
              IntegerPart = (uint16_t)value;  //
 8005df0:	4638      	mov	r0, r7
 8005df2:	f7fb f937 	bl	8001064 <__aeabi_f2uiz>
 8005df6:	b286      	uxth	r6, r0
      }
      else
      {
              IntegerPart = 0;//1
      }
      DecimalPart = value - IntegerPart;//
 8005df8:	4630      	mov	r0, r6
 8005dfa:	f7fa ff19 	bl	8000c30 <__aeabi_i2f>
 8005dfe:	4601      	mov	r1, r0
 8005e00:	4638      	mov	r0, r7
 8005e02:	f7fa fe5f 	bl	8000ac4 <__aeabi_fsub>
 8005e06:	4680      	mov	r8, r0
      //
      if(IntegerPart == 0) //1
 8005e08:	bb96      	cbnz	r6, 8005e70 <Float2Char+0xb0>
 8005e0a:	2230      	movs	r2, #48	; 0x30
 8005e0c:	232e      	movs	r3, #46	; 0x2e
      {
              if(bit)//
 8005e0e:	b35c      	cbz	r4, 8005e68 <Float2Char+0xa8>
              {
                      array[1] = '0';
                      array[2] = '.';
                      i = 2;
 8005e10:	2702      	movs	r7, #2
                      array[1] = '0';
 8005e12:	706a      	strb	r2, [r5, #1]
                      array[2] = '.';
 8005e14:	70ab      	strb	r3, [r5, #2]
                              }
              array[++i] = '.';//
      }
      //
      i++;
      array[i++] = (uint8_t)(DecimalPart * 10)%10 + '0';
 8005e16:	493c      	ldr	r1, [pc, #240]	; (8005f08 <Float2Char+0x148>)
 8005e18:	4640      	mov	r0, r8
 8005e1a:	f7fa ff5d 	bl	8000cd8 <__aeabi_fmul>
 8005e1e:	f7fb f921 	bl	8001064 <__aeabi_f2uiz>
 8005e22:	240a      	movs	r4, #10
 8005e24:	b2c3      	uxtb	r3, r0
 8005e26:	fbb3 f0f4 	udiv	r0, r3, r4
 8005e2a:	fb04 3010 	mls	r0, r4, r0, r3
      i++;
 8005e2e:	1c7e      	adds	r6, r7, #1
      array[i++] = (uint8_t)(DecimalPart * 10)%10 + '0';
 8005e30:	b2f6      	uxtb	r6, r6
 8005e32:	3030      	adds	r0, #48	; 0x30
 8005e34:	55a8      	strb	r0, [r5, r6]
      array[i++] = (uint8_t)(DecimalPart * 100)%10 + '0';
 8005e36:	4935      	ldr	r1, [pc, #212]	; (8005f0c <Float2Char+0x14c>)
 8005e38:	4640      	mov	r0, r8
 8005e3a:	f7fa ff4d 	bl	8000cd8 <__aeabi_fmul>
 8005e3e:	f7fb f911 	bl	8001064 <__aeabi_f2uiz>
 8005e42:	b2c3      	uxtb	r3, r0
 8005e44:	fbb3 f0f4 	udiv	r0, r3, r4
 8005e48:	fb04 3010 	mls	r0, r4, r0, r3
      array[i]   = '\0';
 8005e4c:	2300      	movs	r3, #0
      array[i++] = (uint8_t)(DecimalPart * 10)%10 + '0';
 8005e4e:	1cbe      	adds	r6, r7, #2
      array[i++] = (uint8_t)(DecimalPart * 100)%10 + '0';
 8005e50:	3703      	adds	r7, #3
 8005e52:	b2f6      	uxtb	r6, r6
 8005e54:	3030      	adds	r0, #48	; 0x30
      array[i]   = '\0';
 8005e56:	b2ff      	uxtb	r7, r7
      array[i++] = (uint8_t)(DecimalPart * 100)%10 + '0';
 8005e58:	55a8      	strb	r0, [r5, r6]
      array[i]   = '\0';
 8005e5a:	55eb      	strb	r3, [r5, r7]
 8005e5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      uint8_t i = 0;
 8005e60:	4604      	mov	r4, r0
 8005e62:	e7be      	b.n	8005de2 <Float2Char+0x22>
              IntegerPart = 0;//1
 8005e64:	4606      	mov	r6, r0
 8005e66:	e7c7      	b.n	8005df8 <Float2Char+0x38>
                      array[0] = '0';
 8005e68:	702a      	strb	r2, [r5, #0]
                      array[1] = '.';
 8005e6a:	706b      	strb	r3, [r5, #1]
                      i = 1;
 8005e6c:	2701      	movs	r7, #1
 8005e6e:	e7d2      	b.n	8005e16 <Float2Char+0x56>
 8005e70:	4623      	mov	r3, r4
                      array[i++] = IntegerPart % 10 + '0'; //
 8005e72:	200a      	movs	r0, #10
 8005e74:	fbb6 f1f0 	udiv	r1, r6, r0
 8005e78:	fb00 6611 	mls	r6, r0, r1, r6
 8005e7c:	3630      	adds	r6, #48	; 0x30
 8005e7e:	1c5a      	adds	r2, r3, #1
 8005e80:	54ee      	strb	r6, [r5, r3]
                      IntegerPart /= 10;
 8005e82:	b28e      	uxth	r6, r1
                      array[i++] = IntegerPart % 10 + '0'; //
 8005e84:	b2d7      	uxtb	r7, r2
              while(IntegerPart > 0)
 8005e86:	b97e      	cbnz	r6, 8005ea8 <Float2Char+0xe8>
 8005e88:	f003 0101 	and.w	r1, r3, #1
              if(bit)//
 8005e8c:	b1ec      	cbz	r4, 8005eca <Float2Char+0x10a>
                      if(i%2==0)  //
 8005e8e:	b169      	cbz	r1, 8005eac <Float2Char+0xec>
                              for(j=1; j<=(i-1)/2; j++)
 8005e90:	3b01      	subs	r3, #1
 8005e92:	105b      	asrs	r3, r3, #1
 8005e94:	429c      	cmp	r4, r3
 8005e96:	dc0d      	bgt.n	8005eb4 <Float2Char+0xf4>
                                      array[j] = array[i+1 - j];
 8005e98:	1b11      	subs	r1, r2, r4
 8005e9a:	5c6e      	ldrb	r6, [r5, r1]
                                      temp = array[j];
 8005e9c:	5d28      	ldrb	r0, [r5, r4]
                                      array[j] = array[i+1 - j];
 8005e9e:	552e      	strb	r6, [r5, r4]
                              for(j=1; j<=(i-1)/2; j++)
 8005ea0:	3401      	adds	r4, #1
                                      array[i+1 - j] = temp;
 8005ea2:	5468      	strb	r0, [r5, r1]
                              for(j=1; j<=(i-1)/2; j++)
 8005ea4:	b2e4      	uxtb	r4, r4
 8005ea6:	e7f5      	b.n	8005e94 <Float2Char+0xd4>
                      array[i++] = IntegerPart % 10 + '0'; //
 8005ea8:	463b      	mov	r3, r7
 8005eaa:	e7e3      	b.n	8005e74 <Float2Char+0xb4>
                              for(j=1; j<=i/2; j++) //
 8005eac:	f3c3 0347 	ubfx	r3, r3, #1, #8
 8005eb0:	429c      	cmp	r4, r3
 8005eb2:	d902      	bls.n	8005eba <Float2Char+0xfa>
              array[++i] = '.';//
 8005eb4:	232e      	movs	r3, #46	; 0x2e
 8005eb6:	55eb      	strb	r3, [r5, r7]
 8005eb8:	e7ad      	b.n	8005e16 <Float2Char+0x56>
                                      array[j] = array[i+1 - j];
 8005eba:	1b11      	subs	r1, r2, r4
 8005ebc:	5c6e      	ldrb	r6, [r5, r1]
                                      temp = array[j];
 8005ebe:	5d28      	ldrb	r0, [r5, r4]
                                      array[j] = array[i+1 - j];
 8005ec0:	552e      	strb	r6, [r5, r4]
                              for(j=1; j<=i/2; j++) //
 8005ec2:	3401      	adds	r4, #1
                                      array[i+1 - j] = temp;
 8005ec4:	5468      	strb	r0, [r5, r1]
                              for(j=1; j<=i/2; j++) //
 8005ec6:	b2e4      	uxtb	r4, r4
 8005ec8:	e7f2      	b.n	8005eb0 <Float2Char+0xf0>
                      if(i%2==0)  //
 8005eca:	b169      	cbz	r1, 8005ee8 <Float2Char+0x128>
                              for(j=0; j<(i+1)/2; j++)
 8005ecc:	1052      	asrs	r2, r2, #1
 8005ece:	b2e1      	uxtb	r1, r4
 8005ed0:	4291      	cmp	r1, r2
 8005ed2:	f104 0401 	add.w	r4, r4, #1
 8005ed6:	daed      	bge.n	8005eb4 <Float2Char+0xf4>
                                      array[j] = array[i - j];
 8005ed8:	1a58      	subs	r0, r3, r1
                                      temp = array[j];
 8005eda:	5c6e      	ldrb	r6, [r5, r1]
                                      array[j] = array[i - j];
 8005edc:	f815 e000 	ldrb.w	lr, [r5, r0]
 8005ee0:	f805 e001 	strb.w	lr, [r5, r1]
                                      array[i - j] = temp;
 8005ee4:	542e      	strb	r6, [r5, r0]
 8005ee6:	e7f2      	b.n	8005ece <Float2Char+0x10e>
 8005ee8:	f3c3 0347 	ubfx	r3, r3, #1, #8
 8005eec:	18a9      	adds	r1, r5, r2
 8005eee:	1ad2      	subs	r2, r2, r3
 8005ef0:	1e68      	subs	r0, r5, #1
 8005ef2:	442a      	add	r2, r5
                              for(j=0; j<i/2; j++) //
 8005ef4:	428a      	cmp	r2, r1
 8005ef6:	d0dd      	beq.n	8005eb4 <Float2Char+0xf4>
                                      temp = array[j];
 8005ef8:	7843      	ldrb	r3, [r0, #1]
                                      array[j] = array[i - j];
 8005efa:	f811 4c01 	ldrb.w	r4, [r1, #-1]
 8005efe:	f800 4f01 	strb.w	r4, [r0, #1]!
                                      array[i - j] = temp;
 8005f02:	f801 3d01 	strb.w	r3, [r1, #-1]!
 8005f06:	e7f5      	b.n	8005ef4 <Float2Char+0x134>
 8005f08:	41200000 	.word	0x41200000
 8005f0c:	42c80000 	.word	0x42c80000

08005f10 <command_add>:
}
uint8_t command_add(void (*commandhabdle)(Cmd_listTypeDef*),char*CmdString)
{
 8005f10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f12:	460e      	mov	r6, r1
	Cmd_listTypeDef* NewCommandLine=NULL;
	Cmd_listTypeDef* Command1;
	//uint8_t i;
	if(commandhabdle)
 8005f14:	4607      	mov	r7, r0
 8005f16:	b908      	cbnz	r0, 8005f1c <command_add+0xc>
			}

		}

	}
	return FALSE;
 8005f18:	2000      	movs	r0, #0
 8005f1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		NewCommandLine=	malloc(sizeof(Cmd_listTypeDef));
 8005f1c:	2014      	movs	r0, #20
 8005f1e:	f001 f923 	bl	8007168 <malloc>
		if(NewCommandLine)
 8005f22:	4604      	mov	r4, r0
 8005f24:	2800      	cmp	r0, #0
 8005f26:	d0f7      	beq.n	8005f18 <command_add+0x8>
			for(Command1=CommandLine; ;Command1=Command1->nextnode)
 8005f28:	4b09      	ldr	r3, [pc, #36]	; (8005f50 <command_add+0x40>)
 8005f2a:	681d      	ldr	r5, [r3, #0]
				if(Command1->nextnode==NULL)
 8005f2c:	682b      	ldr	r3, [r5, #0]
 8005f2e:	b963      	cbnz	r3, 8005f4a <command_add+0x3a>
					NewCommandLine->CommandWord=Command1->CommandWord+1;
 8005f30:	792a      	ldrb	r2, [r5, #4]
					NewCommandLine->CommandStringSize=strlen((const char *)CmdString);
 8005f32:	4630      	mov	r0, r6
					NewCommandLine->CommandWord=Command1->CommandWord+1;
 8005f34:	3201      	adds	r2, #1
 8005f36:	7122      	strb	r2, [r4, #4]
					NewCommandLine->CommandString=CmdString;
 8005f38:	60a6      	str	r6, [r4, #8]
					NewCommandLine->commandhabdle=commandhabdle;
 8005f3a:	6127      	str	r7, [r4, #16]
					NewCommandLine->nextnode=NULL;
 8005f3c:	6023      	str	r3, [r4, #0]
					NewCommandLine->CommandStringSize=strlen((const char *)CmdString);
 8005f3e:	f7fa f907 	bl	8000150 <strlen>
 8005f42:	7320      	strb	r0, [r4, #12]
					Command1->nextnode=NewCommandLine;
 8005f44:	602c      	str	r4, [r5, #0]
					return TRUE;
 8005f46:	2001      	movs	r0, #1
}
 8005f48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f4a:	461d      	mov	r5, r3
 8005f4c:	e7ee      	b.n	8005f2c <command_add+0x1c>
 8005f4e:	bf00      	nop
 8005f50:	20000220 	.word	0x20000220

08005f54 <command_match>:

uint8_t command_match(char*CmdString,uint8_t size)
{
 8005f54:	b570      	push	{r4, r5, r6, lr}
 8005f56:	4605      	mov	r5, r0
 8005f58:	460e      	mov	r6, r1
	Cmd_listTypeDef* Command1;

	for(Command1=CommandLine;Command1!=NULL ;Command1=Command1->nextnode)
 8005f5a:	4b09      	ldr	r3, [pc, #36]	; (8005f80 <command_match+0x2c>)
 8005f5c:	681c      	ldr	r4, [r3, #0]
 8005f5e:	b90c      	cbnz	r4, 8005f64 <command_match+0x10>
				(Command1->commandhabdle)(Command1);
				return TRUE;
			}
		}
	}
	return FALSE;
 8005f60:	4620      	mov	r0, r4
}
 8005f62:	bd70      	pop	{r4, r5, r6, pc}
		if(memcmp(Command1->CommandString,CmdString,size)==0)
 8005f64:	4632      	mov	r2, r6
 8005f66:	4629      	mov	r1, r5
 8005f68:	68a0      	ldr	r0, [r4, #8]
 8005f6a:	f001 f90d 	bl	8007188 <memcmp>
 8005f6e:	b928      	cbnz	r0, 8005f7c <command_match+0x28>
			if(Command1->commandhabdle != NULL )
 8005f70:	6923      	ldr	r3, [r4, #16]
 8005f72:	b11b      	cbz	r3, 8005f7c <command_match+0x28>
				(Command1->commandhabdle)(Command1);
 8005f74:	4620      	mov	r0, r4
 8005f76:	4798      	blx	r3
				return TRUE;
 8005f78:	2001      	movs	r0, #1
 8005f7a:	bd70      	pop	{r4, r5, r6, pc}
	for(Command1=CommandLine;Command1!=NULL ;Command1=Command1->nextnode)
 8005f7c:	6824      	ldr	r4, [r4, #0]
 8005f7e:	e7ee      	b.n	8005f5e <command_match+0xa>
 8005f80:	20000220 	.word	0x20000220

08005f84 <user_Command1>:

void user_Command1(Cmd_listTypeDef* commanda)
{
	Cmd_listTypeDef* Command1;

	for(Command1=CommandLine;Command1!=NULL ;Command1=Command1->nextnode)
 8005f84:	4b0a      	ldr	r3, [pc, #40]	; (8005fb0 <user_Command1+0x2c>)
{
 8005f86:	b570      	push	{r4, r5, r6, lr}
	for(Command1=CommandLine;Command1!=NULL ;Command1=Command1->nextnode)
 8005f88:	681c      	ldr	r4, [r3, #0]
	{

		user_log(Command1->CommandString,Command1->CommandStringSize);
 8005f8a:	4d0a      	ldr	r5, [pc, #40]	; (8005fb4 <user_Command1+0x30>)
		user_log(user_Enter,2);
 8005f8c:	4e0a      	ldr	r6, [pc, #40]	; (8005fb8 <user_Command1+0x34>)
	for(Command1=CommandLine;Command1!=NULL ;Command1=Command1->nextnode)
 8005f8e:	b174      	cbz	r4, 8005fae <user_Command1+0x2a>
		user_log(Command1->CommandString,Command1->CommandStringSize);
 8005f90:	7b22      	ldrb	r2, [r4, #12]
 8005f92:	68a1      	ldr	r1, [r4, #8]
 8005f94:	23ff      	movs	r3, #255	; 0xff
 8005f96:	4628      	mov	r0, r5
 8005f98:	f7fc fea6 	bl	8002ce8 <HAL_UART_Transmit>
		user_log(user_Enter,2);
 8005f9c:	23ff      	movs	r3, #255	; 0xff
 8005f9e:	2202      	movs	r2, #2
 8005fa0:	4631      	mov	r1, r6
 8005fa2:	4628      	mov	r0, r5
 8005fa4:	f7fc fea0 	bl	8002ce8 <HAL_UART_Transmit>
		if(Command1->nextnode==NULL)
 8005fa8:	6824      	ldr	r4, [r4, #0]
 8005faa:	2c00      	cmp	r4, #0
 8005fac:	d1ef      	bne.n	8005f8e <user_Command1+0xa>
 8005fae:	bd70      	pop	{r4, r5, r6, pc}
 8005fb0:	20000220 	.word	0x20000220
 8005fb4:	20000c84 	.word	0x20000c84
 8005fb8:	20000224 	.word	0x20000224

08005fbc <user_Command2>:
			break;
	}
}

void user_Command2(Cmd_listTypeDef* Command1)
{
 8005fbc:	b510      	push	{r4, lr}
	user_log(Command1->CommandString,Command1->CommandStringSize);
 8005fbe:	4c08      	ldr	r4, [pc, #32]	; (8005fe0 <user_Command2+0x24>)
 8005fc0:	7b02      	ldrb	r2, [r0, #12]
 8005fc2:	6881      	ldr	r1, [r0, #8]
 8005fc4:	23ff      	movs	r3, #255	; 0xff
 8005fc6:	4620      	mov	r0, r4
 8005fc8:	f7fc fe8e 	bl	8002ce8 <HAL_UART_Transmit>
	user_log(user_Enter,2);
 8005fcc:	4620      	mov	r0, r4
 8005fce:	23ff      	movs	r3, #255	; 0xff
 8005fd0:	2202      	movs	r2, #2
 8005fd2:	4904      	ldr	r1, [pc, #16]	; (8005fe4 <user_Command2+0x28>)
 8005fd4:	f7fc fe88 	bl	8002ce8 <HAL_UART_Transmit>
	HAL_NVIC_SystemReset();

}
 8005fd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_NVIC_SystemReset();
 8005fdc:	f7fb b92c 	b.w	8001238 <HAL_NVIC_SystemReset>
 8005fe0:	20000c84 	.word	0x20000c84
 8005fe4:	20000224 	.word	0x20000224

08005fe8 <user_paraPrintf>:

void user_paraPrintf(Cmd_listTypeDef* Command1)
{
 8005fe8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fec:	4604      	mov	r4, r0
 8005fee:	b088      	sub	sp, #32
	uint8_t i=0;
	uint8_t string[32]={0};
 8005ff0:	2220      	movs	r2, #32
 8005ff2:	2100      	movs	r1, #0
 8005ff4:	4668      	mov	r0, sp
 8005ff6:	f001 f8e1 	bl	80071bc <memset>
	user_log(Command1->CommandString,Command1->CommandStringSize);
 8005ffa:	7b22      	ldrb	r2, [r4, #12]
 8005ffc:	68a1      	ldr	r1, [r4, #8]
 8005ffe:	23ff      	movs	r3, #255	; 0xff
	user_log(user_Enter,2);
	sprintf(	user_usartTXBuffer,"\r\nWPANState=%X  WPAN_Succede=3\r\n",RTU_Device.WPANState);
 8006000:	4cb9      	ldr	r4, [pc, #740]	; (80062e8 <user_paraPrintf+0x300>)
	user_log(Command1->CommandString,Command1->CommandStringSize);
 8006002:	48ba      	ldr	r0, [pc, #744]	; (80062ec <user_paraPrintf+0x304>)
 8006004:	f7fc fe70 	bl	8002ce8 <HAL_UART_Transmit>
	user_log(user_Enter,2);
 8006008:	23ff      	movs	r3, #255	; 0xff
 800600a:	2202      	movs	r2, #2
 800600c:	49b8      	ldr	r1, [pc, #736]	; (80062f0 <user_paraPrintf+0x308>)
 800600e:	48b7      	ldr	r0, [pc, #732]	; (80062ec <user_paraPrintf+0x304>)
 8006010:	f7fc fe6a 	bl	8002ce8 <HAL_UART_Transmit>
	sprintf(	user_usartTXBuffer,"\r\nWPANState=%X  WPAN_Succede=3\r\n",RTU_Device.WPANState);
 8006014:	f894 2085 	ldrb.w	r2, [r4, #133]	; 0x85
 8006018:	49b6      	ldr	r1, [pc, #728]	; (80062f4 <user_paraPrintf+0x30c>)
 800601a:	48b7      	ldr	r0, [pc, #732]	; (80062f8 <user_paraPrintf+0x310>)
 800601c:	f001 fce0 	bl	80079e0 <siprintf>
	user_log(user_usartTXBuffer,strlen(user_usartTXBuffer));
 8006020:	48b5      	ldr	r0, [pc, #724]	; (80062f8 <user_paraPrintf+0x310>)
 8006022:	f7fa f895 	bl	8000150 <strlen>
 8006026:	23ff      	movs	r3, #255	; 0xff
 8006028:	b282      	uxth	r2, r0
 800602a:	49b3      	ldr	r1, [pc, #716]	; (80062f8 <user_paraPrintf+0x310>)
 800602c:	48af      	ldr	r0, [pc, #700]	; (80062ec <user_paraPrintf+0x304>)
 800602e:	f7fc fe5b 	bl	8002ce8 <HAL_UART_Transmit>
	sprintf(	user_usartTXBuffer,"\r\nConfig_flag=%X\r\n",RTU_Device.Dev_config_data.Config_flag);
 8006032:	7822      	ldrb	r2, [r4, #0]
 8006034:	49b1      	ldr	r1, [pc, #708]	; (80062fc <user_paraPrintf+0x314>)
 8006036:	48b0      	ldr	r0, [pc, #704]	; (80062f8 <user_paraPrintf+0x310>)
 8006038:	f001 fcd2 	bl	80079e0 <siprintf>
	user_log(user_usartTXBuffer,strlen(user_usartTXBuffer));
 800603c:	48ae      	ldr	r0, [pc, #696]	; (80062f8 <user_paraPrintf+0x310>)
 800603e:	f7fa f887 	bl	8000150 <strlen>
 8006042:	23ff      	movs	r3, #255	; 0xff
 8006044:	b282      	uxth	r2, r0
 8006046:	49ac      	ldr	r1, [pc, #688]	; (80062f8 <user_paraPrintf+0x310>)
 8006048:	48a8      	ldr	r0, [pc, #672]	; (80062ec <user_paraPrintf+0x304>)
 800604a:	f7fc fe4d 	bl	8002ce8 <HAL_UART_Transmit>
	sprintf(	user_usartTXBuffer,"\r\nSwitch_Adrr=%u\r\n",RTU_Device.Dev_config_data.Switch_Adrr);
 800604e:	7862      	ldrb	r2, [r4, #1]
 8006050:	49ab      	ldr	r1, [pc, #684]	; (8006300 <user_paraPrintf+0x318>)
 8006052:	48a9      	ldr	r0, [pc, #676]	; (80062f8 <user_paraPrintf+0x310>)
 8006054:	f001 fcc4 	bl	80079e0 <siprintf>
	user_log(user_usartTXBuffer,strlen(user_usartTXBuffer));
 8006058:	48a7      	ldr	r0, [pc, #668]	; (80062f8 <user_paraPrintf+0x310>)
 800605a:	f7fa f879 	bl	8000150 <strlen>
 800605e:	23ff      	movs	r3, #255	; 0xff
 8006060:	b282      	uxth	r2, r0
 8006062:	49a5      	ldr	r1, [pc, #660]	; (80062f8 <user_paraPrintf+0x310>)
 8006064:	48a1      	ldr	r0, [pc, #644]	; (80062ec <user_paraPrintf+0x304>)
 8006066:	f7fc fe3f 	bl	8002ce8 <HAL_UART_Transmit>
	sprintf(	user_usartTXBuffer,"\r\nRouter_Level=%u\r\n",RTU_Device.Dev_config_data.Router_Level);
 800606a:	88a2      	ldrh	r2, [r4, #4]
 800606c:	49a5      	ldr	r1, [pc, #660]	; (8006304 <user_paraPrintf+0x31c>)
 800606e:	48a2      	ldr	r0, [pc, #648]	; (80062f8 <user_paraPrintf+0x310>)
 8006070:	f001 fcb6 	bl	80079e0 <siprintf>
	user_log(user_usartTXBuffer,strlen(user_usartTXBuffer));
 8006074:	48a0      	ldr	r0, [pc, #640]	; (80062f8 <user_paraPrintf+0x310>)
 8006076:	f7fa f86b 	bl	8000150 <strlen>
 800607a:	23ff      	movs	r3, #255	; 0xff
 800607c:	b282      	uxth	r2, r0
 800607e:	499e      	ldr	r1, [pc, #632]	; (80062f8 <user_paraPrintf+0x310>)
 8006080:	489a      	ldr	r0, [pc, #616]	; (80062ec <user_paraPrintf+0x304>)
 8006082:	f7fc fe31 	bl	8002ce8 <HAL_UART_Transmit>
	sprintf(	user_usartTXBuffer,"\r\nSwitch_Scense=%u\r\n",RTU_Device.Dev_config_data.Switch_Scense);
 8006086:	8862      	ldrh	r2, [r4, #2]
 8006088:	499f      	ldr	r1, [pc, #636]	; (8006308 <user_paraPrintf+0x320>)
 800608a:	489b      	ldr	r0, [pc, #620]	; (80062f8 <user_paraPrintf+0x310>)
 800608c:	f001 fca8 	bl	80079e0 <siprintf>
	user_log(user_usartTXBuffer,strlen(user_usartTXBuffer))
 8006090:	4899      	ldr	r0, [pc, #612]	; (80062f8 <user_paraPrintf+0x310>)
 8006092:	f7fa f85d 	bl	8000150 <strlen>
 8006096:	23ff      	movs	r3, #255	; 0xff
 8006098:	b282      	uxth	r2, r0
 800609a:	4997      	ldr	r1, [pc, #604]	; (80062f8 <user_paraPrintf+0x310>)
 800609c:	4893      	ldr	r0, [pc, #588]	; (80062ec <user_paraPrintf+0x304>)
 800609e:	f7fc fe23 	bl	8002ce8 <HAL_UART_Transmit>
	sprintf(	user_usartTXBuffer,"\r\nwirelessChannel=%u\r\n",RTU_Device.Dev_config_data.E32_config.Channel);
 80060a2:	8922      	ldrh	r2, [r4, #8]
 80060a4:	4999      	ldr	r1, [pc, #612]	; (800630c <user_paraPrintf+0x324>)
 80060a6:	4894      	ldr	r0, [pc, #592]	; (80062f8 <user_paraPrintf+0x310>)
 80060a8:	f001 fc9a 	bl	80079e0 <siprintf>
	user_log(user_usartTXBuffer,strlen(user_usartTXBuffer))
 80060ac:	4892      	ldr	r0, [pc, #584]	; (80062f8 <user_paraPrintf+0x310>)
 80060ae:	f7fa f84f 	bl	8000150 <strlen>
 80060b2:	23ff      	movs	r3, #255	; 0xff
 80060b4:	b282      	uxth	r2, r0
 80060b6:	4990      	ldr	r1, [pc, #576]	; (80062f8 <user_paraPrintf+0x310>)
 80060b8:	488c      	ldr	r0, [pc, #560]	; (80062ec <user_paraPrintf+0x304>)
 80060ba:	f7fc fe15 	bl	8002ce8 <HAL_UART_Transmit>
	sprintf(	user_usartTXBuffer,"\r\nwirelessSending_Rate=%u\r\n",RTU_Device.Dev_config_data.E32_config.Sending_Rate);
 80060be:	88e2      	ldrh	r2, [r4, #6]
 80060c0:	4993      	ldr	r1, [pc, #588]	; (8006310 <user_paraPrintf+0x328>)
 80060c2:	488d      	ldr	r0, [pc, #564]	; (80062f8 <user_paraPrintf+0x310>)
 80060c4:	f001 fc8c 	bl	80079e0 <siprintf>
	user_log(user_usartTXBuffer,strlen(user_usartTXBuffer))
 80060c8:	488b      	ldr	r0, [pc, #556]	; (80062f8 <user_paraPrintf+0x310>)
 80060ca:	f7fa f841 	bl	8000150 <strlen>
 80060ce:	23ff      	movs	r3, #255	; 0xff
 80060d0:	b282      	uxth	r2, r0
 80060d2:	4989      	ldr	r1, [pc, #548]	; (80062f8 <user_paraPrintf+0x310>)
 80060d4:	4885      	ldr	r0, [pc, #532]	; (80062ec <user_paraPrintf+0x304>)
 80060d6:	f7fc fe07 	bl	8002ce8 <HAL_UART_Transmit>
	sprintf(	user_usartTXBuffer,"\r\nwirelessTranmist_Power=%u\r\n",RTU_Device.Dev_config_data.E32_config.Tranmist_Power);
 80060da:	8962      	ldrh	r2, [r4, #10]
 80060dc:	498d      	ldr	r1, [pc, #564]	; (8006314 <user_paraPrintf+0x32c>)
 80060de:	4886      	ldr	r0, [pc, #536]	; (80062f8 <user_paraPrintf+0x310>)
 80060e0:	f001 fc7e 	bl	80079e0 <siprintf>
	user_log(user_usartTXBuffer,strlen(user_usartTXBuffer))
 80060e4:	4884      	ldr	r0, [pc, #528]	; (80062f8 <user_paraPrintf+0x310>)
 80060e6:	f7fa f833 	bl	8000150 <strlen>
 80060ea:	23ff      	movs	r3, #255	; 0xff
 80060ec:	b282      	uxth	r2, r0
 80060ee:	4982      	ldr	r1, [pc, #520]	; (80062f8 <user_paraPrintf+0x310>)
 80060f0:	487e      	ldr	r0, [pc, #504]	; (80062ec <user_paraPrintf+0x304>)
 80060f2:	f7fc fdf9 	bl	8002ce8 <HAL_UART_Transmit>

	sprintf(	user_usartTXBuffer,"\r\nMeterConfig_flag=%lu\r\n",RTU_Device.Dev_config_data.MeterConfig.MeterConfig_flag);
 80060f6:	68e2      	ldr	r2, [r4, #12]
 80060f8:	4987      	ldr	r1, [pc, #540]	; (8006318 <user_paraPrintf+0x330>)
 80060fa:	487f      	ldr	r0, [pc, #508]	; (80062f8 <user_paraPrintf+0x310>)
 80060fc:	f001 fc70 	bl	80079e0 <siprintf>
	user_log(user_usartTXBuffer,strlen(user_usartTXBuffer))
 8006100:	487d      	ldr	r0, [pc, #500]	; (80062f8 <user_paraPrintf+0x310>)
 8006102:	f7fa f825 	bl	8000150 <strlen>
 8006106:	23ff      	movs	r3, #255	; 0xff
 8006108:	b282      	uxth	r2, r0
 800610a:	497b      	ldr	r1, [pc, #492]	; (80062f8 <user_paraPrintf+0x310>)
 800610c:	4877      	ldr	r0, [pc, #476]	; (80062ec <user_paraPrintf+0x304>)
 800610e:	f7fc fdeb 	bl	8002ce8 <HAL_UART_Transmit>

	Float2Char(RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara.CurrentThreshould,string);
 8006112:	4669      	mov	r1, sp
 8006114:	6960      	ldr	r0, [r4, #20]
 8006116:	f7ff fe53 	bl	8005dc0 <Float2Char>
	sprintf(	user_usartTXBuffer,"\r\nCurrentDeadZone=%s\r\n",string);
 800611a:	466a      	mov	r2, sp
 800611c:	497f      	ldr	r1, [pc, #508]	; (800631c <user_paraPrintf+0x334>)
 800611e:	4876      	ldr	r0, [pc, #472]	; (80062f8 <user_paraPrintf+0x310>)
 8006120:	f001 fc5e 	bl	80079e0 <siprintf>
	user_log(user_usartTXBuffer,strlen(user_usartTXBuffer))
 8006124:	4874      	ldr	r0, [pc, #464]	; (80062f8 <user_paraPrintf+0x310>)
 8006126:	f7fa f813 	bl	8000150 <strlen>
 800612a:	23ff      	movs	r3, #255	; 0xff
 800612c:	b282      	uxth	r2, r0
 800612e:	4972      	ldr	r1, [pc, #456]	; (80062f8 <user_paraPrintf+0x310>)
 8006130:	486e      	ldr	r0, [pc, #440]	; (80062ec <user_paraPrintf+0x304>)
 8006132:	f7fc fdd9 	bl	8002ce8 <HAL_UART_Transmit>


	Float2Char(RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara.VoltageThreshould,string);
 8006136:	4669      	mov	r1, sp
 8006138:	6920      	ldr	r0, [r4, #16]
 800613a:	f7ff fe41 	bl	8005dc0 <Float2Char>
	sprintf(	user_usartTXBuffer,"\r\nVoltageThreshould=%s\r\n",string);
 800613e:	466a      	mov	r2, sp
 8006140:	4977      	ldr	r1, [pc, #476]	; (8006320 <user_paraPrintf+0x338>)
 8006142:	486d      	ldr	r0, [pc, #436]	; (80062f8 <user_paraPrintf+0x310>)
 8006144:	f001 fc4c 	bl	80079e0 <siprintf>
	user_log(user_usartTXBuffer,strlen(user_usartTXBuffer))
 8006148:	486b      	ldr	r0, [pc, #428]	; (80062f8 <user_paraPrintf+0x310>)
 800614a:	f7fa f801 	bl	8000150 <strlen>
 800614e:	23ff      	movs	r3, #255	; 0xff
 8006150:	b282      	uxth	r2, r0
 8006152:	4969      	ldr	r1, [pc, #420]	; (80062f8 <user_paraPrintf+0x310>)
 8006154:	4865      	ldr	r0, [pc, #404]	; (80062ec <user_paraPrintf+0x304>)
 8006156:	f7fc fdc7 	bl	8002ce8 <HAL_UART_Transmit>

	Float2Char(RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara.PowerThreshould,string);
 800615a:	4669      	mov	r1, sp
 800615c:	69a0      	ldr	r0, [r4, #24]
 800615e:	f7ff fe2f 	bl	8005dc0 <Float2Char>
	sprintf(	user_usartTXBuffer,"\r\nPowerThreshould=%s\r\n",string);
 8006162:	466a      	mov	r2, sp
 8006164:	496f      	ldr	r1, [pc, #444]	; (8006324 <user_paraPrintf+0x33c>)
 8006166:	4864      	ldr	r0, [pc, #400]	; (80062f8 <user_paraPrintf+0x310>)
 8006168:	f001 fc3a 	bl	80079e0 <siprintf>
	user_log(user_usartTXBuffer,strlen(user_usartTXBuffer))
 800616c:	4862      	ldr	r0, [pc, #392]	; (80062f8 <user_paraPrintf+0x310>)
 800616e:	f7f9 ffef 	bl	8000150 <strlen>
 8006172:	23ff      	movs	r3, #255	; 0xff
 8006174:	b282      	uxth	r2, r0
 8006176:	4960      	ldr	r1, [pc, #384]	; (80062f8 <user_paraPrintf+0x310>)
 8006178:	485c      	ldr	r0, [pc, #368]	; (80062ec <user_paraPrintf+0x304>)
 800617a:	f7fc fdb5 	bl	8002ce8 <HAL_UART_Transmit>
 800617e:	2500      	movs	r5, #0
	for(i=0;i<3;i++)
	{
		sprintf(	user_usartTXBuffer,"\r\nCIRmsConst=%lu\r\n",RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara.IRmsConst[i]);
 8006180:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8006328 <user_paraPrintf+0x340>
 8006184:	4e5c      	ldr	r6, [pc, #368]	; (80062f8 <user_paraPrintf+0x310>)
		user_log(user_usartTXBuffer,strlen(user_usartTXBuffer))
 8006186:	4f59      	ldr	r7, [pc, #356]	; (80062ec <user_paraPrintf+0x304>)
		sprintf(	user_usartTXBuffer,"\r\nCIRmsConst=%lu\r\n",RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara.IRmsConst[i]);
 8006188:	1963      	adds	r3, r4, r5
 800618a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800618c:	4641      	mov	r1, r8
 800618e:	4630      	mov	r0, r6
 8006190:	f001 fc26 	bl	80079e0 <siprintf>
		user_log(user_usartTXBuffer,strlen(user_usartTXBuffer))
 8006194:	4630      	mov	r0, r6
 8006196:	f7f9 ffdb 	bl	8000150 <strlen>
 800619a:	3504      	adds	r5, #4
 800619c:	b282      	uxth	r2, r0
 800619e:	23ff      	movs	r3, #255	; 0xff
 80061a0:	4631      	mov	r1, r6
 80061a2:	4638      	mov	r0, r7
 80061a4:	f7fc fda0 	bl	8002ce8 <HAL_UART_Transmit>
	for(i=0;i<3;i++)
 80061a8:	2d0c      	cmp	r5, #12
 80061aa:	d1ed      	bne.n	8006188 <user_paraPrintf+0x1a0>
 80061ac:	2500      	movs	r5, #0
	}
	for(i=0;i<3;i++)
	{
		sprintf(	user_usartTXBuffer,"\r\nVRmsConst=%lu\r\n",RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara.VRmsConst[i]);
 80061ae:	f8df 817c 	ldr.w	r8, [pc, #380]	; 800632c <user_paraPrintf+0x344>
 80061b2:	4e51      	ldr	r6, [pc, #324]	; (80062f8 <user_paraPrintf+0x310>)
		user_log(user_usartTXBuffer,strlen(user_usartTXBuffer))
 80061b4:	4f4d      	ldr	r7, [pc, #308]	; (80062ec <user_paraPrintf+0x304>)
		sprintf(	user_usartTXBuffer,"\r\nVRmsConst=%lu\r\n",RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara.VRmsConst[i]);
 80061b6:	1963      	adds	r3, r4, r5
 80061b8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80061ba:	4641      	mov	r1, r8
 80061bc:	4630      	mov	r0, r6
 80061be:	f001 fc0f 	bl	80079e0 <siprintf>
		user_log(user_usartTXBuffer,strlen(user_usartTXBuffer))
 80061c2:	4630      	mov	r0, r6
 80061c4:	f7f9 ffc4 	bl	8000150 <strlen>
 80061c8:	3504      	adds	r5, #4
 80061ca:	b282      	uxth	r2, r0
 80061cc:	23ff      	movs	r3, #255	; 0xff
 80061ce:	4631      	mov	r1, r6
 80061d0:	4638      	mov	r0, r7
 80061d2:	f7fc fd89 	bl	8002ce8 <HAL_UART_Transmit>
	for(i=0;i<3;i++)
 80061d6:	2d0c      	cmp	r5, #12
 80061d8:	d1ed      	bne.n	80061b6 <user_paraPrintf+0x1ce>
 80061da:	2500      	movs	r5, #0
	}
	for(i=0;i<3;i++)
		{
			sprintf(	user_usartTXBuffer,"\r\nPRmsConst=%lu\r\n",RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara.PRmsConst[i]);
 80061dc:	f8df 8150 	ldr.w	r8, [pc, #336]	; 8006330 <user_paraPrintf+0x348>
 80061e0:	4e45      	ldr	r6, [pc, #276]	; (80062f8 <user_paraPrintf+0x310>)
			user_log(user_usartTXBuffer,strlen(user_usartTXBuffer))
 80061e2:	4f42      	ldr	r7, [pc, #264]	; (80062ec <user_paraPrintf+0x304>)
			sprintf(	user_usartTXBuffer,"\r\nPRmsConst=%lu\r\n",RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara.PRmsConst[i]);
 80061e4:	1963      	adds	r3, r4, r5
 80061e6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80061e8:	4641      	mov	r1, r8
 80061ea:	4630      	mov	r0, r6
 80061ec:	f001 fbf8 	bl	80079e0 <siprintf>
			user_log(user_usartTXBuffer,strlen(user_usartTXBuffer))
 80061f0:	4630      	mov	r0, r6
 80061f2:	f7f9 ffad 	bl	8000150 <strlen>
 80061f6:	3504      	adds	r5, #4
 80061f8:	b282      	uxth	r2, r0
 80061fa:	23ff      	movs	r3, #255	; 0xff
 80061fc:	4631      	mov	r1, r6
 80061fe:	4638      	mov	r0, r7
 8006200:	f7fc fd72 	bl	8002ce8 <HAL_UART_Transmit>
	for(i=0;i<3;i++)
 8006204:	2d0c      	cmp	r5, #12
 8006206:	d1ed      	bne.n	80061e4 <user_paraPrintf+0x1fc>
 8006208:	2500      	movs	r5, #0
		}
	for(i=0;i<3;i++)
	{
		Float2Char(RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara.CurrentDeadZone[i],string);
		sprintf(	user_usartTXBuffer,"\r\nCurrentDeadZone=%s\r\n",string);
 800620a:	f8df 8110 	ldr.w	r8, [pc, #272]	; 800631c <user_paraPrintf+0x334>
 800620e:	4e3a      	ldr	r6, [pc, #232]	; (80062f8 <user_paraPrintf+0x310>)
	    user_log(user_usartTXBuffer,strlen(user_usartTXBuffer))
 8006210:	4f36      	ldr	r7, [pc, #216]	; (80062ec <user_paraPrintf+0x304>)
		Float2Char(RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara.CurrentDeadZone[i],string);
 8006212:	1963      	adds	r3, r4, r5
 8006214:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8006216:	4669      	mov	r1, sp
 8006218:	f7ff fdd2 	bl	8005dc0 <Float2Char>
		sprintf(	user_usartTXBuffer,"\r\nCurrentDeadZone=%s\r\n",string);
 800621c:	466a      	mov	r2, sp
 800621e:	4641      	mov	r1, r8
 8006220:	4630      	mov	r0, r6
 8006222:	f001 fbdd 	bl	80079e0 <siprintf>
	    user_log(user_usartTXBuffer,strlen(user_usartTXBuffer))
 8006226:	4630      	mov	r0, r6
 8006228:	f7f9 ff92 	bl	8000150 <strlen>
 800622c:	3504      	adds	r5, #4
 800622e:	b282      	uxth	r2, r0
 8006230:	23ff      	movs	r3, #255	; 0xff
 8006232:	4631      	mov	r1, r6
 8006234:	4638      	mov	r0, r7
 8006236:	f7fc fd57 	bl	8002ce8 <HAL_UART_Transmit>
	for(i=0;i<3;i++)
 800623a:	2d0c      	cmp	r5, #12
 800623c:	d1e9      	bne.n	8006212 <user_paraPrintf+0x22a>
 800623e:	2500      	movs	r5, #0
	}
	for(i=0;i<3;i++)
		{
		    Float2Char(RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara.VoltageDeadZone[i],string);
			sprintf(	user_usartTXBuffer,"\r\nVoltageDeadZone=%s\r\n",string);
 8006240:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 8006334 <user_paraPrintf+0x34c>
 8006244:	4e2c      	ldr	r6, [pc, #176]	; (80062f8 <user_paraPrintf+0x310>)
		    user_log(user_usartTXBuffer,strlen(user_usartTXBuffer))
 8006246:	4f29      	ldr	r7, [pc, #164]	; (80062ec <user_paraPrintf+0x304>)
		    Float2Char(RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara.VoltageDeadZone[i],string);
 8006248:	1963      	adds	r3, r4, r5
 800624a:	69d8      	ldr	r0, [r3, #28]
 800624c:	4669      	mov	r1, sp
 800624e:	f7ff fdb7 	bl	8005dc0 <Float2Char>
			sprintf(	user_usartTXBuffer,"\r\nVoltageDeadZone=%s\r\n",string);
 8006252:	466a      	mov	r2, sp
 8006254:	4641      	mov	r1, r8
 8006256:	4630      	mov	r0, r6
 8006258:	f001 fbc2 	bl	80079e0 <siprintf>
		    user_log(user_usartTXBuffer,strlen(user_usartTXBuffer))
 800625c:	4630      	mov	r0, r6
 800625e:	f7f9 ff77 	bl	8000150 <strlen>
 8006262:	3504      	adds	r5, #4
 8006264:	b282      	uxth	r2, r0
 8006266:	23ff      	movs	r3, #255	; 0xff
 8006268:	4631      	mov	r1, r6
 800626a:	4638      	mov	r0, r7
 800626c:	f7fc fd3c 	bl	8002ce8 <HAL_UART_Transmit>
	for(i=0;i<3;i++)
 8006270:	2d0c      	cmp	r5, #12
 8006272:	d1e9      	bne.n	8006248 <user_paraPrintf+0x260>
 8006274:	2500      	movs	r5, #0
		}
	for(i=0;i<3;i++)
			{
		Float2Char(RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara.PowerDeadZone[i],string);
				sprintf(	user_usartTXBuffer,"\r\nPowerDeadZone=%s\r\n",string );
 8006276:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 8006338 <user_paraPrintf+0x350>
 800627a:	4e1f      	ldr	r6, [pc, #124]	; (80062f8 <user_paraPrintf+0x310>)
			    user_log(user_usartTXBuffer,strlen(user_usartTXBuffer))
 800627c:	4f1b      	ldr	r7, [pc, #108]	; (80062ec <user_paraPrintf+0x304>)
		Float2Char(RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara.PowerDeadZone[i],string);
 800627e:	1963      	adds	r3, r4, r5
 8006280:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8006282:	4669      	mov	r1, sp
 8006284:	f7ff fd9c 	bl	8005dc0 <Float2Char>
				sprintf(	user_usartTXBuffer,"\r\nPowerDeadZone=%s\r\n",string );
 8006288:	466a      	mov	r2, sp
 800628a:	4641      	mov	r1, r8
 800628c:	4630      	mov	r0, r6
 800628e:	f001 fba7 	bl	80079e0 <siprintf>
			    user_log(user_usartTXBuffer,strlen(user_usartTXBuffer))
 8006292:	4630      	mov	r0, r6
 8006294:	f7f9 ff5c 	bl	8000150 <strlen>
 8006298:	3504      	adds	r5, #4
 800629a:	b282      	uxth	r2, r0
 800629c:	23ff      	movs	r3, #255	; 0xff
 800629e:	4631      	mov	r1, r6
 80062a0:	4638      	mov	r0, r7
 80062a2:	f7fc fd21 	bl	8002ce8 <HAL_UART_Transmit>
	for(i=0;i<3;i++)
 80062a6:	2d0c      	cmp	r5, #12
 80062a8:	d1e9      	bne.n	800627e <user_paraPrintf+0x296>
 80062aa:	2500      	movs	r5, #0
			}
	for(i=0;i<3;i++)
	{
	sprintf(	user_usartTXBuffer,"\r\nVGain=%X\r\n",RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara.VGain[i]);
 80062ac:	f8df 808c 	ldr.w	r8, [pc, #140]	; 800633c <user_paraPrintf+0x354>
 80062b0:	4e11      	ldr	r6, [pc, #68]	; (80062f8 <user_paraPrintf+0x310>)
	user_log(user_usartTXBuffer,strlen(user_usartTXBuffer))
 80062b2:	4f0e      	ldr	r7, [pc, #56]	; (80062ec <user_paraPrintf+0x304>)
	sprintf(	user_usartTXBuffer,"\r\nVGain=%X\r\n",RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara.VGain[i]);
 80062b4:	1963      	adds	r3, r4, r5
 80062b6:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 80062ba:	4641      	mov	r1, r8
 80062bc:	4630      	mov	r0, r6
 80062be:	f001 fb8f 	bl	80079e0 <siprintf>
	user_log(user_usartTXBuffer,strlen(user_usartTXBuffer))
 80062c2:	4630      	mov	r0, r6
 80062c4:	f7f9 ff44 	bl	8000150 <strlen>
 80062c8:	3502      	adds	r5, #2
 80062ca:	b282      	uxth	r2, r0
 80062cc:	23ff      	movs	r3, #255	; 0xff
 80062ce:	4631      	mov	r1, r6
 80062d0:	4638      	mov	r0, r7
 80062d2:	f7fc fd09 	bl	8002ce8 <HAL_UART_Transmit>
	for(i=0;i<3;i++)
 80062d6:	2d06      	cmp	r5, #6
 80062d8:	d1ec      	bne.n	80062b4 <user_paraPrintf+0x2cc>
 80062da:	2500      	movs	r5, #0
	}
	for(i=0;i<3;i++)
		{
	sprintf(	user_usartTXBuffer,"\r\nIGain=%X\r\n",RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara.IGain[i]);
 80062dc:	f8df 8060 	ldr.w	r8, [pc, #96]	; 8006340 <user_paraPrintf+0x358>
 80062e0:	4e05      	ldr	r6, [pc, #20]	; (80062f8 <user_paraPrintf+0x310>)
	user_log(user_usartTXBuffer,strlen(user_usartTXBuffer))
 80062e2:	4f02      	ldr	r7, [pc, #8]	; (80062ec <user_paraPrintf+0x304>)
 80062e4:	e02e      	b.n	8006344 <user_paraPrintf+0x35c>
 80062e6:	bf00      	nop
 80062e8:	200005a8 	.word	0x200005a8
 80062ec:	20000c84 	.word	0x20000c84
 80062f0:	20000224 	.word	0x20000224
 80062f4:	080086f4 	.word	0x080086f4
 80062f8:	20000e00 	.word	0x20000e00
 80062fc:	08008719 	.word	0x08008719
 8006300:	0800872c 	.word	0x0800872c
 8006304:	0800873f 	.word	0x0800873f
 8006308:	08008753 	.word	0x08008753
 800630c:	08008768 	.word	0x08008768
 8006310:	0800877f 	.word	0x0800877f
 8006314:	0800879b 	.word	0x0800879b
 8006318:	080087b9 	.word	0x080087b9
 800631c:	080087d2 	.word	0x080087d2
 8006320:	080087e9 	.word	0x080087e9
 8006324:	08008802 	.word	0x08008802
 8006328:	08008819 	.word	0x08008819
 800632c:	0800882c 	.word	0x0800882c
 8006330:	0800883e 	.word	0x0800883e
 8006334:	08008850 	.word	0x08008850
 8006338:	08008867 	.word	0x08008867
 800633c:	0800887c 	.word	0x0800887c
 8006340:	08008889 	.word	0x08008889
	sprintf(	user_usartTXBuffer,"\r\nIGain=%X\r\n",RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara.IGain[i]);
 8006344:	1963      	adds	r3, r4, r5
 8006346:	f8b3 2070 	ldrh.w	r2, [r3, #112]	; 0x70
 800634a:	4641      	mov	r1, r8
 800634c:	4630      	mov	r0, r6
 800634e:	f001 fb47 	bl	80079e0 <siprintf>
	user_log(user_usartTXBuffer,strlen(user_usartTXBuffer))
 8006352:	4630      	mov	r0, r6
 8006354:	f7f9 fefc 	bl	8000150 <strlen>
 8006358:	3502      	adds	r5, #2
 800635a:	b282      	uxth	r2, r0
 800635c:	23ff      	movs	r3, #255	; 0xff
 800635e:	4631      	mov	r1, r6
 8006360:	4638      	mov	r0, r7
 8006362:	f7fc fcc1 	bl	8002ce8 <HAL_UART_Transmit>
	for(i=0;i<3;i++)
 8006366:	2d06      	cmp	r5, #6
 8006368:	d1ec      	bne.n	8006344 <user_paraPrintf+0x35c>
		}

}
 800636a:	b008      	add	sp, #32
 800636c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006370 <user_readTemperature>:
void user_readTemperature(Cmd_listTypeDef* Command1)
{
 8006370:	b530      	push	{r4, r5, lr}
	float temp=0;
	uint8_t string[32];
	user_log(Command1->CommandString,Command1->CommandStringSize);
 8006372:	4c12      	ldr	r4, [pc, #72]	; (80063bc <user_readTemperature+0x4c>)
{
 8006374:	b089      	sub	sp, #36	; 0x24
	user_log(Command1->CommandString,Command1->CommandStringSize);
 8006376:	7b02      	ldrb	r2, [r0, #12]
 8006378:	6881      	ldr	r1, [r0, #8]
 800637a:	23ff      	movs	r3, #255	; 0xff
 800637c:	4620      	mov	r0, r4
 800637e:	f7fc fcb3 	bl	8002ce8 <HAL_UART_Transmit>

	temp=DS18B20_GetTemp_SkipRom();


	Float2Char(temp,string);
	sprintf(user_usartTXBuffer,"\r\nTemperature=%s\r\n",string);
 8006382:	4d0f      	ldr	r5, [pc, #60]	; (80063c0 <user_readTemperature+0x50>)
	user_log(user_Enter,2);
 8006384:	23ff      	movs	r3, #255	; 0xff
 8006386:	2202      	movs	r2, #2
 8006388:	490e      	ldr	r1, [pc, #56]	; (80063c4 <user_readTemperature+0x54>)
 800638a:	4620      	mov	r0, r4
 800638c:	f7fc fcac 	bl	8002ce8 <HAL_UART_Transmit>
	temp=DS18B20_GetTemp_SkipRom();
 8006390:	f7fd fa8a 	bl	80038a8 <DS18B20_GetTemp_SkipRom>
	Float2Char(temp,string);
 8006394:	4669      	mov	r1, sp
 8006396:	f7ff fd13 	bl	8005dc0 <Float2Char>
	sprintf(user_usartTXBuffer,"\r\nTemperature=%s\r\n",string);
 800639a:	466a      	mov	r2, sp
 800639c:	490a      	ldr	r1, [pc, #40]	; (80063c8 <user_readTemperature+0x58>)
 800639e:	4628      	mov	r0, r5
 80063a0:	f001 fb1e 	bl	80079e0 <siprintf>

	user_log(user_usartTXBuffer,strlen(user_usartTXBuffer))
 80063a4:	4628      	mov	r0, r5
 80063a6:	f7f9 fed3 	bl	8000150 <strlen>
 80063aa:	23ff      	movs	r3, #255	; 0xff
 80063ac:	b282      	uxth	r2, r0
 80063ae:	4629      	mov	r1, r5
 80063b0:	4620      	mov	r0, r4
 80063b2:	f7fc fc99 	bl	8002ce8 <HAL_UART_Transmit>
}
 80063b6:	b009      	add	sp, #36	; 0x24
 80063b8:	bd30      	pop	{r4, r5, pc}
 80063ba:	bf00      	nop
 80063bc:	20000c84 	.word	0x20000c84
 80063c0:	20000e00 	.word	0x20000e00
 80063c4:	20000224 	.word	0x20000224
 80063c8:	08008896 	.word	0x08008896

080063cc <user_ClearEnergy>:

void user_ClearEnergy(Cmd_listTypeDef* Command1)
{
	float temp=0;
 80063cc:	2300      	movs	r3, #0
{
 80063ce:	b5f0      	push	{r4, r5, r6, r7, lr}
	int temp1=0;
 80063d0:	2700      	movs	r7, #0
	uint8_t string[32];
	user_log(Command1->CommandString,Command1->CommandStringSize);
 80063d2:	4e49      	ldr	r6, [pc, #292]	; (80064f8 <user_ClearEnergy+0x12c>)
{
 80063d4:	b08b      	sub	sp, #44	; 0x2c
	float temp=0;
 80063d6:	9300      	str	r3, [sp, #0]
	user_log(Command1->CommandString,Command1->CommandStringSize);
 80063d8:	7b02      	ldrb	r2, [r0, #12]
 80063da:	6881      	ldr	r1, [r0, #8]
 80063dc:	23ff      	movs	r3, #255	; 0xff
 80063de:	4630      	mov	r0, r6
	int temp1=0;
 80063e0:	9701      	str	r7, [sp, #4]
	user_log(Command1->CommandString,Command1->CommandStringSize);
 80063e2:	f7fc fc81 	bl	8002ce8 <HAL_UART_Transmit>
	user_log(user_Enter,2);
 80063e6:	23ff      	movs	r3, #255	; 0xff
 80063e8:	2202      	movs	r2, #2
 80063ea:	4944      	ldr	r1, [pc, #272]	; (80064fc <user_ClearEnergy+0x130>)
 80063ec:	4630      	mov	r0, r6

	/*A phase*/
	iic_FRAM_BufferRead((uint8_t*)&temp, 10, 4);
	Float2Char(temp,string);
	sprintf(user_usartTXBuffer,"\r\nEnergy A=%s  \r\n",string);
 80063ee:	4c44      	ldr	r4, [pc, #272]	; (8006500 <user_ClearEnergy+0x134>)
	user_log(user_Enter,2);
 80063f0:	f7fc fc7a 	bl	8002ce8 <HAL_UART_Transmit>
	iic_FRAM_BufferRead((uint8_t*)&temp, 10, 4);
 80063f4:	2204      	movs	r2, #4
 80063f6:	210a      	movs	r1, #10
 80063f8:	4668      	mov	r0, sp
 80063fa:	f7fd ffaf 	bl	800435c <iic_FRAM_BufferRead>
	Float2Char(temp,string);
 80063fe:	a902      	add	r1, sp, #8
 8006400:	9800      	ldr	r0, [sp, #0]
 8006402:	f7ff fcdd 	bl	8005dc0 <Float2Char>
	sprintf(user_usartTXBuffer,"\r\nEnergy A=%s  \r\n",string);
 8006406:	aa02      	add	r2, sp, #8
 8006408:	493e      	ldr	r1, [pc, #248]	; (8006504 <user_ClearEnergy+0x138>)
 800640a:	4620      	mov	r0, r4
 800640c:	f001 fae8 	bl	80079e0 <siprintf>
	user_log(user_usartTXBuffer,strlen(user_usartTXBuffer))
 8006410:	4620      	mov	r0, r4
 8006412:	f7f9 fe9d 	bl	8000150 <strlen>
	temp1=0x0;
 8006416:	ad0a      	add	r5, sp, #40	; 0x28
	user_log(user_usartTXBuffer,strlen(user_usartTXBuffer))
 8006418:	23ff      	movs	r3, #255	; 0xff
 800641a:	b282      	uxth	r2, r0
 800641c:	4621      	mov	r1, r4
 800641e:	4630      	mov	r0, r6
 8006420:	f7fc fc62 	bl	8002ce8 <HAL_UART_Transmit>
	temp1=0x0;
 8006424:	f845 7d24 	str.w	r7, [r5, #-36]!
    iic_FRAM_BufferWrite((uint8_t*)&(temp1),10,4);
 8006428:	2204      	movs	r2, #4
 800642a:	210a      	movs	r1, #10
 800642c:	4628      	mov	r0, r5
 800642e:	f7fd ff65 	bl	80042fc <iic_FRAM_BufferWrite>
    HAL_Delay(20);
 8006432:	2014      	movs	r0, #20
 8006434:	f7fa fe7e 	bl	8001134 <HAL_Delay>
	/*B phase*/
	iic_FRAM_BufferRead((uint8_t*)&temp, 20, 4);
 8006438:	2204      	movs	r2, #4
 800643a:	2114      	movs	r1, #20
 800643c:	4668      	mov	r0, sp
 800643e:	f7fd ff8d 	bl	800435c <iic_FRAM_BufferRead>
	Float2Char(temp,string);
 8006442:	a902      	add	r1, sp, #8
 8006444:	9800      	ldr	r0, [sp, #0]
 8006446:	f7ff fcbb 	bl	8005dc0 <Float2Char>
	sprintf(	user_usartTXBuffer,"\r\nEnergy B=%s  \r\n",string);
 800644a:	aa02      	add	r2, sp, #8
 800644c:	492e      	ldr	r1, [pc, #184]	; (8006508 <user_ClearEnergy+0x13c>)
 800644e:	4620      	mov	r0, r4
 8006450:	f001 fac6 	bl	80079e0 <siprintf>
	user_log(user_usartTXBuffer,strlen(user_usartTXBuffer))
 8006454:	4620      	mov	r0, r4
 8006456:	f7f9 fe7b 	bl	8000150 <strlen>
 800645a:	23ff      	movs	r3, #255	; 0xff
 800645c:	b282      	uxth	r2, r0
 800645e:	4621      	mov	r1, r4
 8006460:	4630      	mov	r0, r6
 8006462:	f7fc fc41 	bl	8002ce8 <HAL_UART_Transmit>
	temp1=0;
	iic_FRAM_BufferWrite((uint8_t*)&(temp1),20,4);
 8006466:	2204      	movs	r2, #4
 8006468:	2114      	movs	r1, #20
 800646a:	4628      	mov	r0, r5
	temp1=0;
 800646c:	9701      	str	r7, [sp, #4]
	iic_FRAM_BufferWrite((uint8_t*)&(temp1),20,4);
 800646e:	f7fd ff45 	bl	80042fc <iic_FRAM_BufferWrite>
	 HAL_Delay(20);
 8006472:	2014      	movs	r0, #20
 8006474:	f7fa fe5e 	bl	8001134 <HAL_Delay>
	/*C phase*/
	iic_FRAM_BufferRead((uint8_t*)&temp, 30, 4);
 8006478:	2204      	movs	r2, #4
 800647a:	211e      	movs	r1, #30
 800647c:	4668      	mov	r0, sp
 800647e:	f7fd ff6d 	bl	800435c <iic_FRAM_BufferRead>
	Float2Char(temp,string);
 8006482:	a902      	add	r1, sp, #8
 8006484:	9800      	ldr	r0, [sp, #0]
 8006486:	f7ff fc9b 	bl	8005dc0 <Float2Char>
	sprintf(	user_usartTXBuffer,"\r\nEnergy C=%s  \r\n",string);
 800648a:	aa02      	add	r2, sp, #8
 800648c:	491f      	ldr	r1, [pc, #124]	; (800650c <user_ClearEnergy+0x140>)
 800648e:	4620      	mov	r0, r4
 8006490:	f001 faa6 	bl	80079e0 <siprintf>
	user_log(user_usartTXBuffer,strlen(user_usartTXBuffer))
 8006494:	4620      	mov	r0, r4
 8006496:	f7f9 fe5b 	bl	8000150 <strlen>
 800649a:	23ff      	movs	r3, #255	; 0xff
 800649c:	b282      	uxth	r2, r0
 800649e:	4621      	mov	r1, r4
 80064a0:	4630      	mov	r0, r6
 80064a2:	f7fc fc21 	bl	8002ce8 <HAL_UART_Transmit>
	temp1=0;
	iic_FRAM_BufferWrite((uint8_t*)&(temp1),30,4);
 80064a6:	2204      	movs	r2, #4
 80064a8:	211e      	movs	r1, #30
 80064aa:	4628      	mov	r0, r5
	temp1=0;
 80064ac:	9701      	str	r7, [sp, #4]
	iic_FRAM_BufferWrite((uint8_t*)&(temp1),30,4);
 80064ae:	f7fd ff25 	bl	80042fc <iic_FRAM_BufferWrite>
    HAL_Delay(20);
 80064b2:	2014      	movs	r0, #20
 80064b4:	f7fa fe3e 	bl	8001134 <HAL_Delay>
	/*ABC phase*/
	iic_FRAM_BufferRead((uint8_t*)&temp, 40, 4);
 80064b8:	2204      	movs	r2, #4
 80064ba:	2128      	movs	r1, #40	; 0x28
 80064bc:	4668      	mov	r0, sp
 80064be:	f7fd ff4d 	bl	800435c <iic_FRAM_BufferRead>
	Float2Char(temp,string);
 80064c2:	a902      	add	r1, sp, #8
 80064c4:	9800      	ldr	r0, [sp, #0]
 80064c6:	f7ff fc7b 	bl	8005dc0 <Float2Char>
	sprintf(	user_usartTXBuffer,"\r\nEnergy ABC=%s  \r\n",string);
 80064ca:	aa02      	add	r2, sp, #8
 80064cc:	4910      	ldr	r1, [pc, #64]	; (8006510 <user_ClearEnergy+0x144>)
 80064ce:	4620      	mov	r0, r4
 80064d0:	f001 fa86 	bl	80079e0 <siprintf>
	user_log(user_usartTXBuffer,strlen(user_usartTXBuffer))
 80064d4:	4620      	mov	r0, r4
 80064d6:	f7f9 fe3b 	bl	8000150 <strlen>
 80064da:	23ff      	movs	r3, #255	; 0xff
 80064dc:	b282      	uxth	r2, r0
 80064de:	4621      	mov	r1, r4
 80064e0:	4630      	mov	r0, r6
 80064e2:	f7fc fc01 	bl	8002ce8 <HAL_UART_Transmit>
	temp1=0;
	iic_FRAM_BufferWrite((uint8_t*)&(temp1),40,4);
 80064e6:	2204      	movs	r2, #4
 80064e8:	2128      	movs	r1, #40	; 0x28
 80064ea:	4628      	mov	r0, r5
	temp1=0;
 80064ec:	9701      	str	r7, [sp, #4]
	iic_FRAM_BufferWrite((uint8_t*)&(temp1),40,4);
 80064ee:	f7fd ff05 	bl	80042fc <iic_FRAM_BufferWrite>
	//EXIT_CRITICAL_SECTION( );
}
 80064f2:	b00b      	add	sp, #44	; 0x2c
 80064f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80064f6:	bf00      	nop
 80064f8:	20000c84 	.word	0x20000c84
 80064fc:	20000224 	.word	0x20000224
 8006500:	20000e00 	.word	0x20000e00
 8006504:	08008694 	.word	0x08008694
 8006508:	080086a6 	.word	0x080086a6
 800650c:	080086b8 	.word	0x080086b8
 8006510:	080086ca 	.word	0x080086ca

08006514 <user_ReadData>:

void user_ReadData(Cmd_listTypeDef* Command1)
{
 8006514:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
	//float temp=0;
	uint8_t a=0;
	uint32_t i,j;
	user_log(Command1->CommandString,Command1->CommandStringSize);
 8006518:	23ff      	movs	r3, #255	; 0xff
 800651a:	7b02      	ldrb	r2, [r0, #12]
 800651c:	6881      	ldr	r1, [r0, #8]
 800651e:	481d      	ldr	r0, [pc, #116]	; (8006594 <user_ReadData+0x80>)
 8006520:	f7fc fbe2 	bl	8002ce8 <HAL_UART_Transmit>
	user_log(user_Enter,2);
 8006524:	23ff      	movs	r3, #255	; 0xff
 8006526:	2202      	movs	r2, #2
 8006528:	491b      	ldr	r1, [pc, #108]	; (8006598 <user_ReadData+0x84>)
 800652a:	481a      	ldr	r0, [pc, #104]	; (8006594 <user_ReadData+0x80>)
 800652c:	f7fc fbdc 	bl	8002ce8 <HAL_UART_Transmit>
 8006530:	2400      	movs	r4, #0
	for(a=0;a<RN8302_READ_POINT_COUNT;a++)
	{
		i=(uint32_t)io[0][a];
 8006532:	f8df 9074 	ldr.w	r9, [pc, #116]	; 80065a8 <user_ReadData+0x94>
		j=(uint32_t)(io[0][a]*100)%100;
 8006536:	f8df 8074 	ldr.w	r8, [pc, #116]	; 80065ac <user_ReadData+0x98>
		sprintf(	user_usartTXBuffer,"\r\nEnergy %s=%lu.%lu\r\n",IOstring[a],i,j);
 800653a:	4d18      	ldr	r5, [pc, #96]	; (800659c <user_ReadData+0x88>)
		i=(uint32_t)io[0][a];
 800653c:	f859 7024 	ldr.w	r7, [r9, r4, lsl #2]
		sprintf(	user_usartTXBuffer,"\r\nEnergy %s=%lu.%lu\r\n",IOstring[a],i,j);
 8006540:	2614      	movs	r6, #20
		i=(uint32_t)io[0][a];
 8006542:	4638      	mov	r0, r7
 8006544:	f7fa fd8e 	bl	8001064 <__aeabi_f2uiz>
		sprintf(	user_usartTXBuffer,"\r\nEnergy %s=%lu.%lu\r\n",IOstring[a],i,j);
 8006548:	4a15      	ldr	r2, [pc, #84]	; (80065a0 <user_ReadData+0x8c>)
		j=(uint32_t)(io[0][a]*100)%100;
 800654a:	4641      	mov	r1, r8
		i=(uint32_t)io[0][a];
 800654c:	4682      	mov	sl, r0
		j=(uint32_t)(io[0][a]*100)%100;
 800654e:	4638      	mov	r0, r7
		sprintf(	user_usartTXBuffer,"\r\nEnergy %s=%lu.%lu\r\n",IOstring[a],i,j);
 8006550:	fb06 2604 	mla	r6, r6, r4, r2
		j=(uint32_t)(io[0][a]*100)%100;
 8006554:	f7fa fbc0 	bl	8000cd8 <__aeabi_fmul>
 8006558:	f7fa fd84 	bl	8001064 <__aeabi_f2uiz>
 800655c:	2164      	movs	r1, #100	; 0x64
 800655e:	fbb0 f3f1 	udiv	r3, r0, r1
 8006562:	fb03 0011 	mls	r0, r3, r1, r0
		sprintf(	user_usartTXBuffer,"\r\nEnergy %s=%lu.%lu\r\n",IOstring[a],i,j);
 8006566:	4632      	mov	r2, r6
 8006568:	4653      	mov	r3, sl
 800656a:	490e      	ldr	r1, [pc, #56]	; (80065a4 <user_ReadData+0x90>)
 800656c:	9000      	str	r0, [sp, #0]
 800656e:	4628      	mov	r0, r5
 8006570:	f001 fa36 	bl	80079e0 <siprintf>
		user_log(user_usartTXBuffer,strlen(user_usartTXBuffer))
 8006574:	4628      	mov	r0, r5
 8006576:	f7f9 fdeb 	bl	8000150 <strlen>
 800657a:	3401      	adds	r4, #1
 800657c:	b282      	uxth	r2, r0
 800657e:	23ff      	movs	r3, #255	; 0xff
 8006580:	4629      	mov	r1, r5
 8006582:	4804      	ldr	r0, [pc, #16]	; (8006594 <user_ReadData+0x80>)
 8006584:	f7fc fbb0 	bl	8002ce8 <HAL_UART_Transmit>
	for(a=0;a<RN8302_READ_POINT_COUNT;a++)
 8006588:	2c1a      	cmp	r4, #26
 800658a:	d1d7      	bne.n	800653c <user_ReadData+0x28>

	}
}
 800658c:	b002      	add	sp, #8
 800658e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006592:	bf00      	nop
 8006594:	20000c84 	.word	0x20000c84
 8006598:	20000224 	.word	0x20000224
 800659c:	20000e00 	.word	0x20000e00
 80065a0:	20000012 	.word	0x20000012
 80065a4:	080086de 	.word	0x080086de
 80065a8:	20000388 	.word	0x20000388
 80065ac:	42c80000 	.word	0x42c80000

080065b0 <user_MeterCheck>:

void user_MeterCheck(Cmd_listTypeDef* Command1)
{
 80065b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   uint8_t i;
	user_log(Command1->CommandString,Command1->CommandStringSize);
 80065b4:	6881      	ldr	r1, [r0, #8]
 80065b6:	7b02      	ldrb	r2, [r0, #12]
 80065b8:	23ff      	movs	r3, #255	; 0xff
 80065ba:	4824      	ldr	r0, [pc, #144]	; (800664c <user_MeterCheck+0x9c>)
 80065bc:	f7fc fb94 	bl	8002ce8 <HAL_UART_Transmit>
	user_log(user_Enter,2);
 80065c0:	23ff      	movs	r3, #255	; 0xff
 80065c2:	2202      	movs	r2, #2
 80065c4:	4922      	ldr	r1, [pc, #136]	; (8006650 <user_MeterCheck+0xa0>)
 80065c6:	4821      	ldr	r0, [pc, #132]	; (800664c <user_MeterCheck+0x9c>)
 80065c8:	f7fc fb8e 	bl	8002ce8 <HAL_UART_Transmit>
	ParameterVerification(&hspi1, &RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara);
 80065cc:	4921      	ldr	r1, [pc, #132]	; (8006654 <user_MeterCheck+0xa4>)
 80065ce:	4822      	ldr	r0, [pc, #136]	; (8006658 <user_MeterCheck+0xa8>)
 80065d0:	f7fe fdda 	bl	8005188 <ParameterVerification>
	RTU_Device.Dev_config_data.MeterConfig.MeterConfig_flag = 0x1111;
 80065d4:	f241 1311 	movw	r3, #4369	; 0x1111
 80065d8:	4e20      	ldr	r6, [pc, #128]	; (800665c <user_MeterCheck+0xac>)
	save_config(&RTU_Device.Dev_config_data);
 80065da:	2400      	movs	r4, #0
 80065dc:	4630      	mov	r0, r6
	RTU_Device.Dev_config_data.MeterConfig.MeterConfig_flag = 0x1111;
 80065de:	60f3      	str	r3, [r6, #12]
	save_config(&RTU_Device.Dev_config_data);
 80065e0:	f7fd fcec 	bl	8003fbc <save_config>
	for(i=0;i<3;i++)
	{
	   sprintf(	user_usartTXBuffer,"\r\nVGain=%X\r\n",RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara.VGain[i]);
 80065e4:	f8df 807c 	ldr.w	r8, [pc, #124]	; 8006664 <user_MeterCheck+0xb4>
 80065e8:	4d1d      	ldr	r5, [pc, #116]	; (8006660 <user_MeterCheck+0xb0>)
		user_log(user_usartTXBuffer,strlen(user_usartTXBuffer))
 80065ea:	4f18      	ldr	r7, [pc, #96]	; (800664c <user_MeterCheck+0x9c>)
	   sprintf(	user_usartTXBuffer,"\r\nVGain=%X\r\n",RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara.VGain[i]);
 80065ec:	1933      	adds	r3, r6, r4
 80065ee:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 80065f2:	4641      	mov	r1, r8
 80065f4:	4628      	mov	r0, r5
 80065f6:	f001 f9f3 	bl	80079e0 <siprintf>
		user_log(user_usartTXBuffer,strlen(user_usartTXBuffer))
 80065fa:	4628      	mov	r0, r5
 80065fc:	f7f9 fda8 	bl	8000150 <strlen>
 8006600:	3402      	adds	r4, #2
 8006602:	b282      	uxth	r2, r0
 8006604:	23ff      	movs	r3, #255	; 0xff
 8006606:	4629      	mov	r1, r5
 8006608:	4638      	mov	r0, r7
 800660a:	f7fc fb6d 	bl	8002ce8 <HAL_UART_Transmit>
	for(i=0;i<3;i++)
 800660e:	2c06      	cmp	r4, #6
 8006610:	d1ec      	bne.n	80065ec <user_MeterCheck+0x3c>
 8006612:	2400      	movs	r4, #0
	}
	for(i=0;i<4;i++)
	{
	   sprintf(	user_usartTXBuffer,"\r\nIGain=%X\r\n",RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara.IGain[i]);
 8006614:	f8df 8050 	ldr.w	r8, [pc, #80]	; 8006668 <user_MeterCheck+0xb8>
 8006618:	4d11      	ldr	r5, [pc, #68]	; (8006660 <user_MeterCheck+0xb0>)
		user_log(user_usartTXBuffer,strlen(user_usartTXBuffer))
 800661a:	4f0c      	ldr	r7, [pc, #48]	; (800664c <user_MeterCheck+0x9c>)
	   sprintf(	user_usartTXBuffer,"\r\nIGain=%X\r\n",RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara.IGain[i]);
 800661c:	1933      	adds	r3, r6, r4
 800661e:	f8b3 2070 	ldrh.w	r2, [r3, #112]	; 0x70
 8006622:	4641      	mov	r1, r8
 8006624:	4628      	mov	r0, r5
 8006626:	f001 f9db 	bl	80079e0 <siprintf>
		user_log(user_usartTXBuffer,strlen(user_usartTXBuffer))
 800662a:	4628      	mov	r0, r5
 800662c:	f7f9 fd90 	bl	8000150 <strlen>
 8006630:	3402      	adds	r4, #2
 8006632:	b282      	uxth	r2, r0
 8006634:	23ff      	movs	r3, #255	; 0xff
 8006636:	4629      	mov	r1, r5
 8006638:	4638      	mov	r0, r7
 800663a:	f7fc fb55 	bl	8002ce8 <HAL_UART_Transmit>
	for(i=0;i<4;i++)
 800663e:	2c08      	cmp	r4, #8
 8006640:	d1ec      	bne.n	800661c <user_MeterCheck+0x6c>
	}
	HAL_NVIC_SystemReset();
}
 8006642:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	HAL_NVIC_SystemReset();
 8006646:	f7fa bdf7 	b.w	8001238 <HAL_NVIC_SystemReset>
 800664a:	bf00      	nop
 800664c:	20000c84 	.word	0x20000c84
 8006650:	20000224 	.word	0x20000224
 8006654:	200005b8 	.word	0x200005b8
 8006658:	200007a0 	.word	0x200007a0
 800665c:	200005a8 	.word	0x200005a8
 8006660:	20000e00 	.word	0x20000e00
 8006664:	0800887c 	.word	0x0800887c
 8006668:	08008889 	.word	0x08008889

0800666c <UserConfig_Init>:



/* Exported functions --------------------------------------------------------*/
void UserConfig_Init(void)
{
 800666c:	b510      	push	{r4, lr}

//	MX_DMA_Init();
	MX_USART1_UART_Init();
	HAL_UART_Receive_DMA( &huart1, Usart1_DMARxdataBuffer, RxSize);
 800666e:	4c21      	ldr	r4, [pc, #132]	; (80066f4 <UserConfig_Init+0x88>)
	MX_USART1_UART_Init();
 8006670:	f7ff f9a8 	bl	80059c4 <MX_USART1_UART_Init>
	HAL_UART_Receive_DMA( &huart1, Usart1_DMARxdataBuffer, RxSize);
 8006674:	22fa      	movs	r2, #250	; 0xfa
 8006676:	4920      	ldr	r1, [pc, #128]	; (80066f8 <UserConfig_Init+0x8c>)
 8006678:	4620      	mov	r0, r4
 800667a:	f7fc fc2b 	bl	8002ed4 <HAL_UART_Receive_DMA>
 __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 800667e:	6822      	ldr	r2, [r4, #0]
 command_add(user_Command1,USER_COMMAND1);
 8006680:	491e      	ldr	r1, [pc, #120]	; (80066fc <UserConfig_Init+0x90>)
 __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 8006682:	68d3      	ldr	r3, [r2, #12]
 command_add(user_Command1,USER_COMMAND1);
 8006684:	481e      	ldr	r0, [pc, #120]	; (8006700 <UserConfig_Init+0x94>)
 __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 8006686:	f043 0310 	orr.w	r3, r3, #16
 800668a:	60d3      	str	r3, [r2, #12]
 command_add(user_Command1,USER_COMMAND1);
 800668c:	f7ff fc40 	bl	8005f10 <command_add>
 command_add(user_Command2,USER_COMMAND2);
 8006690:	491c      	ldr	r1, [pc, #112]	; (8006704 <UserConfig_Init+0x98>)
 8006692:	481d      	ldr	r0, [pc, #116]	; (8006708 <UserConfig_Init+0x9c>)
 8006694:	f7ff fc3c 	bl	8005f10 <command_add>
 command_add(user_paraPrintf,"readpara");
 8006698:	491c      	ldr	r1, [pc, #112]	; (800670c <UserConfig_Init+0xa0>)
 800669a:	481d      	ldr	r0, [pc, #116]	; (8006710 <UserConfig_Init+0xa4>)
 800669c:	f7ff fc38 	bl	8005f10 <command_add>
 command_add(user_ReadData,"readdata");
 80066a0:	491c      	ldr	r1, [pc, #112]	; (8006714 <UserConfig_Init+0xa8>)
 80066a2:	481d      	ldr	r0, [pc, #116]	; (8006718 <UserConfig_Init+0xac>)
 80066a4:	f7ff fc34 	bl	8005f10 <command_add>
 command_add(user_readTemperature,"temperature");
 80066a8:	491c      	ldr	r1, [pc, #112]	; (800671c <UserConfig_Init+0xb0>)
 80066aa:	481d      	ldr	r0, [pc, #116]	; (8006720 <UserConfig_Init+0xb4>)
 80066ac:	f7ff fc30 	bl	8005f10 <command_add>
 command_add(user_ClearEnergy,"clearenergy");
 80066b0:	491c      	ldr	r1, [pc, #112]	; (8006724 <UserConfig_Init+0xb8>)
 80066b2:	481d      	ldr	r0, [pc, #116]	; (8006728 <UserConfig_Init+0xbc>)
 80066b4:	f7ff fc2c 	bl	8005f10 <command_add>
 command_add(user_MeterCheck,"Check");
 80066b8:	491c      	ldr	r1, [pc, #112]	; (800672c <UserConfig_Init+0xc0>)
 80066ba:	481d      	ldr	r0, [pc, #116]	; (8006730 <UserConfig_Init+0xc4>)
 80066bc:	f7ff fc28 	bl	8005f10 <command_add>
 memset(&CummunictionFrame.destinationAddress,0,12);
 80066c0:	2300      	movs	r3, #0
 80066c2:	4c1c      	ldr	r4, [pc, #112]	; (8006734 <UserConfig_Init+0xc8>)
 		memcpy(&CummunictionFrame.SourceAddress, CHIPIDADDR, 12);
 80066c4:	4a1c      	ldr	r2, [pc, #112]	; (8006738 <UserConfig_Init+0xcc>)
 memset(&CummunictionFrame.destinationAddress,0,12);
 80066c6:	6063      	str	r3, [r4, #4]
 80066c8:	60a3      	str	r3, [r4, #8]
 80066ca:	6023      	str	r3, [r4, #0]
 		memcpy(&CummunictionFrame.SourceAddress, CHIPIDADDR, 12);
 80066cc:	f104 030c 	add.w	r3, r4, #12
 80066d0:	ca07      	ldmia	r2, {r0, r1, r2}
 80066d2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 		memcpy(&CummunictionFrame.Config_Parameter, &RTU_Device.Dev_config_data, sizeof(Device_Config_DataTypeDef));
 80066d6:	2284      	movs	r2, #132	; 0x84
 80066d8:	4918      	ldr	r1, [pc, #96]	; (800673c <UserConfig_Init+0xd0>)
 80066da:	f104 001c 	add.w	r0, r4, #28
 80066de:	f000 fd62 	bl	80071a6 <memcpy>
 		CummunictionFrame.Command = ReadParaCmd;
 80066e2:	2301      	movs	r3, #1
 		CummunictionFrame.FrameCRC=usMBCRC16(( uint8_t*)&CummunictionFrame, sizeof(struct sSystemProtcolFrame)-2 );
 80066e4:	21a2      	movs	r1, #162	; 0xa2
 80066e6:	4620      	mov	r0, r4
 		CummunictionFrame.Command = ReadParaCmd;
 80066e8:	61a3      	str	r3, [r4, #24]
 		CummunictionFrame.FrameCRC=usMBCRC16(( uint8_t*)&CummunictionFrame, sizeof(struct sSystemProtcolFrame)-2 );
 80066ea:	f000 fc1d 	bl	8006f28 <usMBCRC16>
 80066ee:	f8a4 00a2 	strh.w	r0, [r4, #162]	; 0xa2
 80066f2:	bd10      	pop	{r4, pc}
 80066f4:	20000c84 	.word	0x20000c84
 80066f8:	20000cc4 	.word	0x20000cc4
 80066fc:	080088a9 	.word	0x080088a9
 8006700:	08005f85 	.word	0x08005f85
 8006704:	080088ae 	.word	0x080088ae
 8006708:	08005fbd 	.word	0x08005fbd
 800670c:	080088b4 	.word	0x080088b4
 8006710:	08005fe9 	.word	0x08005fe9
 8006714:	080088bd 	.word	0x080088bd
 8006718:	08006515 	.word	0x08006515
 800671c:	080088c6 	.word	0x080088c6
 8006720:	08006371 	.word	0x08006371
 8006724:	080088d2 	.word	0x080088d2
 8006728:	080063cd 	.word	0x080063cd
 800672c:	080088de 	.word	0x080088de
 8006730:	080065b1 	.word	0x080065b1
 8006734:	20000484 	.word	0x20000484
 8006738:	1ffff7e8 	.word	0x1ffff7e8
 800673c:	200005a8 	.word	0x200005a8

08006740 <UserHandle>:

}

void UserHandle(void)
{
 8006740:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	//uint8_t i;

  //test1();
	if(RecConfigParaSize)
 8006744:	4d4b      	ldr	r5, [pc, #300]	; (8006874 <UserHandle+0x134>)
 8006746:	782b      	ldrb	r3, [r5, #0]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d03b      	beq.n	80067c4 <UserHandle+0x84>
	{
		HAL_UART_DMAStop(&huart1);
 800674c:	484a      	ldr	r0, [pc, #296]	; (8006878 <UserHandle+0x138>)
 800674e:	f7fc fc09 	bl	8002f64 <HAL_UART_DMAStop>
		if(RecConfigParaSize>=sizeof(struct sSystemProtcolFrame))
 8006752:	7829      	ldrb	r1, [r5, #0]
 8006754:	29a3      	cmp	r1, #163	; 0xa3
 8006756:	f240 8089 	bls.w	800686c <UserHandle+0x12c>
		{
			//for(i=0;i<=(RecConfigParaSize-sizeof(struct sSystemProtcolFrame));i++)
			{
				if ( usMBCRC16(Usart1_DMARxdataBuffer, RecConfigParaSize ) == 0 )
 800675a:	4c48      	ldr	r4, [pc, #288]	; (800687c <UserHandle+0x13c>)
 800675c:	4620      	mov	r0, r4
 800675e:	f000 fbe3 	bl	8006f28 <usMBCRC16>
 8006762:	bb40      	cbnz	r0, 80067b6 <UserHandle+0x76>
	memcpy((uint8_t*)&cmd, (uint8_t*)&(RX_Frame->Command), 4);
 8006764:	69a3      	ldr	r3, [r4, #24]
	switch (cmd)
 8006766:	3b01      	subs	r3, #1
 8006768:	2b05      	cmp	r3, #5
 800676a:	d824      	bhi.n	80067b6 <UserHandle+0x76>
 800676c:	e8df f003 	tbb	[pc, r3]
 8006770:	65682c03 	.word	0x65682c03
 8006774:	7423      	.short	0x7423
		memset(&CummunictionFrame.destinationAddress,0,12);
 8006776:	2300      	movs	r3, #0
 8006778:	4c41      	ldr	r4, [pc, #260]	; (8006880 <UserHandle+0x140>)
		memcpy(&CummunictionFrame.SourceAddress, CHIPIDADDR, 12);
 800677a:	4a42      	ldr	r2, [pc, #264]	; (8006884 <UserHandle+0x144>)
		memset(&CummunictionFrame.destinationAddress,0,12);
 800677c:	6063      	str	r3, [r4, #4]
 800677e:	60a3      	str	r3, [r4, #8]
 8006780:	6023      	str	r3, [r4, #0]
		memcpy(&CummunictionFrame.SourceAddress, CHIPIDADDR, 12);
 8006782:	f104 030c 	add.w	r3, r4, #12
 8006786:	ca07      	ldmia	r2, {r0, r1, r2}
 8006788:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		memcpy(&CummunictionFrame.Config_Parameter, &RTU_Device.Dev_config_data, sizeof(Device_Config_DataTypeDef));
 800678c:	2284      	movs	r2, #132	; 0x84
 800678e:	493e      	ldr	r1, [pc, #248]	; (8006888 <UserHandle+0x148>)
 8006790:	f104 001c 	add.w	r0, r4, #28
 8006794:	f000 fd07 	bl	80071a6 <memcpy>
		CummunictionFrame.Command = ReadParaCmd;
 8006798:	2301      	movs	r3, #1
		CummunictionFrame.FrameCRC=usMBCRC16(( uint8_t*)&CummunictionFrame, sizeof(struct sSystemProtcolFrame)-2 );
 800679a:	21a2      	movs	r1, #162	; 0xa2
 800679c:	4620      	mov	r0, r4
		CummunictionFrame.Command = ReadParaCmd;
 800679e:	61a3      	str	r3, [r4, #24]
		CummunictionFrame.FrameCRC=usMBCRC16(( uint8_t*)&CummunictionFrame, sizeof(struct sSystemProtcolFrame)-2 );
 80067a0:	f000 fbc2 	bl	8006f28 <usMBCRC16>
		HAL_UART_Transmit(&huart1, (uint8_t*)&CummunictionFrame, sizeof(struct sSystemProtcolFrame), 1000);
 80067a4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
		CummunictionFrame.FrameCRC=usMBCRC16(( uint8_t*)&CummunictionFrame, sizeof(struct sSystemProtcolFrame)-2 );
 80067a8:	f8a4 00a2 	strh.w	r0, [r4, #162]	; 0xa2
		HAL_UART_Transmit(&huart1, (uint8_t*)&CummunictionFrame, sizeof(struct sSystemProtcolFrame), 1000);
 80067ac:	22a4      	movs	r2, #164	; 0xa4
 80067ae:	4621      	mov	r1, r4
 80067b0:	4831      	ldr	r0, [pc, #196]	; (8006878 <UserHandle+0x138>)
 80067b2:	f7fc fa99 	bl	8002ce8 <HAL_UART_Transmit>
			}
			//HAL_UART_Transmit(&huart1, (uint8_t*)Usart1_DMARxdataBuffer, RecConfigParaSize, 1000);
		}
		else
		command_match((char*)Usart1_DMARxdataBuffer,RecConfigParaSize);
		HAL_UART_Receive_DMA(&huart1,(Usart1_DMARxdataBuffer),RxSize);
 80067b6:	22fa      	movs	r2, #250	; 0xfa
 80067b8:	4930      	ldr	r1, [pc, #192]	; (800687c <UserHandle+0x13c>)
 80067ba:	482f      	ldr	r0, [pc, #188]	; (8006878 <UserHandle+0x138>)
 80067bc:	f7fc fb8a 	bl	8002ed4 <HAL_UART_Receive_DMA>
		RecConfigParaSize=0;
 80067c0:	2300      	movs	r3, #0
 80067c2:	702b      	strb	r3, [r5, #0]
 80067c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if ((0 == memcmp(&RX_Frame->destinationAddress, CHIPIDADDR, 12)))
 80067c8:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 8006884 <UserHandle+0x144>
 80067cc:	220c      	movs	r2, #12
 80067ce:	4641      	mov	r1, r8
 80067d0:	482a      	ldr	r0, [pc, #168]	; (800687c <UserHandle+0x13c>)
 80067d2:	f000 fcd9 	bl	8007188 <memcmp>
 80067d6:	4606      	mov	r6, r0
 80067d8:	2800      	cmp	r0, #0
 80067da:	d1ec      	bne.n	80067b6 <UserHandle+0x76>
					memcpy(&RTU_Device.Dev_config_data, &RX_Frame->Config_Parameter, sizeof(Device_Config_DataTypeDef));
 80067dc:	4f2a      	ldr	r7, [pc, #168]	; (8006888 <UserHandle+0x148>)
					memset(&CummunictionFrame.destinationAddress,0,12);
 80067de:	4c28      	ldr	r4, [pc, #160]	; (8006880 <UserHandle+0x140>)
					memcpy(&RTU_Device.Dev_config_data, &RX_Frame->Config_Parameter, sizeof(Device_Config_DataTypeDef));
 80067e0:	2284      	movs	r2, #132	; 0x84
 80067e2:	492a      	ldr	r1, [pc, #168]	; (800688c <UserHandle+0x14c>)
 80067e4:	4638      	mov	r0, r7
 80067e6:	f000 fcde 	bl	80071a6 <memcpy>
					save_config(&RTU_Device.Dev_config_data);
 80067ea:	4638      	mov	r0, r7
					RTU_Device.Dev_config_data.Config_flag=0;
 80067ec:	703e      	strb	r6, [r7, #0]
					save_config(&RTU_Device.Dev_config_data);
 80067ee:	f7fd fbe5 	bl	8003fbc <save_config>
					memset(&CummunictionFrame.destinationAddress,0,12);
 80067f2:	6066      	str	r6, [r4, #4]
 80067f4:	60a6      	str	r6, [r4, #8]
					memcpy(&CummunictionFrame.SourceAddress, CHIPIDADDR, 12);
 80067f6:	f104 030c 	add.w	r3, r4, #12
					memset(&CummunictionFrame.destinationAddress,0,12);
 80067fa:	6026      	str	r6, [r4, #0]
					memcpy(&CummunictionFrame.SourceAddress, CHIPIDADDR, 12);
 80067fc:	e898 0007 	ldmia.w	r8, {r0, r1, r2}
 8006800:	e883 0007 	stmia.w	r3, {r0, r1, r2}
					memcpy(&CummunictionFrame.Config_Parameter, &RTU_Device.Dev_config_data, sizeof(Device_Config_DataTypeDef));
 8006804:	2284      	movs	r2, #132	; 0x84
 8006806:	4639      	mov	r1, r7
 8006808:	f104 001c 	add.w	r0, r4, #28
 800680c:	f000 fccb 	bl	80071a6 <memcpy>
					CummunictionFrame.Command = ReadParaCmd;
 8006810:	2301      	movs	r3, #1
					CummunictionFrame.FrameCRC=usMBCRC16( (uint8_t*)&CummunictionFrame, sizeof(struct sSystemProtcolFrame)-2 );
 8006812:	21a2      	movs	r1, #162	; 0xa2
 8006814:	4620      	mov	r0, r4
					CummunictionFrame.Command = ReadParaCmd;
 8006816:	61a3      	str	r3, [r4, #24]
					CummunictionFrame.FrameCRC=usMBCRC16( (uint8_t*)&CummunictionFrame, sizeof(struct sSystemProtcolFrame)-2 );
 8006818:	f000 fb86 	bl	8006f28 <usMBCRC16>
					sprintf(	user_usartTXBuffer," Device parameters set successfully\r\n");
 800681c:	491c      	ldr	r1, [pc, #112]	; (8006890 <UserHandle+0x150>)
					CummunictionFrame.FrameCRC=usMBCRC16( (uint8_t*)&CummunictionFrame, sizeof(struct sSystemProtcolFrame)-2 );
 800681e:	f8a4 00a2 	strh.w	r0, [r4, #162]	; 0xa2
		sprintf(	user_usartTXBuffer," Device set successfully\r\n");
 8006822:	481c      	ldr	r0, [pc, #112]	; (8006894 <UserHandle+0x154>)
 8006824:	f001 f900 	bl	8007a28 <strcpy>
		user_log(user_usartTXBuffer,strlen(user_usartTXBuffer))
 8006828:	481a      	ldr	r0, [pc, #104]	; (8006894 <UserHandle+0x154>)
 800682a:	f7f9 fc91 	bl	8000150 <strlen>
 800682e:	23ff      	movs	r3, #255	; 0xff
 8006830:	b282      	uxth	r2, r0
 8006832:	4918      	ldr	r1, [pc, #96]	; (8006894 <UserHandle+0x154>)
 8006834:	4810      	ldr	r0, [pc, #64]	; (8006878 <UserHandle+0x138>)
 8006836:	f7fc fa57 	bl	8002ce8 <HAL_UART_Transmit>
		HAL_NVIC_SystemReset();/**/
 800683a:	f7fa fcfd 	bl	8001238 <HAL_NVIC_SystemReset>
 800683e:	e7ba      	b.n	80067b6 <UserHandle+0x76>
		ParameterVerification(&hspi1, &RTU_Device.Dev_config_data.MeterConfig.RN8302FirmPara);
 8006840:	4915      	ldr	r1, [pc, #84]	; (8006898 <UserHandle+0x158>)
 8006842:	4816      	ldr	r0, [pc, #88]	; (800689c <UserHandle+0x15c>)
 8006844:	f7fe fca0 	bl	8005188 <ParameterVerification>
		RTU_Device.Dev_config_data.MeterConfig.MeterConfig_flag = CMD_Frame_FLAG;
 8006848:	f241 1311 	movw	r3, #4369	; 0x1111
 800684c:	480e      	ldr	r0, [pc, #56]	; (8006888 <UserHandle+0x148>)
 800684e:	60c3      	str	r3, [r0, #12]
		save_config(&RTU_Device.Dev_config_data);
 8006850:	f7fd fbb4 	bl	8003fbc <save_config>
		sprintf(	user_usartTXBuffer," Device check successfully\r\n");
 8006854:	4912      	ldr	r1, [pc, #72]	; (80068a0 <UserHandle+0x160>)
 8006856:	e7e4      	b.n	8006822 <UserHandle+0xe2>
		memset(&RTU_Device.Dev_config_data,0xff, sizeof(Device_Config_DataTypeDef));
 8006858:	21ff      	movs	r1, #255	; 0xff
 800685a:	2284      	movs	r2, #132	; 0x84
 800685c:	480a      	ldr	r0, [pc, #40]	; (8006888 <UserHandle+0x148>)
 800685e:	f000 fcad 	bl	80071bc <memset>
		save_config(&RTU_Device.Dev_config_data);
 8006862:	4809      	ldr	r0, [pc, #36]	; (8006888 <UserHandle+0x148>)
 8006864:	f7fd fbaa 	bl	8003fbc <save_config>
		sprintf(	user_usartTXBuffer," Device set successfully\r\n");
 8006868:	490e      	ldr	r1, [pc, #56]	; (80068a4 <UserHandle+0x164>)
 800686a:	e7da      	b.n	8006822 <UserHandle+0xe2>
		command_match((char*)Usart1_DMARxdataBuffer,RecConfigParaSize);
 800686c:	4803      	ldr	r0, [pc, #12]	; (800687c <UserHandle+0x13c>)
 800686e:	f7ff fb71 	bl	8005f54 <command_match>
 8006872:	e7a0      	b.n	80067b6 <UserHandle+0x76>
 8006874:	20000528 	.word	0x20000528
 8006878:	20000c84 	.word	0x20000c84
 800687c:	20000cc4 	.word	0x20000cc4
 8006880:	20000484 	.word	0x20000484
 8006884:	1ffff7e8 	.word	0x1ffff7e8
 8006888:	200005a8 	.word	0x200005a8
 800688c:	20000ce0 	.word	0x20000ce0
 8006890:	080088e4 	.word	0x080088e4
 8006894:	20000e00 	.word	0x20000e00
 8006898:	200005b8 	.word	0x200005b8
 800689c:	200007a0 	.word	0x200007a0
 80068a0:	0800890a 	.word	0x0800890a
 80068a4:	08008927 	.word	0x08008927

080068a8 <xMBPortEventInit>:

/* ----------------------- Start implementation -----------------------------*/
BOOL
xMBPortEventInit( void )
{
    xEventInQueue = FALSE;
 80068a8:	2200      	movs	r2, #0
 80068aa:	4b02      	ldr	r3, [pc, #8]	; (80068b4 <xMBPortEventInit+0xc>)
    return TRUE;
}
 80068ac:	2001      	movs	r0, #1
    xEventInQueue = FALSE;
 80068ae:	701a      	strb	r2, [r3, #0]
}
 80068b0:	4770      	bx	lr
 80068b2:	bf00      	nop
 80068b4:	2000052a 	.word	0x2000052a

080068b8 <xMBPortEventPost>:

BOOL
xMBPortEventPost( eMBEventType eEvent )
{
    xEventInQueue = TRUE;
 80068b8:	2301      	movs	r3, #1
 80068ba:	4a03      	ldr	r2, [pc, #12]	; (80068c8 <xMBPortEventPost+0x10>)
 80068bc:	7013      	strb	r3, [r2, #0]
    eQueuedEvent = eEvent;
 80068be:	4a03      	ldr	r2, [pc, #12]	; (80068cc <xMBPortEventPost+0x14>)
 80068c0:	7010      	strb	r0, [r2, #0]
    return TRUE;
}
 80068c2:	4618      	mov	r0, r3
 80068c4:	4770      	bx	lr
 80068c6:	bf00      	nop
 80068c8:	2000052a 	.word	0x2000052a
 80068cc:	20000529 	.word	0x20000529

080068d0 <xMBPortEventGet>:
BOOL
xMBPortEventGet( eMBEventType * eEvent )
{
    BOOL            xEventHappened = FALSE;

    if( xEventInQueue )
 80068d0:	4a05      	ldr	r2, [pc, #20]	; (80068e8 <xMBPortEventGet+0x18>)
 80068d2:	7813      	ldrb	r3, [r2, #0]
 80068d4:	b12b      	cbz	r3, 80068e2 <xMBPortEventGet+0x12>
    {
        *eEvent = eQueuedEvent;
 80068d6:	4b05      	ldr	r3, [pc, #20]	; (80068ec <xMBPortEventGet+0x1c>)
 80068d8:	781b      	ldrb	r3, [r3, #0]
 80068da:	7003      	strb	r3, [r0, #0]
        xEventInQueue = FALSE;
 80068dc:	2300      	movs	r3, #0
 80068de:	7013      	strb	r3, [r2, #0]
        xEventHappened = TRUE;
 80068e0:	2301      	movs	r3, #1
    }
    return xEventHappened;
}
 80068e2:	4618      	mov	r0, r3
 80068e4:	4770      	bx	lr
 80068e6:	bf00      	nop
 80068e8:	2000052a 	.word	0x2000052a
 80068ec:	20000529 	.word	0x20000529

080068f0 <vMBPortSerialEnable>:
 void prvvUARTRxISR( void );

/* ----------------------- Start implementation -----------------------------*/
void
vMBPortSerialEnable( BOOL xRxEnable, BOOL xTxEnable )
{
 80068f0:	b513      	push	{r0, r1, r4, lr}
 80068f2:	4c23      	ldr	r4, [pc, #140]	; (8006980 <vMBPortSerialEnable+0x90>)
    /* If xRXEnable enable serial receive interrupts. If xTxENable enable
     * transmitter empty interrupts.
     */
    if(  xRxEnable) {
 80068f4:	2800      	cmp	r0, #0
 80068f6:	d02c      	beq.n	8006952 <vMBPortSerialEnable+0x62>
    	//memset(Usart2_DMARxdataBuffer)
    	__HAL_UART_CLEAR_IDLEFLAG(RTU_Device.WirelessUsartHandle);
 80068f8:	2300      	movs	r3, #0
 80068fa:	f8d4 01a8 	ldr.w	r0, [r4, #424]	; 0x1a8
 80068fe:	9300      	str	r3, [sp, #0]
 8006900:	6802      	ldr	r2, [r0, #0]
 8006902:	6811      	ldr	r1, [r2, #0]
 8006904:	9100      	str	r1, [sp, #0]
 8006906:	6852      	ldr	r2, [r2, #4]
    	__HAL_UART_CLEAR_IDLEFLAG(RTU_Device.BusUsartHandle);
		  HAL_UART_Receive_DMA(RTU_Device.WirelessUsartHandle, (Usart2_DMARxdataBuffer), RxSize);
 8006908:	491e      	ldr	r1, [pc, #120]	; (8006984 <vMBPortSerialEnable+0x94>)
    	__HAL_UART_CLEAR_IDLEFLAG(RTU_Device.WirelessUsartHandle);
 800690a:	9200      	str	r2, [sp, #0]
 800690c:	9a00      	ldr	r2, [sp, #0]
    	__HAL_UART_CLEAR_IDLEFLAG(RTU_Device.BusUsartHandle);
 800690e:	9301      	str	r3, [sp, #4]
 8006910:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	681a      	ldr	r2, [r3, #0]
 8006918:	9201      	str	r2, [sp, #4]
 800691a:	685b      	ldr	r3, [r3, #4]
		  HAL_UART_Receive_DMA(RTU_Device.WirelessUsartHandle, (Usart2_DMARxdataBuffer), RxSize);
 800691c:	22fa      	movs	r2, #250	; 0xfa
    	__HAL_UART_CLEAR_IDLEFLAG(RTU_Device.BusUsartHandle);
 800691e:	9301      	str	r3, [sp, #4]
 8006920:	9b01      	ldr	r3, [sp, #4]
		  HAL_UART_Receive_DMA(RTU_Device.WirelessUsartHandle, (Usart2_DMARxdataBuffer), RxSize);
 8006922:	f7fc fad7 	bl	8002ed4 <HAL_UART_Receive_DMA>
	      __HAL_UART_ENABLE_IT(RTU_Device.WirelessUsartHandle, UART_IT_IDLE);/**/
 8006926:	f8d4 31a8 	ldr.w	r3, [r4, #424]	; 0x1a8
          HAL_UART_Receive_DMA(RTU_Device.BusUsartHandle, (Usart3_DMARxdataBuffer), RxSize);
 800692a:	4917      	ldr	r1, [pc, #92]	; (8006988 <vMBPortSerialEnable+0x98>)
	      __HAL_UART_ENABLE_IT(RTU_Device.WirelessUsartHandle, UART_IT_IDLE);/**/
 800692c:	681a      	ldr	r2, [r3, #0]
          HAL_UART_Receive_DMA(RTU_Device.BusUsartHandle, (Usart3_DMARxdataBuffer), RxSize);
 800692e:	f8d4 01b0 	ldr.w	r0, [r4, #432]	; 0x1b0
	      __HAL_UART_ENABLE_IT(RTU_Device.WirelessUsartHandle, UART_IT_IDLE);/**/
 8006932:	68d3      	ldr	r3, [r2, #12]
 8006934:	f043 0310 	orr.w	r3, r3, #16
 8006938:	60d3      	str	r3, [r2, #12]
          HAL_UART_Receive_DMA(RTU_Device.BusUsartHandle, (Usart3_DMARxdataBuffer), RxSize);
 800693a:	22fa      	movs	r2, #250	; 0xfa
 800693c:	f7fc faca 	bl	8002ed4 <HAL_UART_Receive_DMA>
	      __HAL_UART_ENABLE_IT(RTU_Device.BusUsartHandle, UART_IT_IDLE);/**/
 8006940:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
 8006944:	681a      	ldr	r2, [r3, #0]
 8006946:	68d3      	ldr	r3, [r2, #12]
 8006948:	f043 0310 	orr.w	r3, r3, #16
    }
	else  {
		  HAL_UART_DMAStop(RTU_Device.BusUsartHandle);
          HAL_UART_DMAStop(RTU_Device.BusUsartHandle);
          __HAL_UART_DISABLE_IT(RTU_Device.BusUsartHandle, UART_IT_IDLE);/**/
          __HAL_UART_DISABLE_IT(RTU_Device.WirelessUsartHandle, UART_IT_IDLE);/**/
 800694c:	60d3      	str	r3, [r2, #12]
  else   
		{			
	  	
		}
		
}
 800694e:	b002      	add	sp, #8
 8006950:	bd10      	pop	{r4, pc}
		  HAL_UART_DMAStop(RTU_Device.BusUsartHandle);
 8006952:	f8d4 01b0 	ldr.w	r0, [r4, #432]	; 0x1b0
 8006956:	f7fc fb05 	bl	8002f64 <HAL_UART_DMAStop>
          HAL_UART_DMAStop(RTU_Device.BusUsartHandle);
 800695a:	f8d4 01b0 	ldr.w	r0, [r4, #432]	; 0x1b0
 800695e:	f7fc fb01 	bl	8002f64 <HAL_UART_DMAStop>
          __HAL_UART_DISABLE_IT(RTU_Device.BusUsartHandle, UART_IT_IDLE);/**/
 8006962:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
 8006966:	681a      	ldr	r2, [r3, #0]
 8006968:	68d3      	ldr	r3, [r2, #12]
 800696a:	f023 0310 	bic.w	r3, r3, #16
 800696e:	60d3      	str	r3, [r2, #12]
          __HAL_UART_DISABLE_IT(RTU_Device.WirelessUsartHandle, UART_IT_IDLE);/**/
 8006970:	f8d4 31a8 	ldr.w	r3, [r4, #424]	; 0x1a8
 8006974:	681a      	ldr	r2, [r3, #0]
 8006976:	68d3      	ldr	r3, [r2, #12]
 8006978:	f023 0310 	bic.w	r3, r3, #16
 800697c:	e7e6      	b.n	800694c <vMBPortSerialEnable+0x5c>
 800697e:	bf00      	nop
 8006980:	200005a8 	.word	0x200005a8
 8006984:	20000980 	.word	0x20000980
 8006988:	20000a7a 	.word	0x20000a7a

0800698c <xMBPortSerialInit>:

BOOL
xMBPortSerialInit( UCHAR ucPORT, ULONG ulBaudRate, UCHAR ucDataBits, eMBParity eParity )
{
 800698c:	b508      	push	{r3, lr}
  MX_USART3_UART_Init();  /**/
 800698e:	f7ff f859 	bl	8005a44 <MX_USART3_UART_Init>
  MX_USART2_UART_Init(); /*485*/
 8006992:	f7ff f837 	bl	8005a04 <MX_USART2_UART_Init>
	return TRUE;
}
 8006996:	2001      	movs	r0, #1
 8006998:	bd08      	pop	{r3, pc}

0800699a <xMBPortTimersInit>:
{
  //htim2.Init.Period = usTim1Timerout50us;  
	//MX_TIM2_Init();
    
    return TRUE;
}
 800699a:	2001      	movs	r0, #1
 800699c:	4770      	bx	lr

0800699e <eMBFuncReadCoils>:
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 800699e:	880b      	ldrh	r3, [r1, #0]
{
 80069a0:	b570      	push	{r4, r5, r6, lr}
    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 80069a2:	2b05      	cmp	r3, #5
{
 80069a4:	460d      	mov	r5, r1
    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 80069a6:	d12e      	bne.n	8006a06 <eMBFuncReadCoils+0x68>
        usCoilCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF + 1] );

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usCoilCount >= 1 ) &&
 80069a8:	f240 71ce 	movw	r1, #1998	; 0x7ce
        usCoilCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF] << 8 );
 80069ac:	78c3      	ldrb	r3, [r0, #3]
        usCoilCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF + 1] );
 80069ae:	7902      	ldrb	r2, [r0, #4]
 80069b0:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
        if( ( usCoilCount >= 1 ) &&
 80069b4:	1e53      	subs	r3, r2, #1
 80069b6:	b29b      	uxth	r3, r3
 80069b8:	428b      	cmp	r3, r1
 80069ba:	d824      	bhi.n	8006a06 <eMBFuncReadCoils+0x68>
            ( usCoilCount < MB_PDU_FUNC_READ_COILCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
 80069bc:	2300      	movs	r3, #0
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 80069be:	7846      	ldrb	r6, [r0, #1]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 80069c0:	7881      	ldrb	r1, [r0, #2]
            *usLen = MB_PDU_FUNC_OFF;
 80069c2:	802b      	strh	r3, [r5, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_COILS;
 80069c4:	2301      	movs	r3, #1
 80069c6:	7003      	strb	r3, [r0, #0]
            *usLen += 1;
 80069c8:	882b      	ldrh	r3, [r5, #0]

            /* Test if the quantity of coils is a multiple of 8. If not last
             * byte is only partially field with unused coils set to zero. */
            if( ( usCoilCount & 0x0007 ) != 0 )
 80069ca:	f012 0f07 	tst.w	r2, #7
 80069ce:	ea4f 04d2 	mov.w	r4, r2, lsr #3
            {
                ucNBytes = ( UCHAR )( usCoilCount / 8 + 1 );
 80069d2:	bf18      	it	ne
 80069d4:	3401      	addne	r4, #1
            *usLen += 1;
 80069d6:	3301      	adds	r3, #1
            }
            else
            {
                ucNBytes = ( UCHAR )( usCoilCount / 8 );
 80069d8:	b2e4      	uxtb	r4, r4
            *usLen += 1;
 80069da:	802b      	strh	r3, [r5, #0]
            }
            *pucFrameCur++ = ucNBytes;
 80069dc:	7044      	strb	r4, [r0, #1]
            *usLen += 1;
 80069de:	882b      	ldrh	r3, [r5, #0]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 80069e0:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
            *usLen += 1;
 80069e4:	3301      	adds	r3, #1
        usRegAddress++;
 80069e6:	3101      	adds	r1, #1
            *usLen += 1;
 80069e8:	802b      	strh	r3, [r5, #0]

            eRegStatus =
 80069ea:	b289      	uxth	r1, r1
 80069ec:	2300      	movs	r3, #0
 80069ee:	3002      	adds	r0, #2
 80069f0:	f7fd ff6c 	bl	80048cc <eMBRegCoilsCB>
                eMBRegCoilsCB( pucFrameCur, usRegAddress, usCoilCount,
                               MB_REG_READ );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 80069f4:	b118      	cbz	r0, 80069fe <eMBFuncReadCoils+0x60>
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
 80069f6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                eStatus = prveMBError2Exception( eRegStatus );
 80069fa:	f000 b9af 	b.w	8006d5c <prveMBError2Exception>
                *usLen += ucNBytes;;
 80069fe:	882a      	ldrh	r2, [r5, #0]
 8006a00:	4414      	add	r4, r2
 8006a02:	802c      	strh	r4, [r5, #0]
 8006a04:	bd70      	pop	{r4, r5, r6, pc}
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8006a06:	2003      	movs	r0, #3
}
 8006a08:	bd70      	pop	{r4, r5, r6, pc}

08006a0a <eMBFuncWriteCoil>:
    UCHAR           ucBuf[2];

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 8006a0a:	880b      	ldrh	r3, [r1, #0]
{
 8006a0c:	b513      	push	{r0, r1, r4, lr}
    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 8006a0e:	2b05      	cmp	r3, #5
 8006a10:	d11d      	bne.n	8006a4e <eMBFuncWriteCoil+0x44>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
        usRegAddress++;

        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
 8006a12:	7903      	ldrb	r3, [r0, #4]
 8006a14:	b9db      	cbnz	r3, 8006a4e <eMBFuncWriteCoil+0x44>
            ( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF ) ||
 8006a16:	78c4      	ldrb	r4, [r0, #3]
 8006a18:	1e62      	subs	r2, r4, #1
        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
 8006a1a:	b2d2      	uxtb	r2, r2
 8006a1c:	2afd      	cmp	r2, #253	; 0xfd
 8006a1e:	d916      	bls.n	8006a4e <eMBFuncWriteCoil+0x44>
              ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0x00 ) ) )
        {
            ucBuf[1] = 0;
            if( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF )
 8006a20:	2cff      	cmp	r4, #255	; 0xff
            ucBuf[1] = 0;
 8006a22:	f88d 3005 	strb.w	r3, [sp, #5]
            {
                ucBuf[0] = 1;
 8006a26:	bf08      	it	eq
 8006a28:	2301      	moveq	r3, #1
            }
            else
            {
                ucBuf[0] = 0;
 8006a2a:	f88d 3004 	strb.w	r3, [sp, #4]
            }
            eRegStatus =
 8006a2e:	2301      	movs	r3, #1
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
 8006a30:	7842      	ldrb	r2, [r0, #1]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 8006a32:	7881      	ldrb	r1, [r0, #2]
            eRegStatus =
 8006a34:	a801      	add	r0, sp, #4
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 8006a36:	ea41 2102 	orr.w	r1, r1, r2, lsl #8
        usRegAddress++;
 8006a3a:	3101      	adds	r1, #1
            eRegStatus =
 8006a3c:	461a      	mov	r2, r3
 8006a3e:	b289      	uxth	r1, r1
 8006a40:	f7fd ff44 	bl	80048cc <eMBRegCoilsCB>
                eMBRegCoilsCB( &ucBuf[0], usRegAddress, 1, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8006a44:	b128      	cbz	r0, 8006a52 <eMBFuncWriteCoil+0x48>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8006a46:	f000 f989 	bl	8006d5c <prveMBError2Exception>
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
 8006a4a:	b002      	add	sp, #8
 8006a4c:	bd10      	pop	{r4, pc}
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8006a4e:	2003      	movs	r0, #3
 8006a50:	e7fb      	b.n	8006a4a <eMBFuncWriteCoil+0x40>
 8006a52:	e7fa      	b.n	8006a4a <eMBFuncWriteCoil+0x40>

08006a54 <eMBFuncWriteMultipleCoils>:
    UCHAR           ucByteCountVerify;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen > ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 8006a54:	880b      	ldrh	r3, [r1, #0]
{
 8006a56:	b510      	push	{r4, lr}
    if( *usLen > ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 8006a58:	2b05      	cmp	r3, #5
{
 8006a5a:	460c      	mov	r4, r1
    if( *usLen > ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 8006a5c:	d924      	bls.n	8006aa8 <eMBFuncWriteMultipleCoils+0x54>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
        usRegAddress++;

        usCoilCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF] << 8 );
 8006a5e:	78c3      	ldrb	r3, [r0, #3]
        usCoilCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF + 1] );
 8006a60:	7902      	ldrb	r2, [r0, #4]
 8006a62:	ea42 2203 	orr.w	r2, r2, r3, lsl #8

        ucByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];

        /* Compute the number of expected bytes in the request. */
        if( ( usCoilCnt & 0x0007 ) != 0 )
 8006a66:	f012 0f07 	tst.w	r2, #7
 8006a6a:	ea4f 03d2 	mov.w	r3, r2, lsr #3
        else
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 );
        }

        if( ( usCoilCnt >= 1 ) &&
 8006a6e:	f102 31ff 	add.w	r1, r2, #4294967295
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 + 1 );
 8006a72:	bf18      	it	ne
 8006a74:	3301      	addne	r3, #1
        if( ( usCoilCnt >= 1 ) &&
 8006a76:	f5b1 6ff6 	cmp.w	r1, #1968	; 0x7b0
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 );
 8006a7a:	b2db      	uxtb	r3, r3
        if( ( usCoilCnt >= 1 ) &&
 8006a7c:	d214      	bcs.n	8006aa8 <eMBFuncWriteMultipleCoils+0x54>
            ( usCoilCnt <= MB_PDU_FUNC_WRITE_MUL_COILCNT_MAX ) &&
 8006a7e:	7941      	ldrb	r1, [r0, #5]
 8006a80:	4299      	cmp	r1, r3
 8006a82:	d111      	bne.n	8006aa8 <eMBFuncWriteMultipleCoils+0x54>
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
 8006a84:	7843      	ldrb	r3, [r0, #1]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
 8006a86:	7881      	ldrb	r1, [r0, #2]
            ( ucByteCountVerify == ucByteCount ) )
        {
            eRegStatus =
 8006a88:	3006      	adds	r0, #6
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
 8006a8a:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
        usRegAddress++;
 8006a8e:	3101      	adds	r1, #1
            eRegStatus =
 8006a90:	2301      	movs	r3, #1
 8006a92:	b289      	uxth	r1, r1
 8006a94:	f7fd ff1a 	bl	80048cc <eMBRegCoilsCB>
                eMBRegCoilsCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
                               usRegAddress, usCoilCnt, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8006a98:	b118      	cbz	r0, 8006aa2 <eMBFuncWriteMultipleCoils+0x4e>
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
 8006a9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
                eStatus = prveMBError2Exception( eRegStatus );
 8006a9e:	f000 b95d 	b.w	8006d5c <prveMBError2Exception>
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
 8006aa2:	2205      	movs	r2, #5
 8006aa4:	8022      	strh	r2, [r4, #0]
 8006aa6:	bd10      	pop	{r4, pc}
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8006aa8:	2003      	movs	r0, #3
}
 8006aaa:	bd10      	pop	{r4, pc}

08006aac <eMBFuncReadDiscreteInputs>:
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 8006aac:	880b      	ldrh	r3, [r1, #0]
{
 8006aae:	b570      	push	{r4, r5, r6, lr}
    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 8006ab0:	2b05      	cmp	r3, #5
{
 8006ab2:	460d      	mov	r5, r1
    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 8006ab4:	d12d      	bne.n	8006b12 <eMBFuncReadDiscreteInputs+0x66>
        usDiscreteCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF + 1] );

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usDiscreteCnt >= 1 ) &&
 8006ab6:	f240 71ce 	movw	r1, #1998	; 0x7ce
        usDiscreteCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF] << 8 );
 8006aba:	78c3      	ldrb	r3, [r0, #3]
        usDiscreteCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF + 1] );
 8006abc:	7902      	ldrb	r2, [r0, #4]
 8006abe:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
        if( ( usDiscreteCnt >= 1 ) &&
 8006ac2:	1e53      	subs	r3, r2, #1
 8006ac4:	b29b      	uxth	r3, r3
 8006ac6:	428b      	cmp	r3, r1
 8006ac8:	d823      	bhi.n	8006b12 <eMBFuncReadDiscreteInputs+0x66>
            ( usDiscreteCnt < MB_PDU_FUNC_READ_DISCCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
 8006aca:	2300      	movs	r3, #0
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 8006acc:	7846      	ldrb	r6, [r0, #1]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 8006ace:	7881      	ldrb	r1, [r0, #2]
            *usLen = MB_PDU_FUNC_OFF;
 8006ad0:	802b      	strh	r3, [r5, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_DISCRETE_INPUTS;
 8006ad2:	2302      	movs	r3, #2
 8006ad4:	7003      	strb	r3, [r0, #0]
            *usLen += 1;
 8006ad6:	882b      	ldrh	r3, [r5, #0]

            /* Test if the quantity of coils is a multiple of 8. If not last
             * byte is only partially field with unused coils set to zero. */
            if( ( usDiscreteCnt & 0x0007 ) != 0 )
 8006ad8:	f012 0f07 	tst.w	r2, #7
 8006adc:	ea4f 04d2 	mov.w	r4, r2, lsr #3
            {
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 + 1 );
 8006ae0:	bf18      	it	ne
 8006ae2:	3401      	addne	r4, #1
            *usLen += 1;
 8006ae4:	3301      	adds	r3, #1
            }
            else
            {
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 );
 8006ae6:	b2e4      	uxtb	r4, r4
            *usLen += 1;
 8006ae8:	802b      	strh	r3, [r5, #0]
            }
            *pucFrameCur++ = ucNBytes;
 8006aea:	7044      	strb	r4, [r0, #1]
            *usLen += 1;
 8006aec:	882b      	ldrh	r3, [r5, #0]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 8006aee:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
            *usLen += 1;
 8006af2:	3301      	adds	r3, #1
        usRegAddress++;
 8006af4:	3101      	adds	r1, #1
            *usLen += 1;
 8006af6:	802b      	strh	r3, [r5, #0]

            eRegStatus =
 8006af8:	b289      	uxth	r1, r1
 8006afa:	3002      	adds	r0, #2
 8006afc:	f7fd ff6e 	bl	80049dc <eMBRegDiscreteCB>
                eMBRegDiscreteCB( pucFrameCur, usRegAddress, usDiscreteCnt );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8006b00:	b118      	cbz	r0, 8006b0a <eMBFuncReadDiscreteInputs+0x5e>
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
 8006b02:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                eStatus = prveMBError2Exception( eRegStatus );
 8006b06:	f000 b929 	b.w	8006d5c <prveMBError2Exception>
                *usLen += ucNBytes;;
 8006b0a:	882a      	ldrh	r2, [r5, #0]
 8006b0c:	4414      	add	r4, r2
 8006b0e:	802c      	strh	r4, [r5, #0]
 8006b10:	bd70      	pop	{r4, r5, r6, pc}
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8006b12:	2003      	movs	r0, #3
}
 8006b14:	bd70      	pop	{r4, r5, r6, pc}

08006b16 <eMBFuncWriteHoldingRegister>:

#if MB_FUNC_WRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncWriteHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8006b16:	b508      	push	{r3, lr}
    USHORT          usRegAddress;
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 8006b18:	880b      	ldrh	r3, [r1, #0]
 8006b1a:	2b05      	cmp	r3, #5
 8006b1c:	d10f      	bne.n	8006b3e <eMBFuncWriteHoldingRegister+0x28>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
 8006b1e:	7843      	ldrb	r3, [r0, #1]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 8006b20:	7881      	ldrb	r1, [r0, #2]
        usRegAddress++;

        /* Make callback to update the value. */
        eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF],
 8006b22:	3003      	adds	r0, #3
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 8006b24:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
        eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF],
 8006b28:	2301      	movs	r3, #1
        usRegAddress++;
 8006b2a:	3101      	adds	r1, #1
        eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF],
 8006b2c:	461a      	mov	r2, r3
 8006b2e:	b289      	uxth	r1, r1
 8006b30:	f7fd fe8c 	bl	800484c <eMBRegHoldingCB>
                                      usRegAddress, 1, MB_REG_WRITE );

        /* If an error occured convert it into a Modbus exception. */
        if( eRegStatus != MB_ENOERR )
 8006b34:	b128      	cbz	r0, 8006b42 <eMBFuncWriteHoldingRegister+0x2c>
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
 8006b36:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
            eStatus = prveMBError2Exception( eRegStatus );
 8006b3a:	f000 b90f 	b.w	8006d5c <prveMBError2Exception>
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8006b3e:	2003      	movs	r0, #3
 8006b40:	bd08      	pop	{r3, pc}
}
 8006b42:	bd08      	pop	{r3, pc}

08006b44 <eMBFuncWriteMultipleHoldingRegister>:
    UCHAR           ucRegByteCount;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_WRITE_MUL_SIZE_MIN + MB_PDU_SIZE_MIN ) )
 8006b44:	880b      	ldrh	r3, [r1, #0]
{
 8006b46:	b510      	push	{r4, lr}
    if( *usLen >= ( MB_PDU_FUNC_WRITE_MUL_SIZE_MIN + MB_PDU_SIZE_MIN ) )
 8006b48:	2b05      	cmp	r3, #5
{
 8006b4a:	460c      	mov	r4, r1
    if( *usLen >= ( MB_PDU_FUNC_WRITE_MUL_SIZE_MIN + MB_PDU_SIZE_MIN ) )
 8006b4c:	d91d      	bls.n	8006b8a <eMBFuncWriteMultipleHoldingRegister+0x46>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
        usRegAddress++;

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF] << 8 );
 8006b4e:	78c3      	ldrb	r3, [r0, #3]
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF + 1] );
 8006b50:	7902      	ldrb	r2, [r0, #4]
 8006b52:	ea42 2203 	orr.w	r2, r2, r3, lsl #8

        ucRegByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];

        if( ( usRegCount >= 1 ) &&
 8006b56:	1e53      	subs	r3, r2, #1
 8006b58:	2b77      	cmp	r3, #119	; 0x77
 8006b5a:	d816      	bhi.n	8006b8a <eMBFuncWriteMultipleHoldingRegister+0x46>
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
            ( ucRegByteCount == ( UCHAR ) ( 2 * usRegCount ) ) )
 8006b5c:	0053      	lsls	r3, r2, #1
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
 8006b5e:	7941      	ldrb	r1, [r0, #5]
 8006b60:	b2db      	uxtb	r3, r3
 8006b62:	4299      	cmp	r1, r3
 8006b64:	d111      	bne.n	8006b8a <eMBFuncWriteMultipleHoldingRegister+0x46>
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
 8006b66:	7843      	ldrb	r3, [r0, #1]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
 8006b68:	7881      	ldrb	r1, [r0, #2]
        {
            /* Make callback to update the register values. */
            eRegStatus =
 8006b6a:	3006      	adds	r0, #6
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
 8006b6c:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
        usRegAddress++;
 8006b70:	3101      	adds	r1, #1
            eRegStatus =
 8006b72:	2301      	movs	r3, #1
 8006b74:	b289      	uxth	r1, r1
 8006b76:	f7fd fe69 	bl	800484c <eMBRegHoldingCB>
                eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
                                 usRegAddress, usRegCount, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8006b7a:	b118      	cbz	r0, 8006b84 <eMBFuncWriteMultipleHoldingRegister+0x40>
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
 8006b7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
                eStatus = prveMBError2Exception( eRegStatus );
 8006b80:	f000 b8ec 	b.w	8006d5c <prveMBError2Exception>
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
 8006b84:	2205      	movs	r2, #5
 8006b86:	8022      	strh	r2, [r4, #0]
 8006b88:	bd10      	pop	{r4, pc}
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8006b8a:	2003      	movs	r0, #3
}
 8006b8c:	bd10      	pop	{r4, pc}

08006b8e <eMBFuncReadHoldingRegister>:

#if MB_FUNC_READ_HOLDING_ENABLED > 0

eMBException
eMBFuncReadHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8006b8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 8006b90:	880b      	ldrh	r3, [r1, #0]
{
 8006b92:	460c      	mov	r4, r1
    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 8006b94:	2b05      	cmp	r3, #5
 8006b96:	d124      	bne.n	8006be2 <eMBFuncReadHoldingRegister+0x54>
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
        usRegAddress++;

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
 8006b98:	7902      	ldrb	r2, [r0, #4]
 8006b9a:	b295      	uxth	r5, r2

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usRegCount >= 1 ) && ( usRegCount <= MB_PDU_FUNC_READ_REGCNT_MAX ) )
 8006b9c:	1e6b      	subs	r3, r5, #1
 8006b9e:	2b7c      	cmp	r3, #124	; 0x7c
 8006ba0:	d81f      	bhi.n	8006be2 <eMBFuncReadHoldingRegister+0x54>
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_HOLDING_REGISTER;
 8006ba2:	2603      	movs	r6, #3
            *usLen = MB_PDU_FUNC_OFF;
 8006ba4:	2300      	movs	r3, #0
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 8006ba6:	7847      	ldrb	r7, [r0, #1]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 8006ba8:	7881      	ldrb	r1, [r0, #2]
            *usLen = MB_PDU_FUNC_OFF;
 8006baa:	8023      	strh	r3, [r4, #0]
            *pucFrameCur++ = MB_FUNC_READ_HOLDING_REGISTER;
 8006bac:	7006      	strb	r6, [r0, #0]
            *usLen += 1;
 8006bae:	8826      	ldrh	r6, [r4, #0]

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR ) ( usRegCount * 2 );
 8006bb0:	0052      	lsls	r2, r2, #1
            *usLen += 1;
 8006bb2:	3601      	adds	r6, #1
 8006bb4:	8026      	strh	r6, [r4, #0]
            *pucFrameCur++ = ( UCHAR ) ( usRegCount * 2 );
 8006bb6:	7042      	strb	r2, [r0, #1]
            *usLen += 1;
 8006bb8:	8822      	ldrh	r2, [r4, #0]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 8006bba:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
            *usLen += 1;
 8006bbe:	3201      	adds	r2, #1
        usRegAddress++;
 8006bc0:	3101      	adds	r1, #1
            *usLen += 1;
 8006bc2:	8022      	strh	r2, [r4, #0]

            /* Make callback to fill the buffer. */
            eRegStatus = eMBRegHoldingCB( pucFrameCur, usRegAddress, usRegCount, MB_REG_READ );
 8006bc4:	b289      	uxth	r1, r1
 8006bc6:	462a      	mov	r2, r5
 8006bc8:	3002      	adds	r0, #2
 8006bca:	f7fd fe3f 	bl	800484c <eMBRegHoldingCB>
            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8006bce:	b118      	cbz	r0, 8006bd8 <eMBFuncReadHoldingRegister+0x4a>
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
 8006bd0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
                eStatus = prveMBError2Exception( eRegStatus );
 8006bd4:	f000 b8c2 	b.w	8006d5c <prveMBError2Exception>
                *usLen += usRegCount * 2;
 8006bd8:	8822      	ldrh	r2, [r4, #0]
 8006bda:	eb02 0545 	add.w	r5, r2, r5, lsl #1
 8006bde:	8025      	strh	r5, [r4, #0]
 8006be0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8006be2:	2003      	movs	r0, #3
}
 8006be4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006be6 <eMBFuncReadWriteMultipleHoldingRegister>:

#if MB_FUNC_READWRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncReadWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8006be6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_READWRITE_SIZE_MIN + MB_PDU_SIZE_MIN ) )
 8006bea:	880b      	ldrh	r3, [r1, #0]
{
 8006bec:	4604      	mov	r4, r0
    if( *usLen >= ( MB_PDU_FUNC_READWRITE_SIZE_MIN + MB_PDU_SIZE_MIN ) )
 8006bee:	2b09      	cmp	r3, #9
{
 8006bf0:	460d      	mov	r5, r1
    if( *usLen >= ( MB_PDU_FUNC_READWRITE_SIZE_MIN + MB_PDU_SIZE_MIN ) )
 8006bf2:	d93c      	bls.n	8006c6e <eMBFuncReadWriteMultipleHoldingRegister+0x88>
    {
        usRegReadAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF] << 8U );
        usRegReadAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF + 1] );
        usRegReadAddress++;

        usRegReadCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF] << 8U );
 8006bf4:	78c3      	ldrb	r3, [r0, #3]
        usRegReadCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF + 1] );
 8006bf6:	7907      	ldrb	r7, [r0, #4]
 8006bf8:	ea47 2703 	orr.w	r7, r7, r3, lsl #8
        usRegWriteCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF] << 8U );
        usRegWriteCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF + 1] );

        ucRegWriteByteCount = pucFrame[MB_PDU_FUNC_READWRITE_BYTECNT_OFF];

        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
 8006bfc:	1e7b      	subs	r3, r7, #1
 8006bfe:	2b7c      	cmp	r3, #124	; 0x7c
 8006c00:	d838      	bhi.n	8006c74 <eMBFuncReadWriteMultipleHoldingRegister+0x8e>
        usRegWriteCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF] << 8U );
 8006c02:	79c3      	ldrb	r3, [r0, #7]
        usRegWriteCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF + 1] );
 8006c04:	7a02      	ldrb	r2, [r0, #8]
 8006c06:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
 8006c0a:	1e53      	subs	r3, r2, #1
 8006c0c:	2b78      	cmp	r3, #120	; 0x78
 8006c0e:	d831      	bhi.n	8006c74 <eMBFuncReadWriteMultipleHoldingRegister+0x8e>
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
            ( ( 2 * usRegWriteCount ) == ucRegWriteByteCount ) )
 8006c10:	7a43      	ldrb	r3, [r0, #9]
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
 8006c12:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
 8006c16:	d12d      	bne.n	8006c74 <eMBFuncReadWriteMultipleHoldingRegister+0x8e>
        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
 8006c18:	7943      	ldrb	r3, [r0, #5]
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
 8006c1a:	7981      	ldrb	r1, [r0, #6]
        usRegReadAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF] << 8U );
 8006c1c:	f890 9001 	ldrb.w	r9, [r0, #1]
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
 8006c20:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
        usRegWriteAddress++;
 8006c24:	3101      	adds	r1, #1
        usRegReadAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF + 1] );
 8006c26:	7886      	ldrb	r6, [r0, #2]
        {
            /* Make callback to update the register values. */
            eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_READWRITE_WRITE_VALUES_OFF],
 8006c28:	2301      	movs	r3, #1
 8006c2a:	b289      	uxth	r1, r1
 8006c2c:	300a      	adds	r0, #10
 8006c2e:	f7fd fe0d 	bl	800484c <eMBRegHoldingCB>
 8006c32:	4603      	mov	r3, r0
                                          usRegWriteAddress, usRegWriteCount, MB_REG_WRITE );

            if( eRegStatus == MB_ENOERR )
 8006c34:	bb08      	cbnz	r0, 8006c7a <eMBFuncReadWriteMultipleHoldingRegister+0x94>
                /* Set the current PDU data pointer to the beginning. */
                pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
                *usLen = MB_PDU_FUNC_OFF;

                /* First byte contains the function code. */
                *pucFrameCur++ = MB_FUNC_READWRITE_MULTIPLE_REGISTERS;
 8006c36:	2217      	movs	r2, #23
                *usLen = MB_PDU_FUNC_OFF;
 8006c38:	8028      	strh	r0, [r5, #0]
                *pucFrameCur++ = MB_FUNC_READWRITE_MULTIPLE_REGISTERS;
 8006c3a:	7022      	strb	r2, [r4, #0]
                *usLen += 1;
 8006c3c:	882a      	ldrh	r2, [r5, #0]

                /* Second byte in the response contain the number of bytes. */
                *pucFrameCur++ = ( UCHAR ) ( usRegReadCount * 2 );
 8006c3e:	ea4f 0847 	mov.w	r8, r7, lsl #1
                *usLen += 1;
 8006c42:	3201      	adds	r2, #1
 8006c44:	802a      	strh	r2, [r5, #0]
                *pucFrameCur++ = ( UCHAR ) ( usRegReadCount * 2 );
 8006c46:	f884 8001 	strb.w	r8, [r4, #1]
                *usLen += 1;
 8006c4a:	882a      	ldrh	r2, [r5, #0]
        usRegReadAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF + 1] );
 8006c4c:	ea46 2109 	orr.w	r1, r6, r9, lsl #8
                *usLen += 1;
 8006c50:	3201      	adds	r2, #1
        usRegReadAddress++;
 8006c52:	3101      	adds	r1, #1
                *usLen += 1;
 8006c54:	802a      	strh	r2, [r5, #0]

                /* Make the read callback. */
                eRegStatus =
 8006c56:	b289      	uxth	r1, r1
 8006c58:	463a      	mov	r2, r7
 8006c5a:	1ca0      	adds	r0, r4, #2
 8006c5c:	f7fd fdf6 	bl	800484c <eMBRegHoldingCB>
                    eMBRegHoldingCB( pucFrameCur, usRegReadAddress, usRegReadCount, MB_REG_READ );
                if( eRegStatus == MB_ENOERR )
 8006c60:	b958      	cbnz	r0, 8006c7a <eMBFuncReadWriteMultipleHoldingRegister+0x94>
                {
                    *usLen += 2 * usRegReadCount;
 8006c62:	882b      	ldrh	r3, [r5, #0]
 8006c64:	4498      	add	r8, r3
 8006c66:	f8a5 8000 	strh.w	r8, [r5]
 8006c6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    eMBException    eStatus = MB_EX_NONE;
 8006c6e:	2000      	movs	r0, #0
 8006c70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
                eStatus = prveMBError2Exception( eRegStatus );
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8006c74:	2003      	movs	r0, #3
        }
    }
    return eStatus;
 8006c76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
}
 8006c7a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
                eStatus = prveMBError2Exception( eRegStatus );
 8006c7e:	f000 b86d 	b.w	8006d5c <prveMBError2Exception>

08006c82 <eMBFuncReadInputRegister>:
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 8006c82:	880b      	ldrh	r3, [r1, #0]
{
 8006c84:	b570      	push	{r4, r5, r6, lr}
    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 8006c86:	2b05      	cmp	r3, #5
{
 8006c88:	460c      	mov	r4, r1
    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 8006c8a:	d124      	bne.n	8006cd6 <eMBFuncReadInputRegister+0x54>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
        usRegAddress++;

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
 8006c8c:	78c3      	ldrb	r3, [r0, #3]
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
 8006c8e:	7902      	ldrb	r2, [r0, #4]
 8006c90:	ea42 2203 	orr.w	r2, r2, r3, lsl #8

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usRegCount >= 1 )
 8006c94:	1e53      	subs	r3, r2, #1
 8006c96:	2b7b      	cmp	r3, #123	; 0x7b
 8006c98:	d81d      	bhi.n	8006cd6 <eMBFuncReadInputRegister+0x54>
            && ( usRegCount < MB_PDU_FUNC_READ_REGCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
 8006c9a:	2300      	movs	r3, #0
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 8006c9c:	7846      	ldrb	r6, [r0, #1]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 8006c9e:	7881      	ldrb	r1, [r0, #2]
            *usLen = MB_PDU_FUNC_OFF;
 8006ca0:	8023      	strh	r3, [r4, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_INPUT_REGISTER;
 8006ca2:	2304      	movs	r3, #4
 8006ca4:	7003      	strb	r3, [r0, #0]
            *usLen += 1;
 8006ca6:	8823      	ldrh	r3, [r4, #0]

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR )( usRegCount * 2 );
 8006ca8:	0055      	lsls	r5, r2, #1
            *usLen += 1;
 8006caa:	3301      	adds	r3, #1
 8006cac:	8023      	strh	r3, [r4, #0]
            *pucFrameCur++ = ( UCHAR )( usRegCount * 2 );
 8006cae:	7045      	strb	r5, [r0, #1]
            *usLen += 1;
 8006cb0:	8823      	ldrh	r3, [r4, #0]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 8006cb2:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
            *usLen += 1;
 8006cb6:	3301      	adds	r3, #1
        usRegAddress++;
 8006cb8:	3101      	adds	r1, #1
            *usLen += 1;
 8006cba:	8023      	strh	r3, [r4, #0]

            eRegStatus =
 8006cbc:	b289      	uxth	r1, r1
 8006cbe:	3002      	adds	r0, #2
 8006cc0:	f7fd fd80 	bl	80047c4 <eMBRegInputCB>
                eMBRegInputCB( pucFrameCur, usRegAddress, usRegCount );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8006cc4:	b118      	cbz	r0, 8006cce <eMBFuncReadInputRegister+0x4c>
        /* Can't be a valid read input register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
 8006cc6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                eStatus = prveMBError2Exception( eRegStatus );
 8006cca:	f000 b847 	b.w	8006d5c <prveMBError2Exception>
                *usLen += usRegCount * 2;
 8006cce:	8822      	ldrh	r2, [r4, #0]
 8006cd0:	4415      	add	r5, r2
 8006cd2:	8025      	strh	r5, [r4, #0]
 8006cd4:	bd70      	pop	{r4, r5, r6, pc}
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8006cd6:	2003      	movs	r0, #3
}
 8006cd8:	bd70      	pop	{r4, r5, r6, pc}
	...

08006cdc <eMBFuncReportSlaveID>:
    return eStatus;
}

eMBException
eMBFuncReportSlaveID( UCHAR * pucFrame, USHORT * usLen )
{
 8006cdc:	b538      	push	{r3, r4, r5, lr}
 8006cde:	460d      	mov	r5, r1
    memcpy( &pucFrame[MB_PDU_DATA_OFF], &ucMBSlaveID[0], ( size_t )usMBSlaveIDLen );
 8006ce0:	4b05      	ldr	r3, [pc, #20]	; (8006cf8 <eMBFuncReportSlaveID+0x1c>)
 8006ce2:	4906      	ldr	r1, [pc, #24]	; (8006cfc <eMBFuncReportSlaveID+0x20>)
 8006ce4:	881c      	ldrh	r4, [r3, #0]
 8006ce6:	3001      	adds	r0, #1
 8006ce8:	4622      	mov	r2, r4
    *usLen = ( USHORT )( MB_PDU_DATA_OFF + usMBSlaveIDLen );
 8006cea:	3401      	adds	r4, #1
    memcpy( &pucFrame[MB_PDU_DATA_OFF], &ucMBSlaveID[0], ( size_t )usMBSlaveIDLen );
 8006cec:	f000 fa5b 	bl	80071a6 <memcpy>
    *usLen = ( USHORT )( MB_PDU_DATA_OFF + usMBSlaveIDLen );
 8006cf0:	802c      	strh	r4, [r5, #0]
	
	
    return MB_EX_NONE;
}
 8006cf2:	2000      	movs	r0, #0
 8006cf4:	bd38      	pop	{r3, r4, r5, pc}
 8006cf6:	bf00      	nop
 8006cf8:	2000054c 	.word	0x2000054c
 8006cfc:	2000052b 	.word	0x2000052b

08006d00 <xMBUtilSetBits>:

/* ----------------------- Start implementation -----------------------------*/
void
xMBUtilSetBits( UCHAR * ucByteBuf, USHORT usBitOffset, UCHAR ucNBits,
                UCHAR ucValue )
{
 8006d00:	b5f0      	push	{r4, r5, r6, r7, lr}

    /* Move bit field into position over bits to set */
    usValue <<= usNPreBits;

    /* Prepare a mask for setting the new bits. */
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );
 8006d02:	2401      	movs	r4, #1
 8006d04:	fa04 f202 	lsl.w	r2, r4, r2
    usMask <<= usBitOffset - usByteOffset * BITS_UCHAR;
 8006d08:	08ce      	lsrs	r6, r1, #3
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );
 8006d0a:	3a01      	subs	r2, #1

    /* copy bits into temporary storage. */
    usWordBuf = ucByteBuf[usByteOffset];
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
 8006d0c:	1c75      	adds	r5, r6, #1
    usMask <<= usBitOffset - usByteOffset * BITS_UCHAR;
 8006d0e:	b292      	uxth	r2, r2
 8006d10:	eba1 04c6 	sub.w	r4, r1, r6, lsl #3
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
 8006d14:	5d47      	ldrb	r7, [r0, r5]
    usMask <<= usBitOffset - usByteOffset * BITS_UCHAR;
 8006d16:	fa02 f404 	lsl.w	r4, r2, r4
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
 8006d1a:	5d82      	ldrb	r2, [r0, r6]
    usValue <<= usNPreBits;
 8006d1c:	f001 0107 	and.w	r1, r1, #7
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
 8006d20:	ea42 2207 	orr.w	r2, r2, r7, lsl #8

    /* Zero out bit field bits and then or value bits into them. */
    usWordBuf = ( USHORT )( ( usWordBuf & ( ~usMask ) ) | usValue );
 8006d24:	ea22 0204 	bic.w	r2, r2, r4
    usValue <<= usNPreBits;
 8006d28:	408b      	lsls	r3, r1
    usWordBuf = ( USHORT )( ( usWordBuf & ( ~usMask ) ) | usValue );
 8006d2a:	4313      	orrs	r3, r2
 8006d2c:	b21b      	sxth	r3, r3

    /* move bits back into storage */
    ucByteBuf[usByteOffset] = ( UCHAR )( usWordBuf & 0xFF );
 8006d2e:	5583      	strb	r3, [r0, r6]
    ucByteBuf[usByteOffset + 1] = ( UCHAR )( usWordBuf >> BITS_UCHAR );
 8006d30:	f3c3 2307 	ubfx	r3, r3, #8, #8
 8006d34:	5543      	strb	r3, [r0, r5]
 8006d36:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006d38 <xMBUtilGetBits>:
}

UCHAR
xMBUtilGetBits( UCHAR * ucByteBuf, USHORT usBitOffset, UCHAR ucNBits )
{
 8006d38:	b510      	push	{r4, lr}

    /* Prepare a mask for setting the new bits. */
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );

    /* copy bits into temporary storage. */
    usWordBuf = ucByteBuf[usByteOffset];
 8006d3a:	08cb      	lsrs	r3, r1, #3
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
 8006d3c:	18c4      	adds	r4, r0, r3
 8006d3e:	5cc0      	ldrb	r0, [r0, r3]
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );
 8006d40:	2301      	movs	r3, #1
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
 8006d42:	7864      	ldrb	r4, [r4, #1]

    /* throw away unneeded bits. */
    usWordBuf >>= usNPreBits;
 8006d44:	f001 0107 	and.w	r1, r1, #7
 8006d48:	ea40 2004 	orr.w	r0, r0, r4, lsl #8
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );
 8006d4c:	fa03 f202 	lsl.w	r2, r3, r2
    usWordBuf >>= usNPreBits;
 8006d50:	4108      	asrs	r0, r1
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );
 8006d52:	3a01      	subs	r2, #1

    /* mask away bits above the requested bitfield. */
    usWordBuf &= usMask;
 8006d54:	4010      	ands	r0, r2

    return ( UCHAR ) usWordBuf;
}
 8006d56:	b2c0      	uxtb	r0, r0
 8006d58:	bd10      	pop	{r4, pc}
	...

08006d5c <prveMBError2Exception>:

eMBException
prveMBError2Exception( eMBErrorCode eErrorCode )
{
 8006d5c:	2807      	cmp	r0, #7
 8006d5e:	bf9a      	itte	ls
 8006d60:	4b01      	ldrls	r3, [pc, #4]	; (8006d68 <prveMBError2Exception+0xc>)
 8006d62:	5c18      	ldrbls	r0, [r3, r0]
 8006d64:	2004      	movhi	r0, #4
            eStatus = MB_EX_SLAVE_DEVICE_FAILURE;
            break;
    }

    return eStatus;
}
 8006d66:	4770      	bx	lr
 8006d68:	08008942 	.word	0x08008942

08006d6c <eMBInit>:
};

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBInit( eMBMode eMode, UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
 8006d6c:	b538      	push	{r3, r4, r5, lr}
 8006d6e:	4605      	mov	r5, r0
 8006d70:	4614      	mov	r4, r2
    eMBErrorCode    eStatus = MB_ENOERR;

    /* check preconditions */
    if( ( ucSlaveAddress == MB_ADDRESS_BROADCAST ) ||(ucSlaveAddress == MB_ADDRESS_Router_BROADCAST ) ||
 8006d72:	4608      	mov	r0, r1
{
 8006d74:	461a      	mov	r2, r3
    if( ( ucSlaveAddress == MB_ADDRESS_BROADCAST ) ||(ucSlaveAddress == MB_ADDRESS_Router_BROADCAST ) ||
 8006d76:	b311      	cbz	r1, 8006dbe <eMBInit+0x52>
 8006d78:	29fe      	cmp	r1, #254	; 0xfe
 8006d7a:	d020      	beq.n	8006dbe <eMBInit+0x52>
    {
        eStatus = MB_EINVAL;
    }
    else
    {
        ucMBAddress = ucSlaveAddress;
 8006d7c:	4b12      	ldr	r3, [pc, #72]	; (8006dc8 <eMBInit+0x5c>)
 8006d7e:	7019      	strb	r1, [r3, #0]

        switch ( eMode )
 8006d80:	b9ed      	cbnz	r5, 8006dbe <eMBInit+0x52>
        {
#if MB_RTU_ENABLED > 0
        case MB_RTU:
            pvMBFrameStartCur = eMBRTUStart;
            pvMBFrameStopCur = eMBRTUStop;
            peMBFrameSendCur = eMBRTUSend;
 8006d82:	4912      	ldr	r1, [pc, #72]	; (8006dcc <eMBInit+0x60>)
 8006d84:	4b12      	ldr	r3, [pc, #72]	; (8006dd0 <eMBInit+0x64>)
 8006d86:	6019      	str	r1, [r3, #0]
            peMBFrameReceiveCur = eMBRTUReceive;
 8006d88:	4912      	ldr	r1, [pc, #72]	; (8006dd4 <eMBInit+0x68>)
 8006d8a:	4b13      	ldr	r3, [pc, #76]	; (8006dd8 <eMBInit+0x6c>)
 8006d8c:	6019      	str	r1, [r3, #0]
            pvMBFrameCloseCur = MB_PORT_HAS_CLOSE ? vMBPortClose : NULL;
            pxMBFrameCBByteReceived = xMBRTUReceiveFSM;
 8006d8e:	4913      	ldr	r1, [pc, #76]	; (8006ddc <eMBInit+0x70>)
 8006d90:	4b13      	ldr	r3, [pc, #76]	; (8006de0 <eMBInit+0x74>)
 8006d92:	6019      	str	r1, [r3, #0]
            pxMBFrameCBTransmitterEmpty = xMBRTUTransmitFSM;
 8006d94:	4913      	ldr	r1, [pc, #76]	; (8006de4 <eMBInit+0x78>)
 8006d96:	4b14      	ldr	r3, [pc, #80]	; (8006de8 <eMBInit+0x7c>)
 8006d98:	6019      	str	r1, [r3, #0]
            pxMBPortCBTimerExpired = xMBRTUTimerT35Expired;
 8006d9a:	4914      	ldr	r1, [pc, #80]	; (8006dec <eMBInit+0x80>)
 8006d9c:	4b14      	ldr	r3, [pc, #80]	; (8006df0 <eMBInit+0x84>)
 8006d9e:	6019      	str	r1, [r3, #0]

            eStatus = eMBRTUInit( ucMBAddress, ucPort, ulBaudRate, eParity );
 8006da0:	4621      	mov	r1, r4
 8006da2:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8006da6:	f000 f8d5 	bl	8006f54 <eMBRTUInit>
#endif
        default:
            eStatus = MB_EINVAL;
        }

        if( eStatus == MB_ENOERR )
 8006daa:	4604      	mov	r4, r0
 8006dac:	b928      	cbnz	r0, 8006dba <eMBInit+0x4e>
        {
            if( !xMBPortEventInit(  ) )
 8006dae:	f7ff fd7b 	bl	80068a8 <xMBPortEventInit>
 8006db2:	b130      	cbz	r0, 8006dc2 <eMBInit+0x56>
                eStatus = MB_EPORTERR;
            }
            else
            {
                eMBCurrentMode = eMode;
                eMBState = STATE_DISABLED;
 8006db4:	2201      	movs	r2, #1
 8006db6:	4b0f      	ldr	r3, [pc, #60]	; (8006df4 <eMBInit+0x88>)
 8006db8:	701a      	strb	r2, [r3, #0]
            }
        }
    }
    return eStatus;
}
 8006dba:	4620      	mov	r0, r4
 8006dbc:	bd38      	pop	{r3, r4, r5, pc}
            eStatus = MB_EINVAL;
 8006dbe:	2402      	movs	r4, #2
 8006dc0:	e7fb      	b.n	8006dba <eMBInit+0x4e>
                eStatus = MB_EPORTERR;
 8006dc2:	2403      	movs	r4, #3
 8006dc4:	e7f9      	b.n	8006dba <eMBInit+0x4e>
 8006dc6:	bf00      	nop
 8006dc8:	20000559 	.word	0x20000559
 8006dcc:	08007011 	.word	0x08007011
 8006dd0:	20000554 	.word	0x20000554
 8006dd4:	08006f99 	.word	0x08006f99
 8006dd8:	20000550 	.word	0x20000550
 8006ddc:	08007069 	.word	0x08007069
 8006de0:	20000e6c 	.word	0x20000e6c
 8006de4:	0800706d 	.word	0x0800706d
 8006de8:	20000e64 	.word	0x20000e64
 8006dec:	08007071 	.word	0x08007071
 8006df0:	20000e68 	.word	0x20000e68
 8006df4:	20000226 	.word	0x20000226

08006df8 <eMBEnable>:
eMBErrorCode
eMBEnable( void )
{
    eMBErrorCode    eStatus = MB_ENOERR;

    if( eMBState == STATE_DISABLED )
 8006df8:	4b03      	ldr	r3, [pc, #12]	; (8006e08 <eMBEnable+0x10>)
 8006dfa:	781a      	ldrb	r2, [r3, #0]
 8006dfc:	2a01      	cmp	r2, #1
    {
        /* Activate the protocol stack. */
       // pvMBFrameStartCur(  );
        eMBState = STATE_ENABLED;
 8006dfe:	bf06      	itte	eq
 8006e00:	2000      	moveq	r0, #0
 8006e02:	7018      	strbeq	r0, [r3, #0]
    }
    else
    {
        eStatus = MB_EILLSTATE;
 8006e04:	2006      	movne	r0, #6
    }
    return eStatus;
}
 8006e06:	4770      	bx	lr
 8006e08:	20000226 	.word	0x20000226

08006e0c <eMBPoll>:
    int             i;
    eMBErrorCode    eStatus = MB_ENOERR;
    eMBEventType    eEvent;

    /* Check if the protocol stack is ready. */
    if( eMBState != STATE_ENABLED )
 8006e0c:	4b39      	ldr	r3, [pc, #228]	; (8006ef4 <eMBPoll+0xe8>)
{
 8006e0e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    if( eMBState != STATE_ENABLED )
 8006e10:	781c      	ldrb	r4, [r3, #0]
 8006e12:	2c00      	cmp	r4, #0
 8006e14:	d16c      	bne.n	8006ef0 <eMBPoll+0xe4>
        return MB_EILLSTATE;
    }
   
    /* Check if there is a event available. If not return control to caller.
     * Otherwise we will handle the event. */
    if( xMBPortEventGet( &eEvent ) == TRUE )
 8006e16:	f10d 0007 	add.w	r0, sp, #7
 8006e1a:	f7ff fd59 	bl	80068d0 <xMBPortEventGet>
 8006e1e:	2801      	cmp	r0, #1
 8006e20:	4603      	mov	r3, r0
 8006e22:	d003      	beq.n	8006e2c <eMBPoll+0x20>
    eMBErrorCode    eStatus = MB_ENOERR;
 8006e24:	2400      	movs	r4, #0
        case EV_FRAME_SENT:
            break;
        }
    }
    return eStatus;
}
 8006e26:	4620      	mov	r0, r4
 8006e28:	b003      	add	sp, #12
 8006e2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        switch ( eEvent )
 8006e2c:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8006e30:	2a01      	cmp	r2, #1
 8006e32:	d02d      	beq.n	8006e90 <eMBPoll+0x84>
 8006e34:	2a02      	cmp	r2, #2
 8006e36:	d1f6      	bne.n	8006e26 <eMBPoll+0x1a>
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
 8006e38:	4d2f      	ldr	r5, [pc, #188]	; (8006ef8 <eMBPoll+0xec>)
            eException = MB_EX_ILLEGAL_FUNCTION;
 8006e3a:	4e30      	ldr	r6, [pc, #192]	; (8006efc <eMBPoll+0xf0>)
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
 8006e3c:	6828      	ldr	r0, [r5, #0]
 8006e3e:	4f30      	ldr	r7, [pc, #192]	; (8006f00 <eMBPoll+0xf4>)
 8006e40:	7802      	ldrb	r2, [r0, #0]
            eException = MB_EX_ILLEGAL_FUNCTION;
 8006e42:	7033      	strb	r3, [r6, #0]
                if( xFuncHandlers[i].ucFunctionCode == 0 )
 8006e44:	4b2f      	ldr	r3, [pc, #188]	; (8006f04 <eMBPoll+0xf8>)
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
 8006e46:	703a      	strb	r2, [r7, #0]
                if( xFuncHandlers[i].ucFunctionCode == 0 )
 8006e48:	f813 1034 	ldrb.w	r1, [r3, r4, lsl #3]
 8006e4c:	ea4f 0ec4 	mov.w	lr, r4, lsl #3
 8006e50:	b131      	cbz	r1, 8006e60 <eMBPoll+0x54>
                else if( xFuncHandlers[i].ucFunctionCode == ucFunctionCode )
 8006e52:	428a      	cmp	r2, r1
 8006e54:	d131      	bne.n	8006eba <eMBPoll+0xae>
                    eException = xFuncHandlers[i].pxHandler( ucMBFrame, &usLength );
 8006e56:	4473      	add	r3, lr
 8006e58:	685b      	ldr	r3, [r3, #4]
 8006e5a:	492b      	ldr	r1, [pc, #172]	; (8006f08 <eMBPoll+0xfc>)
 8006e5c:	4798      	blx	r3
 8006e5e:	7030      	strb	r0, [r6, #0]
            if( ucRcvAddress != MB_ADDRESS_BROADCAST )
 8006e60:	4b2a      	ldr	r3, [pc, #168]	; (8006f0c <eMBPoll+0x100>)
 8006e62:	781b      	ldrb	r3, [r3, #0]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d0dd      	beq.n	8006e24 <eMBPoll+0x18>
                if( eException != MB_EX_NONE )
 8006e68:	7831      	ldrb	r1, [r6, #0]
 8006e6a:	2900      	cmp	r1, #0
 8006e6c:	d129      	bne.n	8006ec2 <eMBPoll+0xb6>
                if( memcmp((UCHAR*)usRegInputBuf, (UCHAR*)usRegHoldingBuf, 12) !=  0 && ucMBFrame[MB_PDU_FUNC_OFF] == MB_FUNC_WRITE_MULTIPLE_REGISTERS  )
 8006e6e:	220c      	movs	r2, #12
 8006e70:	4927      	ldr	r1, [pc, #156]	; (8006f10 <eMBPoll+0x104>)
 8006e72:	4828      	ldr	r0, [pc, #160]	; (8006f14 <eMBPoll+0x108>)
 8006e74:	f000 f988 	bl	8007188 <memcmp>
 8006e78:	2800      	cmp	r0, #0
 8006e7a:	d134      	bne.n	8006ee6 <eMBPoll+0xda>
                eStatus = peMBFrameSendCur( ucMBAddress, ucMBFrame, usLength );
 8006e7c:	4b26      	ldr	r3, [pc, #152]	; (8006f18 <eMBPoll+0x10c>)
 8006e7e:	4a22      	ldr	r2, [pc, #136]	; (8006f08 <eMBPoll+0xfc>)
 8006e80:	4826      	ldr	r0, [pc, #152]	; (8006f1c <eMBPoll+0x110>)
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	8812      	ldrh	r2, [r2, #0]
 8006e86:	6829      	ldr	r1, [r5, #0]
 8006e88:	7800      	ldrb	r0, [r0, #0]
 8006e8a:	4798      	blx	r3
 8006e8c:	4604      	mov	r4, r0
 8006e8e:	e7ca      	b.n	8006e26 <eMBPoll+0x1a>
            eStatus = peMBFrameReceiveCur( &ucRcvAddress, &ucMBFrame, &usLength );
 8006e90:	4d1e      	ldr	r5, [pc, #120]	; (8006f0c <eMBPoll+0x100>)
 8006e92:	4b23      	ldr	r3, [pc, #140]	; (8006f20 <eMBPoll+0x114>)
 8006e94:	4a1c      	ldr	r2, [pc, #112]	; (8006f08 <eMBPoll+0xfc>)
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	4917      	ldr	r1, [pc, #92]	; (8006ef8 <eMBPoll+0xec>)
 8006e9a:	4628      	mov	r0, r5
 8006e9c:	4798      	blx	r3
            if( eStatus == MB_ENOERR )
 8006e9e:	4604      	mov	r4, r0
 8006ea0:	2800      	cmp	r0, #0
 8006ea2:	d1c0      	bne.n	8006e26 <eMBPoll+0x1a>
                if( ( ucRcvAddress == ucMBAddress ) || ( ucRcvAddress == MB_ADDRESS_BROADCAST ) )
 8006ea4:	4a1d      	ldr	r2, [pc, #116]	; (8006f1c <eMBPoll+0x110>)
 8006ea6:	782b      	ldrb	r3, [r5, #0]
 8006ea8:	7812      	ldrb	r2, [r2, #0]
 8006eaa:	429a      	cmp	r2, r3
 8006eac:	d001      	beq.n	8006eb2 <eMBPoll+0xa6>
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d1b8      	bne.n	8006e24 <eMBPoll+0x18>
                    ( void )xMBPortEventPost( EV_EXECUTE );
 8006eb2:	2002      	movs	r0, #2
 8006eb4:	f7ff fd00 	bl	80068b8 <xMBPortEventPost>
 8006eb8:	e7b5      	b.n	8006e26 <eMBPoll+0x1a>
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
 8006eba:	3401      	adds	r4, #1
 8006ebc:	2c10      	cmp	r4, #16
 8006ebe:	d1c3      	bne.n	8006e48 <eMBPoll+0x3c>
 8006ec0:	e7ce      	b.n	8006e60 <eMBPoll+0x54>
                    ucMBFrame[usLength++] = ( UCHAR )( ucFunctionCode | MB_FUNC_ERROR );
 8006ec2:	2201      	movs	r2, #1
 8006ec4:	4b10      	ldr	r3, [pc, #64]	; (8006f08 <eMBPoll+0xfc>)
 8006ec6:	6828      	ldr	r0, [r5, #0]
 8006ec8:	801a      	strh	r2, [r3, #0]
 8006eca:	783a      	ldrb	r2, [r7, #0]
 8006ecc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006ed0:	7002      	strb	r2, [r0, #0]
                    ucMBFrame[usLength++] = eException;
 8006ed2:	881a      	ldrh	r2, [r3, #0]
 8006ed4:	6828      	ldr	r0, [r5, #0]
 8006ed6:	1c54      	adds	r4, r2, #1
 8006ed8:	801c      	strh	r4, [r3, #0]
                if(eException != MB_EX_NONE && RTU_Device.Dev_config_data.Router_Level== Router_secondary)//Secondary child nodes do not return error frames
 8006eda:	4b12      	ldr	r3, [pc, #72]	; (8006f24 <eMBPoll+0x118>)
                    ucMBFrame[usLength++] = eException;
 8006edc:	5481      	strb	r1, [r0, r2]
                if(eException != MB_EX_NONE && RTU_Device.Dev_config_data.Router_Level== Router_secondary)//Secondary child nodes do not return error frames
 8006ede:	889b      	ldrh	r3, [r3, #4]
 8006ee0:	2b02      	cmp	r3, #2
 8006ee2:	d1c4      	bne.n	8006e6e <eMBPoll+0x62>
 8006ee4:	e79e      	b.n	8006e24 <eMBPoll+0x18>
                if( memcmp((UCHAR*)usRegInputBuf, (UCHAR*)usRegHoldingBuf, 12) !=  0 && ucMBFrame[MB_PDU_FUNC_OFF] == MB_FUNC_WRITE_MULTIPLE_REGISTERS  )
 8006ee6:	682b      	ldr	r3, [r5, #0]
 8006ee8:	781b      	ldrb	r3, [r3, #0]
 8006eea:	2b10      	cmp	r3, #16
 8006eec:	d1c6      	bne.n	8006e7c <eMBPoll+0x70>
 8006eee:	e799      	b.n	8006e24 <eMBPoll+0x18>
        return MB_EILLSTATE;
 8006ef0:	2406      	movs	r4, #6
 8006ef2:	e798      	b.n	8006e26 <eMBPoll+0x1a>
 8006ef4:	20000226 	.word	0x20000226
 8006ef8:	2000055c 	.word	0x2000055c
 8006efc:	2000054e 	.word	0x2000054e
 8006f00:	20000558 	.word	0x20000558
 8006f04:	20000228 	.word	0x20000228
 8006f08:	20000562 	.word	0x20000562
 8006f0c:	20000560 	.word	0x20000560
 8006f10:	20000778 	.word	0x20000778
 8006f14:	20000764 	.word	0x20000764
 8006f18:	20000554 	.word	0x20000554
 8006f1c:	20000559 	.word	0x20000559
 8006f20:	20000550 	.word	0x20000550
 8006f24:	200005a8 	.word	0x200005a8

08006f28 <usMBCRC16>:

USHORT
usMBCRC16( UCHAR * pucFrame, USHORT usLen )
{
    UCHAR           ucCRCHi = 0xFF;
    UCHAR           ucCRCLo = 0xFF;
 8006f28:	23ff      	movs	r3, #255	; 0xff
{
 8006f2a:	b570      	push	{r4, r5, r6, lr}
    UCHAR           ucCRCHi = 0xFF;
 8006f2c:	461c      	mov	r4, r3
    int             iIndex;

    while( usLen-- )
    {
        iIndex = ucCRCLo ^ *( pucFrame++ );
        ucCRCLo = ( UCHAR )( ucCRCHi ^ aucCRCHi[iIndex] );
 8006f2e:	4d07      	ldr	r5, [pc, #28]	; (8006f4c <usMBCRC16+0x24>)
        ucCRCHi = aucCRCLo[iIndex];
 8006f30:	4e07      	ldr	r6, [pc, #28]	; (8006f50 <usMBCRC16+0x28>)
 8006f32:	4401      	add	r1, r0
    while( usLen-- )
 8006f34:	4288      	cmp	r0, r1
 8006f36:	d102      	bne.n	8006f3e <usMBCRC16+0x16>
    }
    return ( USHORT )( ucCRCHi << 8 | ucCRCLo );
}
 8006f38:	ea43 2004 	orr.w	r0, r3, r4, lsl #8
 8006f3c:	bd70      	pop	{r4, r5, r6, pc}
        iIndex = ucCRCLo ^ *( pucFrame++ );
 8006f3e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006f42:	405a      	eors	r2, r3
        ucCRCLo = ( UCHAR )( ucCRCHi ^ aucCRCHi[iIndex] );
 8006f44:	5cab      	ldrb	r3, [r5, r2]
 8006f46:	4063      	eors	r3, r4
        ucCRCHi = aucCRCLo[iIndex];
 8006f48:	5cb4      	ldrb	r4, [r6, r2]
 8006f4a:	e7f3      	b.n	8006f34 <usMBCRC16+0xc>
 8006f4c:	0800894a 	.word	0x0800894a
 8006f50:	08008a4a 	.word	0x08008a4a

08006f54 <eMBRTUInit>:
static volatile USHORT usRcvBufferPos;

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBRTUInit( UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
 8006f54:	b510      	push	{r4, lr}
 8006f56:	4608      	mov	r0, r1
 8006f58:	4614      	mov	r4, r2
 8006f5a:	2201      	movs	r2, #1
 8006f5c:	f382 8810 	msr	PRIMASK, r2

    ( void )ucSlaveAddress;
    ENTER_CRITICAL_SECTION(  );

    /* Modbus RTU uses 8 Databits. */
    if( xMBPortSerialInit( ucPort, ulBaudRate, 8, eParity ) != TRUE )
 8006f60:	2208      	movs	r2, #8
 8006f62:	4621      	mov	r1, r4
 8006f64:	f7ff fd12 	bl	800698c <xMBPortSerialInit>
 8006f68:	2801      	cmp	r0, #1
 8006f6a:	d10c      	bne.n	8006f86 <eMBRTUInit+0x32>
    else
    {
        /* If baudrate > 19200 then we should use the fixed timer values
         * t35 = 1750us. Otherwise t35 must be 3.5 times the character time.
         */
        if( ulBaudRate > 19200 )
 8006f6c:	f5b4 4f96 	cmp.w	r4, #19200	; 0x4b00
             *             = 11 * Ticks_per_1s / Baudrate
             *             = 220000 / Baudrate
             * The reload for t3.5 is 1.5 times this value and similary
             * for t3.5.
             */
            usTimerT35_50us = ( 7UL * 220000UL ) / ( 2UL * ulBaudRate );
 8006f70:	bf9d      	ittte	ls
 8006f72:	4808      	ldrls	r0, [pc, #32]	; (8006f94 <eMBRTUInit+0x40>)
 8006f74:	0064      	lslls	r4, r4, #1
 8006f76:	fbb0 f0f4 	udivls	r0, r0, r4
            usTimerT35_50us = 35;       /* 1800us. */
 8006f7a:	2023      	movhi	r0, #35	; 0x23
        }
        if( xMBPortTimersInit( ( USHORT ) usTimerT35_50us ) != TRUE )
 8006f7c:	b280      	uxth	r0, r0
 8006f7e:	f7ff fd0c 	bl	800699a <xMBPortTimersInit>
 8006f82:	2801      	cmp	r0, #1
 8006f84:	d004      	beq.n	8006f90 <eMBRTUInit+0x3c>
        {
            eStatus = MB_EPORTERR;
 8006f86:	2003      	movs	r0, #3
 8006f88:	2300      	movs	r3, #0
 8006f8a:	f383 8810 	msr	PRIMASK, r3
        }
    }
    EXIT_CRITICAL_SECTION(  );

    return eStatus;
}
 8006f8e:	bd10      	pop	{r4, pc}
    eMBErrorCode    eStatus = MB_ENOERR;
 8006f90:	2000      	movs	r0, #0
 8006f92:	e7f9      	b.n	8006f88 <eMBRTUInit+0x34>
 8006f94:	00177fa0 	.word	0x00177fa0

08006f98 <eMBRTUReceive>:
    EXIT_CRITICAL_SECTION(  );
}

eMBErrorCode
eMBRTUReceive( UCHAR * pucRcvAddress, UCHAR ** pucFrame, USHORT * pusLength )
{
 8006f98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
//    BOOL            xFrameReceived = FALSE;
    eMBErrorCode    eStatus = MB_ENOERR;
    /*pt2018 6 19*/
    usRcvBufferPos=RTU_Device.Rx_Buffer.size;
 8006f9c:	4b16      	ldr	r3, [pc, #88]	; (8006ff8 <eMBRTUReceive+0x60>)
 8006f9e:	4d17      	ldr	r5, [pc, #92]	; (8006ffc <eMBRTUReceive+0x64>)
 8006fa0:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
{
 8006fa4:	4680      	mov	r8, r0
    usRcvBufferPos=RTU_Device.Rx_Buffer.size;
 8006fa6:	802b      	strh	r3, [r5, #0]
{
 8006fa8:	460e      	mov	r6, r1
 8006faa:	4617      	mov	r7, r2
 8006fac:	2301      	movs	r3, #1
 8006fae:	f383 8810 	msr	PRIMASK, r3
    /*******************/
    ENTER_CRITICAL_SECTION(  );
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );
 8006fb2:	882b      	ldrh	r3, [r5, #0]
 8006fb4:	b29b      	uxth	r3, r3
 8006fb6:	2bff      	cmp	r3, #255	; 0xff
 8006fb8:	d905      	bls.n	8006fc6 <eMBRTUReceive+0x2e>
 8006fba:	4b11      	ldr	r3, [pc, #68]	; (8007000 <eMBRTUReceive+0x68>)
 8006fbc:	4a11      	ldr	r2, [pc, #68]	; (8007004 <eMBRTUReceive+0x6c>)
 8006fbe:	21a9      	movs	r1, #169	; 0xa9
 8006fc0:	4811      	ldr	r0, [pc, #68]	; (8007008 <eMBRTUReceive+0x70>)
 8006fc2:	f000 f87d 	bl	80070c0 <__assert_func>

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
 8006fc6:	882b      	ldrh	r3, [r5, #0]
 8006fc8:	b29b      	uxth	r3, r3
 8006fca:	2b03      	cmp	r3, #3
 8006fcc:	d90e      	bls.n	8006fec <eMBRTUReceive+0x54>
        && ( usMBCRC16( ( UCHAR * ) ucRTUBuf, usRcvBufferPos ) == 0 ) )
 8006fce:	8829      	ldrh	r1, [r5, #0]
 8006fd0:	4c0e      	ldr	r4, [pc, #56]	; (800700c <eMBRTUReceive+0x74>)
 8006fd2:	b289      	uxth	r1, r1
 8006fd4:	4620      	mov	r0, r4
 8006fd6:	f7ff ffa7 	bl	8006f28 <usMBCRC16>
 8006fda:	b938      	cbnz	r0, 8006fec <eMBRTUReceive+0x54>
    {
        /* Save the address field. All frames are passed to the upper layed
         * and the decision if a frame is used is done there.
         */
        *pucRcvAddress = ucRTUBuf[MB_SER_PDU_ADDR_OFF];
 8006fdc:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006fe0:	f888 3000 	strb.w	r3, [r8]

        /* Total length of Modbus-PDU is Modbus-Serial-Line-PDU minus
         * size of address field and CRC checksum.
         */
        *pusLength = ( USHORT )( usRcvBufferPos - MB_SER_PDU_PDU_OFF - MB_SER_PDU_SIZE_CRC );
 8006fe4:	882b      	ldrh	r3, [r5, #0]
 8006fe6:	3b03      	subs	r3, #3
 8006fe8:	803b      	strh	r3, [r7, #0]

        /* Return the start of the Modbus PDU to the caller. */
        *pucFrame = ( UCHAR * ) & ucRTUBuf[MB_SER_PDU_PDU_OFF];
 8006fea:	6034      	str	r4, [r6, #0]
 8006fec:	2000      	movs	r0, #0
 8006fee:	f380 8810 	msr	PRIMASK, r0
		
   

    EXIT_CRITICAL_SECTION(  );
    return eStatus;
}
 8006ff2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ff6:	bf00      	nop
 8006ff8:	200005a8 	.word	0x200005a8
 8006ffc:	20000564 	.word	0x20000564
 8007000:	08008b58 	.word	0x08008b58
 8007004:	08008b4a 	.word	0x08008b4a
 8007008:	08008b7d 	.word	0x08008b7d
 800700c:	20000e78 	.word	0x20000e78

08007010 <eMBRTUSend>:

eMBErrorCode
eMBRTUSend( UCHAR ucSlaveAddress, const UCHAR * pucFrame, USHORT usLength )
{
 8007010:	4603      	mov	r3, r0
     * frame on the network. We have to abort sending the frame.
     */
   
        /* First byte before the Modbus-PDU is the slave address. */
        pucSndBufferCur = ( UCHAR * ) pucFrame - 1;
        usSndBufferCount = 1;
 8007012:	2001      	movs	r0, #1
{
 8007014:	b510      	push	{r4, lr}
        usSndBufferCount = 1;
 8007016:	4c12      	ldr	r4, [pc, #72]	; (8007060 <eMBRTUSend+0x50>)
 8007018:	8020      	strh	r0, [r4, #0]

        /* Now copy the Modbus-PDU into the Modbus-Serial-Line-PDU. */
        pucSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
 800701a:	4608      	mov	r0, r1
 800701c:	f800 3d01 	strb.w	r3, [r0, #-1]!
        usSndBufferCount += usLength;
 8007020:	8823      	ldrh	r3, [r4, #0]
 8007022:	441a      	add	r2, r3
 8007024:	b292      	uxth	r2, r2
 8007026:	8022      	strh	r2, [r4, #0]

        /* Calculate CRC16 checksum for Modbus-Serial-Line-PDU. */
			 
			 
        usCRC16 = usMBCRC16( ( UCHAR * ) pucSndBufferCur, usSndBufferCount );
 8007028:	8821      	ldrh	r1, [r4, #0]
 800702a:	b289      	uxth	r1, r1
 800702c:	f7ff ff7c 	bl	8006f28 <usMBCRC16>
 8007030:	4602      	mov	r2, r0
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 & 0xFF );
 8007032:	8823      	ldrh	r3, [r4, #0]
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 >> 8 );
 8007034:	f3c2 2207 	ubfx	r2, r2, #8, #8
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 & 0xFF );
 8007038:	b29b      	uxth	r3, r3
 800703a:	1c59      	adds	r1, r3, #1
 800703c:	b289      	uxth	r1, r1
 800703e:	8021      	strh	r1, [r4, #0]
 8007040:	b2c1      	uxtb	r1, r0
 8007042:	4808      	ldr	r0, [pc, #32]	; (8007064 <eMBRTUSend+0x54>)
 8007044:	54c1      	strb	r1, [r0, r3]
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 >> 8 );
 8007046:	8823      	ldrh	r3, [r4, #0]
 8007048:	b29b      	uxth	r3, r3
 800704a:	1c59      	adds	r1, r3, #1
 800704c:	b289      	uxth	r1, r1
 800704e:	8021      	strh	r1, [r4, #0]
 8007050:	54c2      	strb	r2, [r0, r3]

        
        //vMBPortSerialEnable( FALSE, TRUE );
        modbusTransimt(ucRTUBuf,usSndBufferCount);
 8007052:	8821      	ldrh	r1, [r4, #0]
 8007054:	b2c9      	uxtb	r1, r1
 8007056:	f7fd fb1b 	bl	8004690 <modbusTransimt>
		//vMBPortSerialEnable( TRUE, FALSE );
          
     
   // EXIT_CRITICAL_SECTION(  );
    return eStatus;
}
 800705a:	2000      	movs	r0, #0
 800705c:	bd10      	pop	{r4, pc}
 800705e:	bf00      	nop
 8007060:	20000566 	.word	0x20000566
 8007064:	20000e78 	.word	0x20000e78

08007068 <xMBRTUReceiveFSM>:
 8007068:	2001      	movs	r0, #1
 800706a:	4770      	bx	lr

0800706c <xMBRTUTransmitFSM>:
 800706c:	2001      	movs	r0, #1
 800706e:	4770      	bx	lr

08007070 <xMBRTUTimerT35Expired>:

BOOL
xMBRTUTimerT35Expired( void )
{
	return 1;
}
 8007070:	2001      	movs	r0, #1
 8007072:	4770      	bx	lr

08007074 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8007074:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8007076:	e003      	b.n	8007080 <LoopCopyDataInit>

08007078 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8007078:	4b0b      	ldr	r3, [pc, #44]	; (80070a8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800707a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800707c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800707e:	3104      	adds	r1, #4

08007080 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8007080:	480a      	ldr	r0, [pc, #40]	; (80070ac <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8007082:	4b0b      	ldr	r3, [pc, #44]	; (80070b0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8007084:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8007086:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8007088:	d3f6      	bcc.n	8007078 <CopyDataInit>
  ldr r2, =_sbss
 800708a:	4a0a      	ldr	r2, [pc, #40]	; (80070b4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800708c:	e002      	b.n	8007094 <LoopFillZerobss>

0800708e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800708e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8007090:	f842 3b04 	str.w	r3, [r2], #4

08007094 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8007094:	4b08      	ldr	r3, [pc, #32]	; (80070b8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8007096:	429a      	cmp	r2, r3
  bcc FillZerobss
 8007098:	d3f9      	bcc.n	800708e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800709a:	f7fe fb83 	bl	80057a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800709e:	f000 f83f 	bl	8007120 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80070a2:	f7fd fa2d 	bl	8004500 <main>
  bx lr
 80070a6:	4770      	bx	lr
  ldr r3, =_sidata
 80070a8:	08008c7c 	.word	0x08008c7c
  ldr r0, =_sdata
 80070ac:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80070b0:	2000030c 	.word	0x2000030c
  ldr r2, =_sbss
 80070b4:	20000310 	.word	0x20000310
  ldr r3, = _ebss
 80070b8:	20000f7c 	.word	0x20000f7c

080070bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80070bc:	e7fe      	b.n	80070bc <ADC1_2_IRQHandler>
	...

080070c0 <__assert_func>:
 80070c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80070c2:	461c      	mov	r4, r3
 80070c4:	4b09      	ldr	r3, [pc, #36]	; (80070ec <__assert_func+0x2c>)
 80070c6:	4605      	mov	r5, r0
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	68d8      	ldr	r0, [r3, #12]
 80070cc:	b152      	cbz	r2, 80070e4 <__assert_func+0x24>
 80070ce:	4b08      	ldr	r3, [pc, #32]	; (80070f0 <__assert_func+0x30>)
 80070d0:	e88d 000a 	stmia.w	sp, {r1, r3}
 80070d4:	9202      	str	r2, [sp, #8]
 80070d6:	462b      	mov	r3, r5
 80070d8:	4622      	mov	r2, r4
 80070da:	4906      	ldr	r1, [pc, #24]	; (80070f4 <__assert_func+0x34>)
 80070dc:	f000 f80e 	bl	80070fc <fiprintf>
 80070e0:	f000 fd6a 	bl	8007bb8 <abort>
 80070e4:	4b04      	ldr	r3, [pc, #16]	; (80070f8 <__assert_func+0x38>)
 80070e6:	461a      	mov	r2, r3
 80070e8:	e7f2      	b.n	80070d0 <__assert_func+0x10>
 80070ea:	bf00      	nop
 80070ec:	200002a8 	.word	0x200002a8
 80070f0:	08008b9e 	.word	0x08008b9e
 80070f4:	08008bab 	.word	0x08008bab
 80070f8:	080086a5 	.word	0x080086a5

080070fc <fiprintf>:
 80070fc:	b40e      	push	{r1, r2, r3}
 80070fe:	b503      	push	{r0, r1, lr}
 8007100:	4601      	mov	r1, r0
 8007102:	ab03      	add	r3, sp, #12
 8007104:	4805      	ldr	r0, [pc, #20]	; (800711c <fiprintf+0x20>)
 8007106:	f853 2b04 	ldr.w	r2, [r3], #4
 800710a:	6800      	ldr	r0, [r0, #0]
 800710c:	9301      	str	r3, [sp, #4]
 800710e:	f000 f92f 	bl	8007370 <_vfiprintf_r>
 8007112:	b002      	add	sp, #8
 8007114:	f85d eb04 	ldr.w	lr, [sp], #4
 8007118:	b003      	add	sp, #12
 800711a:	4770      	bx	lr
 800711c:	200002a8 	.word	0x200002a8

08007120 <__libc_init_array>:
 8007120:	b570      	push	{r4, r5, r6, lr}
 8007122:	2500      	movs	r5, #0
 8007124:	4e0c      	ldr	r6, [pc, #48]	; (8007158 <__libc_init_array+0x38>)
 8007126:	4c0d      	ldr	r4, [pc, #52]	; (800715c <__libc_init_array+0x3c>)
 8007128:	1ba4      	subs	r4, r4, r6
 800712a:	10a4      	asrs	r4, r4, #2
 800712c:	42a5      	cmp	r5, r4
 800712e:	d109      	bne.n	8007144 <__libc_init_array+0x24>
 8007130:	f001 f9c4 	bl	80084bc <_init>
 8007134:	2500      	movs	r5, #0
 8007136:	4e0a      	ldr	r6, [pc, #40]	; (8007160 <__libc_init_array+0x40>)
 8007138:	4c0a      	ldr	r4, [pc, #40]	; (8007164 <__libc_init_array+0x44>)
 800713a:	1ba4      	subs	r4, r4, r6
 800713c:	10a4      	asrs	r4, r4, #2
 800713e:	42a5      	cmp	r5, r4
 8007140:	d105      	bne.n	800714e <__libc_init_array+0x2e>
 8007142:	bd70      	pop	{r4, r5, r6, pc}
 8007144:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007148:	4798      	blx	r3
 800714a:	3501      	adds	r5, #1
 800714c:	e7ee      	b.n	800712c <__libc_init_array+0xc>
 800714e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007152:	4798      	blx	r3
 8007154:	3501      	adds	r5, #1
 8007156:	e7f2      	b.n	800713e <__libc_init_array+0x1e>
 8007158:	08008c74 	.word	0x08008c74
 800715c:	08008c74 	.word	0x08008c74
 8007160:	08008c74 	.word	0x08008c74
 8007164:	08008c78 	.word	0x08008c78

08007168 <malloc>:
 8007168:	4b02      	ldr	r3, [pc, #8]	; (8007174 <malloc+0xc>)
 800716a:	4601      	mov	r1, r0
 800716c:	6818      	ldr	r0, [r3, #0]
 800716e:	f000 b879 	b.w	8007264 <_malloc_r>
 8007172:	bf00      	nop
 8007174:	200002a8 	.word	0x200002a8

08007178 <free>:
 8007178:	4b02      	ldr	r3, [pc, #8]	; (8007184 <free+0xc>)
 800717a:	4601      	mov	r1, r0
 800717c:	6818      	ldr	r0, [r3, #0]
 800717e:	f000 b825 	b.w	80071cc <_free_r>
 8007182:	bf00      	nop
 8007184:	200002a8 	.word	0x200002a8

08007188 <memcmp>:
 8007188:	b510      	push	{r4, lr}
 800718a:	3901      	subs	r1, #1
 800718c:	4402      	add	r2, r0
 800718e:	4290      	cmp	r0, r2
 8007190:	d101      	bne.n	8007196 <memcmp+0xe>
 8007192:	2000      	movs	r0, #0
 8007194:	bd10      	pop	{r4, pc}
 8007196:	f810 3b01 	ldrb.w	r3, [r0], #1
 800719a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800719e:	42a3      	cmp	r3, r4
 80071a0:	d0f5      	beq.n	800718e <memcmp+0x6>
 80071a2:	1b18      	subs	r0, r3, r4
 80071a4:	bd10      	pop	{r4, pc}

080071a6 <memcpy>:
 80071a6:	b510      	push	{r4, lr}
 80071a8:	1e43      	subs	r3, r0, #1
 80071aa:	440a      	add	r2, r1
 80071ac:	4291      	cmp	r1, r2
 80071ae:	d100      	bne.n	80071b2 <memcpy+0xc>
 80071b0:	bd10      	pop	{r4, pc}
 80071b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80071b6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80071ba:	e7f7      	b.n	80071ac <memcpy+0x6>

080071bc <memset>:
 80071bc:	4603      	mov	r3, r0
 80071be:	4402      	add	r2, r0
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d100      	bne.n	80071c6 <memset+0xa>
 80071c4:	4770      	bx	lr
 80071c6:	f803 1b01 	strb.w	r1, [r3], #1
 80071ca:	e7f9      	b.n	80071c0 <memset+0x4>

080071cc <_free_r>:
 80071cc:	b538      	push	{r3, r4, r5, lr}
 80071ce:	4605      	mov	r5, r0
 80071d0:	2900      	cmp	r1, #0
 80071d2:	d043      	beq.n	800725c <_free_r+0x90>
 80071d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80071d8:	1f0c      	subs	r4, r1, #4
 80071da:	2b00      	cmp	r3, #0
 80071dc:	bfb8      	it	lt
 80071de:	18e4      	addlt	r4, r4, r3
 80071e0:	f000 fefa 	bl	8007fd8 <__malloc_lock>
 80071e4:	4a1e      	ldr	r2, [pc, #120]	; (8007260 <_free_r+0x94>)
 80071e6:	6813      	ldr	r3, [r2, #0]
 80071e8:	4610      	mov	r0, r2
 80071ea:	b933      	cbnz	r3, 80071fa <_free_r+0x2e>
 80071ec:	6063      	str	r3, [r4, #4]
 80071ee:	6014      	str	r4, [r2, #0]
 80071f0:	4628      	mov	r0, r5
 80071f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80071f6:	f000 bef0 	b.w	8007fda <__malloc_unlock>
 80071fa:	42a3      	cmp	r3, r4
 80071fc:	d90b      	bls.n	8007216 <_free_r+0x4a>
 80071fe:	6821      	ldr	r1, [r4, #0]
 8007200:	1862      	adds	r2, r4, r1
 8007202:	4293      	cmp	r3, r2
 8007204:	bf01      	itttt	eq
 8007206:	681a      	ldreq	r2, [r3, #0]
 8007208:	685b      	ldreq	r3, [r3, #4]
 800720a:	1852      	addeq	r2, r2, r1
 800720c:	6022      	streq	r2, [r4, #0]
 800720e:	6063      	str	r3, [r4, #4]
 8007210:	6004      	str	r4, [r0, #0]
 8007212:	e7ed      	b.n	80071f0 <_free_r+0x24>
 8007214:	4613      	mov	r3, r2
 8007216:	685a      	ldr	r2, [r3, #4]
 8007218:	b10a      	cbz	r2, 800721e <_free_r+0x52>
 800721a:	42a2      	cmp	r2, r4
 800721c:	d9fa      	bls.n	8007214 <_free_r+0x48>
 800721e:	6819      	ldr	r1, [r3, #0]
 8007220:	1858      	adds	r0, r3, r1
 8007222:	42a0      	cmp	r0, r4
 8007224:	d10b      	bne.n	800723e <_free_r+0x72>
 8007226:	6820      	ldr	r0, [r4, #0]
 8007228:	4401      	add	r1, r0
 800722a:	1858      	adds	r0, r3, r1
 800722c:	4282      	cmp	r2, r0
 800722e:	6019      	str	r1, [r3, #0]
 8007230:	d1de      	bne.n	80071f0 <_free_r+0x24>
 8007232:	6810      	ldr	r0, [r2, #0]
 8007234:	6852      	ldr	r2, [r2, #4]
 8007236:	4401      	add	r1, r0
 8007238:	6019      	str	r1, [r3, #0]
 800723a:	605a      	str	r2, [r3, #4]
 800723c:	e7d8      	b.n	80071f0 <_free_r+0x24>
 800723e:	d902      	bls.n	8007246 <_free_r+0x7a>
 8007240:	230c      	movs	r3, #12
 8007242:	602b      	str	r3, [r5, #0]
 8007244:	e7d4      	b.n	80071f0 <_free_r+0x24>
 8007246:	6820      	ldr	r0, [r4, #0]
 8007248:	1821      	adds	r1, r4, r0
 800724a:	428a      	cmp	r2, r1
 800724c:	bf01      	itttt	eq
 800724e:	6811      	ldreq	r1, [r2, #0]
 8007250:	6852      	ldreq	r2, [r2, #4]
 8007252:	1809      	addeq	r1, r1, r0
 8007254:	6021      	streq	r1, [r4, #0]
 8007256:	6062      	str	r2, [r4, #4]
 8007258:	605c      	str	r4, [r3, #4]
 800725a:	e7c9      	b.n	80071f0 <_free_r+0x24>
 800725c:	bd38      	pop	{r3, r4, r5, pc}
 800725e:	bf00      	nop
 8007260:	20000568 	.word	0x20000568

08007264 <_malloc_r>:
 8007264:	b570      	push	{r4, r5, r6, lr}
 8007266:	1ccd      	adds	r5, r1, #3
 8007268:	f025 0503 	bic.w	r5, r5, #3
 800726c:	3508      	adds	r5, #8
 800726e:	2d0c      	cmp	r5, #12
 8007270:	bf38      	it	cc
 8007272:	250c      	movcc	r5, #12
 8007274:	2d00      	cmp	r5, #0
 8007276:	4606      	mov	r6, r0
 8007278:	db01      	blt.n	800727e <_malloc_r+0x1a>
 800727a:	42a9      	cmp	r1, r5
 800727c:	d903      	bls.n	8007286 <_malloc_r+0x22>
 800727e:	230c      	movs	r3, #12
 8007280:	6033      	str	r3, [r6, #0]
 8007282:	2000      	movs	r0, #0
 8007284:	bd70      	pop	{r4, r5, r6, pc}
 8007286:	f000 fea7 	bl	8007fd8 <__malloc_lock>
 800728a:	4a23      	ldr	r2, [pc, #140]	; (8007318 <_malloc_r+0xb4>)
 800728c:	6814      	ldr	r4, [r2, #0]
 800728e:	4621      	mov	r1, r4
 8007290:	b991      	cbnz	r1, 80072b8 <_malloc_r+0x54>
 8007292:	4c22      	ldr	r4, [pc, #136]	; (800731c <_malloc_r+0xb8>)
 8007294:	6823      	ldr	r3, [r4, #0]
 8007296:	b91b      	cbnz	r3, 80072a0 <_malloc_r+0x3c>
 8007298:	4630      	mov	r0, r6
 800729a:	f000 fb91 	bl	80079c0 <_sbrk_r>
 800729e:	6020      	str	r0, [r4, #0]
 80072a0:	4629      	mov	r1, r5
 80072a2:	4630      	mov	r0, r6
 80072a4:	f000 fb8c 	bl	80079c0 <_sbrk_r>
 80072a8:	1c43      	adds	r3, r0, #1
 80072aa:	d126      	bne.n	80072fa <_malloc_r+0x96>
 80072ac:	230c      	movs	r3, #12
 80072ae:	4630      	mov	r0, r6
 80072b0:	6033      	str	r3, [r6, #0]
 80072b2:	f000 fe92 	bl	8007fda <__malloc_unlock>
 80072b6:	e7e4      	b.n	8007282 <_malloc_r+0x1e>
 80072b8:	680b      	ldr	r3, [r1, #0]
 80072ba:	1b5b      	subs	r3, r3, r5
 80072bc:	d41a      	bmi.n	80072f4 <_malloc_r+0x90>
 80072be:	2b0b      	cmp	r3, #11
 80072c0:	d90f      	bls.n	80072e2 <_malloc_r+0x7e>
 80072c2:	600b      	str	r3, [r1, #0]
 80072c4:	18cc      	adds	r4, r1, r3
 80072c6:	50cd      	str	r5, [r1, r3]
 80072c8:	4630      	mov	r0, r6
 80072ca:	f000 fe86 	bl	8007fda <__malloc_unlock>
 80072ce:	f104 000b 	add.w	r0, r4, #11
 80072d2:	1d23      	adds	r3, r4, #4
 80072d4:	f020 0007 	bic.w	r0, r0, #7
 80072d8:	1ac3      	subs	r3, r0, r3
 80072da:	d01b      	beq.n	8007314 <_malloc_r+0xb0>
 80072dc:	425a      	negs	r2, r3
 80072de:	50e2      	str	r2, [r4, r3]
 80072e0:	bd70      	pop	{r4, r5, r6, pc}
 80072e2:	428c      	cmp	r4, r1
 80072e4:	bf0b      	itete	eq
 80072e6:	6863      	ldreq	r3, [r4, #4]
 80072e8:	684b      	ldrne	r3, [r1, #4]
 80072ea:	6013      	streq	r3, [r2, #0]
 80072ec:	6063      	strne	r3, [r4, #4]
 80072ee:	bf18      	it	ne
 80072f0:	460c      	movne	r4, r1
 80072f2:	e7e9      	b.n	80072c8 <_malloc_r+0x64>
 80072f4:	460c      	mov	r4, r1
 80072f6:	6849      	ldr	r1, [r1, #4]
 80072f8:	e7ca      	b.n	8007290 <_malloc_r+0x2c>
 80072fa:	1cc4      	adds	r4, r0, #3
 80072fc:	f024 0403 	bic.w	r4, r4, #3
 8007300:	42a0      	cmp	r0, r4
 8007302:	d005      	beq.n	8007310 <_malloc_r+0xac>
 8007304:	1a21      	subs	r1, r4, r0
 8007306:	4630      	mov	r0, r6
 8007308:	f000 fb5a 	bl	80079c0 <_sbrk_r>
 800730c:	3001      	adds	r0, #1
 800730e:	d0cd      	beq.n	80072ac <_malloc_r+0x48>
 8007310:	6025      	str	r5, [r4, #0]
 8007312:	e7d9      	b.n	80072c8 <_malloc_r+0x64>
 8007314:	bd70      	pop	{r4, r5, r6, pc}
 8007316:	bf00      	nop
 8007318:	20000568 	.word	0x20000568
 800731c:	2000056c 	.word	0x2000056c

08007320 <__sfputc_r>:
 8007320:	6893      	ldr	r3, [r2, #8]
 8007322:	b410      	push	{r4}
 8007324:	3b01      	subs	r3, #1
 8007326:	2b00      	cmp	r3, #0
 8007328:	6093      	str	r3, [r2, #8]
 800732a:	da08      	bge.n	800733e <__sfputc_r+0x1e>
 800732c:	6994      	ldr	r4, [r2, #24]
 800732e:	42a3      	cmp	r3, r4
 8007330:	db02      	blt.n	8007338 <__sfputc_r+0x18>
 8007332:	b2cb      	uxtb	r3, r1
 8007334:	2b0a      	cmp	r3, #10
 8007336:	d102      	bne.n	800733e <__sfputc_r+0x1e>
 8007338:	bc10      	pop	{r4}
 800733a:	f000 bb7d 	b.w	8007a38 <__swbuf_r>
 800733e:	6813      	ldr	r3, [r2, #0]
 8007340:	1c58      	adds	r0, r3, #1
 8007342:	6010      	str	r0, [r2, #0]
 8007344:	7019      	strb	r1, [r3, #0]
 8007346:	b2c8      	uxtb	r0, r1
 8007348:	bc10      	pop	{r4}
 800734a:	4770      	bx	lr

0800734c <__sfputs_r>:
 800734c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800734e:	4606      	mov	r6, r0
 8007350:	460f      	mov	r7, r1
 8007352:	4614      	mov	r4, r2
 8007354:	18d5      	adds	r5, r2, r3
 8007356:	42ac      	cmp	r4, r5
 8007358:	d101      	bne.n	800735e <__sfputs_r+0x12>
 800735a:	2000      	movs	r0, #0
 800735c:	e007      	b.n	800736e <__sfputs_r+0x22>
 800735e:	463a      	mov	r2, r7
 8007360:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007364:	4630      	mov	r0, r6
 8007366:	f7ff ffdb 	bl	8007320 <__sfputc_r>
 800736a:	1c43      	adds	r3, r0, #1
 800736c:	d1f3      	bne.n	8007356 <__sfputs_r+0xa>
 800736e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007370 <_vfiprintf_r>:
 8007370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007374:	b09d      	sub	sp, #116	; 0x74
 8007376:	460c      	mov	r4, r1
 8007378:	4617      	mov	r7, r2
 800737a:	9303      	str	r3, [sp, #12]
 800737c:	4606      	mov	r6, r0
 800737e:	b118      	cbz	r0, 8007388 <_vfiprintf_r+0x18>
 8007380:	6983      	ldr	r3, [r0, #24]
 8007382:	b90b      	cbnz	r3, 8007388 <_vfiprintf_r+0x18>
 8007384:	f000 fd12 	bl	8007dac <__sinit>
 8007388:	4b7c      	ldr	r3, [pc, #496]	; (800757c <_vfiprintf_r+0x20c>)
 800738a:	429c      	cmp	r4, r3
 800738c:	d157      	bne.n	800743e <_vfiprintf_r+0xce>
 800738e:	6874      	ldr	r4, [r6, #4]
 8007390:	89a3      	ldrh	r3, [r4, #12]
 8007392:	0718      	lsls	r0, r3, #28
 8007394:	d55d      	bpl.n	8007452 <_vfiprintf_r+0xe2>
 8007396:	6923      	ldr	r3, [r4, #16]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d05a      	beq.n	8007452 <_vfiprintf_r+0xe2>
 800739c:	2300      	movs	r3, #0
 800739e:	9309      	str	r3, [sp, #36]	; 0x24
 80073a0:	2320      	movs	r3, #32
 80073a2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80073a6:	2330      	movs	r3, #48	; 0x30
 80073a8:	f04f 0b01 	mov.w	fp, #1
 80073ac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80073b0:	46b8      	mov	r8, r7
 80073b2:	4645      	mov	r5, r8
 80073b4:	f815 3b01 	ldrb.w	r3, [r5], #1
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d155      	bne.n	8007468 <_vfiprintf_r+0xf8>
 80073bc:	ebb8 0a07 	subs.w	sl, r8, r7
 80073c0:	d00b      	beq.n	80073da <_vfiprintf_r+0x6a>
 80073c2:	4653      	mov	r3, sl
 80073c4:	463a      	mov	r2, r7
 80073c6:	4621      	mov	r1, r4
 80073c8:	4630      	mov	r0, r6
 80073ca:	f7ff ffbf 	bl	800734c <__sfputs_r>
 80073ce:	3001      	adds	r0, #1
 80073d0:	f000 80c4 	beq.w	800755c <_vfiprintf_r+0x1ec>
 80073d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073d6:	4453      	add	r3, sl
 80073d8:	9309      	str	r3, [sp, #36]	; 0x24
 80073da:	f898 3000 	ldrb.w	r3, [r8]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	f000 80bc 	beq.w	800755c <_vfiprintf_r+0x1ec>
 80073e4:	2300      	movs	r3, #0
 80073e6:	f04f 32ff 	mov.w	r2, #4294967295
 80073ea:	9304      	str	r3, [sp, #16]
 80073ec:	9307      	str	r3, [sp, #28]
 80073ee:	9205      	str	r2, [sp, #20]
 80073f0:	9306      	str	r3, [sp, #24]
 80073f2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80073f6:	931a      	str	r3, [sp, #104]	; 0x68
 80073f8:	2205      	movs	r2, #5
 80073fa:	7829      	ldrb	r1, [r5, #0]
 80073fc:	4860      	ldr	r0, [pc, #384]	; (8007580 <_vfiprintf_r+0x210>)
 80073fe:	f000 fdc3 	bl	8007f88 <memchr>
 8007402:	f105 0801 	add.w	r8, r5, #1
 8007406:	9b04      	ldr	r3, [sp, #16]
 8007408:	2800      	cmp	r0, #0
 800740a:	d131      	bne.n	8007470 <_vfiprintf_r+0x100>
 800740c:	06d9      	lsls	r1, r3, #27
 800740e:	bf44      	itt	mi
 8007410:	2220      	movmi	r2, #32
 8007412:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007416:	071a      	lsls	r2, r3, #28
 8007418:	bf44      	itt	mi
 800741a:	222b      	movmi	r2, #43	; 0x2b
 800741c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007420:	782a      	ldrb	r2, [r5, #0]
 8007422:	2a2a      	cmp	r2, #42	; 0x2a
 8007424:	d02c      	beq.n	8007480 <_vfiprintf_r+0x110>
 8007426:	2100      	movs	r1, #0
 8007428:	200a      	movs	r0, #10
 800742a:	9a07      	ldr	r2, [sp, #28]
 800742c:	46a8      	mov	r8, r5
 800742e:	f898 3000 	ldrb.w	r3, [r8]
 8007432:	3501      	adds	r5, #1
 8007434:	3b30      	subs	r3, #48	; 0x30
 8007436:	2b09      	cmp	r3, #9
 8007438:	d96d      	bls.n	8007516 <_vfiprintf_r+0x1a6>
 800743a:	b371      	cbz	r1, 800749a <_vfiprintf_r+0x12a>
 800743c:	e026      	b.n	800748c <_vfiprintf_r+0x11c>
 800743e:	4b51      	ldr	r3, [pc, #324]	; (8007584 <_vfiprintf_r+0x214>)
 8007440:	429c      	cmp	r4, r3
 8007442:	d101      	bne.n	8007448 <_vfiprintf_r+0xd8>
 8007444:	68b4      	ldr	r4, [r6, #8]
 8007446:	e7a3      	b.n	8007390 <_vfiprintf_r+0x20>
 8007448:	4b4f      	ldr	r3, [pc, #316]	; (8007588 <_vfiprintf_r+0x218>)
 800744a:	429c      	cmp	r4, r3
 800744c:	bf08      	it	eq
 800744e:	68f4      	ldreq	r4, [r6, #12]
 8007450:	e79e      	b.n	8007390 <_vfiprintf_r+0x20>
 8007452:	4621      	mov	r1, r4
 8007454:	4630      	mov	r0, r6
 8007456:	f000 fb41 	bl	8007adc <__swsetup_r>
 800745a:	2800      	cmp	r0, #0
 800745c:	d09e      	beq.n	800739c <_vfiprintf_r+0x2c>
 800745e:	f04f 30ff 	mov.w	r0, #4294967295
 8007462:	b01d      	add	sp, #116	; 0x74
 8007464:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007468:	2b25      	cmp	r3, #37	; 0x25
 800746a:	d0a7      	beq.n	80073bc <_vfiprintf_r+0x4c>
 800746c:	46a8      	mov	r8, r5
 800746e:	e7a0      	b.n	80073b2 <_vfiprintf_r+0x42>
 8007470:	4a43      	ldr	r2, [pc, #268]	; (8007580 <_vfiprintf_r+0x210>)
 8007472:	4645      	mov	r5, r8
 8007474:	1a80      	subs	r0, r0, r2
 8007476:	fa0b f000 	lsl.w	r0, fp, r0
 800747a:	4318      	orrs	r0, r3
 800747c:	9004      	str	r0, [sp, #16]
 800747e:	e7bb      	b.n	80073f8 <_vfiprintf_r+0x88>
 8007480:	9a03      	ldr	r2, [sp, #12]
 8007482:	1d11      	adds	r1, r2, #4
 8007484:	6812      	ldr	r2, [r2, #0]
 8007486:	9103      	str	r1, [sp, #12]
 8007488:	2a00      	cmp	r2, #0
 800748a:	db01      	blt.n	8007490 <_vfiprintf_r+0x120>
 800748c:	9207      	str	r2, [sp, #28]
 800748e:	e004      	b.n	800749a <_vfiprintf_r+0x12a>
 8007490:	4252      	negs	r2, r2
 8007492:	f043 0302 	orr.w	r3, r3, #2
 8007496:	9207      	str	r2, [sp, #28]
 8007498:	9304      	str	r3, [sp, #16]
 800749a:	f898 3000 	ldrb.w	r3, [r8]
 800749e:	2b2e      	cmp	r3, #46	; 0x2e
 80074a0:	d110      	bne.n	80074c4 <_vfiprintf_r+0x154>
 80074a2:	f898 3001 	ldrb.w	r3, [r8, #1]
 80074a6:	f108 0101 	add.w	r1, r8, #1
 80074aa:	2b2a      	cmp	r3, #42	; 0x2a
 80074ac:	d137      	bne.n	800751e <_vfiprintf_r+0x1ae>
 80074ae:	9b03      	ldr	r3, [sp, #12]
 80074b0:	f108 0802 	add.w	r8, r8, #2
 80074b4:	1d1a      	adds	r2, r3, #4
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	9203      	str	r2, [sp, #12]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	bfb8      	it	lt
 80074be:	f04f 33ff 	movlt.w	r3, #4294967295
 80074c2:	9305      	str	r3, [sp, #20]
 80074c4:	4d31      	ldr	r5, [pc, #196]	; (800758c <_vfiprintf_r+0x21c>)
 80074c6:	2203      	movs	r2, #3
 80074c8:	f898 1000 	ldrb.w	r1, [r8]
 80074cc:	4628      	mov	r0, r5
 80074ce:	f000 fd5b 	bl	8007f88 <memchr>
 80074d2:	b140      	cbz	r0, 80074e6 <_vfiprintf_r+0x176>
 80074d4:	2340      	movs	r3, #64	; 0x40
 80074d6:	1b40      	subs	r0, r0, r5
 80074d8:	fa03 f000 	lsl.w	r0, r3, r0
 80074dc:	9b04      	ldr	r3, [sp, #16]
 80074de:	f108 0801 	add.w	r8, r8, #1
 80074e2:	4303      	orrs	r3, r0
 80074e4:	9304      	str	r3, [sp, #16]
 80074e6:	f898 1000 	ldrb.w	r1, [r8]
 80074ea:	2206      	movs	r2, #6
 80074ec:	4828      	ldr	r0, [pc, #160]	; (8007590 <_vfiprintf_r+0x220>)
 80074ee:	f108 0701 	add.w	r7, r8, #1
 80074f2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80074f6:	f000 fd47 	bl	8007f88 <memchr>
 80074fa:	2800      	cmp	r0, #0
 80074fc:	d034      	beq.n	8007568 <_vfiprintf_r+0x1f8>
 80074fe:	4b25      	ldr	r3, [pc, #148]	; (8007594 <_vfiprintf_r+0x224>)
 8007500:	bb03      	cbnz	r3, 8007544 <_vfiprintf_r+0x1d4>
 8007502:	9b03      	ldr	r3, [sp, #12]
 8007504:	3307      	adds	r3, #7
 8007506:	f023 0307 	bic.w	r3, r3, #7
 800750a:	3308      	adds	r3, #8
 800750c:	9303      	str	r3, [sp, #12]
 800750e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007510:	444b      	add	r3, r9
 8007512:	9309      	str	r3, [sp, #36]	; 0x24
 8007514:	e74c      	b.n	80073b0 <_vfiprintf_r+0x40>
 8007516:	fb00 3202 	mla	r2, r0, r2, r3
 800751a:	2101      	movs	r1, #1
 800751c:	e786      	b.n	800742c <_vfiprintf_r+0xbc>
 800751e:	2300      	movs	r3, #0
 8007520:	250a      	movs	r5, #10
 8007522:	4618      	mov	r0, r3
 8007524:	9305      	str	r3, [sp, #20]
 8007526:	4688      	mov	r8, r1
 8007528:	f898 2000 	ldrb.w	r2, [r8]
 800752c:	3101      	adds	r1, #1
 800752e:	3a30      	subs	r2, #48	; 0x30
 8007530:	2a09      	cmp	r2, #9
 8007532:	d903      	bls.n	800753c <_vfiprintf_r+0x1cc>
 8007534:	2b00      	cmp	r3, #0
 8007536:	d0c5      	beq.n	80074c4 <_vfiprintf_r+0x154>
 8007538:	9005      	str	r0, [sp, #20]
 800753a:	e7c3      	b.n	80074c4 <_vfiprintf_r+0x154>
 800753c:	fb05 2000 	mla	r0, r5, r0, r2
 8007540:	2301      	movs	r3, #1
 8007542:	e7f0      	b.n	8007526 <_vfiprintf_r+0x1b6>
 8007544:	ab03      	add	r3, sp, #12
 8007546:	9300      	str	r3, [sp, #0]
 8007548:	4622      	mov	r2, r4
 800754a:	4b13      	ldr	r3, [pc, #76]	; (8007598 <_vfiprintf_r+0x228>)
 800754c:	a904      	add	r1, sp, #16
 800754e:	4630      	mov	r0, r6
 8007550:	f3af 8000 	nop.w
 8007554:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007558:	4681      	mov	r9, r0
 800755a:	d1d8      	bne.n	800750e <_vfiprintf_r+0x19e>
 800755c:	89a3      	ldrh	r3, [r4, #12]
 800755e:	065b      	lsls	r3, r3, #25
 8007560:	f53f af7d 	bmi.w	800745e <_vfiprintf_r+0xee>
 8007564:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007566:	e77c      	b.n	8007462 <_vfiprintf_r+0xf2>
 8007568:	ab03      	add	r3, sp, #12
 800756a:	9300      	str	r3, [sp, #0]
 800756c:	4622      	mov	r2, r4
 800756e:	4b0a      	ldr	r3, [pc, #40]	; (8007598 <_vfiprintf_r+0x228>)
 8007570:	a904      	add	r1, sp, #16
 8007572:	4630      	mov	r0, r6
 8007574:	f000 f88a 	bl	800768c <_printf_i>
 8007578:	e7ec      	b.n	8007554 <_vfiprintf_r+0x1e4>
 800757a:	bf00      	nop
 800757c:	08008c34 	.word	0x08008c34
 8007580:	08008be0 	.word	0x08008be0
 8007584:	08008c54 	.word	0x08008c54
 8007588:	08008c14 	.word	0x08008c14
 800758c:	08008be6 	.word	0x08008be6
 8007590:	08008bea 	.word	0x08008bea
 8007594:	00000000 	.word	0x00000000
 8007598:	0800734d 	.word	0x0800734d

0800759c <_printf_common>:
 800759c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075a0:	4691      	mov	r9, r2
 80075a2:	461f      	mov	r7, r3
 80075a4:	688a      	ldr	r2, [r1, #8]
 80075a6:	690b      	ldr	r3, [r1, #16]
 80075a8:	4606      	mov	r6, r0
 80075aa:	4293      	cmp	r3, r2
 80075ac:	bfb8      	it	lt
 80075ae:	4613      	movlt	r3, r2
 80075b0:	f8c9 3000 	str.w	r3, [r9]
 80075b4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80075b8:	460c      	mov	r4, r1
 80075ba:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80075be:	b112      	cbz	r2, 80075c6 <_printf_common+0x2a>
 80075c0:	3301      	adds	r3, #1
 80075c2:	f8c9 3000 	str.w	r3, [r9]
 80075c6:	6823      	ldr	r3, [r4, #0]
 80075c8:	0699      	lsls	r1, r3, #26
 80075ca:	bf42      	ittt	mi
 80075cc:	f8d9 3000 	ldrmi.w	r3, [r9]
 80075d0:	3302      	addmi	r3, #2
 80075d2:	f8c9 3000 	strmi.w	r3, [r9]
 80075d6:	6825      	ldr	r5, [r4, #0]
 80075d8:	f015 0506 	ands.w	r5, r5, #6
 80075dc:	d107      	bne.n	80075ee <_printf_common+0x52>
 80075de:	f104 0a19 	add.w	sl, r4, #25
 80075e2:	68e3      	ldr	r3, [r4, #12]
 80075e4:	f8d9 2000 	ldr.w	r2, [r9]
 80075e8:	1a9b      	subs	r3, r3, r2
 80075ea:	429d      	cmp	r5, r3
 80075ec:	db2a      	blt.n	8007644 <_printf_common+0xa8>
 80075ee:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80075f2:	6822      	ldr	r2, [r4, #0]
 80075f4:	3300      	adds	r3, #0
 80075f6:	bf18      	it	ne
 80075f8:	2301      	movne	r3, #1
 80075fa:	0692      	lsls	r2, r2, #26
 80075fc:	d42f      	bmi.n	800765e <_printf_common+0xc2>
 80075fe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007602:	4639      	mov	r1, r7
 8007604:	4630      	mov	r0, r6
 8007606:	47c0      	blx	r8
 8007608:	3001      	adds	r0, #1
 800760a:	d022      	beq.n	8007652 <_printf_common+0xb6>
 800760c:	6823      	ldr	r3, [r4, #0]
 800760e:	68e5      	ldr	r5, [r4, #12]
 8007610:	f003 0306 	and.w	r3, r3, #6
 8007614:	2b04      	cmp	r3, #4
 8007616:	bf18      	it	ne
 8007618:	2500      	movne	r5, #0
 800761a:	f8d9 2000 	ldr.w	r2, [r9]
 800761e:	f04f 0900 	mov.w	r9, #0
 8007622:	bf08      	it	eq
 8007624:	1aad      	subeq	r5, r5, r2
 8007626:	68a3      	ldr	r3, [r4, #8]
 8007628:	6922      	ldr	r2, [r4, #16]
 800762a:	bf08      	it	eq
 800762c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007630:	4293      	cmp	r3, r2
 8007632:	bfc4      	itt	gt
 8007634:	1a9b      	subgt	r3, r3, r2
 8007636:	18ed      	addgt	r5, r5, r3
 8007638:	341a      	adds	r4, #26
 800763a:	454d      	cmp	r5, r9
 800763c:	d11b      	bne.n	8007676 <_printf_common+0xda>
 800763e:	2000      	movs	r0, #0
 8007640:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007644:	2301      	movs	r3, #1
 8007646:	4652      	mov	r2, sl
 8007648:	4639      	mov	r1, r7
 800764a:	4630      	mov	r0, r6
 800764c:	47c0      	blx	r8
 800764e:	3001      	adds	r0, #1
 8007650:	d103      	bne.n	800765a <_printf_common+0xbe>
 8007652:	f04f 30ff 	mov.w	r0, #4294967295
 8007656:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800765a:	3501      	adds	r5, #1
 800765c:	e7c1      	b.n	80075e2 <_printf_common+0x46>
 800765e:	2030      	movs	r0, #48	; 0x30
 8007660:	18e1      	adds	r1, r4, r3
 8007662:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007666:	1c5a      	adds	r2, r3, #1
 8007668:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800766c:	4422      	add	r2, r4
 800766e:	3302      	adds	r3, #2
 8007670:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007674:	e7c3      	b.n	80075fe <_printf_common+0x62>
 8007676:	2301      	movs	r3, #1
 8007678:	4622      	mov	r2, r4
 800767a:	4639      	mov	r1, r7
 800767c:	4630      	mov	r0, r6
 800767e:	47c0      	blx	r8
 8007680:	3001      	adds	r0, #1
 8007682:	d0e6      	beq.n	8007652 <_printf_common+0xb6>
 8007684:	f109 0901 	add.w	r9, r9, #1
 8007688:	e7d7      	b.n	800763a <_printf_common+0x9e>
	...

0800768c <_printf_i>:
 800768c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007690:	4617      	mov	r7, r2
 8007692:	7e0a      	ldrb	r2, [r1, #24]
 8007694:	b085      	sub	sp, #20
 8007696:	2a6e      	cmp	r2, #110	; 0x6e
 8007698:	4698      	mov	r8, r3
 800769a:	4606      	mov	r6, r0
 800769c:	460c      	mov	r4, r1
 800769e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80076a0:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80076a4:	f000 80bc 	beq.w	8007820 <_printf_i+0x194>
 80076a8:	d81a      	bhi.n	80076e0 <_printf_i+0x54>
 80076aa:	2a63      	cmp	r2, #99	; 0x63
 80076ac:	d02e      	beq.n	800770c <_printf_i+0x80>
 80076ae:	d80a      	bhi.n	80076c6 <_printf_i+0x3a>
 80076b0:	2a00      	cmp	r2, #0
 80076b2:	f000 80c8 	beq.w	8007846 <_printf_i+0x1ba>
 80076b6:	2a58      	cmp	r2, #88	; 0x58
 80076b8:	f000 808a 	beq.w	80077d0 <_printf_i+0x144>
 80076bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80076c0:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 80076c4:	e02a      	b.n	800771c <_printf_i+0x90>
 80076c6:	2a64      	cmp	r2, #100	; 0x64
 80076c8:	d001      	beq.n	80076ce <_printf_i+0x42>
 80076ca:	2a69      	cmp	r2, #105	; 0x69
 80076cc:	d1f6      	bne.n	80076bc <_printf_i+0x30>
 80076ce:	6821      	ldr	r1, [r4, #0]
 80076d0:	681a      	ldr	r2, [r3, #0]
 80076d2:	f011 0f80 	tst.w	r1, #128	; 0x80
 80076d6:	d023      	beq.n	8007720 <_printf_i+0x94>
 80076d8:	1d11      	adds	r1, r2, #4
 80076da:	6019      	str	r1, [r3, #0]
 80076dc:	6813      	ldr	r3, [r2, #0]
 80076de:	e027      	b.n	8007730 <_printf_i+0xa4>
 80076e0:	2a73      	cmp	r2, #115	; 0x73
 80076e2:	f000 80b4 	beq.w	800784e <_printf_i+0x1c2>
 80076e6:	d808      	bhi.n	80076fa <_printf_i+0x6e>
 80076e8:	2a6f      	cmp	r2, #111	; 0x6f
 80076ea:	d02a      	beq.n	8007742 <_printf_i+0xb6>
 80076ec:	2a70      	cmp	r2, #112	; 0x70
 80076ee:	d1e5      	bne.n	80076bc <_printf_i+0x30>
 80076f0:	680a      	ldr	r2, [r1, #0]
 80076f2:	f042 0220 	orr.w	r2, r2, #32
 80076f6:	600a      	str	r2, [r1, #0]
 80076f8:	e003      	b.n	8007702 <_printf_i+0x76>
 80076fa:	2a75      	cmp	r2, #117	; 0x75
 80076fc:	d021      	beq.n	8007742 <_printf_i+0xb6>
 80076fe:	2a78      	cmp	r2, #120	; 0x78
 8007700:	d1dc      	bne.n	80076bc <_printf_i+0x30>
 8007702:	2278      	movs	r2, #120	; 0x78
 8007704:	496f      	ldr	r1, [pc, #444]	; (80078c4 <_printf_i+0x238>)
 8007706:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800770a:	e064      	b.n	80077d6 <_printf_i+0x14a>
 800770c:	681a      	ldr	r2, [r3, #0]
 800770e:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8007712:	1d11      	adds	r1, r2, #4
 8007714:	6019      	str	r1, [r3, #0]
 8007716:	6813      	ldr	r3, [r2, #0]
 8007718:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800771c:	2301      	movs	r3, #1
 800771e:	e0a3      	b.n	8007868 <_printf_i+0x1dc>
 8007720:	f011 0f40 	tst.w	r1, #64	; 0x40
 8007724:	f102 0104 	add.w	r1, r2, #4
 8007728:	6019      	str	r1, [r3, #0]
 800772a:	d0d7      	beq.n	80076dc <_printf_i+0x50>
 800772c:	f9b2 3000 	ldrsh.w	r3, [r2]
 8007730:	2b00      	cmp	r3, #0
 8007732:	da03      	bge.n	800773c <_printf_i+0xb0>
 8007734:	222d      	movs	r2, #45	; 0x2d
 8007736:	425b      	negs	r3, r3
 8007738:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800773c:	4962      	ldr	r1, [pc, #392]	; (80078c8 <_printf_i+0x23c>)
 800773e:	220a      	movs	r2, #10
 8007740:	e017      	b.n	8007772 <_printf_i+0xe6>
 8007742:	6820      	ldr	r0, [r4, #0]
 8007744:	6819      	ldr	r1, [r3, #0]
 8007746:	f010 0f80 	tst.w	r0, #128	; 0x80
 800774a:	d003      	beq.n	8007754 <_printf_i+0xc8>
 800774c:	1d08      	adds	r0, r1, #4
 800774e:	6018      	str	r0, [r3, #0]
 8007750:	680b      	ldr	r3, [r1, #0]
 8007752:	e006      	b.n	8007762 <_printf_i+0xd6>
 8007754:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007758:	f101 0004 	add.w	r0, r1, #4
 800775c:	6018      	str	r0, [r3, #0]
 800775e:	d0f7      	beq.n	8007750 <_printf_i+0xc4>
 8007760:	880b      	ldrh	r3, [r1, #0]
 8007762:	2a6f      	cmp	r2, #111	; 0x6f
 8007764:	bf14      	ite	ne
 8007766:	220a      	movne	r2, #10
 8007768:	2208      	moveq	r2, #8
 800776a:	4957      	ldr	r1, [pc, #348]	; (80078c8 <_printf_i+0x23c>)
 800776c:	2000      	movs	r0, #0
 800776e:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8007772:	6865      	ldr	r5, [r4, #4]
 8007774:	2d00      	cmp	r5, #0
 8007776:	60a5      	str	r5, [r4, #8]
 8007778:	f2c0 809c 	blt.w	80078b4 <_printf_i+0x228>
 800777c:	6820      	ldr	r0, [r4, #0]
 800777e:	f020 0004 	bic.w	r0, r0, #4
 8007782:	6020      	str	r0, [r4, #0]
 8007784:	2b00      	cmp	r3, #0
 8007786:	d13f      	bne.n	8007808 <_printf_i+0x17c>
 8007788:	2d00      	cmp	r5, #0
 800778a:	f040 8095 	bne.w	80078b8 <_printf_i+0x22c>
 800778e:	4675      	mov	r5, lr
 8007790:	2a08      	cmp	r2, #8
 8007792:	d10b      	bne.n	80077ac <_printf_i+0x120>
 8007794:	6823      	ldr	r3, [r4, #0]
 8007796:	07da      	lsls	r2, r3, #31
 8007798:	d508      	bpl.n	80077ac <_printf_i+0x120>
 800779a:	6923      	ldr	r3, [r4, #16]
 800779c:	6862      	ldr	r2, [r4, #4]
 800779e:	429a      	cmp	r2, r3
 80077a0:	bfde      	ittt	le
 80077a2:	2330      	movle	r3, #48	; 0x30
 80077a4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80077a8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80077ac:	ebae 0305 	sub.w	r3, lr, r5
 80077b0:	6123      	str	r3, [r4, #16]
 80077b2:	f8cd 8000 	str.w	r8, [sp]
 80077b6:	463b      	mov	r3, r7
 80077b8:	aa03      	add	r2, sp, #12
 80077ba:	4621      	mov	r1, r4
 80077bc:	4630      	mov	r0, r6
 80077be:	f7ff feed 	bl	800759c <_printf_common>
 80077c2:	3001      	adds	r0, #1
 80077c4:	d155      	bne.n	8007872 <_printf_i+0x1e6>
 80077c6:	f04f 30ff 	mov.w	r0, #4294967295
 80077ca:	b005      	add	sp, #20
 80077cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80077d0:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 80077d4:	493c      	ldr	r1, [pc, #240]	; (80078c8 <_printf_i+0x23c>)
 80077d6:	6822      	ldr	r2, [r4, #0]
 80077d8:	6818      	ldr	r0, [r3, #0]
 80077da:	f012 0f80 	tst.w	r2, #128	; 0x80
 80077de:	f100 0504 	add.w	r5, r0, #4
 80077e2:	601d      	str	r5, [r3, #0]
 80077e4:	d001      	beq.n	80077ea <_printf_i+0x15e>
 80077e6:	6803      	ldr	r3, [r0, #0]
 80077e8:	e002      	b.n	80077f0 <_printf_i+0x164>
 80077ea:	0655      	lsls	r5, r2, #25
 80077ec:	d5fb      	bpl.n	80077e6 <_printf_i+0x15a>
 80077ee:	8803      	ldrh	r3, [r0, #0]
 80077f0:	07d0      	lsls	r0, r2, #31
 80077f2:	bf44      	itt	mi
 80077f4:	f042 0220 	orrmi.w	r2, r2, #32
 80077f8:	6022      	strmi	r2, [r4, #0]
 80077fa:	b91b      	cbnz	r3, 8007804 <_printf_i+0x178>
 80077fc:	6822      	ldr	r2, [r4, #0]
 80077fe:	f022 0220 	bic.w	r2, r2, #32
 8007802:	6022      	str	r2, [r4, #0]
 8007804:	2210      	movs	r2, #16
 8007806:	e7b1      	b.n	800776c <_printf_i+0xe0>
 8007808:	4675      	mov	r5, lr
 800780a:	fbb3 f0f2 	udiv	r0, r3, r2
 800780e:	fb02 3310 	mls	r3, r2, r0, r3
 8007812:	5ccb      	ldrb	r3, [r1, r3]
 8007814:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007818:	4603      	mov	r3, r0
 800781a:	2800      	cmp	r0, #0
 800781c:	d1f5      	bne.n	800780a <_printf_i+0x17e>
 800781e:	e7b7      	b.n	8007790 <_printf_i+0x104>
 8007820:	6808      	ldr	r0, [r1, #0]
 8007822:	681a      	ldr	r2, [r3, #0]
 8007824:	f010 0f80 	tst.w	r0, #128	; 0x80
 8007828:	6949      	ldr	r1, [r1, #20]
 800782a:	d004      	beq.n	8007836 <_printf_i+0x1aa>
 800782c:	1d10      	adds	r0, r2, #4
 800782e:	6018      	str	r0, [r3, #0]
 8007830:	6813      	ldr	r3, [r2, #0]
 8007832:	6019      	str	r1, [r3, #0]
 8007834:	e007      	b.n	8007846 <_printf_i+0x1ba>
 8007836:	f010 0f40 	tst.w	r0, #64	; 0x40
 800783a:	f102 0004 	add.w	r0, r2, #4
 800783e:	6018      	str	r0, [r3, #0]
 8007840:	6813      	ldr	r3, [r2, #0]
 8007842:	d0f6      	beq.n	8007832 <_printf_i+0x1a6>
 8007844:	8019      	strh	r1, [r3, #0]
 8007846:	2300      	movs	r3, #0
 8007848:	4675      	mov	r5, lr
 800784a:	6123      	str	r3, [r4, #16]
 800784c:	e7b1      	b.n	80077b2 <_printf_i+0x126>
 800784e:	681a      	ldr	r2, [r3, #0]
 8007850:	1d11      	adds	r1, r2, #4
 8007852:	6019      	str	r1, [r3, #0]
 8007854:	6815      	ldr	r5, [r2, #0]
 8007856:	2100      	movs	r1, #0
 8007858:	6862      	ldr	r2, [r4, #4]
 800785a:	4628      	mov	r0, r5
 800785c:	f000 fb94 	bl	8007f88 <memchr>
 8007860:	b108      	cbz	r0, 8007866 <_printf_i+0x1da>
 8007862:	1b40      	subs	r0, r0, r5
 8007864:	6060      	str	r0, [r4, #4]
 8007866:	6863      	ldr	r3, [r4, #4]
 8007868:	6123      	str	r3, [r4, #16]
 800786a:	2300      	movs	r3, #0
 800786c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007870:	e79f      	b.n	80077b2 <_printf_i+0x126>
 8007872:	6923      	ldr	r3, [r4, #16]
 8007874:	462a      	mov	r2, r5
 8007876:	4639      	mov	r1, r7
 8007878:	4630      	mov	r0, r6
 800787a:	47c0      	blx	r8
 800787c:	3001      	adds	r0, #1
 800787e:	d0a2      	beq.n	80077c6 <_printf_i+0x13a>
 8007880:	6823      	ldr	r3, [r4, #0]
 8007882:	079b      	lsls	r3, r3, #30
 8007884:	d507      	bpl.n	8007896 <_printf_i+0x20a>
 8007886:	2500      	movs	r5, #0
 8007888:	f104 0919 	add.w	r9, r4, #25
 800788c:	68e3      	ldr	r3, [r4, #12]
 800788e:	9a03      	ldr	r2, [sp, #12]
 8007890:	1a9b      	subs	r3, r3, r2
 8007892:	429d      	cmp	r5, r3
 8007894:	db05      	blt.n	80078a2 <_printf_i+0x216>
 8007896:	68e0      	ldr	r0, [r4, #12]
 8007898:	9b03      	ldr	r3, [sp, #12]
 800789a:	4298      	cmp	r0, r3
 800789c:	bfb8      	it	lt
 800789e:	4618      	movlt	r0, r3
 80078a0:	e793      	b.n	80077ca <_printf_i+0x13e>
 80078a2:	2301      	movs	r3, #1
 80078a4:	464a      	mov	r2, r9
 80078a6:	4639      	mov	r1, r7
 80078a8:	4630      	mov	r0, r6
 80078aa:	47c0      	blx	r8
 80078ac:	3001      	adds	r0, #1
 80078ae:	d08a      	beq.n	80077c6 <_printf_i+0x13a>
 80078b0:	3501      	adds	r5, #1
 80078b2:	e7eb      	b.n	800788c <_printf_i+0x200>
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d1a7      	bne.n	8007808 <_printf_i+0x17c>
 80078b8:	780b      	ldrb	r3, [r1, #0]
 80078ba:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80078be:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80078c2:	e765      	b.n	8007790 <_printf_i+0x104>
 80078c4:	08008c02 	.word	0x08008c02
 80078c8:	08008bf1 	.word	0x08008bf1

080078cc <iprintf>:
 80078cc:	b40f      	push	{r0, r1, r2, r3}
 80078ce:	4b0a      	ldr	r3, [pc, #40]	; (80078f8 <iprintf+0x2c>)
 80078d0:	b513      	push	{r0, r1, r4, lr}
 80078d2:	681c      	ldr	r4, [r3, #0]
 80078d4:	b124      	cbz	r4, 80078e0 <iprintf+0x14>
 80078d6:	69a3      	ldr	r3, [r4, #24]
 80078d8:	b913      	cbnz	r3, 80078e0 <iprintf+0x14>
 80078da:	4620      	mov	r0, r4
 80078dc:	f000 fa66 	bl	8007dac <__sinit>
 80078e0:	ab05      	add	r3, sp, #20
 80078e2:	9a04      	ldr	r2, [sp, #16]
 80078e4:	68a1      	ldr	r1, [r4, #8]
 80078e6:	4620      	mov	r0, r4
 80078e8:	9301      	str	r3, [sp, #4]
 80078ea:	f7ff fd41 	bl	8007370 <_vfiprintf_r>
 80078ee:	b002      	add	sp, #8
 80078f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078f4:	b004      	add	sp, #16
 80078f6:	4770      	bx	lr
 80078f8:	200002a8 	.word	0x200002a8

080078fc <srand>:
 80078fc:	b538      	push	{r3, r4, r5, lr}
 80078fe:	4b12      	ldr	r3, [pc, #72]	; (8007948 <srand+0x4c>)
 8007900:	4605      	mov	r5, r0
 8007902:	681c      	ldr	r4, [r3, #0]
 8007904:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007906:	b9d3      	cbnz	r3, 800793e <srand+0x42>
 8007908:	2018      	movs	r0, #24
 800790a:	f7ff fc2d 	bl	8007168 <malloc>
 800790e:	f243 330e 	movw	r3, #13070	; 0x330e
 8007912:	63a0      	str	r0, [r4, #56]	; 0x38
 8007914:	8003      	strh	r3, [r0, #0]
 8007916:	f64a 33cd 	movw	r3, #43981	; 0xabcd
 800791a:	8043      	strh	r3, [r0, #2]
 800791c:	f241 2334 	movw	r3, #4660	; 0x1234
 8007920:	8083      	strh	r3, [r0, #4]
 8007922:	f24e 636d 	movw	r3, #58989	; 0xe66d
 8007926:	80c3      	strh	r3, [r0, #6]
 8007928:	f64d 63ec 	movw	r3, #57068	; 0xdeec
 800792c:	8103      	strh	r3, [r0, #8]
 800792e:	2305      	movs	r3, #5
 8007930:	8143      	strh	r3, [r0, #10]
 8007932:	230b      	movs	r3, #11
 8007934:	2201      	movs	r2, #1
 8007936:	8183      	strh	r3, [r0, #12]
 8007938:	2300      	movs	r3, #0
 800793a:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800793e:	2200      	movs	r2, #0
 8007940:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007942:	611d      	str	r5, [r3, #16]
 8007944:	615a      	str	r2, [r3, #20]
 8007946:	bd38      	pop	{r3, r4, r5, pc}
 8007948:	200002a8 	.word	0x200002a8

0800794c <rand>:
 800794c:	4b19      	ldr	r3, [pc, #100]	; (80079b4 <rand+0x68>)
 800794e:	b510      	push	{r4, lr}
 8007950:	681c      	ldr	r4, [r3, #0]
 8007952:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007954:	b9d3      	cbnz	r3, 800798c <rand+0x40>
 8007956:	2018      	movs	r0, #24
 8007958:	f7ff fc06 	bl	8007168 <malloc>
 800795c:	f243 330e 	movw	r3, #13070	; 0x330e
 8007960:	63a0      	str	r0, [r4, #56]	; 0x38
 8007962:	8003      	strh	r3, [r0, #0]
 8007964:	f64a 33cd 	movw	r3, #43981	; 0xabcd
 8007968:	8043      	strh	r3, [r0, #2]
 800796a:	f241 2334 	movw	r3, #4660	; 0x1234
 800796e:	8083      	strh	r3, [r0, #4]
 8007970:	f24e 636d 	movw	r3, #58989	; 0xe66d
 8007974:	80c3      	strh	r3, [r0, #6]
 8007976:	f64d 63ec 	movw	r3, #57068	; 0xdeec
 800797a:	8103      	strh	r3, [r0, #8]
 800797c:	2305      	movs	r3, #5
 800797e:	8143      	strh	r3, [r0, #10]
 8007980:	230b      	movs	r3, #11
 8007982:	2201      	movs	r2, #1
 8007984:	8183      	strh	r3, [r0, #12]
 8007986:	2300      	movs	r3, #0
 8007988:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800798c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800798e:	480a      	ldr	r0, [pc, #40]	; (80079b8 <rand+0x6c>)
 8007990:	690a      	ldr	r2, [r1, #16]
 8007992:	694b      	ldr	r3, [r1, #20]
 8007994:	4350      	muls	r0, r2
 8007996:	4c09      	ldr	r4, [pc, #36]	; (80079bc <rand+0x70>)
 8007998:	fb04 0003 	mla	r0, r4, r3, r0
 800799c:	fba2 2304 	umull	r2, r3, r2, r4
 80079a0:	3201      	adds	r2, #1
 80079a2:	4403      	add	r3, r0
 80079a4:	f143 0300 	adc.w	r3, r3, #0
 80079a8:	e9c1 2304 	strd	r2, r3, [r1, #16]
 80079ac:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 80079b0:	bd10      	pop	{r4, pc}
 80079b2:	bf00      	nop
 80079b4:	200002a8 	.word	0x200002a8
 80079b8:	5851f42d 	.word	0x5851f42d
 80079bc:	4c957f2d 	.word	0x4c957f2d

080079c0 <_sbrk_r>:
 80079c0:	b538      	push	{r3, r4, r5, lr}
 80079c2:	2300      	movs	r3, #0
 80079c4:	4c05      	ldr	r4, [pc, #20]	; (80079dc <_sbrk_r+0x1c>)
 80079c6:	4605      	mov	r5, r0
 80079c8:	4608      	mov	r0, r1
 80079ca:	6023      	str	r3, [r4, #0]
 80079cc:	f7fd fec4 	bl	8005758 <_sbrk>
 80079d0:	1c43      	adds	r3, r0, #1
 80079d2:	d102      	bne.n	80079da <_sbrk_r+0x1a>
 80079d4:	6823      	ldr	r3, [r4, #0]
 80079d6:	b103      	cbz	r3, 80079da <_sbrk_r+0x1a>
 80079d8:	602b      	str	r3, [r5, #0]
 80079da:	bd38      	pop	{r3, r4, r5, pc}
 80079dc:	20000f78 	.word	0x20000f78

080079e0 <siprintf>:
 80079e0:	b40e      	push	{r1, r2, r3}
 80079e2:	f44f 7102 	mov.w	r1, #520	; 0x208
 80079e6:	b500      	push	{lr}
 80079e8:	b09c      	sub	sp, #112	; 0x70
 80079ea:	f8ad 1014 	strh.w	r1, [sp, #20]
 80079ee:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80079f2:	9104      	str	r1, [sp, #16]
 80079f4:	9107      	str	r1, [sp, #28]
 80079f6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80079fa:	ab1d      	add	r3, sp, #116	; 0x74
 80079fc:	9002      	str	r0, [sp, #8]
 80079fe:	9006      	str	r0, [sp, #24]
 8007a00:	4808      	ldr	r0, [pc, #32]	; (8007a24 <siprintf+0x44>)
 8007a02:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a06:	f8ad 1016 	strh.w	r1, [sp, #22]
 8007a0a:	6800      	ldr	r0, [r0, #0]
 8007a0c:	a902      	add	r1, sp, #8
 8007a0e:	9301      	str	r3, [sp, #4]
 8007a10:	f000 fb66 	bl	80080e0 <_svfiprintf_r>
 8007a14:	2200      	movs	r2, #0
 8007a16:	9b02      	ldr	r3, [sp, #8]
 8007a18:	701a      	strb	r2, [r3, #0]
 8007a1a:	b01c      	add	sp, #112	; 0x70
 8007a1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007a20:	b003      	add	sp, #12
 8007a22:	4770      	bx	lr
 8007a24:	200002a8 	.word	0x200002a8

08007a28 <strcpy>:
 8007a28:	4603      	mov	r3, r0
 8007a2a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007a2e:	f803 2b01 	strb.w	r2, [r3], #1
 8007a32:	2a00      	cmp	r2, #0
 8007a34:	d1f9      	bne.n	8007a2a <strcpy+0x2>
 8007a36:	4770      	bx	lr

08007a38 <__swbuf_r>:
 8007a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a3a:	460e      	mov	r6, r1
 8007a3c:	4614      	mov	r4, r2
 8007a3e:	4605      	mov	r5, r0
 8007a40:	b118      	cbz	r0, 8007a4a <__swbuf_r+0x12>
 8007a42:	6983      	ldr	r3, [r0, #24]
 8007a44:	b90b      	cbnz	r3, 8007a4a <__swbuf_r+0x12>
 8007a46:	f000 f9b1 	bl	8007dac <__sinit>
 8007a4a:	4b21      	ldr	r3, [pc, #132]	; (8007ad0 <__swbuf_r+0x98>)
 8007a4c:	429c      	cmp	r4, r3
 8007a4e:	d12a      	bne.n	8007aa6 <__swbuf_r+0x6e>
 8007a50:	686c      	ldr	r4, [r5, #4]
 8007a52:	69a3      	ldr	r3, [r4, #24]
 8007a54:	60a3      	str	r3, [r4, #8]
 8007a56:	89a3      	ldrh	r3, [r4, #12]
 8007a58:	071a      	lsls	r2, r3, #28
 8007a5a:	d52e      	bpl.n	8007aba <__swbuf_r+0x82>
 8007a5c:	6923      	ldr	r3, [r4, #16]
 8007a5e:	b363      	cbz	r3, 8007aba <__swbuf_r+0x82>
 8007a60:	6923      	ldr	r3, [r4, #16]
 8007a62:	6820      	ldr	r0, [r4, #0]
 8007a64:	b2f6      	uxtb	r6, r6
 8007a66:	1ac0      	subs	r0, r0, r3
 8007a68:	6963      	ldr	r3, [r4, #20]
 8007a6a:	4637      	mov	r7, r6
 8007a6c:	4298      	cmp	r0, r3
 8007a6e:	db04      	blt.n	8007a7a <__swbuf_r+0x42>
 8007a70:	4621      	mov	r1, r4
 8007a72:	4628      	mov	r0, r5
 8007a74:	f000 f930 	bl	8007cd8 <_fflush_r>
 8007a78:	bb28      	cbnz	r0, 8007ac6 <__swbuf_r+0x8e>
 8007a7a:	68a3      	ldr	r3, [r4, #8]
 8007a7c:	3001      	adds	r0, #1
 8007a7e:	3b01      	subs	r3, #1
 8007a80:	60a3      	str	r3, [r4, #8]
 8007a82:	6823      	ldr	r3, [r4, #0]
 8007a84:	1c5a      	adds	r2, r3, #1
 8007a86:	6022      	str	r2, [r4, #0]
 8007a88:	701e      	strb	r6, [r3, #0]
 8007a8a:	6963      	ldr	r3, [r4, #20]
 8007a8c:	4298      	cmp	r0, r3
 8007a8e:	d004      	beq.n	8007a9a <__swbuf_r+0x62>
 8007a90:	89a3      	ldrh	r3, [r4, #12]
 8007a92:	07db      	lsls	r3, r3, #31
 8007a94:	d519      	bpl.n	8007aca <__swbuf_r+0x92>
 8007a96:	2e0a      	cmp	r6, #10
 8007a98:	d117      	bne.n	8007aca <__swbuf_r+0x92>
 8007a9a:	4621      	mov	r1, r4
 8007a9c:	4628      	mov	r0, r5
 8007a9e:	f000 f91b 	bl	8007cd8 <_fflush_r>
 8007aa2:	b190      	cbz	r0, 8007aca <__swbuf_r+0x92>
 8007aa4:	e00f      	b.n	8007ac6 <__swbuf_r+0x8e>
 8007aa6:	4b0b      	ldr	r3, [pc, #44]	; (8007ad4 <__swbuf_r+0x9c>)
 8007aa8:	429c      	cmp	r4, r3
 8007aaa:	d101      	bne.n	8007ab0 <__swbuf_r+0x78>
 8007aac:	68ac      	ldr	r4, [r5, #8]
 8007aae:	e7d0      	b.n	8007a52 <__swbuf_r+0x1a>
 8007ab0:	4b09      	ldr	r3, [pc, #36]	; (8007ad8 <__swbuf_r+0xa0>)
 8007ab2:	429c      	cmp	r4, r3
 8007ab4:	bf08      	it	eq
 8007ab6:	68ec      	ldreq	r4, [r5, #12]
 8007ab8:	e7cb      	b.n	8007a52 <__swbuf_r+0x1a>
 8007aba:	4621      	mov	r1, r4
 8007abc:	4628      	mov	r0, r5
 8007abe:	f000 f80d 	bl	8007adc <__swsetup_r>
 8007ac2:	2800      	cmp	r0, #0
 8007ac4:	d0cc      	beq.n	8007a60 <__swbuf_r+0x28>
 8007ac6:	f04f 37ff 	mov.w	r7, #4294967295
 8007aca:	4638      	mov	r0, r7
 8007acc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ace:	bf00      	nop
 8007ad0:	08008c34 	.word	0x08008c34
 8007ad4:	08008c54 	.word	0x08008c54
 8007ad8:	08008c14 	.word	0x08008c14

08007adc <__swsetup_r>:
 8007adc:	4b32      	ldr	r3, [pc, #200]	; (8007ba8 <__swsetup_r+0xcc>)
 8007ade:	b570      	push	{r4, r5, r6, lr}
 8007ae0:	681d      	ldr	r5, [r3, #0]
 8007ae2:	4606      	mov	r6, r0
 8007ae4:	460c      	mov	r4, r1
 8007ae6:	b125      	cbz	r5, 8007af2 <__swsetup_r+0x16>
 8007ae8:	69ab      	ldr	r3, [r5, #24]
 8007aea:	b913      	cbnz	r3, 8007af2 <__swsetup_r+0x16>
 8007aec:	4628      	mov	r0, r5
 8007aee:	f000 f95d 	bl	8007dac <__sinit>
 8007af2:	4b2e      	ldr	r3, [pc, #184]	; (8007bac <__swsetup_r+0xd0>)
 8007af4:	429c      	cmp	r4, r3
 8007af6:	d10f      	bne.n	8007b18 <__swsetup_r+0x3c>
 8007af8:	686c      	ldr	r4, [r5, #4]
 8007afa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007afe:	b29a      	uxth	r2, r3
 8007b00:	0715      	lsls	r5, r2, #28
 8007b02:	d42c      	bmi.n	8007b5e <__swsetup_r+0x82>
 8007b04:	06d0      	lsls	r0, r2, #27
 8007b06:	d411      	bmi.n	8007b2c <__swsetup_r+0x50>
 8007b08:	2209      	movs	r2, #9
 8007b0a:	6032      	str	r2, [r6, #0]
 8007b0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007b10:	81a3      	strh	r3, [r4, #12]
 8007b12:	f04f 30ff 	mov.w	r0, #4294967295
 8007b16:	bd70      	pop	{r4, r5, r6, pc}
 8007b18:	4b25      	ldr	r3, [pc, #148]	; (8007bb0 <__swsetup_r+0xd4>)
 8007b1a:	429c      	cmp	r4, r3
 8007b1c:	d101      	bne.n	8007b22 <__swsetup_r+0x46>
 8007b1e:	68ac      	ldr	r4, [r5, #8]
 8007b20:	e7eb      	b.n	8007afa <__swsetup_r+0x1e>
 8007b22:	4b24      	ldr	r3, [pc, #144]	; (8007bb4 <__swsetup_r+0xd8>)
 8007b24:	429c      	cmp	r4, r3
 8007b26:	bf08      	it	eq
 8007b28:	68ec      	ldreq	r4, [r5, #12]
 8007b2a:	e7e6      	b.n	8007afa <__swsetup_r+0x1e>
 8007b2c:	0751      	lsls	r1, r2, #29
 8007b2e:	d512      	bpl.n	8007b56 <__swsetup_r+0x7a>
 8007b30:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007b32:	b141      	cbz	r1, 8007b46 <__swsetup_r+0x6a>
 8007b34:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007b38:	4299      	cmp	r1, r3
 8007b3a:	d002      	beq.n	8007b42 <__swsetup_r+0x66>
 8007b3c:	4630      	mov	r0, r6
 8007b3e:	f7ff fb45 	bl	80071cc <_free_r>
 8007b42:	2300      	movs	r3, #0
 8007b44:	6363      	str	r3, [r4, #52]	; 0x34
 8007b46:	89a3      	ldrh	r3, [r4, #12]
 8007b48:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007b4c:	81a3      	strh	r3, [r4, #12]
 8007b4e:	2300      	movs	r3, #0
 8007b50:	6063      	str	r3, [r4, #4]
 8007b52:	6923      	ldr	r3, [r4, #16]
 8007b54:	6023      	str	r3, [r4, #0]
 8007b56:	89a3      	ldrh	r3, [r4, #12]
 8007b58:	f043 0308 	orr.w	r3, r3, #8
 8007b5c:	81a3      	strh	r3, [r4, #12]
 8007b5e:	6923      	ldr	r3, [r4, #16]
 8007b60:	b94b      	cbnz	r3, 8007b76 <__swsetup_r+0x9a>
 8007b62:	89a3      	ldrh	r3, [r4, #12]
 8007b64:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007b68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007b6c:	d003      	beq.n	8007b76 <__swsetup_r+0x9a>
 8007b6e:	4621      	mov	r1, r4
 8007b70:	4630      	mov	r0, r6
 8007b72:	f000 f9c9 	bl	8007f08 <__smakebuf_r>
 8007b76:	89a2      	ldrh	r2, [r4, #12]
 8007b78:	f012 0301 	ands.w	r3, r2, #1
 8007b7c:	d00c      	beq.n	8007b98 <__swsetup_r+0xbc>
 8007b7e:	2300      	movs	r3, #0
 8007b80:	60a3      	str	r3, [r4, #8]
 8007b82:	6963      	ldr	r3, [r4, #20]
 8007b84:	425b      	negs	r3, r3
 8007b86:	61a3      	str	r3, [r4, #24]
 8007b88:	6923      	ldr	r3, [r4, #16]
 8007b8a:	b953      	cbnz	r3, 8007ba2 <__swsetup_r+0xc6>
 8007b8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b90:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8007b94:	d1ba      	bne.n	8007b0c <__swsetup_r+0x30>
 8007b96:	bd70      	pop	{r4, r5, r6, pc}
 8007b98:	0792      	lsls	r2, r2, #30
 8007b9a:	bf58      	it	pl
 8007b9c:	6963      	ldrpl	r3, [r4, #20]
 8007b9e:	60a3      	str	r3, [r4, #8]
 8007ba0:	e7f2      	b.n	8007b88 <__swsetup_r+0xac>
 8007ba2:	2000      	movs	r0, #0
 8007ba4:	e7f7      	b.n	8007b96 <__swsetup_r+0xba>
 8007ba6:	bf00      	nop
 8007ba8:	200002a8 	.word	0x200002a8
 8007bac:	08008c34 	.word	0x08008c34
 8007bb0:	08008c54 	.word	0x08008c54
 8007bb4:	08008c14 	.word	0x08008c14

08007bb8 <abort>:
 8007bb8:	b508      	push	{r3, lr}
 8007bba:	2006      	movs	r0, #6
 8007bbc:	f000 fbac 	bl	8008318 <raise>
 8007bc0:	2001      	movs	r0, #1
 8007bc2:	f7fd fda7 	bl	8005714 <_exit>
	...

08007bc8 <__sflush_r>:
 8007bc8:	898a      	ldrh	r2, [r1, #12]
 8007bca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007bce:	4605      	mov	r5, r0
 8007bd0:	0710      	lsls	r0, r2, #28
 8007bd2:	460c      	mov	r4, r1
 8007bd4:	d45a      	bmi.n	8007c8c <__sflush_r+0xc4>
 8007bd6:	684b      	ldr	r3, [r1, #4]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	dc05      	bgt.n	8007be8 <__sflush_r+0x20>
 8007bdc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	dc02      	bgt.n	8007be8 <__sflush_r+0x20>
 8007be2:	2000      	movs	r0, #0
 8007be4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007be8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007bea:	2e00      	cmp	r6, #0
 8007bec:	d0f9      	beq.n	8007be2 <__sflush_r+0x1a>
 8007bee:	2300      	movs	r3, #0
 8007bf0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007bf4:	682f      	ldr	r7, [r5, #0]
 8007bf6:	602b      	str	r3, [r5, #0]
 8007bf8:	d033      	beq.n	8007c62 <__sflush_r+0x9a>
 8007bfa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007bfc:	89a3      	ldrh	r3, [r4, #12]
 8007bfe:	075a      	lsls	r2, r3, #29
 8007c00:	d505      	bpl.n	8007c0e <__sflush_r+0x46>
 8007c02:	6863      	ldr	r3, [r4, #4]
 8007c04:	1ac0      	subs	r0, r0, r3
 8007c06:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007c08:	b10b      	cbz	r3, 8007c0e <__sflush_r+0x46>
 8007c0a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007c0c:	1ac0      	subs	r0, r0, r3
 8007c0e:	2300      	movs	r3, #0
 8007c10:	4602      	mov	r2, r0
 8007c12:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c14:	6a21      	ldr	r1, [r4, #32]
 8007c16:	4628      	mov	r0, r5
 8007c18:	47b0      	blx	r6
 8007c1a:	1c43      	adds	r3, r0, #1
 8007c1c:	89a3      	ldrh	r3, [r4, #12]
 8007c1e:	d106      	bne.n	8007c2e <__sflush_r+0x66>
 8007c20:	6829      	ldr	r1, [r5, #0]
 8007c22:	291d      	cmp	r1, #29
 8007c24:	d84b      	bhi.n	8007cbe <__sflush_r+0xf6>
 8007c26:	4a2b      	ldr	r2, [pc, #172]	; (8007cd4 <__sflush_r+0x10c>)
 8007c28:	40ca      	lsrs	r2, r1
 8007c2a:	07d6      	lsls	r6, r2, #31
 8007c2c:	d547      	bpl.n	8007cbe <__sflush_r+0xf6>
 8007c2e:	2200      	movs	r2, #0
 8007c30:	6062      	str	r2, [r4, #4]
 8007c32:	6922      	ldr	r2, [r4, #16]
 8007c34:	04d9      	lsls	r1, r3, #19
 8007c36:	6022      	str	r2, [r4, #0]
 8007c38:	d504      	bpl.n	8007c44 <__sflush_r+0x7c>
 8007c3a:	1c42      	adds	r2, r0, #1
 8007c3c:	d101      	bne.n	8007c42 <__sflush_r+0x7a>
 8007c3e:	682b      	ldr	r3, [r5, #0]
 8007c40:	b903      	cbnz	r3, 8007c44 <__sflush_r+0x7c>
 8007c42:	6560      	str	r0, [r4, #84]	; 0x54
 8007c44:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007c46:	602f      	str	r7, [r5, #0]
 8007c48:	2900      	cmp	r1, #0
 8007c4a:	d0ca      	beq.n	8007be2 <__sflush_r+0x1a>
 8007c4c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007c50:	4299      	cmp	r1, r3
 8007c52:	d002      	beq.n	8007c5a <__sflush_r+0x92>
 8007c54:	4628      	mov	r0, r5
 8007c56:	f7ff fab9 	bl	80071cc <_free_r>
 8007c5a:	2000      	movs	r0, #0
 8007c5c:	6360      	str	r0, [r4, #52]	; 0x34
 8007c5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c62:	6a21      	ldr	r1, [r4, #32]
 8007c64:	2301      	movs	r3, #1
 8007c66:	4628      	mov	r0, r5
 8007c68:	47b0      	blx	r6
 8007c6a:	1c41      	adds	r1, r0, #1
 8007c6c:	d1c6      	bne.n	8007bfc <__sflush_r+0x34>
 8007c6e:	682b      	ldr	r3, [r5, #0]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d0c3      	beq.n	8007bfc <__sflush_r+0x34>
 8007c74:	2b1d      	cmp	r3, #29
 8007c76:	d001      	beq.n	8007c7c <__sflush_r+0xb4>
 8007c78:	2b16      	cmp	r3, #22
 8007c7a:	d101      	bne.n	8007c80 <__sflush_r+0xb8>
 8007c7c:	602f      	str	r7, [r5, #0]
 8007c7e:	e7b0      	b.n	8007be2 <__sflush_r+0x1a>
 8007c80:	89a3      	ldrh	r3, [r4, #12]
 8007c82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007c86:	81a3      	strh	r3, [r4, #12]
 8007c88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c8c:	690f      	ldr	r7, [r1, #16]
 8007c8e:	2f00      	cmp	r7, #0
 8007c90:	d0a7      	beq.n	8007be2 <__sflush_r+0x1a>
 8007c92:	0793      	lsls	r3, r2, #30
 8007c94:	bf18      	it	ne
 8007c96:	2300      	movne	r3, #0
 8007c98:	680e      	ldr	r6, [r1, #0]
 8007c9a:	bf08      	it	eq
 8007c9c:	694b      	ldreq	r3, [r1, #20]
 8007c9e:	eba6 0807 	sub.w	r8, r6, r7
 8007ca2:	600f      	str	r7, [r1, #0]
 8007ca4:	608b      	str	r3, [r1, #8]
 8007ca6:	f1b8 0f00 	cmp.w	r8, #0
 8007caa:	dd9a      	ble.n	8007be2 <__sflush_r+0x1a>
 8007cac:	4643      	mov	r3, r8
 8007cae:	463a      	mov	r2, r7
 8007cb0:	6a21      	ldr	r1, [r4, #32]
 8007cb2:	4628      	mov	r0, r5
 8007cb4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007cb6:	47b0      	blx	r6
 8007cb8:	2800      	cmp	r0, #0
 8007cba:	dc07      	bgt.n	8007ccc <__sflush_r+0x104>
 8007cbc:	89a3      	ldrh	r3, [r4, #12]
 8007cbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007cc2:	81a3      	strh	r3, [r4, #12]
 8007cc4:	f04f 30ff 	mov.w	r0, #4294967295
 8007cc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ccc:	4407      	add	r7, r0
 8007cce:	eba8 0800 	sub.w	r8, r8, r0
 8007cd2:	e7e8      	b.n	8007ca6 <__sflush_r+0xde>
 8007cd4:	20400001 	.word	0x20400001

08007cd8 <_fflush_r>:
 8007cd8:	b538      	push	{r3, r4, r5, lr}
 8007cda:	690b      	ldr	r3, [r1, #16]
 8007cdc:	4605      	mov	r5, r0
 8007cde:	460c      	mov	r4, r1
 8007ce0:	b1db      	cbz	r3, 8007d1a <_fflush_r+0x42>
 8007ce2:	b118      	cbz	r0, 8007cec <_fflush_r+0x14>
 8007ce4:	6983      	ldr	r3, [r0, #24]
 8007ce6:	b90b      	cbnz	r3, 8007cec <_fflush_r+0x14>
 8007ce8:	f000 f860 	bl	8007dac <__sinit>
 8007cec:	4b0c      	ldr	r3, [pc, #48]	; (8007d20 <_fflush_r+0x48>)
 8007cee:	429c      	cmp	r4, r3
 8007cf0:	d109      	bne.n	8007d06 <_fflush_r+0x2e>
 8007cf2:	686c      	ldr	r4, [r5, #4]
 8007cf4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007cf8:	b17b      	cbz	r3, 8007d1a <_fflush_r+0x42>
 8007cfa:	4621      	mov	r1, r4
 8007cfc:	4628      	mov	r0, r5
 8007cfe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007d02:	f7ff bf61 	b.w	8007bc8 <__sflush_r>
 8007d06:	4b07      	ldr	r3, [pc, #28]	; (8007d24 <_fflush_r+0x4c>)
 8007d08:	429c      	cmp	r4, r3
 8007d0a:	d101      	bne.n	8007d10 <_fflush_r+0x38>
 8007d0c:	68ac      	ldr	r4, [r5, #8]
 8007d0e:	e7f1      	b.n	8007cf4 <_fflush_r+0x1c>
 8007d10:	4b05      	ldr	r3, [pc, #20]	; (8007d28 <_fflush_r+0x50>)
 8007d12:	429c      	cmp	r4, r3
 8007d14:	bf08      	it	eq
 8007d16:	68ec      	ldreq	r4, [r5, #12]
 8007d18:	e7ec      	b.n	8007cf4 <_fflush_r+0x1c>
 8007d1a:	2000      	movs	r0, #0
 8007d1c:	bd38      	pop	{r3, r4, r5, pc}
 8007d1e:	bf00      	nop
 8007d20:	08008c34 	.word	0x08008c34
 8007d24:	08008c54 	.word	0x08008c54
 8007d28:	08008c14 	.word	0x08008c14

08007d2c <_cleanup_r>:
 8007d2c:	4901      	ldr	r1, [pc, #4]	; (8007d34 <_cleanup_r+0x8>)
 8007d2e:	f000 b8a9 	b.w	8007e84 <_fwalk_reent>
 8007d32:	bf00      	nop
 8007d34:	08007cd9 	.word	0x08007cd9

08007d38 <std.isra.0>:
 8007d38:	2300      	movs	r3, #0
 8007d3a:	b510      	push	{r4, lr}
 8007d3c:	4604      	mov	r4, r0
 8007d3e:	6003      	str	r3, [r0, #0]
 8007d40:	6043      	str	r3, [r0, #4]
 8007d42:	6083      	str	r3, [r0, #8]
 8007d44:	8181      	strh	r1, [r0, #12]
 8007d46:	6643      	str	r3, [r0, #100]	; 0x64
 8007d48:	81c2      	strh	r2, [r0, #14]
 8007d4a:	6103      	str	r3, [r0, #16]
 8007d4c:	6143      	str	r3, [r0, #20]
 8007d4e:	6183      	str	r3, [r0, #24]
 8007d50:	4619      	mov	r1, r3
 8007d52:	2208      	movs	r2, #8
 8007d54:	305c      	adds	r0, #92	; 0x5c
 8007d56:	f7ff fa31 	bl	80071bc <memset>
 8007d5a:	4b05      	ldr	r3, [pc, #20]	; (8007d70 <std.isra.0+0x38>)
 8007d5c:	6224      	str	r4, [r4, #32]
 8007d5e:	6263      	str	r3, [r4, #36]	; 0x24
 8007d60:	4b04      	ldr	r3, [pc, #16]	; (8007d74 <std.isra.0+0x3c>)
 8007d62:	62a3      	str	r3, [r4, #40]	; 0x28
 8007d64:	4b04      	ldr	r3, [pc, #16]	; (8007d78 <std.isra.0+0x40>)
 8007d66:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007d68:	4b04      	ldr	r3, [pc, #16]	; (8007d7c <std.isra.0+0x44>)
 8007d6a:	6323      	str	r3, [r4, #48]	; 0x30
 8007d6c:	bd10      	pop	{r4, pc}
 8007d6e:	bf00      	nop
 8007d70:	08008351 	.word	0x08008351
 8007d74:	08008373 	.word	0x08008373
 8007d78:	080083ab 	.word	0x080083ab
 8007d7c:	080083cf 	.word	0x080083cf

08007d80 <__sfmoreglue>:
 8007d80:	b570      	push	{r4, r5, r6, lr}
 8007d82:	2568      	movs	r5, #104	; 0x68
 8007d84:	1e4a      	subs	r2, r1, #1
 8007d86:	4355      	muls	r5, r2
 8007d88:	460e      	mov	r6, r1
 8007d8a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007d8e:	f7ff fa69 	bl	8007264 <_malloc_r>
 8007d92:	4604      	mov	r4, r0
 8007d94:	b140      	cbz	r0, 8007da8 <__sfmoreglue+0x28>
 8007d96:	2100      	movs	r1, #0
 8007d98:	e880 0042 	stmia.w	r0, {r1, r6}
 8007d9c:	300c      	adds	r0, #12
 8007d9e:	60a0      	str	r0, [r4, #8]
 8007da0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007da4:	f7ff fa0a 	bl	80071bc <memset>
 8007da8:	4620      	mov	r0, r4
 8007daa:	bd70      	pop	{r4, r5, r6, pc}

08007dac <__sinit>:
 8007dac:	6983      	ldr	r3, [r0, #24]
 8007dae:	b510      	push	{r4, lr}
 8007db0:	4604      	mov	r4, r0
 8007db2:	bb33      	cbnz	r3, 8007e02 <__sinit+0x56>
 8007db4:	6483      	str	r3, [r0, #72]	; 0x48
 8007db6:	64c3      	str	r3, [r0, #76]	; 0x4c
 8007db8:	6503      	str	r3, [r0, #80]	; 0x50
 8007dba:	4b12      	ldr	r3, [pc, #72]	; (8007e04 <__sinit+0x58>)
 8007dbc:	4a12      	ldr	r2, [pc, #72]	; (8007e08 <__sinit+0x5c>)
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	6282      	str	r2, [r0, #40]	; 0x28
 8007dc2:	4298      	cmp	r0, r3
 8007dc4:	bf04      	itt	eq
 8007dc6:	2301      	moveq	r3, #1
 8007dc8:	6183      	streq	r3, [r0, #24]
 8007dca:	f000 f81f 	bl	8007e0c <__sfp>
 8007dce:	6060      	str	r0, [r4, #4]
 8007dd0:	4620      	mov	r0, r4
 8007dd2:	f000 f81b 	bl	8007e0c <__sfp>
 8007dd6:	60a0      	str	r0, [r4, #8]
 8007dd8:	4620      	mov	r0, r4
 8007dda:	f000 f817 	bl	8007e0c <__sfp>
 8007dde:	2200      	movs	r2, #0
 8007de0:	60e0      	str	r0, [r4, #12]
 8007de2:	2104      	movs	r1, #4
 8007de4:	6860      	ldr	r0, [r4, #4]
 8007de6:	f7ff ffa7 	bl	8007d38 <std.isra.0>
 8007dea:	2201      	movs	r2, #1
 8007dec:	2109      	movs	r1, #9
 8007dee:	68a0      	ldr	r0, [r4, #8]
 8007df0:	f7ff ffa2 	bl	8007d38 <std.isra.0>
 8007df4:	2202      	movs	r2, #2
 8007df6:	2112      	movs	r1, #18
 8007df8:	68e0      	ldr	r0, [r4, #12]
 8007dfa:	f7ff ff9d 	bl	8007d38 <std.isra.0>
 8007dfe:	2301      	movs	r3, #1
 8007e00:	61a3      	str	r3, [r4, #24]
 8007e02:	bd10      	pop	{r4, pc}
 8007e04:	08008bdc 	.word	0x08008bdc
 8007e08:	08007d2d 	.word	0x08007d2d

08007e0c <__sfp>:
 8007e0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e0e:	4b1c      	ldr	r3, [pc, #112]	; (8007e80 <__sfp+0x74>)
 8007e10:	4607      	mov	r7, r0
 8007e12:	681e      	ldr	r6, [r3, #0]
 8007e14:	69b3      	ldr	r3, [r6, #24]
 8007e16:	b913      	cbnz	r3, 8007e1e <__sfp+0x12>
 8007e18:	4630      	mov	r0, r6
 8007e1a:	f7ff ffc7 	bl	8007dac <__sinit>
 8007e1e:	3648      	adds	r6, #72	; 0x48
 8007e20:	68b4      	ldr	r4, [r6, #8]
 8007e22:	6873      	ldr	r3, [r6, #4]
 8007e24:	3b01      	subs	r3, #1
 8007e26:	d503      	bpl.n	8007e30 <__sfp+0x24>
 8007e28:	6833      	ldr	r3, [r6, #0]
 8007e2a:	b133      	cbz	r3, 8007e3a <__sfp+0x2e>
 8007e2c:	6836      	ldr	r6, [r6, #0]
 8007e2e:	e7f7      	b.n	8007e20 <__sfp+0x14>
 8007e30:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007e34:	b16d      	cbz	r5, 8007e52 <__sfp+0x46>
 8007e36:	3468      	adds	r4, #104	; 0x68
 8007e38:	e7f4      	b.n	8007e24 <__sfp+0x18>
 8007e3a:	2104      	movs	r1, #4
 8007e3c:	4638      	mov	r0, r7
 8007e3e:	f7ff ff9f 	bl	8007d80 <__sfmoreglue>
 8007e42:	6030      	str	r0, [r6, #0]
 8007e44:	2800      	cmp	r0, #0
 8007e46:	d1f1      	bne.n	8007e2c <__sfp+0x20>
 8007e48:	230c      	movs	r3, #12
 8007e4a:	4604      	mov	r4, r0
 8007e4c:	603b      	str	r3, [r7, #0]
 8007e4e:	4620      	mov	r0, r4
 8007e50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e52:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007e56:	81e3      	strh	r3, [r4, #14]
 8007e58:	2301      	movs	r3, #1
 8007e5a:	6665      	str	r5, [r4, #100]	; 0x64
 8007e5c:	81a3      	strh	r3, [r4, #12]
 8007e5e:	6025      	str	r5, [r4, #0]
 8007e60:	60a5      	str	r5, [r4, #8]
 8007e62:	6065      	str	r5, [r4, #4]
 8007e64:	6125      	str	r5, [r4, #16]
 8007e66:	6165      	str	r5, [r4, #20]
 8007e68:	61a5      	str	r5, [r4, #24]
 8007e6a:	2208      	movs	r2, #8
 8007e6c:	4629      	mov	r1, r5
 8007e6e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007e72:	f7ff f9a3 	bl	80071bc <memset>
 8007e76:	6365      	str	r5, [r4, #52]	; 0x34
 8007e78:	63a5      	str	r5, [r4, #56]	; 0x38
 8007e7a:	64a5      	str	r5, [r4, #72]	; 0x48
 8007e7c:	64e5      	str	r5, [r4, #76]	; 0x4c
 8007e7e:	e7e6      	b.n	8007e4e <__sfp+0x42>
 8007e80:	08008bdc 	.word	0x08008bdc

08007e84 <_fwalk_reent>:
 8007e84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e88:	4680      	mov	r8, r0
 8007e8a:	4689      	mov	r9, r1
 8007e8c:	2600      	movs	r6, #0
 8007e8e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007e92:	b914      	cbnz	r4, 8007e9a <_fwalk_reent+0x16>
 8007e94:	4630      	mov	r0, r6
 8007e96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e9a:	68a5      	ldr	r5, [r4, #8]
 8007e9c:	6867      	ldr	r7, [r4, #4]
 8007e9e:	3f01      	subs	r7, #1
 8007ea0:	d501      	bpl.n	8007ea6 <_fwalk_reent+0x22>
 8007ea2:	6824      	ldr	r4, [r4, #0]
 8007ea4:	e7f5      	b.n	8007e92 <_fwalk_reent+0xe>
 8007ea6:	89ab      	ldrh	r3, [r5, #12]
 8007ea8:	2b01      	cmp	r3, #1
 8007eaa:	d907      	bls.n	8007ebc <_fwalk_reent+0x38>
 8007eac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007eb0:	3301      	adds	r3, #1
 8007eb2:	d003      	beq.n	8007ebc <_fwalk_reent+0x38>
 8007eb4:	4629      	mov	r1, r5
 8007eb6:	4640      	mov	r0, r8
 8007eb8:	47c8      	blx	r9
 8007eba:	4306      	orrs	r6, r0
 8007ebc:	3568      	adds	r5, #104	; 0x68
 8007ebe:	e7ee      	b.n	8007e9e <_fwalk_reent+0x1a>

08007ec0 <__swhatbuf_r>:
 8007ec0:	b570      	push	{r4, r5, r6, lr}
 8007ec2:	460e      	mov	r6, r1
 8007ec4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ec8:	b090      	sub	sp, #64	; 0x40
 8007eca:	2900      	cmp	r1, #0
 8007ecc:	4614      	mov	r4, r2
 8007ece:	461d      	mov	r5, r3
 8007ed0:	da07      	bge.n	8007ee2 <__swhatbuf_r+0x22>
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	602b      	str	r3, [r5, #0]
 8007ed6:	89b3      	ldrh	r3, [r6, #12]
 8007ed8:	061a      	lsls	r2, r3, #24
 8007eda:	d410      	bmi.n	8007efe <__swhatbuf_r+0x3e>
 8007edc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007ee0:	e00e      	b.n	8007f00 <__swhatbuf_r+0x40>
 8007ee2:	aa01      	add	r2, sp, #4
 8007ee4:	f000 fa9a 	bl	800841c <_fstat_r>
 8007ee8:	2800      	cmp	r0, #0
 8007eea:	dbf2      	blt.n	8007ed2 <__swhatbuf_r+0x12>
 8007eec:	9a02      	ldr	r2, [sp, #8]
 8007eee:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007ef2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007ef6:	425a      	negs	r2, r3
 8007ef8:	415a      	adcs	r2, r3
 8007efa:	602a      	str	r2, [r5, #0]
 8007efc:	e7ee      	b.n	8007edc <__swhatbuf_r+0x1c>
 8007efe:	2340      	movs	r3, #64	; 0x40
 8007f00:	2000      	movs	r0, #0
 8007f02:	6023      	str	r3, [r4, #0]
 8007f04:	b010      	add	sp, #64	; 0x40
 8007f06:	bd70      	pop	{r4, r5, r6, pc}

08007f08 <__smakebuf_r>:
 8007f08:	898b      	ldrh	r3, [r1, #12]
 8007f0a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007f0c:	079d      	lsls	r5, r3, #30
 8007f0e:	4606      	mov	r6, r0
 8007f10:	460c      	mov	r4, r1
 8007f12:	d507      	bpl.n	8007f24 <__smakebuf_r+0x1c>
 8007f14:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007f18:	6023      	str	r3, [r4, #0]
 8007f1a:	6123      	str	r3, [r4, #16]
 8007f1c:	2301      	movs	r3, #1
 8007f1e:	6163      	str	r3, [r4, #20]
 8007f20:	b002      	add	sp, #8
 8007f22:	bd70      	pop	{r4, r5, r6, pc}
 8007f24:	ab01      	add	r3, sp, #4
 8007f26:	466a      	mov	r2, sp
 8007f28:	f7ff ffca 	bl	8007ec0 <__swhatbuf_r>
 8007f2c:	9900      	ldr	r1, [sp, #0]
 8007f2e:	4605      	mov	r5, r0
 8007f30:	4630      	mov	r0, r6
 8007f32:	f7ff f997 	bl	8007264 <_malloc_r>
 8007f36:	b948      	cbnz	r0, 8007f4c <__smakebuf_r+0x44>
 8007f38:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f3c:	059a      	lsls	r2, r3, #22
 8007f3e:	d4ef      	bmi.n	8007f20 <__smakebuf_r+0x18>
 8007f40:	f023 0303 	bic.w	r3, r3, #3
 8007f44:	f043 0302 	orr.w	r3, r3, #2
 8007f48:	81a3      	strh	r3, [r4, #12]
 8007f4a:	e7e3      	b.n	8007f14 <__smakebuf_r+0xc>
 8007f4c:	4b0d      	ldr	r3, [pc, #52]	; (8007f84 <__smakebuf_r+0x7c>)
 8007f4e:	62b3      	str	r3, [r6, #40]	; 0x28
 8007f50:	89a3      	ldrh	r3, [r4, #12]
 8007f52:	6020      	str	r0, [r4, #0]
 8007f54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f58:	81a3      	strh	r3, [r4, #12]
 8007f5a:	9b00      	ldr	r3, [sp, #0]
 8007f5c:	6120      	str	r0, [r4, #16]
 8007f5e:	6163      	str	r3, [r4, #20]
 8007f60:	9b01      	ldr	r3, [sp, #4]
 8007f62:	b15b      	cbz	r3, 8007f7c <__smakebuf_r+0x74>
 8007f64:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007f68:	4630      	mov	r0, r6
 8007f6a:	f000 fa69 	bl	8008440 <_isatty_r>
 8007f6e:	b128      	cbz	r0, 8007f7c <__smakebuf_r+0x74>
 8007f70:	89a3      	ldrh	r3, [r4, #12]
 8007f72:	f023 0303 	bic.w	r3, r3, #3
 8007f76:	f043 0301 	orr.w	r3, r3, #1
 8007f7a:	81a3      	strh	r3, [r4, #12]
 8007f7c:	89a3      	ldrh	r3, [r4, #12]
 8007f7e:	431d      	orrs	r5, r3
 8007f80:	81a5      	strh	r5, [r4, #12]
 8007f82:	e7cd      	b.n	8007f20 <__smakebuf_r+0x18>
 8007f84:	08007d2d 	.word	0x08007d2d

08007f88 <memchr>:
 8007f88:	b510      	push	{r4, lr}
 8007f8a:	b2c9      	uxtb	r1, r1
 8007f8c:	4402      	add	r2, r0
 8007f8e:	4290      	cmp	r0, r2
 8007f90:	4603      	mov	r3, r0
 8007f92:	d101      	bne.n	8007f98 <memchr+0x10>
 8007f94:	2000      	movs	r0, #0
 8007f96:	bd10      	pop	{r4, pc}
 8007f98:	781c      	ldrb	r4, [r3, #0]
 8007f9a:	3001      	adds	r0, #1
 8007f9c:	428c      	cmp	r4, r1
 8007f9e:	d1f6      	bne.n	8007f8e <memchr+0x6>
 8007fa0:	4618      	mov	r0, r3
 8007fa2:	bd10      	pop	{r4, pc}

08007fa4 <memmove>:
 8007fa4:	4288      	cmp	r0, r1
 8007fa6:	b510      	push	{r4, lr}
 8007fa8:	eb01 0302 	add.w	r3, r1, r2
 8007fac:	d803      	bhi.n	8007fb6 <memmove+0x12>
 8007fae:	1e42      	subs	r2, r0, #1
 8007fb0:	4299      	cmp	r1, r3
 8007fb2:	d10c      	bne.n	8007fce <memmove+0x2a>
 8007fb4:	bd10      	pop	{r4, pc}
 8007fb6:	4298      	cmp	r0, r3
 8007fb8:	d2f9      	bcs.n	8007fae <memmove+0xa>
 8007fba:	1881      	adds	r1, r0, r2
 8007fbc:	1ad2      	subs	r2, r2, r3
 8007fbe:	42d3      	cmn	r3, r2
 8007fc0:	d100      	bne.n	8007fc4 <memmove+0x20>
 8007fc2:	bd10      	pop	{r4, pc}
 8007fc4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007fc8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8007fcc:	e7f7      	b.n	8007fbe <memmove+0x1a>
 8007fce:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007fd2:	f802 4f01 	strb.w	r4, [r2, #1]!
 8007fd6:	e7eb      	b.n	8007fb0 <memmove+0xc>

08007fd8 <__malloc_lock>:
 8007fd8:	4770      	bx	lr

08007fda <__malloc_unlock>:
 8007fda:	4770      	bx	lr

08007fdc <_realloc_r>:
 8007fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fde:	4607      	mov	r7, r0
 8007fe0:	4614      	mov	r4, r2
 8007fe2:	460e      	mov	r6, r1
 8007fe4:	b921      	cbnz	r1, 8007ff0 <_realloc_r+0x14>
 8007fe6:	4611      	mov	r1, r2
 8007fe8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007fec:	f7ff b93a 	b.w	8007264 <_malloc_r>
 8007ff0:	b922      	cbnz	r2, 8007ffc <_realloc_r+0x20>
 8007ff2:	f7ff f8eb 	bl	80071cc <_free_r>
 8007ff6:	4625      	mov	r5, r4
 8007ff8:	4628      	mov	r0, r5
 8007ffa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ffc:	f000 fa42 	bl	8008484 <_malloc_usable_size_r>
 8008000:	4284      	cmp	r4, r0
 8008002:	d90f      	bls.n	8008024 <_realloc_r+0x48>
 8008004:	4621      	mov	r1, r4
 8008006:	4638      	mov	r0, r7
 8008008:	f7ff f92c 	bl	8007264 <_malloc_r>
 800800c:	4605      	mov	r5, r0
 800800e:	2800      	cmp	r0, #0
 8008010:	d0f2      	beq.n	8007ff8 <_realloc_r+0x1c>
 8008012:	4631      	mov	r1, r6
 8008014:	4622      	mov	r2, r4
 8008016:	f7ff f8c6 	bl	80071a6 <memcpy>
 800801a:	4631      	mov	r1, r6
 800801c:	4638      	mov	r0, r7
 800801e:	f7ff f8d5 	bl	80071cc <_free_r>
 8008022:	e7e9      	b.n	8007ff8 <_realloc_r+0x1c>
 8008024:	4635      	mov	r5, r6
 8008026:	e7e7      	b.n	8007ff8 <_realloc_r+0x1c>

08008028 <__ssputs_r>:
 8008028:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800802c:	688e      	ldr	r6, [r1, #8]
 800802e:	4682      	mov	sl, r0
 8008030:	429e      	cmp	r6, r3
 8008032:	460c      	mov	r4, r1
 8008034:	4691      	mov	r9, r2
 8008036:	4698      	mov	r8, r3
 8008038:	d835      	bhi.n	80080a6 <__ssputs_r+0x7e>
 800803a:	898a      	ldrh	r2, [r1, #12]
 800803c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008040:	d031      	beq.n	80080a6 <__ssputs_r+0x7e>
 8008042:	2302      	movs	r3, #2
 8008044:	6825      	ldr	r5, [r4, #0]
 8008046:	6909      	ldr	r1, [r1, #16]
 8008048:	1a6f      	subs	r7, r5, r1
 800804a:	6965      	ldr	r5, [r4, #20]
 800804c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008050:	fb95 f5f3 	sdiv	r5, r5, r3
 8008054:	f108 0301 	add.w	r3, r8, #1
 8008058:	443b      	add	r3, r7
 800805a:	429d      	cmp	r5, r3
 800805c:	bf38      	it	cc
 800805e:	461d      	movcc	r5, r3
 8008060:	0553      	lsls	r3, r2, #21
 8008062:	d531      	bpl.n	80080c8 <__ssputs_r+0xa0>
 8008064:	4629      	mov	r1, r5
 8008066:	f7ff f8fd 	bl	8007264 <_malloc_r>
 800806a:	4606      	mov	r6, r0
 800806c:	b950      	cbnz	r0, 8008084 <__ssputs_r+0x5c>
 800806e:	230c      	movs	r3, #12
 8008070:	f8ca 3000 	str.w	r3, [sl]
 8008074:	89a3      	ldrh	r3, [r4, #12]
 8008076:	f04f 30ff 	mov.w	r0, #4294967295
 800807a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800807e:	81a3      	strh	r3, [r4, #12]
 8008080:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008084:	463a      	mov	r2, r7
 8008086:	6921      	ldr	r1, [r4, #16]
 8008088:	f7ff f88d 	bl	80071a6 <memcpy>
 800808c:	89a3      	ldrh	r3, [r4, #12]
 800808e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008092:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008096:	81a3      	strh	r3, [r4, #12]
 8008098:	6126      	str	r6, [r4, #16]
 800809a:	443e      	add	r6, r7
 800809c:	6026      	str	r6, [r4, #0]
 800809e:	4646      	mov	r6, r8
 80080a0:	6165      	str	r5, [r4, #20]
 80080a2:	1bed      	subs	r5, r5, r7
 80080a4:	60a5      	str	r5, [r4, #8]
 80080a6:	4546      	cmp	r6, r8
 80080a8:	bf28      	it	cs
 80080aa:	4646      	movcs	r6, r8
 80080ac:	4649      	mov	r1, r9
 80080ae:	4632      	mov	r2, r6
 80080b0:	6820      	ldr	r0, [r4, #0]
 80080b2:	f7ff ff77 	bl	8007fa4 <memmove>
 80080b6:	68a3      	ldr	r3, [r4, #8]
 80080b8:	2000      	movs	r0, #0
 80080ba:	1b9b      	subs	r3, r3, r6
 80080bc:	60a3      	str	r3, [r4, #8]
 80080be:	6823      	ldr	r3, [r4, #0]
 80080c0:	441e      	add	r6, r3
 80080c2:	6026      	str	r6, [r4, #0]
 80080c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080c8:	462a      	mov	r2, r5
 80080ca:	f7ff ff87 	bl	8007fdc <_realloc_r>
 80080ce:	4606      	mov	r6, r0
 80080d0:	2800      	cmp	r0, #0
 80080d2:	d1e1      	bne.n	8008098 <__ssputs_r+0x70>
 80080d4:	6921      	ldr	r1, [r4, #16]
 80080d6:	4650      	mov	r0, sl
 80080d8:	f7ff f878 	bl	80071cc <_free_r>
 80080dc:	e7c7      	b.n	800806e <__ssputs_r+0x46>
	...

080080e0 <_svfiprintf_r>:
 80080e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080e4:	b09d      	sub	sp, #116	; 0x74
 80080e6:	9303      	str	r3, [sp, #12]
 80080e8:	898b      	ldrh	r3, [r1, #12]
 80080ea:	4680      	mov	r8, r0
 80080ec:	061c      	lsls	r4, r3, #24
 80080ee:	460d      	mov	r5, r1
 80080f0:	4616      	mov	r6, r2
 80080f2:	d50f      	bpl.n	8008114 <_svfiprintf_r+0x34>
 80080f4:	690b      	ldr	r3, [r1, #16]
 80080f6:	b96b      	cbnz	r3, 8008114 <_svfiprintf_r+0x34>
 80080f8:	2140      	movs	r1, #64	; 0x40
 80080fa:	f7ff f8b3 	bl	8007264 <_malloc_r>
 80080fe:	6028      	str	r0, [r5, #0]
 8008100:	6128      	str	r0, [r5, #16]
 8008102:	b928      	cbnz	r0, 8008110 <_svfiprintf_r+0x30>
 8008104:	230c      	movs	r3, #12
 8008106:	f8c8 3000 	str.w	r3, [r8]
 800810a:	f04f 30ff 	mov.w	r0, #4294967295
 800810e:	e0c4      	b.n	800829a <_svfiprintf_r+0x1ba>
 8008110:	2340      	movs	r3, #64	; 0x40
 8008112:	616b      	str	r3, [r5, #20]
 8008114:	2300      	movs	r3, #0
 8008116:	9309      	str	r3, [sp, #36]	; 0x24
 8008118:	2320      	movs	r3, #32
 800811a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800811e:	2330      	movs	r3, #48	; 0x30
 8008120:	f04f 0b01 	mov.w	fp, #1
 8008124:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008128:	4637      	mov	r7, r6
 800812a:	463c      	mov	r4, r7
 800812c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008130:	2b00      	cmp	r3, #0
 8008132:	d13c      	bne.n	80081ae <_svfiprintf_r+0xce>
 8008134:	ebb7 0a06 	subs.w	sl, r7, r6
 8008138:	d00b      	beq.n	8008152 <_svfiprintf_r+0x72>
 800813a:	4653      	mov	r3, sl
 800813c:	4632      	mov	r2, r6
 800813e:	4629      	mov	r1, r5
 8008140:	4640      	mov	r0, r8
 8008142:	f7ff ff71 	bl	8008028 <__ssputs_r>
 8008146:	3001      	adds	r0, #1
 8008148:	f000 80a2 	beq.w	8008290 <_svfiprintf_r+0x1b0>
 800814c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800814e:	4453      	add	r3, sl
 8008150:	9309      	str	r3, [sp, #36]	; 0x24
 8008152:	783b      	ldrb	r3, [r7, #0]
 8008154:	2b00      	cmp	r3, #0
 8008156:	f000 809b 	beq.w	8008290 <_svfiprintf_r+0x1b0>
 800815a:	2300      	movs	r3, #0
 800815c:	f04f 32ff 	mov.w	r2, #4294967295
 8008160:	9304      	str	r3, [sp, #16]
 8008162:	9307      	str	r3, [sp, #28]
 8008164:	9205      	str	r2, [sp, #20]
 8008166:	9306      	str	r3, [sp, #24]
 8008168:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800816c:	931a      	str	r3, [sp, #104]	; 0x68
 800816e:	2205      	movs	r2, #5
 8008170:	7821      	ldrb	r1, [r4, #0]
 8008172:	4850      	ldr	r0, [pc, #320]	; (80082b4 <_svfiprintf_r+0x1d4>)
 8008174:	f7ff ff08 	bl	8007f88 <memchr>
 8008178:	1c67      	adds	r7, r4, #1
 800817a:	9b04      	ldr	r3, [sp, #16]
 800817c:	b9d8      	cbnz	r0, 80081b6 <_svfiprintf_r+0xd6>
 800817e:	06d9      	lsls	r1, r3, #27
 8008180:	bf44      	itt	mi
 8008182:	2220      	movmi	r2, #32
 8008184:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008188:	071a      	lsls	r2, r3, #28
 800818a:	bf44      	itt	mi
 800818c:	222b      	movmi	r2, #43	; 0x2b
 800818e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008192:	7822      	ldrb	r2, [r4, #0]
 8008194:	2a2a      	cmp	r2, #42	; 0x2a
 8008196:	d016      	beq.n	80081c6 <_svfiprintf_r+0xe6>
 8008198:	2100      	movs	r1, #0
 800819a:	200a      	movs	r0, #10
 800819c:	9a07      	ldr	r2, [sp, #28]
 800819e:	4627      	mov	r7, r4
 80081a0:	783b      	ldrb	r3, [r7, #0]
 80081a2:	3401      	adds	r4, #1
 80081a4:	3b30      	subs	r3, #48	; 0x30
 80081a6:	2b09      	cmp	r3, #9
 80081a8:	d950      	bls.n	800824c <_svfiprintf_r+0x16c>
 80081aa:	b1c9      	cbz	r1, 80081e0 <_svfiprintf_r+0x100>
 80081ac:	e011      	b.n	80081d2 <_svfiprintf_r+0xf2>
 80081ae:	2b25      	cmp	r3, #37	; 0x25
 80081b0:	d0c0      	beq.n	8008134 <_svfiprintf_r+0x54>
 80081b2:	4627      	mov	r7, r4
 80081b4:	e7b9      	b.n	800812a <_svfiprintf_r+0x4a>
 80081b6:	4a3f      	ldr	r2, [pc, #252]	; (80082b4 <_svfiprintf_r+0x1d4>)
 80081b8:	463c      	mov	r4, r7
 80081ba:	1a80      	subs	r0, r0, r2
 80081bc:	fa0b f000 	lsl.w	r0, fp, r0
 80081c0:	4318      	orrs	r0, r3
 80081c2:	9004      	str	r0, [sp, #16]
 80081c4:	e7d3      	b.n	800816e <_svfiprintf_r+0x8e>
 80081c6:	9a03      	ldr	r2, [sp, #12]
 80081c8:	1d11      	adds	r1, r2, #4
 80081ca:	6812      	ldr	r2, [r2, #0]
 80081cc:	9103      	str	r1, [sp, #12]
 80081ce:	2a00      	cmp	r2, #0
 80081d0:	db01      	blt.n	80081d6 <_svfiprintf_r+0xf6>
 80081d2:	9207      	str	r2, [sp, #28]
 80081d4:	e004      	b.n	80081e0 <_svfiprintf_r+0x100>
 80081d6:	4252      	negs	r2, r2
 80081d8:	f043 0302 	orr.w	r3, r3, #2
 80081dc:	9207      	str	r2, [sp, #28]
 80081de:	9304      	str	r3, [sp, #16]
 80081e0:	783b      	ldrb	r3, [r7, #0]
 80081e2:	2b2e      	cmp	r3, #46	; 0x2e
 80081e4:	d10d      	bne.n	8008202 <_svfiprintf_r+0x122>
 80081e6:	787b      	ldrb	r3, [r7, #1]
 80081e8:	1c79      	adds	r1, r7, #1
 80081ea:	2b2a      	cmp	r3, #42	; 0x2a
 80081ec:	d132      	bne.n	8008254 <_svfiprintf_r+0x174>
 80081ee:	9b03      	ldr	r3, [sp, #12]
 80081f0:	3702      	adds	r7, #2
 80081f2:	1d1a      	adds	r2, r3, #4
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	9203      	str	r2, [sp, #12]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	bfb8      	it	lt
 80081fc:	f04f 33ff 	movlt.w	r3, #4294967295
 8008200:	9305      	str	r3, [sp, #20]
 8008202:	4c2d      	ldr	r4, [pc, #180]	; (80082b8 <_svfiprintf_r+0x1d8>)
 8008204:	2203      	movs	r2, #3
 8008206:	7839      	ldrb	r1, [r7, #0]
 8008208:	4620      	mov	r0, r4
 800820a:	f7ff febd 	bl	8007f88 <memchr>
 800820e:	b138      	cbz	r0, 8008220 <_svfiprintf_r+0x140>
 8008210:	2340      	movs	r3, #64	; 0x40
 8008212:	1b00      	subs	r0, r0, r4
 8008214:	fa03 f000 	lsl.w	r0, r3, r0
 8008218:	9b04      	ldr	r3, [sp, #16]
 800821a:	3701      	adds	r7, #1
 800821c:	4303      	orrs	r3, r0
 800821e:	9304      	str	r3, [sp, #16]
 8008220:	7839      	ldrb	r1, [r7, #0]
 8008222:	2206      	movs	r2, #6
 8008224:	4825      	ldr	r0, [pc, #148]	; (80082bc <_svfiprintf_r+0x1dc>)
 8008226:	1c7e      	adds	r6, r7, #1
 8008228:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800822c:	f7ff feac 	bl	8007f88 <memchr>
 8008230:	2800      	cmp	r0, #0
 8008232:	d035      	beq.n	80082a0 <_svfiprintf_r+0x1c0>
 8008234:	4b22      	ldr	r3, [pc, #136]	; (80082c0 <_svfiprintf_r+0x1e0>)
 8008236:	b9fb      	cbnz	r3, 8008278 <_svfiprintf_r+0x198>
 8008238:	9b03      	ldr	r3, [sp, #12]
 800823a:	3307      	adds	r3, #7
 800823c:	f023 0307 	bic.w	r3, r3, #7
 8008240:	3308      	adds	r3, #8
 8008242:	9303      	str	r3, [sp, #12]
 8008244:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008246:	444b      	add	r3, r9
 8008248:	9309      	str	r3, [sp, #36]	; 0x24
 800824a:	e76d      	b.n	8008128 <_svfiprintf_r+0x48>
 800824c:	fb00 3202 	mla	r2, r0, r2, r3
 8008250:	2101      	movs	r1, #1
 8008252:	e7a4      	b.n	800819e <_svfiprintf_r+0xbe>
 8008254:	2300      	movs	r3, #0
 8008256:	240a      	movs	r4, #10
 8008258:	4618      	mov	r0, r3
 800825a:	9305      	str	r3, [sp, #20]
 800825c:	460f      	mov	r7, r1
 800825e:	783a      	ldrb	r2, [r7, #0]
 8008260:	3101      	adds	r1, #1
 8008262:	3a30      	subs	r2, #48	; 0x30
 8008264:	2a09      	cmp	r2, #9
 8008266:	d903      	bls.n	8008270 <_svfiprintf_r+0x190>
 8008268:	2b00      	cmp	r3, #0
 800826a:	d0ca      	beq.n	8008202 <_svfiprintf_r+0x122>
 800826c:	9005      	str	r0, [sp, #20]
 800826e:	e7c8      	b.n	8008202 <_svfiprintf_r+0x122>
 8008270:	fb04 2000 	mla	r0, r4, r0, r2
 8008274:	2301      	movs	r3, #1
 8008276:	e7f1      	b.n	800825c <_svfiprintf_r+0x17c>
 8008278:	ab03      	add	r3, sp, #12
 800827a:	9300      	str	r3, [sp, #0]
 800827c:	462a      	mov	r2, r5
 800827e:	4b11      	ldr	r3, [pc, #68]	; (80082c4 <_svfiprintf_r+0x1e4>)
 8008280:	a904      	add	r1, sp, #16
 8008282:	4640      	mov	r0, r8
 8008284:	f3af 8000 	nop.w
 8008288:	f1b0 3fff 	cmp.w	r0, #4294967295
 800828c:	4681      	mov	r9, r0
 800828e:	d1d9      	bne.n	8008244 <_svfiprintf_r+0x164>
 8008290:	89ab      	ldrh	r3, [r5, #12]
 8008292:	065b      	lsls	r3, r3, #25
 8008294:	f53f af39 	bmi.w	800810a <_svfiprintf_r+0x2a>
 8008298:	9809      	ldr	r0, [sp, #36]	; 0x24
 800829a:	b01d      	add	sp, #116	; 0x74
 800829c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082a0:	ab03      	add	r3, sp, #12
 80082a2:	9300      	str	r3, [sp, #0]
 80082a4:	462a      	mov	r2, r5
 80082a6:	4b07      	ldr	r3, [pc, #28]	; (80082c4 <_svfiprintf_r+0x1e4>)
 80082a8:	a904      	add	r1, sp, #16
 80082aa:	4640      	mov	r0, r8
 80082ac:	f7ff f9ee 	bl	800768c <_printf_i>
 80082b0:	e7ea      	b.n	8008288 <_svfiprintf_r+0x1a8>
 80082b2:	bf00      	nop
 80082b4:	08008be0 	.word	0x08008be0
 80082b8:	08008be6 	.word	0x08008be6
 80082bc:	08008bea 	.word	0x08008bea
 80082c0:	00000000 	.word	0x00000000
 80082c4:	08008029 	.word	0x08008029

080082c8 <_raise_r>:
 80082c8:	291f      	cmp	r1, #31
 80082ca:	b538      	push	{r3, r4, r5, lr}
 80082cc:	4604      	mov	r4, r0
 80082ce:	460d      	mov	r5, r1
 80082d0:	d904      	bls.n	80082dc <_raise_r+0x14>
 80082d2:	2316      	movs	r3, #22
 80082d4:	6003      	str	r3, [r0, #0]
 80082d6:	f04f 30ff 	mov.w	r0, #4294967295
 80082da:	bd38      	pop	{r3, r4, r5, pc}
 80082dc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80082de:	b112      	cbz	r2, 80082e6 <_raise_r+0x1e>
 80082e0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80082e4:	b94b      	cbnz	r3, 80082fa <_raise_r+0x32>
 80082e6:	4620      	mov	r0, r4
 80082e8:	f000 f830 	bl	800834c <_getpid_r>
 80082ec:	462a      	mov	r2, r5
 80082ee:	4601      	mov	r1, r0
 80082f0:	4620      	mov	r0, r4
 80082f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80082f6:	f000 b817 	b.w	8008328 <_kill_r>
 80082fa:	2b01      	cmp	r3, #1
 80082fc:	d00a      	beq.n	8008314 <_raise_r+0x4c>
 80082fe:	1c59      	adds	r1, r3, #1
 8008300:	d103      	bne.n	800830a <_raise_r+0x42>
 8008302:	2316      	movs	r3, #22
 8008304:	6003      	str	r3, [r0, #0]
 8008306:	2001      	movs	r0, #1
 8008308:	bd38      	pop	{r3, r4, r5, pc}
 800830a:	2400      	movs	r4, #0
 800830c:	4628      	mov	r0, r5
 800830e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008312:	4798      	blx	r3
 8008314:	2000      	movs	r0, #0
 8008316:	bd38      	pop	{r3, r4, r5, pc}

08008318 <raise>:
 8008318:	4b02      	ldr	r3, [pc, #8]	; (8008324 <raise+0xc>)
 800831a:	4601      	mov	r1, r0
 800831c:	6818      	ldr	r0, [r3, #0]
 800831e:	f7ff bfd3 	b.w	80082c8 <_raise_r>
 8008322:	bf00      	nop
 8008324:	200002a8 	.word	0x200002a8

08008328 <_kill_r>:
 8008328:	b538      	push	{r3, r4, r5, lr}
 800832a:	2300      	movs	r3, #0
 800832c:	4c06      	ldr	r4, [pc, #24]	; (8008348 <_kill_r+0x20>)
 800832e:	4605      	mov	r5, r0
 8008330:	4608      	mov	r0, r1
 8008332:	4611      	mov	r1, r2
 8008334:	6023      	str	r3, [r4, #0]
 8008336:	f7fd f9e5 	bl	8005704 <_kill>
 800833a:	1c43      	adds	r3, r0, #1
 800833c:	d102      	bne.n	8008344 <_kill_r+0x1c>
 800833e:	6823      	ldr	r3, [r4, #0]
 8008340:	b103      	cbz	r3, 8008344 <_kill_r+0x1c>
 8008342:	602b      	str	r3, [r5, #0]
 8008344:	bd38      	pop	{r3, r4, r5, pc}
 8008346:	bf00      	nop
 8008348:	20000f78 	.word	0x20000f78

0800834c <_getpid_r>:
 800834c:	f7fd b9d8 	b.w	8005700 <_getpid>

08008350 <__sread>:
 8008350:	b510      	push	{r4, lr}
 8008352:	460c      	mov	r4, r1
 8008354:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008358:	f000 f89e 	bl	8008498 <_read_r>
 800835c:	2800      	cmp	r0, #0
 800835e:	bfab      	itete	ge
 8008360:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008362:	89a3      	ldrhlt	r3, [r4, #12]
 8008364:	181b      	addge	r3, r3, r0
 8008366:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800836a:	bfac      	ite	ge
 800836c:	6563      	strge	r3, [r4, #84]	; 0x54
 800836e:	81a3      	strhlt	r3, [r4, #12]
 8008370:	bd10      	pop	{r4, pc}

08008372 <__swrite>:
 8008372:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008376:	461f      	mov	r7, r3
 8008378:	898b      	ldrh	r3, [r1, #12]
 800837a:	4605      	mov	r5, r0
 800837c:	05db      	lsls	r3, r3, #23
 800837e:	460c      	mov	r4, r1
 8008380:	4616      	mov	r6, r2
 8008382:	d505      	bpl.n	8008390 <__swrite+0x1e>
 8008384:	2302      	movs	r3, #2
 8008386:	2200      	movs	r2, #0
 8008388:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800838c:	f000 f868 	bl	8008460 <_lseek_r>
 8008390:	89a3      	ldrh	r3, [r4, #12]
 8008392:	4632      	mov	r2, r6
 8008394:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008398:	81a3      	strh	r3, [r4, #12]
 800839a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800839e:	463b      	mov	r3, r7
 80083a0:	4628      	mov	r0, r5
 80083a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80083a6:	f000 b817 	b.w	80083d8 <_write_r>

080083aa <__sseek>:
 80083aa:	b510      	push	{r4, lr}
 80083ac:	460c      	mov	r4, r1
 80083ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083b2:	f000 f855 	bl	8008460 <_lseek_r>
 80083b6:	1c43      	adds	r3, r0, #1
 80083b8:	89a3      	ldrh	r3, [r4, #12]
 80083ba:	bf15      	itete	ne
 80083bc:	6560      	strne	r0, [r4, #84]	; 0x54
 80083be:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80083c2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80083c6:	81a3      	strheq	r3, [r4, #12]
 80083c8:	bf18      	it	ne
 80083ca:	81a3      	strhne	r3, [r4, #12]
 80083cc:	bd10      	pop	{r4, pc}

080083ce <__sclose>:
 80083ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083d2:	f000 b813 	b.w	80083fc <_close_r>
	...

080083d8 <_write_r>:
 80083d8:	b538      	push	{r3, r4, r5, lr}
 80083da:	4605      	mov	r5, r0
 80083dc:	4608      	mov	r0, r1
 80083de:	4611      	mov	r1, r2
 80083e0:	2200      	movs	r2, #0
 80083e2:	4c05      	ldr	r4, [pc, #20]	; (80083f8 <_write_r+0x20>)
 80083e4:	6022      	str	r2, [r4, #0]
 80083e6:	461a      	mov	r2, r3
 80083e8:	f7fd f9a8 	bl	800573c <_write>
 80083ec:	1c43      	adds	r3, r0, #1
 80083ee:	d102      	bne.n	80083f6 <_write_r+0x1e>
 80083f0:	6823      	ldr	r3, [r4, #0]
 80083f2:	b103      	cbz	r3, 80083f6 <_write_r+0x1e>
 80083f4:	602b      	str	r3, [r5, #0]
 80083f6:	bd38      	pop	{r3, r4, r5, pc}
 80083f8:	20000f78 	.word	0x20000f78

080083fc <_close_r>:
 80083fc:	b538      	push	{r3, r4, r5, lr}
 80083fe:	2300      	movs	r3, #0
 8008400:	4c05      	ldr	r4, [pc, #20]	; (8008418 <_close_r+0x1c>)
 8008402:	4605      	mov	r5, r0
 8008404:	4608      	mov	r0, r1
 8008406:	6023      	str	r3, [r4, #0]
 8008408:	f7fd f9c0 	bl	800578c <_close>
 800840c:	1c43      	adds	r3, r0, #1
 800840e:	d102      	bne.n	8008416 <_close_r+0x1a>
 8008410:	6823      	ldr	r3, [r4, #0]
 8008412:	b103      	cbz	r3, 8008416 <_close_r+0x1a>
 8008414:	602b      	str	r3, [r5, #0]
 8008416:	bd38      	pop	{r3, r4, r5, pc}
 8008418:	20000f78 	.word	0x20000f78

0800841c <_fstat_r>:
 800841c:	b538      	push	{r3, r4, r5, lr}
 800841e:	2300      	movs	r3, #0
 8008420:	4c06      	ldr	r4, [pc, #24]	; (800843c <_fstat_r+0x20>)
 8008422:	4605      	mov	r5, r0
 8008424:	4608      	mov	r0, r1
 8008426:	4611      	mov	r1, r2
 8008428:	6023      	str	r3, [r4, #0]
 800842a:	f7fd f9b2 	bl	8005792 <_fstat>
 800842e:	1c43      	adds	r3, r0, #1
 8008430:	d102      	bne.n	8008438 <_fstat_r+0x1c>
 8008432:	6823      	ldr	r3, [r4, #0]
 8008434:	b103      	cbz	r3, 8008438 <_fstat_r+0x1c>
 8008436:	602b      	str	r3, [r5, #0]
 8008438:	bd38      	pop	{r3, r4, r5, pc}
 800843a:	bf00      	nop
 800843c:	20000f78 	.word	0x20000f78

08008440 <_isatty_r>:
 8008440:	b538      	push	{r3, r4, r5, lr}
 8008442:	2300      	movs	r3, #0
 8008444:	4c05      	ldr	r4, [pc, #20]	; (800845c <_isatty_r+0x1c>)
 8008446:	4605      	mov	r5, r0
 8008448:	4608      	mov	r0, r1
 800844a:	6023      	str	r3, [r4, #0]
 800844c:	f7fd f9a6 	bl	800579c <_isatty>
 8008450:	1c43      	adds	r3, r0, #1
 8008452:	d102      	bne.n	800845a <_isatty_r+0x1a>
 8008454:	6823      	ldr	r3, [r4, #0]
 8008456:	b103      	cbz	r3, 800845a <_isatty_r+0x1a>
 8008458:	602b      	str	r3, [r5, #0]
 800845a:	bd38      	pop	{r3, r4, r5, pc}
 800845c:	20000f78 	.word	0x20000f78

08008460 <_lseek_r>:
 8008460:	b538      	push	{r3, r4, r5, lr}
 8008462:	4605      	mov	r5, r0
 8008464:	4608      	mov	r0, r1
 8008466:	4611      	mov	r1, r2
 8008468:	2200      	movs	r2, #0
 800846a:	4c05      	ldr	r4, [pc, #20]	; (8008480 <_lseek_r+0x20>)
 800846c:	6022      	str	r2, [r4, #0]
 800846e:	461a      	mov	r2, r3
 8008470:	f7fd f996 	bl	80057a0 <_lseek>
 8008474:	1c43      	adds	r3, r0, #1
 8008476:	d102      	bne.n	800847e <_lseek_r+0x1e>
 8008478:	6823      	ldr	r3, [r4, #0]
 800847a:	b103      	cbz	r3, 800847e <_lseek_r+0x1e>
 800847c:	602b      	str	r3, [r5, #0]
 800847e:	bd38      	pop	{r3, r4, r5, pc}
 8008480:	20000f78 	.word	0x20000f78

08008484 <_malloc_usable_size_r>:
 8008484:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8008488:	2800      	cmp	r0, #0
 800848a:	f1a0 0004 	sub.w	r0, r0, #4
 800848e:	bfbc      	itt	lt
 8008490:	580b      	ldrlt	r3, [r1, r0]
 8008492:	18c0      	addlt	r0, r0, r3
 8008494:	4770      	bx	lr
	...

08008498 <_read_r>:
 8008498:	b538      	push	{r3, r4, r5, lr}
 800849a:	4605      	mov	r5, r0
 800849c:	4608      	mov	r0, r1
 800849e:	4611      	mov	r1, r2
 80084a0:	2200      	movs	r2, #0
 80084a2:	4c05      	ldr	r4, [pc, #20]	; (80084b8 <_read_r+0x20>)
 80084a4:	6022      	str	r2, [r4, #0]
 80084a6:	461a      	mov	r2, r3
 80084a8:	f7fd f93a 	bl	8005720 <_read>
 80084ac:	1c43      	adds	r3, r0, #1
 80084ae:	d102      	bne.n	80084b6 <_read_r+0x1e>
 80084b0:	6823      	ldr	r3, [r4, #0]
 80084b2:	b103      	cbz	r3, 80084b6 <_read_r+0x1e>
 80084b4:	602b      	str	r3, [r5, #0]
 80084b6:	bd38      	pop	{r3, r4, r5, pc}
 80084b8:	20000f78 	.word	0x20000f78

080084bc <_init>:
 80084bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084be:	bf00      	nop
 80084c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80084c2:	bc08      	pop	{r3}
 80084c4:	469e      	mov	lr, r3
 80084c6:	4770      	bx	lr

080084c8 <_fini>:
 80084c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084ca:	bf00      	nop
 80084cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80084ce:	bc08      	pop	{r3}
 80084d0:	469e      	mov	lr, r3
 80084d2:	4770      	bx	lr
