Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Tue Dec  3 18:04:16 2024
| Host         : Cesar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopCronometro_timing_summary_routed.rpt -pb TopCronometro_timing_summary_routed.pb -rpx TopCronometro_timing_summary_routed.rpx -warn_on_violation
| Design       : TopCronometro
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    57          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (72)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (117)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (72)
-------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: ce_P (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: u0/aux_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u11/u1/FSM_sequential_estadoActual_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u11/u1/FSM_sequential_estadoActual_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u2/fin_59_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (117)
--------------------------------------------------
 There are 117 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.248        0.000                      0                   88        0.190        0.000                      0                   88        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.248        0.000                      0                   88        0.190        0.000                      0                   88        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.248ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 u7/cuenta_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u7/cuenta_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.890ns (21.356%)  route 3.277ns (78.644%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.633     5.154    u7/CLK
    SLICE_X64Y13         FDRE                                         r  u7/cuenta_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  u7/cuenta_reg[22]/Q
                         net (fo=2, routed)           1.428     7.101    u7/cuenta_reg_n_0_[22]
    SLICE_X65Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.225 f  u7/cuenta[25]_i_5/O
                         net (fo=1, routed)           0.807     8.032    u7/cuenta[25]_i_5_n_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.156 f  u7/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.151     8.307    u7/cuenta[25]_i_3_n_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.431 r  u7/cuenta[25]_i_1/O
                         net (fo=27, routed)          0.891     9.322    u7/cuenta[25]_i_1_n_0
    SLICE_X64Y14         FDRE                                         r  u7/cuenta_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.514    14.855    u7/CLK
    SLICE_X64Y14         FDRE                                         r  u7/cuenta_reg[25]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X64Y14         FDRE (Setup_fdre_C_R)       -0.524    14.570    u7/cuenta_reg[25]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -9.322    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.360ns  (required time - arrival time)
  Source:                 u7/cuenta_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u7/cuenta_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 0.890ns (21.938%)  route 3.167ns (78.062%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.633     5.154    u7/CLK
    SLICE_X64Y13         FDRE                                         r  u7/cuenta_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  u7/cuenta_reg[22]/Q
                         net (fo=2, routed)           1.428     7.101    u7/cuenta_reg_n_0_[22]
    SLICE_X65Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.225 f  u7/cuenta[25]_i_5/O
                         net (fo=1, routed)           0.807     8.032    u7/cuenta[25]_i_5_n_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.156 f  u7/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.151     8.307    u7/cuenta[25]_i_3_n_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.431 r  u7/cuenta[25]_i_1/O
                         net (fo=27, routed)          0.780     9.211    u7/cuenta[25]_i_1_n_0
    SLICE_X64Y12         FDRE                                         r  u7/cuenta_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.515    14.856    u7/CLK
    SLICE_X64Y12         FDRE                                         r  u7/cuenta_reg[17]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X64Y12         FDRE (Setup_fdre_C_R)       -0.524    14.571    u7/cuenta_reg[17]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.360    

Slack (MET) :             5.360ns  (required time - arrival time)
  Source:                 u7/cuenta_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u7/cuenta_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 0.890ns (21.938%)  route 3.167ns (78.062%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.633     5.154    u7/CLK
    SLICE_X64Y13         FDRE                                         r  u7/cuenta_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  u7/cuenta_reg[22]/Q
                         net (fo=2, routed)           1.428     7.101    u7/cuenta_reg_n_0_[22]
    SLICE_X65Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.225 f  u7/cuenta[25]_i_5/O
                         net (fo=1, routed)           0.807     8.032    u7/cuenta[25]_i_5_n_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.156 f  u7/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.151     8.307    u7/cuenta[25]_i_3_n_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.431 r  u7/cuenta[25]_i_1/O
                         net (fo=27, routed)          0.780     9.211    u7/cuenta[25]_i_1_n_0
    SLICE_X64Y12         FDRE                                         r  u7/cuenta_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.515    14.856    u7/CLK
    SLICE_X64Y12         FDRE                                         r  u7/cuenta_reg[18]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X64Y12         FDRE (Setup_fdre_C_R)       -0.524    14.571    u7/cuenta_reg[18]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.360    

Slack (MET) :             5.360ns  (required time - arrival time)
  Source:                 u7/cuenta_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u7/cuenta_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 0.890ns (21.938%)  route 3.167ns (78.062%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.633     5.154    u7/CLK
    SLICE_X64Y13         FDRE                                         r  u7/cuenta_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  u7/cuenta_reg[22]/Q
                         net (fo=2, routed)           1.428     7.101    u7/cuenta_reg_n_0_[22]
    SLICE_X65Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.225 f  u7/cuenta[25]_i_5/O
                         net (fo=1, routed)           0.807     8.032    u7/cuenta[25]_i_5_n_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.156 f  u7/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.151     8.307    u7/cuenta[25]_i_3_n_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.431 r  u7/cuenta[25]_i_1/O
                         net (fo=27, routed)          0.780     9.211    u7/cuenta[25]_i_1_n_0
    SLICE_X64Y12         FDRE                                         r  u7/cuenta_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.515    14.856    u7/CLK
    SLICE_X64Y12         FDRE                                         r  u7/cuenta_reg[19]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X64Y12         FDRE (Setup_fdre_C_R)       -0.524    14.571    u7/cuenta_reg[19]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.360    

Slack (MET) :             5.360ns  (required time - arrival time)
  Source:                 u7/cuenta_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u7/cuenta_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 0.890ns (21.938%)  route 3.167ns (78.062%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.633     5.154    u7/CLK
    SLICE_X64Y13         FDRE                                         r  u7/cuenta_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  u7/cuenta_reg[22]/Q
                         net (fo=2, routed)           1.428     7.101    u7/cuenta_reg_n_0_[22]
    SLICE_X65Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.225 f  u7/cuenta[25]_i_5/O
                         net (fo=1, routed)           0.807     8.032    u7/cuenta[25]_i_5_n_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.156 f  u7/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.151     8.307    u7/cuenta[25]_i_3_n_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.431 r  u7/cuenta[25]_i_1/O
                         net (fo=27, routed)          0.780     9.211    u7/cuenta[25]_i_1_n_0
    SLICE_X64Y12         FDRE                                         r  u7/cuenta_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.515    14.856    u7/CLK
    SLICE_X64Y12         FDRE                                         r  u7/cuenta_reg[20]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X64Y12         FDRE (Setup_fdre_C_R)       -0.524    14.571    u7/cuenta_reg[20]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.360    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 u7/cuenta_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u7/cuenta_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.890ns (22.090%)  route 3.139ns (77.910%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.633     5.154    u7/CLK
    SLICE_X64Y13         FDRE                                         r  u7/cuenta_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  u7/cuenta_reg[22]/Q
                         net (fo=2, routed)           1.428     7.101    u7/cuenta_reg_n_0_[22]
    SLICE_X65Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.225 f  u7/cuenta[25]_i_5/O
                         net (fo=1, routed)           0.807     8.032    u7/cuenta[25]_i_5_n_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.156 f  u7/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.151     8.307    u7/cuenta[25]_i_3_n_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.431 r  u7/cuenta[25]_i_1/O
                         net (fo=27, routed)          0.752     9.183    u7/cuenta[25]_i_1_n_0
    SLICE_X64Y13         FDRE                                         r  u7/cuenta_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.514    14.855    u7/CLK
    SLICE_X64Y13         FDRE                                         r  u7/cuenta_reg[21]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X64Y13         FDRE (Setup_fdre_C_R)       -0.524    14.595    u7/cuenta_reg[21]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  5.412    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 u7/cuenta_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u7/cuenta_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.890ns (22.090%)  route 3.139ns (77.910%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.633     5.154    u7/CLK
    SLICE_X64Y13         FDRE                                         r  u7/cuenta_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  u7/cuenta_reg[22]/Q
                         net (fo=2, routed)           1.428     7.101    u7/cuenta_reg_n_0_[22]
    SLICE_X65Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.225 f  u7/cuenta[25]_i_5/O
                         net (fo=1, routed)           0.807     8.032    u7/cuenta[25]_i_5_n_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.156 f  u7/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.151     8.307    u7/cuenta[25]_i_3_n_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.431 r  u7/cuenta[25]_i_1/O
                         net (fo=27, routed)          0.752     9.183    u7/cuenta[25]_i_1_n_0
    SLICE_X64Y13         FDRE                                         r  u7/cuenta_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.514    14.855    u7/CLK
    SLICE_X64Y13         FDRE                                         r  u7/cuenta_reg[22]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X64Y13         FDRE (Setup_fdre_C_R)       -0.524    14.595    u7/cuenta_reg[22]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  5.412    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 u7/cuenta_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u7/cuenta_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.890ns (22.090%)  route 3.139ns (77.910%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.633     5.154    u7/CLK
    SLICE_X64Y13         FDRE                                         r  u7/cuenta_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  u7/cuenta_reg[22]/Q
                         net (fo=2, routed)           1.428     7.101    u7/cuenta_reg_n_0_[22]
    SLICE_X65Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.225 f  u7/cuenta[25]_i_5/O
                         net (fo=1, routed)           0.807     8.032    u7/cuenta[25]_i_5_n_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.156 f  u7/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.151     8.307    u7/cuenta[25]_i_3_n_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.431 r  u7/cuenta[25]_i_1/O
                         net (fo=27, routed)          0.752     9.183    u7/cuenta[25]_i_1_n_0
    SLICE_X64Y13         FDRE                                         r  u7/cuenta_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.514    14.855    u7/CLK
    SLICE_X64Y13         FDRE                                         r  u7/cuenta_reg[23]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X64Y13         FDRE (Setup_fdre_C_R)       -0.524    14.595    u7/cuenta_reg[23]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  5.412    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 u7/cuenta_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u7/cuenta_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.890ns (22.090%)  route 3.139ns (77.910%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.633     5.154    u7/CLK
    SLICE_X64Y13         FDRE                                         r  u7/cuenta_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  u7/cuenta_reg[22]/Q
                         net (fo=2, routed)           1.428     7.101    u7/cuenta_reg_n_0_[22]
    SLICE_X65Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.225 f  u7/cuenta[25]_i_5/O
                         net (fo=1, routed)           0.807     8.032    u7/cuenta[25]_i_5_n_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.156 f  u7/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.151     8.307    u7/cuenta[25]_i_3_n_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.431 r  u7/cuenta[25]_i_1/O
                         net (fo=27, routed)          0.752     9.183    u7/cuenta[25]_i_1_n_0
    SLICE_X64Y13         FDRE                                         r  u7/cuenta_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.514    14.855    u7/CLK
    SLICE_X64Y13         FDRE                                         r  u7/cuenta_reg[24]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X64Y13         FDRE (Setup_fdre_C_R)       -0.524    14.595    u7/cuenta_reg[24]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  5.412    

Slack (MET) :             5.479ns  (required time - arrival time)
  Source:                 u7/cuenta_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u7/cuenta_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 0.890ns (22.585%)  route 3.051ns (77.415%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.633     5.154    u7/CLK
    SLICE_X64Y13         FDRE                                         r  u7/cuenta_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  u7/cuenta_reg[22]/Q
                         net (fo=2, routed)           1.428     7.101    u7/cuenta_reg_n_0_[22]
    SLICE_X65Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.225 f  u7/cuenta[25]_i_5/O
                         net (fo=1, routed)           0.807     8.032    u7/cuenta[25]_i_5_n_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.156 f  u7/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.151     8.307    u7/cuenta[25]_i_3_n_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.431 r  u7/cuenta[25]_i_1/O
                         net (fo=27, routed)          0.664     9.095    u7/cuenta[25]_i_1_n_0
    SLICE_X64Y8          FDRE                                         r  u7/cuenta_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.518    14.859    u7/CLK
    SLICE_X64Y8          FDRE                                         r  u7/cuenta_reg[1]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X64Y8          FDRE (Setup_fdre_C_R)       -0.524    14.574    u7/cuenta_reg[1]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  5.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u0/unseg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/aux_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.563     1.446    u0/CLK
    SLICE_X37Y46         FDRE                                         r  u0/unseg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  u0/unseg_reg/Q
                         net (fo=1, routed)           0.054     1.629    u0/unseg
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.099     1.728 r  u0/aux_i_1__0/O
                         net (fo=1, routed)           0.000     1.728    u0/aux_i_1__0_n_0
    SLICE_X37Y46         FDRE                                         r  u0/aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.832     1.959    u0/CLK
    SLICE_X37Y46         FDRE                                         r  u0/aux_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    u0/aux_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u7/unseg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u7/aux_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.593     1.476    u7/CLK
    SLICE_X63Y11         FDRE                                         r  u7/unseg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y11         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  u7/unseg_reg/Q
                         net (fo=1, routed)           0.054     1.659    u7/unseg_reg_n_0
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.099     1.758 r  u7/aux_i_1/O
                         net (fo=1, routed)           0.000     1.758    u7/aux_i_1_n_0
    SLICE_X63Y11         FDRE                                         r  u7/aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.864     1.991    u7/CLK
    SLICE_X63Y11         FDRE                                         r  u7/aux_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y11         FDRE (Hold_fdre_C_D)         0.091     1.567    u7/aux_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 u7/cuenta_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u7/cuenta_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.593     1.476    u7/CLK
    SLICE_X64Y10         FDRE                                         r  u7/cuenta_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y10         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  u7/cuenta_reg[11]/Q
                         net (fo=2, routed)           0.125     1.766    u7/cuenta_reg_n_0_[11]
    SLICE_X64Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  u7/cuenta0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.876    u7/cuenta0_carry__1_n_5
    SLICE_X64Y10         FDRE                                         r  u7/cuenta_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.864     1.991    u7/CLK
    SLICE_X64Y10         FDRE                                         r  u7/cuenta_reg[11]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y10         FDRE (Hold_fdre_C_D)         0.134     1.610    u7/cuenta_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 u7/cuenta_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u7/cuenta_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.593     1.476    u7/CLK
    SLICE_X64Y11         FDRE                                         r  u7/cuenta_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  u7/cuenta_reg[15]/Q
                         net (fo=2, routed)           0.125     1.766    u7/cuenta_reg_n_0_[15]
    SLICE_X64Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  u7/cuenta0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.876    u7/cuenta0_carry__2_n_5
    SLICE_X64Y11         FDRE                                         r  u7/cuenta_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.864     1.991    u7/CLK
    SLICE_X64Y11         FDRE                                         r  u7/cuenta_reg[15]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y11         FDRE (Hold_fdre_C_D)         0.134     1.610    u7/cuenta_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u7/cuenta_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u7/cuenta_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.592     1.475    u7/CLK
    SLICE_X64Y12         FDRE                                         r  u7/cuenta_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  u7/cuenta_reg[19]/Q
                         net (fo=2, routed)           0.127     1.766    u7/cuenta_reg_n_0_[19]
    SLICE_X64Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  u7/cuenta0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.876    u7/cuenta0_carry__3_n_5
    SLICE_X64Y12         FDRE                                         r  u7/cuenta_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.862     1.989    u7/CLK
    SLICE_X64Y12         FDRE                                         r  u7/cuenta_reg[19]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X64Y12         FDRE (Hold_fdre_C_D)         0.134     1.609    u7/cuenta_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u7/cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u7/cuenta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.594     1.477    u7/CLK
    SLICE_X64Y8          FDRE                                         r  u7/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  u7/cuenta_reg[3]/Q
                         net (fo=2, routed)           0.127     1.768    u7/cuenta_reg_n_0_[3]
    SLICE_X64Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.878 r  u7/cuenta0_carry/O[2]
                         net (fo=1, routed)           0.000     1.878    u7/cuenta0_carry_n_5
    SLICE_X64Y8          FDRE                                         r  u7/cuenta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.865     1.992    u7/CLK
    SLICE_X64Y8          FDRE                                         r  u7/cuenta_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X64Y8          FDRE (Hold_fdre_C_D)         0.134     1.611    u7/cuenta_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u7/cuenta_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u7/cuenta_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.594     1.477    u7/CLK
    SLICE_X64Y9          FDRE                                         r  u7/cuenta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y9          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  u7/cuenta_reg[7]/Q
                         net (fo=2, routed)           0.127     1.768    u7/cuenta_reg_n_0_[7]
    SLICE_X64Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.878 r  u7/cuenta0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.878    u7/cuenta0_carry__0_n_5
    SLICE_X64Y9          FDRE                                         r  u7/cuenta_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.865     1.992    u7/CLK
    SLICE_X64Y9          FDRE                                         r  u7/cuenta_reg[7]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X64Y9          FDRE (Hold_fdre_C_D)         0.134     1.611    u7/cuenta_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u7/cuenta_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u7/cuenta_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.474    u7/CLK
    SLICE_X64Y13         FDRE                                         r  u7/cuenta_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  u7/cuenta_reg[23]/Q
                         net (fo=2, routed)           0.127     1.765    u7/cuenta_reg_n_0_[23]
    SLICE_X64Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.875 r  u7/cuenta0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.875    u7/cuenta0_carry__4_n_5
    SLICE_X64Y13         FDRE                                         r  u7/cuenta_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     1.988    u7/CLK
    SLICE_X64Y13         FDRE                                         r  u7/cuenta_reg[23]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y13         FDRE (Hold_fdre_C_D)         0.134     1.608    u7/cuenta_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.563     1.446    u0/CLK
    SLICE_X37Y44         FDRE                                         r  u0/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  u0/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.178     1.765    u0/cuenta[0]
    SLICE_X37Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.810 r  u0/cuenta[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.810    u0/p_1_in[0]
    SLICE_X37Y44         FDRE                                         r  u0/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.832     1.959    u0/CLK
    SLICE_X37Y44         FDRE                                         r  u0/cuenta_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.091     1.537    u0/cuenta_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 u7/cuenta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u7/cuenta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.593     1.476    u7/CLK
    SLICE_X65Y11         FDRE                                         r  u7/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  u7/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.179     1.796    u7/cuenta_reg_n_0_[0]
    SLICE_X65Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.841 r  u7/cuenta[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.841    u7/cuenta[0]_i_1__5_n_0
    SLICE_X65Y11         FDRE                                         r  u7/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.864     1.991    u7/CLK
    SLICE_X65Y11         FDRE                                         r  u7/cuenta_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X65Y11         FDRE (Hold_fdre_C_D)         0.091     1.567    u7/cuenta_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   u0/aux_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y44   u0/cuenta_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   u0/cuenta_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   u0/cuenta_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   u0/cuenta_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   u0/cuenta_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   u0/cuenta_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   u0/cuenta_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   u0/cuenta_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   u0/aux_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   u0/aux_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   u0/cuenta_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   u0/cuenta_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   u0/cuenta_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   u0/cuenta_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   u0/cuenta_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   u0/cuenta_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   u0/cuenta_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   u0/cuenta_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   u0/aux_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   u0/aux_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   u0/cuenta_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   u0/cuenta_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   u0/cuenta_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   u0/cuenta_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   u0/cuenta_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   u0/cuenta_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   u0/cuenta_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   u0/cuenta_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           128 Endpoints
Min Delay           128 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u2/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.746ns  (logic 4.725ns (48.486%)  route 5.021ns (51.514%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE                         0.000     0.000 r  u2/cuenta_reg[1]/C
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u2/cuenta_reg[1]/Q
                         net (fo=11, routed)          1.189     1.608    u2/cuenta_reg_n_0_[1]
    SLICE_X65Y27         LUT5 (Prop_lut5_I0_O)        0.299     1.907 r  u2/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.810     2.717    u2/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.841 r  u2/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.948     3.788    u2/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.150     3.938 r  u2/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.074     6.013    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.733     9.746 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.746    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.558ns  (logic 4.710ns (49.276%)  route 4.848ns (50.724%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE                         0.000     0.000 r  u2/cuenta_reg[1]/C
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u2/cuenta_reg[1]/Q
                         net (fo=11, routed)          1.189     1.608    u2/cuenta_reg_n_0_[1]
    SLICE_X65Y27         LUT5 (Prop_lut5_I0_O)        0.299     1.907 r  u2/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.810     2.717    u2/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.841 r  u2/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.181     4.021    u2/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.154     4.175 r  u2/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.669     5.844    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714     9.558 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.558    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.557ns  (logic 4.470ns (46.775%)  route 5.087ns (53.225%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE                         0.000     0.000 r  u2/cuenta_reg[1]/C
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u2/cuenta_reg[1]/Q
                         net (fo=11, routed)          1.189     1.608    u2/cuenta_reg_n_0_[1]
    SLICE_X65Y27         LUT5 (Prop_lut5_I0_O)        0.299     1.907 r  u2/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.810     2.717    u2/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.841 r  u2/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.181     4.021    u2/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y24         LUT4 (Prop_lut4_I3_O)        0.124     4.145 r  u2/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.907     6.053    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.557 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.557    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.481ns  (logic 4.729ns (49.881%)  route 4.752ns (50.119%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE                         0.000     0.000 r  u2/cuenta_reg[1]/C
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u2/cuenta_reg[1]/Q
                         net (fo=11, routed)          1.189     1.608    u2/cuenta_reg_n_0_[1]
    SLICE_X65Y27         LUT5 (Prop_lut5_I0_O)        0.299     1.907 f  u2/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.810     2.717    u2/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.841 f  u2/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.946     3.786    u2/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y24         LUT3 (Prop_lut3_I0_O)        0.150     3.936 r  u2/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     5.744    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.737     9.481 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.481    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.260ns  (logic 4.502ns (48.614%)  route 4.758ns (51.386%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE                         0.000     0.000 r  u2/cuenta_reg[1]/C
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u2/cuenta_reg[1]/Q
                         net (fo=11, routed)          1.189     1.608    u2/cuenta_reg_n_0_[1]
    SLICE_X65Y27         LUT5 (Prop_lut5_I0_O)        0.299     1.907 r  u2/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.810     2.717    u2/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.841 r  u2/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.948     3.788    u2/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y24         LUT3 (Prop_lut3_I0_O)        0.124     3.912 r  u2/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.812     5.724    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     9.260 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.260    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.160ns  (logic 4.486ns (48.971%)  route 4.674ns (51.029%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE                         0.000     0.000 r  u2/cuenta_reg[1]/C
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u2/cuenta_reg[1]/Q
                         net (fo=11, routed)          1.189     1.608    u2/cuenta_reg_n_0_[1]
    SLICE_X65Y27         LUT5 (Prop_lut5_I0_O)        0.299     1.907 f  u2/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.810     2.717    u2/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.841 f  u2/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.946     3.786    u2/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y24         LUT3 (Prop_lut3_I0_O)        0.124     3.910 r  u2/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.730     5.640    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.160 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.160    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.057ns  (logic 4.501ns (49.698%)  route 4.556ns (50.302%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE                         0.000     0.000 r  u2/cuenta_reg[1]/C
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u2/cuenta_reg[1]/Q
                         net (fo=11, routed)          1.189     1.608    u2/cuenta_reg_n_0_[1]
    SLICE_X65Y27         LUT5 (Prop_lut5_I0_O)        0.299     1.907 r  u2/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.810     2.717    u2/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.841 r  u2/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.617     3.458    u2/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y25         LUT3 (Prop_lut3_I0_O)        0.124     3.582 r  u2/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.940     5.522    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.057 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.057    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/cuenta_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Anodos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.354ns  (logic 4.519ns (61.454%)  route 2.835ns (38.546%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE                         0.000     0.000 r  u5/cuenta_reg[1]/C
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  u5/cuenta_reg[1]/Q
                         net (fo=11, routed)          1.171     1.649    u5/cuenta_reg[1]_0
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.329     1.978 r  u5/Anodos_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.664     3.642    Anodos_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712     7.354 r  Anodos_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.354    Anodos[3]
    W4                                                                r  Anodos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/cuenta_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Anodos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.300ns  (logic 4.278ns (58.605%)  route 3.022ns (41.395%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE                         0.000     0.000 r  u5/cuenta_reg[1]/C
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u5/cuenta_reg[1]/Q
                         net (fo=11, routed)          1.171     1.649    u5/cuenta_reg[1]_0
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.301     1.950 r  u5/Anodos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.851     3.801    Anodos_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     7.300 r  Anodos_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.300    Anodos[1]
    U4                                                                r  Anodos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/cuenta_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Anodos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.058ns  (logic 4.514ns (63.954%)  route 2.544ns (36.046%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE                         0.000     0.000 r  u5/cuenta_reg[1]/C
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u5/cuenta_reg[1]/Q
                         net (fo=11, routed)          0.680     1.158    u5/cuenta_reg[1]_0
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.330     1.488 r  u5/Anodos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.864     3.352    Anodos_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.706     7.058 r  Anodos_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.058    Anodos[0]
    U2                                                                r  Anodos[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u4/cuenta_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/unseg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE                         0.000     0.000 r  u4/cuenta_reg[0]/C
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u4/cuenta_reg[0]/Q
                         net (fo=2, routed)           0.067     0.231    u4/cuenta_reg_n_0_[0]
    SLICE_X64Y28         FDRE                                         r  u4/unseg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u10/u0/cuenta_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u10/u0/cuenta_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.747%)  route 0.125ns (40.253%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE                         0.000     0.000 r  u10/u0/cuenta_reg[5]/C
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u10/u0/cuenta_reg[5]/Q
                         net (fo=3, routed)           0.125     0.266    u10/u0/cuenta_reg_n_0_[5]
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.045     0.311 r  u10/u0/cuenta[5]_i_1/O
                         net (fo=1, routed)           0.000     0.311    u10/u0/cuenta[5]_i_1_n_0
    SLICE_X61Y24         FDCE                                         r  u10/u0/cuenta_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u10/u0/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u10/u0/unseg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE                         0.000     0.000 r  u10/u0/cuenta_reg[2]/C
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u10/u0/cuenta_reg[2]/Q
                         net (fo=7, routed)           0.134     0.275    u10/u0/cuenta_reg_n_0_[2]
    SLICE_X60Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.320 r  u10/u0/unseg_i_1/O
                         net (fo=1, routed)           0.000     0.320    u10/u0/unseg_i_1_n_0
    SLICE_X60Y23         FDCE                                         r  u10/u0/unseg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u10/u0/cuenta_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u10/u0/cuenta_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.176%)  route 0.145ns (43.824%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE                         0.000     0.000 r  u10/u0/cuenta_reg[4]/C
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u10/u0/cuenta_reg[4]/Q
                         net (fo=5, routed)           0.145     0.286    u10/u0/cuenta_reg_n_0_[4]
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.045     0.331 r  u10/u0/cuenta[4]_i_1/O
                         net (fo=1, routed)           0.000     0.331    u10/u0/cuenta[4]_i_1_n_0
    SLICE_X61Y24         FDCE                                         r  u10/u0/cuenta_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u11/u0/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u11/u0/cuenta_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.227ns (66.690%)  route 0.113ns (33.310%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDCE                         0.000     0.000 r  u11/u0/cuenta_reg[1]/C
    SLICE_X59Y28         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u11/u0/cuenta_reg[1]/Q
                         net (fo=7, routed)           0.113     0.241    u11/u0/cuenta_reg[6]_0[1]
    SLICE_X59Y28         LUT6 (Prop_lut6_I2_O)        0.099     0.340 r  u11/u0/cuenta[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.340    u11/u0/cuenta[3]_i_1__0_n_0
    SLICE_X59Y28         FDCE                                         r  u11/u0/cuenta_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u11/u0/cuenta_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u11/u0/cuenta_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.226ns (65.971%)  route 0.117ns (34.029%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE                         0.000     0.000 r  u11/u0/cuenta_reg[6]/C
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u11/u0/cuenta_reg[6]/Q
                         net (fo=4, routed)           0.117     0.245    u11/u0/cuenta_reg[6]_0[2]
    SLICE_X58Y28         LUT6 (Prop_lut6_I4_O)        0.098     0.343 r  u11/u0/cuenta[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.343    u11/u0/cuenta[8]_i_1__0_n_0
    SLICE_X58Y28         FDCE                                         r  u11/u0/cuenta_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u10/u0/cuenta_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u10/u0/cuenta_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.246ns (70.822%)  route 0.101ns (29.178%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE                         0.000     0.000 r  u10/u0/cuenta_reg[6]/C
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  u10/u0/cuenta_reg[6]/Q
                         net (fo=5, routed)           0.101     0.249    u10/u0/Q[2]
    SLICE_X60Y24         LUT5 (Prop_lut5_I3_O)        0.098     0.347 r  u10/u0/cuenta[8]_i_1/O
                         net (fo=1, routed)           0.000     0.347    u10/u0/cuenta[8]_i_1_n_0
    SLICE_X60Y24         FDCE                                         r  u10/u0/cuenta_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u10/u0/cuenta_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u10/u0/cuenta_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.246ns (70.417%)  route 0.103ns (29.583%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE                         0.000     0.000 r  u10/u0/cuenta_reg[6]/C
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  u10/u0/cuenta_reg[6]/Q
                         net (fo=5, routed)           0.103     0.251    u10/u0/Q[2]
    SLICE_X60Y24         LUT5 (Prop_lut5_I3_O)        0.098     0.349 r  u10/u0/cuenta[7]_i_1/O
                         net (fo=1, routed)           0.000     0.349    u10/u0/cuenta[7]_i_1_n_0
    SLICE_X60Y24         FDCE                                         r  u10/u0/cuenta_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE                         0.000     0.000 r  u1/cuenta_reg[0]/C
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u1/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    u1/cuenta_reg_n_0_[0]
    SLICE_X63Y19         LUT1 (Prop_lut1_I0_O)        0.042     0.351 r  u1/cuenta[0]_i_1__4/O
                         net (fo=1, routed)           0.000     0.351    u1/cuenta[0]
    SLICE_X63Y19         FDCE                                         r  u1/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u10/u0/unseg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u10/u1/FSM_sequential_estadoActual_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE                         0.000     0.000 r  u10/u0/unseg_reg/C
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  u10/u0/unseg_reg/Q
                         net (fo=2, routed)           0.163     0.327    u10/u1/sg1
    SLICE_X60Y23         LUT4 (Prop_lut4_I0_O)        0.043     0.370 r  u10/u1/FSM_sequential_estadoActual[1]_i_1/O
                         net (fo=1, routed)           0.000     0.370    u10/u1/estadoSiguiente[1]
    SLICE_X60Y23         FDCE                                         r  u10/u1/FSM_sequential_estadoActual_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u7/aux_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            punto
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.624ns  (logic 3.954ns (70.293%)  route 1.671ns (29.707%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.635     5.156    u7/CLK
    SLICE_X63Y11         FDRE                                         r  u7/aux_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y11         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  u7/aux_reg/Q
                         net (fo=2, routed)           1.671     7.283    punto_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498    10.781 r  punto_OBUF_inst/O
                         net (fo=0)                   0.000    10.781    punto
    V7                                                                r  punto (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u7/aux_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            punto
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.678ns  (logic 1.340ns (79.861%)  route 0.338ns (20.139%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.593     1.476    u7/CLK
    SLICE_X63Y11         FDRE                                         r  u7/aux_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y11         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  u7/aux_reg/Q
                         net (fo=2, routed)           0.338     1.955    punto_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.199     3.154 r  punto_OBUF_inst/O
                         net (fo=0)                   0.000     3.154    punto
    V7                                                                r  punto (OUT)
  -------------------------------------------------------------------    -------------------





