
---------- Begin Simulation Statistics ----------
simSeconds                                   0.006118                       # Number of seconds simulated (Second)
simTicks                                   6117571000                       # Number of ticks simulated (Tick)
finalTick                                  6117571000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1387.73                       # Real time elapsed on the host (Second)
hostTickRate                                  4408324                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   11458220                       # Number of bytes of host memory used (Byte)
simInsts                                     82226288                       # Number of instructions simulated (Count)
simOps                                      125167296                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    59252                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      90196                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                        12142427                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                        8984621                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1082                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                       8562522                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  2813                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined             1162747                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined          2498525                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                229                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples           10973267                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.780307                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.586141                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                  8060716     73.46%     73.46% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                   681296      6.21%     79.67% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                   825281      7.52%     87.19% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                   458248      4.18%     91.36% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                   364574      3.32%     94.69% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                   291489      2.66%     97.34% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                   145896      1.33%     98.67% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   101333      0.92%     99.60% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                    44434      0.40%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total             10973267                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  42056     42.07%     42.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     42.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     42.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     42.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     42.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    2      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   121      0.12%     42.20% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     42.20% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                   138      0.14%     42.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                 142      0.14%     42.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                 13290     13.30%     55.77% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                11054     11.06%     66.83% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead             7474      7.48%     74.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite           25680     25.69%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass        19210      0.22%      0.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu      5745360     67.10%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult           35      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv        38318      0.45%     67.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd         4369      0.05%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt         1674      0.02%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         8375      0.10%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        16986      0.20%     68.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     68.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt        18677      0.22%     68.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         8831      0.10%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         2555      0.03%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead       937905     10.95%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite       914779     10.68%     90.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead       433506      5.06%     95.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite       411942      4.81%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total       8562522                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.705174                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                              99957                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.011674                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads                26351050                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites                9170126                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses        7588347                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                  1850031                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                  980542                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses          898196                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                    7701628                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                      941641                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                          8524085                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                      1359763                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    38437                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                           2683469                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                        451132                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                     1323706                       # Number of stores executed (Count)
system.cpu0.numRate                          0.702008                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           2404                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                        1169160                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                    5139143                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                      7822956                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              2.362734                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         2.362734                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.423239                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.423239                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  11804675                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                  5918020                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                     543988                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                    477289                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                    3282931                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                   3468047                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                  3829974                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads       1395638                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      1348900                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       165884                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores        24131                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                 571867                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted           508227                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect            19259                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups              326715                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates                8722                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits                 322512                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.987136                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  14501                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                 9                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups           9911                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              5155                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            4756                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted         1238                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts        1153989                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts            20397                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples     10806845                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.723889                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.777241                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0        8289874     76.71%     76.71% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1         941966      8.72%     85.43% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2         509156      4.71%     90.14% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3         287421      2.66%     92.80% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         140599      1.30%     94.10% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         172396      1.60%     95.69% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6          48039      0.44%     96.14% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7          51347      0.48%     96.61% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8         366047      3.39%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total     10806845                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted             5139143                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted               7822956                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                    2533632                       # Number of memory references committed (Count)
system.cpu0.commit.loads                      1237903                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                    413079                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                    868842                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                    7762285                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                10695                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass        11879      0.15%      0.15% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu      5196139     66.42%     66.57% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult           29      0.00%     66.57% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv        35972      0.46%     67.03% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd         3214      0.04%     67.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     67.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt         1504      0.02%     67.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         6746      0.09%     67.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        12083      0.15%     67.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     67.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt        13188      0.17%     67.50% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         7204      0.09%     67.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     67.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift         1366      0.02%     67.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead       822974     10.52%     78.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       888033     11.35%     89.48% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead       414929      5.30%     94.79% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite       407696      5.21%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total      7822956                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples       366047                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.decode.idleCycles                  588930                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles              9083047                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                   791703                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles               486401                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 23186                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved              307570                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1256                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts               9233711                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 5947                       # Number of squashed instructions handled by decode (Count)
system.cpu0.fetch.icacheStallCycles            812887                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                       6119900                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                     571867                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches            342168                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                      9904208                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                  48828                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles               12310                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles        15349                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles       204099                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                   613450                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 4824                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples          10973267                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.872339                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            2.284732                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                 9330148     85.03%     85.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                   60834      0.55%     85.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  169689      1.55%     87.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                  170253      1.55%     88.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  174719      1.59%     90.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  127470      1.16%     91.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                   73601      0.67%     92.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                   48821      0.44%     92.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                  817732      7.45%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total            10973267                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.047097                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.504010                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    23186                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                   4978507                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                  154271                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts               8985703                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                1090                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                 1395638                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                1348900                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  899                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                     7372                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                  141690                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents          2225                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          9923                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect        12665                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               22588                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                 8500480                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount                8486543                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                  5496261                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 10389357                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.698917                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.529028                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.lsq0.forwLoads                     208723                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                 157735                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  94                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation               2225                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 53171                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                3103                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                  2102                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           1237825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            27.748771                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          138.907787                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               1190163     96.15%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19                  64      0.01%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29                  92      0.01%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                 118      0.01%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                2130      0.17%     96.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                 167      0.01%     96.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69                 126      0.01%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                  61      0.00%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                  97      0.01%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                  67      0.01%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109                49      0.00%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119                62      0.01%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129                53      0.00%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139                38      0.00%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149                56      0.00%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159                58      0.00%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169                58      0.00%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179               141      0.01%     96.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189               606      0.05%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199                40      0.00%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209                57      0.00%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219                75      0.01%     96.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229               120      0.01%     96.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239               186      0.02%     96.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249              1099      0.09%     96.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259                44      0.00%     96.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269                41      0.00%     96.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279                67      0.01%     96.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289               153      0.01%     96.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299               271      0.02%     96.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows           41466      3.35%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            2386                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             1237825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                1354127                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                1323908                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                     3151                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                      415                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                 615902                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     3004                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 23186                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                  793629                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles                6578098                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles         22095                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  1064108                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles              2492151                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts               9134952                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents               102574                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents                246653                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                145985                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents               1987483                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.fullRegistersEvents           3037                       # Number of times there has been no free registers (Count)
system.cpu0.rename.renamedOperands           17345215                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                   33176720                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                12919562                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                   589346                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             14759308                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 2585907                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    874                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                  2766079                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                        19410021                       # The number of ROB reads (Count)
system.cpu0.rob.writes                       18120562                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                 5139143                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                   7822956                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu1.numCycles                        11634253                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                        8983647                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                    1082                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                       8561141                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                  2923                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined             1161773                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined          2500043                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                229                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples           10565650                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.810281                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.608962                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                  7654181     72.44%     72.44% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                   680627      6.44%     78.89% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                   825134      7.81%     86.70% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                   457933      4.33%     91.03% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                   364544      3.45%     94.48% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                   291412      2.76%     97.24% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                   145985      1.38%     98.62% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   101371      0.96%     99.58% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                    44463      0.42%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total             10565650                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                  42114     42.09%     42.09% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     42.09% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     42.09% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%     42.09% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     42.09% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%     42.09% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     42.09% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     42.09% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     42.09% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     42.09% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     42.09% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%     42.09% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     42.09% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                   122      0.12%     42.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     42.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                   139      0.14%     42.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                 146      0.15%     42.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                 13305     13.30%     55.80% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                11073     11.07%     66.86% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead             7476      7.47%     74.33% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite           25679     25.67%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass        19040      0.22%      0.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu      5744501     67.10%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           38      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv        38320      0.45%     67.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd         4370      0.05%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt         1662      0.02%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd         8336      0.10%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu        16975      0.20%     68.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     68.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt        18601      0.22%     68.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc         8795      0.10%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift         2578      0.03%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead       937741     10.95%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite       914781     10.69%     90.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead       433465      5.06%     95.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite       411938      4.81%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total       8561141                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.735857                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                             100054                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.011687                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                25941240                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites                9168369                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses        7587198                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                  1849669                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                  980354                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses          898009                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                    7700700                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                      941455                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                          8522559                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                      1359534                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                    38582                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                           2683229                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                        451040                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                     1323695                       # Number of stores executed (Count)
system.cpu1.numRate                          0.732540                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                           2414                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                        1068603                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.committedInsts                    5139143                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                      7822956                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              2.263851                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         2.263851                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.441725                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.441725                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  11802768                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                  5917030                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                     543612                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                    477146                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                    3281898                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                   3467545                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                  3829606                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads       1395504                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      1348921                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads       165864                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores        24003                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                 571914                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted           508147                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect            19262                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups              326708                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates                8742                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                 322502                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.987126                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                  14506                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 9                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups           9987                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits              5152                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses            4835                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted         1232                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts        1152952                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts            20224                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples     10399585                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.752237                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     1.805848                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0        7882805     75.80%     75.80% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1         941816      9.06%     84.86% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         509052      4.89%     89.75% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3         287390      2.76%     92.51% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         140642      1.35%     93.87% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         172433      1.66%     95.52% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6          48037      0.46%     95.99% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7          51369      0.49%     96.48% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8         366041      3.52%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total     10399585                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted             5139143                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted               7822956                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                    2533632                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      1237903                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                    413079                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                    868842                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                    7762285                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                10695                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass        11879      0.15%      0.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu      5196139     66.42%     66.57% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           29      0.00%     66.57% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv        35972      0.46%     67.03% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd         3214      0.04%     67.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     67.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt         1504      0.02%     67.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd         6746      0.09%     67.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu        12083      0.15%     67.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     67.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt        13188      0.17%     67.50% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc         7204      0.09%     67.60% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     67.60% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.60% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift         1366      0.02%     67.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead       822974     10.52%     78.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       888033     11.35%     89.48% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead       414929      5.30%     94.79% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite       407696      5.21%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total      7822956                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples       366041                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.decode.idleCycles                  572291                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles              8692366                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                   791592                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles               486383                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                 23018                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved              307568                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                 1262                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts               9233323                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                 5956                       # Number of squashed instructions handled by decode (Count)
system.cpu1.fetch.icacheStallCycles            795054                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                       6119708                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                     571914                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches            342160                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                      9523819                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                  48504                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles               12206                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles        14270                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.icacheWaitRetryStallCycles       196049                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu1.fetch.cacheLines                   613375                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                 4837                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples          10565650                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             0.905966                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            2.321809                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                 8922526     84.45%     84.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                   60913      0.58%     85.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  169685      1.61%     86.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  170343      1.61%     88.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  174551      1.65%     89.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  127483      1.21%     91.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                   73586      0.70%     91.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                   48830      0.46%     92.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                  817733      7.74%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total            10565650                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.049158                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.526008                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                    23018                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                   4708702                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                  144460                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts               8984729                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                1105                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 1395504                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                1348921                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                  899                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                     7424                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                  131865                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents          2230                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect          9925                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect        12493                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts               22418                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                 8498963                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount                8485207                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                  5495357                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 10387654                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.729330                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.529028                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.lsq0.forwLoads                     208599                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                 157601                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                  93                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation               2230                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                 53192                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                3104                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                  2089                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           1237825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            26.591561                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          133.145722                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               1190359     96.17%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19                  50      0.00%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29                  69      0.01%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                 110      0.01%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                2133      0.17%     96.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59                 127      0.01%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69                 108      0.01%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79                  79      0.01%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89                  70      0.01%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                  69      0.01%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109                54      0.00%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119                56      0.00%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129                40      0.00%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139                38      0.00%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149                60      0.00%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159                50      0.00%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169                67      0.01%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179               139      0.01%     96.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189               583      0.05%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199                39      0.00%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209                67      0.01%     96.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219                84      0.01%     96.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229               164      0.01%     96.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239               279      0.02%     96.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249              1560      0.13%     96.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259                89      0.01%     96.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269                83      0.01%     96.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279               114      0.01%     96.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289               219      0.02%     96.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299               367      0.03%     96.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows           40499      3.27%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            2524                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             1237825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                1353916                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                1323897                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     3271                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                      424                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                 615658                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                     2922                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                 23018                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                  777024                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                6226980                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles         21458                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  1063864                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles              2453306                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts               9134099                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                97832                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                246353                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                137556                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents               1957924                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.fullRegistersEvents           2641                       # Number of times there has been no free registers (Count)
system.cpu1.rename.renamedOperands           17343595                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   33173541                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                12918274                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                   589290                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             14759308                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                 2584287                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                    874                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                  2766006                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                        19001730                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       18118128                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                 5139143                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                   7822956                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu10.numCycles                       11413261                       # Number of cpu cycles simulated (Cycle)
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.instsAdded                       8981489                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu10.nonSpecInstsAdded                   1076                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu10.instsIssued                      8559622                       # Number of instructions issued (Count)
system.cpu10.squashedInstsIssued                 2896                       # Number of squashed instructions issued (Count)
system.cpu10.squashedInstsExamined            1159609                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu10.squashedOperandsExamined         2495889                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu10.squashedNonSpecRemoved               223                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu10.numIssuedDist::samples          10317771                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::mean             0.829600                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::stdev            1.623115                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::0                 7406975     71.79%     71.79% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::1                  680377      6.59%     78.38% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::2                  824802      7.99%     86.38% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::3                  457875      4.44%     90.81% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::4                  364711      3.53%     94.35% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::5                  291283      2.82%     97.17% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::6                  145937      1.41%     98.59% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::7                  101353      0.98%     99.57% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::8                   44458      0.43%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::total            10317771                       # Number of insts issued each cycle (Count)
system.cpu10.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntAlu                 42234     42.18%     42.18% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntMult                    0      0.00%     42.18% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntDiv                     0      0.00%     42.18% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatAdd                   0      0.00%     42.18% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCmp                   0      0.00%     42.18% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCvt                   0      0.00%     42.18% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMult                  0      0.00%     42.18% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMultAcc               0      0.00%     42.18% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatDiv                   0      0.00%     42.18% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMisc                  0      0.00%     42.18% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatSqrt                  0      0.00%     42.18% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAdd                    0      0.00%     42.18% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAddAcc                 0      0.00%     42.18% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAlu                  120      0.12%     42.30% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCmp                    0      0.00%     42.30% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCvt                  141      0.14%     42.44% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMisc                   0      0.00%     42.44% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMult                   0      0.00%     42.44% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMultAcc                0      0.00%     42.44% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShift                140      0.14%     42.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShiftAcc               0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdDiv                    0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSqrt                   0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAdd               0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAlu               0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCmp               0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCvt               0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatDiv               0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMisc              0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMult              0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMultAcc            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatSqrt              0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAdd              0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAlu              0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceCmp              0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAes                    0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAesMix                 0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash               0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash2              0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash             0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash2            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma2              0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma3              0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdPredAlu                0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemRead                13277     13.26%     55.84% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemWrite               11069     11.06%     66.90% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemRead            7466      7.46%     74.36% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemWrite          25675     25.64%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statIssuedInstType_0::No_OpClass        18957      0.22%      0.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntAlu      5743420     67.10%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntMult           36      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntDiv        38325      0.45%     67.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatAdd         4356      0.05%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCmp            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCvt         1698      0.02%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMult            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatDiv            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMisc            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatSqrt            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAdd         8355      0.10%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAlu        16980      0.20%     68.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCmp            0      0.00%     68.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCvt        18617      0.22%     68.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMisc         8814      0.10%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMult            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShift         2573      0.03%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdDiv            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSqrt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAes            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAesMix            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemRead       937410     10.95%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemWrite       914745     10.69%     90.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemRead       433431      5.06%     95.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemWrite       411905      4.81%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::total      8559622                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.issueRate                       0.749972                       # Inst issue rate ((Count/Cycle))
system.cpu10.fuBusy                            100122                       # FU busy when requested (Count)
system.cpu10.fuBusyRate                      0.011697                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu10.intInstQueueReads               25690399                       # Number of integer instruction queue reads (Count)
system.cpu10.intInstQueueWrites               9164341                       # Number of integer instruction queue writes (Count)
system.cpu10.intInstQueueWakeupAccesses       7586135                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu10.fpInstQueueReads                 1849634                       # Number of floating instruction queue reads (Count)
system.cpu10.fpInstQueueWrites                 980050                       # Number of floating instruction queue writes (Count)
system.cpu10.fpInstQueueWakeupAccesses         898034                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu10.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu10.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu10.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu10.intAluAccesses                   7699356                       # Number of integer alu accesses (Count)
system.cpu10.fpAluAccesses                     941431                       # Number of floating point alu accesses (Count)
system.cpu10.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu10.numInsts                         8521240                       # Number of executed instructions (Count)
system.cpu10.numLoadInsts                     1359188                       # Number of load instructions executed (Count)
system.cpu10.numSquashedInsts                   38382                       # Number of squashed instructions skipped in execute (Count)
system.cpu10.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu10.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu10.numRefs                          2682837                       # Number of memory reference insts executed (Count)
system.cpu10.numBranches                       450965                       # Number of branches executed (Count)
system.cpu10.numStoreInsts                    1323649                       # Number of stores executed (Count)
system.cpu10.numRate                         0.746609                       # Inst execution rate ((Count/Cycle))
system.cpu10.timesIdled                          2369                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu10.idleCycles                       1095490                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu10.committedInsts                   5139143                       # Number of Instructions Simulated (Count)
system.cpu10.committedOps                     7822956                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.cpi                             2.220849                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu10.totalCpi                        2.220849                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu10.ipc                             0.450278                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu10.totalIpc                        0.450278                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu10.intRegfileReads                 11801826                       # Number of integer regfile reads (Count)
system.cpu10.intRegfileWrites                 5916193                       # Number of integer regfile writes (Count)
system.cpu10.fpRegfileReads                    543738                       # Number of floating regfile reads (Count)
system.cpu10.fpRegfileWrites                   477134                       # Number of floating regfile writes (Count)
system.cpu10.ccRegfileReads                   3281918                       # number of cc regfile reads (Count)
system.cpu10.ccRegfileWrites                  3467232                       # number of cc regfile writes (Count)
system.cpu10.miscRegfileReads                 3828860                       # number of misc regfile reads (Count)
system.cpu10.miscRegfileWrites                    846                       # number of misc regfile writes (Count)
system.cpu10.MemDepUnit__0.insertedLoads      1395114                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.insertedStores      1348830                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.conflictingLoads       165856                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__0.conflictingStores        24041                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.branchPred.lookups                571340                       # Number of BP lookups (Count)
system.cpu10.branchPred.condPredicted          507740                       # Number of conditional branches predicted (Count)
system.cpu10.branchPred.condIncorrect           19205                       # Number of conditional branches incorrect (Count)
system.cpu10.branchPred.BTBLookups             326524                       # Number of BTB lookups (Count)
system.cpu10.branchPred.BTBUpdates               8691                       # Number of BTB updates (Count)
system.cpu10.branchPred.BTBHits                322292                       # Number of BTB hits (Count)
system.cpu10.branchPred.BTBHitRatio          0.987039                       # BTB Hit Ratio (Ratio)
system.cpu10.branchPred.RASUsed                 14487                       # Number of times the RAS was used to get a target. (Count)
system.cpu10.branchPred.RASIncorrect                6                       # Number of incorrect RAS predictions. (Count)
system.cpu10.branchPred.indirectLookups          9908                       # Number of indirect predictor lookups. (Count)
system.cpu10.branchPred.indirectHits             5175                       # Number of indirect target hits. (Count)
system.cpu10.branchPred.indirectMisses           4733                       # Number of indirect misses. (Count)
system.cpu10.branchPred.indirectMispredicted         1227                       # Number of mispredicted indirect branches. (Count)
system.cpu10.commit.commitSquashedInsts       1150867                       # The number of squashed insts skipped by commit (Count)
system.cpu10.commit.commitNonSpecStalls           853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu10.commit.branchMispredicts           20079                       # The number of times a branch was mispredicted (Count)
system.cpu10.commit.numCommittedDist::samples     10152239                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::mean     0.770565                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::stdev     1.823744                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::0       7635083     75.21%     75.21% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::1        942140      9.28%     84.49% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::2        509159      5.02%     89.50% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::3        287422      2.83%     92.33% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::4        140604      1.38%     93.72% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::5        172469      1.70%     95.42% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::6         48047      0.47%     95.89% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::7         51331      0.51%     96.40% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::8        365984      3.60%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::total     10152239                       # Number of insts commited each cycle (Count)
system.cpu10.commit.instsCommitted            5139143                       # Number of instructions committed (Count)
system.cpu10.commit.opsCommitted              7822956                       # Number of ops (including micro ops) committed (Count)
system.cpu10.commit.memRefs                   2533632                       # Number of memory references committed (Count)
system.cpu10.commit.loads                     1237903                       # Number of loads committed (Count)
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu10.commit.membars                         2                       # Number of memory barriers committed (Count)
system.cpu10.commit.branches                   413079                       # Number of branches committed (Count)
system.cpu10.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu10.commit.floating                   868842                       # Number of committed floating point instructions. (Count)
system.cpu10.commit.integer                   7762285                       # Number of committed integer instructions. (Count)
system.cpu10.commit.functionCalls               10695                       # Number of function calls committed. (Count)
system.cpu10.commit.committedInstType_0::No_OpClass        11879      0.15%      0.15% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntAlu      5196139     66.42%     66.57% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntMult           29      0.00%     66.57% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntDiv        35972      0.46%     67.03% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatAdd         3214      0.04%     67.07% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCmp            0      0.00%     67.07% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCvt         1504      0.02%     67.09% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMult            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatDiv            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMisc            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatSqrt            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAdd         6746      0.09%     67.18% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.18% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAlu        12083      0.15%     67.33% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCmp            0      0.00%     67.33% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCvt        13188      0.17%     67.50% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMisc         7204      0.09%     67.60% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMult            0      0.00%     67.60% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.60% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShift         1366      0.02%     67.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdDiv            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSqrt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMult            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAes            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAesMix            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemRead       822974     10.52%     78.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemWrite       888033     11.35%     89.48% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemRead       414929      5.30%     94.79% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemWrite       407696      5.21%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::total      7822956                       # Class of committed instruction (Count)
system.cpu10.commit.commitEligibleSamples       365984                       # number cycles where commit BW limit reached (Cycle)
system.cpu10.decode.idleCycles                 586826                       # Number of cycles decode is idle (Cycle)
system.cpu10.decode.blockedCycles             8430536                       # Number of cycles decode is blocked (Cycle)
system.cpu10.decode.runCycles                  791192                       # Number of cycles decode is running (Cycle)
system.cpu10.decode.unblockCycles              486351                       # Number of cycles decode is unblocking (Cycle)
system.cpu10.decode.squashCycles                22866                       # Number of cycles decode is squashing (Cycle)
system.cpu10.decode.branchResolved             307430                       # Number of times decode resolved a branch (Count)
system.cpu10.decode.branchMispred                1261                       # Number of times decode detected a branch misprediction (Count)
system.cpu10.decode.decodedInsts              9230205                       # Number of instructions handled by decode (Count)
system.cpu10.decode.squashedInsts                5976                       # Number of squashed instructions handled by decode (Count)
system.cpu10.fetch.icacheStallCycles           807411                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu10.fetch.insts                      6117458                       # Number of instructions fetch has processed (Count)
system.cpu10.fetch.branches                    571340                       # Number of branches that fetch encountered (Count)
system.cpu10.fetch.predictedBranches           341954                       # Number of branches that fetch has predicted taken (Count)
system.cpu10.fetch.cycles                     9273021                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu10.fetch.squashCycles                 48188                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu10.fetch.miscStallCycles               9672                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu10.fetch.pendingTrapStallCycles        13761                       # Number of stall cycles due to pending traps (Cycle)
system.cpu10.fetch.icacheWaitRetryStallCycles       189812                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu10.fetch.cacheLines                  613179                       # Number of cache lines fetched (Count)
system.cpu10.fetch.icacheSquashes                4853                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu10.fetch.nisnDist::samples         10317771                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::mean            0.927290                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::stdev           2.344729                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::0                8675365     84.08%     84.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::1                  60905      0.59%     84.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::2                 169670      1.64%     86.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::3                 170193      1.65%     87.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::4                 174491      1.69%     89.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::5                 127463      1.24%     90.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::6                  73576      0.71%     91.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::7                  48862      0.47%     92.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::8                 817246      7.92%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::total           10317771                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.branchRate                0.050059                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetch.rate                      0.535996                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu10.iew.squashCycles                   22866                       # Number of cycles IEW is squashing (Cycle)
system.cpu10.iew.blockCycles                  4515508                       # Number of cycles IEW is blocking (Cycle)
system.cpu10.iew.unblockCycles                 139578                       # Number of cycles IEW is unblocking (Cycle)
system.cpu10.iew.dispatchedInsts              8982565                       # Number of instructions dispatched to IQ (Count)
system.cpu10.iew.dispSquashedInsts               1092                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu10.iew.dispLoadInsts                1395114                       # Number of dispatched load instructions (Count)
system.cpu10.iew.dispStoreInsts               1348830                       # Number of dispatched store instructions (Count)
system.cpu10.iew.dispNonSpecInsts                 898                       # Number of dispatched non-speculative instructions (Count)
system.cpu10.iew.iqFullEvents                    7290                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu10.iew.lsqFullEvents                 127153                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu10.iew.memOrderViolationEvents         2224                       # Number of memory order violations (Count)
system.cpu10.iew.predictedTakenIncorrect         9924                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu10.iew.predictedNotTakenIncorrect        12361                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu10.iew.branchMispredicts              22285                       # Number of branch mispredicts detected at execute (Count)
system.cpu10.iew.instsToCommit                8497851                       # Cumulative count of insts sent to commit (Count)
system.cpu10.iew.writebackCount               8484169                       # Cumulative count of insts written-back (Count)
system.cpu10.iew.producerInst                 5494695                       # Number of instructions producing a value (Count)
system.cpu10.iew.consumerInst                10387272                       # Number of instructions consuming a value (Count)
system.cpu10.iew.wbRate                      0.743361                       # Insts written-back per cycle ((Count/Cycle))
system.cpu10.iew.wbFanout                    0.528983                       # Average fanout of values written-back ((Count/Count))
system.cpu10.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu10.lsq0.forwLoads                    208575                       # Number of loads that had data forwarded from stores (Count)
system.cpu10.lsq0.squashedLoads                157211                       # Number of loads squashed (Count)
system.cpu10.lsq0.ignoredResponses                100                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu10.lsq0.memOrderViolation              2224                       # Number of memory ordering violations (Count)
system.cpu10.lsq0.squashedStores                53101                       # Number of stores squashed (Count)
system.cpu10.lsq0.rescheduledLoads               3102                       # Number of loads that were rescheduled (Count)
system.cpu10.lsq0.blockedByCache                 2091                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu10.lsq0.loadToUse::samples          1237825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::mean           25.723359                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::stdev         128.593574                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::0-9              1190415     96.17%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::10-19                 60      0.00%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::20-29                 58      0.00%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::30-39                 84      0.01%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::40-49               2128      0.17%     96.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::50-59                104      0.01%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::60-69                 92      0.01%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::70-79                 64      0.01%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::80-89                 52      0.00%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::90-99                 43      0.00%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::100-109               60      0.00%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::110-119               77      0.01%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::120-129               80      0.01%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::130-139               55      0.00%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::140-149               62      0.01%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::150-159               64      0.01%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::160-169               89      0.01%     96.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::170-179              161      0.01%     96.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::180-189              636      0.05%     96.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::190-199               49      0.00%     96.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::200-209               72      0.01%     96.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::210-219              108      0.01%     96.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::220-229              206      0.02%     96.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::230-239              335      0.03%     96.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::240-249             2138      0.17%     96.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::250-259               77      0.01%     96.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::260-269              116      0.01%     96.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::270-279              165      0.01%     96.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::280-289              312      0.03%     96.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::290-299              479      0.04%     96.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::overflows          39384      3.18%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::max_value           2274                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::total            1237825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.mmu.dtb.rdAccesses               1353604                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses               1323851                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                    3260                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                     413                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses                615366                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                    2846                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::ON   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.rename.squashCycles                22866                       # Number of cycles rename is squashing (Cycle)
system.cpu10.rename.idleCycles                 791339                       # Number of cycles rename is idle (Cycle)
system.cpu10.rename.blockCycles               5971081                       # Number of cycles rename is blocking (Cycle)
system.cpu10.rename.serializeStallCycles        22027                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu10.rename.runCycles                 1063756                       # Number of cycles rename is running (Cycle)
system.cpu10.rename.unblockCycles             2446702                       # Number of cycles rename is unblocking (Cycle)
system.cpu10.rename.renamedInsts              9131524                       # Number of instructions processed by rename (Count)
system.cpu10.rename.ROBFullEvents               97190                       # Number of times rename has blocked due to ROB full (Count)
system.cpu10.rename.IQFullEvents               242214                       # Number of times rename has blocked due to IQ full (Count)
system.cpu10.rename.LQFullEvents               135468                       # Number of times rename has blocked due to LQ full (Count)
system.cpu10.rename.SQFullEvents              1953497                       # Number of times rename has blocked due to SQ full (Count)
system.cpu10.rename.fullRegistersEvents          2849                       # Number of times there has been no free registers (Count)
system.cpu10.rename.renamedOperands          17339107                       # Number of destination operands rename has renamed (Count)
system.cpu10.rename.lookups                  33165965                       # Number of register rename lookups that rename has made (Count)
system.cpu10.rename.intLookups               12915769                       # Number of integer rename lookups (Count)
system.cpu10.rename.fpLookups                  589053                       # Number of floating rename lookups (Count)
system.cpu10.rename.committedMaps            14759308                       # Number of HB maps that are committed (Count)
system.cpu10.rename.undoneMaps                2579799                       # Number of HB maps that are undone due to squashing (Count)
system.cpu10.rename.serializing                   875                       # count of serializing insts renamed (Count)
system.cpu10.rename.tempSerializing               859                       # count of temporary serializing insts renamed (Count)
system.cpu10.rename.skidInsts                 2763854                       # count of insts added to the skid buffer (Count)
system.cpu10.rob.reads                       18752382                       # The number of ROB reads (Count)
system.cpu10.rob.writes                      18113426                       # The number of ROB writes (Count)
system.cpu10.thread_0.numInsts                5139143                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                  7822956                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu10.workload.numSyscalls                  63                       # Number of system calls (Count)
system.cpu11.numCycles                       11865468                       # Number of cpu cycles simulated (Cycle)
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.instsAdded                       8983094                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu11.nonSpecInstsAdded                   1082                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu11.instsIssued                      8561150                       # Number of instructions issued (Count)
system.cpu11.squashedInstsIssued                 2919                       # Number of squashed instructions issued (Count)
system.cpu11.squashedInstsExamined            1161220                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu11.squashedOperandsExamined         2494071                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu11.squashedNonSpecRemoved               229                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu11.numIssuedDist::samples          10689170                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::mean             0.800918                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::stdev            1.601998                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::0                 7777792     72.76%     72.76% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::1                  680596      6.37%     79.13% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::2                  824870      7.72%     86.85% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::3                  458094      4.29%     91.13% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::4                  364755      3.41%     94.55% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::5                  291257      2.72%     97.27% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::6                  145870      1.36%     98.63% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::7                  101481      0.95%     99.58% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::8                   44455      0.42%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::total            10689170                       # Number of insts issued each cycle (Count)
system.cpu11.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntAlu                 42162     42.14%     42.14% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntMult                    0      0.00%     42.14% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntDiv                     0      0.00%     42.14% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatAdd                   0      0.00%     42.14% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCmp                   0      0.00%     42.14% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCvt                   0      0.00%     42.14% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMult                  0      0.00%     42.14% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMultAcc               0      0.00%     42.14% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatDiv                   0      0.00%     42.14% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMisc                  0      0.00%     42.14% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatSqrt                  0      0.00%     42.14% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAdd                    0      0.00%     42.14% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAddAcc                 0      0.00%     42.14% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAlu                  122      0.12%     42.26% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCmp                    0      0.00%     42.26% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCvt                  139      0.14%     42.40% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMisc                   0      0.00%     42.40% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMult                   0      0.00%     42.40% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMultAcc                0      0.00%     42.40% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShift                145      0.14%     42.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShiftAcc               0      0.00%     42.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdDiv                    0      0.00%     42.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSqrt                   0      0.00%     42.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAdd               0      0.00%     42.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAlu               0      0.00%     42.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCmp               0      0.00%     42.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCvt               0      0.00%     42.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatDiv               0      0.00%     42.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMisc              0      0.00%     42.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMult              0      0.00%     42.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMultAcc            0      0.00%     42.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatSqrt              0      0.00%     42.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAdd              0      0.00%     42.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAlu              0      0.00%     42.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceCmp              0      0.00%     42.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAes                    0      0.00%     42.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAesMix                 0      0.00%     42.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash               0      0.00%     42.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash2              0      0.00%     42.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash             0      0.00%     42.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash2            0      0.00%     42.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma2              0      0.00%     42.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma3              0      0.00%     42.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdPredAlu                0      0.00%     42.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemRead                13267     13.26%     55.81% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemWrite               11069     11.06%     66.87% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemRead            7471      7.47%     74.34% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemWrite          25677     25.66%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statIssuedInstType_0::No_OpClass        19000      0.22%      0.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntAlu      5744841     67.10%     67.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntMult           36      0.00%     67.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntDiv        38325      0.45%     67.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatAdd         4348      0.05%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCmp            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCvt         1700      0.02%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMult            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatDiv            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMisc            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatSqrt            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAdd         8337      0.10%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAlu        16969      0.20%     68.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCmp            0      0.00%     68.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCvt        18588      0.22%     68.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMisc         8794      0.10%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMult            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShift         2597      0.03%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdDiv            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSqrt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAes            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAesMix            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemRead       937425     10.95%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemWrite       914809     10.69%     90.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemRead       433458      5.06%     95.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemWrite       411923      4.81%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::total      8561150                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.issueRate                       0.721518                       # Inst issue rate ((Count/Cycle))
system.cpu11.fuBusy                            100052                       # FU busy when requested (Count)
system.cpu11.fuBusyRate                      0.011687                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu11.intInstQueueReads               26064825                       # Number of integer instruction queue reads (Count)
system.cpu11.intInstQueueWrites               9167419                       # Number of integer instruction queue writes (Count)
system.cpu11.intInstQueueWakeupAccesses       7587900                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu11.fpInstQueueReads                 1849616                       # Number of floating instruction queue reads (Count)
system.cpu11.fpInstQueueWrites                 980198                       # Number of floating instruction queue writes (Count)
system.cpu11.fpInstQueueWakeupAccesses         898002                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu11.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu11.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu11.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu11.intAluAccesses                   7700779                       # Number of integer alu accesses (Count)
system.cpu11.fpAluAccesses                     941423                       # Number of floating point alu accesses (Count)
system.cpu11.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu11.numInsts                         8522712                       # Number of executed instructions (Count)
system.cpu11.numLoadInsts                     1359235                       # Number of load instructions executed (Count)
system.cpu11.numSquashedInsts                   38438                       # Number of squashed instructions skipped in execute (Count)
system.cpu11.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu11.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu11.numRefs                          2682962                       # Number of memory reference insts executed (Count)
system.cpu11.numBranches                       451215                       # Number of branches executed (Count)
system.cpu11.numStoreInsts                    1323727                       # Number of stores executed (Count)
system.cpu11.numRate                         0.718279                       # Inst execution rate ((Count/Cycle))
system.cpu11.timesIdled                          2411                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu11.idleCycles                       1176298                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu11.committedInsts                   5139143                       # Number of Instructions Simulated (Count)
system.cpu11.committedOps                     7822956                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.cpi                             2.308842                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu11.totalCpi                        2.308842                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu11.ipc                             0.433118                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu11.totalIpc                        0.433118                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu11.intRegfileReads                 11803567                       # Number of integer regfile reads (Count)
system.cpu11.intRegfileWrites                 5917397                       # Number of integer regfile writes (Count)
system.cpu11.fpRegfileReads                    543577                       # Number of floating regfile reads (Count)
system.cpu11.fpRegfileWrites                   477103                       # Number of floating regfile writes (Count)
system.cpu11.ccRegfileReads                   3283056                       # number of cc regfile reads (Count)
system.cpu11.ccRegfileWrites                  3468028                       # number of cc regfile writes (Count)
system.cpu11.miscRegfileReads                 3829501                       # number of misc regfile reads (Count)
system.cpu11.miscRegfileWrites                    846                       # number of misc regfile writes (Count)
system.cpu11.MemDepUnit__0.insertedLoads      1395422                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.insertedStores      1348922                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.conflictingLoads       165872                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__0.conflictingStores        24055                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.branchPred.lookups                571638                       # Number of BP lookups (Count)
system.cpu11.branchPred.condPredicted          507982                       # Number of conditional branches predicted (Count)
system.cpu11.branchPred.condIncorrect           19251                       # Number of conditional branches incorrect (Count)
system.cpu11.branchPred.BTBLookups             326621                       # Number of BTB lookups (Count)
system.cpu11.branchPred.BTBUpdates               8724                       # Number of BTB updates (Count)
system.cpu11.branchPred.BTBHits                322434                       # Number of BTB hits (Count)
system.cpu11.branchPred.BTBHitRatio          0.987181                       # BTB Hit Ratio (Ratio)
system.cpu11.branchPred.RASUsed                 14504                       # Number of times the RAS was used to get a target. (Count)
system.cpu11.branchPred.RASIncorrect                7                       # Number of incorrect RAS predictions. (Count)
system.cpu11.branchPred.indirectLookups          9921                       # Number of indirect predictor lookups. (Count)
system.cpu11.branchPred.indirectHits             5178                       # Number of indirect target hits. (Count)
system.cpu11.branchPred.indirectMisses           4743                       # Number of indirect misses. (Count)
system.cpu11.branchPred.indirectMispredicted         1232                       # Number of mispredicted indirect branches. (Count)
system.cpu11.commit.commitSquashedInsts       1152360                       # The number of squashed insts skipped by commit (Count)
system.cpu11.commit.commitNonSpecStalls           853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu11.commit.branchMispredicts           20159                       # The number of times a branch was mispredicted (Count)
system.cpu11.commit.numCommittedDist::samples     10523150                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::mean     0.743404                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::stdev     1.796952                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::0       8005988     76.08%     76.08% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::1        942227      8.95%     85.03% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::2        509072      4.84%     89.87% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::3        287398      2.73%     92.60% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::4        140625      1.34%     93.94% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::5        172444      1.64%     95.58% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::6         48074      0.46%     96.03% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::7         51349      0.49%     96.52% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::8        365973      3.48%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::total     10523150                       # Number of insts commited each cycle (Count)
system.cpu11.commit.instsCommitted            5139143                       # Number of instructions committed (Count)
system.cpu11.commit.opsCommitted              7822956                       # Number of ops (including micro ops) committed (Count)
system.cpu11.commit.memRefs                   2533632                       # Number of memory references committed (Count)
system.cpu11.commit.loads                     1237903                       # Number of loads committed (Count)
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu11.commit.membars                         2                       # Number of memory barriers committed (Count)
system.cpu11.commit.branches                   413079                       # Number of branches committed (Count)
system.cpu11.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu11.commit.floating                   868842                       # Number of committed floating point instructions. (Count)
system.cpu11.commit.integer                   7762285                       # Number of committed integer instructions. (Count)
system.cpu11.commit.functionCalls               10695                       # Number of function calls committed. (Count)
system.cpu11.commit.committedInstType_0::No_OpClass        11879      0.15%      0.15% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntAlu      5196139     66.42%     66.57% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntMult           29      0.00%     66.57% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntDiv        35972      0.46%     67.03% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatAdd         3214      0.04%     67.07% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCmp            0      0.00%     67.07% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCvt         1504      0.02%     67.09% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMult            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatDiv            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMisc            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatSqrt            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAdd         6746      0.09%     67.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAlu        12083      0.15%     67.33% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCmp            0      0.00%     67.33% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCvt        13188      0.17%     67.50% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMisc         7204      0.09%     67.60% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMult            0      0.00%     67.60% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.60% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShift         1366      0.02%     67.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdDiv            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSqrt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMult            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAes            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAesMix            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemRead       822974     10.52%     78.13% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemWrite       888033     11.35%     89.48% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemRead       414929      5.30%     94.79% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemWrite       407696      5.21%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::total      7822956                       # Class of committed instruction (Count)
system.cpu11.commit.commitEligibleSamples       365973                       # number cycles where commit BW limit reached (Cycle)
system.cpu11.decode.idleCycles                 591705                       # Number of cycles decode is idle (Cycle)
system.cpu11.decode.blockedCycles             8796674                       # Number of cycles decode is blocked (Cycle)
system.cpu11.decode.runCycles                  791486                       # Number of cycles decode is running (Cycle)
system.cpu11.decode.unblockCycles              486355                       # Number of cycles decode is unblocking (Cycle)
system.cpu11.decode.squashCycles                22950                       # Number of cycles decode is squashing (Cycle)
system.cpu11.decode.branchResolved             307527                       # Number of times decode resolved a branch (Count)
system.cpu11.decode.branchMispred                1259                       # Number of times decode detected a branch misprediction (Count)
system.cpu11.decode.decodedInsts              9232111                       # Number of instructions handled by decode (Count)
system.cpu11.decode.squashedInsts                5967                       # Number of squashed instructions handled by decode (Count)
system.cpu11.fetch.icacheStallCycles           812568                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu11.fetch.insts                      6118837                       # Number of instructions fetch has processed (Count)
system.cpu11.fetch.branches                    571638                       # Number of branches that fetch encountered (Count)
system.cpu11.fetch.predictedBranches           342116                       # Number of branches that fetch has predicted taken (Count)
system.cpu11.fetch.cycles                     9634376                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu11.fetch.squashCycles                 48352                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu11.fetch.miscStallCycles               9067                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu11.fetch.pendingTrapStallCycles        14307                       # Number of stall cycles due to pending traps (Cycle)
system.cpu11.fetch.icacheWaitRetryStallCycles       194676                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu11.fetch.cacheLines                  613434                       # Number of cache lines fetched (Count)
system.cpu11.fetch.icacheSquashes                4854                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu11.fetch.nisnDist::samples         10689170                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::mean            0.895317                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::stdev           2.310139                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::0                9046267     84.63%     84.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::1                  60935      0.57%     85.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::2                 169725      1.59%     86.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::3                 170297      1.59%     88.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::4                 174485      1.63%     90.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::5                 127573      1.19%     91.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::6                  73556      0.69%     91.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::7                  48878      0.46%     92.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::8                 817454      7.65%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::total           10689170                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.branchRate                0.048177                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetch.rate                      0.515684                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu11.iew.squashCycles                   22950                       # Number of cycles IEW is squashing (Cycle)
system.cpu11.iew.blockCycles                  4771939                       # Number of cycles IEW is blocking (Cycle)
system.cpu11.iew.unblockCycles                 146031                       # Number of cycles IEW is unblocking (Cycle)
system.cpu11.iew.dispatchedInsts              8984176                       # Number of instructions dispatched to IQ (Count)
system.cpu11.iew.dispSquashedInsts               1078                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu11.iew.dispLoadInsts                1395422                       # Number of dispatched load instructions (Count)
system.cpu11.iew.dispStoreInsts               1348922                       # Number of dispatched store instructions (Count)
system.cpu11.iew.dispNonSpecInsts                 899                       # Number of dispatched non-speculative instructions (Count)
system.cpu11.iew.iqFullEvents                    7302                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu11.iew.lsqFullEvents                 133578                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu11.iew.memOrderViolationEvents         2228                       # Number of memory order violations (Count)
system.cpu11.iew.predictedTakenIncorrect         9942                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu11.iew.predictedNotTakenIncorrect        12432                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu11.iew.branchMispredicts              22374                       # Number of branch mispredicts detected at execute (Count)
system.cpu11.iew.instsToCommit                8499625                       # Cumulative count of insts sent to commit (Count)
system.cpu11.iew.writebackCount               8485902                       # Cumulative count of insts written-back (Count)
system.cpu11.iew.producerInst                 5496032                       # Number of instructions producing a value (Count)
system.cpu11.iew.consumerInst                10389248                       # Number of instructions consuming a value (Count)
system.cpu11.iew.wbRate                      0.715176                       # Insts written-back per cycle ((Count/Cycle))
system.cpu11.iew.wbFanout                    0.529012                       # Average fanout of values written-back ((Count/Count))
system.cpu11.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu11.lsq0.forwLoads                    208555                       # Number of loads that had data forwarded from stores (Count)
system.cpu11.lsq0.squashedLoads                157519                       # Number of loads squashed (Count)
system.cpu11.lsq0.ignoredResponses                 99                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu11.lsq0.memOrderViolation              2228                       # Number of memory ordering violations (Count)
system.cpu11.lsq0.squashedStores                53193                       # Number of stores squashed (Count)
system.cpu11.lsq0.rescheduledLoads               3102                       # Number of loads that were rescheduled (Count)
system.cpu11.lsq0.blockedByCache                 2005                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu11.lsq0.loadToUse::samples          1237825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::mean           26.763856                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::stdev         134.309990                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::0-9              1190608     96.19%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::10-19                 56      0.00%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::20-29                 72      0.01%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::30-39                 76      0.01%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::40-49               2118      0.17%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::50-59                 91      0.01%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::60-69                 56      0.00%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::70-79                 40      0.00%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::80-89                 61      0.00%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::90-99                 61      0.00%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::100-109               48      0.00%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::110-119               50      0.00%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::120-129               44      0.00%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::130-139               53      0.00%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::140-149               38      0.00%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::150-159               56      0.00%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::160-169               82      0.01%     96.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::170-179              114      0.01%     96.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::180-189              576      0.05%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::190-199               40      0.00%     96.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::200-209               77      0.01%     96.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::210-219              106      0.01%     96.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::220-229              205      0.02%     96.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::230-239              282      0.02%     96.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::240-249             1616      0.13%     96.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::250-259               46      0.00%     96.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::260-269               89      0.01%     96.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::270-279              115      0.01%     96.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::280-289              223      0.02%     96.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::290-299              339      0.03%     96.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::overflows          40387      3.26%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::max_value           2529                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::total            1237825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.mmu.dtb.rdAccesses               1353919                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses               1323930                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                    3251                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                     417                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses                615659                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                    2826                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::ON   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.rename.squashCycles                22950                       # Number of cycles rename is squashing (Cycle)
system.cpu11.rename.idleCycles                 796231                       # Number of cycles rename is idle (Cycle)
system.cpu11.rename.blockCycles               6294482                       # Number of cycles rename is blocking (Cycle)
system.cpu11.rename.serializeStallCycles        22309                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu11.rename.runCycles                 1064010                       # Number of cycles rename is running (Cycle)
system.cpu11.rename.unblockCycles             2489188                       # Number of cycles rename is unblocking (Cycle)
system.cpu11.rename.renamedInsts              9133456                       # Number of instructions processed by rename (Count)
system.cpu11.rename.ROBFullEvents              102444                       # Number of times rename has blocked due to ROB full (Count)
system.cpu11.rename.IQFullEvents               243934                       # Number of times rename has blocked due to IQ full (Count)
system.cpu11.rename.LQFullEvents               145402                       # Number of times rename has blocked due to LQ full (Count)
system.cpu11.rename.SQFullEvents              1985639                       # Number of times rename has blocked due to SQ full (Count)
system.cpu11.rename.fullRegistersEvents          3202                       # Number of times there has been no free registers (Count)
system.cpu11.rename.renamedOperands          17342392                       # Number of destination operands rename has renamed (Count)
system.cpu11.rename.lookups                  33171637                       # Number of register rename lookups that rename has made (Count)
system.cpu11.rename.intLookups               12917478                       # Number of integer rename lookups (Count)
system.cpu11.rename.fpLookups                  589131                       # Number of floating rename lookups (Count)
system.cpu11.rename.committedMaps            14759308                       # Number of HB maps that are committed (Count)
system.cpu11.rename.undoneMaps                2583084                       # Number of HB maps that are undone due to squashing (Count)
system.cpu11.rename.serializing                   875                       # count of serializing insts renamed (Count)
system.cpu11.rename.tempSerializing               859                       # count of temporary serializing insts renamed (Count)
system.cpu11.rename.skidInsts                 2764289                       # count of insts added to the skid buffer (Count)
system.cpu11.rob.reads                       19124784                       # The number of ROB reads (Count)
system.cpu11.rob.writes                      18116902                       # The number of ROB writes (Count)
system.cpu11.thread_0.numInsts                5139143                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                  7822956                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.workload.numSyscalls                  63                       # Number of system calls (Count)
system.cpu12.numCycles                       12235138                       # Number of cpu cycles simulated (Cycle)
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.instsAdded                       8982700                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu12.nonSpecInstsAdded                   1079                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu12.instsIssued                      8560925                       # Number of instructions issued (Count)
system.cpu12.squashedInstsIssued                 2913                       # Number of squashed instructions issued (Count)
system.cpu12.squashedInstsExamined            1160823                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu12.squashedOperandsExamined         2496418                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu12.squashedNonSpecRemoved               226                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu12.numIssuedDist::samples          11011688                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::mean             0.777440                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::stdev            1.583923                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::0                 8099769     73.56%     73.56% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::1                  680981      6.18%     79.74% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::2                  825248      7.49%     87.23% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::3                  458100      4.16%     91.39% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::4                  364544      3.31%     94.71% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::5                  291371      2.65%     97.35% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::6                  146018      1.33%     98.68% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::7                  101247      0.92%     99.60% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::8                   44410      0.40%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::total            11011688                       # Number of insts issued each cycle (Count)
system.cpu12.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntAlu                 42049     42.08%     42.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntMult                    0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntDiv                     0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatAdd                   0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCmp                   0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCvt                   2      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMult                  0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMultAcc               0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatDiv                   0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMisc                  0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatSqrt                  0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAdd                    0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAddAcc                 0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAlu                  121      0.12%     42.20% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCmp                    0      0.00%     42.20% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCvt                  134      0.13%     42.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMisc                   0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMult                   0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMultAcc                0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShift                143      0.14%     42.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShiftAcc               0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdDiv                    0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSqrt                   0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAdd               0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAlu               0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCmp               0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCvt               0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatDiv               0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMisc              0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMult              0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMultAcc            0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatSqrt              0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAdd              0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAlu              0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceCmp              0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAes                    0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAesMix                 0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash               0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash2              0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash             0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash2            0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma2              0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma3              0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdPredAlu                0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemRead                13296     13.31%     55.79% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemWrite               11038     11.05%     66.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemRead            7466      7.47%     74.31% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemWrite          25673     25.69%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statIssuedInstType_0::No_OpClass        19144      0.22%      0.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntAlu      5744254     67.10%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntMult           34      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntDiv        38325      0.45%     67.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatAdd         4365      0.05%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCmp            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCvt         1674      0.02%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMult            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatDiv            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMisc            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatSqrt            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAdd         8343      0.10%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAlu        16965      0.20%     68.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCmp            0      0.00%     68.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCvt        18626      0.22%     68.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMisc         8810      0.10%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMult            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShift         2529      0.03%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdDiv            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSqrt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAes            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAesMix            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemRead       937664     10.95%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemWrite       914819     10.69%     90.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemRead       433454      5.06%     95.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemWrite       411919      4.81%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::total      8560925                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.issueRate                       0.699700                       # Inst issue rate ((Count/Cycle))
system.cpu12.fuBusy                             99922                       # FU busy when requested (Count)
system.cpu12.fuBusyRate                      0.011672                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu12.intInstQueueReads               26386838                       # Number of integer instruction queue reads (Count)
system.cpu12.intInstQueueWrites               9166922                       # Number of integer instruction queue writes (Count)
system.cpu12.intInstQueueWakeupAccesses       7587102                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu12.fpInstQueueReads                 1849535                       # Number of floating instruction queue reads (Count)
system.cpu12.fpInstQueueWrites                 979900                       # Number of floating instruction queue writes (Count)
system.cpu12.fpInstQueueWakeupAccesses         897939                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu12.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu12.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu12.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu12.intAluAccesses                   7700320                       # Number of integer alu accesses (Count)
system.cpu12.fpAluAccesses                     941383                       # Number of floating point alu accesses (Count)
system.cpu12.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu12.numInsts                         8522606                       # Number of executed instructions (Count)
system.cpu12.numLoadInsts                     1359501                       # Number of load instructions executed (Count)
system.cpu12.numSquashedInsts                   38319                       # Number of squashed instructions skipped in execute (Count)
system.cpu12.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu12.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu12.numRefs                          2683217                       # Number of memory reference insts executed (Count)
system.cpu12.numBranches                       451041                       # Number of branches executed (Count)
system.cpu12.numStoreInsts                    1323716                       # Number of stores executed (Count)
system.cpu12.numRate                         0.696568                       # Inst execution rate ((Count/Cycle))
system.cpu12.timesIdled                          2407                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu12.idleCycles                       1223450                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu12.committedInsts                   5139143                       # Number of Instructions Simulated (Count)
system.cpu12.committedOps                     7822956                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.cpi                             2.380774                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu12.totalCpi                        2.380774                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu12.ipc                             0.420031                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu12.totalIpc                        0.420031                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu12.intRegfileReads                 11803480                       # Number of integer regfile reads (Count)
system.cpu12.intRegfileWrites                 5916964                       # Number of integer regfile writes (Count)
system.cpu12.fpRegfileReads                    543592                       # Number of floating regfile reads (Count)
system.cpu12.fpRegfileWrites                   477066                       # Number of floating regfile writes (Count)
system.cpu12.ccRegfileReads                   3282455                       # number of cc regfile reads (Count)
system.cpu12.ccRegfileWrites                  3467510                       # number of cc regfile writes (Count)
system.cpu12.miscRegfileReads                 3829457                       # number of misc regfile reads (Count)
system.cpu12.miscRegfileWrites                    846                       # number of misc regfile writes (Count)
system.cpu12.MemDepUnit__0.insertedLoads      1395253                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.insertedStores      1348837                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.conflictingLoads       165894                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__0.conflictingStores        24053                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.branchPred.lookups                571712                       # Number of BP lookups (Count)
system.cpu12.branchPred.condPredicted          508040                       # Number of conditional branches predicted (Count)
system.cpu12.branchPred.condIncorrect           19231                       # Number of conditional branches incorrect (Count)
system.cpu12.branchPred.BTBLookups             326676                       # Number of BTB lookups (Count)
system.cpu12.branchPred.BTBUpdates               8703                       # Number of BTB updates (Count)
system.cpu12.branchPred.BTBHits                322487                       # Number of BTB hits (Count)
system.cpu12.branchPred.BTBHitRatio          0.987177                       # BTB Hit Ratio (Ratio)
system.cpu12.branchPred.RASUsed                 14493                       # Number of times the RAS was used to get a target. (Count)
system.cpu12.branchPred.RASIncorrect                8                       # Number of incorrect RAS predictions. (Count)
system.cpu12.branchPred.indirectLookups          9970                       # Number of indirect predictor lookups. (Count)
system.cpu12.branchPred.indirectHits             5179                       # Number of indirect target hits. (Count)
system.cpu12.branchPred.indirectMisses           4791                       # Number of indirect misses. (Count)
system.cpu12.branchPred.indirectMispredicted         1217                       # Number of mispredicted indirect branches. (Count)
system.cpu12.commit.commitSquashedInsts       1151988                       # The number of squashed insts skipped by commit (Count)
system.cpu12.commit.commitNonSpecStalls           853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu12.commit.branchMispredicts           20311                       # The number of times a branch was mispredicted (Count)
system.cpu12.commit.numCommittedDist::samples     10845618                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::mean     0.721301                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::stdev     1.774507                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::0       8328442     76.79%     76.79% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::1        942096      8.69%     85.48% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::2        509205      4.70%     90.17% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::3        287468      2.65%     92.82% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::4        140631      1.30%     94.12% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::5        172418      1.59%     95.71% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::6         48038      0.44%     96.15% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::7         51356      0.47%     96.63% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::8        365964      3.37%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::total     10845618                       # Number of insts commited each cycle (Count)
system.cpu12.commit.instsCommitted            5139143                       # Number of instructions committed (Count)
system.cpu12.commit.opsCommitted              7822956                       # Number of ops (including micro ops) committed (Count)
system.cpu12.commit.memRefs                   2533632                       # Number of memory references committed (Count)
system.cpu12.commit.loads                     1237903                       # Number of loads committed (Count)
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu12.commit.membars                         2                       # Number of memory barriers committed (Count)
system.cpu12.commit.branches                   413079                       # Number of branches committed (Count)
system.cpu12.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu12.commit.floating                   868842                       # Number of committed floating point instructions. (Count)
system.cpu12.commit.integer                   7762285                       # Number of committed integer instructions. (Count)
system.cpu12.commit.functionCalls               10695                       # Number of function calls committed. (Count)
system.cpu12.commit.committedInstType_0::No_OpClass        11879      0.15%      0.15% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntAlu      5196139     66.42%     66.57% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntMult           29      0.00%     66.57% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntDiv        35972      0.46%     67.03% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatAdd         3214      0.04%     67.07% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCmp            0      0.00%     67.07% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCvt         1504      0.02%     67.09% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMult            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatDiv            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMisc            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatSqrt            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAdd         6746      0.09%     67.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAlu        12083      0.15%     67.33% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCmp            0      0.00%     67.33% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCvt        13188      0.17%     67.50% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMisc         7204      0.09%     67.60% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMult            0      0.00%     67.60% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.60% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShift         1366      0.02%     67.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdDiv            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSqrt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMult            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAes            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAesMix            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemRead       822974     10.52%     78.13% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemWrite       888033     11.35%     89.48% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemRead       414929      5.30%     94.79% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemWrite       407696      5.21%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::total      7822956                       # Class of committed instruction (Count)
system.cpu12.commit.commitEligibleSamples       365964                       # number cycles where commit BW limit reached (Cycle)
system.cpu12.decode.idleCycles                 597321                       # Number of cycles decode is idle (Cycle)
system.cpu12.decode.blockedCycles             9113479                       # Number of cycles decode is blocked (Cycle)
system.cpu12.decode.runCycles                  791356                       # Number of cycles decode is running (Cycle)
system.cpu12.decode.unblockCycles              486431                       # Number of cycles decode is unblocking (Cycle)
system.cpu12.decode.squashCycles                23101                       # Number of cycles decode is squashing (Cycle)
system.cpu12.decode.branchResolved             307502                       # Number of times decode resolved a branch (Count)
system.cpu12.decode.branchMispred                1255                       # Number of times decode detected a branch misprediction (Count)
system.cpu12.decode.decodedInsts              9231665                       # Number of instructions handled by decode (Count)
system.cpu12.decode.squashedInsts                5951                       # Number of squashed instructions handled by decode (Count)
system.cpu12.fetch.icacheStallCycles           824173                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu12.fetch.insts                      6119110                       # Number of instructions fetch has processed (Count)
system.cpu12.fetch.branches                    571712                       # Number of branches that fetch encountered (Count)
system.cpu12.fetch.predictedBranches           342159                       # Number of branches that fetch has predicted taken (Count)
system.cpu12.fetch.cycles                     9942267                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu12.fetch.squashCycles                 48644                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu12.fetch.miscStallCycles              10314                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu12.fetch.pendingTrapStallCycles        14832                       # Number of stall cycles due to pending traps (Cycle)
system.cpu12.fetch.icacheWaitRetryStallCycles       195780                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu12.fetch.cacheLines                  613309                       # Number of cache lines fetched (Count)
system.cpu12.fetch.icacheSquashes                4823                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu12.fetch.nisnDist::samples         11011688                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::mean            0.869145                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::stdev           2.281142                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::0                9368831     85.08%     85.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::1                  60829      0.55%     85.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::2                 169655      1.54%     87.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::3                 170222      1.55%     88.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::4                 174736      1.59%     90.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::5                 127451      1.16%     91.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::6                  73576      0.67%     92.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::7                  48814      0.44%     92.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::8                 817574      7.42%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::total           11011688                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.branchRate                0.046727                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetch.rate                      0.500126                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu12.iew.squashCycles                   23101                       # Number of cycles IEW is squashing (Cycle)
system.cpu12.iew.blockCycles                  5000935                       # Number of cycles IEW is blocking (Cycle)
system.cpu12.iew.unblockCycles                 156160                       # Number of cycles IEW is unblocking (Cycle)
system.cpu12.iew.dispatchedInsts              8983779                       # Number of instructions dispatched to IQ (Count)
system.cpu12.iew.dispSquashedInsts               1125                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu12.iew.dispLoadInsts                1395253                       # Number of dispatched load instructions (Count)
system.cpu12.iew.dispStoreInsts               1348837                       # Number of dispatched store instructions (Count)
system.cpu12.iew.dispNonSpecInsts                 900                       # Number of dispatched non-speculative instructions (Count)
system.cpu12.iew.iqFullEvents                    7370                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu12.iew.lsqFullEvents                 143572                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu12.iew.memOrderViolationEvents         2227                       # Number of memory order violations (Count)
system.cpu12.iew.predictedTakenIncorrect         9931                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu12.iew.predictedNotTakenIncorrect        12555                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu12.iew.branchMispredicts              22486                       # Number of branch mispredicts detected at execute (Count)
system.cpu12.iew.instsToCommit                8498930                       # Cumulative count of insts sent to commit (Count)
system.cpu12.iew.writebackCount               8485041                       # Cumulative count of insts written-back (Count)
system.cpu12.iew.producerInst                 5495173                       # Number of instructions producing a value (Count)
system.cpu12.iew.consumerInst                10388272                       # Number of instructions consuming a value (Count)
system.cpu12.iew.wbRate                      0.693498                       # Insts written-back per cycle ((Count/Cycle))
system.cpu12.iew.wbFanout                    0.528979                       # Average fanout of values written-back ((Count/Count))
system.cpu12.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu12.lsq0.forwLoads                    208625                       # Number of loads that had data forwarded from stores (Count)
system.cpu12.lsq0.squashedLoads                157350                       # Number of loads squashed (Count)
system.cpu12.lsq0.ignoredResponses                101                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu12.lsq0.memOrderViolation              2227                       # Number of memory ordering violations (Count)
system.cpu12.lsq0.squashedStores                53108                       # Number of stores squashed (Count)
system.cpu12.lsq0.rescheduledLoads               3102                       # Number of loads that were rescheduled (Count)
system.cpu12.lsq0.blockedByCache                 2095                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu12.lsq0.loadToUse::samples          1237825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::mean           27.791834                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::stdev         139.085925                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::0-9              1190158     96.15%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::10-19                 85      0.01%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::20-29                136      0.01%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::30-39                149      0.01%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::40-49               2145      0.17%     96.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::50-59                152      0.01%     96.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::60-69                 89      0.01%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::70-79                 61      0.00%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::80-89                 51      0.00%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::90-99                 74      0.01%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::100-109               58      0.00%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::110-119               38      0.00%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::120-129               58      0.00%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::130-139               39      0.00%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::140-149               79      0.01%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::150-159               53      0.00%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::160-169               86      0.01%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::170-179              147      0.01%     96.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::180-189              528      0.04%     96.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::190-199               39      0.00%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::200-209               48      0.00%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::210-219               74      0.01%     96.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::220-229              155      0.01%     96.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::230-239              205      0.02%     96.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::240-249             1104      0.09%     96.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::250-259               61      0.00%     96.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::260-269               74      0.01%     96.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::270-279               94      0.01%     96.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::280-289              151      0.01%     96.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::290-299              240      0.02%     96.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::overflows          41394      3.34%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::max_value           2276                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::total            1237825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.mmu.dtb.rdAccesses               1353857                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses               1323918                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                    3109                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                     418                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses                615697                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                    2916                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::ON   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.rename.squashCycles                23101                       # Number of cycles rename is squashing (Cycle)
system.cpu12.rename.idleCycles                 801995                       # Number of cycles rename is idle (Cycle)
system.cpu12.rename.blockCycles               6601313                       # Number of cycles rename is blocking (Cycle)
system.cpu12.rename.serializeStallCycles        24048                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu12.rename.runCycles                 1063799                       # Number of cycles rename is running (Cycle)
system.cpu12.rename.unblockCycles             2497432                       # Number of cycles rename is unblocking (Cycle)
system.cpu12.rename.renamedInsts              9132832                       # Number of instructions processed by rename (Count)
system.cpu12.rename.ROBFullEvents              106638                       # Number of times rename has blocked due to ROB full (Count)
system.cpu12.rename.IQFullEvents               244202                       # Number of times rename has blocked due to IQ full (Count)
system.cpu12.rename.LQFullEvents               149423                       # Number of times rename has blocked due to LQ full (Count)
system.cpu12.rename.SQFullEvents              1989254                       # Number of times rename has blocked due to SQ full (Count)
system.cpu12.rename.fullRegistersEvents          3187                       # Number of times there has been no free registers (Count)
system.cpu12.rename.renamedOperands          17341652                       # Number of destination operands rename has renamed (Count)
system.cpu12.rename.lookups                  33170030                       # Number of register rename lookups that rename has made (Count)
system.cpu12.rename.intLookups               12917617                       # Number of integer rename lookups (Count)
system.cpu12.rename.fpLookups                  588933                       # Number of floating rename lookups (Count)
system.cpu12.rename.committedMaps            14759308                       # Number of HB maps that are committed (Count)
system.cpu12.rename.undoneMaps                2582344                       # Number of HB maps that are undone due to squashing (Count)
system.cpu12.rename.serializing                   875                       # count of serializing insts renamed (Count)
system.cpu12.rename.tempSerializing               859                       # count of temporary serializing insts renamed (Count)
system.cpu12.rename.skidInsts                 2765530                       # count of insts added to the skid buffer (Count)
system.cpu12.rob.reads                       19446889                       # The number of ROB reads (Count)
system.cpu12.rob.writes                      18116210                       # The number of ROB writes (Count)
system.cpu12.thread_0.numInsts                5139143                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                  7822956                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.workload.numSyscalls                  63                       # Number of system calls (Count)
system.cpu13.numCycles                       11764891                       # Number of cpu cycles simulated (Cycle)
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.instsAdded                       8983041                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu13.nonSpecInstsAdded                   1082                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu13.instsIssued                      8560927                       # Number of instructions issued (Count)
system.cpu13.squashedInstsIssued                 2916                       # Number of squashed instructions issued (Count)
system.cpu13.squashedInstsExamined            1161167                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu13.squashedOperandsExamined         2497772                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu13.squashedNonSpecRemoved               229                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu13.numIssuedDist::samples          10617082                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::mean             0.806335                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::stdev            1.605953                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::0                 7705646     72.58%     72.58% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::1                  680451      6.41%     78.99% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::2                  825135      7.77%     86.76% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::3                  458132      4.32%     91.07% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::4                  364689      3.43%     94.51% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::5                  291369      2.74%     97.25% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::6                  145869      1.37%     98.63% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::7                  101333      0.95%     99.58% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::8                   44458      0.42%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::total            10617082                       # Number of insts issued each cycle (Count)
system.cpu13.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntAlu                 42098     42.10%     42.10% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntMult                    0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntDiv                     0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatAdd                   0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCmp                   0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCvt                   0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMult                  0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMultAcc               0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatDiv                   0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMisc                  0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatSqrt                  0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAdd                    0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAddAcc                 0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAlu                  121      0.12%     42.22% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCmp                    0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCvt                  142      0.14%     42.36% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMisc                   0      0.00%     42.36% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMult                   0      0.00%     42.36% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMultAcc                0      0.00%     42.36% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShift                144      0.14%     42.51% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShiftAcc               0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdDiv                    0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSqrt                   0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAdd               0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAlu               0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCmp               0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCvt               0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatDiv               0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMisc              0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMult              0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMultAcc            0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatSqrt              0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAdd              0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAlu              0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceCmp              0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAes                    0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAesMix                 0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash               0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash2              0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash             0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash2            0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma2              0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma3              0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdPredAlu                0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemRead                13278     13.28%     55.79% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemWrite               11063     11.06%     66.85% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemRead            7473      7.47%     74.32% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemWrite          25677     25.68%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statIssuedInstType_0::No_OpClass        18871      0.22%      0.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntAlu      5744666     67.10%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntMult           37      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntDiv        38321      0.45%     67.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatAdd         4371      0.05%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCmp            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCvt         1674      0.02%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMult            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatDiv            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMisc            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatSqrt            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAdd         8338      0.10%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAlu        16976      0.20%     68.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCmp            0      0.00%     68.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCvt        18578      0.22%     68.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMisc         8802      0.10%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMult            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShift         2600      0.03%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdDiv            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSqrt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAes            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAesMix            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemRead       937575     10.95%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemWrite       914769     10.69%     90.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemRead       433430      5.06%     95.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemWrite       411919      4.81%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::total      8560927                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.issueRate                       0.727667                       # Inst issue rate ((Count/Cycle))
system.cpu13.fuBusy                             99996                       # FU busy when requested (Count)
system.cpu13.fuBusyRate                      0.011681                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu13.intInstQueueReads               25992246                       # Number of integer instruction queue reads (Count)
system.cpu13.intInstQueueWrites               9167314                       # Number of integer instruction queue writes (Count)
system.cpu13.intInstQueueWakeupAccesses       7587373                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu13.fpInstQueueReads                 1849602                       # Number of floating instruction queue reads (Count)
system.cpu13.fpInstQueueWrites                 980194                       # Number of floating instruction queue writes (Count)
system.cpu13.fpInstQueueWakeupAccesses         897953                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu13.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu13.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu13.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu13.intAluAccesses                   7700632                       # Number of integer alu accesses (Count)
system.cpu13.fpAluAccesses                     941420                       # Number of floating point alu accesses (Count)
system.cpu13.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu13.numInsts                         8522482                       # Number of executed instructions (Count)
system.cpu13.numLoadInsts                     1359374                       # Number of load instructions executed (Count)
system.cpu13.numSquashedInsts                   38445                       # Number of squashed instructions skipped in execute (Count)
system.cpu13.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu13.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu13.numRefs                          2683042                       # Number of memory reference insts executed (Count)
system.cpu13.numBranches                       451087                       # Number of branches executed (Count)
system.cpu13.numStoreInsts                    1323668                       # Number of stores executed (Count)
system.cpu13.numRate                         0.724400                       # Inst execution rate ((Count/Cycle))
system.cpu13.timesIdled                          2404                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu13.idleCycles                       1147809                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu13.committedInsts                   5139143                       # Number of Instructions Simulated (Count)
system.cpu13.committedOps                     7822956                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.cpi                             2.289271                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu13.totalCpi                        2.289271                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu13.ipc                             0.436820                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu13.totalIpc                        0.436820                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu13.intRegfileReads                 11803604                       # Number of integer regfile reads (Count)
system.cpu13.intRegfileWrites                 5917154                       # Number of integer regfile writes (Count)
system.cpu13.fpRegfileReads                    543599                       # Number of floating regfile reads (Count)
system.cpu13.fpRegfileWrites                   477076                       # Number of floating regfile writes (Count)
system.cpu13.ccRegfileReads                   3282409                       # number of cc regfile reads (Count)
system.cpu13.ccRegfileWrites                  3467761                       # number of cc regfile writes (Count)
system.cpu13.miscRegfileReads                 3829371                       # number of misc regfile reads (Count)
system.cpu13.miscRegfileWrites                    846                       # number of misc regfile writes (Count)
system.cpu13.MemDepUnit__0.insertedLoads      1395244                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.insertedStores      1348771                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.conflictingLoads       165861                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__0.conflictingStores        23922                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.branchPred.lookups                571783                       # Number of BP lookups (Count)
system.cpu13.branchPred.condPredicted          508064                       # Number of conditional branches predicted (Count)
system.cpu13.branchPred.condIncorrect           19245                       # Number of conditional branches incorrect (Count)
system.cpu13.branchPred.BTBLookups             326712                       # Number of BTB lookups (Count)
system.cpu13.branchPred.BTBUpdates               8723                       # Number of BTB updates (Count)
system.cpu13.branchPred.BTBHits                322506                       # Number of BTB hits (Count)
system.cpu13.branchPred.BTBHitRatio          0.987126                       # BTB Hit Ratio (Ratio)
system.cpu13.branchPred.RASUsed                 14473                       # Number of times the RAS was used to get a target. (Count)
system.cpu13.branchPred.RASIncorrect                7                       # Number of incorrect RAS predictions. (Count)
system.cpu13.branchPred.indirectLookups         10007                       # Number of indirect predictor lookups. (Count)
system.cpu13.branchPred.indirectHits             5157                       # Number of indirect target hits. (Count)
system.cpu13.branchPred.indirectMisses           4850                       # Number of indirect misses. (Count)
system.cpu13.branchPred.indirectMispredicted         1229                       # Number of mispredicted indirect branches. (Count)
system.cpu13.commit.commitSquashedInsts       1152375                       # The number of squashed insts skipped by commit (Count)
system.cpu13.commit.commitNonSpecStalls           853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu13.commit.branchMispredicts           20028                       # The number of times a branch was mispredicted (Count)
system.cpu13.commit.numCommittedDist::samples     10451318                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::mean     0.748514                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::stdev     1.802132                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::0       7934335     75.92%     75.92% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::1        942067      9.01%     84.93% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::2        509130      4.87%     89.80% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::3        287310      2.75%     92.55% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::4        140615      1.35%     93.90% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::5        172404      1.65%     95.55% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::6         48051      0.46%     96.01% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::7         51335      0.49%     96.50% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::8        366071      3.50%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::total     10451318                       # Number of insts commited each cycle (Count)
system.cpu13.commit.instsCommitted            5139143                       # Number of instructions committed (Count)
system.cpu13.commit.opsCommitted              7822956                       # Number of ops (including micro ops) committed (Count)
system.cpu13.commit.memRefs                   2533632                       # Number of memory references committed (Count)
system.cpu13.commit.loads                     1237903                       # Number of loads committed (Count)
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu13.commit.membars                         2                       # Number of memory barriers committed (Count)
system.cpu13.commit.branches                   413079                       # Number of branches committed (Count)
system.cpu13.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu13.commit.floating                   868842                       # Number of committed floating point instructions. (Count)
system.cpu13.commit.integer                   7762285                       # Number of committed integer instructions. (Count)
system.cpu13.commit.functionCalls               10695                       # Number of function calls committed. (Count)
system.cpu13.commit.committedInstType_0::No_OpClass        11879      0.15%      0.15% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntAlu      5196139     66.42%     66.57% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntMult           29      0.00%     66.57% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntDiv        35972      0.46%     67.03% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatAdd         3214      0.04%     67.07% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCmp            0      0.00%     67.07% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCvt         1504      0.02%     67.09% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMult            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatDiv            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMisc            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatSqrt            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAdd         6746      0.09%     67.18% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.18% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAlu        12083      0.15%     67.33% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCmp            0      0.00%     67.33% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCvt        13188      0.17%     67.50% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMisc         7204      0.09%     67.60% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMult            0      0.00%     67.60% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.60% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShift         1366      0.02%     67.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdDiv            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSqrt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMult            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAes            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAesMix            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemRead       822974     10.52%     78.13% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemWrite       888033     11.35%     89.48% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemRead       414929      5.30%     94.79% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemWrite       407696      5.21%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::total      7822956                       # Class of committed instruction (Count)
system.cpu13.commit.commitEligibleSamples       366071                       # number cycles where commit BW limit reached (Cycle)
system.cpu13.decode.idleCycles                 589415                       # Number of cycles decode is idle (Cycle)
system.cpu13.decode.blockedCycles             8727180                       # Number of cycles decode is blocked (Cycle)
system.cpu13.decode.runCycles                  791315                       # Number of cycles decode is running (Cycle)
system.cpu13.decode.unblockCycles              486356                       # Number of cycles decode is unblocking (Cycle)
system.cpu13.decode.squashCycles                22816                       # Number of cycles decode is squashing (Cycle)
system.cpu13.decode.branchResolved             307548                       # Number of times decode resolved a branch (Count)
system.cpu13.decode.branchMispred                1262                       # Number of times decode detected a branch misprediction (Count)
system.cpu13.decode.decodedInsts              9232136                       # Number of instructions handled by decode (Count)
system.cpu13.decode.squashedInsts                5988                       # Number of squashed instructions handled by decode (Count)
system.cpu13.fetch.icacheStallCycles           812560                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu13.fetch.insts                      6119001                       # Number of instructions fetch has processed (Count)
system.cpu13.fetch.branches                    571783                       # Number of branches that fetch encountered (Count)
system.cpu13.fetch.predictedBranches           342136                       # Number of branches that fetch has predicted taken (Count)
system.cpu13.fetch.cycles                     9569216                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu13.fetch.squashCycles                 48094                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu13.fetch.miscStallCycles              10677                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu13.fetch.pendingTrapStallCycles        13063                       # Number of stall cycles due to pending traps (Cycle)
system.cpu13.fetch.icacheWaitRetryStallCycles       187519                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu13.fetch.cacheLines                  613274                       # Number of cache lines fetched (Count)
system.cpu13.fetch.icacheSquashes                4845                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu13.fetch.nisnDist::samples         10617082                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::mean            0.901436                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::stdev           2.316829                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::0                8974164     84.53%     84.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::1                  60875      0.57%     85.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::2                 169671      1.60%     86.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::3                 170340      1.60%     88.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::4                 174552      1.64%     89.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::5                 127535      1.20%     91.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::6                  73594      0.69%     91.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::7                  48874      0.46%     92.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::8                 817477      7.70%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::total           10617082                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.branchRate                0.048601                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetch.rate                      0.520107                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu13.iew.squashCycles                   22816                       # Number of cycles IEW is squashing (Cycle)
system.cpu13.iew.blockCycles                  4705902                       # Number of cycles IEW is blocking (Cycle)
system.cpu13.iew.unblockCycles                 146117                       # Number of cycles IEW is unblocking (Cycle)
system.cpu13.iew.dispatchedInsts              8984123                       # Number of instructions dispatched to IQ (Count)
system.cpu13.iew.dispSquashedInsts               1110                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu13.iew.dispLoadInsts                1395244                       # Number of dispatched load instructions (Count)
system.cpu13.iew.dispStoreInsts               1348771                       # Number of dispatched store instructions (Count)
system.cpu13.iew.dispNonSpecInsts                 901                       # Number of dispatched non-speculative instructions (Count)
system.cpu13.iew.iqFullEvents                    7390                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu13.iew.lsqFullEvents                 133577                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu13.iew.memOrderViolationEvents         2225                       # Number of memory order violations (Count)
system.cpu13.iew.predictedTakenIncorrect         9935                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu13.iew.predictedNotTakenIncorrect        12299                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu13.iew.branchMispredicts              22234                       # Number of branch mispredicts detected at execute (Count)
system.cpu13.iew.instsToCommit                8498926                       # Cumulative count of insts sent to commit (Count)
system.cpu13.iew.writebackCount               8485326                       # Cumulative count of insts written-back (Count)
system.cpu13.iew.producerInst                 5495634                       # Number of instructions producing a value (Count)
system.cpu13.iew.consumerInst                10388587                       # Number of instructions consuming a value (Count)
system.cpu13.iew.wbRate                      0.721241                       # Insts written-back per cycle ((Count/Cycle))
system.cpu13.iew.wbFanout                    0.529007                       # Average fanout of values written-back ((Count/Count))
system.cpu13.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu13.lsq0.forwLoads                    208637                       # Number of loads that had data forwarded from stores (Count)
system.cpu13.lsq0.squashedLoads                157341                       # Number of loads squashed (Count)
system.cpu13.lsq0.ignoredResponses                102                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu13.lsq0.memOrderViolation              2225                       # Number of memory ordering violations (Count)
system.cpu13.lsq0.squashedStores                53042                       # Number of stores squashed (Count)
system.cpu13.lsq0.rescheduledLoads               3103                       # Number of loads that were rescheduled (Count)
system.cpu13.lsq0.blockedByCache                 2054                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu13.lsq0.loadToUse::samples          1237825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::mean           26.558845                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::stdev         132.934890                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::0-9              1190267     96.16%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::10-19                 75      0.01%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::20-29                 86      0.01%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::30-39                121      0.01%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::40-49               2123      0.17%     96.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::50-59                139      0.01%     96.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::60-69                 86      0.01%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::70-79                 86      0.01%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::80-89                 53      0.00%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::90-99                 58      0.00%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::100-109               59      0.00%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::110-119               77      0.01%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::120-129               64      0.01%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::130-139               40      0.00%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::140-149               66      0.01%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::150-159               62      0.01%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::160-169               92      0.01%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::170-179              132      0.01%     96.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::180-189              543      0.04%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::190-199               67      0.01%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::200-209               92      0.01%     96.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::210-219               82      0.01%     96.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::220-229              170      0.01%     96.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::230-239              279      0.02%     96.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::240-249             1465      0.12%     96.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::250-259               97      0.01%     96.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::260-269               92      0.01%     96.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::270-279              137      0.01%     96.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::280-289              262      0.02%     96.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::290-299              383      0.03%     96.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::overflows          40470      3.27%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::max_value           2292                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::total            1237825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.mmu.dtb.rdAccesses               1353825                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses               1323870                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                    3163                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                     431                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses                615373                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                    2708                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::ON   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.rename.squashCycles                22816                       # Number of cycles rename is squashing (Cycle)
system.cpu13.rename.idleCycles                 794035                       # Number of cycles rename is idle (Cycle)
system.cpu13.rename.blockCycles               6230986                       # Number of cycles rename is blocking (Cycle)
system.cpu13.rename.serializeStallCycles        22994                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu13.rename.runCycles                 1063716                       # Number of cycles rename is running (Cycle)
system.cpu13.rename.unblockCycles             2482535                       # Number of cycles rename is unblocking (Cycle)
system.cpu13.rename.renamedInsts              9133296                       # Number of instructions processed by rename (Count)
system.cpu13.rename.ROBFullEvents              103370                       # Number of times rename has blocked due to ROB full (Count)
system.cpu13.rename.IQFullEvents               247028                       # Number of times rename has blocked due to IQ full (Count)
system.cpu13.rename.LQFullEvents               144893                       # Number of times rename has blocked due to LQ full (Count)
system.cpu13.rename.SQFullEvents              1979484                       # Number of times rename has blocked due to SQ full (Count)
system.cpu13.rename.fullRegistersEvents          3031                       # Number of times there has been no free registers (Count)
system.cpu13.rename.renamedOperands          17343072                       # Number of destination operands rename has renamed (Count)
system.cpu13.rename.lookups                  33172448                       # Number of register rename lookups that rename has made (Count)
system.cpu13.rename.intLookups               12918092                       # Number of integer rename lookups (Count)
system.cpu13.rename.fpLookups                  589184                       # Number of floating rename lookups (Count)
system.cpu13.rename.committedMaps            14759308                       # Number of HB maps that are committed (Count)
system.cpu13.rename.undoneMaps                2583764                       # Number of HB maps that are undone due to squashing (Count)
system.cpu13.rename.serializing                   875                       # count of serializing insts renamed (Count)
system.cpu13.rename.tempSerializing               859                       # count of temporary serializing insts renamed (Count)
system.cpu13.rename.skidInsts                 2765309                       # count of insts added to the skid buffer (Count)
system.cpu13.rob.reads                       19052882                       # The number of ROB reads (Count)
system.cpu13.rob.writes                      18116679                       # The number of ROB writes (Count)
system.cpu13.thread_0.numInsts                5139143                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                  7822956                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.workload.numSyscalls                  63                       # Number of system calls (Count)
system.cpu14.numCycles                       11764911                       # Number of cpu cycles simulated (Cycle)
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.instsAdded                       8980274                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu14.nonSpecInstsAdded                   1082                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu14.instsIssued                      8558535                       # Number of instructions issued (Count)
system.cpu14.squashedInstsIssued                 2892                       # Number of squashed instructions issued (Count)
system.cpu14.squashedInstsExamined            1158400                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu14.squashedOperandsExamined         2491916                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu14.squashedNonSpecRemoved               229                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu14.numIssuedDist::samples          10626403                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::mean             0.805403                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::stdev            1.605258                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::0                 7715788     72.61%     72.61% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::1                  680303      6.40%     79.01% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::2                  824872      7.76%     86.77% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::3                  457848      4.31%     91.08% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::4                  364771      3.43%     94.52% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::5                  291211      2.74%     97.26% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::6                  145891      1.37%     98.63% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::7                  101293      0.95%     99.58% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::8                   44426      0.42%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::total            10626403                       # Number of insts issued each cycle (Count)
system.cpu14.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntAlu                 42070     42.10%     42.10% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntMult                    0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntDiv                     0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatAdd                   0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCmp                   0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCvt                   0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMult                  0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMultAcc               0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatDiv                   0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMisc                  0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatSqrt                  0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAdd                    0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAddAcc                 0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAlu                  118      0.12%     42.22% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCmp                    0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCvt                  137      0.14%     42.35% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMisc                   0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMult                   0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMultAcc                0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShift                142      0.14%     42.50% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShiftAcc               0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdDiv                    0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSqrt                   0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAdd               0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAlu               0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCmp               0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCvt               0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatDiv               0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMisc              0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMult              0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMultAcc            0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatSqrt              0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAdd              0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAlu              0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceCmp              0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAes                    0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAesMix                 0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash               0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash2              0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash             0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash2            0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma2              0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma3              0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdPredAlu                0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemRead                13260     13.27%     55.76% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemWrite               11071     11.08%     66.84% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemRead            7464      7.47%     74.31% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemWrite          25671     25.69%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statIssuedInstType_0::No_OpClass        18981      0.22%      0.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntAlu      5742944     67.10%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntMult           36      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntDiv        38325      0.45%     67.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatAdd         4341      0.05%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCmp            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCvt         1698      0.02%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMult            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatDiv            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMisc            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatSqrt            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAdd         8324      0.10%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAlu        16966      0.20%     68.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCmp            0      0.00%     68.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCvt        18554      0.22%     68.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMisc         8781      0.10%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMult            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShift         2566      0.03%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdDiv            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSqrt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAes            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAesMix            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemRead       936945     10.95%     79.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemWrite       914770     10.69%     90.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemRead       433401      5.06%     95.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemWrite       411903      4.81%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::total      8558535                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.issueRate                       0.727463                       # Inst issue rate ((Count/Cycle))
system.cpu14.fuBusy                             99933                       # FU busy when requested (Count)
system.cpu14.fuBusyRate                      0.011676                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu14.intInstQueueReads               25997076                       # Number of integer instruction queue reads (Count)
system.cpu14.intInstQueueWrites               9162182                       # Number of integer instruction queue writes (Count)
system.cpu14.intInstQueueWakeupAccesses       7585604                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu14.fpInstQueueReads                 1849222                       # Number of floating instruction queue reads (Count)
system.cpu14.fpInstQueueWrites                 979796                       # Number of floating instruction queue writes (Count)
system.cpu14.fpInstQueueWakeupAccesses         897829                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu14.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu14.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu14.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu14.intAluAccesses                   7698267                       # Number of integer alu accesses (Count)
system.cpu14.fpAluAccesses                     941220                       # Number of floating point alu accesses (Count)
system.cpu14.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu14.numInsts                         8520143                       # Number of executed instructions (Count)
system.cpu14.numLoadInsts                     1358754                       # Number of load instructions executed (Count)
system.cpu14.numSquashedInsts                   38392                       # Number of squashed instructions skipped in execute (Count)
system.cpu14.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu14.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu14.numRefs                          2682420                       # Number of memory reference insts executed (Count)
system.cpu14.numBranches                       450980                       # Number of branches executed (Count)
system.cpu14.numStoreInsts                    1323666                       # Number of stores executed (Count)
system.cpu14.numRate                         0.724200                       # Inst execution rate ((Count/Cycle))
system.cpu14.timesIdled                          2369                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu14.idleCycles                       1138508                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu14.committedInsts                   5139143                       # Number of Instructions Simulated (Count)
system.cpu14.committedOps                     7822956                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.cpi                             2.289275                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu14.totalCpi                        2.289275                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu14.ipc                             0.436820                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu14.totalIpc                        0.436820                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu14.intRegfileReads                 11801170                       # Number of integer regfile reads (Count)
system.cpu14.intRegfileWrites                 5915538                       # Number of integer regfile writes (Count)
system.cpu14.fpRegfileReads                    543363                       # Number of floating regfile reads (Count)
system.cpu14.fpRegfileWrites                   476959                       # Number of floating regfile writes (Count)
system.cpu14.ccRegfileReads                   3282089                       # number of cc regfile reads (Count)
system.cpu14.ccRegfileWrites                  3467202                       # number of cc regfile writes (Count)
system.cpu14.miscRegfileReads                 3828349                       # number of misc regfile reads (Count)
system.cpu14.miscRegfileWrites                    846                       # number of misc regfile writes (Count)
system.cpu14.MemDepUnit__0.insertedLoads      1394949                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.insertedStores      1348782                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.conflictingLoads       165869                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__0.conflictingStores        24016                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.branchPred.lookups                571199                       # Number of BP lookups (Count)
system.cpu14.branchPred.condPredicted          507568                       # Number of conditional branches predicted (Count)
system.cpu14.branchPred.condIncorrect           19207                       # Number of conditional branches incorrect (Count)
system.cpu14.branchPred.BTBLookups             326426                       # Number of BTB lookups (Count)
system.cpu14.branchPred.BTBUpdates               8693                       # Number of BTB updates (Count)
system.cpu14.branchPred.BTBHits                322246                       # Number of BTB hits (Count)
system.cpu14.branchPred.BTBHitRatio          0.987195                       # BTB Hit Ratio (Ratio)
system.cpu14.branchPred.RASUsed                 14497                       # Number of times the RAS was used to get a target. (Count)
system.cpu14.branchPred.RASIncorrect                6                       # Number of incorrect RAS predictions. (Count)
system.cpu14.branchPred.indirectLookups          9916                       # Number of indirect predictor lookups. (Count)
system.cpu14.branchPred.indirectHits             5156                       # Number of indirect target hits. (Count)
system.cpu14.branchPred.indirectMisses           4760                       # Number of indirect misses. (Count)
system.cpu14.branchPred.indirectMispredicted         1227                       # Number of mispredicted indirect branches. (Count)
system.cpu14.commit.commitSquashedInsts       1149671                       # The number of squashed insts skipped by commit (Count)
system.cpu14.commit.commitNonSpecStalls           853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu14.commit.branchMispredicts           20105                       # The number of times a branch was mispredicted (Count)
system.cpu14.commit.numCommittedDist::samples     10460982                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::mean     0.747822                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::stdev     1.801417                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::0       7944023     75.94%     75.94% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::1        941994      9.00%     84.94% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::2        509082      4.87%     89.81% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::3        287400      2.75%     92.56% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::4        140620      1.34%     93.90% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::5        172466      1.65%     95.55% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::6         48038      0.46%     96.01% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::7         51312      0.49%     96.50% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::8        366047      3.50%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::total     10460982                       # Number of insts commited each cycle (Count)
system.cpu14.commit.instsCommitted            5139143                       # Number of instructions committed (Count)
system.cpu14.commit.opsCommitted              7822956                       # Number of ops (including micro ops) committed (Count)
system.cpu14.commit.memRefs                   2533632                       # Number of memory references committed (Count)
system.cpu14.commit.loads                     1237903                       # Number of loads committed (Count)
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu14.commit.membars                         2                       # Number of memory barriers committed (Count)
system.cpu14.commit.branches                   413079                       # Number of branches committed (Count)
system.cpu14.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu14.commit.floating                   868842                       # Number of committed floating point instructions. (Count)
system.cpu14.commit.integer                   7762285                       # Number of committed integer instructions. (Count)
system.cpu14.commit.functionCalls               10695                       # Number of function calls committed. (Count)
system.cpu14.commit.committedInstType_0::No_OpClass        11879      0.15%      0.15% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntAlu      5196139     66.42%     66.57% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntMult           29      0.00%     66.57% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntDiv        35972      0.46%     67.03% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatAdd         3214      0.04%     67.07% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCmp            0      0.00%     67.07% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCvt         1504      0.02%     67.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMult            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatDiv            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMisc            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatSqrt            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAdd         6746      0.09%     67.18% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.18% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAlu        12083      0.15%     67.33% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCmp            0      0.00%     67.33% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCvt        13188      0.17%     67.50% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMisc         7204      0.09%     67.60% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMult            0      0.00%     67.60% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.60% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShift         1366      0.02%     67.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdDiv            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSqrt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMult            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAes            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAesMix            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemRead       822974     10.52%     78.13% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemWrite       888033     11.35%     89.48% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemRead       414929      5.30%     94.79% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemWrite       407696      5.21%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::total      7822956                       # Class of committed instruction (Count)
system.cpu14.commit.commitEligibleSamples       366047                       # number cycles where commit BW limit reached (Cycle)
system.cpu14.decode.idleCycles                 596434                       # Number of cycles decode is idle (Cycle)
system.cpu14.decode.blockedCycles             8729623                       # Number of cycles decode is blocked (Cycle)
system.cpu14.decode.runCycles                  791297                       # Number of cycles decode is running (Cycle)
system.cpu14.decode.unblockCycles              486155                       # Number of cycles decode is unblocking (Cycle)
system.cpu14.decode.squashCycles                22894                       # Number of cycles decode is squashing (Cycle)
system.cpu14.decode.branchResolved             307374                       # Number of times decode resolved a branch (Count)
system.cpu14.decode.branchMispred                1251                       # Number of times decode detected a branch misprediction (Count)
system.cpu14.decode.decodedInsts              9229248                       # Number of instructions handled by decode (Count)
system.cpu14.decode.squashedInsts                5921                       # Number of squashed instructions handled by decode (Count)
system.cpu14.fetch.icacheStallCycles           815287                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu14.fetch.insts                      6116885                       # Number of instructions fetch has processed (Count)
system.cpu14.fetch.branches                    571199                       # Number of branches that fetch encountered (Count)
system.cpu14.fetch.predictedBranches           341899                       # Number of branches that fetch has predicted taken (Count)
system.cpu14.fetch.cycles                     9570576                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu14.fetch.squashCycles                 48226                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu14.fetch.miscStallCycles              12278                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu14.fetch.pendingTrapStallCycles        13831                       # Number of stall cycles due to pending traps (Cycle)
system.cpu14.fetch.icacheWaitRetryStallCycles       190318                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu14.fetch.cacheLines                  613140                       # Number of cache lines fetched (Count)
system.cpu14.fetch.icacheSquashes                4857                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu14.fetch.nisnDist::samples         10626403                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::mean            0.900248                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::stdev           2.315561                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::0                8984235     84.55%     84.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::1                  60854      0.57%     85.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::2                 169639      1.60%     86.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::3                 170127      1.60%     88.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::4                 174638      1.64%     89.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::5                 127359      1.20%     91.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::6                  73545      0.69%     91.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::7                  48781      0.46%     92.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::8                 817225      7.69%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::total           10626403                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.branchRate                0.048551                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetch.rate                      0.519926                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu14.iew.squashCycles                   22894                       # Number of cycles IEW is squashing (Cycle)
system.cpu14.iew.blockCycles                  4710087                       # Number of cycles IEW is blocking (Cycle)
system.cpu14.iew.unblockCycles                 144587                       # Number of cycles IEW is unblocking (Cycle)
system.cpu14.iew.dispatchedInsts              8981356                       # Number of instructions dispatched to IQ (Count)
system.cpu14.iew.dispSquashedInsts               1133                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu14.iew.dispLoadInsts                1394949                       # Number of dispatched load instructions (Count)
system.cpu14.iew.dispStoreInsts               1348782                       # Number of dispatched store instructions (Count)
system.cpu14.iew.dispNonSpecInsts                 901                       # Number of dispatched non-speculative instructions (Count)
system.cpu14.iew.iqFullEvents                    7294                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu14.iew.lsqFullEvents                 132195                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu14.iew.memOrderViolationEvents         2229                       # Number of memory order violations (Count)
system.cpu14.iew.predictedTakenIncorrect         9918                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu14.iew.predictedNotTakenIncorrect        12388                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu14.iew.branchMispredicts              22306                       # Number of branch mispredicts detected at execute (Count)
system.cpu14.iew.instsToCommit                8497120                       # Cumulative count of insts sent to commit (Count)
system.cpu14.iew.writebackCount               8483433                       # Cumulative count of insts written-back (Count)
system.cpu14.iew.producerInst                 5494131                       # Number of instructions producing a value (Count)
system.cpu14.iew.consumerInst                10386387                       # Number of instructions consuming a value (Count)
system.cpu14.iew.wbRate                      0.721079                       # Insts written-back per cycle ((Count/Cycle))
system.cpu14.iew.wbFanout                    0.528974                       # Average fanout of values written-back ((Count/Count))
system.cpu14.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu14.lsq0.forwLoads                    208586                       # Number of loads that had data forwarded from stores (Count)
system.cpu14.lsq0.squashedLoads                157046                       # Number of loads squashed (Count)
system.cpu14.lsq0.ignoredResponses                102                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu14.lsq0.memOrderViolation              2229                       # Number of memory ordering violations (Count)
system.cpu14.lsq0.squashedStores                53053                       # Number of stores squashed (Count)
system.cpu14.lsq0.rescheduledLoads               3103                       # Number of loads that were rescheduled (Count)
system.cpu14.lsq0.blockedByCache                 1968                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu14.lsq0.loadToUse::samples          1237825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::mean           26.516424                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::stdev         132.633249                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::0-9              1190535     96.18%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::10-19                 63      0.01%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::20-29                 54      0.00%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::30-39                 95      0.01%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::40-49               2104      0.17%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::50-59                 63      0.01%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::60-69                 54      0.00%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::70-79                 46      0.00%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::80-89                 63      0.01%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::90-99                 85      0.01%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::100-109               63      0.01%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::110-119               44      0.00%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::120-129               46      0.00%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::130-139               58      0.00%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::140-149               53      0.00%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::150-159               43      0.00%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::160-169               94      0.01%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::170-179              136      0.01%     96.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::180-189              504      0.04%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::190-199               43      0.00%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::200-209               57      0.00%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::210-219              101      0.01%     96.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::220-229              212      0.02%     96.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::230-239              284      0.02%     96.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::240-249             1554      0.13%     96.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::250-259               82      0.01%     96.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::260-269               92      0.01%     96.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::270-279              123      0.01%     96.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::280-289              228      0.02%     96.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::290-299              351      0.03%     96.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::overflows          40495      3.27%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::max_value           2331                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::total            1237825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.mmu.dtb.rdAccesses               1353521                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses               1323868                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                    3171                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                     411                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses                615347                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                    2803                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::ON   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.rename.squashCycles                22894                       # Number of cycles rename is squashing (Cycle)
system.cpu14.rename.idleCycles                 800894                       # Number of cycles rename is idle (Cycle)
system.cpu14.rename.blockCycles               6232381                       # Number of cycles rename is blocking (Cycle)
system.cpu14.rename.serializeStallCycles        22858                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu14.rename.runCycles                 1063702                       # Number of cycles rename is running (Cycle)
system.cpu14.rename.unblockCycles             2483674                       # Number of cycles rename is unblocking (Cycle)
system.cpu14.rename.renamedInsts              9130668                       # Number of instructions processed by rename (Count)
system.cpu14.rename.ROBFullEvents              101945                       # Number of times rename has blocked due to ROB full (Count)
system.cpu14.rename.IQFullEvents               244235                       # Number of times rename has blocked due to IQ full (Count)
system.cpu14.rename.LQFullEvents               145077                       # Number of times rename has blocked due to LQ full (Count)
system.cpu14.rename.SQFullEvents              1980953                       # Number of times rename has blocked due to SQ full (Count)
system.cpu14.rename.fullRegistersEvents          3052                       # Number of times there has been no free registers (Count)
system.cpu14.rename.renamedOperands          17337370                       # Number of destination operands rename has renamed (Count)
system.cpu14.rename.lookups                  33162855                       # Number of register rename lookups that rename has made (Count)
system.cpu14.rename.intLookups               12914848                       # Number of integer rename lookups (Count)
system.cpu14.rename.fpLookups                  588914                       # Number of floating rename lookups (Count)
system.cpu14.rename.committedMaps            14759308                       # Number of HB maps that are committed (Count)
system.cpu14.rename.undoneMaps                2578062                       # Number of HB maps that are undone due to squashing (Count)
system.cpu14.rename.serializing                   875                       # count of serializing insts renamed (Count)
system.cpu14.rename.tempSerializing               859                       # count of temporary serializing insts renamed (Count)
system.cpu14.rename.skidInsts                 2762968                       # count of insts added to the skid buffer (Count)
system.cpu14.rob.reads                       19059866                       # The number of ROB reads (Count)
system.cpu14.rob.writes                      18110919                       # The number of ROB writes (Count)
system.cpu14.thread_0.numInsts                5139143                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                  7822956                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.workload.numSyscalls                  63                       # Number of system calls (Count)
system.cpu15.numCycles                       12235143                       # Number of cpu cycles simulated (Cycle)
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.instsAdded                       8982540                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu15.nonSpecInstsAdded                   1076                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu15.instsIssued                      8560740                       # Number of instructions issued (Count)
system.cpu15.squashedInstsIssued                 2963                       # Number of squashed instructions issued (Count)
system.cpu15.squashedInstsExamined            1160478                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu15.squashedOperandsExamined         2493893                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu15.squashedNonSpecRemoved               223                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu15.numIssuedDist::samples          11010404                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::mean             0.777514                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::stdev            1.584125                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::0                 8098981     73.56%     73.56% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::1                  680709      6.18%     79.74% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::2                  824958      7.49%     87.23% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::3                  458001      4.16%     91.39% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::4                  364733      3.31%     94.70% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::5                  291299      2.65%     97.35% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::6                  145815      1.32%     98.67% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::7                  101469      0.92%     99.60% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::8                   44439      0.40%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::total            11010404                       # Number of insts issued each cycle (Count)
system.cpu15.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntAlu                 42097     42.10%     42.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntMult                    0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntDiv                     0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatAdd                   0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCmp                   0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCvt                   1      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMult                  0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMultAcc               0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatDiv                   0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMisc                  0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatSqrt                  0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAdd                    0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAddAcc                 0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAlu                  119      0.12%     42.22% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCmp                    0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCvt                  138      0.14%     42.35% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMisc                   0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMult                   0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMultAcc                0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShift                145      0.14%     42.50% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShiftAcc               0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdDiv                    0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSqrt                   0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAdd               0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAlu               0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCmp               0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCvt               0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatDiv               0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMisc              0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMult              0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMultAcc            0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatSqrt              0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAdd              0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAlu              0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceCmp              0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAes                    0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAesMix                 0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash               0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash2              0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash             0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash2            0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma2              0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma3              0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdPredAlu                0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemRead                13285     13.28%     55.78% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemWrite               11080     11.08%     66.86% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemRead            7466      7.47%     74.33% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemWrite          25670     25.67%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statIssuedInstType_0::No_OpClass        19093      0.22%      0.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntAlu      5744513     67.10%     67.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntMult           36      0.00%     67.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntDiv        38325      0.45%     67.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatAdd         4349      0.05%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCmp            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCvt         1672      0.02%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMult            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatDiv            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMisc            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatSqrt            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAdd         8319      0.10%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAlu        16951      0.20%     68.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCmp            0      0.00%     68.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCvt        18560      0.22%     68.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMisc         8776      0.10%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMult            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShift         2564      0.03%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdDiv            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSqrt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAes            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAesMix            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemRead       937474     10.95%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemWrite       914807     10.69%     90.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemRead       433406      5.06%     95.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemWrite       411895      4.81%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::total      8560740                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.issueRate                       0.699685                       # Inst issue rate ((Count/Cycle))
system.cpu15.fuBusy                            100001                       # FU busy when requested (Count)
system.cpu15.fuBusyRate                      0.011681                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu15.intInstQueueReads               26385713                       # Number of integer instruction queue reads (Count)
system.cpu15.intInstQueueWrites               9166668                       # Number of integer instruction queue writes (Count)
system.cpu15.intInstQueueWakeupAccesses       7587525                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu15.fpInstQueueReads                 1849135                       # Number of floating instruction queue reads (Count)
system.cpu15.fpInstQueueWrites                 979648                       # Number of floating instruction queue writes (Count)
system.cpu15.fpInstQueueWakeupAccesses         897751                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu15.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu15.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu15.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu15.intAluAccesses                   7700469                       # Number of integer alu accesses (Count)
system.cpu15.fpAluAccesses                     941179                       # Number of floating point alu accesses (Count)
system.cpu15.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu15.numInsts                         8522331                       # Number of executed instructions (Count)
system.cpu15.numLoadInsts                     1359238                       # Number of load instructions executed (Count)
system.cpu15.numSquashedInsts                   38409                       # Number of squashed instructions skipped in execute (Count)
system.cpu15.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu15.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu15.numRefs                          2682930                       # Number of memory reference insts executed (Count)
system.cpu15.numBranches                       451175                       # Number of branches executed (Count)
system.cpu15.numStoreInsts                    1323692                       # Number of stores executed (Count)
system.cpu15.numRate                         0.696545                       # Inst execution rate ((Count/Cycle))
system.cpu15.timesIdled                          2396                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu15.idleCycles                       1224739                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu15.committedInsts                   5139143                       # Number of Instructions Simulated (Count)
system.cpu15.committedOps                     7822956                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.cpi                             2.380775                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu15.totalCpi                        2.380775                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu15.ipc                             0.420031                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu15.totalIpc                        0.420031                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu15.intRegfileReads                 11803094                       # Number of integer regfile reads (Count)
system.cpu15.intRegfileWrites                 5917025                       # Number of integer regfile writes (Count)
system.cpu15.fpRegfileReads                    543240                       # Number of floating regfile reads (Count)
system.cpu15.fpRegfileWrites                   476922                       # Number of floating regfile writes (Count)
system.cpu15.ccRegfileReads                   3282729                       # number of cc regfile reads (Count)
system.cpu15.ccRegfileWrites                  3467890                       # number of cc regfile writes (Count)
system.cpu15.miscRegfileReads                 3829415                       # number of misc regfile reads (Count)
system.cpu15.miscRegfileWrites                    846                       # number of misc regfile writes (Count)
system.cpu15.MemDepUnit__0.insertedLoads      1395256                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.insertedStores      1348821                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.conflictingLoads       165897                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__0.conflictingStores        24009                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.branchPred.lookups                571786                       # Number of BP lookups (Count)
system.cpu15.branchPred.condPredicted          508029                       # Number of conditional branches predicted (Count)
system.cpu15.branchPred.condIncorrect           19239                       # Number of conditional branches incorrect (Count)
system.cpu15.branchPred.BTBLookups             326666                       # Number of BTB lookups (Count)
system.cpu15.branchPred.BTBUpdates               8718                       # Number of BTB updates (Count)
system.cpu15.branchPred.BTBHits                322441                       # Number of BTB hits (Count)
system.cpu15.branchPred.BTBHitRatio          0.987066                       # BTB Hit Ratio (Ratio)
system.cpu15.branchPred.RASUsed                 14487                       # Number of times the RAS was used to get a target. (Count)
system.cpu15.branchPred.RASIncorrect                6                       # Number of incorrect RAS predictions. (Count)
system.cpu15.branchPred.indirectLookups          9994                       # Number of indirect predictor lookups. (Count)
system.cpu15.branchPred.indirectHits             5175                       # Number of indirect target hits. (Count)
system.cpu15.branchPred.indirectMisses           4819                       # Number of indirect misses. (Count)
system.cpu15.branchPred.indirectMispredicted         1229                       # Number of mispredicted indirect branches. (Count)
system.cpu15.commit.commitSquashedInsts       1151626                       # The number of squashed insts skipped by commit (Count)
system.cpu15.commit.commitNonSpecStalls           853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu15.commit.branchMispredicts           20248                       # The number of times a branch was mispredicted (Count)
system.cpu15.commit.numCommittedDist::samples     10844427                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::mean     0.721380                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::stdev     1.774581                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::0       8327214     76.79%     76.79% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::1        942222      8.69%     85.48% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::2        509123      4.69%     90.17% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::3        287393      2.65%     92.82% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::4        140646      1.30%     94.12% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::5        172445      1.59%     95.71% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::6         48103      0.44%     96.15% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::7         51366      0.47%     96.63% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::8        365915      3.37%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::total     10844427                       # Number of insts commited each cycle (Count)
system.cpu15.commit.instsCommitted            5139143                       # Number of instructions committed (Count)
system.cpu15.commit.opsCommitted              7822956                       # Number of ops (including micro ops) committed (Count)
system.cpu15.commit.memRefs                   2533632                       # Number of memory references committed (Count)
system.cpu15.commit.loads                     1237903                       # Number of loads committed (Count)
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu15.commit.membars                         2                       # Number of memory barriers committed (Count)
system.cpu15.commit.branches                   413079                       # Number of branches committed (Count)
system.cpu15.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu15.commit.floating                   868842                       # Number of committed floating point instructions. (Count)
system.cpu15.commit.integer                   7762285                       # Number of committed integer instructions. (Count)
system.cpu15.commit.functionCalls               10695                       # Number of function calls committed. (Count)
system.cpu15.commit.committedInstType_0::No_OpClass        11879      0.15%      0.15% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntAlu      5196139     66.42%     66.57% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntMult           29      0.00%     66.57% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntDiv        35972      0.46%     67.03% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatAdd         3214      0.04%     67.07% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCmp            0      0.00%     67.07% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCvt         1504      0.02%     67.09% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMult            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatDiv            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMisc            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatSqrt            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAdd         6746      0.09%     67.18% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.18% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAlu        12083      0.15%     67.33% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCmp            0      0.00%     67.33% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCvt        13188      0.17%     67.50% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMisc         7204      0.09%     67.60% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMult            0      0.00%     67.60% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.60% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShift         1366      0.02%     67.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdDiv            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSqrt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMult            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAes            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAesMix            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemRead       822974     10.52%     78.13% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemWrite       888033     11.35%     89.48% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemRead       414929      5.30%     94.79% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemWrite       407696      5.21%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::total      7822956                       # Class of committed instruction (Count)
system.cpu15.commit.commitEligibleSamples       365915                       # number cycles where commit BW limit reached (Cycle)
system.cpu15.decode.idleCycles                 600629                       # Number of cycles decode is idle (Cycle)
system.cpu15.decode.blockedCycles             9108835                       # Number of cycles decode is blocked (Cycle)
system.cpu15.decode.runCycles                  791541                       # Number of cycles decode is running (Cycle)
system.cpu15.decode.unblockCycles              486362                       # Number of cycles decode is unblocking (Cycle)
system.cpu15.decode.squashCycles                23037                       # Number of cycles decode is squashing (Cycle)
system.cpu15.decode.branchResolved             307489                       # Number of times decode resolved a branch (Count)
system.cpu15.decode.branchMispred                1261                       # Number of times decode detected a branch misprediction (Count)
system.cpu15.decode.decodedInsts              9231618                       # Number of instructions handled by decode (Count)
system.cpu15.decode.squashedInsts                5958                       # Number of squashed instructions handled by decode (Count)
system.cpu15.fetch.icacheStallCycles           824139                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu15.fetch.insts                      6118837                       # Number of instructions fetch has processed (Count)
system.cpu15.fetch.branches                    571786                       # Number of branches that fetch encountered (Count)
system.cpu15.fetch.predictedBranches           342103                       # Number of branches that fetch has predicted taken (Count)
system.cpu15.fetch.cycles                     9939833                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu15.fetch.squashCycles                 48530                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu15.fetch.miscStallCycles              10871                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu15.fetch.pendingTrapStallCycles        15369                       # Number of stall cycles due to pending traps (Cycle)
system.cpu15.fetch.icacheWaitRetryStallCycles       195927                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu15.fetch.cacheLines                  613357                       # Number of cache lines fetched (Count)
system.cpu15.fetch.icacheSquashes                4852                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu15.fetch.nisnDist::samples         11010404                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::mean            0.869189                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::stdev           2.281198                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::0                9367552     85.08%     85.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::1                  60967      0.55%     85.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::2                 169681      1.54%     87.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::3                 170248      1.55%     88.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::4                 174566      1.59%     90.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::5                 127478      1.16%     91.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::6                  73530      0.67%     92.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::7                  48839      0.44%     92.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::8                 817543      7.43%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::total           11010404                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.branchRate                0.046733                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetch.rate                      0.500103                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu15.iew.squashCycles                   23037                       # Number of cycles IEW is squashing (Cycle)
system.cpu15.iew.blockCycles                  5000363                       # Number of cycles IEW is blocking (Cycle)
system.cpu15.iew.unblockCycles                 154488                       # Number of cycles IEW is unblocking (Cycle)
system.cpu15.iew.dispatchedInsts              8983616                       # Number of instructions dispatched to IQ (Count)
system.cpu15.iew.dispSquashedInsts               1128                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu15.iew.dispLoadInsts                1395256                       # Number of dispatched load instructions (Count)
system.cpu15.iew.dispStoreInsts               1348821                       # Number of dispatched store instructions (Count)
system.cpu15.iew.dispNonSpecInsts                 899                       # Number of dispatched non-speculative instructions (Count)
system.cpu15.iew.iqFullEvents                    7374                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu15.iew.lsqFullEvents                 141969                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu15.iew.memOrderViolationEvents         2231                       # Number of memory order violations (Count)
system.cpu15.iew.predictedTakenIncorrect         9930                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu15.iew.predictedNotTakenIncorrect        12521                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu15.iew.branchMispredicts              22451                       # Number of branch mispredicts detected at execute (Count)
system.cpu15.iew.instsToCommit                8499073                       # Cumulative count of insts sent to commit (Count)
system.cpu15.iew.writebackCount               8485276                       # Cumulative count of insts written-back (Count)
system.cpu15.iew.producerInst                 5495497                       # Number of instructions producing a value (Count)
system.cpu15.iew.consumerInst                10388469                       # Number of instructions consuming a value (Count)
system.cpu15.iew.wbRate                      0.693517                       # Insts written-back per cycle ((Count/Cycle))
system.cpu15.iew.wbFanout                    0.529000                       # Average fanout of values written-back ((Count/Count))
system.cpu15.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu15.lsq0.forwLoads                    208508                       # Number of loads that had data forwarded from stores (Count)
system.cpu15.lsq0.squashedLoads                157353                       # Number of loads squashed (Count)
system.cpu15.lsq0.ignoredResponses                 97                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu15.lsq0.memOrderViolation              2231                       # Number of memory ordering violations (Count)
system.cpu15.lsq0.squashedStores                53092                       # Number of stores squashed (Count)
system.cpu15.lsq0.rescheduledLoads               3103                       # Number of loads that were rescheduled (Count)
system.cpu15.lsq0.blockedByCache                 2036                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu15.lsq0.loadToUse::samples          1237825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::mean           27.650644                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::stdev         138.769022                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::0-9              1190583     96.18%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::10-19                 36      0.00%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::20-29                 66      0.01%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::30-39                 84      0.01%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::40-49               2108      0.17%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::50-59                 73      0.01%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::60-69                 60      0.00%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::70-79                 54      0.00%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::80-89                 43      0.00%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::90-99                 78      0.01%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::100-109               67      0.01%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::110-119               72      0.01%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::120-129               40      0.00%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::130-139               56      0.00%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::140-149               54      0.00%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::150-159               55      0.00%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::160-169               77      0.01%     96.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::170-179              104      0.01%     96.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::180-189              528      0.04%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::190-199               23      0.00%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::200-209               49      0.00%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::210-219               70      0.01%     96.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::220-229              114      0.01%     96.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::230-239              200      0.02%     96.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::240-249             1031      0.08%     96.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::250-259               58      0.00%     96.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::260-269               72      0.01%     96.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::270-279              120      0.01%     96.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::280-289              207      0.02%     96.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::290-299              301      0.02%     96.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::overflows          41342      3.34%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::max_value           2453                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::total            1237825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.mmu.dtb.rdAccesses               1353786                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses               1323894                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                    3124                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                     418                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses                615684                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                    2843                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::ON   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.rename.squashCycles                23037                       # Number of cycles rename is squashing (Cycle)
system.cpu15.rename.idleCycles                 805143                       # Number of cycles rename is idle (Cycle)
system.cpu15.rename.blockCycles               6595782                       # Number of cycles rename is blocking (Cycle)
system.cpu15.rename.serializeStallCycles        23523                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu15.rename.runCycles                 1064091                       # Number of cycles rename is running (Cycle)
system.cpu15.rename.unblockCycles             2498828                       # Number of cycles rename is unblocking (Cycle)
system.cpu15.rename.renamedInsts              9132798                       # Number of instructions processed by rename (Count)
system.cpu15.rename.ROBFullEvents              107326                       # Number of times rename has blocked due to ROB full (Count)
system.cpu15.rename.IQFullEvents               243850                       # Number of times rename has blocked due to IQ full (Count)
system.cpu15.rename.LQFullEvents               152461                       # Number of times rename has blocked due to LQ full (Count)
system.cpu15.rename.SQFullEvents              1988263                       # Number of times rename has blocked due to SQ full (Count)
system.cpu15.rename.fullRegistersEvents          3203                       # Number of times there has been no free registers (Count)
system.cpu15.rename.renamedOperands          17341296                       # Number of destination operands rename has renamed (Count)
system.cpu15.rename.lookups                  33168983                       # Number of register rename lookups that rename has made (Count)
system.cpu15.rename.intLookups               12916627                       # Number of integer rename lookups (Count)
system.cpu15.rename.fpLookups                  588689                       # Number of floating rename lookups (Count)
system.cpu15.rename.committedMaps            14759308                       # Number of HB maps that are committed (Count)
system.cpu15.rename.undoneMaps                2581748                       # Number of HB maps that are undone due to squashing (Count)
system.cpu15.rename.serializing                   875                       # count of serializing insts renamed (Count)
system.cpu15.rename.tempSerializing               859                       # count of temporary serializing insts renamed (Count)
system.cpu15.rename.skidInsts                 2763853                       # count of insts added to the skid buffer (Count)
system.cpu15.rob.reads                       19445411                       # The number of ROB reads (Count)
system.cpu15.rob.writes                      18115570                       # The number of ROB writes (Count)
system.cpu15.thread_0.numInsts                5139143                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                  7822956                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.workload.numSyscalls                  63                       # Number of system calls (Count)
system.cpu2.numCycles                        11635026                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                        8985022                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                    1082                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                       8562834                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                  2903                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined             1163148                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined          2496936                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                229                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples           10583463                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.809077                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             1.608015                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                  7671186     72.48%     72.48% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                   681039      6.43%     78.92% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                   825168      7.80%     86.71% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                   458129      4.33%     91.04% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                   364778      3.45%     94.49% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                   291419      2.75%     97.24% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                   145828      1.38%     98.62% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                   101431      0.96%     99.58% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                    44485      0.42%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total             10583463                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                  42084     42.07%     42.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%     42.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%     42.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%     42.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%     42.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%     42.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%     42.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%     42.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%     42.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%     42.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%     42.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%     42.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%     42.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                   121      0.12%     42.19% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%     42.19% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                   134      0.13%     42.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%     42.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%     42.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%     42.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                 146      0.15%     42.47% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                 13310     13.31%     55.78% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                11090     11.09%     66.86% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead             7475      7.47%     74.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite           25672     25.66%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass        19166      0.22%      0.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu      5745729     67.10%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult           37      0.00%     67.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv        38316      0.45%     67.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd         4359      0.05%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt         1674      0.02%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd         8343      0.10%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu        16972      0.20%     68.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     68.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt        18638      0.22%     68.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc         8811      0.10%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift         2569      0.03%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead       937921     10.95%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite       914872     10.68%     90.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead       433478      5.06%     95.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite       411949      4.81%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total       8562834                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.735953                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                             100032                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.011682                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                25962314                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites                9171297                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses        7589029                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                  1849752                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                  980180                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses          898069                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                    7702206                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                      941494                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                          8524289                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                      1359715                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                    38545                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                           2683540                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                        451297                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                     1323825                       # Number of stores executed (Count)
system.cpu2.numRate                          0.732640                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                           2381                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                        1051563                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.committedInsts                    5139143                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                      7822956                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                              2.264001                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                         2.264001                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.441696                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.441696                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                  11804877                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                  5918262                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                     543717                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                    477173                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                    3283260                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                   3468176                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                  3830360                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads       1395851                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores      1349021                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads       165901                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores        24114                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                 572081                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted           508291                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect            19277                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups              326704                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates                8735                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits                 322509                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.987160                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                  14526                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 8                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups           9998                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits              5164                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses            4834                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted         1235                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts        1154324                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts            20351                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples     10416978                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.750981                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     1.804612                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0        7900096     75.84%     75.84% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1         941999      9.04%     84.88% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2         509034      4.89%     89.77% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3         287343      2.76%     92.53% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4         140660      1.35%     93.88% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5         172383      1.65%     95.53% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6          48038      0.46%     95.99% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7          51323      0.49%     96.49% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8         366102      3.51%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total     10416978                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted             5139143                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted               7822956                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                    2533632                       # Number of memory references committed (Count)
system.cpu2.commit.loads                      1237903                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                    413079                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                    868842                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                    7762285                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                10695                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass        11879      0.15%      0.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu      5196139     66.42%     66.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult           29      0.00%     66.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv        35972      0.46%     67.03% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd         3214      0.04%     67.07% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     67.07% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt         1504      0.02%     67.09% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd         6746      0.09%     67.18% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.18% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu        12083      0.15%     67.33% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     67.33% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt        13188      0.17%     67.50% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc         7204      0.09%     67.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     67.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift         1366      0.02%     67.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead       822974     10.52%     78.13% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite       888033     11.35%     89.48% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead       414929      5.30%     94.79% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite       407696      5.21%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total      7822956                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples       366102                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.decode.idleCycles                  579306                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles              8702797                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                   791780                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles               486436                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                 23144                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved              307570                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                 1255                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts               9234112                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                 5900                       # Number of squashed instructions handled by decode (Count)
system.cpu2.fetch.icacheStallCycles            798577                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                       6120700                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                     572081                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches            342199                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                      9533930                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                  48744                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles               13970                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles        15167                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.icacheWaitRetryStallCycles       197447                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu2.fetch.cacheLines                   613554                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                 4838                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples          10583463                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             0.904604                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            2.320340                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                 8940064     84.47%     84.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                   60917      0.58%     85.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                  169728      1.60%     86.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                  170270      1.61%     88.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                  174718      1.65%     89.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                  127464      1.20%     91.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                   73572      0.70%     91.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                   48800      0.46%     92.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                  817930      7.73%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total            10583463                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.049169                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       0.526058                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                    23144                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                   4701652                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                  145751                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts               8986104                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                1067                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                 1395851                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                1349021                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                  899                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                     7392                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                  133205                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents          2233                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect          9944                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect        12619                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts               22563                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                 8500957                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount                8487098                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                  5496564                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 10389879                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.729444                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.529031                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.lsq0.forwLoads                     208618                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                 157948                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                  96                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation               2233                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                 53292                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                3103                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                  2064                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           1237825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean            26.527562                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev          132.750435                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9               1190439     96.17%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19                  54      0.00%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29                  40      0.00%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39                  70      0.01%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49                2145      0.17%     96.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59                  98      0.01%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69                 112      0.01%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79                  71      0.01%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89                  85      0.01%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99                  51      0.00%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109                60      0.00%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119                83      0.01%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129                78      0.01%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139                62      0.01%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149                72      0.01%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159                51      0.00%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169                87      0.01%     96.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179               114      0.01%     96.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189               562      0.05%     96.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199                61      0.00%     96.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209                50      0.00%     96.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219                88      0.01%     96.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229               164      0.01%     96.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239               258      0.02%     96.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249              1639      0.13%     96.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259                74      0.01%     96.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269                86      0.01%     96.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279               137      0.01%     96.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289               215      0.02%     96.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299               341      0.03%     96.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows           40378      3.26%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            2508                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             1237825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                1354154                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                1324027                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                     3300                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                      427                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                 615944                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                     3035                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                 23144                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                  783938                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles                6233628                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles         21042                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  1064213                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles              2457498                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts               9135161                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents                97828                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                246085                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                136495                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents               1963002                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.fullRegistersEvents           2607                       # Number of times there has been no free registers (Count)
system.cpu2.rename.renamedOperands           17344576                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                   33175919                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                12919069                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                   589068                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             14759308                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                 2585268                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                    876                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                  2765842                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                        19020434                       # The number of ROB reads (Count)
system.cpu2.rob.writes                       18121298                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                 5139143                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                   7822956                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu3.numCycles                        12143573                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                        8982486                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                    1082                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                       8560988                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                  2879                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined             1160612                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined          2491351                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                229                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples           10985020                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.779333                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             1.585507                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                  8073306     73.49%     73.49% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                   681091      6.20%     79.69% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                   824801      7.51%     87.20% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                   458047      4.17%     91.37% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                   364786      3.32%     94.69% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                   291270      2.65%     97.34% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                   145838      1.33%     98.67% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                   101416      0.92%     99.60% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                    44465      0.40%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total             10985020                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                  42113     42.11%     42.11% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%     42.11% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%     42.11% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%     42.11% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%     42.11% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    1      0.00%     42.11% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%     42.11% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%     42.11% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%     42.11% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%     42.11% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%     42.11% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%     42.11% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%     42.11% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                   118      0.12%     42.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                   133      0.13%     42.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%     42.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%     42.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%     42.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                 142      0.14%     42.50% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                 13277     13.28%     55.78% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                11078     11.08%     66.86% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead             7471      7.47%     74.33% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite           25674     25.67%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass        19280      0.23%      0.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu      5744396     67.10%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult           37      0.00%     67.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv        38322      0.45%     67.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd         4343      0.05%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt         1690      0.02%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd         8338      0.10%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu        16960      0.20%     68.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     68.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt        18626      0.22%     68.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc         8796      0.10%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift         2538      0.03%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead       937430     10.95%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite       914869     10.69%     90.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead       433435      5.06%     95.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite       411928      4.81%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total       8560988                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.704981                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                             100007                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.011682                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads                26360433                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites                9166565                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses        7587553                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                  1849449                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                  979832                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses          897959                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                    7700379                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                      941336                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                          8522514                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                      1359187                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                    38474                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                           2682983                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                        451217                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                     1323796                       # Number of stores executed (Count)
system.cpu3.numRate                          0.701813                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                           2382                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                        1158553                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.committedInsts                    5139143                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                      7822956                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                              2.362957                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                         2.362957                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.423199                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.423199                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                  11803112                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                  5916981                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                     543563                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                    477058                       # Number of floating regfile writes (Count)
system.cpu3.ccRegfileReads                    3282939                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                   3467939                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                  3829429                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads       1395305                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores      1348960                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads       165778                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores        24013                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups                 571580                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted           507918                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect            19241                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups              326470                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates                8717                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits                 322272                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.987141                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                  14530                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 7                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups           9909                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits              5183                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses            4726                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted         1230                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts        1151739                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts            20482                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples     10818728                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.723094                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     1.776582                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0        8302036     76.74%     76.74% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1         941989      8.71%     85.44% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2         508978      4.70%     90.15% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3         287156      2.65%     92.80% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4         140602      1.30%     94.10% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         172392      1.59%     95.70% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6          48050      0.44%     96.14% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7          51325      0.47%     96.62% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8         366200      3.38%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total     10818728                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted             5139143                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted               7822956                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                    2533632                       # Number of memory references committed (Count)
system.cpu3.commit.loads                      1237903                       # Number of loads committed (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                    413079                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                    868842                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                    7762285                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                10695                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass        11879      0.15%      0.15% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu      5196139     66.42%     66.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           29      0.00%     66.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv        35972      0.46%     67.03% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd         3214      0.04%     67.07% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     67.07% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt         1504      0.02%     67.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd         6746      0.09%     67.18% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.18% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu        12083      0.15%     67.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     67.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt        13188      0.17%     67.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc         7204      0.09%     67.60% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     67.60% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.60% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift         1366      0.02%     67.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead       822974     10.52%     78.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite       888033     11.35%     89.48% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead       414929      5.30%     94.79% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite       407696      5.21%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total      7822956                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples       366200                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.decode.idleCycles                  594313                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles              9089421                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                   791700                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles               486319                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                 23267                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved              307412                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                 1249                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts               9231655                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                 5905                       # Number of squashed instructions handled by decode (Count)
system.cpu3.fetch.icacheStallCycles            810373                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                       6118937                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                     571580                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches            341985                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                      9913916                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                  48972                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles               10964                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles        16369                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.icacheWaitRetryStallCycles       208912                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu3.fetch.cacheLines                   613312                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                 4819                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples          10985020                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             0.871227                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            2.283497                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                 9342227     85.05%     85.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                   60845      0.55%     85.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                  169666      1.54%     87.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                  170208      1.55%     88.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                  174699      1.59%     90.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                  127406      1.16%     91.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                   73556      0.67%     92.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                   48820      0.44%     92.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                  817593      7.44%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total            10985020                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.047069                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       0.503883                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                    23267                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                   4959060                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                  157531                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts               8983568                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                1063                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                 1395305                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                1348960                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                  899                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                     7339                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                  145050                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents          2225                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect          9923                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect        12760                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts               22683                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                 8499522                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount                8485512                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                  5495386                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 10388078                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.698766                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.529009                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.lsq0.forwLoads                     208671                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                 157402                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                  97                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation               2225                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                 53231                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                3101                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                  2018                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           1237825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean            27.655354                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          138.712287                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9               1190563     96.18%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19                  49      0.00%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29                  56      0.00%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39                  63      0.01%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49                2115      0.17%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59                  75      0.01%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69                  69      0.01%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79                  37      0.00%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89                  46      0.00%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99                  57      0.00%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109                49      0.00%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119                59      0.00%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129                46      0.00%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139                36      0.00%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149                50      0.00%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159                84      0.01%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169               110      0.01%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179               114      0.01%     96.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189               583      0.05%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199                48      0.00%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209                74      0.01%     96.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219                99      0.01%     96.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229               144      0.01%     96.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239               197      0.02%     96.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249              1064      0.09%     96.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259                45      0.00%     96.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269                66      0.01%     96.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279                89      0.01%     96.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289               157      0.01%     96.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299               267      0.02%     96.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows           41314      3.34%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            2368                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             1237825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                1353787                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                1323998                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                     3188                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                      431                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                 615866                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                     3120                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                 23267                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                  798874                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles                6572980                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles         21440                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                  1064117                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles              2504342                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts               9132861                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents               103309                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents                248103                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                145796                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents               2000756                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.fullRegistersEvents           2838                       # Number of times there has been no free registers (Count)
system.cpu3.rename.renamedOperands           17340621                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                   33168049                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                12916400                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                   588834                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             14759308                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                 2581313                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                    876                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                  2764923                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                        19419514                       # The number of ROB reads (Count)
system.cpu3.rob.writes                       18115929                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                 5139143                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                   7822956                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu4.numCycles                        11634503                       # Number of cpu cycles simulated (Cycle)
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                        8983213                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                    1082                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                       8561316                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                  2841                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined             1161339                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined          2497310                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                229                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples           10573382                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              0.809705                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             1.608371                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                  7661454     72.46%     72.46% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                   680867      6.44%     78.90% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                   825209      7.80%     86.70% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                   458225      4.33%     91.04% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                   364553      3.45%     94.49% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                   291385      2.76%     97.24% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                   146026      1.38%     98.62% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                   101241      0.96%     99.58% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                    44422      0.42%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total             10573382                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                  42063     42.08%     42.08% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    1      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                   122      0.12%     42.20% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%     42.20% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                   140      0.14%     42.34% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                 144      0.14%     42.49% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd                0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                 13279     13.28%     55.77% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite                11051     11.06%     66.83% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead             7475      7.48%     74.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite           25683     25.69%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass        18997      0.22%      0.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu      5744606     67.10%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult           34      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv        38319      0.45%     67.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd         4355      0.05%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt         1648      0.02%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd         8376      0.10%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu        16990      0.20%     68.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     68.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt        18677      0.22%     68.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc         8822      0.10%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift         2579      0.03%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead       937725     10.95%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite       914754     10.68%     90.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead       433482      5.06%     95.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite       411952      4.81%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total       8561316                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        0.735856                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                              99958                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.011676                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads                25948840                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites                9167538                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses        7587319                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                  1849973                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                  980316                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses          898174                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                    7700663                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                      941614                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numInsts                          8522771                       # Number of executed instructions (Count)
system.cpu4.numLoadInsts                      1359545                       # Number of load instructions executed (Count)
system.cpu4.numSquashedInsts                    38545                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu4.numRefs                           2683232                       # Number of memory reference insts executed (Count)
system.cpu4.numBranches                        451088                       # Number of branches executed (Count)
system.cpu4.numStoreInsts                     1323687                       # Number of stores executed (Count)
system.cpu4.numRate                          0.732543                       # Inst execution rate ((Count/Cycle))
system.cpu4.timesIdled                           2390                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                        1061121                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.committedInsts                    5139143                       # Number of Instructions Simulated (Count)
system.cpu4.committedOps                      7822956                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.cpi                              2.263899                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu4.totalCpi                         2.263899                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu4.ipc                              0.441716                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu4.totalIpc                         0.441716                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu4.intRegfileReads                  11803433                       # Number of integer regfile reads (Count)
system.cpu4.intRegfileWrites                  5917093                       # Number of integer regfile writes (Count)
system.cpu4.fpRegfileReads                     543994                       # Number of floating regfile reads (Count)
system.cpu4.fpRegfileWrites                    477275                       # Number of floating regfile writes (Count)
system.cpu4.ccRegfileReads                    3282580                       # number of cc regfile reads (Count)
system.cpu4.ccRegfileWrites                   3467718                       # number of cc regfile writes (Count)
system.cpu4.miscRegfileReads                  3829527                       # number of misc regfile reads (Count)
system.cpu4.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu4.MemDepUnit__0.insertedLoads       1395423                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores      1348890                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads       165883                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores        24144                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups                 571792                       # Number of BP lookups (Count)
system.cpu4.branchPred.condPredicted           508159                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condIncorrect            19259                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.BTBLookups              326688                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBUpdates                8738                       # Number of BTB updates (Count)
system.cpu4.branchPred.BTBHits                 322468                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.987082                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.RASUsed                  14502                       # Number of times the RAS was used to get a target. (Count)
system.cpu4.branchPred.RASIncorrect                 8                       # Number of incorrect RAS predictions. (Count)
system.cpu4.branchPred.indirectLookups           9914                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits              5158                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses            4756                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted         1231                       # Number of mispredicted indirect branches. (Count)
system.cpu4.commit.commitSquashedInsts        1152508                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts            20177                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples     10407431                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     0.751670                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     1.805371                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0        7890761     75.82%     75.82% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1         941801      9.05%     84.87% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2         509073      4.89%     89.76% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3         287289      2.76%     92.52% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4         140602      1.35%     93.87% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5         172363      1.66%     95.53% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6          48032      0.46%     95.99% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7          51353      0.49%     96.48% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8         366157      3.52%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total     10407431                       # Number of insts commited each cycle (Count)
system.cpu4.commit.instsCommitted             5139143                       # Number of instructions committed (Count)
system.cpu4.commit.opsCommitted               7822956                       # Number of ops (including micro ops) committed (Count)
system.cpu4.commit.memRefs                    2533632                       # Number of memory references committed (Count)
system.cpu4.commit.loads                      1237903                       # Number of loads committed (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu4.commit.branches                    413079                       # Number of branches committed (Count)
system.cpu4.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu4.commit.floating                    868842                       # Number of committed floating point instructions. (Count)
system.cpu4.commit.integer                    7762285                       # Number of committed integer instructions. (Count)
system.cpu4.commit.functionCalls                10695                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass        11879      0.15%      0.15% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu      5196139     66.42%     66.57% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult           29      0.00%     66.57% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv        35972      0.46%     67.03% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd         3214      0.04%     67.07% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     67.07% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt         1504      0.02%     67.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd         6746      0.09%     67.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu        12083      0.15%     67.33% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     67.33% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt        13188      0.17%     67.50% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc         7204      0.09%     67.60% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     67.60% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.60% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift         1366      0.02%     67.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead       822974     10.52%     78.13% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite       888033     11.35%     89.48% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead       414929      5.30%     94.79% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite       407696      5.21%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total      7822956                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples       366157                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.decode.idleCycles                  577483                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles              8695137                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                   791506                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles               486291                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                 22965                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved              307511                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                 1258                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts               9232332                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                 5970                       # Number of squashed instructions handled by decode (Count)
system.cpu4.fetch.icacheStallCycles            800420                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu4.fetch.insts                       6119608                       # Number of instructions fetch has processed (Count)
system.cpu4.fetch.branches                     571792                       # Number of branches that fetch encountered (Count)
system.cpu4.fetch.predictedBranches            342128                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                      9528909                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                  48390                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles               12616                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles        13921                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.icacheWaitRetryStallCycles       193321                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu4.fetch.cacheLines                   613404                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                 4807                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples          10573382                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             0.905274                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            2.321081                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0                 8930460     84.46%     84.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                   60754      0.57%     85.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                  169685      1.60%     86.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                  170157      1.61%     88.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                  174848      1.65%     89.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                  127353      1.20%     91.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                   73610      0.70%     91.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                   48728      0.46%     92.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                  817787      7.73%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total            10573382                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.branchRate                 0.049146                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetch.rate                       0.525988                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                    22965                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                   4697529                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                  145752                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts               8984295                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                1105                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                 1395423                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                1348890                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                  899                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                     7370                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                  133190                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents          2227                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect          9920                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect        12452                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts               22372                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                 8499237                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount                8485493                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                  5495558                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                 10388446                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       0.729339                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.529007                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu4.lsq0.forwLoads                     208625                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                 157520                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                  97                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation               2227                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores                 53161                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                3103                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                  2126                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples           1237825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean            26.538937                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev          132.645017                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9               1190190     96.15%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19                  67      0.01%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29                  98      0.01%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39                  91      0.01%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49                2118      0.17%     96.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59                 137      0.01%     96.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69                 110      0.01%     96.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79                 102      0.01%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89                  80      0.01%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99                 100      0.01%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109                67      0.01%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119                72      0.01%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129               101      0.01%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139                53      0.00%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149                53      0.00%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159                65      0.01%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169                78      0.01%     96.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179               132      0.01%     96.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189               536      0.04%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199                62      0.01%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209                62      0.01%     96.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219                92      0.01%     96.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229               150      0.01%     96.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239               292      0.02%     96.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249              1605      0.13%     96.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259                44      0.00%     96.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269                64      0.01%     96.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279                94      0.01%     96.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289               213      0.02%     96.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299               343      0.03%     96.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows           40554      3.28%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            2455                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total             1237825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses                1353925                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                1323889                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                     3291                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                      423                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                 615642                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                     2887                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                 22965                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                  782085                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles                6227539                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles         21148                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                  1063831                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles              2455814                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts               9133502                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents               100254                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents                245070                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.LQFullEvents                139430                       # Number of times rename has blocked due to LQ full (Count)
system.cpu4.rename.SQFullEvents               1958112                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.fullRegistersEvents           2914                       # Number of times there has been no free registers (Count)
system.cpu4.rename.renamedOperands           17342945                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                   33172687                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups                12918019                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                   589203                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps             14759308                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                 2583637                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                    874                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                  2765330                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                        19009029                       # The number of ROB reads (Count)
system.cpu4.rob.writes                       18117126                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                 5139143                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                   7822956                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu5.numCycles                        11286635                       # Number of cpu cycles simulated (Cycle)
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                        8983648                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                    1082                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                       8561531                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                  2934                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined             1161774                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined          2498132                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                229                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples           10227116                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              0.837140                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             1.628517                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                  7315607     71.53%     71.53% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                   680570      6.65%     78.19% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                   824999      8.07%     86.25% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                   458093      4.48%     90.73% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                   364638      3.57%     94.30% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                   291374      2.85%     97.15% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                   146028      1.43%     98.57% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                   101362      0.99%     99.57% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                    44445      0.43%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total             10227116                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                  42066     42.07%     42.07% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%     42.07% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%     42.07% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%     42.07% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%     42.07% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%     42.07% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%     42.07% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%     42.07% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%     42.07% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%     42.07% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%     42.07% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%     42.07% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%     42.07% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                   122      0.12%     42.20% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%     42.20% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                   138      0.14%     42.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%     42.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%     42.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%     42.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                 138      0.14%     42.47% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd                0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                 13300     13.30%     55.78% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite                11067     11.07%     66.84% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead             7471      7.47%     74.32% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite           25678     25.68%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass        19053      0.22%      0.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu      5744675     67.10%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult           37      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv        38321      0.45%     67.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd         4375      0.05%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt         1662      0.02%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd         8360      0.10%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu        16983      0.20%     68.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     68.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt        18653      0.22%     68.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc         8812      0.10%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift         2594      0.03%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead       937819     10.95%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite       914796     10.68%     90.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead       433449      5.06%     95.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite       411942      4.81%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total       8561531                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        0.758555                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                              99980                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.011678                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads                25603234                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites                9168360                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses        7587570                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                  1849858                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                  980360                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses          898134                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                    7700908                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                      941550                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numInsts                          8523030                       # Number of executed instructions (Count)
system.cpu5.numLoadInsts                      1359603                       # Number of load instructions executed (Count)
system.cpu5.numSquashedInsts                    38501                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu5.numRefs                           2683336                       # Number of memory reference insts executed (Count)
system.cpu5.numBranches                        451052                       # Number of branches executed (Count)
system.cpu5.numStoreInsts                     1323733                       # Number of stores executed (Count)
system.cpu5.numRate                          0.755144                       # Inst execution rate ((Count/Cycle))
system.cpu5.timesIdled                           2415                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                        1059519                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.committedInsts                    5139143                       # Number of Instructions Simulated (Count)
system.cpu5.committedOps                      7822956                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.cpi                              2.196210                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu5.totalCpi                         2.196210                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu5.ipc                              0.455330                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu5.totalIpc                         0.455330                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu5.intRegfileReads                  11803501                       # Number of integer regfile reads (Count)
system.cpu5.intRegfileWrites                  5917416                       # Number of integer regfile writes (Count)
system.cpu5.fpRegfileReads                     543900                       # Number of floating regfile reads (Count)
system.cpu5.fpRegfileWrites                    477241                       # Number of floating regfile writes (Count)
system.cpu5.ccRegfileReads                    3282189                       # number of cc regfile reads (Count)
system.cpu5.ccRegfileWrites                   3467485                       # number of cc regfile writes (Count)
system.cpu5.miscRegfileReads                  3829691                       # number of misc regfile reads (Count)
system.cpu5.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu5.MemDepUnit__0.insertedLoads       1395512                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores      1348893                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads       165864                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores        22250                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups                 571865                       # Number of BP lookups (Count)
system.cpu5.branchPred.condPredicted           508085                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condIncorrect            19250                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.BTBLookups              326709                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBUpdates                8731                       # Number of BTB updates (Count)
system.cpu5.branchPred.BTBHits                 322486                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.987074                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.RASUsed                  14504                       # Number of times the RAS was used to get a target. (Count)
system.cpu5.branchPred.RASIncorrect                 8                       # Number of incorrect RAS predictions. (Count)
system.cpu5.branchPred.indirectLookups          10020                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits              5148                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses            4872                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted         1232                       # Number of mispredicted indirect branches. (Count)
system.cpu5.commit.commitSquashedInsts        1152908                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts            20197                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples     10061148                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     0.777541                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     1.830455                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0        7543968     74.98%     74.98% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1         942081      9.36%     84.34% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2         509179      5.06%     89.41% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3         287460      2.86%     92.26% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4         140705      1.40%     93.66% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5         172393      1.71%     95.37% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6          48080      0.48%     95.85% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7          51384      0.51%     96.36% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8         365898      3.64%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total     10061148                       # Number of insts commited each cycle (Count)
system.cpu5.commit.instsCommitted             5139143                       # Number of instructions committed (Count)
system.cpu5.commit.opsCommitted               7822956                       # Number of ops (including micro ops) committed (Count)
system.cpu5.commit.memRefs                    2533632                       # Number of memory references committed (Count)
system.cpu5.commit.loads                      1237903                       # Number of loads committed (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu5.commit.branches                    413079                       # Number of branches committed (Count)
system.cpu5.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu5.commit.floating                    868842                       # Number of committed floating point instructions. (Count)
system.cpu5.commit.integer                    7762285                       # Number of committed integer instructions. (Count)
system.cpu5.commit.functionCalls                10695                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass        11879      0.15%      0.15% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu      5196139     66.42%     66.57% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult           29      0.00%     66.57% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv        35972      0.46%     67.03% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd         3214      0.04%     67.07% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     67.07% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt         1504      0.02%     67.09% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd         6746      0.09%     67.18% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.18% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu        12083      0.15%     67.33% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     67.33% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt        13188      0.17%     67.50% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc         7204      0.09%     67.60% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     67.60% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.60% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift         1366      0.02%     67.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead       822974     10.52%     78.13% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite       888033     11.35%     89.48% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead       414929      5.30%     94.79% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite       407696      5.21%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total      7822956                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples       365898                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.decode.idleCycles                  577098                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles              8349123                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                   791455                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles               486458                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                 22982                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved              307536                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                 1261                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts               9232767                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                 5992                       # Number of squashed instructions handled by decode (Count)
system.cpu5.fetch.icacheStallCycles            801052                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu5.fetch.insts                       6119354                       # Number of instructions fetch has processed (Count)
system.cpu5.fetch.branches                     571865                       # Number of branches that fetch encountered (Count)
system.cpu5.fetch.predictedBranches            342138                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                      9186727                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                  48432                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles               10002                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles        14118                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.icacheWaitRetryStallCycles       191001                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu5.fetch.cacheLines                   613346                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                 4842                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples          10227116                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             0.935905                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            2.353945                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0                 8584227     83.94%     83.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                   60749      0.59%     84.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                  169691      1.66%     86.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                  170175      1.66%     87.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                  174835      1.71%     89.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                  127330      1.25%     90.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                   73590      0.72%     91.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                   48734      0.48%     92.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                  817785      8.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total            10227116                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.branchRate                 0.050667                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetch.rate                       0.542177                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                    22982                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                   4481203                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                  143923                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts               8984730                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                1104                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                 1395512                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                1348893                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                  899                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                     7425                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                  131300                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents          2223                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect          9924                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect        12471                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts               22395                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                 8499423                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount                8485704                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                  5495726                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                 10388893                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       0.751836                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.529000                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu5.lsq0.forwLoads                     208530                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                 157609                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                  93                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation               2223                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                 53164                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                3102                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                  2107                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples           1237825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean            25.451341                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev          127.215786                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9               1190351     96.16%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19                  99      0.01%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29                 103      0.01%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39                 104      0.01%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49                2115      0.17%     96.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59                 133      0.01%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69                 110      0.01%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79                  67      0.01%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89                  99      0.01%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99                  61      0.00%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109                70      0.01%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119                74      0.01%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129                53      0.00%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139                43      0.00%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149                64      0.01%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159                72      0.01%     96.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169                87      0.01%     96.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179               136      0.01%     96.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189               573      0.05%     96.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199                58      0.00%     96.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209                49      0.00%     96.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219                77      0.01%     96.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229               166      0.01%     96.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239               309      0.02%     96.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249              2089      0.17%     96.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259                91      0.01%     96.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269               115      0.01%     96.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279               180      0.01%     96.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289               337      0.03%     96.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299               539      0.04%     96.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows           39401      3.18%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            2232                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total             1237825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses                1353935                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                1323935                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                     3204                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                      436                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                 615610                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                     2914                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                 22982                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                  781739                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles                5913655                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles         20904                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                  1063891                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles              2423945                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts               9133861                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents                94967                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents                241422                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.LQFullEvents                131998                       # Number of times rename has blocked due to LQ full (Count)
system.cpu5.rename.SQFullEvents               1933320                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.fullRegistersEvents           3311                       # Number of times there has been no free registers (Count)
system.cpu5.rename.renamedOperands           17342964                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                   33172468                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                12917962                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                   589367                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps             14759308                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                 2583656                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                    873                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                  2765720                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                        18663405                       # The number of ROB reads (Count)
system.cpu5.rob.writes                       18117943                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                 5139143                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                   7822956                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu6.numCycles                        11310475                       # Number of cpu cycles simulated (Cycle)
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                        8981698                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                    1081                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                       8560141                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                  2874                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined             1159823                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined          2492974                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                228                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples           10244453                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              0.835588                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             1.627454                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                  7333517     71.59%     71.59% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                   680355      6.64%     78.23% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                   824967      8.05%     86.28% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                   457863      4.47%     90.75% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                   364635      3.56%     94.31% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                   291329      2.84%     97.15% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                   145893      1.42%     98.58% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                   101432      0.99%     99.57% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                    44462      0.43%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total             10244453                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                  42104     42.10%     42.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                   121      0.12%     42.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                   139      0.14%     42.36% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%     42.36% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%     42.36% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%     42.36% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                 142      0.14%     42.51% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd                0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                 13287     13.29%     55.79% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite                11071     11.07%     66.86% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead             7459      7.46%     74.32% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite           25678     25.68%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass        19006      0.22%      0.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu      5743976     67.10%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult           37      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv        38321      0.45%     67.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd         4356      0.05%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt         1686      0.02%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd         8349      0.10%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu        16957      0.20%     68.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     68.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt        18618      0.22%     68.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc         8808      0.10%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift         2552      0.03%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead       937353     10.95%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite       914784     10.69%     90.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead       433430      5.06%     95.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite       411908      4.81%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total       8560141                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        0.756833                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                             100001                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.011682                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads                25618145                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites                9164915                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses        7586877                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                  1849465                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                  979906                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses          897943                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                    7699791                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                      941345                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numInsts                          8521753                       # Number of executed instructions (Count)
system.cpu6.numLoadInsts                      1359145                       # Number of load instructions executed (Count)
system.cpu6.numSquashedInsts                    38388                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu6.numRefs                           2682833                       # Number of memory reference insts executed (Count)
system.cpu6.numBranches                        451092                       # Number of branches executed (Count)
system.cpu6.numStoreInsts                     1323688                       # Number of stores executed (Count)
system.cpu6.numRate                          0.753439                       # Inst execution rate ((Count/Cycle))
system.cpu6.timesIdled                           2351                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                        1066022                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.committedInsts                    5139143                       # Number of Instructions Simulated (Count)
system.cpu6.committedOps                      7822956                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.cpi                              2.200848                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu6.totalCpi                         2.200848                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu6.ipc                              0.454370                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu6.totalIpc                         0.454370                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu6.intRegfileReads                  11802504                       # Number of integer regfile reads (Count)
system.cpu6.intRegfileWrites                  5916644                       # Number of integer regfile writes (Count)
system.cpu6.fpRegfileReads                     543559                       # Number of floating regfile reads (Count)
system.cpu6.fpRegfileWrites                    477055                       # Number of floating regfile writes (Count)
system.cpu6.ccRegfileReads                    3282474                       # number of cc regfile reads (Count)
system.cpu6.ccRegfileWrites                   3467604                       # number of cc regfile writes (Count)
system.cpu6.miscRegfileReads                  3829075                       # number of misc regfile reads (Count)
system.cpu6.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu6.MemDepUnit__0.insertedLoads       1395160                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores      1348854                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads       165870                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores        24094                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups                 571459                       # Number of BP lookups (Count)
system.cpu6.branchPred.condPredicted           507781                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condIncorrect            19218                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.BTBLookups              326479                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBUpdates                8697                       # Number of BTB updates (Count)
system.cpu6.branchPred.BTBHits                 322260                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.987077                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.RASUsed                  14513                       # Number of times the RAS was used to get a target. (Count)
system.cpu6.branchPred.RASIncorrect                 8                       # Number of incorrect RAS predictions. (Count)
system.cpu6.branchPred.indirectLookups           9959                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits              5177                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses            4782                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted         1232                       # Number of mispredicted indirect branches. (Count)
system.cpu6.commit.commitSquashedInsts        1150911                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts            20173                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples     10078767                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     0.776182                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     1.829294                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0        7561836     75.03%     75.03% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1         942039      9.35%     84.37% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2         509114      5.05%     89.43% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3         287265      2.85%     92.28% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4         140645      1.40%     93.67% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5         172393      1.71%     95.38% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6          48057      0.48%     95.86% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7          51337      0.51%     96.37% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8         366081      3.63%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total     10078767                       # Number of insts commited each cycle (Count)
system.cpu6.commit.instsCommitted             5139143                       # Number of instructions committed (Count)
system.cpu6.commit.opsCommitted               7822956                       # Number of ops (including micro ops) committed (Count)
system.cpu6.commit.memRefs                    2533632                       # Number of memory references committed (Count)
system.cpu6.commit.loads                      1237903                       # Number of loads committed (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu6.commit.branches                    413079                       # Number of branches committed (Count)
system.cpu6.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu6.commit.floating                    868842                       # Number of committed floating point instructions. (Count)
system.cpu6.commit.integer                    7762285                       # Number of committed integer instructions. (Count)
system.cpu6.commit.functionCalls                10695                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass        11879      0.15%      0.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu      5196139     66.42%     66.57% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult           29      0.00%     66.57% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv        35972      0.46%     67.03% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd         3214      0.04%     67.07% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     67.07% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt         1504      0.02%     67.09% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd         6746      0.09%     67.18% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.18% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu        12083      0.15%     67.33% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     67.33% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt        13188      0.17%     67.50% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc         7204      0.09%     67.60% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     67.60% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.60% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift         1366      0.02%     67.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead       822974     10.52%     78.13% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite       888033     11.35%     89.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead       414929      5.30%     94.79% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite       407696      5.21%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total      7822956                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples       366081                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.decode.idleCycles                  576737                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles              8367159                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                   791296                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles               486301                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                 22960                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved              307391                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                 1252                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts               9230271                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                 5924                       # Number of squashed instructions handled by decode (Count)
system.cpu6.fetch.icacheStallCycles            800920                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu6.fetch.insts                       6117964                       # Number of instructions fetch has processed (Count)
system.cpu6.fetch.branches                     571459                       # Number of branches that fetch encountered (Count)
system.cpu6.fetch.predictedBranches            341950                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                      9209129                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                  48368                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles               12901                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles        14331                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.icacheWaitRetryStallCycles       182988                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu6.fetch.cacheLines                   613244                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                 4858                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples          10244453                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             0.934019                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            2.351939                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0                 8601996     83.97%     83.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                   60870      0.59%     84.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                  169605      1.66%     86.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                  170168      1.66%     87.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                  174683      1.71%     89.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                  127380      1.24%     90.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                   73467      0.72%     91.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                   48776      0.48%     92.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                  817508      7.98%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total            10244453                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.branchRate                 0.050525                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetch.rate                       0.540911                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                    22960                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                   4467903                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                  145457                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts               8982779                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                1094                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                 1395160                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                1348854                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                  899                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                     7387                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                  132930                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents          2227                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect          9939                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect        12465                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts               22404                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                 8498534                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount                8484820                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                  5495144                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                 10387986                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       0.750174                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.528990                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu6.lsq0.forwLoads                     208536                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                 157257                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                  93                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation               2227                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                 53125                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                3103                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                  2026                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples           1237825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean            25.459941                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev          127.221356                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9               1190482     96.18%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19                  79      0.01%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29                  71      0.01%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39                  65      0.01%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49                2110      0.17%     96.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59                 134      0.01%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69                 105      0.01%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79                  57      0.00%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89                  85      0.01%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99                  66      0.01%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109                56      0.00%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119                85      0.01%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129                64      0.01%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139                38      0.00%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149                44      0.00%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159                60      0.00%     96.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169                59      0.00%     96.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179               100      0.01%     96.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189               632      0.05%     96.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199                60      0.00%     96.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209                70      0.01%     96.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219               119      0.01%     96.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229               244      0.02%     96.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239               360      0.03%     96.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249              2054      0.17%     96.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259                80      0.01%     96.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269                93      0.01%     96.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279               149      0.01%     96.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289               317      0.03%     96.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299               519      0.04%     96.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows           39368      3.18%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            2237                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total             1237825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses                1353680                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                1323890                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                     3218                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                      438                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                 615513                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                     2908                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                 22960                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                  781250                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles                5920425                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles         20272                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                  1063756                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles              2435790                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts               9131727                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents                96655                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents                242912                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.LQFullEvents                132344                       # Number of times rename has blocked due to LQ full (Count)
system.cpu6.rename.SQFullEvents               1945429                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.fullRegistersEvents           3115                       # Number of times there has been no free registers (Count)
system.cpu6.rename.renamedOperands           17339092                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                   33165454                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                12915336                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                   588964                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps             14759308                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                 2579784                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                    875                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                  2764552                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                        18678844                       # The number of ROB reads (Count)
system.cpu6.rob.writes                       18113669                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                 5139143                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                   7822956                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu7.numCycles                        11700368                       # Number of cpu cycles simulated (Cycle)
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                        8982618                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                    1082                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                       8560695                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                  2920                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined             1160744                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined          2492471                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                229                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples           10597682                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              0.807789                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             1.607206                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                  7686593     72.53%     72.53% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                   680593      6.42%     78.95% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                   824656      7.78%     86.73% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                   458032      4.32%     91.06% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                   364707      3.44%     94.50% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                   291233      2.75%     97.25% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                   145844      1.38%     98.62% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                   101555      0.96%     99.58% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                    44469      0.42%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total             10597682                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                  42155     42.13%     42.13% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%     42.13% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%     42.13% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%     42.13% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%     42.13% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%     42.13% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%     42.13% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%     42.13% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%     42.13% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%     42.13% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%     42.13% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%     42.13% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%     42.13% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                   121      0.12%     42.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%     42.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                   137      0.14%     42.39% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%     42.39% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%     42.39% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%     42.39% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                 145      0.14%     42.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd                0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                 13273     13.27%     55.80% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite                11081     11.07%     66.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead             7470      7.47%     74.34% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite           25678     25.66%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass        19009      0.22%      0.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu      5744632     67.10%     67.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult           37      0.00%     67.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv        38320      0.45%     67.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd         4344      0.05%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt         1664      0.02%     67.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     67.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     67.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     67.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     67.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd         8341      0.10%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu        16969      0.20%     68.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     68.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt        18628      0.22%     68.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc         8800      0.10%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift         2579      0.03%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead       937220     10.95%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite       914753     10.69%     90.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead       433472      5.06%     95.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite       411927      4.81%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total       8560695                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        0.731660                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                             100060                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.011688                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads                25972430                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites                9166517                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses        7587639                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                  1849622                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                  980148                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses          898026                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                    7700319                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                      941427                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numInsts                          8522209                       # Number of executed instructions (Count)
system.cpu7.numLoadInsts                      1359014                       # Number of load instructions executed (Count)
system.cpu7.numSquashedInsts                    38486                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu7.numRefs                           2682681                       # Number of memory reference insts executed (Count)
system.cpu7.numBranches                        451205                       # Number of branches executed (Count)
system.cpu7.numStoreInsts                     1323667                       # Number of stores executed (Count)
system.cpu7.numRate                          0.728371                       # Inst execution rate ((Count/Cycle))
system.cpu7.timesIdled                           2373                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                        1102686                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.committedInsts                    5139143                       # Number of Instructions Simulated (Count)
system.cpu7.committedOps                      7822956                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.cpi                              2.276716                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu7.totalCpi                         2.276716                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu7.ipc                              0.439229                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu7.totalIpc                         0.439229                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu7.intRegfileReads                  11803099                       # Number of integer regfile reads (Count)
system.cpu7.intRegfileWrites                  5917130                       # Number of integer regfile writes (Count)
system.cpu7.fpRegfileReads                     543673                       # Number of floating regfile reads (Count)
system.cpu7.fpRegfileWrites                    477157                       # Number of floating regfile writes (Count)
system.cpu7.ccRegfileReads                    3283032                       # number of cc regfile reads (Count)
system.cpu7.ccRegfileWrites                   3467990                       # number of cc regfile writes (Count)
system.cpu7.miscRegfileReads                  3829102                       # number of misc regfile reads (Count)
system.cpu7.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu7.MemDepUnit__0.insertedLoads       1395416                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores      1348863                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads       165854                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores        24030                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups                 571690                       # Number of BP lookups (Count)
system.cpu7.branchPred.condPredicted           508012                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condIncorrect            19255                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.BTBLookups              326560                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBUpdates                8719                       # Number of BTB updates (Count)
system.cpu7.branchPred.BTBHits                 322378                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.987194                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.RASUsed                  14510                       # Number of times the RAS was used to get a target. (Count)
system.cpu7.branchPred.RASIncorrect                 7                       # Number of incorrect RAS predictions. (Count)
system.cpu7.branchPred.indirectLookups           9949                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits              5167                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses            4782                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted         1235                       # Number of mispredicted indirect branches. (Count)
system.cpu7.commit.commitSquashedInsts        1151849                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts            20201                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples     10431631                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     0.749926                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     1.803507                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0        7914622     75.87%     75.87% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1         942108      9.03%     84.90% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2         509047      4.88%     89.78% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3         287325      2.75%     92.54% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4         140639      1.35%     93.89% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5         172481      1.65%     95.54% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6          48059      0.46%     96.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7          51336      0.49%     96.49% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8         366014      3.51%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total     10431631                       # Number of insts commited each cycle (Count)
system.cpu7.commit.instsCommitted             5139143                       # Number of instructions committed (Count)
system.cpu7.commit.opsCommitted               7822956                       # Number of ops (including micro ops) committed (Count)
system.cpu7.commit.memRefs                    2533632                       # Number of memory references committed (Count)
system.cpu7.commit.loads                      1237903                       # Number of loads committed (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu7.commit.branches                    413079                       # Number of branches committed (Count)
system.cpu7.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu7.commit.floating                    868842                       # Number of committed floating point instructions. (Count)
system.cpu7.commit.integer                    7762285                       # Number of committed integer instructions. (Count)
system.cpu7.commit.functionCalls                10695                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass        11879      0.15%      0.15% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu      5196139     66.42%     66.57% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult           29      0.00%     66.57% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv        35972      0.46%     67.03% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd         3214      0.04%     67.07% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     67.07% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt         1504      0.02%     67.09% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd         6746      0.09%     67.18% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.18% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu        12083      0.15%     67.33% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     67.33% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt        13188      0.17%     67.50% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc         7204      0.09%     67.60% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     67.60% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.60% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift         1366      0.02%     67.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead       822974     10.52%     78.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite       888033     11.35%     89.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead       414929      5.30%     94.79% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite       407696      5.21%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total      7822956                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples       366014                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.decode.idleCycles                  588155                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles              8708627                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                   791717                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles               486191                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                 22992                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved              307468                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                 1258                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts               9231978                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                 5903                       # Number of squashed instructions handled by decode (Count)
system.cpu7.fetch.icacheStallCycles            805615                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu7.fetch.insts                       6119255                       # Number of instructions fetch has processed (Count)
system.cpu7.fetch.branches                     571690                       # Number of branches that fetch encountered (Count)
system.cpu7.fetch.predictedBranches            342055                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                      9557233                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                  48430                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles                9922                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles        14275                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.icacheWaitRetryStallCycles       186422                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu7.fetch.cacheLines                   613334                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                 4850                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples          10597682                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             0.903128                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            2.318725                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0                 8954739     84.50%     84.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                   60922      0.57%     85.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                  169646      1.60%     86.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                  170315      1.61%     88.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                  174539      1.65%     89.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                  127521      1.20%     91.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                   73502      0.69%     91.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                   48852      0.46%     92.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                  817646      7.72%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total            10597682                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.branchRate                 0.048861                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetch.rate                       0.522997                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                    22992                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                   4694473                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                  146823                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts               8983700                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                1101                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                 1395416                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                1348863                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                  899                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                     7317                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                  134365                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents          2228                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect          9944                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect        12462                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts               22406                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                 8499360                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount                8485665                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                  5495949                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                 10389044                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       0.725248                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.529014                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu7.lsq0.forwLoads                     208557                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                 157513                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                  97                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation               2228                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                 53134                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                3103                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                  1920                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples           1237825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean            26.402879                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev          132.102409                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9               1190587     96.18%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19                  53      0.00%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29                  64      0.01%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39                  97      0.01%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49                2119      0.17%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59                 105      0.01%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69                  90      0.01%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79                  47      0.00%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89                  57      0.00%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99                  57      0.00%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109                41      0.00%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119                72      0.01%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129                58      0.00%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139                46      0.00%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149                51      0.00%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159                79      0.01%     96.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169                94      0.01%     96.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179               120      0.01%     96.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189               559      0.05%     96.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199                44      0.00%     96.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209                75      0.01%     96.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219               126      0.01%     96.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229               171      0.01%     96.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239               276      0.02%     96.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249              1686      0.14%     96.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259                57      0.00%     96.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269                86      0.01%     96.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279               114      0.01%     96.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289               225      0.02%     96.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299               325      0.03%     96.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows           40244      3.25%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value            2175                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total             1237825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses                1353870                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                1323869                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                     3194                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                      414                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                 615585                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                     2850                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                 22992                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                  792653                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles                6223581                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles         21473                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                  1064096                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles              2472887                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts               9132919                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents                98170                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents                243550                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.LQFullEvents                139452                       # Number of times rename has blocked due to LQ full (Count)
system.cpu7.rename.SQFullEvents               1975927                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.fullRegistersEvents           2964                       # Number of times there has been no free registers (Count)
system.cpu7.rename.renamedOperands           17341162                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                   33169356                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                12916607                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                   589170                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps             14759308                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                 2581854                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                    876                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                  2763907                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                        19032713                       # The number of ROB reads (Count)
system.cpu7.rob.writes                       18115906                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                 5139143                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                   7822956                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu8.numCycles                        11698233                       # Number of cpu cycles simulated (Cycle)
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.instsAdded                        8981881                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu8.nonSpecInstsAdded                    1076                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu8.instsIssued                       8560130                       # Number of instructions issued (Count)
system.cpu8.squashedInstsIssued                  2876                       # Number of squashed instructions issued (Count)
system.cpu8.squashedInstsExamined             1160001                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu8.squashedOperandsExamined          2496316                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu8.squashedNonSpecRemoved                223                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu8.numIssuedDist::samples           10590539                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::mean              0.808281                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::stdev             1.607294                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::0                  7678944     72.51%     72.51% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::1                   680762      6.43%     78.94% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::2                   825313      7.79%     86.73% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::3                   457973      4.32%     91.05% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::4                   364597      3.44%     94.50% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::5                   291328      2.75%     97.25% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::6                   145956      1.38%     98.62% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::7                   101269      0.96%     99.58% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::8                    44397      0.42%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::total             10590539                       # Number of insts issued each cycle (Count)
system.cpu8.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntAlu                  42028     42.09%     42.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntMult                     0      0.00%     42.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntDiv                      0      0.00%     42.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatAdd                    0      0.00%     42.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCmp                    0      0.00%     42.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCvt                    1      0.00%     42.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMult                   0      0.00%     42.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMultAcc                0      0.00%     42.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatDiv                    0      0.00%     42.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMisc                   0      0.00%     42.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatSqrt                   0      0.00%     42.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAdd                     0      0.00%     42.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAddAcc                  0      0.00%     42.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAlu                   122      0.12%     42.21% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCmp                     0      0.00%     42.21% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCvt                   133      0.13%     42.34% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMisc                    0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMult                    0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMultAcc                 0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShift                 143      0.14%     42.49% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShiftAcc                0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdDiv                     0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSqrt                    0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAdd                0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAlu                0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCmp                0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCvt                0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatDiv                0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMisc               0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMult               0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMultAcc            0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatSqrt               0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAdd               0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAlu               0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceCmp               0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAes                     0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAesMix                  0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash                0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash2               0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash              0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash2             0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma2               0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma3               0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdPredAlu                 0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemRead                 13265     13.28%     55.77% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemWrite                11029     11.04%     66.81% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemRead             7466      7.48%     74.29% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemWrite           25676     25.71%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statIssuedInstType_0::No_OpClass        19067      0.22%      0.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntAlu      5743748     67.10%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntMult           34      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntDiv        38321      0.45%     67.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatAdd         4364      0.05%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCmp            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCvt         1646      0.02%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMult            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatDiv            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMisc            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatSqrt            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAdd         8354      0.10%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAlu        16978      0.20%     68.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCmp            0      0.00%     68.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCvt        18641      0.22%     68.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMisc         8823      0.10%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMult            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShift         2537      0.03%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdDiv            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSqrt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAes            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAesMix            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemRead       937576     10.95%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemWrite       914730     10.69%     90.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemRead       433405      5.06%     95.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemWrite       411906      4.81%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::total       8560130                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.issueRate                        0.731746                       # Inst issue rate ((Count/Cycle))
system.cpu8.fuBusy                              99863                       # FU busy when requested (Count)
system.cpu8.fuBusyRate                       0.011666                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu8.intInstQueueReads                25964049                       # Number of integer instruction queue reads (Count)
system.cpu8.intInstQueueWrites                9165190                       # Number of integer instruction queue writes (Count)
system.cpu8.intInstQueueWakeupAccesses        7586404                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu8.fpInstQueueReads                  1849489                       # Number of floating instruction queue reads (Count)
system.cpu8.fpInstQueueWrites                  979986                       # Number of floating instruction queue writes (Count)
system.cpu8.fpInstQueueWakeupAccesses          897970                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu8.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu8.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu8.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu8.intAluAccesses                    7699571                       # Number of integer alu accesses (Count)
system.cpu8.fpAluAccesses                      941355                       # Number of floating point alu accesses (Count)
system.cpu8.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu8.numInsts                          8521727                       # Number of executed instructions (Count)
system.cpu8.numLoadInsts                      1359340                       # Number of load instructions executed (Count)
system.cpu8.numSquashedInsts                    38403                       # Number of squashed instructions skipped in execute (Count)
system.cpu8.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu8.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu8.numRefs                           2682953                       # Number of memory reference insts executed (Count)
system.cpu8.numBranches                        450987                       # Number of branches executed (Count)
system.cpu8.numStoreInsts                     1323613                       # Number of stores executed (Count)
system.cpu8.numRate                          0.728463                       # Inst execution rate ((Count/Cycle))
system.cpu8.timesIdled                           2379                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu8.idleCycles                        1107694                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu8.committedInsts                    5139143                       # Number of Instructions Simulated (Count)
system.cpu8.committedOps                      7822956                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.cpi                              2.276300                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu8.totalCpi                         2.276300                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu8.ipc                              0.439309                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu8.totalIpc                         0.439309                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu8.intRegfileReads                  11802285                       # Number of integer regfile reads (Count)
system.cpu8.intRegfileWrites                  5916423                       # Number of integer regfile writes (Count)
system.cpu8.fpRegfileReads                     543694                       # Number of floating regfile reads (Count)
system.cpu8.fpRegfileWrites                    477129                       # Number of floating regfile writes (Count)
system.cpu8.ccRegfileReads                    3282015                       # number of cc regfile reads (Count)
system.cpu8.ccRegfileWrites                   3467250                       # number of cc regfile writes (Count)
system.cpu8.miscRegfileReads                  3829039                       # number of misc regfile reads (Count)
system.cpu8.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu8.MemDepUnit__0.insertedLoads       1395142                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.insertedStores      1348734                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.conflictingLoads       165877                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__0.conflictingStores        24042                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.branchPred.lookups                 571482                       # Number of BP lookups (Count)
system.cpu8.branchPred.condPredicted           507856                       # Number of conditional branches predicted (Count)
system.cpu8.branchPred.condIncorrect            19229                       # Number of conditional branches incorrect (Count)
system.cpu8.branchPred.BTBLookups              326572                       # Number of BTB lookups (Count)
system.cpu8.branchPred.BTBUpdates                8716                       # Number of BTB updates (Count)
system.cpu8.branchPred.BTBHits                 322390                       # Number of BTB hits (Count)
system.cpu8.branchPred.BTBHitRatio           0.987194                       # BTB Hit Ratio (Ratio)
system.cpu8.branchPred.RASUsed                  14490                       # Number of times the RAS was used to get a target. (Count)
system.cpu8.branchPred.RASIncorrect                 8                       # Number of incorrect RAS predictions. (Count)
system.cpu8.branchPred.indirectLookups           9926                       # Number of indirect predictor lookups. (Count)
system.cpu8.branchPred.indirectHits              5159                       # Number of indirect target hits. (Count)
system.cpu8.branchPred.indirectMisses            4767                       # Number of indirect misses. (Count)
system.cpu8.branchPred.indirectMispredicted         1225                       # Number of mispredicted indirect branches. (Count)
system.cpu8.commit.commitSquashedInsts        1151342                       # The number of squashed insts skipped by commit (Count)
system.cpu8.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu8.commit.branchMispredicts            20230                       # The number of times a branch was mispredicted (Count)
system.cpu8.commit.numCommittedDist::samples     10424772                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::mean     0.750420                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::stdev     1.803962                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::0        7907733     75.86%     75.86% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::1         941988      9.04%     84.89% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::2         509158      4.88%     89.78% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::3         287453      2.76%     92.53% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::4         140629      1.35%     93.88% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::5         172421      1.65%     95.54% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::6          48039      0.46%     96.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::7          51370      0.49%     96.49% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::8         365981      3.51%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::total     10424772                       # Number of insts commited each cycle (Count)
system.cpu8.commit.instsCommitted             5139143                       # Number of instructions committed (Count)
system.cpu8.commit.opsCommitted               7822956                       # Number of ops (including micro ops) committed (Count)
system.cpu8.commit.memRefs                    2533632                       # Number of memory references committed (Count)
system.cpu8.commit.loads                      1237903                       # Number of loads committed (Count)
system.cpu8.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu8.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu8.commit.branches                    413079                       # Number of branches committed (Count)
system.cpu8.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu8.commit.floating                    868842                       # Number of committed floating point instructions. (Count)
system.cpu8.commit.integer                    7762285                       # Number of committed integer instructions. (Count)
system.cpu8.commit.functionCalls                10695                       # Number of function calls committed. (Count)
system.cpu8.commit.committedInstType_0::No_OpClass        11879      0.15%      0.15% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntAlu      5196139     66.42%     66.57% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntMult           29      0.00%     66.57% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntDiv        35972      0.46%     67.03% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatAdd         3214      0.04%     67.07% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCmp            0      0.00%     67.07% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCvt         1504      0.02%     67.09% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMult            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatDiv            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMisc            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatSqrt            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAdd         6746      0.09%     67.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAlu        12083      0.15%     67.33% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCmp            0      0.00%     67.33% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCvt        13188      0.17%     67.50% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMisc         7204      0.09%     67.60% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMult            0      0.00%     67.60% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.60% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShift         1366      0.02%     67.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdDiv            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSqrt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMult            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAes            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAesMix            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemRead       822974     10.52%     78.13% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemWrite       888033     11.35%     89.48% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemRead       414929      5.30%     94.79% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemWrite       407696      5.21%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::total      7822956                       # Class of committed instruction (Count)
system.cpu8.commit.commitEligibleSamples       365981                       # number cycles where commit BW limit reached (Cycle)
system.cpu8.decode.idleCycles                  587882                       # Number of cycles decode is idle (Cycle)
system.cpu8.decode.blockedCycles              8702075                       # Number of cycles decode is blocked (Cycle)
system.cpu8.decode.runCycles                   791110                       # Number of cycles decode is running (Cycle)
system.cpu8.decode.unblockCycles               486453                       # Number of cycles decode is unblocking (Cycle)
system.cpu8.decode.squashCycles                 23019                       # Number of cycles decode is squashing (Cycle)
system.cpu8.decode.branchResolved              307483                       # Number of times decode resolved a branch (Count)
system.cpu8.decode.branchMispred                 1263                       # Number of times decode detected a branch misprediction (Count)
system.cpu8.decode.decodedInsts               9230814                       # Number of instructions handled by decode (Count)
system.cpu8.decode.squashedInsts                 5997                       # Number of squashed instructions handled by decode (Count)
system.cpu8.fetch.icacheStallCycles            808962                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu8.fetch.insts                       6118183                       # Number of instructions fetch has processed (Count)
system.cpu8.fetch.branches                     571482                       # Number of branches that fetch encountered (Count)
system.cpu8.fetch.predictedBranches            342039                       # Number of branches that fetch has predicted taken (Count)
system.cpu8.fetch.cycles                      9538776                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu8.fetch.squashCycles                  48500                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu8.fetch.miscStallCycles               12675                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu8.fetch.pendingTrapStallCycles        14343                       # Number of stall cycles due to pending traps (Cycle)
system.cpu8.fetch.icacheWaitRetryStallCycles       191533                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu8.fetch.cacheLines                   613149                       # Number of cache lines fetched (Count)
system.cpu8.fetch.icacheSquashes                 4818                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu8.fetch.nisnDist::samples          10590539                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::mean             0.903538                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::stdev            2.319150                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::0                 8947999     84.49%     84.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::1                   60782      0.57%     85.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::2                  169670      1.60%     86.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::3                  170190      1.61%     88.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::4                  174695      1.65%     89.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::5                  127387      1.20%     91.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::6                   73581      0.69%     91.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::7                   48817      0.46%     92.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::8                  817418      7.72%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::total            10590539                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.branchRate                 0.048852                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetch.rate                       0.523001                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu8.iew.squashCycles                    23019                       # Number of cycles IEW is squashing (Cycle)
system.cpu8.iew.blockCycles                   4705481                       # Number of cycles IEW is blocking (Cycle)
system.cpu8.iew.unblockCycles                  140636                       # Number of cycles IEW is unblocking (Cycle)
system.cpu8.iew.dispatchedInsts               8982957                       # Number of instructions dispatched to IQ (Count)
system.cpu8.iew.dispSquashedInsts                1099                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu8.iew.dispLoadInsts                 1395142                       # Number of dispatched load instructions (Count)
system.cpu8.iew.dispStoreInsts                1348734                       # Number of dispatched store instructions (Count)
system.cpu8.iew.dispNonSpecInsts                  899                       # Number of dispatched non-speculative instructions (Count)
system.cpu8.iew.iqFullEvents                     7341                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu8.iew.lsqFullEvents                  128107                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu8.iew.memOrderViolationEvents          2225                       # Number of memory order violations (Count)
system.cpu8.iew.predictedTakenIncorrect          9922                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu8.iew.predictedNotTakenIncorrect        12491                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu8.iew.branchMispredicts               22413                       # Number of branch mispredicts detected at execute (Count)
system.cpu8.iew.instsToCommit                 8498180                       # Cumulative count of insts sent to commit (Count)
system.cpu8.iew.writebackCount                8484374                       # Cumulative count of insts written-back (Count)
system.cpu8.iew.producerInst                  5494749                       # Number of instructions producing a value (Count)
system.cpu8.iew.consumerInst                 10387274                       # Number of instructions consuming a value (Count)
system.cpu8.iew.wbRate                       0.725270                       # Insts written-back per cycle ((Count/Cycle))
system.cpu8.iew.wbFanout                     0.528989                       # Average fanout of values written-back ((Count/Count))
system.cpu8.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu8.lsq0.forwLoads                     208708                       # Number of loads that had data forwarded from stores (Count)
system.cpu8.lsq0.squashedLoads                 157239                       # Number of loads squashed (Count)
system.cpu8.lsq0.ignoredResponses                 100                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu8.lsq0.memOrderViolation               2225                       # Number of memory ordering violations (Count)
system.cpu8.lsq0.squashedStores                 53005                       # Number of stores squashed (Count)
system.cpu8.lsq0.rescheduledLoads                3102                       # Number of loads that were rescheduled (Count)
system.cpu8.lsq0.blockedByCache                  2122                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu8.lsq0.loadToUse::samples           1237825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::mean            26.579513                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::stdev          132.865369                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::0-9               1190216     96.15%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::10-19                  57      0.00%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::20-29                 100      0.01%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::30-39                 118      0.01%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::40-49                2129      0.17%     96.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::50-59                 152      0.01%     96.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::60-69                 125      0.01%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::70-79                  62      0.01%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::80-89                  59      0.00%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::90-99                  89      0.01%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::100-109                51      0.00%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::110-119                70      0.01%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::120-129                51      0.00%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::130-139                30      0.00%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::140-149                58      0.00%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::150-159                68      0.01%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::160-169                87      0.01%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::170-179               149      0.01%     96.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::180-189               590      0.05%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::190-199                56      0.00%     96.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::200-209                48      0.00%     96.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::210-219                66      0.01%     96.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::220-229               155      0.01%     96.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::230-239               249      0.02%     96.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::240-249              1581      0.13%     96.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::250-259                63      0.01%     96.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::260-269                67      0.01%     96.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::270-279               101      0.01%     96.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::280-289               219      0.02%     96.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::290-299               356      0.03%     96.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::overflows           40603      3.28%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::max_value            2253                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::total             1237825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.mmu.dtb.rdAccesses                1353725                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                1323815                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                     3175                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                      409                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                 615464                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                     2919                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::ON   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.rename.squashCycles                 23019                       # Number of cycles rename is squashing (Cycle)
system.cpu8.rename.idleCycles                  792523                       # Number of cycles rename is idle (Cycle)
system.cpu8.rename.blockCycles                6222712                       # Number of cycles rename is blocking (Cycle)
system.cpu8.rename.serializeStallCycles         22656                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu8.rename.runCycles                  1063588                       # Number of cycles rename is running (Cycle)
system.cpu8.rename.unblockCycles              2466041                       # Number of cycles rename is unblocking (Cycle)
system.cpu8.rename.renamedInsts               9132050                       # Number of instructions processed by rename (Count)
system.cpu8.rename.ROBFullEvents               100112                       # Number of times rename has blocked due to ROB full (Count)
system.cpu8.rename.IQFullEvents                244896                       # Number of times rename has blocked due to IQ full (Count)
system.cpu8.rename.LQFullEvents                141364                       # Number of times rename has blocked due to LQ full (Count)
system.cpu8.rename.SQFullEvents               1966173                       # Number of times rename has blocked due to SQ full (Count)
system.cpu8.rename.fullRegistersEvents           3061                       # Number of times there has been no free registers (Count)
system.cpu8.rename.renamedOperands           17340261                       # Number of destination operands rename has renamed (Count)
system.cpu8.rename.lookups                   33167526                       # Number of register rename lookups that rename has made (Count)
system.cpu8.rename.intLookups                12916584                       # Number of integer rename lookups (Count)
system.cpu8.rename.fpLookups                   589059                       # Number of floating rename lookups (Count)
system.cpu8.rename.committedMaps             14759308                       # Number of HB maps that are committed (Count)
system.cpu8.rename.undoneMaps                 2580953                       # Number of HB maps that are undone due to squashing (Count)
system.cpu8.rename.serializing                    875                       # count of serializing insts renamed (Count)
system.cpu8.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu8.rename.skidInsts                  2765678                       # count of insts added to the skid buffer (Count)
system.cpu8.rob.reads                        19025380                       # The number of ROB reads (Count)
system.cpu8.rob.writes                       18114616                       # The number of ROB writes (Count)
system.cpu8.thread_0.numInsts                 5139143                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                   7822956                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu9.numCycles                        11286479                       # Number of cpu cycles simulated (Cycle)
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.instsAdded                        8982779                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu9.nonSpecInstsAdded                    1079                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu9.instsIssued                       8560609                       # Number of instructions issued (Count)
system.cpu9.squashedInstsIssued                  2933                       # Number of squashed instructions issued (Count)
system.cpu9.squashedInstsExamined             1160902                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu9.squashedOperandsExamined          2498279                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu9.squashedNonSpecRemoved                226                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu9.numIssuedDist::samples           10221655                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::mean              0.837497                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::stdev             1.628645                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::0                  7310217     71.52%     71.52% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::1                   680496      6.66%     78.17% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::2                   825149      8.07%     86.25% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::3                   458083      4.48%     90.73% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::4                   364711      3.57%     94.30% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::5                   291405      2.85%     97.15% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::6                   145866      1.43%     98.57% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::7                   101323      0.99%     99.57% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::8                    44405      0.43%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::total             10221655                       # Number of insts issued each cycle (Count)
system.cpu9.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntAlu                  42132     42.13%     42.13% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntMult                     0      0.00%     42.13% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntDiv                      0      0.00%     42.13% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatAdd                    0      0.00%     42.13% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCmp                    0      0.00%     42.13% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCvt                    0      0.00%     42.13% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMult                   0      0.00%     42.13% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMultAcc                0      0.00%     42.13% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatDiv                    0      0.00%     42.13% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMisc                   0      0.00%     42.13% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatSqrt                   0      0.00%     42.13% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAdd                     0      0.00%     42.13% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAddAcc                  0      0.00%     42.13% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAlu                   119      0.12%     42.25% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCmp                     0      0.00%     42.25% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCvt                   123      0.12%     42.37% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMisc                    0      0.00%     42.37% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMult                    0      0.00%     42.37% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMultAcc                 0      0.00%     42.37% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShift                 142      0.14%     42.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShiftAcc                0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdDiv                     0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSqrt                    0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAdd                0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAlu                0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCmp                0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCvt                0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatDiv                0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMisc               0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMult               0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMultAcc            0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatSqrt               0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAdd               0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAlu               0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceCmp               0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAes                     0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAesMix                  0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash                0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash2               0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash              0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash2             0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma2               0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma3               0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdPredAlu                 0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemRead                 13292     13.29%     55.80% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemWrite                11058     11.06%     66.86% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemRead             7468      7.47%     74.33% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemWrite           25675     25.67%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statIssuedInstType_0::No_OpClass        18947      0.22%      0.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntAlu      5744307     67.10%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntMult           37      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntDiv        38321      0.45%     67.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatAdd         4359      0.05%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCmp            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCvt         1674      0.02%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMult            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatDiv            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMisc            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatSqrt            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAdd         8328      0.10%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAlu        16971      0.20%     68.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCmp            0      0.00%     68.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCvt        18578      0.22%     68.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMisc         8794      0.10%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMult            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShift         2599      0.03%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdDiv            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSqrt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAes            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAesMix            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemRead       937642     10.95%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemWrite       914757     10.69%     90.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemRead       433375      5.06%     95.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemWrite       411920      4.81%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::total       8560609                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.issueRate                        0.758484                       # Inst issue rate ((Count/Cycle))
system.cpu9.fuBusy                             100009                       # FU busy when requested (Count)
system.cpu9.fuBusyRate                       0.011682                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu9.intInstQueueReads                25596429                       # Number of integer instruction queue reads (Count)
system.cpu9.intInstQueueWrites                9166948                       # Number of integer instruction queue writes (Count)
system.cpu9.intInstQueueWakeupAccesses        7587058                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu9.fpInstQueueReads                  1849386                       # Number of floating instruction queue reads (Count)
system.cpu9.fpInstQueueWrites                  980030                       # Number of floating instruction queue writes (Count)
system.cpu9.fpInstQueueWakeupAccesses          897892                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu9.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu9.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu9.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu9.intAluAccesses                    7700376                       # Number of integer alu accesses (Count)
system.cpu9.fpAluAccesses                      941295                       # Number of floating point alu accesses (Count)
system.cpu9.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu9.numInsts                          8522219                       # Number of executed instructions (Count)
system.cpu9.numLoadInsts                      1359390                       # Number of load instructions executed (Count)
system.cpu9.numSquashedInsts                    38390                       # Number of squashed instructions skipped in execute (Count)
system.cpu9.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu9.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu9.numRefs                           2683054                       # Number of memory reference insts executed (Count)
system.cpu9.numBranches                        451032                       # Number of branches executed (Count)
system.cpu9.numStoreInsts                     1323664                       # Number of stores executed (Count)
system.cpu9.numRate                          0.755082                       # Inst execution rate ((Count/Cycle))
system.cpu9.timesIdled                           2398                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu9.idleCycles                        1064824                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu9.committedInsts                    5139143                       # Number of Instructions Simulated (Count)
system.cpu9.committedOps                      7822956                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.cpi                              2.196179                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu9.totalCpi                         2.196179                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu9.ipc                              0.455336                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu9.totalIpc                         0.455336                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu9.intRegfileReads                  11802952                       # Number of integer regfile reads (Count)
system.cpu9.intRegfileWrites                  5916928                       # Number of integer regfile writes (Count)
system.cpu9.fpRegfileReads                     543565                       # Number of floating regfile reads (Count)
system.cpu9.fpRegfileWrites                    477031                       # Number of floating regfile writes (Count)
system.cpu9.ccRegfileReads                    3282230                       # number of cc regfile reads (Count)
system.cpu9.ccRegfileWrites                   3467570                       # number of cc regfile writes (Count)
system.cpu9.miscRegfileReads                  3829299                       # number of misc regfile reads (Count)
system.cpu9.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu9.MemDepUnit__0.insertedLoads       1395230                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.insertedStores      1348815                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.conflictingLoads       165870                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__0.conflictingStores        23929                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.branchPred.lookups                 571706                       # Number of BP lookups (Count)
system.cpu9.branchPred.condPredicted           508037                       # Number of conditional branches predicted (Count)
system.cpu9.branchPred.condIncorrect            19239                       # Number of conditional branches incorrect (Count)
system.cpu9.branchPred.BTBLookups              326682                       # Number of BTB lookups (Count)
system.cpu9.branchPred.BTBUpdates                8726                       # Number of BTB updates (Count)
system.cpu9.branchPred.BTBHits                 322472                       # Number of BTB hits (Count)
system.cpu9.branchPred.BTBHitRatio           0.987113                       # BTB Hit Ratio (Ratio)
system.cpu9.branchPred.RASUsed                  14498                       # Number of times the RAS was used to get a target. (Count)
system.cpu9.branchPred.RASIncorrect                 7                       # Number of incorrect RAS predictions. (Count)
system.cpu9.branchPred.indirectLookups           9943                       # Number of indirect predictor lookups. (Count)
system.cpu9.branchPred.indirectHits              5161                       # Number of indirect target hits. (Count)
system.cpu9.branchPred.indirectMisses            4782                       # Number of indirect misses. (Count)
system.cpu9.branchPred.indirectMispredicted         1231                       # Number of mispredicted indirect branches. (Count)
system.cpu9.commit.commitSquashedInsts        1152102                       # The number of squashed insts skipped by commit (Count)
system.cpu9.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu9.commit.branchMispredicts            20114                       # The number of times a branch was mispredicted (Count)
system.cpu9.commit.numCommittedDist::samples     10055925                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::mean     0.777945                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::stdev     1.830944                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::0        7538895     74.97%     74.97% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::1         942041      9.37%     84.34% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::2         509147      5.06%     89.40% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::3         287418      2.86%     92.26% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::4         140599      1.40%     93.66% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::5         172414      1.71%     95.37% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::6          48019      0.48%     95.85% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::7          51349      0.51%     96.36% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::8         366043      3.64%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::total     10055925                       # Number of insts commited each cycle (Count)
system.cpu9.commit.instsCommitted             5139143                       # Number of instructions committed (Count)
system.cpu9.commit.opsCommitted               7822956                       # Number of ops (including micro ops) committed (Count)
system.cpu9.commit.memRefs                    2533632                       # Number of memory references committed (Count)
system.cpu9.commit.loads                      1237903                       # Number of loads committed (Count)
system.cpu9.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu9.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu9.commit.branches                    413079                       # Number of branches committed (Count)
system.cpu9.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu9.commit.floating                    868842                       # Number of committed floating point instructions. (Count)
system.cpu9.commit.integer                    7762285                       # Number of committed integer instructions. (Count)
system.cpu9.commit.functionCalls                10695                       # Number of function calls committed. (Count)
system.cpu9.commit.committedInstType_0::No_OpClass        11879      0.15%      0.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntAlu      5196139     66.42%     66.57% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntMult           29      0.00%     66.57% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntDiv        35972      0.46%     67.03% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatAdd         3214      0.04%     67.07% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCmp            0      0.00%     67.07% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCvt         1504      0.02%     67.09% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMult            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatDiv            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMisc            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatSqrt            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAdd         6746      0.09%     67.18% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.18% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAlu        12083      0.15%     67.33% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCmp            0      0.00%     67.33% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCvt        13188      0.17%     67.50% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMisc         7204      0.09%     67.60% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMult            0      0.00%     67.60% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.60% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShift         1366      0.02%     67.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdDiv            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSqrt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMult            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAes            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAesMix            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemRead       822974     10.52%     78.13% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemWrite       888033     11.35%     89.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemRead       414929      5.30%     94.79% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemWrite       407696      5.21%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::total      7822956                       # Class of committed instruction (Count)
system.cpu9.commit.commitEligibleSamples       366043                       # number cycles where commit BW limit reached (Cycle)
system.cpu9.decode.idleCycles                  576269                       # Number of cycles decode is idle (Cycle)
system.cpu9.decode.blockedCycles              8344755                       # Number of cycles decode is blocked (Cycle)
system.cpu9.decode.runCycles                   791269                       # Number of cycles decode is running (Cycle)
system.cpu9.decode.unblockCycles               486461                       # Number of cycles decode is unblocking (Cycle)
system.cpu9.decode.squashCycles                 22901                       # Number of cycles decode is squashing (Cycle)
system.cpu9.decode.branchResolved              307527                       # Number of times decode resolved a branch (Count)
system.cpu9.decode.branchMispred                 1267                       # Number of times decode detected a branch misprediction (Count)
system.cpu9.decode.decodedInsts               9231871                       # Number of instructions handled by decode (Count)
system.cpu9.decode.squashedInsts                 5976                       # Number of squashed instructions handled by decode (Count)
system.cpu9.fetch.icacheStallCycles            803812                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu9.fetch.insts                       6118980                       # Number of instructions fetch has processed (Count)
system.cpu9.fetch.branches                     571706                       # Number of branches that fetch encountered (Count)
system.cpu9.fetch.predictedBranches            342131                       # Number of branches that fetch has predicted taken (Count)
system.cpu9.fetch.cycles                      9182983                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu9.fetch.squashCycles                  48274                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu9.fetch.miscStallCycles                9207                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu9.fetch.pendingTrapStallCycles        13597                       # Number of stall cycles due to pending traps (Cycle)
system.cpu9.fetch.icacheWaitRetryStallCycles       187919                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu9.fetch.cacheLines                   613349                       # Number of cache lines fetched (Count)
system.cpu9.fetch.icacheSquashes                 4861                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu9.fetch.nisnDist::samples          10221655                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::mean             0.936285                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::stdev            2.354305                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::0                 8578883     83.93%     83.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::1                   60802      0.59%     84.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::2                  169649      1.66%     86.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::3                  170228      1.67%     87.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::4                  174729      1.71%     89.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::5                  127434      1.25%     90.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::6                   73550      0.72%     91.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::7                   48825      0.48%     92.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::8                  817555      8.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::total            10221655                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.branchRate                 0.050654                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetch.rate                       0.542151                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu9.iew.squashCycles                    22901                       # Number of cycles IEW is squashing (Cycle)
system.cpu9.iew.blockCycles                   4477382                       # Number of cycles IEW is blocking (Cycle)
system.cpu9.iew.unblockCycles                  140682                       # Number of cycles IEW is unblocking (Cycle)
system.cpu9.iew.dispatchedInsts               8983858                       # Number of instructions dispatched to IQ (Count)
system.cpu9.iew.dispSquashedInsts                1103                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu9.iew.dispLoadInsts                 1395230                       # Number of dispatched load instructions (Count)
system.cpu9.iew.dispStoreInsts                1348815                       # Number of dispatched store instructions (Count)
system.cpu9.iew.dispNonSpecInsts                  900                       # Number of dispatched non-speculative instructions (Count)
system.cpu9.iew.iqFullEvents                     7399                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu9.iew.lsqFullEvents                  128097                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu9.iew.memOrderViolationEvents          2225                       # Number of memory order violations (Count)
system.cpu9.iew.predictedTakenIncorrect          9916                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu9.iew.predictedNotTakenIncorrect        12393                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu9.iew.branchMispredicts               22309                       # Number of branch mispredicts detected at execute (Count)
system.cpu9.iew.instsToCommit                 8498645                       # Cumulative count of insts sent to commit (Count)
system.cpu9.iew.writebackCount                8484950                       # Cumulative count of insts written-back (Count)
system.cpu9.iew.producerInst                  5495128                       # Number of instructions producing a value (Count)
system.cpu9.iew.consumerInst                 10387836                       # Number of instructions consuming a value (Count)
system.cpu9.iew.wbRate                       0.751780                       # Insts written-back per cycle ((Count/Cycle))
system.cpu9.iew.wbFanout                     0.528996                       # Average fanout of values written-back ((Count/Count))
system.cpu9.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu9.lsq0.forwLoads                     208611                       # Number of loads that had data forwarded from stores (Count)
system.cpu9.lsq0.squashedLoads                 157327                       # Number of loads squashed (Count)
system.cpu9.lsq0.ignoredResponses                  99                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu9.lsq0.memOrderViolation               2225                       # Number of memory ordering violations (Count)
system.cpu9.lsq0.squashedStores                 53086                       # Number of stores squashed (Count)
system.cpu9.lsq0.rescheduledLoads                3103                       # Number of loads that were rescheduled (Count)
system.cpu9.lsq0.blockedByCache                  2117                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu9.lsq0.loadToUse::samples           1237825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::mean            25.450362                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::stdev          127.137395                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::0-9               1190253     96.16%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::10-19                  75      0.01%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::20-29                  93      0.01%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::30-39                 118      0.01%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::40-49                2145      0.17%     96.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::50-59                 119      0.01%     96.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::60-69                  99      0.01%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::70-79                  54      0.00%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::80-89                  87      0.01%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::90-99                  73      0.01%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::100-109                76      0.01%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::110-119                63      0.01%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::120-129                46      0.00%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::130-139                55      0.00%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::140-149                65      0.01%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::150-159                63      0.01%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::160-169                60      0.00%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::170-179               142      0.01%     96.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::180-189               544      0.04%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::190-199                70      0.01%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::200-209                88      0.01%     96.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::210-219               112      0.01%     96.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::220-229               239      0.02%     96.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::230-239               355      0.03%     96.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::240-249              2114      0.17%     96.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::250-259                97      0.01%     96.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::260-269               114      0.01%     96.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::270-279               151      0.01%     96.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::280-289               306      0.02%     96.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::290-299               498      0.04%     96.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::overflows           39451      3.19%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::max_value            2066                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::total             1237825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.mmu.dtb.rdAccesses                1353750                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses                1323866                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                     3221                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                      428                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses                 615547                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                     2851                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::ON   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.rename.squashCycles                 22901                       # Number of cycles rename is squashing (Cycle)
system.cpu9.rename.idleCycles                  780937                       # Number of cycles rename is idle (Cycle)
system.cpu9.rename.blockCycles                5908619                       # Number of cycles rename is blocking (Cycle)
system.cpu9.rename.serializeStallCycles         21450                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu9.rename.runCycles                  1063733                       # Number of cycles rename is running (Cycle)
system.cpu9.rename.unblockCycles              2424015                       # Number of cycles rename is unblocking (Cycle)
system.cpu9.rename.renamedInsts               9132917                       # Number of instructions processed by rename (Count)
system.cpu9.rename.ROBFullEvents                93698                       # Number of times rename has blocked due to ROB full (Count)
system.cpu9.rename.IQFullEvents                246831                       # Number of times rename has blocked due to IQ full (Count)
system.cpu9.rename.LQFullEvents                130605                       # Number of times rename has blocked due to LQ full (Count)
system.cpu9.rename.SQFullEvents               1934561                       # Number of times rename has blocked due to SQ full (Count)
system.cpu9.rename.fullRegistersEvents           3406                       # Number of times there has been no free registers (Count)
system.cpu9.rename.renamedOperands           17342300                       # Number of destination operands rename has renamed (Count)
system.cpu9.rename.lookups                   33170947                       # Number of register rename lookups that rename has made (Count)
system.cpu9.rename.intLookups                12917512                       # Number of integer rename lookups (Count)
system.cpu9.rename.fpLookups                   589129                       # Number of floating rename lookups (Count)
system.cpu9.rename.committedMaps             14759308                       # Number of HB maps that are committed (Count)
system.cpu9.rename.undoneMaps                 2582992                       # Number of HB maps that are undone due to squashing (Count)
system.cpu9.rename.serializing                    875                       # count of serializing insts renamed (Count)
system.cpu9.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu9.rename.skidInsts                  2765800                       # count of insts added to the skid buffer (Count)
system.cpu9.rob.reads                        18657244                       # The number of ROB reads (Count)
system.cpu9.rob.writes                       18116092                       # The number of ROB writes (Count)
system.cpu9.thread_0.numInsts                 5139143                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                   7822956                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls0.avgPriority_ruby.dir_cntrl0::samples     12200.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.000000805292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState              25124                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                      12200                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                    12200                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      1.26                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                12200                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                  10264                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                   1658                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                    211                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                     45                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                     19                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys                 780800                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             127632356.04458044                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                   6116996500                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                    501393.16                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::ruby.dir_cntrl0       780800                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadRate::ruby.dir_cntrl0 127632356.044580444694                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::ruby.dir_cntrl0        12200                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::ruby.dir_cntrl0    448569624                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::ruby.dir_cntrl0     36768.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::ruby.dir_cntrl0       780800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total        780800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.numReads::ruby.dir_cntrl0        12200                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total          12200                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::ruby.dir_cntrl0    127632356                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total        127632356                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::ruby.dir_cntrl0    127632356                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total       127632356                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts               12200                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0         1639                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1         1613                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2         1526                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3         1499                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4         1453                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5         1445                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6         1571                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7         1454                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat              235167224                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat             40650400                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat         448569624                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat               19276.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          36768.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits               6650                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           54.51                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples         5548                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean   140.689257                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean   112.827452                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev   125.500465                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-127         2445     44.07%     44.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-255         2469     44.50%     88.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-383          361      6.51%     95.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-511          132      2.38%     97.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-639           61      1.10%     98.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::640-767           25      0.45%     99.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::768-895           15      0.27%     99.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::896-1023            8      0.14%     99.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::1024-1151           32      0.58%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total         5548                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead               780800                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW             127.632356                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                   0.66                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead               0.66                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              54.51                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy   30362999.940000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy   20489811.462400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy  37024384.320000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy 299629995.042004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy 1228641247.839601                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy 213903060.537600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy 1830051499.141610                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower   299.146753                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE   1289686800                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF    274750000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT   4553134200                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_ruby.dir_cntrl1::samples     12178.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.000000776292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState              25068                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                      12178                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                    12178                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      1.15                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                12178                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                  10253                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                   1642                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                    228                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                     42                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                     11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys                 779392                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             127402199.33695908                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                   6117342500                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                    502327.35                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::ruby.dir_cntrl1       779392                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadRate::ruby.dir_cntrl1 127402199.336959078908                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::ruby.dir_cntrl1        12178                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::ruby.dir_cntrl1    447241412                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::ruby.dir_cntrl1     36725.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::ruby.dir_cntrl1       779392                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total        779392                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.numReads::ruby.dir_cntrl1        12178                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total          12178                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::ruby.dir_cntrl1    127402199                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total        127402199                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::ruby.dir_cntrl1    127402199                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total       127402199                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts               12178                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0         1587                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1         1560                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2         1529                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3         1515                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4         1470                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5         1453                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6         1576                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7         1488                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat              234223836                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat             40577096                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat         447241412                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat               19233.36                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          36725.36                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits               6738                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           55.33                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples         5438                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean   143.264435                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean   113.654817                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev   131.012285                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-127         2401     44.15%     44.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-255         2381     43.78%     87.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-383          355      6.53%     94.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-511          145      2.67%     97.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-639           58      1.07%     98.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::640-767           30      0.55%     98.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::768-895           27      0.50%     99.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::896-1023            8      0.15%     99.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::1024-1151           33      0.61%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total         5438                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead               779392                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW             127.402199                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                   0.66                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead               0.66                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              55.33                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy   29761210.752000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy   20083560.694400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy  36957619.036800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy 299629995.042004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy 1241450840.952001                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy 205724165.404800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy 1833607391.882012                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower   299.728012                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE   1239184520                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF    274750000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT   4603636480                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.avgPriority_ruby.dir_cntrl10::samples     12089.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.priorityMinLatency    0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls10.priorityMaxLatency    0.000000759052                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls10.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls10.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls10.numStayReadState             24912                       # Number of times bus staying in READ state (Count)
system.mem_ctrls10.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls10.readReqs                     12089                       # Number of read requests accepted (Count)
system.mem_ctrls10.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls10.readBursts                   12089                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls10.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls10.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls10.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls10.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls10.avgRdQLen                     1.14                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls10.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::6               12089                       # Read request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.rdQLenPdf::0                 10171                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::1                  1614                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::2                   245                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::3                    46                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::4                     7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::5                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::6                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::7                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::64                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::65                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::66                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::67                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::68                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::69                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::70                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::71                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::72                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::73                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::74                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::75                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::76                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::77                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::78                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::79                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::80                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::81                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::82                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::83                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::84                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::85                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::86                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::87                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::88                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::89                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::90                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::91                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::92                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::93                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::94                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::95                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::96                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::97                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::98                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::99                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::100                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::101                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::102                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::103                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::104                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::105                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::106                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::107                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::108                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::109                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::110                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::111                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::112                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::113                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::114                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::115                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::116                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::117                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::118                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::119                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::120                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::121                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::122                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::123                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::124                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::125                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::126                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::127                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls10.bytesReadSys                773696                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls10.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls10.avgRdBWSys            126471110.83794533                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls10.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls10.totGap                  6115554000                       # Total gap between requests (Tick)
system.mem_ctrls10.avgGap                   505877.57                       # Average gap between requests ((Tick/Count))
system.mem_ctrls10.requestorReadBytes::ruby.dir_cntrl10       773696                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadRate::ruby.dir_cntrl10 126471110.837945327163                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadAccesses::ruby.dir_cntrl10        12089                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadTotalLat::ruby.dir_cntrl10    423207784                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadAvgLat::ruby.dir_cntrl10     35007.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.dram.bytesRead::ruby.dir_cntrl10       773696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::total       773696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.numReads::ruby.dir_cntrl10        12089                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::total         12089                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.bwRead::ruby.dir_cntrl10    126471111                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::total       126471111                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::ruby.dir_cntrl10    126471111                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::total      126471111                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.readBursts              12089                       # Number of DRAM read bursts (Count)
system.mem_ctrls10.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::0         1554                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::1         1576                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::2         1536                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::3         1457                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::4         1490                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::5         1456                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::6         1559                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::7         1461                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.totQLat             211746996                       # Total ticks spent queuing (Tick)
system.mem_ctrls10.dram.totBusLat            40280548                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls10.dram.totMemAccLat        423207784                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls10.dram.avgQLat              17515.68                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.avgBusLat             3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.avgMemAccLat         35007.68                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.readRowHits              6788                       # Number of row buffer hits during reads (Count)
system.mem_ctrls10.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls10.dram.readRowHitRate          56.15                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls10.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls10.dram.bytesPerActivate::samples         5300                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::mean   145.956226                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::gmean   116.424573                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::stdev   132.071273                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::0-127         2201     41.53%     41.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::128-255         2455     46.32%     87.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::256-383          359      6.77%     94.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::384-511          133      2.51%     97.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::512-639           58      1.09%     98.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::640-767           31      0.58%     98.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::768-895           12      0.23%     99.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::896-1023           13      0.25%     99.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::1024-1151           38      0.72%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::total         5300                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesRead              773696                       # Total bytes read (Byte)
system.mem_ctrls10.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls10.dram.avgRdBW            126.471111                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls10.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls10.dram.peakBW               19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls10.dram.busUtil                  0.66                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls10.dram.busUtilRead              0.66                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls10.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls10.dram.pageHitRate             56.15                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls10.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.dram.rank0.actEnergy  29000768.050800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.preEnergy  19573900.640000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.readEnergy 36687523.118400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.refreshEnergy 299629995.042004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.actBackEnergy 1240587897.267601                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.preBackEnergy 206275152.921600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.totalEnergy 1831755237.040411                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.averagePower   299.425252                       # Core power per rank (mW) (Watt)
system.mem_ctrls10.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::IDLE   1242527320                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::REF    274750000                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::ACT   4600293680                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.avgPriority_ruby.dir_cntrl11::samples     11955.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.priorityMinLatency    0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls11.priorityMaxLatency    0.000000844592                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls11.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls11.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls11.numStayReadState             24619                       # Number of times bus staying in READ state (Count)
system.mem_ctrls11.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls11.readReqs                     11955                       # Number of read requests accepted (Count)
system.mem_ctrls11.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls11.readBursts                   11955                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls11.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls11.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls11.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls11.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls11.avgRdQLen                     1.26                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls11.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::6               11955                       # Read request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.rdQLenPdf::0                 10104                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::1                  1565                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::2                   216                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::3                    51                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::4                    16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::5                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::6                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::64                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::65                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::66                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::67                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::68                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::69                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::70                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::71                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::72                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::73                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::74                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::75                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::76                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::77                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::78                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::79                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::80                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::81                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::82                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::83                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::84                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::85                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::86                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::87                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::88                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::89                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::90                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::91                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::92                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::93                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::94                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::95                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::96                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::97                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::98                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::99                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::100                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::101                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::102                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::103                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::104                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::105                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::106                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::107                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::108                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::109                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::110                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::111                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::112                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::113                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::114                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::115                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::116                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::117                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::118                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::119                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::120                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::121                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::122                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::123                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::124                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::125                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::126                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::127                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls11.bytesReadSys                765120                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls11.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls11.avgRdBWSys            125069247.25516060                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls11.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls11.totGap                  6115053000                       # Total gap between requests (Tick)
system.mem_ctrls11.avgGap                   511505.90                       # Average gap between requests ((Tick/Count))
system.mem_ctrls11.requestorReadBytes::ruby.dir_cntrl11       765120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadRate::ruby.dir_cntrl11 125069247.255160599947                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadAccesses::ruby.dir_cntrl11        11955                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadTotalLat::ruby.dir_cntrl11    430255464                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadAvgLat::ruby.dir_cntrl11     35989.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.dram.bytesRead::ruby.dir_cntrl11       765120                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::total       765120                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.numReads::ruby.dir_cntrl11        11955                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::total         11955                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.bwRead::ruby.dir_cntrl11    125069247                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::total       125069247                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::ruby.dir_cntrl11    125069247                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::total      125069247                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.readBursts              11955                       # Number of DRAM read bursts (Count)
system.mem_ctrls11.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::0         1573                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::1         1599                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::2         1505                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::3         1426                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::4         1457                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::5         1382                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::6         1551                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::7         1462                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.totQLat             221138604                       # Total ticks spent queuing (Tick)
system.mem_ctrls11.dram.totBusLat            39834060                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls11.dram.totMemAccLat        430255464                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls11.dram.avgQLat              18497.58                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.avgBusLat             3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.avgMemAccLat         35989.58                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.readRowHits              6658                       # Number of row buffer hits during reads (Count)
system.mem_ctrls11.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls11.dram.readRowHitRate          55.69                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls11.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls11.dram.bytesPerActivate::samples         5296                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::mean   144.447130                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::gmean   115.503285                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::stdev   129.475885                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::0-127         2239     42.28%     42.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::128-255         2414     45.58%     87.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::256-383          368      6.95%     94.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::384-511          131      2.47%     97.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::512-639           57      1.08%     98.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::640-767           28      0.53%     98.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::768-895           11      0.21%     99.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::896-1023            9      0.17%     99.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::1024-1151           39      0.74%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::total         5296                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesRead              765120                       # Total bytes read (Byte)
system.mem_ctrls11.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls11.dram.avgRdBW            125.069247                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls11.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls11.dram.peakBW               19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls11.dram.busUtil                  0.65                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls11.dram.busUtilRead              0.65                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls11.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls11.dram.pageHitRate             55.69                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls11.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.dram.rank0.actEnergy  28978884.807600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.preEnergy  19559127.884800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.readEnergy 36280861.848000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.refreshEnergy 299629995.042004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.actBackEnergy 1231302044.095201                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.preBackEnergy 212204148.374400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.totalEnergy 1827955062.052011                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.averagePower   298.804062                       # Core power per rank (mW) (Watt)
system.mem_ctrls11.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::IDLE   1279138680                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::REF    274750000                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::ACT   4563682320                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.avgPriority_ruby.dir_cntrl12::samples     11871.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.priorityMinLatency    0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls12.priorityMaxLatency    0.000000804292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls12.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls12.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls12.numStayReadState             24465                       # Number of times bus staying in READ state (Count)
system.mem_ctrls12.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls12.readReqs                     11871                       # Number of read requests accepted (Count)
system.mem_ctrls12.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls12.readBursts                   11871                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls12.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls12.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls12.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls12.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls12.avgRdQLen                     1.16                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls12.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::6               11871                       # Read request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.rdQLenPdf::0                 10010                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::1                  1580                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::2                   222                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::3                    46                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::4                    11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::5                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::64                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::65                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::66                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::67                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::68                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::69                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::70                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::71                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::72                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::73                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::74                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::75                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::76                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::77                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::78                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::79                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::80                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::81                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::82                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::83                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::84                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::85                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::86                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::87                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::88                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::89                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::90                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::91                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::92                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::93                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::94                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::95                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::96                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::97                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::98                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::99                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::100                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::101                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::102                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::103                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::104                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::105                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::106                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::107                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::108                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::109                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::110                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::111                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::112                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::113                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::114                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::115                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::116                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::117                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::118                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::119                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::120                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::121                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::122                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::123                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::124                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::125                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::126                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::127                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls12.bytesReadSys                759744                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls12.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls12.avgRdBWSys            124190467.09878807                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls12.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls12.totGap                  6110789000                       # Total gap between requests (Tick)
system.mem_ctrls12.avgGap                   514766.15                       # Average gap between requests ((Tick/Count))
system.mem_ctrls12.requestorReadBytes::ruby.dir_cntrl12       759744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadRate::ruby.dir_cntrl12 124190467.098788067698                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadAccesses::ruby.dir_cntrl12        11871                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadTotalLat::ruby.dir_cntrl12    434545228                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadAvgLat::ruby.dir_cntrl12     36605.61                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.dram.bytesRead::ruby.dir_cntrl12       759744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::total       759744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.numReads::ruby.dir_cntrl12        11871                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::total         11871                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.bwRead::ruby.dir_cntrl12    124190467                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::total       124190467                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::ruby.dir_cntrl12    124190467                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::total      124190467                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.readBursts              11871                       # Number of DRAM read bursts (Count)
system.mem_ctrls12.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::0         1625                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::1         1572                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::2         1505                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::3         1426                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::4         1410                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::5         1426                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::6         1527                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::7         1380                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.totQLat             226897696                       # Total ticks spent queuing (Tick)
system.mem_ctrls12.dram.totBusLat            39554172                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls12.dram.totMemAccLat        434545228                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls12.dram.avgQLat              19113.61                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.avgBusLat             3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.avgMemAccLat         36605.61                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.readRowHits              6590                       # Number of row buffer hits during reads (Count)
system.mem_ctrls12.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls12.dram.readRowHitRate          55.51                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls12.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls12.dram.bytesPerActivate::samples         5281                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::mean   143.863662                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::gmean   114.381549                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::stdev   131.676116                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::0-127         2279     43.15%     43.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::128-255         2395     45.35%     88.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::256-383          312      5.91%     94.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::384-511          138      2.61%     97.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::512-639           64      1.21%     98.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::640-767           31      0.59%     98.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::768-895           17      0.32%     99.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::896-1023            8      0.15%     99.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::1024-1151           37      0.70%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::total         5281                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesRead              759744                       # Total bytes read (Byte)
system.mem_ctrls12.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls12.dram.avgRdBW            124.190467                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls12.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls12.dram.peakBW               19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls12.dram.busUtil                  0.65                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls12.dram.busUtilRead              0.65                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls12.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls12.dram.pageHitRate             55.51                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls12.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.dram.rank0.actEnergy  28891351.834800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.preEnergy  19503730.052800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.readEnergy 36025939.857600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.refreshEnergy 299629995.042004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.actBackEnergy 1236265300.997999                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.preBackEnergy 209035120.492800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.totalEnergy 1829351438.278010                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.averagePower   299.032318                       # Core power per rank (mW) (Watt)
system.mem_ctrls12.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::IDLE   1259800300                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::REF    274750000                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::ACT   4583020700                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.avgPriority_ruby.dir_cntrl13::samples     11846.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.priorityMinLatency    0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls13.priorityMaxLatency    0.000000865612                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls13.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls13.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls13.numStayReadState             24413                       # Number of times bus staying in READ state (Count)
system.mem_ctrls13.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls13.readReqs                     11846                       # Number of read requests accepted (Count)
system.mem_ctrls13.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls13.readBursts                   11846                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls13.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls13.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls13.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls13.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls13.avgRdQLen                     1.25                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls13.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::6               11846                       # Read request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.rdQLenPdf::0                 10036                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::1                  1538                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::2                   215                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::3                    47                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::4                     8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::5                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::64                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::65                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::66                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::67                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::68                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::69                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::70                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::71                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::72                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::73                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::74                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::75                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::76                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::77                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::78                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::79                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::80                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::81                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::82                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::83                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::84                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::85                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::86                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::87                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::88                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::89                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::90                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::91                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::92                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::93                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::94                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::95                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::96                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::97                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::98                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::99                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::100                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::101                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::102                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::103                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::104                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::105                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::106                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::107                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::108                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::109                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::110                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::111                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::112                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::113                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::114                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::115                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::116                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::117                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::118                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::119                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::120                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::121                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::122                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::123                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::124                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::125                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::126                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::127                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls13.bytesReadSys                758144                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls13.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls13.avgRdBWSys            123928925.38558197                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls13.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls13.totGap                  6110328000                       # Total gap between requests (Tick)
system.mem_ctrls13.avgGap                   515813.61                       # Average gap between requests ((Tick/Count))
system.mem_ctrls13.requestorReadBytes::ruby.dir_cntrl13       758144                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadRate::ruby.dir_cntrl13 123928925.385581970215                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadAccesses::ruby.dir_cntrl13        11846                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadTotalLat::ruby.dir_cntrl13    427810976                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadAvgLat::ruby.dir_cntrl13     36114.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.dram.bytesRead::ruby.dir_cntrl13       758144                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::total       758144                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.numReads::ruby.dir_cntrl13        11846                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::total         11846                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.bwRead::ruby.dir_cntrl13    123928925                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::total       123928925                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::ruby.dir_cntrl13    123928925                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::total      123928925                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.readBursts              11846                       # Number of DRAM read bursts (Count)
system.mem_ctrls13.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::0         1604                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::1         1576                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::2         1526                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::3         1430                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::4         1425                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::5         1400                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::6         1509                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::7         1376                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.totQLat             220600744                       # Total ticks spent queuing (Tick)
system.mem_ctrls13.dram.totBusLat            39470872                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls13.dram.totMemAccLat        427810976                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls13.dram.avgQLat              18622.38                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.avgBusLat             3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.avgMemAccLat         36114.38                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.readRowHits              6627                       # Number of row buffer hits during reads (Count)
system.mem_ctrls13.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls13.dram.readRowHitRate          55.94                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls13.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls13.dram.bytesPerActivate::samples         5219                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::mean   145.266143                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::gmean   114.603158                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::stdev   134.408074                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::0-127         2284     43.76%     43.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::128-255         2276     43.61%     87.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::256-383          346      6.63%     94.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::384-511          155      2.97%     96.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::512-639           67      1.28%     98.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::640-767           30      0.57%     98.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::768-895           12      0.23%     99.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::896-1023           13      0.25%     99.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::1024-1151           36      0.69%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::total         5219                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesRead              758144                       # Total bytes read (Byte)
system.mem_ctrls13.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls13.dram.avgRdBW            123.928925                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls13.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls13.dram.peakBW               19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls13.dram.busUtil                  0.65                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls13.dram.busUtilRead              0.65                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls13.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls13.dram.pageHitRate             55.94                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls13.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.dram.rank0.actEnergy  28552161.565200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.preEnergy  19274752.347200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.readEnergy 35950070.217600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.refreshEnergy 299629995.042004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.actBackEnergy 1227689518.683601                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.preBackEnergy 214510737.369600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.totalEnergy 1825607235.225212                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.averagePower   298.420277                       # Core power per rank (mW) (Watt)
system.mem_ctrls13.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::IDLE   1293341900                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::REF    274750000                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::ACT   4549479100                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.avgPriority_ruby.dir_cntrl14::samples     11894.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.priorityMinLatency    0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls14.priorityMaxLatency    0.000000812452                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls14.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls14.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls14.numStayReadState             24497                       # Number of times bus staying in READ state (Count)
system.mem_ctrls14.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls14.readReqs                     11894                       # Number of read requests accepted (Count)
system.mem_ctrls14.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls14.readBursts                   11894                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls14.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls14.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls14.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls14.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls14.avgRdQLen                     1.25                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls14.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::6               11894                       # Read request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.rdQLenPdf::0                  9974                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::1                  1602                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::2                   231                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::3                    61                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::4                    18                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::5                     6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::6                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::64                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::65                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::66                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::67                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::68                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::69                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::70                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::71                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::72                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::73                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::74                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::75                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::76                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::77                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::78                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::79                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::80                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::81                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::82                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::83                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::84                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::85                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::86                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::87                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::88                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::89                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::90                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::91                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::92                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::93                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::94                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::95                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::96                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::97                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::98                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::99                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::100                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::101                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::102                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::103                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::104                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::105                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::106                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::107                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::108                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::109                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::110                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::111                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::112                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::113                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::114                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::115                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::116                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::117                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::118                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::119                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::120                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::121                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::122                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::123                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::124                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::125                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::126                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::127                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls14.bytesReadSys                761216                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls14.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls14.avgRdBWSys            124431085.47493769                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls14.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls14.totGap                  6115143500                       # Total gap between requests (Tick)
system.mem_ctrls14.avgGap                   514136.83                       # Average gap between requests ((Tick/Count))
system.mem_ctrls14.requestorReadBytes::ruby.dir_cntrl14       761216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadRate::ruby.dir_cntrl14 124431085.474937692285                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadAccesses::ruby.dir_cntrl14        11894                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadTotalLat::ruby.dir_cntrl14    430500688                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadAvgLat::ruby.dir_cntrl14     36194.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.dram.bytesRead::ruby.dir_cntrl14       761216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::total       761216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.numReads::ruby.dir_cntrl14        11894                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::total         11894                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.bwRead::ruby.dir_cntrl14    124431085                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::total       124431085                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::ruby.dir_cntrl14    124431085                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::total      124431085                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.readBursts              11894                       # Number of DRAM read bursts (Count)
system.mem_ctrls14.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::0         1583                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::1         1580                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::2         1526                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::3         1465                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::4         1413                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::5         1380                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::6         1518                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::7         1429                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.totQLat             222450840                       # Total ticks spent queuing (Tick)
system.mem_ctrls14.dram.totBusLat            39630808                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls14.dram.totMemAccLat        430500688                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls14.dram.avgQLat              18702.78                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.avgBusLat             3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.avgMemAccLat         36194.78                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.readRowHits              6565                       # Number of row buffer hits during reads (Count)
system.mem_ctrls14.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls14.dram.readRowHitRate          55.20                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls14.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls14.dram.bytesPerActivate::samples         5327                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::mean   142.825605                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::gmean   113.793712                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::stdev   129.357113                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::0-127         2336     43.85%     43.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::128-255         2353     44.17%     88.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::256-383          364      6.83%     94.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::384-511          132      2.48%     97.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::512-639           51      0.96%     98.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::640-767           32      0.60%     98.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::768-895           17      0.32%     99.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::896-1023            5      0.09%     99.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::1024-1151           37      0.69%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::total         5327                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesRead              761216                       # Total bytes read (Byte)
system.mem_ctrls14.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls14.dram.avgRdBW            124.431085                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls14.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls14.dram.peakBW               19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls14.dram.busUtil                  0.65                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls14.dram.busUtilRead              0.65                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls14.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls14.dram.pageHitRate             55.20                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls14.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.dram.rank0.actEnergy  29153950.753200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.preEnergy  19673616.737600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.readEnergy 36095739.926400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.refreshEnergy 299629995.042004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.actBackEnergy 1226112884.589602                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.preBackEnergy 215517414.537601                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.totalEnergy 1826183601.586410                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.averagePower   298.514492                       # Core power per rank (mW) (Watt)
system.mem_ctrls14.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::IDLE   1299086880                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::REF    274750000                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::ACT   4543734120                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.avgPriority_ruby.dir_cntrl15::samples     12286.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.priorityMinLatency    0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls15.priorityMaxLatency    0.000000789292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls15.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls15.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls15.numStayReadState             25289                       # Number of times bus staying in READ state (Count)
system.mem_ctrls15.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls15.readReqs                     12286                       # Number of read requests accepted (Count)
system.mem_ctrls15.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls15.readBursts                   12286                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls15.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls15.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls15.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls15.avgRdQLen                     1.25                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls15.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::6               12286                       # Read request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.rdQLenPdf::0                 10336                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::1                  1636                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::2                   241                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::3                    50                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::4                    16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::5                     5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::6                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::7                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::64                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::65                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::66                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::67                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::68                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::69                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::70                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::71                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::72                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::73                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::74                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::75                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::76                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::77                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::78                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::79                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::80                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::81                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::82                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::83                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::84                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::85                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::86                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::87                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::88                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::89                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::90                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::91                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::92                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::93                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::94                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::95                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::96                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::97                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::98                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::99                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::100                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::101                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::102                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::103                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::104                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::105                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::106                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::107                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::108                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::109                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::110                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::111                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::112                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::113                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::114                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::115                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::116                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::117                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::118                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::119                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::120                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::121                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::122                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::123                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::124                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::125                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::126                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::127                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls15.bytesReadSys                786304                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls15.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls15.avgRdBWSys            128532059.53800945                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls15.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls15.totGap                  6114622000                       # Total gap between requests (Tick)
system.mem_ctrls15.avgGap                   497690.22                       # Average gap between requests ((Tick/Count))
system.mem_ctrls15.requestorReadBytes::ruby.dir_cntrl15       786304                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadRate::ruby.dir_cntrl15 128532059.538009449840                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadAccesses::ruby.dir_cntrl15        12286                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadTotalLat::ruby.dir_cntrl15    447042668                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadAvgLat::ruby.dir_cntrl15     36386.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.dram.bytesRead::ruby.dir_cntrl15       786304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::total       786304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.numReads::ruby.dir_cntrl15        12286                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::total         12286                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.bwRead::ruby.dir_cntrl15    128532060                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::total       128532060                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::ruby.dir_cntrl15    128532060                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::total      128532060                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.readBursts              12286                       # Number of DRAM read bursts (Count)
system.mem_ctrls15.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::0         1625                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::1         1589                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::2         1532                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::3         1494                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::4         1481                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::5         1477                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::6         1610                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::7         1478                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.totQLat             232135956                       # Total ticks spent queuing (Tick)
system.mem_ctrls15.dram.totBusLat            40936952                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls15.dram.totMemAccLat        447042668                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls15.dram.avgQLat              18894.35                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.avgBusLat             3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.avgMemAccLat         36386.35                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.readRowHits              6745                       # Number of row buffer hits during reads (Count)
system.mem_ctrls15.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls15.dram.readRowHitRate          54.90                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls15.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls15.dram.bytesPerActivate::samples         5539                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::mean   141.888428                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::gmean   113.286690                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::stdev   128.447489                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::0-127         2426     43.80%     43.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::128-255         2469     44.57%     88.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::256-383          354      6.39%     94.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::384-511          142      2.56%     97.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::512-639           57      1.03%     98.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::640-767           33      0.60%     98.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::768-895           14      0.25%     99.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::896-1023           10      0.18%     99.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::1024-1151           34      0.61%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::total         5539                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesRead              786304                       # Total bytes read (Byte)
system.mem_ctrls15.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls15.dram.avgRdBW            128.532060                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls15.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls15.dram.peakBW               19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls15.dram.busUtil                  0.67                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls15.dram.busUtilRead              0.67                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls15.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls15.dram.pageHitRate             54.90                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls15.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.dram.rank0.actEnergy  30313762.642800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.preEnergy  20456572.763200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.readEnergy 37285375.881600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.refreshEnergy 299629995.042004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.actBackEnergy 1251043504.351199                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.preBackEnergy 199599272.342400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.totalEnergy 1838328483.023209                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.averagePower   300.499738                       # Core power per rank (mW) (Watt)
system.mem_ctrls15.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::IDLE   1202089460                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::REF    274750000                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::ACT   4640731540                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.avgPriority_ruby.dir_cntrl2::samples     12108.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls2.priorityMaxLatency     0.000000836292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls2.numStayReadState              24935                       # Number of times bus staying in READ state (Count)
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls2.readReqs                      12108                       # Number of read requests accepted (Count)
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls2.readBursts                    12108                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls2.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls2.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls2.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls2.avgRdQLen                      1.27                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::6                12108                       # Read request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.rdQLenPdf::0                  10181                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::1                   1588                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::2                    261                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::3                     51                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::4                     20                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::5                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::6                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls2.bytesReadSys                 774912                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls2.avgRdBWSys             126669882.53998198                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.totGap                   6113005000                       # Total gap between requests (Tick)
system.mem_ctrls2.avgGap                    504873.22                       # Average gap between requests ((Tick/Count))
system.mem_ctrls2.requestorReadBytes::ruby.dir_cntrl2       774912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadRate::ruby.dir_cntrl2 126669882.539981976151                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadAccesses::ruby.dir_cntrl2        12108                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadTotalLat::ruby.dir_cntrl2    466519764                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadAvgLat::ruby.dir_cntrl2     38529.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.dram.bytesRead::ruby.dir_cntrl2       774912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::total        774912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.numReads::ruby.dir_cntrl2        12108                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::total          12108                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.bwRead::ruby.dir_cntrl2    126669883                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::total        126669883                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::ruby.dir_cntrl2    126669883                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::total       126669883                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.readBursts               12108                       # Number of DRAM read bursts (Count)
system.mem_ctrls2.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::0         1598                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::1         1558                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::2         1532                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::3         1427                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::4         1457                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::5         1472                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::6         1589                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::7         1475                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.totQLat              254726628                       # Total ticks spent queuing (Tick)
system.mem_ctrls2.dram.totBusLat             40343856                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls2.dram.totMemAccLat         466519764                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls2.dram.avgQLat               21037.88                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgMemAccLat          38529.88                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.readRowHits               6567                       # Number of row buffer hits during reads (Count)
system.mem_ctrls2.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls2.dram.readRowHitRate           54.24                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls2.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls2.dram.bytesPerActivate::samples         5540                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::mean   139.852708                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::gmean   111.428085                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::stdev   128.092363                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::0-127         2523     45.54%     45.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::128-255         2390     43.14%     88.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::256-383          344      6.21%     94.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::384-511          138      2.49%     97.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::512-639           53      0.96%     98.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::640-767           31      0.56%     98.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::768-895           16      0.29%     99.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::896-1023           13      0.23%     99.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::1024-1151           32      0.58%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::total         5540                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesRead               774912                       # Total bytes read (Byte)
system.mem_ctrls2.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls2.dram.avgRdBW             126.669883                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls2.dram.busUtil                   0.66                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls2.dram.busUtilRead               0.66                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls2.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls2.dram.pageHitRate              54.24                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls2.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.dram.rank0.actEnergy   30313762.642800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preEnergy   20460265.952000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.readEnergy  36745184.044800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.refreshEnergy 299629995.042004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actBackEnergy 1257653231.402401                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preBackEnergy 195378977.136000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.totalEnergy 1840181416.220011                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.averagePower   300.802625                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::IDLE   1175821660                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::REF    274750000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT   4666999340                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.avgPriority_ruby.dir_cntrl3::samples     12151.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls3.priorityMaxLatency     0.000000809612                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls3.numStayReadState              25039                       # Number of times bus staying in READ state (Count)
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls3.readReqs                      12151                       # Number of read requests accepted (Count)
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls3.readBursts                    12151                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls3.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls3.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls3.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls3.avgRdQLen                      1.26                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::6                12151                       # Read request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.rdQLenPdf::0                  10260                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::1                   1630                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::2                    207                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::3                     35                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::4                     10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::5                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::6                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::7                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::8                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::9                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls3.bytesReadSys                 777664                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls3.avgRdBWSys             127119734.28669648                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.totGap                   6114411000                       # Total gap between requests (Tick)
system.mem_ctrls3.avgGap                    503202.29                       # Average gap between requests ((Tick/Count))
system.mem_ctrls3.requestorReadBytes::ruby.dir_cntrl3       777664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadRate::ruby.dir_cntrl3 127119734.286696478724                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadAccesses::ruby.dir_cntrl3        12151                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadTotalLat::ruby.dir_cntrl3    446115296                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadAvgLat::ruby.dir_cntrl3     36714.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.dram.bytesRead::ruby.dir_cntrl3       777664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::total        777664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.numReads::ruby.dir_cntrl3        12151                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::total          12151                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.bwRead::ruby.dir_cntrl3    127119734                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::total        127119734                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::ruby.dir_cntrl3    127119734                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::total       127119734                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.readBursts               12151                       # Number of DRAM read bursts (Count)
system.mem_ctrls3.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::0         1598                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::1         1604                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::2         1541                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::3         1461                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::4         1452                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::5         1468                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::6         1569                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::7         1458                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.totQLat              233570004                       # Total ticks spent queuing (Tick)
system.mem_ctrls3.dram.totBusLat             40487132                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls3.dram.totMemAccLat         446115296                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls3.dram.avgQLat               19222.29                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgMemAccLat          36714.29                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.readRowHits               6635                       # Number of row buffer hits during reads (Count)
system.mem_ctrls3.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls3.dram.readRowHitRate           54.60                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls3.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls3.dram.bytesPerActivate::samples         5515                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::mean   140.962466                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::gmean   112.374432                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::stdev   128.864010                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::0-127         2462     44.64%     44.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::128-255         2423     43.93%     88.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::256-383          343      6.22%     94.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::384-511          142      2.57%     97.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::512-639           54      0.98%     98.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::640-767           28      0.51%     98.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::768-895           16      0.29%     99.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::896-1023           14      0.25%     99.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::1024-1151           33      0.60%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::total         5515                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesRead               777664                       # Total bytes read (Byte)
system.mem_ctrls3.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls3.dram.avgRdBW             127.119734                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls3.dram.busUtil                   0.66                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls3.dram.busUtilRead               0.66                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls3.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls3.dram.pageHitRate              54.60                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls3.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.dram.rank0.actEnergy   30176992.372800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preEnergy   20367936.232000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.readEnergy  36875679.825600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.refreshEnergy 299629995.042004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actBackEnergy 1228828825.778400                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preBackEnergy 213783292.464001                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.totalEnergy 1829662721.714812                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.averagePower   299.083202                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::IDLE   1288821680                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::REF    274750000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT   4553999320                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.avgPriority_ruby.dir_cntrl4::samples     12278.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls4.priorityMaxLatency     0.000000823292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls4.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls4.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls4.numStayReadState              25274                       # Number of times bus staying in READ state (Count)
system.mem_ctrls4.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls4.readReqs                      12278                       # Number of read requests accepted (Count)
system.mem_ctrls4.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls4.readBursts                    12278                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls4.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls4.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls4.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls4.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls4.avgRdQLen                      1.26                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls4.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls4.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::6                12278                       # Read request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.rdQLenPdf::0                  10350                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::1                   1622                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::2                    253                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::3                     42                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::4                      8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::5                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls4.bytesReadSys                 785792                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls4.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls4.avgRdBWSys             128448366.18978350                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.totGap                   6108675500                       # Total gap between requests (Tick)
system.mem_ctrls4.avgGap                    497530.18                       # Average gap between requests ((Tick/Count))
system.mem_ctrls4.requestorReadBytes::ruby.dir_cntrl4       785792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadRate::ruby.dir_cntrl4 128448366.189783498645                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadAccesses::ruby.dir_cntrl4        12278                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadTotalLat::ruby.dir_cntrl4    448068864                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadAvgLat::ruby.dir_cntrl4     36493.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.dram.bytesRead::ruby.dir_cntrl4       785792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::total        785792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.numReads::ruby.dir_cntrl4        12278                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::total          12278                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.bwRead::ruby.dir_cntrl4    128448366                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::total        128448366                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::ruby.dir_cntrl4    128448366                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::total       128448366                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.readBursts               12278                       # Number of DRAM read bursts (Count)
system.mem_ctrls4.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::0         1623                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::1         1589                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::2         1568                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::3         1482                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::4         1459                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::5         1451                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::6         1626                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::7         1480                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.totQLat              233302088                       # Total ticks spent queuing (Tick)
system.mem_ctrls4.dram.totBusLat             40910296                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls4.dram.totMemAccLat         448068864                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls4.dram.avgQLat               19001.64                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgMemAccLat          36493.64                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.readRowHits               6745                       # Number of row buffer hits during reads (Count)
system.mem_ctrls4.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls4.dram.readRowHitRate           54.94                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls4.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls4.dram.bytesPerActivate::samples         5533                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::mean   142.019158                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::gmean   113.356136                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::stdev   128.105559                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::0-127         2439     44.08%     44.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::128-255         2437     44.04%     88.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::256-383          373      6.74%     94.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::384-511          131      2.37%     97.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::512-639           68      1.23%     98.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::640-767           26      0.47%     98.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::768-895           13      0.23%     99.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::896-1023           12      0.22%     99.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::1024-1151           34      0.61%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::total         5533                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesRead               785792                       # Total bytes read (Byte)
system.mem_ctrls4.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls4.dram.avgRdBW             128.448366                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls4.dram.busUtil                   0.67                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls4.dram.busUtilRead               0.67                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls4.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls4.dram.pageHitRate              54.94                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls4.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.dram.rank0.actEnergy   30269996.156400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preEnergy   20434413.630400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.readEnergy  37261097.596800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.refreshEnergy 299629995.042004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actBackEnergy 1240063275.200401                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preBackEnergy 206610122.880000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.totalEnergy 1834268900.506012                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.averagePower   299.836144                       # Core power per rank (mW) (Watt)
system.mem_ctrls4.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::IDLE   1244735940                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::REF    274750000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT   4598085060                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.avgPriority_ruby.dir_cntrl5::samples     12314.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls5.priorityMaxLatency     0.000000836292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls5.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls5.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls5.numStayReadState              25340                       # Number of times bus staying in READ state (Count)
system.mem_ctrls5.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls5.readReqs                      12314                       # Number of read requests accepted (Count)
system.mem_ctrls5.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls5.readBursts                    12314                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls5.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls5.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls5.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls5.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls5.avgRdQLen                      1.14                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls5.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls5.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::6                12314                       # Read request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.rdQLenPdf::0                  10400                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::1                   1594                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::2                    245                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::3                     50                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::4                     12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::5                      8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::6                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::7                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::8                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls5.bytesReadSys                 788096                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls5.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls5.avgRdBWSys             128824986.25680029                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.totGap                   6111797000                       # Total gap between requests (Tick)
system.mem_ctrls5.avgGap                    496329.14                       # Average gap between requests ((Tick/Count))
system.mem_ctrls5.requestorReadBytes::ruby.dir_cntrl5       788096                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadRate::ruby.dir_cntrl5 128824986.256800293922                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadAccesses::ruby.dir_cntrl5        12314                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadTotalLat::ruby.dir_cntrl5    445284816                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadAvgLat::ruby.dir_cntrl5     36160.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.dram.bytesRead::ruby.dir_cntrl5       788096                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::total        788096                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.numReads::ruby.dir_cntrl5        12314                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::total          12314                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.bwRead::ruby.dir_cntrl5    128824986                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::total        128824986                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::ruby.dir_cntrl5    128824986                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::total       128824986                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.readBursts               12314                       # Number of DRAM read bursts (Count)
system.mem_ctrls5.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::0         1644                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::1         1587                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::2         1550                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::3         1485                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::4         1455                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::5         1485                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::6         1620                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::7         1488                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.totQLat              229888328                       # Total ticks spent queuing (Tick)
system.mem_ctrls5.dram.totBusLat             41030248                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls5.dram.totMemAccLat         445284816                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls5.dram.avgQLat               18668.86                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgMemAccLat          36160.86                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.readRowHits               6833                       # Number of row buffer hits during reads (Count)
system.mem_ctrls5.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls5.dram.readRowHitRate           55.49                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls5.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls5.dram.bytesPerActivate::samples         5480                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::mean   143.789781                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::gmean   114.537474                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::stdev   130.350934                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::0-127         2358     43.03%     43.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::128-255         2458     44.85%     87.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::256-383          370      6.75%     94.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::384-511          135      2.46%     97.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::512-639           63      1.15%     98.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::640-767           35      0.64%     98.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::768-895           14      0.26%     99.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::896-1023           13      0.24%     99.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::1024-1151           34      0.62%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::total         5480                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesRead               788096                       # Total bytes read (Byte)
system.mem_ctrls5.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls5.dram.avgRdBW             128.824986                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls5.dram.busUtil                   0.67                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls5.dram.busUtilRead               0.67                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls5.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls5.dram.pageHitRate              55.49                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls5.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.dram.rank0.actEnergy   29985513.994800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preEnergy   20238674.624000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.readEnergy  37370349.878400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.refreshEnergy 299629995.042004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actBackEnergy 1235180713.006802                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preBackEnergy 209727627.379200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.totalEnergy 1832132873.925210                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.averagePower   299.486982                       # Core power per rank (mW) (Watt)
system.mem_ctrls5.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::IDLE   1264031640                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::REF    274750000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT   4578789360                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.avgPriority_ruby.dir_cntrl6::samples     12243.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls6.priorityMaxLatency     0.000000778292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls6.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls6.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls6.numStayReadState              25202                       # Number of times bus staying in READ state (Count)
system.mem_ctrls6.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls6.readReqs                      12243                       # Number of read requests accepted (Count)
system.mem_ctrls6.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls6.readBursts                    12243                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls6.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls6.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls6.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls6.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls6.avgRdQLen                      1.15                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls6.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls6.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::6                12243                       # Read request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.rdQLenPdf::0                  10400                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::1                   1587                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::2                    188                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::3                     44                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::4                     14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::5                      6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::6                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::7                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls6.bytesReadSys                 783552                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls6.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls6.avgRdBWSys             128082207.79129495                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.totGap                   6108369000                       # Total gap between requests (Tick)
system.mem_ctrls6.avgGap                    498927.47                       # Average gap between requests ((Tick/Count))
system.mem_ctrls6.requestorReadBytes::ruby.dir_cntrl6       783552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadRate::ruby.dir_cntrl6 128082207.791294947267                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadAccesses::ruby.dir_cntrl6        12243                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadTotalLat::ruby.dir_cntrl6    443611756                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadAvgLat::ruby.dir_cntrl6     36233.91                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.dram.bytesRead::ruby.dir_cntrl6       783552                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::total        783552                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.numReads::ruby.dir_cntrl6        12243                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::total          12243                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.bwRead::ruby.dir_cntrl6    128082208                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::total        128082208                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::ruby.dir_cntrl6    128082208                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::total       128082208                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.readBursts               12243                       # Number of DRAM read bursts (Count)
system.mem_ctrls6.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::0         1612                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::1         1605                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::2         1528                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::3         1497                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::4         1425                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::5         1476                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::6         1617                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::7         1483                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.totQLat              229457200                       # Total ticks spent queuing (Tick)
system.mem_ctrls6.dram.totBusLat             40793676                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls6.dram.totMemAccLat         443611756                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls6.dram.avgQLat               18741.91                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgMemAccLat          36233.91                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.readRowHits               6803                       # Number of row buffer hits during reads (Count)
system.mem_ctrls6.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls6.dram.readRowHitRate           55.57                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls6.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls6.dram.bytesPerActivate::samples         5440                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::mean   144.035294                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::gmean   113.852106                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::stdev   132.843102                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::0-127         2410     44.30%     44.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::128-255         2362     43.42%     87.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::256-383          353      6.49%     94.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::384-511          150      2.76%     96.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::512-639           63      1.16%     98.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::640-767           37      0.68%     98.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::768-895           22      0.40%     99.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::896-1023            7      0.13%     99.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::1024-1151           36      0.66%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::total         5440                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesRead               783552                       # Total bytes read (Byte)
system.mem_ctrls6.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls6.dram.avgRdBW             128.082208                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls6.dram.busUtil                   0.67                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls6.dram.busUtilRead               0.67                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls6.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls6.dram.pageHitRate              55.57                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls6.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.dram.rank0.actEnergy   29761210.752000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preEnergy   20090947.072000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.readEnergy  37154880.100800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.refreshEnergy 299629995.042004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actBackEnergy 1223512343.222402                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preBackEnergy 217177854.096000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.totalEnergy 1827327230.285212                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.averagePower   298.701434                       # Core power per rank (mW) (Watt)
system.mem_ctrls6.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::IDLE   1309602900                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::REF    274750000                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT   4533218100                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.avgPriority_ruby.dir_cntrl7::samples     12060.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls7.priorityMaxLatency     0.000000765972                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls7.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls7.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls7.numStayReadState              24859                       # Number of times bus staying in READ state (Count)
system.mem_ctrls7.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls7.readReqs                      12060                       # Number of read requests accepted (Count)
system.mem_ctrls7.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls7.readBursts                    12060                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls7.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls7.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls7.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls7.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls7.avgRdQLen                      1.15                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls7.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls7.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::6                12060                       # Read request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.rdQLenPdf::0                  10151                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::1                   1613                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::2                    211                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::3                     52                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::4                     21                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::5                     10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::6                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls7.bytesReadSys                 771840                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls7.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls7.avgRdBWSys             126167722.45062624                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.totGap                   6108028500                       # Total gap between requests (Tick)
system.mem_ctrls7.avgGap                    506470.02                       # Average gap between requests ((Tick/Count))
system.mem_ctrls7.requestorReadBytes::ruby.dir_cntrl7       771840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadRate::ruby.dir_cntrl7 126167722.450626239181                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadAccesses::ruby.dir_cntrl7        12060                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadTotalLat::ruby.dir_cntrl7    444358516                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadAvgLat::ruby.dir_cntrl7     36845.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.dram.bytesRead::ruby.dir_cntrl7       771840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::total        771840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.numReads::ruby.dir_cntrl7        12060                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::total          12060                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.bwRead::ruby.dir_cntrl7    126167722                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::total        126167722                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::ruby.dir_cntrl7    126167722                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::total       126167722                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.readBursts               12060                       # Number of DRAM read bursts (Count)
system.mem_ctrls7.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::0         1591                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::1         1594                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::2         1540                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::3         1460                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::4         1406                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::5         1438                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::6         1584                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::7         1447                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.totQLat              233404996                       # Total ticks spent queuing (Tick)
system.mem_ctrls7.dram.totBusLat             40183920                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls7.dram.totMemAccLat         444358516                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls7.dram.avgQLat               19353.65                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgMemAccLat          36845.65                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.readRowHits               6648                       # Number of row buffer hits during reads (Count)
system.mem_ctrls7.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls7.dram.readRowHitRate           55.12                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls7.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls7.dram.bytesPerActivate::samples         5412                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::mean   142.616408                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::gmean   113.598177                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::stdev   129.702872                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::0-127         2369     43.77%     43.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::128-255         2402     44.38%     88.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::256-383          354      6.54%     94.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::384-511          134      2.48%     97.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::512-639           60      1.11%     98.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::640-767           31      0.57%     98.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::768-895           18      0.33%     99.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::896-1023           12      0.22%     99.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::1024-1151           32      0.59%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::total         5412                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesRead               771840                       # Total bytes read (Byte)
system.mem_ctrls7.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls7.dram.avgRdBW             126.167722                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls7.dram.busUtil                   0.66                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls7.dram.busUtilRead               0.66                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls7.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls7.dram.pageHitRate              55.12                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls7.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.dram.rank0.actEnergy   29608028.049600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preEnergy   19987537.785600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.readEnergy  36599514.336000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.refreshEnergy 299629995.042004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actBackEnergy 1219769726.868001                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preBackEnergy 219567505.852800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.totalEnergy 1825162307.934008                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.averagePower   298.347548                       # Core power per rank (mW) (Watt)
system.mem_ctrls7.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::IDLE   1324335880                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::REF    274750000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT   4518485120                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.avgPriority_ruby.dir_cntrl8::samples     12045.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls8.priorityMaxLatency     0.000000837292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls8.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls8.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls8.numStayReadState              24806                       # Number of times bus staying in READ state (Count)
system.mem_ctrls8.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls8.readReqs                      12045                       # Number of read requests accepted (Count)
system.mem_ctrls8.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls8.readBursts                    12045                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls8.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls8.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls8.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls8.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls8.avgRdQLen                      1.15                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls8.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls8.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls8.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls8.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::6                12045                       # Read request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.rdQLenPdf::0                  10238                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::1                   1535                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::2                    218                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::3                     45                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::4                      9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls8.bytesReadSys                 770880                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls8.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls8.avgRdBWSys             126010797.42270258                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls8.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls8.totGap                   6114589000                       # Total gap between requests (Tick)
system.mem_ctrls8.avgGap                    507645.41                       # Average gap between requests ((Tick/Count))
system.mem_ctrls8.requestorReadBytes::ruby.dir_cntrl8       770880                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadRate::ruby.dir_cntrl8 126010797.422702580690                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadAccesses::ruby.dir_cntrl8        12045                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadTotalLat::ruby.dir_cntrl8    433045208                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadAvgLat::ruby.dir_cntrl8     35952.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.dram.bytesRead::ruby.dir_cntrl8       770880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::total        770880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.numReads::ruby.dir_cntrl8        12045                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::total          12045                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.bwRead::ruby.dir_cntrl8    126010797                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::total        126010797                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::ruby.dir_cntrl8    126010797                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::total       126010797                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.readBursts               12045                       # Number of DRAM read bursts (Count)
system.mem_ctrls8.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::0         1564                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::1         1568                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::2         1528                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::3         1447                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::4         1460                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::5         1416                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::6         1585                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::7         1477                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.totQLat              222354068                       # Total ticks spent queuing (Tick)
system.mem_ctrls8.dram.totBusLat             40133940                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls8.dram.totMemAccLat         433045208                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls8.dram.avgQLat               18460.28                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.avgMemAccLat          35952.28                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.readRowHits               6765                       # Number of row buffer hits during reads (Count)
system.mem_ctrls8.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls8.dram.readRowHitRate           56.16                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls8.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls8.dram.bytesPerActivate::samples         5279                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::mean   146.003410                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::gmean   116.210695                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::stdev   131.973975                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::0-127         2222     42.09%     42.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::128-255         2394     45.35%     87.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::256-383          379      7.18%     94.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::384-511          134      2.54%     97.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::512-639           58      1.10%     98.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::640-767           31      0.59%     98.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::768-895           13      0.25%     99.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::896-1023           10      0.19%     99.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::1024-1151           38      0.72%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::total         5279                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesRead               770880                       # Total bytes read (Byte)
system.mem_ctrls8.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls8.dram.avgRdBW             126.010797                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls8.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls8.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls8.dram.busUtil                   0.66                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls8.dram.busUtilRead               0.66                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls8.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls8.dram.pageHitRate              56.16                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls8.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.dram.rank0.actEnergy   28885881.024000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.preEnergy   19496343.675200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.readEnergy  36553992.552000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.refreshEnergy 299629995.042004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.actBackEnergy 1244277710.751601                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.preBackEnergy 203919215.673600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.totalEnergy 1832763138.718409                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.averagePower   299.590007                       # Core power per rank (mW) (Watt)
system.mem_ctrls8.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::IDLE   1228299460                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::REF    274750000                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::ACT   4614521540                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.avgPriority_ruby.dir_cntrl9::samples     11923.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls9.priorityMaxLatency     0.000000793292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls9.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls9.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls9.numStayReadState              24563                       # Number of times bus staying in READ state (Count)
system.mem_ctrls9.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls9.readReqs                      11923                       # Number of read requests accepted (Count)
system.mem_ctrls9.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls9.readBursts                    11923                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls9.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls9.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls9.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls9.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls9.avgRdQLen                      1.14                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls9.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls9.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls9.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls9.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::6                11923                       # Read request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.rdQLenPdf::0                  10085                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::1                   1539                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::2                    229                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::3                     53                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::4                     13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::5                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::6                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls9.bytesReadSys                 763072                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls9.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls9.avgRdBWSys             124734473.86225678                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls9.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls9.totGap                   6114186000                       # Total gap between requests (Tick)
system.mem_ctrls9.avgGap                    512806.01                       # Average gap between requests ((Tick/Count))
system.mem_ctrls9.requestorReadBytes::ruby.dir_cntrl9       763072                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadRate::ruby.dir_cntrl9 124734473.862256780267                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadAccesses::ruby.dir_cntrl9        11923                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadTotalLat::ruby.dir_cntrl9    423468468                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadAvgLat::ruby.dir_cntrl9     35516.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.dram.bytesRead::ruby.dir_cntrl9       763072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::total        763072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.numReads::ruby.dir_cntrl9        11923                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::total          11923                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.bwRead::ruby.dir_cntrl9    124734474                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::total        124734474                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::ruby.dir_cntrl9    124734474                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::total       124734474                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.readBursts               11923                       # Number of DRAM read bursts (Count)
system.mem_ctrls9.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::0         1559                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::1         1562                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::2         1509                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::3         1434                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::4         1426                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::5         1425                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::6         1539                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::7         1469                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.totQLat              214911352                       # Total ticks spent queuing (Tick)
system.mem_ctrls9.dram.totBusLat             39727436                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls9.dram.totMemAccLat         423468468                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls9.dram.avgQLat               18024.94                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.avgMemAccLat          35516.94                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.readRowHits               6682                       # Number of row buffer hits during reads (Count)
system.mem_ctrls9.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls9.dram.readRowHitRate           56.04                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls9.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls9.dram.bytesPerActivate::samples         5240                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::mean   145.600000                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::gmean   116.075306                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::stdev   131.811843                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::0-127         2192     41.83%     41.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::128-255         2413     46.05%     87.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::256-383          344      6.56%     94.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::384-511          144      2.75%     97.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::512-639           55      1.05%     98.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::640-767           30      0.57%     98.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::768-895           14      0.27%     99.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::896-1023            8      0.15%     99.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::1024-1151           40      0.76%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::total         5240                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesRead               763072                       # Total bytes read (Byte)
system.mem_ctrls9.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls9.dram.avgRdBW             124.734474                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls9.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls9.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls9.dram.busUtil                   0.65                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls9.dram.busUtilRead               0.65                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls9.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls9.dram.pageHitRate              56.04                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls9.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.dram.rank0.actEnergy   28672519.402800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.preEnergy   19352309.312000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.readEnergy  36183748.708800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.refreshEnergy 299629995.042004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.actBackEnergy 1232053420.424401                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.preBackEnergy 211724396.352001                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.totalEnergy 1827616389.242008                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.averagePower   298.748701                       # Core power per rank (mW) (Watt)
system.mem_ctrls9.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::IDLE   1275995900                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::REF    274750000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::ACT   4566825100                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size           128                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket           1279                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples           1736409                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean           159.069467                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::gmean          148.177225                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev           61.449608                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |      616396     35.50%     35.50% |     1023063     58.92%     94.42% |       73294      4.22%     98.64% |       23427      1.35%     99.99% |         190      0.01%    100.00% |          38      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total             1736409                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples     42773975                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean      1.672795                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     1.368313                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     1.595744                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |    29571278     69.13%     69.13% |     9997913     23.37%     92.51% |     1907482      4.46%     96.97% |      547481      1.28%     98.25% |      288337      0.67%     98.92% |      245483      0.57%     99.50% |       89063      0.21%     99.70% |       69767      0.16%     99.87% |       57171      0.13%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total     42773975                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples       43002567                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean          5.616871                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.055533                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev        56.727537                       (Unspecified)
system.ruby.m_latencyHistSeqr            |    42700734     99.30%     99.30% |      107239      0.25%     99.55% |      100253      0.23%     99.78% |       83003      0.19%     99.97% |        8265      0.02%     99.99% |        2575      0.01%    100.00% |         485      0.00%    100.00% |          13      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total         43002567                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size          128                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket         1279                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples     42669397                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean       1.008955                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean      1.005388                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::stdev      0.767056                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |    42669268    100.00%    100.00% |          31      0.00%    100.00% |          50      0.00%    100.00% |          25      0.00%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           9      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total      42669397                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples       333170                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean    595.757049                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean   537.876608                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev   253.558913                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |       31435      9.44%      9.44% |      107164     32.16%     41.60% |      100243     30.09%     71.69% |       82990     24.91%     96.60% |        8265      2.48%     99.08% |        2575      0.77%     99.85% |         485      0.15%    100.00% |          13      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total       333170                       (Unspecified)
system.ruby.delayVCHist.vnet_0::bucket_size          128                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::max_bucket         1279                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::samples        920291                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::mean       148.132012                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::gmean      136.036290                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::stdev       67.810423                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0           |      432264     46.97%     46.97% |      437167     47.50%     94.47% |       27272      2.96%     97.44% |       23360      2.54%     99.98% |         190      0.02%    100.00% |          37      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::total          920291                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size          128                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket         1279                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples        816118                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean       171.403029                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::gmean      163.172569                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev       50.615171                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |      184132     22.56%     22.56% |      585896     71.79%     94.35% |       46022      5.64%     99.99% |          67      0.01%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total          816118                       # delay histogram for vnet_1 (Unspecified)
system.ruby.Directory_Controller.Fetch   |       12200      6.31%      6.31% |       12178      6.30%     12.60% |       12108      6.26%     18.86% |       12151      6.28%     25.14% |       12278      6.35%     31.49% |       12314      6.37%     37.86% |       12243      6.33%     44.19% |       12060      6.23%     50.42% |       12045      6.23%     56.65% |       11923      6.16%     62.81% |       12089      6.25%     69.06% |       11955      6.18%     75.24% |       11871      6.14%     81.38% |       11846      6.12%     87.50% |       11894      6.15%     93.65% |       12286      6.35%    100.00% (Unspecified)
system.ruby.Directory_Controller.Fetch::total       193441                       (Unspecified)
system.ruby.Directory_Controller.Memory_Data |       12200      6.31%      6.31% |       12177      6.29%     12.60% |       12108      6.26%     18.86% |       12151      6.28%     25.14% |       12278      6.35%     31.49% |       12314      6.37%     37.86% |       12243      6.33%     44.18% |       12060      6.23%     50.42% |       12045      6.23%     56.65% |       11923      6.16%     62.81% |       12089      6.25%     69.06% |       11955      6.18%     75.24% |       11871      6.14%     81.38% |       11846      6.12%     87.50% |       11894      6.15%     93.65% |       12286      6.35%    100.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data::total       193440                       (Unspecified)
system.ruby.Directory_Controller.I.Fetch |       12200      6.31%      6.31% |       12178      6.30%     12.60% |       12108      6.26%     18.86% |       12151      6.28%     25.14% |       12278      6.35%     31.49% |       12314      6.37%     37.86% |       12243      6.33%     44.19% |       12060      6.23%     50.42% |       12045      6.23%     56.65% |       11923      6.16%     62.81% |       12089      6.25%     69.06% |       11955      6.18%     75.24% |       11871      6.14%     81.38% |       11846      6.12%     87.50% |       11894      6.15%     93.65% |       12286      6.35%    100.00% (Unspecified)
system.ruby.Directory_Controller.I.Fetch::total       193441                       (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data |       12200      6.31%      6.31% |       12177      6.29%     12.60% |       12108      6.26%     18.86% |       12151      6.28%     25.14% |       12278      6.35%     31.49% |       12314      6.37%     37.86% |       12243      6.33%     44.18% |       12060      6.23%     50.42% |       12045      6.23%     56.65% |       11923      6.16%     62.81% |       12089      6.25%     69.06% |       11955      6.18%     75.24% |       11871      6.14%     81.38% |       11846      6.12%     87.50% |       11894      6.15%     93.65% |       12286      6.35%    100.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data::total       193440                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |      774150      6.25%      6.25% |      774179      6.25%     12.50% |      774550      6.25%     18.75% |      774499      6.25%     25.00% |      774154      6.25%     31.25% |      774269      6.25%     37.50% |      774299      6.25%     43.75% |      774491      6.25%     50.00% |      773949      6.25%     56.25% |      774087      6.25%     62.50% |      774145      6.25%     68.75% |      774536      6.25%     75.00% |      773982      6.25%     81.25% |      774038      6.25%     87.50% |      774196      6.25%     93.75% |      774443      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total     12387967                       (Unspecified)
system.ruby.L1Cache_Controller.Ifetch    |      612625      6.25%      6.25% |      612545      6.25%     12.50% |      612710      6.25%     18.75% |      612465      6.25%     25.00% |      612591      6.25%     31.25% |      612529      6.25%     37.51% |      612419      6.25%     43.75% |      612502      6.25%     50.00% |      612311      6.25%     56.25% |      612514      6.25%     62.50% |      612347      6.25%     68.75% |      612597      6.25%     75.00% |      612479      6.25%     81.25% |      612440      6.25%     87.50% |      612300      6.25%     93.75% |      612503      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ifetch::total      9799877                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |     1300932      6.25%      6.25% |     1300934      6.25%     12.50% |     1300937      6.25%     18.75% |     1300912      6.25%     25.00% |     1300937      6.25%     31.25% |     1300934      6.25%     37.50% |     1300939      6.25%     43.75% |     1300921      6.25%     50.00% |     1300922      6.25%     56.25% |     1300932      6.25%     62.50% |     1300938      6.25%     68.75% |     1300937      6.25%     75.00% |     1300931      6.25%     81.25% |     1300920      6.25%     87.50% |     1300929      6.25%     93.75% |     1300946      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total     20814901                       (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement |       19822      6.26%      6.26% |       19816      6.25%     12.51% |       19809      6.25%     18.76% |       19814      6.25%     25.02% |       19802      6.25%     31.27% |       19798      6.25%     37.51% |       19799      6.25%     43.76% |       19814      6.25%     50.02% |       19795      6.25%     56.27% |       19800      6.25%     62.51% |       19798      6.25%     68.76% |       19817      6.25%     75.02% |       19777      6.24%     81.26% |       19790      6.25%     87.51% |       19786      6.24%     93.75% |       19799      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement::total       316836                       (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive |       15974      6.25%      6.25% |       15962      6.25%     12.50% |       15965      6.25%     18.76% |       15970      6.25%     25.01% |       15962      6.25%     31.26% |       15956      6.25%     37.51% |       15962      6.25%     43.76% |       15961      6.25%     50.01% |       15959      6.25%     56.26% |       15959      6.25%     62.50% |       15957      6.25%     68.75% |       15972      6.25%     75.01% |       15951      6.25%     81.25% |       15959      6.25%     87.50% |       15952      6.25%     93.75% |       15968      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive::total       255389                       (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks |        4869      6.26%      6.26% |        4875      6.27%     12.53% |        4865      6.25%     18.78% |        4865      6.25%     25.04% |        4861      6.25%     31.29% |        4863      6.25%     37.54% |        4858      6.25%     43.78% |        4874      6.27%     50.05% |        4857      6.24%     56.30% |        4862      6.25%     62.55% |        4862      6.25%     68.80% |        4866      6.26%     75.05% |        4846      6.23%     81.28% |        4852      6.24%     87.52% |        4855      6.24%     93.76% |        4851      6.24%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks::total        77781                       (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack    |       18106      6.25%      6.25% |       18097      6.25%     12.51% |       18098      6.25%     18.76% |       18101      6.25%     25.01% |       18098      6.25%     31.26% |       18088      6.25%     37.51% |       18092      6.25%     43.76% |       18091      6.25%     50.01% |       18093      6.25%     56.26% |       18094      6.25%     62.51% |       18088      6.25%     68.75% |       18104      6.25%     75.01% |       18084      6.25%     81.25% |       18094      6.25%     87.50% |       18084      6.25%     93.75% |       18096      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack::total       289508                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Load   |       15987      6.25%      6.25% |       15975      6.25%     12.50% |       15978      6.25%     18.75% |       15986      6.25%     25.01% |       15975      6.25%     31.26% |       15969      6.25%     37.50% |       15978      6.25%     43.76% |       15979      6.25%     50.01% |       15972      6.25%     56.25% |       15974      6.25%     62.50% |       15973      6.25%     68.75% |       15989      6.25%     75.01% |       15964      6.25%     81.25% |       15973      6.25%     87.50% |       15968      6.25%     93.75% |       15983      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Load::total       255623                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch |        2218      6.28%      6.28% |        2221      6.29%     12.57% |        2213      6.26%     18.83% |        2211      6.26%     25.09% |        2206      6.24%     31.33% |        2212      6.26%     37.60% |        2205      6.24%     43.84% |        2219      6.28%     50.12% |        2204      6.24%     56.36% |        2205      6.24%     62.60% |        2208      6.25%     68.85% |        2210      6.26%     75.11% |        2195      6.21%     81.32% |        2196      6.22%     87.54% |        2200      6.23%     93.77% |        2202      6.23%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch::total        35325                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Store  |        2638      6.25%      6.25% |        2641      6.25%     12.50% |        2639      6.25%     18.75% |        2638      6.25%     25.00% |        2642      6.26%     31.26% |        2638      6.25%     37.50% |        2637      6.25%     43.75% |        2637      6.25%     50.00% |        2640      6.25%     56.25% |        2642      6.26%     62.50% |        2638      6.25%     68.75% |        2639      6.25%     75.00% |        2639      6.25%     81.25% |        2642      6.26%     87.51% |        2639      6.25%     93.76% |        2635      6.24%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Store::total        42224                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |         192      9.50%      9.50% |         193      9.55%     19.06% |         193      9.55%     28.61% |          75      3.71%     32.33% |         189      9.36%     41.68% |         190      9.41%     51.09% |          73      3.61%     54.70% |          74      3.66%     58.37% |         193      9.55%     67.92% |          74      3.66%     71.58% |          76      3.76%     75.35% |          77      3.81%     79.16% |         193      9.55%     88.71% |          75      3.71%     92.43% |          75      3.71%     96.14% |          78      3.86%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total         2020                       (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch  |      610400      6.25%      6.25% |      610317      6.25%     12.50% |      610490      6.25%     18.75% |      610248      6.25%     25.00% |      610377      6.25%     31.25% |      610310      6.25%     37.50% |      610209      6.25%     43.75% |      610278      6.25%     50.00% |      610100      6.25%     56.25% |      610304      6.25%     62.50% |      610134      6.25%     68.75% |      610382      6.25%     75.00% |      610276      6.25%     81.25% |      610239      6.25%     87.50% |      610094      6.25%     93.75% |      610296      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch::total      9764454                       (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement |        1716      6.28%      6.28% |        1719      6.29%     12.57% |        1711      6.26%     18.83% |        1713      6.27%     25.10% |        1704      6.24%     31.33% |        1710      6.26%     37.59% |        1707      6.25%     43.84% |        1723      6.30%     50.14% |        1702      6.23%     56.37% |        1706      6.24%     62.61% |        1710      6.26%     68.87% |        1713      6.27%     75.14% |        1693      6.20%     81.33% |        1696      6.21%     87.54% |        1702      6.23%     93.77% |        1703      6.23%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement::total        27328                       (Unspecified)
system.ruby.L1Cache_Controller.E.Load    |      477223      6.36%      6.36% |      465159      6.20%     12.56% |      465214      6.20%     18.76% |      465446      6.20%     24.96% |      465077      6.20%     31.16% |      477187      6.36%     37.52% |      477406      6.36%     43.88% |      465425      6.20%     50.08% |      465025      6.20%     56.28% |      465118      6.20%     62.48% |      477283      6.36%     68.84% |      465442      6.20%     75.04% |      477024      6.36%     81.40% |      465178      6.20%     87.60% |      465182      6.20%     93.80% |      465302      6.20%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Load::total      7503691                       (Unspecified)
system.ruby.L1Cache_Controller.E.Store   |         391      6.23%      6.23% |         392      6.24%     12.47% |         392      6.24%     18.72% |         394      6.28%     24.99% |         389      6.20%     31.19% |         390      6.21%     37.40% |         394      6.28%     43.68% |         393      6.26%     49.94% |         390      6.21%     56.15% |         392      6.24%     62.39% |         390      6.21%     68.60% |         395      6.29%     74.90% |         391      6.23%     81.12% |         393      6.26%     87.38% |         394      6.28%     93.66% |         398      6.34%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Store::total         6278                       (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement |       15228      6.26%      6.26% |       15215      6.25%     12.51% |       15220      6.25%     18.76% |       15220      6.25%     25.01% |       15217      6.25%     31.26% |       15211      6.25%     37.51% |       15210      6.25%     43.76% |       15213      6.25%     50.01% |       15214      6.25%     56.26% |       15210      6.25%     62.51% |       15210      6.25%     68.76% |       15219      6.25%     75.01% |       15205      6.25%     81.26% |       15209      6.25%     87.51% |       15200      6.24%     93.75% |       15214      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement::total       243415                       (Unspecified)
system.ruby.L1Cache_Controller.M.Load    |      280745      6.07%      6.07% |      292849      6.33%     12.40% |      293162      6.34%     18.73% |      292989      6.33%     25.07% |      292910      6.33%     31.40% |      280920      6.07%     37.47% |      280839      6.07%     43.54% |      293010      6.33%     49.87% |      292755      6.33%     56.20% |      292918      6.33%     62.53% |      280810      6.07%     68.60% |      293025      6.33%     74.94% |      280797      6.07%     81.00% |      292808      6.33%     87.33% |      292968      6.33%     93.67% |      293076      6.33%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Load::total      4626581                       (Unspecified)
system.ruby.L1Cache_Controller.M.Store   |     1297901      6.25%      6.25% |     1297899      6.25%     12.50% |     1297905      6.25%     18.75% |     1297878      6.25%     25.00% |     1297904      6.25%     31.25% |     1297905      6.25%     37.50% |     1297906      6.25%     43.75% |     1297890      6.25%     50.00% |     1297891      6.25%     56.25% |     1297896      6.25%     62.50% |     1297908      6.25%     68.75% |     1297901      6.25%     75.00% |     1297900      6.25%     81.25% |     1297883      6.25%     87.50% |     1297894      6.25%     93.75% |     1297912      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Store::total     20766373                       (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement |        2878      6.24%      6.24% |        2882      6.25%     12.50% |        2878      6.24%     18.74% |        2881      6.25%     24.99% |        2881      6.25%     31.24% |        2877      6.24%     37.48% |        2882      6.25%     43.74% |        2878      6.24%     49.98% |        2879      6.25%     56.23% |        2884      6.26%     62.48% |        2878      6.24%     68.73% |        2885      6.26%     74.99% |        2879      6.25%     81.23% |        2885      6.26%     87.49% |        2884      6.26%     93.75% |        2882      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement::total        46093                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       15974      6.25%      6.25% |       15962      6.25%     12.50% |       15965      6.25%     18.76% |       15970      6.25%     25.01% |       15962      6.25%     31.26% |       15956      6.25%     37.51% |       15962      6.25%     43.76% |       15961      6.25%     50.01% |       15959      6.25%     56.26% |       15959      6.25%     62.50% |       15957      6.25%     68.75% |       15972      6.25%     75.01% |       15951      6.25%     81.25% |       15959      6.25%     87.50% |       15952      6.25%     93.75% |       15968      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       255389                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        2231      6.27%      6.27% |        2234      6.28%     12.56% |        2226      6.26%     18.82% |        2227      6.26%     25.08% |        2219      6.24%     31.32% |        2225      6.26%     37.58% |        2221      6.25%     43.83% |        2237      6.29%     50.12% |        2217      6.24%     56.35% |        2220      6.24%     62.60% |        2224      6.25%     68.85% |        2227      6.26%     75.11% |        2207      6.21%     81.32% |        2210      6.22%     87.54% |        2216      6.23%     93.77% |        2216      6.23%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        35557                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        2638      6.25%      6.25% |        2641      6.25%     12.50% |        2639      6.25%     18.75% |        2638      6.25%     25.00% |        2642      6.26%     31.26% |        2638      6.25%     37.50% |        2637      6.25%     43.75% |        2637      6.25%     50.00% |        2640      6.25%     56.25% |        2642      6.26%     62.50% |        2638      6.25%     68.75% |        2639      6.25%     75.00% |        2639      6.25%     81.25% |        2642      6.26%     87.51% |        2639      6.25%     93.76% |        2635      6.24%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total        42224                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load  |           3      5.77%      5.77% |           3      5.77%     11.54% |           3      5.77%     17.31% |           3      5.77%     23.08% |           3      5.77%     28.85% |           3      5.77%     34.62% |           3      5.77%     40.38% |           3      5.77%     46.15% |           4      7.69%     53.85% |           3      5.77%     59.62% |           3      5.77%     65.38% |           3      5.77%     71.15% |           4      7.69%     78.85% |           4      7.69%     86.54% |           3      5.77%     92.31% |           4      7.69%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load::total           52                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch |           7      7.14%      7.14% |           7      7.14%     14.29% |           7      7.14%     21.43% |           6      6.12%     27.55% |           8      8.16%     35.71% |           7      7.14%     42.86% |           5      5.10%     47.96% |           5      5.10%     53.06% |           7      7.14%     60.20% |           5      5.10%     65.31% |           5      5.10%     70.41% |           5      5.10%     75.51% |           8      8.16%     83.67% |           5      5.10%     88.78% |           6      6.12%     94.90% |           5      5.10%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch::total           98                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store |           2      7.69%      7.69% |           2      7.69%     15.38% |           1      3.85%     19.23% |           2      7.69%     26.92% |           2      7.69%     34.62% |           1      3.85%     38.46% |           2      7.69%     46.15% |           1      3.85%     50.00% |           1      3.85%     53.85% |           2      7.69%     61.54% |           2      7.69%     69.23% |           2      7.69%     76.92% |           1      3.85%     80.77% |           2      7.69%     88.46% |           2      7.69%     96.15% |           1      3.85%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store::total           26                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack |       18106      6.25%      6.25% |       18097      6.25%     12.51% |       18098      6.25%     18.76% |       18101      6.25%     25.01% |       18098      6.25%     31.26% |       18088      6.25%     37.51% |       18092      6.25%     43.76% |       18091      6.25%     50.01% |       18093      6.25%     56.26% |       18094      6.25%     62.51% |       18088      6.25%     68.75% |       18104      6.25%     75.01% |       18084      6.25%     81.25% |       18094      6.25%     87.50% |       18084      6.25%     93.75% |       18096      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       289508                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GET_INSTR |        2545      7.20%      7.20% |        2366      6.70%     13.90% |        2499      7.07%     20.98% |        2291      6.49%     27.46% |        2087      5.91%     33.37% |        2052      5.81%     39.18% |        2041      5.78%     44.96% |        2014      5.70%     50.66% |        1891      5.35%     56.01% |        2053      5.81%     61.82% |        2124      6.01%     67.84% |        2102      5.95%     73.79% |        2425      6.86%     80.65% |        2297      6.50%     87.15% |        2238      6.34%     93.49% |        2300      6.51%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GET_INSTR::total        35325                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS   |       16314      6.38%      6.38% |       15718      6.15%     12.53% |       16139      6.31%     18.84% |       16029      6.27%     25.12% |       15860      6.20%     31.32% |       16080      6.29%     37.61% |       16618      6.50%     44.11% |       15523      6.07%     50.18% |       16125      6.31%     56.49% |       16687      6.53%     63.02% |       16394      6.41%     69.43% |       15441      6.04%     75.47% |       15848      6.20%     81.67% |       16322      6.39%     88.06% |       15334      6.00%     94.06% |       15191      5.94%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS::total       255623                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX   |        2823      6.69%      6.69% |        2614      6.19%     12.88% |        2794      6.62%     19.49% |        2672      6.33%     25.82% |        2852      6.75%     32.58% |        2640      6.25%     38.83% |        2462      5.83%     44.66% |        2704      6.40%     51.06% |        2655      6.29%     57.35% |        2551      6.04%     63.39% |        2704      6.40%     69.80% |        2511      5.95%     75.74% |        2473      5.86%     81.60% |        2553      6.05%     87.65% |        2528      5.99%     93.63% |        2688      6.37%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX::total        42224                       (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX   |       18572      6.42%      6.42% |       17820      6.16%     12.57% |       18421      6.36%     18.93% |       18189      6.28%     25.22% |       18200      6.29%     31.50% |       18176      6.28%     37.78% |       18561      6.41%     44.19% |       17715      6.12%     50.31% |       18268      6.31%     56.62% |       18726      6.47%     63.09% |       18570      6.41%     69.50% |       17417      6.02%     75.52% |       17809      6.15%     81.67% |       18347      6.34%     88.01% |       17350      5.99%     94.00% |       17367      6.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX::total       289508                       (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data  |       12369      6.39%      6.39% |       12206      6.31%     12.70% |       12415      6.42%     19.12% |       12116      6.26%     25.39% |       11861      6.13%     31.52% |       11898      6.15%     37.67% |       12055      6.23%     43.90% |       11805      6.10%     50.00% |       12080      6.24%     56.25% |       12093      6.25%     62.50% |       11893      6.15%     68.65% |       11863      6.13%     74.78% |       12407      6.41%     81.19% |       12158      6.29%     87.48% |       12218      6.32%     93.79% |       12003      6.21%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data::total       193440                       (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock |       19068      6.41%      6.41% |       18316      6.15%     12.56% |       18917      6.36%     18.92% |       18685      6.28%     25.20% |       18712      6.29%     31.48% |       18672      6.27%     37.76% |       19066      6.41%     44.16% |       18227      6.12%     50.29% |       18780      6.31%     56.60% |       19236      6.46%     63.06% |       19082      6.41%     69.47% |       17929      6.02%     75.50% |       18321      6.16%     81.65% |       18859      6.34%     87.99% |       17862      6.00%     93.99% |       17879      6.01%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       297611                       (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |        2209      6.88%      6.88% |        2130      6.63%     13.51% |        2143      6.67%     20.18% |        2020      6.29%     26.47% |        1891      5.89%     32.35% |        1866      5.81%     38.16% |        1948      6.06%     44.23% |        1965      6.12%     50.34% |        1824      5.68%     56.02% |        1853      5.77%     61.79% |        1893      5.89%     67.68% |        1929      6.01%     73.69% |        2238      6.97%     80.66% |        2025      6.30%     86.96% |        2058      6.41%     93.37% |        2131      6.63%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total        32123                       (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS |        8464      6.32%      6.32% |        8364      6.25%     12.57% |        8438      6.30%     18.88% |        8304      6.20%     25.08% |        8226      6.15%     31.23% |        8230      6.15%     37.38% |        8349      6.24%     43.62% |        8112      6.06%     49.68% |        8545      6.38%     56.06% |        8520      6.37%     62.43% |        8288      6.19%     68.62% |        8295      6.20%     74.82% |        8507      6.36%     81.17% |        8437      6.30%     87.48% |        8537      6.38%     93.86% |        8224      6.14%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS::total       133840                       (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX |        1696      6.17%      6.17% |        1712      6.23%     12.40% |        1834      6.67%     19.08% |        1792      6.52%     25.60% |        1744      6.35%     31.94% |        1802      6.56%     38.50% |        1758      6.40%     44.90% |        1728      6.29%     51.19% |        1711      6.23%     57.41% |        1720      6.26%     63.67% |        1712      6.23%     69.90% |        1641      5.97%     75.88% |        1662      6.05%     81.92% |        1696      6.17%     88.10% |        1623      5.91%     94.00% |        1648      6.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX::total        27479                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         281      9.71%      9.71% |         204      7.05%     16.75% |         351     12.12%     28.88% |         271      9.36%     38.24% |         180      6.22%     44.46% |         170      5.87%     50.33% |          86      2.97%     53.30% |          49      1.69%     54.99% |          67      2.31%     57.31% |         152      5.25%     62.56% |         215      7.43%     69.98% |         157      5.42%     75.41% |         171      5.91%     81.31% |         240      8.29%     89.60% |         164      5.66%     95.27% |         137      4.73%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         2895                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS |          69     29.49%     29.49% |          16      6.84%     36.32% |          16      6.84%     43.16% |          16      6.84%     50.00% |           0      0.00%     50.00% |          48     20.51%     70.51% |          14      5.98%     76.50% |           0      0.00%     76.50% |           0      0.00%     76.50% |           0      0.00%     76.50% |          16      6.84%     83.33% |          23      9.83%     93.16% |           0      0.00%     93.16% |          16      6.84%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS::total          234                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX |          23     58.97%     58.97% |           0      0.00%     58.97% |           0      0.00%     58.97% |           0      0.00%     58.97% |           0      0.00%     58.97% |           0      0.00%     58.97% |           0      0.00%     58.97% |           0      0.00%     58.97% |           0      0.00%     58.97% |           0      0.00%     58.97% |           0      0.00%     58.97% |           0      0.00%     58.97% |           0      0.00%     58.97% |           0      0.00%     58.97% |           0      0.00%     58.97% |          16     41.03%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX::total           39                       (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GET_INSTR |          55     17.92%     17.92% |          32     10.42%     28.34% |           5      1.63%     29.97% |           0      0.00%     29.97% |          16      5.21%     35.18% |          16      5.21%     40.39% |           7      2.28%     42.67% |           0      0.00%     42.67% |           0      0.00%     42.67% |          48     15.64%     58.31% |          16      5.21%     63.52% |          16      5.21%     68.73% |          16      5.21%     73.94% |          32     10.42%     84.36% |          16      5.21%     89.58% |          32     10.42%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GET_INSTR::total          307                       (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS |        7781      6.40%      6.40% |        7338      6.04%     12.44% |        7685      6.32%     18.76% |        7709      6.34%     25.10% |        7634      6.28%     31.38% |        7802      6.42%     37.80% |        8255      6.79%     44.59% |        7411      6.10%     50.69% |        7580      6.24%     56.93% |        8167      6.72%     63.65% |        8090      6.66%     70.30% |        7123      5.86%     76.16% |        7341      6.04%     82.20% |        7869      6.47%     88.68% |        6797      5.59%     94.27% |        6967      5.73%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS::total       121549                       (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX |        1104      7.51%      7.51% |         902      6.13%     13.64% |         960      6.53%     20.17% |         880      5.98%     26.15% |        1108      7.53%     33.69% |         838      5.70%     39.39% |         704      4.79%     44.17% |         976      6.64%     50.81% |         944      6.42%     57.23% |         831      5.65%     62.88% |         992      6.75%     69.62% |         870      5.92%     75.54% |         811      5.51%     81.06% |         857      5.83%     86.88% |         905      6.15%     93.04% |        1024      6.96%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX::total        14706                       (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX |       18572      6.42%      6.42% |       17820      6.16%     12.57% |       18421      6.36%     18.93% |       18189      6.28%     25.22% |       18200      6.29%     31.50% |       18176      6.28%     37.78% |       18561      6.41%     44.19% |       17715      6.12%     50.31% |       18268      6.31%     56.62% |       18726      6.47%     63.09% |       18570      6.41%     69.50% |       17417      6.02%     75.52% |       17809      6.15%     81.67% |       18347      6.34%     88.01% |       17350      5.99%     94.00% |       17367      6.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX::total       289508                       (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data |        8464      6.32%      6.32% |        8364      6.25%     12.57% |        8438      6.30%     18.88% |        8304      6.20%     25.08% |        8226      6.15%     31.23% |        8230      6.15%     37.38% |        8349      6.24%     43.62% |        8112      6.06%     49.68% |        8545      6.38%     56.06% |        8520      6.37%     62.43% |        8288      6.19%     68.62% |        8295      6.20%     74.82% |        8507      6.36%     81.17% |        8437      6.30%     87.48% |        8537      6.38%     93.86% |        8224      6.14%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data::total       133840                       (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data |        2209      6.88%      6.88% |        2130      6.63%     13.51% |        2143      6.67%     20.18% |        2020      6.29%     26.47% |        1891      5.89%     32.36% |        1866      5.81%     38.17% |        1948      6.06%     44.23% |        1965      6.12%     50.35% |        1824      5.68%     56.03% |        1853      5.77%     61.79% |        1893      5.89%     67.69% |        1927      6.00%     73.69% |        2238      6.97%     80.65% |        2025      6.30%     86.96% |        2058      6.41%     93.37% |        2131      6.63%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data::total        32121                       (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data |        1696      6.17%      6.17% |        1712      6.23%     12.40% |        1834      6.67%     19.08% |        1792      6.52%     25.60% |        1744      6.35%     31.94% |        1802      6.56%     38.50% |        1758      6.40%     44.90% |        1728      6.29%     51.19% |        1711      6.23%     57.41% |        1720      6.26%     63.67% |        1712      6.23%     69.90% |        1641      5.97%     75.88% |        1662      6.05%     81.92% |        1696      6.17%     88.10% |        1623      5.91%     94.00% |        1648      6.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data::total        27479                       (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          23     58.97%     58.97% |           0      0.00%     58.97% |           0      0.00%     58.97% |           0      0.00%     58.97% |           0      0.00%     58.97% |           0      0.00%     58.97% |           0      0.00%     58.97% |           0      0.00%     58.97% |           0      0.00%     58.97% |           0      0.00%     58.97% |           0      0.00%     58.97% |           0      0.00%     58.97% |           0      0.00%     58.97% |           0      0.00%     58.97% |           0      0.00%     58.97% |          16     41.03%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           39                       (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       19045      6.40%      6.40% |       18316      6.16%     12.56% |       18917      6.36%     18.91% |       18685      6.28%     25.19% |       18712      6.29%     31.48% |       18672      6.27%     37.75% |       19066      6.41%     44.16% |       18227      6.13%     50.29% |       18780      6.31%     56.60% |       19236      6.46%     63.06% |       19082      6.41%     69.47% |       17929      6.03%     75.50% |       18321      6.16%     81.66% |       18859      6.34%     87.99% |       17862      6.00%     94.00% |       17863      6.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       297572                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples     12387915                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean    12.806534                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.137850                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev    89.330100                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |    12159796     98.16%     98.16% |       93009      0.75%     98.91% |       67191      0.54%     99.45% |       59420      0.48%     99.93% |        6260      0.05%     99.98% |        1841      0.01%    100.00% |         387      0.00%    100.00% |          11      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total     12387915                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples     12132292                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean     1.000493                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean     1.000342                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::stdev     0.022198                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |    12126311     99.95%     99.95% |        5981      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total     12132292                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples       255623                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean   573.140864                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean   513.952347                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev   257.153471                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |       27504     10.76%     10.76% |       93009     36.39%     47.14% |       67191     26.29%     73.43% |       59420     23.25%     96.68% |        6260      2.45%     99.12% |        1841      0.72%     99.84% |         387      0.15%    100.00% |          11      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total       255623                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples     20731872                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean     2.213682                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.023170                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev    29.591539                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |    20695548     99.82%     99.82% |       11007      0.05%     99.88% |       11762      0.06%     99.93% |       11995      0.06%     99.99% |        1154      0.01%    100.00% |         339      0.00%    100.00% |          66      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total     20731872                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples     20692450                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean     1.017122                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean     1.010911                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::stdev     0.923761                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |    20692383    100.00%    100.00% |          18      0.00%    100.00% |          21      0.00%    100.00% |           6      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           9      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total     20692450                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples        39422                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean   630.283547                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean   572.225431                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev   254.629339                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |        3147      7.98%      7.98% |       10980     27.85%     35.84% |       11753     29.81%     65.65% |       11982     30.39%     96.04% |        1154      2.93%     98.97% |         339      0.86%     99.83% |          66      0.17%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total        39422                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples      9799777                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean     3.555880                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.023806                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev    43.853760                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |     9765171     99.65%     99.65% |        2854      0.03%     99.68% |       20243      0.21%     99.88% |       10361      0.11%     99.99% |         752      0.01%    100.00% |         365      0.00%    100.00% |          30      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total      9799777                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples      9764454                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |     9764454    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total      9764454                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples        35323                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean   710.086261                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean   683.530515                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev   180.433863                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |         717      2.03%      2.03% |        2854      8.08%     10.11% |       20243     57.31%     67.42% |       10361     29.33%     96.75% |         752      2.13%     98.88% |         365      1.03%     99.91% |          30      0.08%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total        35323                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples        82971                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean    25.878572                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     1.254678                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev   137.562714                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |       80200     96.66%     96.66% |         357      0.43%     97.09% |        1056      1.27%     98.36% |        1227      1.48%     99.84% |          99      0.12%     99.96% |          30      0.04%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total        82971                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples        80185                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.272133                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.007195                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     9.628370                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |       80115     99.91%     99.91% |           8      0.01%     99.92% |           4      0.00%     99.93% |           9      0.01%     99.94% |          14      0.02%     99.96% |          15      0.02%     99.98% |          14      0.02%     99.99% |           5      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total        80185                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples         2786                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean   734.086504                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean   699.536581                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev   204.752548                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |          64      2.30%      2.30% |         309     11.09%     13.39% |        1055     37.87%     51.26% |        1227     44.04%     95.30% |          99      3.55%     98.85% |          30      1.08%     99.93% |           2      0.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total         2786                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::samples           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::mean   363.062500                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean   349.770355                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    97.979909                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      6.25%      6.25% |           2     12.50%     18.75% |           3     18.75%     37.50% |           4     25.00%     62.50% |           3     18.75%     81.25% |           2     12.50%     93.75% |           1      6.25%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::total           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean   363.062500                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean   349.770355                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    97.979909                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      6.25%      6.25% |           2     12.50%     18.75% |           3     18.75%     37.50% |           4     25.00%     62.50% |           3     18.75%     81.25% |           2     12.50%     93.75% |           1      6.25%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::samples           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::total           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total           16                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count        12200                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.000997                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count        12200                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.000997                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count        12200                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.001120                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromDir.m_stall_time       753000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl0.responseFromDir.m_avg_stall_time    61.721311                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count        12200                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.001280                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl1.requestToDir.m_msg_count        12178                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToDir.m_buf_msgs     0.000995                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.requestToMemory.m_msg_count        12178                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToMemory.m_buf_msgs     0.000995                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseFromDir.m_msg_count        12177                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromDir.m_buf_msgs     0.001069                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseFromDir.m_stall_time       450000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl1.responseFromDir.m_avg_stall_time    36.954915                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl1.responseFromMemory.m_msg_count        12177                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromMemory.m_buf_msgs     0.001277                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl10.requestToDir.m_msg_count        12089                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.requestToDir.m_buf_msgs     0.000988                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.requestToMemory.m_msg_count        12089                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.requestToMemory.m_buf_msgs     0.000988                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseFromDir.m_msg_count        12089                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseFromDir.m_buf_msgs     0.001115                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseFromDir.m_stall_time       778500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl10.responseFromDir.m_avg_stall_time    64.397386                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl10.responseFromMemory.m_msg_count        12089                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseFromMemory.m_buf_msgs     0.001261                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl11.requestToDir.m_msg_count        11955                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.requestToDir.m_buf_msgs     0.000977                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.requestToMemory.m_msg_count        11955                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.requestToMemory.m_buf_msgs     0.000977                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseFromDir.m_msg_count        11955                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseFromDir.m_buf_msgs     0.001101                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseFromDir.m_stall_time       759000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl11.responseFromDir.m_avg_stall_time    63.488080                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl11.responseFromMemory.m_msg_count        11955                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseFromMemory.m_buf_msgs     0.001248                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl12.requestToDir.m_msg_count        11871                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.requestToDir.m_buf_msgs     0.000970                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.requestToMemory.m_msg_count        11871                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.requestToMemory.m_buf_msgs     0.000970                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseFromDir.m_msg_count        11871                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseFromDir.m_buf_msgs     0.001063                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseFromDir.m_stall_time       570000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl12.responseFromDir.m_avg_stall_time    48.016174                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl12.responseFromMemory.m_msg_count        11871                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseFromMemory.m_buf_msgs     0.001244                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl13.requestToDir.m_msg_count        11846                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.requestToDir.m_buf_msgs     0.000968                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.requestToMemory.m_msg_count        11846                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.requestToMemory.m_buf_msgs     0.000968                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseFromDir.m_msg_count        11846                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseFromDir.m_buf_msgs     0.001063                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseFromDir.m_stall_time       582000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl13.responseFromDir.m_avg_stall_time    49.130508                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl13.responseFromMemory.m_msg_count        11846                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseFromMemory.m_buf_msgs     0.001239                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl14.requestToDir.m_msg_count        11894                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.requestToDir.m_buf_msgs     0.000972                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.requestToMemory.m_msg_count        11894                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.requestToMemory.m_buf_msgs     0.000972                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseFromDir.m_msg_count        11894                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseFromDir.m_buf_msgs     0.001114                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseFromDir.m_stall_time       867500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl14.responseFromDir.m_avg_stall_time    72.935934                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl14.responseFromMemory.m_msg_count        11894                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseFromMemory.m_buf_msgs     0.001248                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl15.requestToDir.m_msg_count        12286                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.requestToDir.m_buf_msgs     0.001004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.requestToMemory.m_msg_count        12286                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.requestToMemory.m_buf_msgs     0.001004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseFromDir.m_msg_count        12286                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseFromDir.m_buf_msgs     0.001173                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseFromDir.m_stall_time      1032000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl15.responseFromDir.m_avg_stall_time    83.998047                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl15.responseFromMemory.m_msg_count        12286                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseFromMemory.m_buf_msgs     0.001289                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl2.requestToDir.m_msg_count        12108                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToDir.m_buf_msgs     0.000990                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.requestToMemory.m_msg_count        12108                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToMemory.m_buf_msgs     0.000990                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseFromDir.m_msg_count        12108                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromDir.m_buf_msgs     0.001120                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseFromDir.m_stall_time       799500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl2.responseFromDir.m_avg_stall_time    66.030723                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl2.responseFromMemory.m_msg_count        12108                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromMemory.m_buf_msgs     0.001271                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl3.requestToDir.m_msg_count        12151                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToDir.m_buf_msgs     0.000993                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.requestToMemory.m_msg_count        12151                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToMemory.m_buf_msgs     0.000993                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseFromDir.m_msg_count        12151                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromDir.m_buf_msgs     0.001102                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseFromDir.m_stall_time       668000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl3.responseFromDir.m_avg_stall_time    54.974899                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl3.responseFromMemory.m_msg_count        12151                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromMemory.m_buf_msgs     0.001273                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl4.requestToDir.m_msg_count        12278                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.requestToDir.m_buf_msgs     0.001004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.requestToMemory.m_msg_count        12278                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.requestToMemory.m_buf_msgs     0.001004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseFromDir.m_msg_count        12278                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseFromDir.m_buf_msgs     0.001098                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseFromDir.m_stall_time       579500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl4.responseFromDir.m_avg_stall_time    47.198241                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl4.responseFromMemory.m_msg_count        12278                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseFromMemory.m_buf_msgs     0.001284                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl5.requestToDir.m_msg_count        12314                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.requestToDir.m_buf_msgs     0.001006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.requestToMemory.m_msg_count        12314                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.requestToMemory.m_buf_msgs     0.001006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseFromDir.m_msg_count        12314                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseFromDir.m_buf_msgs     0.001164                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseFromDir.m_stall_time       965500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl5.responseFromDir.m_avg_stall_time    78.406692                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl5.responseFromMemory.m_msg_count        12314                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseFromMemory.m_buf_msgs     0.001285                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl6.requestToDir.m_msg_count        12243                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.requestToDir.m_buf_msgs     0.001001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.requestToMemory.m_msg_count        12243                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.requestToMemory.m_buf_msgs     0.001001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseFromDir.m_msg_count        12243                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseFromDir.m_buf_msgs     0.001130                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseFromDir.m_stall_time       789500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl6.responseFromDir.m_avg_stall_time    64.485829                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl6.responseFromMemory.m_msg_count        12243                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseFromMemory.m_buf_msgs     0.001281                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl7.requestToDir.m_msg_count        12060                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.requestToDir.m_buf_msgs     0.000986                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.requestToMemory.m_msg_count        12060                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.requestToMemory.m_buf_msgs     0.000986                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseFromDir.m_msg_count        12060                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseFromDir.m_buf_msgs     0.001184                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseFromDir.m_stall_time      1214000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl7.responseFromDir.m_avg_stall_time   100.663350                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl7.responseFromMemory.m_msg_count        12060                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseFromMemory.m_buf_msgs     0.001263                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl8.requestToDir.m_msg_count        12045                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.requestToDir.m_buf_msgs     0.000984                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.requestToMemory.m_msg_count        12045                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.requestToMemory.m_buf_msgs     0.000984                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseFromDir.m_msg_count        12045                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseFromDir.m_buf_msgs     0.001059                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseFromDir.m_stall_time       455500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl8.responseFromDir.m_avg_stall_time    37.816521                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl8.responseFromMemory.m_msg_count        12045                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseFromMemory.m_buf_msgs     0.001258                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl9.requestToDir.m_msg_count        11923                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.requestToDir.m_buf_msgs     0.000974                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.requestToMemory.m_msg_count        11923                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.requestToMemory.m_buf_msgs     0.000974                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseFromDir.m_msg_count        11923                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseFromDir.m_buf_msgs     0.001104                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseFromDir.m_stall_time       794500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl9.responseFromDir.m_avg_stall_time    66.635914                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl9.responseFromMemory.m_msg_count        11923                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseFromMemory.m_buf_msgs     0.001246                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.fullyBusyCycles           10518                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::samples        38949                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean   179.640119                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::gmean   169.682948                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev    56.261101                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::0-63         1161      2.98%      2.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::64-127         6975     17.91%     20.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::128-191        14435     37.06%     57.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::192-255        12433     31.92%     89.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::256-319         3899     10.01%     99.88% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::320-383           46      0.12%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total        38949                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_hits      2056452                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_misses        18625                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_accesses      2075077                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_hits       610400                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_misses         2218                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_accesses       612618                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.mandatoryQueue.m_msg_count      2687695                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_buf_msgs     0.220522                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_time      5214000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_count           12                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_avg_stall_time     1.939952                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl0.requestFromL1Cache.m_msg_count        38949                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL1Cache.m_buf_msgs     0.015964                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestFromL1Cache.m_stall_time     58714000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.requestFromL1Cache.m_avg_stall_time  1507.458471                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.responseToL1Cache.m_msg_count        38949                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL1Cache.m_buf_msgs     0.003183                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_msg_count        18612                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_buf_msgs     0.001521                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.fullyBusyCycles           10518                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::samples        38934                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::mean   165.109776                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::gmean   156.659848                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::stdev    50.158574                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::0-63         1108      2.85%      2.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::64-127         9249     23.76%     26.60% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::128-191        16912     43.44%     70.04% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::192-255        10189     26.17%     96.21% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::256-319         1450      3.72%     99.93% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::320-383           25      0.06%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::total        38934                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_hits      2056492                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_misses        18616                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_accesses      2075108                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_hits       610317                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_misses         2221                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_accesses       612538                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.mandatoryQueue.m_msg_count      2687646                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_buf_msgs     0.220516                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_time      5197500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_count           12                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_avg_stall_time     1.933848                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl1.requestFromL1Cache.m_msg_count        38934                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL1Cache.m_buf_msgs     0.016489                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestFromL1Cache.m_stall_time     61937500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.requestFromL1Cache.m_avg_stall_time  1590.833205                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.responseToL1Cache.m_msg_count        38934                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL1Cache.m_buf_msgs     0.003182                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_msg_count        18603                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_buf_msgs     0.001520                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.fullyBusyCycles          10503                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::samples        38907                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::mean   150.322590                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::gmean   143.598830                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::stdev    42.914923                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::0-63         1153      2.96%      2.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::64-127        12529     32.20%     35.17% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::128-191        18423     47.35%     82.52% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::192-255         6698     17.22%     99.73% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::256-319          102      0.26%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::320-383            2      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::total        38907                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_hits      2056467                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_misses        18611                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_accesses      2075078                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_hits       610134                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_misses         2208                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_accesses       612342                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.mandatoryQueue.m_msg_count      2687420                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.mandatoryQueue.m_buf_msgs     0.220452                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.mandatoryQueue.m_stall_time      4920000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.mandatoryQueue.m_stall_count           10                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl10.mandatoryQueue.m_avg_stall_time     1.830752                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl10.requestFromL1Cache.m_msg_count        38907                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestFromL1Cache.m_buf_msgs     0.016281                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.requestFromL1Cache.m_stall_time     60692500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.requestFromL1Cache.m_avg_stall_time  1559.937800                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.responseToL1Cache.m_msg_count        38907                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseToL1Cache.m_buf_msgs     0.003180                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.unblockFromL1Cache.m_msg_count        18595                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.unblockFromL1Cache.m_buf_msgs     0.001520                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.fullyBusyCycles          10503                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::samples        38942                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::mean   165.702224                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::gmean   157.298332                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::stdev    50.015907                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::0-63         1087      2.79%      2.79% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::64-127         9105     23.38%     26.17% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::128-191        16910     43.42%     69.60% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::192-255        10322     26.51%     96.10% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::256-319         1504      3.86%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::320-383           14      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::total        38942                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_hits      2056840                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_misses        18628                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_accesses      2075468                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_hits       610382                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_misses         2210                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_accesses       612592                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.mandatoryQueue.m_msg_count      2688060                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.mandatoryQueue.m_buf_msgs     0.220533                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.mandatoryQueue.m_stall_time      5098500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.mandatoryQueue.m_stall_count           10                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl11.mandatoryQueue.m_avg_stall_time     1.896721                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl11.requestFromL1Cache.m_msg_count        38942                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestFromL1Cache.m_buf_msgs     0.016302                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.requestFromL1Cache.m_stall_time     60789000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.requestFromL1Cache.m_avg_stall_time  1561.013815                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.responseToL1Cache.m_msg_count        38942                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseToL1Cache.m_buf_msgs     0.003183                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.unblockFromL1Cache.m_msg_count        18611                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.unblockFromL1Cache.m_buf_msgs     0.001521                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.fullyBusyCycles          10489                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::samples        38881                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::mean   180.236439                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::gmean   170.270799                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::stdev    56.422729                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::0-63         1105      2.84%      2.84% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::64-127         6932     17.83%     20.67% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::128-191        14337     36.87%     57.54% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::192-255        12444     32.01%     89.55% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::256-319         3994     10.27%     99.82% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::320-383           67      0.17%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::384-447            2      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::total        38881                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_hits      2056305                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_misses        18603                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_accesses      2074908                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_hits       610276                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_misses         2195                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_accesses       612471                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.mandatoryQueue.m_msg_count      2687379                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.mandatoryQueue.m_buf_msgs     0.220533                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.mandatoryQueue.m_stall_time      5434500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.mandatoryQueue.m_stall_count           13                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl12.mandatoryQueue.m_avg_stall_time     2.022231                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl12.requestFromL1Cache.m_msg_count        38882                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestFromL1Cache.m_buf_msgs     0.015950                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.requestFromL1Cache.m_stall_time     58692500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.requestFromL1Cache.m_avg_stall_time  1509.503112                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.responseToL1Cache.m_msg_count        38881                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseToL1Cache.m_buf_msgs     0.003178                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.unblockFromL1Cache.m_msg_count        18590                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.unblockFromL1Cache.m_buf_msgs     0.001519                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.fullyBusyCycles          10473                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::samples        38905                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::mean   165.547333                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::gmean   157.043346                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::stdev    50.264477                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::0-63         1138      2.93%      2.93% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::64-127         9129     23.46%     26.39% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::128-191        16836     43.27%     69.66% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::192-255        10302     26.48%     96.14% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::256-319         1485      3.82%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::320-383           15      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::total        38905                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_hits      2056337                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_misses        18615                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_accesses      2074952                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_hits       610239                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_misses         2196                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_accesses       612435                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.mandatoryQueue.m_msg_count      2687387                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.mandatoryQueue.m_buf_msgs     0.220472                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.mandatoryQueue.m_stall_time      5062500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.mandatoryQueue.m_stall_count           11                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl13.mandatoryQueue.m_avg_stall_time     1.883800                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl13.requestFromL1Cache.m_msg_count        38905                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestFromL1Cache.m_buf_msgs     0.016510                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.requestFromL1Cache.m_stall_time     62096000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.requestFromL1Cache.m_avg_stall_time  1596.093047                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.responseToL1Cache.m_msg_count        38905                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseToL1Cache.m_buf_msgs     0.003180                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.unblockFromL1Cache.m_msg_count        18601                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.unblockFromL1Cache.m_buf_msgs     0.001520                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.fullyBusyCycles          10470                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::samples        38891                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::mean   165.807565                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::gmean   157.354073                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::stdev    50.241417                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::0-63         1078      2.77%      2.77% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::64-127         9110     23.42%     26.20% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::128-191        16849     43.32%     69.52% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::192-255        10293     26.47%     95.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::256-319         1540      3.96%     99.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::320-383           20      0.05%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::total        38891                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_hits      2056513                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_misses        18607                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_accesses      2075120                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_hits       610094                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_misses         2200                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_accesses       612294                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.mandatoryQueue.m_msg_count      2687414                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.mandatoryQueue.m_buf_msgs     0.220486                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.mandatoryQueue.m_stall_time      5129500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.mandatoryQueue.m_stall_count           11                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl14.mandatoryQueue.m_avg_stall_time     1.908712                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl14.requestFromL1Cache.m_msg_count        38891                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestFromL1Cache.m_buf_msgs     0.016359                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.requestFromL1Cache.m_stall_time     61187500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.requestFromL1Cache.m_avg_stall_time  1573.307449                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.responseToL1Cache.m_msg_count        38891                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseToL1Cache.m_buf_msgs     0.003179                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.unblockFromL1Cache.m_msg_count        18591                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.unblockFromL1Cache.m_buf_msgs     0.001519                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.fullyBusyCycles          10488                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::samples        38915                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::mean   181.017294                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::gmean   171.121844                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::stdev    56.339388                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::0-63         1081      2.78%      2.78% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::64-127         6804     17.48%     20.26% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::128-191        14340     36.85%     57.11% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::192-255        12569     32.30%     89.41% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::256-319         4065     10.45%     99.86% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::320-383           54      0.14%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::384-447            2      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::total        38915                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_hits      2056766                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_misses        18618                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_accesses      2075384                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_hits       610296                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_misses         2202                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_accesses       612498                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.mandatoryQueue.m_msg_count      2687882                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.mandatoryQueue.m_buf_msgs     0.220563                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.mandatoryQueue.m_stall_time      5367000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.mandatoryQueue.m_stall_count           10                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl15.mandatoryQueue.m_avg_stall_time     1.996739                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl15.requestFromL1Cache.m_msg_count        38916                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.requestFromL1Cache.m_buf_msgs     0.016369                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.requestFromL1Cache.m_stall_time     61224500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.requestFromL1Cache.m_avg_stall_time  1573.247507                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.responseToL1Cache.m_msg_count        38915                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseToL1Cache.m_buf_msgs     0.003181                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.unblockFromL1Cache.m_msg_count        18603                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.unblockFromL1Cache.m_buf_msgs     0.001520                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.fullyBusyCycles           10546                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::samples        38928                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::mean   165.205944                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::gmean   156.686728                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::stdev    50.313555                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::0-63         1144      2.94%      2.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::64-127         9258     23.78%     26.72% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::128-191        16835     43.25%     69.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::192-255        10166     26.11%     96.08% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::256-319         1510      3.88%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::320-383           15      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::total        38928                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_hits      2056866                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_misses        18617                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_accesses      2075483                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_hits       610490                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_misses         2213                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_accesses       612703                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.mandatoryQueue.m_msg_count      2688186                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_buf_msgs     0.220559                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_time      5194500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_count           11                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_avg_stall_time     1.932344                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl2.requestFromL1Cache.m_msg_count        38928                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL1Cache.m_buf_msgs     0.016250                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestFromL1Cache.m_stall_time     60480000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.requestFromL1Cache.m_avg_stall_time  1553.637485                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.responseToL1Cache.m_msg_count        38928                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL1Cache.m_buf_msgs     0.003182                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_msg_count        18604                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_buf_msgs     0.001521                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.fullyBusyCycles           10539                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::samples        38936                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::mean   180.334318                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::gmean   170.332079                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::stdev    56.498455                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::0-63         1135      2.92%      2.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::64-127         6894     17.71%     20.62% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::128-191        14313     36.76%     57.38% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::192-255        12500     32.10%     89.49% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::256-319         4037     10.37%     99.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::320-383           53      0.14%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::384-447            4      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::total        38936                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_hits      2056782                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_misses        18624                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_accesses      2075406                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_hits       610248                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_misses         2211                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_accesses       612459                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.mandatoryQueue.m_msg_count      2687865                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_buf_msgs     0.220577                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_time      5461000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_count           11                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_avg_stall_time     2.031724                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl3.requestFromL1Cache.m_msg_count        38936                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL1Cache.m_buf_msgs     0.016428                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestFromL1Cache.m_stall_time     61565000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.requestFromL1Cache.m_avg_stall_time  1581.184508                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.responseToL1Cache.m_msg_count        38936                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL1Cache.m_buf_msgs     0.003182                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_msg_count        18608                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_buf_msgs     0.001521                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.fullyBusyCycles           10511                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::samples        38921                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::mean   165.088641                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::gmean   156.627480                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::stdev    50.133468                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::0-63         1130      2.90%      2.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::64-127         9200     23.64%     26.54% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::128-191        16915     43.46%     70.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::192-255        10223     26.27%     96.27% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::256-319         1433      3.68%     99.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::320-383           19      0.05%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::448-511            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::total        38921                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_hits      2056469                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_misses        18617                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_accesses      2075086                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_hits       610377                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_misses         2206                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_accesses       612583                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.mandatoryQueue.m_msg_count      2687669                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.mandatoryQueue.m_buf_msgs     0.220518                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.mandatoryQueue.m_stall_time      5201500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.mandatoryQueue.m_stall_count           13                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl4.mandatoryQueue.m_avg_stall_time     1.935320                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl4.requestFromL1Cache.m_msg_count        38921                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestFromL1Cache.m_buf_msgs     0.016095                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.requestFromL1Cache.m_stall_time     59539000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.requestFromL1Cache.m_avg_stall_time  1529.739729                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.responseToL1Cache.m_msg_count        38921                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseToL1Cache.m_buf_msgs     0.003181                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.unblockFromL1Cache.m_msg_count        18604                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.unblockFromL1Cache.m_buf_msgs     0.001521                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.fullyBusyCycles           10533                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::samples        38907                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::mean   150.481173                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::gmean   143.728496                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::stdev    43.161900                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::0-63         1122      2.88%      2.88% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::64-127        12572     32.31%     35.20% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::128-191        18397     47.28%     82.48% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::192-255         6656     17.11%     99.59% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::256-319          152      0.39%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::320-383            7      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::total        38907                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_hits      2056592                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_misses        18607                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_accesses      2075199                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_hits       610310                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_misses         2212                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_accesses       612522                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.mandatoryQueue.m_msg_count      2687721                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.mandatoryQueue.m_buf_msgs     0.220464                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.mandatoryQueue.m_stall_time      4841500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.mandatoryQueue.m_stall_count           11                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl5.mandatoryQueue.m_avg_stall_time     1.801340                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl5.requestFromL1Cache.m_msg_count        38907                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestFromL1Cache.m_buf_msgs     0.016522                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.requestFromL1Cache.m_stall_time     62165000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.requestFromL1Cache.m_avg_stall_time  1597.784460                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.responseToL1Cache.m_msg_count        38907                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseToL1Cache.m_buf_msgs     0.003180                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.unblockFromL1Cache.m_msg_count        18594                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.unblockFromL1Cache.m_buf_msgs     0.001520                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.fullyBusyCycles           10522                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::samples        38912                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::mean   150.495426                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::gmean   143.728082                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::stdev    43.144407                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::0-63         1144      2.94%      2.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::64-127        12478     32.07%     35.01% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::128-191        18421     47.34%     82.35% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::192-255         6734     17.31%     99.65% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::256-319          127      0.33%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::320-383            7      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::total        38912                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_hits      2056618                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_misses        18615                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_accesses      2075233                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_hits       610209                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_misses         2205                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_accesses       612414                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.mandatoryQueue.m_msg_count      2687647                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.mandatoryQueue.m_buf_msgs     0.220471                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.mandatoryQueue.m_stall_time      4924000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.mandatoryQueue.m_stall_count           10                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl6.mandatoryQueue.m_avg_stall_time     1.832086                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl6.requestFromL1Cache.m_msg_count        38912                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestFromL1Cache.m_buf_msgs     0.016280                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.requestFromL1Cache.m_stall_time     60679500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.requestFromL1Cache.m_avg_stall_time  1559.403269                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.responseToL1Cache.m_msg_count        38912                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseToL1Cache.m_buf_msgs     0.003180                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.unblockFromL1Cache.m_msg_count        18599                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.unblockFromL1Cache.m_buf_msgs     0.001520                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.fullyBusyCycles           10512                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::samples        38926                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::mean   165.606407                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::gmean   157.165607                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::stdev    50.102853                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::0-63         1100      2.83%      2.83% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::64-127         9129     23.45%     26.28% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::128-191        16899     43.41%     69.69% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::192-255        10327     26.53%     96.22% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::256-319         1454      3.74%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::320-383           15      0.04%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::384-447            2      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::total        38926                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_hits      2056792                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_misses        18616                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_accesses      2075408                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_hits       610278                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_misses         2219                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_accesses       612497                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.mandatoryQueue.m_msg_count      2687905                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.mandatoryQueue.m_buf_msgs     0.220511                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.mandatoryQueue.m_stall_time      5040000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.mandatoryQueue.m_stall_count            9                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl7.mandatoryQueue.m_avg_stall_time     1.875066                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl7.requestFromL1Cache.m_msg_count        38926                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestFromL1Cache.m_buf_msgs     0.016562                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.requestFromL1Cache.m_stall_time     62393500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.requestFromL1Cache.m_avg_stall_time  1602.874685                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.responseToL1Cache.m_msg_count        38926                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseToL1Cache.m_buf_msgs     0.003181                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.unblockFromL1Cache.m_msg_count        18598                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.unblockFromL1Cache.m_buf_msgs     0.001520                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.fullyBusyCycles           10481                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::samples        38909                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::mean   165.105066                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::gmean   156.622658                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::stdev    50.175720                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::0-63         1137      2.92%      2.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::64-127         9247     23.77%     26.69% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::128-191        16858     43.33%     70.01% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::192-255        10191     26.19%     96.21% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::256-319         1464      3.76%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::320-383           11      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::448-511            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::total        38909                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_hits      2056254                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_misses        18612                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_accesses      2074866                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_hits       610100                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_misses         2204                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_accesses       612304                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.mandatoryQueue.m_msg_count      2687170                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.mandatoryQueue.m_buf_msgs     0.220465                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.mandatoryQueue.m_stall_time      5123000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.mandatoryQueue.m_stall_count           12                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl8.mandatoryQueue.m_avg_stall_time     1.906467                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl8.requestFromL1Cache.m_msg_count        38909                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestFromL1Cache.m_buf_msgs     0.016031                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.requestFromL1Cache.m_stall_time     59164000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.requestFromL1Cache.m_avg_stall_time  1520.573646                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.responseToL1Cache.m_msg_count        38909                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseToL1Cache.m_buf_msgs     0.003180                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.unblockFromL1Cache.m_msg_count        18599                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.unblockFromL1Cache.m_buf_msgs     0.001520                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.fullyBusyCycles           10492                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::samples        38915                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::mean   150.595066                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::gmean   143.776802                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::stdev    43.347181                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::0-63         1156      2.97%      2.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::64-127        12452     32.00%     34.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::128-191        18388     47.25%     82.22% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::192-255         6767     17.39%     99.61% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::256-319          145      0.37%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::320-383            5      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::448-511            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::total        38915                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_hits      2056398                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_misses        18616                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_accesses      2075014                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_hits       610304                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_misses         2205                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_accesses       612509                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.mandatoryQueue.m_msg_count      2687523                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.mandatoryQueue.m_buf_msgs     0.220440                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.mandatoryQueue.m_stall_time      4795500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.mandatoryQueue.m_stall_count           10                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl9.mandatoryQueue.m_avg_stall_time     1.784357                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl9.requestFromL1Cache.m_msg_count        38915                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestFromL1Cache.m_buf_msgs     0.016333                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.requestFromL1Cache.m_stall_time     61004000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.requestFromL1Cache.m_avg_stall_time  1567.621740                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.responseToL1Cache.m_msg_count        38915                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseToL1Cache.m_buf_msgs     0.003181                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.unblockFromL1Cache.m_msg_count        18601                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.unblockFromL1Cache.m_buf_msgs     0.001520                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.delayHistogram::samples        71691                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::mean   171.205814                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::gmean   157.618523                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::stdev    71.534795                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::0-127        21199     29.57%     29.57% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::128-255        44222     61.68%     91.25% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::256-383         4200      5.86%     97.11% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::384-511         2036      2.84%     99.95% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::512-639           31      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::640-767            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::total        71691                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_msg_count        12369                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_buf_msgs     0.002024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_stall_time        12000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_avg_stall_time     0.970167                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count           23                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count        40254                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.003290                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L2cache.m_demand_hits         9313                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses        12369                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses        21682                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count        40254                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     0.005204                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseFromL2Cache.m_stall_time      7050500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_avg_stall_time   175.150296                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count        12369                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.001011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.unblockToL2Cache.m_msg_count        19068                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.unblockToL2Cache.m_buf_msgs     0.001558                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.delayHistogram::samples        69040                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::mean   155.105127                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::gmean   143.615922                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::stdev    64.721180                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::0-127        26808     38.83%     38.83% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::128-255        38362     55.56%     94.39% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::256-383         2369      3.43%     97.83% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::384-511         1491      2.16%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::512-639           10      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::total        69040                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.DirRequestFromL2Cache.m_msg_count        12206                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.DirRequestFromL2Cache.m_buf_msgs     0.001995                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.DirRequestFromL2Cache.m_stall_time         1000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl1.DirRequestFromL2Cache.m_avg_stall_time     0.081927                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_msg_count        38518                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_buf_msgs     0.003148                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.L2cache.m_demand_hits         8492                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl1.L2cache.m_demand_misses        12206                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl1.L2cache.m_demand_accesses        20698                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl1.responseFromL2Cache.m_msg_count        38518                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.responseFromL2Cache.m_buf_msgs     0.004680                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.responseFromL2Cache.m_stall_time      5126500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl1.responseFromL2Cache.m_avg_stall_time   133.093619                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl1.responseToL2Cache.m_msg_count        12206                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.responseToL2Cache.m_buf_msgs     0.000998                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.unblockToL2Cache.m_msg_count        18316                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.unblockToL2Cache.m_buf_msgs     0.001497                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.delayHistogram::samples        70767                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::mean   139.846680                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::gmean   130.145175                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::stdev    59.757617                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::0-127        37862     53.50%     53.50% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::128-255        29777     42.08%     95.58% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::256-383         2106      2.98%     98.56% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::384-511         1001      1.41%     99.97% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::512-639           14      0.02%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::640-767            7      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::total        70767                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.DirRequestFromL2Cache.m_msg_count        11893                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.DirRequestFromL2Cache.m_buf_msgs     0.001944                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.DirRequestFromL2Cache.m_stall_time         1500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl10.DirRequestFromL2Cache.m_avg_stall_time     0.126125                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl10.L1RequestToL2Cache.m_msg_count        39792                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.L1RequestToL2Cache.m_buf_msgs     0.003252                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.L2cache.m_demand_hits         9329                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl10.L2cache.m_demand_misses        11893                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl10.L2cache.m_demand_accesses        21222                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl10.responseFromL2Cache.m_msg_count        39792                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.responseFromL2Cache.m_buf_msgs     0.005151                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.responseFromL2Cache.m_stall_time      6950000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl10.responseFromL2Cache.m_avg_stall_time   174.658223                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl10.responseToL2Cache.m_msg_count        11893                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.responseToL2Cache.m_buf_msgs     0.000972                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.unblockToL2Cache.m_msg_count        19082                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.unblockToL2Cache.m_buf_msgs     0.001560                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.delayHistogram::samples        67263                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::mean   155.957688                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::gmean   144.163085                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::stdev    65.721873                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::0-127        26170     38.91%     38.91% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::128-255        37088     55.14%     94.05% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::256-383         2569      3.82%     97.87% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::384-511         1412      2.10%     99.96% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::512-639           12      0.02%     99.98% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::640-767           12      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::total        67263                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.DirRequestFromL2Cache.m_msg_count        11865                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.DirRequestFromL2Cache.m_buf_msgs     0.001941                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.DirRequestFromL2Cache.m_stall_time         8000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl11.DirRequestFromL2Cache.m_avg_stall_time     0.674252                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl11.L1RequestToL2Cache.m_msg_count        37471                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.L1RequestToL2Cache.m_buf_msgs     0.003063                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.L2cache.m_demand_hits         8189                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl11.L2cache.m_demand_misses        11865                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl11.L2cache.m_demand_accesses        20054                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl11.responseFromL2Cache.m_msg_count        37469                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.responseFromL2Cache.m_buf_msgs     0.004441                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.responseFromL2Cache.m_stall_time      4338500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl11.responseFromL2Cache.m_avg_stall_time   115.789052                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl11.responseToL2Cache.m_msg_count        11863                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.responseToL2Cache.m_buf_msgs     0.000970                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.unblockToL2Cache.m_msg_count        17929                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.unblockToL2Cache.m_buf_msgs     0.001465                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.delayHistogram::samples        69283                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::mean   171.324798                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::gmean   158.049220                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::stdev    70.153673                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::0-127        20187     29.14%     29.14% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::128-255        43120     62.24%     91.37% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::256-383         4156      6.00%     97.37% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::384-511         1808      2.61%     99.98% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::512-639           11      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::640-767            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::total        69283                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.DirRequestFromL2Cache.m_msg_count        12407                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.DirRequestFromL2Cache.m_buf_msgs     0.002028                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.DirRequestFromL2Cache.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl12.DirRequestFromL2Cache.m_avg_stall_time     0.040300                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl12.L1RequestToL2Cache.m_msg_count        38555                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.L1RequestToL2Cache.m_buf_msgs     0.003151                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.L2cache.m_demand_hits         8339                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl12.L2cache.m_demand_misses        12407                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl12.L2cache.m_demand_accesses        20746                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl12.responseFromL2Cache.m_msg_count        38555                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.responseFromL2Cache.m_buf_msgs     0.004580                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.responseFromL2Cache.m_stall_time      4571500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl12.responseFromL2Cache.m_avg_stall_time   118.570873                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl12.responseToL2Cache.m_msg_count        12407                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.responseToL2Cache.m_buf_msgs     0.001014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.unblockToL2Cache.m_msg_count        18321                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.unblockToL2Cache.m_buf_msgs     0.001497                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.delayHistogram::samples        70536                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::mean   154.657735                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::gmean   143.327871                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::stdev    63.964353                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::0-127        27586     39.11%     39.11% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::128-255        39220     55.60%     94.71% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::256-383         2290      3.25%     97.96% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::384-511         1432      2.03%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::512-639            7      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::640-767            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::total        70536                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_msg_count        12158                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_buf_msgs     0.001988                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_stall_time         1500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_avg_stall_time     0.123376                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl13.L1RequestToL2Cache.m_msg_count        39519                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.L1RequestToL2Cache.m_buf_msgs     0.003230                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.L2cache.m_demand_hits         9014                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl13.L2cache.m_demand_misses        12158                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl13.L2cache.m_demand_accesses        21172                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl13.responseFromL2Cache.m_msg_count        39519                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.responseFromL2Cache.m_buf_msgs     0.005189                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.responseFromL2Cache.m_stall_time      7476500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl13.responseFromL2Cache.m_avg_stall_time   189.187479                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl13.responseToL2Cache.m_msg_count        12158                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.responseToL2Cache.m_buf_msgs     0.000994                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.unblockToL2Cache.m_msg_count        18859                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.unblockToL2Cache.m_buf_msgs     0.001541                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.delayHistogram::samples        67530                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::mean   155.340441                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::gmean   143.833652                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::stdev    64.690069                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::0-127        26221     38.83%     38.83% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::128-255        37571     55.64%     94.46% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::256-383         2316      3.43%     97.89% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::384-511         1409      2.09%     99.98% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::512-639           11      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::640-767            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::total        67530                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.DirRequestFromL2Cache.m_msg_count        12218                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.DirRequestFromL2Cache.m_buf_msgs     0.001997                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.L1RequestToL2Cache.m_msg_count        37450                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.L1RequestToL2Cache.m_buf_msgs     0.003061                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.L2cache.m_demand_hits         7882                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl14.L2cache.m_demand_misses        12218                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl14.L2cache.m_demand_accesses        20100                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl14.responseFromL2Cache.m_msg_count        37450                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.responseFromL2Cache.m_buf_msgs     0.004388                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.responseFromL2Cache.m_stall_time      4178500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl14.responseFromL2Cache.m_avg_stall_time   111.575434                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl14.responseToL2Cache.m_msg_count        12218                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.responseToL2Cache.m_buf_msgs     0.000999                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.unblockToL2Cache.m_msg_count        17862                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.unblockToL2Cache.m_buf_msgs     0.001460                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.delayHistogram::samples        67428                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::mean   171.494883                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::gmean   158.009183                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::stdev    71.102329                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::0-127        19839     29.42%     29.42% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::128-255        41715     61.87%     91.29% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::256-383         3989      5.92%     97.20% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::384-511         1860      2.76%     99.96% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::512-639           22      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::640-767            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::total        67428                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.DirRequestFromL2Cache.m_msg_count        12003                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.DirRequestFromL2Cache.m_buf_msgs     0.001963                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.DirRequestFromL2Cache.m_stall_time         3500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl15.DirRequestFromL2Cache.m_avg_stall_time     0.291594                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl15.L1RequestFromL2Cache.m_msg_count           16                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.L1RequestFromL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.L1RequestToL2Cache.m_msg_count        37546                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.L1RequestToL2Cache.m_buf_msgs     0.003069                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.L2cache.m_demand_hits         8176                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl15.L2cache.m_demand_misses        12003                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl15.L2cache.m_demand_accesses        20179                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl15.responseFromL2Cache.m_msg_count        37546                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.responseFromL2Cache.m_buf_msgs     0.004627                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.responseFromL2Cache.m_stall_time      5447000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl15.responseFromL2Cache.m_avg_stall_time   145.075374                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl15.responseToL2Cache.m_msg_count        12003                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.responseToL2Cache.m_buf_msgs     0.000981                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.unblockToL2Cache.m_msg_count        17879                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.unblockToL2Cache.m_buf_msgs     0.001461                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.delayHistogram::samples        71185                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::mean   155.557449                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::gmean   143.933533                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::stdev    65.201070                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::0-127        27664     38.86%     38.86% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::128-255        39405     55.36%     94.22% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::256-383         2544      3.57%     97.79% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::384-511         1563      2.20%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::512-639            6      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::640-767            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::total        71185                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_msg_count        12415                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_buf_msgs     0.002033                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_stall_time        22000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_avg_stall_time     1.772050                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_msg_count        39853                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_buf_msgs     0.003257                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.L2cache.m_demand_hits         9017                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl2.L2cache.m_demand_misses        12415                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl2.L2cache.m_demand_accesses        21432                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl2.responseFromL2Cache.m_msg_count        39853                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.responseFromL2Cache.m_buf_msgs     0.005134                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.responseFromL2Cache.m_stall_time      6975500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl2.responseFromL2Cache.m_avg_stall_time   175.030738                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl2.responseToL2Cache.m_msg_count        12415                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.responseToL2Cache.m_buf_msgs     0.001015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.unblockToL2Cache.m_msg_count        18917                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.unblockToL2Cache.m_buf_msgs     0.001546                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.delayHistogram::samples        69982                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::mean   170.299334                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::gmean   157.089714                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::stdev    69.881412                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::0-127        20805     29.73%     29.73% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::128-255        43367     61.97%     91.70% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::256-383         3990      5.70%     97.40% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::384-511         1806      2.58%     99.98% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::512-639           13      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::640-767            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::total        69982                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.DirRequestFromL2Cache.m_msg_count        12116                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.DirRequestFromL2Cache.m_buf_msgs     0.001981                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_msg_count        39181                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_buf_msgs     0.003202                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.L2cache.m_demand_hits         8876                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl3.L2cache.m_demand_misses        12116                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl3.L2cache.m_demand_accesses        20992                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl3.responseFromL2Cache.m_msg_count        39181                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.responseFromL2Cache.m_buf_msgs     0.004828                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.responseFromL2Cache.m_stall_time      5507500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl3.responseFromL2Cache.m_avg_stall_time   140.565580                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl3.responseToL2Cache.m_msg_count        12116                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.responseToL2Cache.m_buf_msgs     0.000990                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.unblockToL2Cache.m_msg_count        18685                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.unblockToL2Cache.m_buf_msgs     0.001527                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.delayHistogram::samples        69572                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::mean   156.374274                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::gmean   144.424344                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::stdev    66.312956                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::0-127        26986     38.79%     38.79% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::128-255        38302     55.05%     93.84% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::256-383         2679      3.85%     97.69% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::384-511         1600      2.30%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::512-639            5      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::total        69572                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.DirRequestFromL2Cache.m_msg_count        11861                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.DirRequestFromL2Cache.m_buf_msgs     0.001939                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.DirRequestFromL2Cache.m_stall_time         3000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl4.DirRequestFromL2Cache.m_avg_stall_time     0.252930                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl4.L1RequestToL2Cache.m_msg_count        38999                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.L1RequestToL2Cache.m_buf_msgs     0.003187                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.L2cache.m_demand_hits         8938                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl4.L2cache.m_demand_misses        11861                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl4.L2cache.m_demand_accesses        20799                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl4.responseFromL2Cache.m_msg_count        38999                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.responseFromL2Cache.m_buf_msgs     0.004984                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.responseFromL2Cache.m_stall_time      6524000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl4.responseFromL2Cache.m_avg_stall_time   167.286341                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl4.responseToL2Cache.m_msg_count        11861                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.responseToL2Cache.m_buf_msgs     0.000969                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.unblockToL2Cache.m_msg_count        18712                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.unblockToL2Cache.m_buf_msgs     0.001529                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.delayHistogram::samples        69518                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::mean   140.382822                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::gmean   130.681884                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::stdev    59.550614                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::0-127        36810     52.95%     52.95% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::128-255        29610     42.59%     95.54% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::256-383         2114      3.04%     98.58% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::384-511          977      1.41%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::512-639            7      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::total        69518                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.DirRequestFromL2Cache.m_msg_count        11898                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.DirRequestFromL2Cache.m_buf_msgs     0.001945                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.L1RequestToL2Cache.m_msg_count        38948                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.L1RequestToL2Cache.m_buf_msgs     0.003183                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.L2cache.m_demand_hits         8874                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl5.L2cache.m_demand_misses        11898                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl5.L2cache.m_demand_accesses        20772                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl5.responseFromL2Cache.m_msg_count        38948                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.responseFromL2Cache.m_buf_msgs     0.004846                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.responseFromL2Cache.m_stall_time      5733000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl5.responseFromL2Cache.m_avg_stall_time   147.196262                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl5.responseToL2Cache.m_msg_count        11898                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.responseToL2Cache.m_buf_msgs     0.000972                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.unblockToL2Cache.m_msg_count        18672                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.unblockToL2Cache.m_buf_msgs     0.001526                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.delayHistogram::samples        70803                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::mean   139.603760                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::gmean   130.127633                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::stdev    58.476032                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::0-127        37702     53.25%     53.25% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::128-255        30146     42.58%     95.83% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::256-383         2017      2.85%     98.68% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::384-511          936      1.32%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::512-639            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::640-767            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::total        70803                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.DirRequestFromL2Cache.m_msg_count        12055                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.DirRequestFromL2Cache.m_buf_msgs     0.001971                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.L1RequestToL2Cache.m_msg_count        39682                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.L1RequestToL2Cache.m_buf_msgs     0.003243                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.L2cache.m_demand_hits         9066                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl6.L2cache.m_demand_misses        12055                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl6.L2cache.m_demand_accesses        21121                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl6.responseFromL2Cache.m_msg_count        39682                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.responseFromL2Cache.m_buf_msgs     0.005071                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.responseFromL2Cache.m_stall_time      6647500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl6.responseFromL2Cache.m_avg_stall_time   167.519278                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl6.responseToL2Cache.m_msg_count        12055                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.responseToL2Cache.m_buf_msgs     0.000985                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.unblockToL2Cache.m_msg_count        19066                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.unblockToL2Cache.m_buf_msgs     0.001558                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.delayHistogram::samples        67988                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::mean   156.530329                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::gmean   144.497696                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::stdev    66.696077                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::0-127        26406     38.84%     38.84% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::128-255        37416     55.03%     93.87% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::256-383         2588      3.81%     97.68% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::384-511         1555      2.29%     99.97% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::512-639           21      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::640-767            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::768-895            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::total        67988                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.DirRequestFromL2Cache.m_msg_count        11805                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.DirRequestFromL2Cache.m_buf_msgs     0.001930                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.L1RequestToL2Cache.m_msg_count        37956                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.L1RequestToL2Cache.m_buf_msgs     0.003102                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.L2cache.m_demand_hits         8436                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl7.L2cache.m_demand_misses        11805                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl7.L2cache.m_demand_accesses        20241                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl7.responseFromL2Cache.m_msg_count        37956                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.responseFromL2Cache.m_buf_msgs     0.004675                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.responseFromL2Cache.m_stall_time      5401500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl7.responseFromL2Cache.m_avg_stall_time   142.309516                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl7.responseToL2Cache.m_msg_count        11805                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.responseToL2Cache.m_buf_msgs     0.000965                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.unblockToL2Cache.m_msg_count        18227                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.unblockToL2Cache.m_buf_msgs     0.001490                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.delayHistogram::samples        69799                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::mean   155.998467                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::gmean   144.124613                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::stdev    65.985088                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::0-127        27257     39.05%     39.05% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::128-255        38314     54.89%     93.94% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::256-383         2679      3.84%     97.78% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::384-511         1533      2.20%     99.98% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::512-639           13      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::640-767            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::total        69799                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.DirRequestFromL2Cache.m_msg_count        12080                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.DirRequestFromL2Cache.m_buf_msgs     0.001975                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.DirRequestFromL2Cache.m_stall_time         3500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl8.DirRequestFromL2Cache.m_avg_stall_time     0.289735                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl8.L1RequestToL2Cache.m_msg_count        38939                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.L1RequestToL2Cache.m_buf_msgs     0.003183                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.L2cache.m_demand_hits         8591                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl8.L2cache.m_demand_misses        12080                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl8.L2cache.m_demand_accesses        20671                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl8.responseFromL2Cache.m_msg_count        38939                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.responseFromL2Cache.m_buf_msgs     0.004880                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.responseFromL2Cache.m_stall_time      6088500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl8.responseFromL2Cache.m_avg_stall_time   156.359948                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl8.responseToL2Cache.m_msg_count        12080                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.responseToL2Cache.m_buf_msgs     0.000987                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.unblockToL2Cache.m_msg_count        18780                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.unblockToL2Cache.m_buf_msgs     0.001535                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.delayHistogram::samples        71346                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::mean   139.823718                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::gmean   130.326895                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::stdev    58.737507                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::0-127        37852     53.05%     53.05% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::128-255        30546     42.81%     95.87% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::256-383         1952      2.74%     98.60% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::384-511          990      1.39%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::512-639            6      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::total        71346                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.DirRequestFromL2Cache.m_msg_count        12093                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.DirRequestFromL2Cache.m_buf_msgs     0.001977                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.L1RequestToL2Cache.m_msg_count        40017                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.L1RequestToL2Cache.m_buf_msgs     0.003271                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.L2cache.m_demand_hits         9198                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl9.L2cache.m_demand_misses        12093                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl9.L2cache.m_demand_accesses        21291                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl9.responseFromL2Cache.m_msg_count        40017                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.responseFromL2Cache.m_buf_msgs     0.005409                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.responseFromL2Cache.m_stall_time      8484500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl9.responseFromL2Cache.m_avg_stall_time   212.022390                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl9.responseToL2Cache.m_msg_count        12093                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.responseToL2Cache.m_buf_msgs     0.000988                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.unblockToL2Cache.m_msg_count        19236                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.unblockToL2Cache.m_buf_msgs     0.001572                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs10.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs11.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs12.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs13.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs14.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs15.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs16.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs17.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs18.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs19.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs20.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs21.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs22.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs23.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs24.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs25.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs26.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs27.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs28.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs29.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs30.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs31.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs32.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs33.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs34.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs35.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs36.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs37.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs38.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs39.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs40.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs41.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs42.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs43.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs44.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs45.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs46.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs47.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers10.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers11.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers12.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers13.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers14.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers15.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers9.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED   6117571000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.ruby.network.average_flit_latency 74539.156772                       (Unspecified)
system.ruby.network.average_flit_network_latency 73449.918757                       (Unspecified)
system.ruby.network.average_flit_queueing_latency  1089.238015                       (Unspecified)
system.ruby.network.average_flit_vnet_latency |80192.935883                       |71905.161506                       |65951.208121                       (Unspecified)
system.ruby.network.average_flit_vqueue_latency | 2188.104265                       |  773.061476                       |         500                       (Unspecified)
system.ruby.network.average_hops             2.479118                       (Unspecified)
system.ruby.network.average_packet_latency 78401.121331                       (Unspecified)
system.ruby.network.average_packet_network_latency 77093.356738                       (Unspecified)
system.ruby.network.average_packet_queueing_latency  1307.764593                       (Unspecified)
system.ruby.network.average_packet_vnet_latency |73181.402022                       |85068.495610                       |65951.208121                       (Unspecified)
system.ruby.network.average_packet_vqueue_latency | 2191.465481                       |  718.625248                       |         500                       (Unspecified)
system.ruby.network.avg_link_utilization     1.545127                       (Unspecified)
system.ruby.network.avg_vc_load          |    0.175681     11.37%     11.37% |    0.108006      6.99%     18.36% |    0.048233      3.12%     21.48% |    0.034868      2.26%     23.74% |    0.545349     35.29%     59.03% |    0.314721     20.37%     79.40% |    0.128721      8.33%     87.73% |    0.080181      5.19%     92.92% |    0.081152      5.25%     98.17% |    0.015316      0.99%     99.17% |    0.006776      0.44%     99.60% |    0.006125      0.40%    100.00% (Unspecified)
system.ruby.network.avg_vc_load::total       1.545127                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n0         4675                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n1         4450                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n10         4061                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n11         4408                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n12         4250                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n13         4273                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n14         4213                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n15         4219                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n2         4445                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n3         4499                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n4         4312                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n5         4448                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n6         4832                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n7         4521                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n8         4318                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n9         4006                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n0         4623                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n1         4514                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n10         4633                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n11         3812                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n12         4203                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n13         4358                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n14         4164                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n15         4220                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n2         4552                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n3         4362                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n4         4407                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n5         4271                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n6         4730                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n7         4671                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n8         3851                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n9         4372                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n0         4055                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n1         4445                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n10         4608                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n11         4306                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n12         4679                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n13         4645                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n14         4111                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n15         4174                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n2         4370                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n3         3866                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n4         4324                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n5         4366                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n6         4371                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n7         4261                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n8         4264                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n9         4550                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n0         4649                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n1         3917                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n10         4524                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n11         4435                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n12         4578                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n13         4776                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n14         4172                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n15         4150                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n2         3898                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n3         4279                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n4         4365                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n5         4253                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n6         4368                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n7         4202                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n8         4479                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n9         4373                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n0         4460                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n1         4325                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n10         4859                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n11         4522                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n12         4516                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n13         4536                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n14         4138                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n15         4316                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n2         4382                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n3         4394                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n4         4336                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n5         3846                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n6         4009                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n7         4452                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n8         4334                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n9         4454                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n0         4388                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n1         4283                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n10         4771                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n11         4613                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n12         4413                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n13         4621                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n14         4255                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n15         4171                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n2         4483                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n3         4256                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n4         3861                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n5         4343                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n6         4604                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n7         3849                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n8         4352                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n9         4401                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n0         4395                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n1         4352                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n10         4307                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n11         4194                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n12         4252                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n13         4463                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n14         4437                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n15         4355                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n2         4362                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n3         4305                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n4         3966                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n5         4520                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n6         4429                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n7         3810                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n8         4722                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n9         4831                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n0         4478                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n1         4167                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n10         4412                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n11         4109                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n12         4373                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n13         4390                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n14         4365                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n15         4466                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n2         4304                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n3         4291                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n4         4544                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n5         3986                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n6         3958                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n7         4184                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n8         4634                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n9         4861                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n0         4481                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n1         4399                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n10         4398                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n11         3717                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n12         4330                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n13         4365                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n14         4150                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n15         4201                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n2         4625                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n3         4576                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n4         4818                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n5         4685                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n6         4389                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n7         4289                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n8         3923                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n9         4601                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n0         4574                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n1         4308                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n10         3912                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n11         4162                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n12         4282                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n13         4402                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n14         4138                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n15         4230                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n2         4593                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n3         4585                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n4         4681                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n5         4763                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n6         4387                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n7         4129                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n8         4514                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n9         4000                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n0         4299                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n1         4301                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n10         4428                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n11         4175                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n12         4251                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n13         3886                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n14         3784                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n15         4385                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n2         4788                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n3         4659                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n4         4536                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n5         4473                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n6         4401                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n7         4366                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n8         4329                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n9         4325                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n0         4439                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n1         4169                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n10         4434                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n11         4179                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n12         3795                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n13         4320                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n14         4341                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n15         3839                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n2         4707                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n3         4746                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n4         4492                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n5         4507                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n6         4525                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n7         4198                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n8         4313                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n9         4395                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n0         4861                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n1         4592                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n10         4405                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n11         4180                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n12         3907                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n13         4550                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n14         4157                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n15         3711                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n2         4330                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n3         4390                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n4         4265                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n5         4493                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n6         4567                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n7         4401                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n8         4353                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n9         4404                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n0         4761                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n1         4732                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n10         4304                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n11         4079                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n12         4437                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n13         3983                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n14         3714                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n15         4169                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n2         4454                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n3         4307                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n4         4443                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n5         4282                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n6         4538                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n7         4387                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n8         4379                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n9         4360                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n0         4423                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n1         3781                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n10         4369                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n11         4293                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n12         4189                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n13         4383                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n14         4601                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n15         4520                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n2         3981                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n3         4547                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n4         4305                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n5         4361                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n6         4468                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n7         4253                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n8         4524                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n9         4590                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n0         3961                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n1         4278                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n10         4538                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n11         4171                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n12         4292                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n13         4273                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n14         4466                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n15         4585                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n2         4604                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n3         3955                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n4         4334                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n5         4337                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n6         4415                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n7         4270                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n8         4475                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n9         4655                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n0         3479                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n1         3427                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n10         2868                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n11         3455                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n12         3268                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n13         3197                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n14         3206                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n15         3290                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n2         3281                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n3         3379                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n4         3105                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n5         3248                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n6         3675                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n7         3570                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n8         3231                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n9         2775                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n0         3307                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n1         3369                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n10         3304                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n11         2770                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n12         3181                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n13         3135                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n14         3206                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n15         3019                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n2         3254                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n3         3162                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n4         3156                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n5         3026                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n6         3449                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n7         3587                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n8         2637                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n9         3133                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n0         2867                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n1         3438                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n10         3415                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n11         3332                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n12         3668                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n13         3579                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n14         3117                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n15         3222                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n2         3204                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n3         2718                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n4         3234                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n5         3241                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n6         3212                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n7         3112                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n8         3177                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n9         3345                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n0         3286                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n1         2690                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n10         3186                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n11         3314                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n12         3399                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n13         3491                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n14         3074                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n15         2988                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n2         2598                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n3         3044                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n4         3053                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n5         3059                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n6         3061                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n7         2961                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n8         3171                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n9         3049                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n0         3105                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n1         3058                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n10         3536                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n11         3432                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n12         3372                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n13         3269                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n14         3108                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n15         3227                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n2         3186                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n3         3136                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n4         3105                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n5         2651                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n6         2762                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n7         3291                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n8         3044                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n9         3144                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n0         3090                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n1         3180                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n10         3468                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n11         3599                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n12         3355                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n13         3444                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n14         3286                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n15         3212                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n2         3187                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n3         3223                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n4         2704                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n5         3142                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n6         3373                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n7         2806                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n8         3201                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n9         3095                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n0         3097                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n1         3047                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n10         2993                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n11         3053                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n12         3026                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n13         3143                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n14         3322                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n15         3248                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n2         3032                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n3         3018                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n4         2669                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n5         3225                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n6         3036                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n7         2594                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n8         3488                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n9         3353                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n0         3101                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n1         3104                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n10         3057                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n11         3034                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n12         3197                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n13         3053                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n14         3239                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n15         3350                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n2         3084                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n3         3112                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n4         3267                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n5         2720                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n6         2593                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n7         3053                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n8         3401                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n9         3467                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n0         3262                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n1         3369                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n10         3187                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n11         2715                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n12         3202                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n13         3302                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n14         3181                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n15         3123                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n2         3442                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n3         3410                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n4         3606                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n5         3524                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n6         3147                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n7         3271                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n8         2799                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n9         3421                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n0         3331                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n1         3195                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n10         2698                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n11         3110                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n12         3230                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n13         3088                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n14         3138                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n15         3124                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n2         3409                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n3         3417                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n4         3490                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n5         3577                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n6         3221                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n7         3138                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n8         3379                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n9         2787                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n0         3141                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n1         3238                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n10         3153                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n11         3196                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n12         3167                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n13         2691                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n14         2799                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n15         3373                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n2         3649                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n3         3512                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n4         3366                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n5         3321                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n6         3097                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n7         3275                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n8         3135                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n9         3164                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n0         3283                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n1         3107                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n10         3197                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n11         3082                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n12         2682                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n13         3178                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n14         3352                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n15         2815                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n2         3516                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n3         3593                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n4         3309                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n5         3344                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n6         3322                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n7         3113                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n8         3197                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n9         3172                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n0         3642                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n1         3538                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n10         3178                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n11         3175                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n12         2820                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n13         3412                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n14         3236                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n15         2765                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n2         3197                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n3         3196                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n4         3212                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n5         3334                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n6         3374                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n7         3345                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n8         3279                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n9         3222                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n0         3384                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n1         3533                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n10         3121                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n11         3062                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n12         3313                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n13         2710                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n14         2670                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n15         3043                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n2         3150                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n3         2989                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n4         3229                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n5         3059                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n6         3261                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n7         3247                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n8         3115                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n9         3130                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n0         3142                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n1         2677                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n10         3092                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n11         3306                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n12         3159                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n13         3178                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n14         3551                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n15         3462                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n2         2751                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n3         3340                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n4         3153                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n5         3139                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n6         3180                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n7         3205                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n8         3349                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n9         3300                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n0         2801                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n1         3170                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n10         3347                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n11         3170                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n12         3249                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n13         3193                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n14         3624                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n15         3657                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n2         3403                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n3         2803                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n4         3124                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n5         3195                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n6         3204                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n7         3163                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n8         3386                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n9         3451                       (Unspecified)
system.ruby.network.ext_in_link_utilization      4220665                       (Unspecified)
system.ruby.network.ext_out_link_utilization      4220662                       (Unspecified)
system.ruby.network.flit_network_latency | 80232471000                       |210147005000                       | 19627805000                       (Unspecified)
system.ruby.network.flit_queueing_latency |  2189183000                       |  2259317000                       |   148805500                       (Unspecified)
system.ruby.network.flits_injected       |     1000494     23.70%     23.70% |     2922558     69.24%     92.95% |      297613      7.05%    100.00% (Unspecified)
system.ruby.network.flits_injected::total      4220665                       (Unspecified)
system.ruby.network.flits_received       |     1000493     23.70%     23.70% |     2922558     69.24%     92.95% |      297611      7.05%    100.00% (Unspecified)
system.ruby.network.flits_received::total      4220662                       (Unspecified)
system.ruby.network.int_link_utilization     10463524                       (Unspecified)
system.ruby.network.packet_network_latency | 59724879000                       | 69425930500                       | 19627805000                       (Unspecified)
system.ruby.network.packet_queueing_latency |  1788501000                       |   586483000                       |   148805500                       (Unspecified)
system.ruby.network.packets_injected     |      816122     42.29%     42.29% |      816118     42.29%     84.58% |      297613     15.42%    100.00% (Unspecified)
system.ruby.network.packets_injected::total      1929853                       (Unspecified)
system.ruby.network.packets_received     |      816121     42.29%     42.29% |      816118     42.29%     84.58% |      297611     15.42%    100.00% (Unspecified)
system.ruby.network.packets_received::total      1929850                       (Unspecified)
system.ruby.network.routers00.Var_1                 0                       (Unspecified)
system.ruby.network.routers00.Var_2                 0                       (Unspecified)
system.ruby.network.routers00.Var_3                 0                       (Unspecified)
system.ruby.network.routers00.all_counts            0                       (Unspecified)
system.ruby.network.routers00.buffer_reads       667819                       (Unspecified)
system.ruby.network.routers00.buffer_writes       667819                       (Unspecified)
system.ruby.network.routers00.crossbar_activity       667819                       (Unspecified)
system.ruby.network.routers00.detour_counts            0                       (Unspecified)
system.ruby.network.routers00.regular_var            0                       (Unspecified)
system.ruby.network.routers00.risk_counts            0                       (Unspecified)
system.ruby.network.routers00.sw_input_arbiter_activity       672329                       (Unspecified)
system.ruby.network.routers00.sw_output_arbiter_activity       667819                       (Unspecified)
system.ruby.network.routers01.Var_1                 0                       (Unspecified)
system.ruby.network.routers01.Var_2                 0                       (Unspecified)
system.ruby.network.routers01.Var_3                 0                       (Unspecified)
system.ruby.network.routers01.all_counts            0                       (Unspecified)
system.ruby.network.routers01.buffer_reads       932513                       (Unspecified)
system.ruby.network.routers01.buffer_writes       932513                       (Unspecified)
system.ruby.network.routers01.crossbar_activity       932513                       (Unspecified)
system.ruby.network.routers01.detour_counts            0                       (Unspecified)
system.ruby.network.routers01.regular_var            0                       (Unspecified)
system.ruby.network.routers01.risk_counts            0                       (Unspecified)
system.ruby.network.routers01.sw_input_arbiter_activity       942760                       (Unspecified)
system.ruby.network.routers01.sw_output_arbiter_activity       932513                       (Unspecified)
system.ruby.network.routers02.Var_1                 0                       (Unspecified)
system.ruby.network.routers02.Var_2                 0                       (Unspecified)
system.ruby.network.routers02.Var_3                 0                       (Unspecified)
system.ruby.network.routers02.all_counts            0                       (Unspecified)
system.ruby.network.routers02.buffer_reads       935750                       (Unspecified)
system.ruby.network.routers02.buffer_writes       935750                       (Unspecified)
system.ruby.network.routers02.crossbar_activity       935750                       (Unspecified)
system.ruby.network.routers02.detour_counts            0                       (Unspecified)
system.ruby.network.routers02.regular_var            0                       (Unspecified)
system.ruby.network.routers02.risk_counts            0                       (Unspecified)
system.ruby.network.routers02.sw_input_arbiter_activity       946109                       (Unspecified)
system.ruby.network.routers02.sw_output_arbiter_activity       935750                       (Unspecified)
system.ruby.network.routers03.Var_1                 0                       (Unspecified)
system.ruby.network.routers03.Var_2                 0                       (Unspecified)
system.ruby.network.routers03.Var_3                 0                       (Unspecified)
system.ruby.network.routers03.all_counts            0                       (Unspecified)
system.ruby.network.routers03.buffer_reads       658877                       (Unspecified)
system.ruby.network.routers03.buffer_writes       658877                       (Unspecified)
system.ruby.network.routers03.crossbar_activity       658877                       (Unspecified)
system.ruby.network.routers03.detour_counts            0                       (Unspecified)
system.ruby.network.routers03.regular_var            0                       (Unspecified)
system.ruby.network.routers03.risk_counts            0                       (Unspecified)
system.ruby.network.routers03.sw_input_arbiter_activity       663130                       (Unspecified)
system.ruby.network.routers03.sw_output_arbiter_activity       658877                       (Unspecified)
system.ruby.network.routers04.Var_1                 0                       (Unspecified)
system.ruby.network.routers04.Var_2                 0                       (Unspecified)
system.ruby.network.routers04.Var_3                 0                       (Unspecified)
system.ruby.network.routers04.all_counts            0                       (Unspecified)
system.ruby.network.routers04.buffer_reads       914656                       (Unspecified)
system.ruby.network.routers04.buffer_writes       914656                       (Unspecified)
system.ruby.network.routers04.crossbar_activity       914656                       (Unspecified)
system.ruby.network.routers04.detour_counts            0                       (Unspecified)
system.ruby.network.routers04.regular_var            0                       (Unspecified)
system.ruby.network.routers04.risk_counts            0                       (Unspecified)
system.ruby.network.routers04.sw_input_arbiter_activity       924263                       (Unspecified)
system.ruby.network.routers04.sw_output_arbiter_activity       914656                       (Unspecified)
system.ruby.network.routers05.Var_1                 0                       (Unspecified)
system.ruby.network.routers05.Var_2                 0                       (Unspecified)
system.ruby.network.routers05.Var_3                 0                       (Unspecified)
system.ruby.network.routers05.all_counts            0                       (Unspecified)
system.ruby.network.routers05.buffer_reads      1180403                       (Unspecified)
system.ruby.network.routers05.buffer_writes      1180403                       (Unspecified)
system.ruby.network.routers05.crossbar_activity      1180403                       (Unspecified)
system.ruby.network.routers05.detour_counts            0                       (Unspecified)
system.ruby.network.routers05.regular_var            0                       (Unspecified)
system.ruby.network.routers05.risk_counts            0                       (Unspecified)
system.ruby.network.routers05.sw_input_arbiter_activity      1195794                       (Unspecified)
system.ruby.network.routers05.sw_output_arbiter_activity      1180403                       (Unspecified)
system.ruby.network.routers06.Var_1                 0                       (Unspecified)
system.ruby.network.routers06.Var_2                 0                       (Unspecified)
system.ruby.network.routers06.Var_3                 0                       (Unspecified)
system.ruby.network.routers06.all_counts            0                       (Unspecified)
system.ruby.network.routers06.buffer_reads      1181547                       (Unspecified)
system.ruby.network.routers06.buffer_writes      1181547                       (Unspecified)
system.ruby.network.routers06.crossbar_activity      1181547                       (Unspecified)
system.ruby.network.routers06.detour_counts            0                       (Unspecified)
system.ruby.network.routers06.regular_var            0                       (Unspecified)
system.ruby.network.routers06.risk_counts            0                       (Unspecified)
system.ruby.network.routers06.sw_input_arbiter_activity      1197924                       (Unspecified)
system.ruby.network.routers06.sw_output_arbiter_activity      1181547                       (Unspecified)
system.ruby.network.routers07.Var_1                 0                       (Unspecified)
system.ruby.network.routers07.Var_2                 0                       (Unspecified)
system.ruby.network.routers07.Var_3                 0                       (Unspecified)
system.ruby.network.routers07.all_counts            0                       (Unspecified)
system.ruby.network.routers07.buffer_reads       902182                       (Unspecified)
system.ruby.network.routers07.buffer_writes       902182                       (Unspecified)
system.ruby.network.routers07.crossbar_activity       902182                       (Unspecified)
system.ruby.network.routers07.detour_counts            0                       (Unspecified)
system.ruby.network.routers07.regular_var            0                       (Unspecified)
system.ruby.network.routers07.risk_counts            0                       (Unspecified)
system.ruby.network.routers07.sw_input_arbiter_activity       911984                       (Unspecified)
system.ruby.network.routers07.sw_output_arbiter_activity       902182                       (Unspecified)
system.ruby.network.routers08.Var_1                 0                       (Unspecified)
system.ruby.network.routers08.Var_2                 0                       (Unspecified)
system.ruby.network.routers08.Var_3                 0                       (Unspecified)
system.ruby.network.routers08.all_counts            0                       (Unspecified)
system.ruby.network.routers08.buffer_reads       910966                       (Unspecified)
system.ruby.network.routers08.buffer_writes       910966                       (Unspecified)
system.ruby.network.routers08.crossbar_activity       910966                       (Unspecified)
system.ruby.network.routers08.detour_counts            0                       (Unspecified)
system.ruby.network.routers08.regular_var            0                       (Unspecified)
system.ruby.network.routers08.risk_counts            0                       (Unspecified)
system.ruby.network.routers08.sw_input_arbiter_activity       920411                       (Unspecified)
system.ruby.network.routers08.sw_output_arbiter_activity       910966                       (Unspecified)
system.ruby.network.routers09.Var_1                 0                       (Unspecified)
system.ruby.network.routers09.Var_2                 0                       (Unspecified)
system.ruby.network.routers09.Var_3                 0                       (Unspecified)
system.ruby.network.routers09.all_counts            0                       (Unspecified)
system.ruby.network.routers09.buffer_reads      1179932                       (Unspecified)
system.ruby.network.routers09.buffer_writes      1179932                       (Unspecified)
system.ruby.network.routers09.crossbar_activity      1179932                       (Unspecified)
system.ruby.network.routers09.detour_counts            0                       (Unspecified)
system.ruby.network.routers09.regular_var            0                       (Unspecified)
system.ruby.network.routers09.risk_counts            0                       (Unspecified)
system.ruby.network.routers09.sw_input_arbiter_activity      1195289                       (Unspecified)
system.ruby.network.routers09.sw_output_arbiter_activity      1179932                       (Unspecified)
system.ruby.network.routers10.Var_1                 0                       (Unspecified)
system.ruby.network.routers10.Var_2                 0                       (Unspecified)
system.ruby.network.routers10.Var_3                 0                       (Unspecified)
system.ruby.network.routers10.all_counts            0                       (Unspecified)
system.ruby.network.routers10.buffer_reads      1177184                       (Unspecified)
system.ruby.network.routers10.buffer_writes      1177184                       (Unspecified)
system.ruby.network.routers10.crossbar_activity      1177184                       (Unspecified)
system.ruby.network.routers10.detour_counts            0                       (Unspecified)
system.ruby.network.routers10.regular_var            0                       (Unspecified)
system.ruby.network.routers10.risk_counts            0                       (Unspecified)
system.ruby.network.routers10.sw_input_arbiter_activity      1192248                       (Unspecified)
system.ruby.network.routers10.sw_output_arbiter_activity      1177184                       (Unspecified)
system.ruby.network.routers11.Var_1                 0                       (Unspecified)
system.ruby.network.routers11.Var_2                 0                       (Unspecified)
system.ruby.network.routers11.Var_3                 0                       (Unspecified)
system.ruby.network.routers11.all_counts            0                       (Unspecified)
system.ruby.network.routers11.buffer_reads       897826                       (Unspecified)
system.ruby.network.routers11.buffer_writes       897826                       (Unspecified)
system.ruby.network.routers11.crossbar_activity       897826                       (Unspecified)
system.ruby.network.routers11.detour_counts            0                       (Unspecified)
system.ruby.network.routers11.regular_var            0                       (Unspecified)
system.ruby.network.routers11.risk_counts            0                       (Unspecified)
system.ruby.network.routers11.sw_input_arbiter_activity       906932                       (Unspecified)
system.ruby.network.routers11.sw_output_arbiter_activity       897826                       (Unspecified)
system.ruby.network.routers12.Var_1                 0                       (Unspecified)
system.ruby.network.routers12.Var_2                 0                       (Unspecified)
system.ruby.network.routers12.Var_3                 0                       (Unspecified)
system.ruby.network.routers12.all_counts            0                       (Unspecified)
system.ruby.network.routers12.buffer_reads       655301                       (Unspecified)
system.ruby.network.routers12.buffer_writes       655301                       (Unspecified)
system.ruby.network.routers12.crossbar_activity       655301                       (Unspecified)
system.ruby.network.routers12.detour_counts            0                       (Unspecified)
system.ruby.network.routers12.regular_var            0                       (Unspecified)
system.ruby.network.routers12.risk_counts            0                       (Unspecified)
system.ruby.network.routers12.sw_input_arbiter_activity       659565                       (Unspecified)
system.ruby.network.routers12.sw_output_arbiter_activity       655301                       (Unspecified)
system.ruby.network.routers13.Var_1                 0                       (Unspecified)
system.ruby.network.routers13.Var_2                 0                       (Unspecified)
system.ruby.network.routers13.Var_3                 0                       (Unspecified)
system.ruby.network.routers13.all_counts            0                       (Unspecified)
system.ruby.network.routers13.buffer_reads       922528                       (Unspecified)
system.ruby.network.routers13.buffer_writes       922528                       (Unspecified)
system.ruby.network.routers13.crossbar_activity       922528                       (Unspecified)
system.ruby.network.routers13.detour_counts            0                       (Unspecified)
system.ruby.network.routers13.regular_var            0                       (Unspecified)
system.ruby.network.routers13.risk_counts            0                       (Unspecified)
system.ruby.network.routers13.sw_input_arbiter_activity       932461                       (Unspecified)
system.ruby.network.routers13.sw_output_arbiter_activity       922528                       (Unspecified)
system.ruby.network.routers14.Var_1                 0                       (Unspecified)
system.ruby.network.routers14.Var_2                 0                       (Unspecified)
system.ruby.network.routers14.Var_3                 0                       (Unspecified)
system.ruby.network.routers14.all_counts            0                       (Unspecified)
system.ruby.network.routers14.buffer_reads       916689                       (Unspecified)
system.ruby.network.routers14.buffer_writes       916689                       (Unspecified)
system.ruby.network.routers14.crossbar_activity       916689                       (Unspecified)
system.ruby.network.routers14.detour_counts            0                       (Unspecified)
system.ruby.network.routers14.regular_var            0                       (Unspecified)
system.ruby.network.routers14.risk_counts            0                       (Unspecified)
system.ruby.network.routers14.sw_input_arbiter_activity       926469                       (Unspecified)
system.ruby.network.routers14.sw_output_arbiter_activity       916689                       (Unspecified)
system.ruby.network.routers15.Var_1                 0                       (Unspecified)
system.ruby.network.routers15.Var_2                 0                       (Unspecified)
system.ruby.network.routers15.Var_3                 0                       (Unspecified)
system.ruby.network.routers15.all_counts            0                       (Unspecified)
system.ruby.network.routers15.buffer_reads       650013                       (Unspecified)
system.ruby.network.routers15.buffer_writes       650013                       (Unspecified)
system.ruby.network.routers15.crossbar_activity       650013                       (Unspecified)
system.ruby.network.routers15.detour_counts            0                       (Unspecified)
system.ruby.network.routers15.regular_var            0                       (Unspecified)
system.ruby.network.routers15.risk_counts            0                       (Unspecified)
system.ruby.network.routers15.sw_input_arbiter_activity       654260                       (Unspecified)
system.ruby.network.routers15.sw_output_arbiter_activity       650013                       (Unspecified)

---------- End Simulation Statistics   ----------
