---
block/DBGMCU:
  description: Microcontroller Debug Unit
  items:
    - name: IDCODER
      description: Identity Code Register
      byte_offset: 0
      access: Read
      fieldset: IDCODER
    - name: CR
      description: Configuration Register
      byte_offset: 4
      fieldset: CR
    - name: APB1FZR1
      description: CPU1 APB1 Peripheral Freeze Register 1
      byte_offset: 60
      fieldset: APB1FZR1
    - name: C2APB1FZR1
      description: "CPU2 APB1 Peripheral Freeze Register 1 [dual core device"
      byte_offset: 64
      fieldset: C2APB1FZR1
    - name: APB1FZR2
      description: CPU1 APB1 Peripheral Freeze Register 2
      byte_offset: 68
      fieldset: APB1FZR2
    - name: C2APB1FZR2
      description: "CPU2 APB1 Peripheral Freeze Register 2 [dual core device"
      byte_offset: 72
      fieldset: C2APB1FZR2
    - name: APB2FZR
      description: CPU1 APB2 Peripheral Freeze Register
      byte_offset: 76
      fieldset: APB2FZR
    - name: C2APB2FZR
      description: "CPU2 APB2 Peripheral Freeze Register [dual core device"
      byte_offset: 80
      fieldset: C2APB2FZR
fieldset/APB1FZR1:
  description: CPU1 APB1 Peripheral Freeze Register 1
  fields:
    - name: TIM2
      description: TIM2 stop in CPU1 debug
      bit_offset: 0
      bit_size: 1
    - name: RTC
      description: RTC stop in CPU1 debug
      bit_offset: 10
      bit_size: 1
    - name: WWDG
      description: WWDG stop in CPU1 debug
      bit_offset: 11
      bit_size: 1
    - name: IWDG
      description: IWDG stop in CPU1 debug
      bit_offset: 12
      bit_size: 1
    - name: I2C1
      description: I2C1 SMBUS timeout stop in CPU1 debug
      bit_offset: 21
      bit_size: 1
    - name: I2C2
      description: I2C2 SMBUS timeout stop in CPU1 debug
      bit_offset: 22
      bit_size: 1
    - name: I2C3
      description: I2C3 SMBUS timeout stop in CPU1 debug
      bit_offset: 23
      bit_size: 1
    - name: LPTIM1
      description: LPTIM1 stop in CPU1 debug
      bit_offset: 31
      bit_size: 1
fieldset/APB1FZR2:
  description: CPU1 APB1 Peripheral Freeze Register 2
  fields:
    - name: LPTIM2
      description: LPTIM2
      bit_offset: 5
      bit_size: 1
    - name: LPTIM3
      description: LPTIM3
      bit_offset: 6
      bit_size: 1
fieldset/APB2FZR:
  description: CPU1 APB2 Peripheral Freeze Register
  fields:
    - name: TIM1
      description: TIM1
      bit_offset: 11
      bit_size: 1
    - name: TIM16
      description: TIM16
      bit_offset: 17
      bit_size: 1
    - name: TIM17
      description: TIM17
      bit_offset: 18
      bit_size: 1
fieldset/C2APB1FZR1:
  description: "CPU2 APB1 Peripheral Freeze Register 1 [dual core device"
  fields:
    - name: TIM2
      description: TIM2
      bit_offset: 0
      bit_size: 1
    - name: RTC
      description: RTC
      bit_offset: 10
      bit_size: 1
    - name: IWDG
      description: IWDG
      bit_offset: 12
      bit_size: 1
    - name: I2C1
      description: I2C1
      bit_offset: 21
      bit_size: 1
    - name: I2C2
      description: I2C2
      bit_offset: 22
      bit_size: 1
    - name: I2C3
      description: I2C3
      bit_offset: 23
      bit_size: 1
    - name: LPTIM1
      description: LPTIM1
      bit_offset: 31
      bit_size: 1
fieldset/C2APB1FZR2:
  description: "CPU2 APB1 Peripheral Freeze Register 2 [dual core device"
  fields:
    - name: LPTIM2
      description: LPTIM2
      bit_offset: 5
      bit_size: 1
    - name: LPTIM3
      description: LPTIM3
      bit_offset: 6
      bit_size: 1
fieldset/C2APB2FZR:
  description: "CPU2 APB2 Peripheral Freeze Register [dual core device"
  fields:
    - name: TIM1
      description: TIM1
      bit_offset: 11
      bit_size: 1
    - name: TIM16
      description: TIM16
      bit_offset: 17
      bit_size: 1
    - name: TIM17
      description: TIM17
      bit_offset: 18
      bit_size: 1
fieldset/CR:
  description: Configuration Register
  fields:
    - name: DBG_SLEEP
      description: Allow debug in SLEEP mode
      bit_offset: 0
      bit_size: 1
    - name: DBG_STOP
      description: Allow debug in STOP mode
      bit_offset: 1
      bit_size: 1
    - name: DBG_STANDBY
      description: Allow debug in STANDBY mode
      bit_offset: 2
      bit_size: 1
fieldset/IDCODER:
  description: Identity Code Register
  fields:
    - name: DEV_ID
      description: Device ID
      bit_offset: 0
      bit_size: 12
    - name: REV_ID
      description: Revision
      bit_offset: 16
      bit_size: 16
