#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jul 10 16:31:31 2020
# Process ID: 7664
# Current directory: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16852 C:\Users\jcoel\Desktop\CR\ProjetoFinalV3\ProjetoFinalV3.xpr
# Log file: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/vivado.log
# Journal file: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Wall3nd/Desktop/Cadeiras/CR/ProjetoFinalV3' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/jcoel/Desktop/CR/ip_repo/DistanciaEuclidianaV3_1.0', nor could it be found using path 'C:/Users/Wall3nd/Desktop/Cadeiras/CR/ip_repo/DistanciaEuclidianaV3_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/jcoel/Desktop/CR/ip_repo/DistanciaEuclidianaV3_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'mb_design.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
mb_design_DistanciaEuclidianaV3_0_0

open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 752.012 ; gain = 121.938
update_compile_order -fileset sources_1
open_bd_design {C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.srcs/sources_1/bd/mb_design/mb_design.bd}
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_buttons
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_switches
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_leds
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_display
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:fit_timer:2.0 - fit_timer_0
Adding component instance block -- xilinx.com:user:DistanciaEuclidianaV3:1.0 - DistanciaEuclidianaV3_0
Successfully read diagram <mb_design> from BD file <C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.srcs/sources_1/bd/mb_design/mb_design.bd>
open_bd_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 936.836 ; gain = 107.352
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 10 16:34:18 2020...
