Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Sep 25 12:29:54 2017
| Host         : DESKTOP-MH2MRKQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file counter8digit_timing_summary_routed.rpt -rpx counter8digit_timing_summary_routed.rpx
| Design       : counter8digit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.754        0.000                      0                   71        0.252        0.000                      0                   71        4.500        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.754        0.000                      0                   71        0.252        0.000                      0                   71        4.500        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.754ns  (required time - arrival time)
  Source:                 c/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/value_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 2.718ns (83.455%)  route 0.539ns (16.545%))
  Logic Levels:           13  (CARRY4=13)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.723     5.326    c/clock_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  c/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  c/value_reg[1]/Q
                         net (fo=1, routed)           0.539     6.321    c/value_reg_n_0_[1]
    SLICE_X86Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.995 r  c/value_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.995    c/value_reg[0]_i_1_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.109 r  c/value_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.109    c/value_reg[4]_i_1_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  c/value_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.223    c/value_reg[8]_i_1_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  c/value_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.337    c/value_reg[12]_i_1_n_0
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  c/value_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.451    c/value_reg[16]_i_1_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  c/value_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.565    c/value_reg[20]_i_1_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  c/value_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.679    c/value_reg[24]_i_1_n_0
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  c/value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.793    c/value_reg[28]_i_1_n_0
    SLICE_X86Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.907 r  c/value_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.907    c/value_reg[32]_i_1_n_0
    SLICE_X86Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.021 r  c/value_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.021    c/value_reg[36]_i_1_n_0
    SLICE_X86Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.135 r  c/value_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.135    c/value_reg[40]_i_1_n_0
    SLICE_X86Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.249 r  c/value_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.249    c/value_reg[44]_i_1_n_0
    SLICE_X86Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.583 r  c/value_reg[48]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.583    c/value_reg[48]_i_1_n_6
    SLICE_X86Y94         FDRE                                         r  c/value_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.612    15.035    c/clock_IBUF_BUFG
    SLICE_X86Y94         FDRE                                         r  c/value_reg[49]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y94         FDRE (Setup_fdre_C_D)        0.062    15.336    c/value_reg[49]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  6.754    

Slack (MET) :             6.849ns  (required time - arrival time)
  Source:                 c/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/value_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 2.623ns (82.958%)  route 0.539ns (17.042%))
  Logic Levels:           13  (CARRY4=13)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.723     5.326    c/clock_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  c/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  c/value_reg[1]/Q
                         net (fo=1, routed)           0.539     6.321    c/value_reg_n_0_[1]
    SLICE_X86Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.995 r  c/value_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.995    c/value_reg[0]_i_1_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.109 r  c/value_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.109    c/value_reg[4]_i_1_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  c/value_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.223    c/value_reg[8]_i_1_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  c/value_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.337    c/value_reg[12]_i_1_n_0
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  c/value_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.451    c/value_reg[16]_i_1_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  c/value_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.565    c/value_reg[20]_i_1_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  c/value_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.679    c/value_reg[24]_i_1_n_0
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  c/value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.793    c/value_reg[28]_i_1_n_0
    SLICE_X86Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.907 r  c/value_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.907    c/value_reg[32]_i_1_n_0
    SLICE_X86Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.021 r  c/value_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.021    c/value_reg[36]_i_1_n_0
    SLICE_X86Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.135 r  c/value_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.135    c/value_reg[40]_i_1_n_0
    SLICE_X86Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.249 r  c/value_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.249    c/value_reg[44]_i_1_n_0
    SLICE_X86Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.488 r  c/value_reg[48]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.488    c/value_reg[48]_i_1_n_5
    SLICE_X86Y94         FDRE                                         r  c/value_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.612    15.035    c/clock_IBUF_BUFG
    SLICE_X86Y94         FDRE                                         r  c/value_reg[50]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y94         FDRE (Setup_fdre_C_D)        0.062    15.336    c/value_reg[50]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                  6.849    

Slack (MET) :             6.865ns  (required time - arrival time)
  Source:                 c/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/value_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 2.607ns (82.871%)  route 0.539ns (17.129%))
  Logic Levels:           13  (CARRY4=13)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.723     5.326    c/clock_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  c/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  c/value_reg[1]/Q
                         net (fo=1, routed)           0.539     6.321    c/value_reg_n_0_[1]
    SLICE_X86Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.995 r  c/value_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.995    c/value_reg[0]_i_1_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.109 r  c/value_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.109    c/value_reg[4]_i_1_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  c/value_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.223    c/value_reg[8]_i_1_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  c/value_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.337    c/value_reg[12]_i_1_n_0
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  c/value_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.451    c/value_reg[16]_i_1_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  c/value_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.565    c/value_reg[20]_i_1_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  c/value_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.679    c/value_reg[24]_i_1_n_0
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  c/value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.793    c/value_reg[28]_i_1_n_0
    SLICE_X86Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.907 r  c/value_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.907    c/value_reg[32]_i_1_n_0
    SLICE_X86Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.021 r  c/value_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.021    c/value_reg[36]_i_1_n_0
    SLICE_X86Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.135 r  c/value_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.135    c/value_reg[40]_i_1_n_0
    SLICE_X86Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.249 r  c/value_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.249    c/value_reg[44]_i_1_n_0
    SLICE_X86Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.472 r  c/value_reg[48]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.472    c/value_reg[48]_i_1_n_7
    SLICE_X86Y94         FDRE                                         r  c/value_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.612    15.035    c/clock_IBUF_BUFG
    SLICE_X86Y94         FDRE                                         r  c/value_reg[48]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y94         FDRE (Setup_fdre_C_D)        0.062    15.336    c/value_reg[48]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                  6.865    

Slack (MET) :             6.868ns  (required time - arrival time)
  Source:                 c/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/value_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.143ns  (logic 2.604ns (82.855%)  route 0.539ns (17.145%))
  Logic Levels:           12  (CARRY4=12)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.723     5.326    c/clock_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  c/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  c/value_reg[1]/Q
                         net (fo=1, routed)           0.539     6.321    c/value_reg_n_0_[1]
    SLICE_X86Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.995 r  c/value_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.995    c/value_reg[0]_i_1_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.109 r  c/value_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.109    c/value_reg[4]_i_1_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  c/value_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.223    c/value_reg[8]_i_1_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  c/value_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.337    c/value_reg[12]_i_1_n_0
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  c/value_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.451    c/value_reg[16]_i_1_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  c/value_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.565    c/value_reg[20]_i_1_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  c/value_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.679    c/value_reg[24]_i_1_n_0
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  c/value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.793    c/value_reg[28]_i_1_n_0
    SLICE_X86Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.907 r  c/value_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.907    c/value_reg[32]_i_1_n_0
    SLICE_X86Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.021 r  c/value_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.021    c/value_reg[36]_i_1_n_0
    SLICE_X86Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.135 r  c/value_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.135    c/value_reg[40]_i_1_n_0
    SLICE_X86Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  c/value_reg[44]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.469    c/value_reg[44]_i_1_n_6
    SLICE_X86Y93         FDRE                                         r  c/value_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.612    15.035    c/clock_IBUF_BUFG
    SLICE_X86Y93         FDRE                                         r  c/value_reg[45]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y93         FDRE (Setup_fdre_C_D)        0.062    15.336    c/value_reg[45]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  6.868    

Slack (MET) :             6.889ns  (required time - arrival time)
  Source:                 c/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/value_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 2.583ns (82.739%)  route 0.539ns (17.261%))
  Logic Levels:           12  (CARRY4=12)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.723     5.326    c/clock_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  c/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  c/value_reg[1]/Q
                         net (fo=1, routed)           0.539     6.321    c/value_reg_n_0_[1]
    SLICE_X86Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.995 r  c/value_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.995    c/value_reg[0]_i_1_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.109 r  c/value_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.109    c/value_reg[4]_i_1_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  c/value_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.223    c/value_reg[8]_i_1_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  c/value_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.337    c/value_reg[12]_i_1_n_0
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  c/value_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.451    c/value_reg[16]_i_1_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  c/value_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.565    c/value_reg[20]_i_1_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  c/value_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.679    c/value_reg[24]_i_1_n_0
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  c/value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.793    c/value_reg[28]_i_1_n_0
    SLICE_X86Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.907 r  c/value_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.907    c/value_reg[32]_i_1_n_0
    SLICE_X86Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.021 r  c/value_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.021    c/value_reg[36]_i_1_n_0
    SLICE_X86Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.135 r  c/value_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.135    c/value_reg[40]_i_1_n_0
    SLICE_X86Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.448 r  c/value_reg[44]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.448    c/value_reg[44]_i_1_n_4
    SLICE_X86Y93         FDRE                                         r  c/value_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.612    15.035    c/clock_IBUF_BUFG
    SLICE_X86Y93         FDRE                                         r  c/value_reg[47]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y93         FDRE (Setup_fdre_C_D)        0.062    15.336    c/value_reg[47]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                  6.889    

Slack (MET) :             6.963ns  (required time - arrival time)
  Source:                 c/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/value_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 2.509ns (82.320%)  route 0.539ns (17.680%))
  Logic Levels:           12  (CARRY4=12)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.723     5.326    c/clock_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  c/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  c/value_reg[1]/Q
                         net (fo=1, routed)           0.539     6.321    c/value_reg_n_0_[1]
    SLICE_X86Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.995 r  c/value_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.995    c/value_reg[0]_i_1_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.109 r  c/value_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.109    c/value_reg[4]_i_1_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  c/value_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.223    c/value_reg[8]_i_1_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  c/value_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.337    c/value_reg[12]_i_1_n_0
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  c/value_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.451    c/value_reg[16]_i_1_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  c/value_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.565    c/value_reg[20]_i_1_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  c/value_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.679    c/value_reg[24]_i_1_n_0
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  c/value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.793    c/value_reg[28]_i_1_n_0
    SLICE_X86Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.907 r  c/value_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.907    c/value_reg[32]_i_1_n_0
    SLICE_X86Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.021 r  c/value_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.021    c/value_reg[36]_i_1_n_0
    SLICE_X86Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.135 r  c/value_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.135    c/value_reg[40]_i_1_n_0
    SLICE_X86Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.374 r  c/value_reg[44]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.374    c/value_reg[44]_i_1_n_5
    SLICE_X86Y93         FDRE                                         r  c/value_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.612    15.035    c/clock_IBUF_BUFG
    SLICE_X86Y93         FDRE                                         r  c/value_reg[46]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y93         FDRE (Setup_fdre_C_D)        0.062    15.336    c/value_reg[46]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                  6.963    

Slack (MET) :             6.979ns  (required time - arrival time)
  Source:                 c/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/value_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 2.493ns (82.227%)  route 0.539ns (17.773%))
  Logic Levels:           12  (CARRY4=12)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.723     5.326    c/clock_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  c/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  c/value_reg[1]/Q
                         net (fo=1, routed)           0.539     6.321    c/value_reg_n_0_[1]
    SLICE_X86Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.995 r  c/value_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.995    c/value_reg[0]_i_1_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.109 r  c/value_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.109    c/value_reg[4]_i_1_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  c/value_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.223    c/value_reg[8]_i_1_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  c/value_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.337    c/value_reg[12]_i_1_n_0
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  c/value_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.451    c/value_reg[16]_i_1_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  c/value_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.565    c/value_reg[20]_i_1_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  c/value_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.679    c/value_reg[24]_i_1_n_0
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  c/value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.793    c/value_reg[28]_i_1_n_0
    SLICE_X86Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.907 r  c/value_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.907    c/value_reg[32]_i_1_n_0
    SLICE_X86Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.021 r  c/value_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.021    c/value_reg[36]_i_1_n_0
    SLICE_X86Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.135 r  c/value_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.135    c/value_reg[40]_i_1_n_0
    SLICE_X86Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.358 r  c/value_reg[44]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.358    c/value_reg[44]_i_1_n_7
    SLICE_X86Y93         FDRE                                         r  c/value_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.612    15.035    c/clock_IBUF_BUFG
    SLICE_X86Y93         FDRE                                         r  c/value_reg[44]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y93         FDRE (Setup_fdre_C_D)        0.062    15.336    c/value_reg[44]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                  6.979    

Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 c/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/value_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 2.490ns (82.209%)  route 0.539ns (17.791%))
  Logic Levels:           11  (CARRY4=11)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.723     5.326    c/clock_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  c/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  c/value_reg[1]/Q
                         net (fo=1, routed)           0.539     6.321    c/value_reg_n_0_[1]
    SLICE_X86Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.995 r  c/value_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.995    c/value_reg[0]_i_1_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.109 r  c/value_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.109    c/value_reg[4]_i_1_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  c/value_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.223    c/value_reg[8]_i_1_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  c/value_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.337    c/value_reg[12]_i_1_n_0
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  c/value_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.451    c/value_reg[16]_i_1_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  c/value_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.565    c/value_reg[20]_i_1_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  c/value_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.679    c/value_reg[24]_i_1_n_0
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  c/value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.793    c/value_reg[28]_i_1_n_0
    SLICE_X86Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.907 r  c/value_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.907    c/value_reg[32]_i_1_n_0
    SLICE_X86Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.021 r  c/value_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.021    c/value_reg[36]_i_1_n_0
    SLICE_X86Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.355 r  c/value_reg[40]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.355    c/value_reg[40]_i_1_n_6
    SLICE_X86Y92         FDRE                                         r  c/value_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.611    15.034    c/clock_IBUF_BUFG
    SLICE_X86Y92         FDRE                                         r  c/value_reg[41]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X86Y92         FDRE (Setup_fdre_C_D)        0.062    15.335    c/value_reg[41]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                  6.981    

Slack (MET) :             7.002ns  (required time - arrival time)
  Source:                 c/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/value_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 2.469ns (82.085%)  route 0.539ns (17.915%))
  Logic Levels:           11  (CARRY4=11)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.723     5.326    c/clock_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  c/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  c/value_reg[1]/Q
                         net (fo=1, routed)           0.539     6.321    c/value_reg_n_0_[1]
    SLICE_X86Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.995 r  c/value_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.995    c/value_reg[0]_i_1_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.109 r  c/value_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.109    c/value_reg[4]_i_1_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  c/value_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.223    c/value_reg[8]_i_1_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  c/value_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.337    c/value_reg[12]_i_1_n_0
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  c/value_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.451    c/value_reg[16]_i_1_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  c/value_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.565    c/value_reg[20]_i_1_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  c/value_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.679    c/value_reg[24]_i_1_n_0
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  c/value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.793    c/value_reg[28]_i_1_n_0
    SLICE_X86Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.907 r  c/value_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.907    c/value_reg[32]_i_1_n_0
    SLICE_X86Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.021 r  c/value_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.021    c/value_reg[36]_i_1_n_0
    SLICE_X86Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.334 r  c/value_reg[40]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.334    c/value_reg[40]_i_1_n_4
    SLICE_X86Y92         FDRE                                         r  c/value_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.611    15.034    c/clock_IBUF_BUFG
    SLICE_X86Y92         FDRE                                         r  c/value_reg[43]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X86Y92         FDRE (Setup_fdre_C_D)        0.062    15.335    c/value_reg[43]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                  7.002    

Slack (MET) :             7.076ns  (required time - arrival time)
  Source:                 c/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/value_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.934ns  (logic 2.395ns (81.633%)  route 0.539ns (18.367%))
  Logic Levels:           11  (CARRY4=11)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.723     5.326    c/clock_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  c/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  c/value_reg[1]/Q
                         net (fo=1, routed)           0.539     6.321    c/value_reg_n_0_[1]
    SLICE_X86Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.995 r  c/value_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.995    c/value_reg[0]_i_1_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.109 r  c/value_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.109    c/value_reg[4]_i_1_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  c/value_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.223    c/value_reg[8]_i_1_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  c/value_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.337    c/value_reg[12]_i_1_n_0
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  c/value_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.451    c/value_reg[16]_i_1_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  c/value_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.565    c/value_reg[20]_i_1_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  c/value_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.679    c/value_reg[24]_i_1_n_0
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  c/value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.793    c/value_reg[28]_i_1_n_0
    SLICE_X86Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.907 r  c/value_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.907    c/value_reg[32]_i_1_n_0
    SLICE_X86Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.021 r  c/value_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.021    c/value_reg[36]_i_1_n_0
    SLICE_X86Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.260 r  c/value_reg[40]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.260    c/value_reg[40]_i_1_n_5
    SLICE_X86Y92         FDRE                                         r  c/value_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.611    15.034    c/clock_IBUF_BUFG
    SLICE_X86Y92         FDRE                                         r  c/value_reg[42]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X86Y92         FDRE (Setup_fdre_C_D)        0.062    15.335    c/value_reg[42]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                          -8.260    
  -------------------------------------------------------------------
                         slack                                  7.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 d/c_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/c_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    d/clock_IBUF_BUFG
    SLICE_X87Y87         FDRE                                         r  d/c_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y87         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  d/c_reg[15]/Q
                         net (fo=1, routed)           0.108     1.773    d/c_reg_n_0_[15]
    SLICE_X87Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  d/c_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    d/c_reg[12]_i_1_n_4
    SLICE_X87Y87         FDRE                                         r  d/c_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.875     2.040    d/clock_IBUF_BUFG
    SLICE_X87Y87         FDRE                                         r  d/c_reg[15]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X87Y87         FDRE (Hold_fdre_C_D)         0.105     1.628    d/c_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 d/c_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/c_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.603     1.522    d/clock_IBUF_BUFG
    SLICE_X87Y86         FDRE                                         r  d/c_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  d/c_reg[11]/Q
                         net (fo=1, routed)           0.108     1.772    d/c_reg_n_0_[11]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  d/c_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    d/c_reg[8]_i_1_n_4
    SLICE_X87Y86         FDRE                                         r  d/c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.874     2.039    d/clock_IBUF_BUFG
    SLICE_X87Y86         FDRE                                         r  d/c_reg[11]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X87Y86         FDRE (Hold_fdre_C_D)         0.105     1.627    d/c_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 d/c_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.603     1.522    d/clock_IBUF_BUFG
    SLICE_X87Y85         FDRE                                         r  d/c_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  d/c_reg[7]/Q
                         net (fo=1, routed)           0.108     1.772    d/c_reg_n_0_[7]
    SLICE_X87Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  d/c_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    d/c_reg[4]_i_1_n_4
    SLICE_X87Y85         FDRE                                         r  d/c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.874     2.039    d/clock_IBUF_BUFG
    SLICE_X87Y85         FDRE                                         r  d/c_reg[7]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X87Y85         FDRE (Hold_fdre_C_D)         0.105     1.627    d/c_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 d/c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.603     1.522    d/clock_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  d/c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  d/c_reg[3]/Q
                         net (fo=1, routed)           0.108     1.772    d/c_reg_n_0_[3]
    SLICE_X87Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  d/c_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    d/c_reg[0]_i_1_n_4
    SLICE_X87Y84         FDRE                                         r  d/c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.873     2.038    d/clock_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  d/c_reg[3]/C
                         clock pessimism             -0.515     1.522    
    SLICE_X87Y84         FDRE (Hold_fdre_C_D)         0.105     1.627    d/c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 d/c_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/c_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    d/clock_IBUF_BUFG
    SLICE_X87Y87         FDRE                                         r  d/c_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y87         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  d/c_reg[12]/Q
                         net (fo=1, routed)           0.105     1.770    d/c_reg_n_0_[12]
    SLICE_X87Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.885 r  d/c_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.885    d/c_reg[12]_i_1_n_7
    SLICE_X87Y87         FDRE                                         r  d/c_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.875     2.040    d/clock_IBUF_BUFG
    SLICE_X87Y87         FDRE                                         r  d/c_reg[12]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X87Y87         FDRE (Hold_fdre_C_D)         0.105     1.628    d/c_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 d/c_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/c_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.605     1.524    d/clock_IBUF_BUFG
    SLICE_X87Y88         FDRE                                         r  d/c_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y88         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  d/c_reg[16]/Q
                         net (fo=1, routed)           0.105     1.771    d/c_reg_n_0_[16]
    SLICE_X87Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.886 r  d/c_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.886    d/c_reg[16]_i_1_n_7
    SLICE_X87Y88         FDRE                                         r  d/c_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.877     2.042    d/clock_IBUF_BUFG
    SLICE_X87Y88         FDRE                                         r  d/c_reg[16]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X87Y88         FDRE (Hold_fdre_C_D)         0.105     1.629    d/c_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 d/c_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.603     1.522    d/clock_IBUF_BUFG
    SLICE_X87Y85         FDRE                                         r  d/c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  d/c_reg[4]/Q
                         net (fo=1, routed)           0.105     1.769    d/c_reg_n_0_[4]
    SLICE_X87Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.884 r  d/c_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.884    d/c_reg[4]_i_1_n_7
    SLICE_X87Y85         FDRE                                         r  d/c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.874     2.039    d/clock_IBUF_BUFG
    SLICE_X87Y85         FDRE                                         r  d/c_reg[4]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X87Y85         FDRE (Hold_fdre_C_D)         0.105     1.627    d/c_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 d/c_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/c_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.603     1.522    d/clock_IBUF_BUFG
    SLICE_X87Y86         FDRE                                         r  d/c_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  d/c_reg[8]/Q
                         net (fo=1, routed)           0.105     1.769    d/c_reg_n_0_[8]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.884 r  d/c_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.884    d/c_reg[8]_i_1_n_7
    SLICE_X87Y86         FDRE                                         r  d/c_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.874     2.039    d/clock_IBUF_BUFG
    SLICE_X87Y86         FDRE                                         r  d/c_reg[8]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X87Y86         FDRE (Hold_fdre_C_D)         0.105     1.627    d/c_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 d/c_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/c_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    d/clock_IBUF_BUFG
    SLICE_X87Y87         FDRE                                         r  d/c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y87         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  d/c_reg[14]/Q
                         net (fo=1, routed)           0.109     1.774    d/c_reg_n_0_[14]
    SLICE_X87Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.885 r  d/c_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.885    d/c_reg[12]_i_1_n_5
    SLICE_X87Y87         FDRE                                         r  d/c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.875     2.040    d/clock_IBUF_BUFG
    SLICE_X87Y87         FDRE                                         r  d/c_reg[14]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X87Y87         FDRE (Hold_fdre_C_D)         0.105     1.628    d/c_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 d/c_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/c_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.603     1.522    d/clock_IBUF_BUFG
    SLICE_X87Y86         FDRE                                         r  d/c_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  d/c_reg[10]/Q
                         net (fo=1, routed)           0.109     1.773    d/c_reg_n_0_[10]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.884 r  d/c_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.884    d/c_reg[8]_i_1_n_5
    SLICE_X87Y86         FDRE                                         r  d/c_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.874     2.039    d/clock_IBUF_BUFG
    SLICE_X87Y86         FDRE                                         r  d/c_reg[10]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X87Y86         FDRE (Hold_fdre_C_D)         0.105     1.627    d/c_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y84    c/value_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y84    c/value_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y85    c/value_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y85    c/value_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y85    c/value_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y85    c/value_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y86    c/value_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y86    c/value_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y86    c/value_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y85    c/value_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y85    c/value_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y85    c/value_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y85    c/value_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y86    c/value_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y86    c/value_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y86    c/value_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y86    c/value_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y86    d/c_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y86    d/c_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y87    c/value_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y87    c/value_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y87    c/value_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y87    c/value_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y87    d/c_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y87    d/c_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y87    d/c_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y87    d/c_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y84    c/value_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y84    c/value_reg[10]/C



