effici optim design space character methodolog one primari advantag highlevel synthesi system abil explor design space paper present sever methodolog design space explor comput optim tradeoff point combin problem schedul clocklength determin modul select discuss methodolog take advantag structur within design space well structur interact among three subproblem cad b introduct mani year one compel reason develop highlevel synthesi system gajski et al 1994 de mich 1994 desir quickli explor wide rang design behavior descript given set design two metric commonli use evalu qualiti area ideal total area often function unit area time schedul length latenc find optim tradeoff curv two metric call design space explor design space explor gener consid difficult solv optim reason amount time problem usual limit comput either lower bound timmer et al 1993 estim chen jeng 1991 optim tradeoff curv set time resourc constraint moreov design space usual determin solv schedul function unit alloc subproblem design space explor methodolog describ goe beyond tradit design space explor sever way first optim tradeoff point comput design space complet character second optim tradeoff point repres optim solut timeconstrain schedul tc resourceconstrain schedul rc problem rather lower bound estim third tradeoff point comput manner support realist modul librari incorpor clock length determin modul select methodolog final tradeoff point materi base upon work support nation scienc foundat grant mip9423953 address stephen blyth depart comput scienc renssela polytechn institut troy ny 12180 robert walker depart mathemat comput scienc kent state univers kent oh 44242 blyth r walker min area latenc fig 1 exampl design space show pareto point shade region show two distinct cluster pareto point mani tradeoff curv exhibit comput effici manner care prune search space design cycl result methodolog also extend includ addit subproblem 11 design space process explor design space view solv either timeconstrain schedul tc problem minim function unit area rang time constraint resourceconstrain schedul rc problem minim latenc rang resourc constraint although tradeoff latenc area tradeoff curv smooth due finit combin librari modul avail mcfarland 1987 consid design space shown figur 1 curv describ set point ft ft g ft minimum area requir given time constraint ie optim solut tc problem ensur curv complet character one could exhaust solv tc problem optim everi time constraint min critic path length tmax time constraint correspond modul select alloc minimum area howev bruteforc approach effici fortun number point need fulli character optim tradeoff curv much smaller curv complet character set ft ft g optim tradeoff point shown black dot figur 1 point design smaller latenc area design smaller area latenc point call pareto point de mich 1994 brayton spenc 1984 formal defin follow therefor design space explor problem solv effici effici optim design space character methodolog ffl 3 find pareto point design space furthermor mani optim tradeoff curv contain two distinct cluster pareto point shown shade region figur 1 one latenc small area larg anoth area small latenc larg paper explor sever approach find pareto point effici manner first section 2 describ basic methodolog explor latenc axi find pareto point design space repeatedli appli tc methodolog section 3 discuss extend problem incorpor clock length determin problem section 4 discuss incorpor modul select section 5 relat approach base solv rc problem repeatedli take advantag structur modul select problem discuss comparison made tc base method section 6 examin advantag disadvantag combin two approach manner similar timmer bound methodolog timmer et al 1993 section 7 8 describ techniqu pivot tc rcsbase methodolog take advantag pareto point cluster describ section 9 result fairli complex modul librari present pivot method work well librari discuss lastli section 10 give summari work suggest futur direct may take 2 latencyaxi explor find pareto point either tc problem could solv repeatedli variou time constraint rc problem could solv repeatedli variou resourc constraint methodolog repeatedli solv tc problem 2 lead two subproblem 1 determin time constraint explor 2 determin effici explor design space time constraint ideal want avoid exhaust search time constraint feasibl rang min tmax modul set clock length specifi priori tc problem need solv time constraint multipl clock length sinc time constraint could replac smaller two time constraint would lie without increas area simpl exampl consid design space explor problem diffeq exampl paulin knight 1989 use librari tabl 1 trivial librari 1 found timmer et al 1993 clock length 100 minimum time constraint 600 length critic path maximum time constraint 1300 latenc requir feasibl schedul 1 mult alu1 time constraint must explor set f600 700 800 900 1000 1100 1200 1300g given set time constraint voyag design space explor system chaudhuri et al 1997 effici character design space follow main loop see figur 2 scan time constraint direct 2 note although solv tc problem methodolog limit solv problem could extend includ regist alloc interconnect alloc control unit design etc blyth r walker design space explor areacur maxint comput tmin tmax comput candid time constraint tmin tmin tmax feasibl schedul els comput lower bound lb ft lb areacur pareto point nplb els comput upper bound ub ft els comput lprelax lower bound rlb ft rlb areacur pareto point nprlb els els calcul ip solut areacur els pareto point npilp fig 2 voyag main design space explor loop creas latenc time constraint asap schedul first calcul determin feasibl schedul exist time constraint clock length use heurist comput lower bound function unit area area larger 3 previou area solut pareto point case time constraint 900 1000 1100 1200 figur 3 howev lower bound smaller previou area potenti 3 problem specifi far area never larger howev may larger clock length determin modul select problem incorpor methodolog describ section 3 4 effici optim design space character methodolog ffl 5 modul area delay ns oper mult 1440 200 fg alu1 160 100 f gamma g tabl 1 librari timmer trivial librari 11500250035004500500 600 700 800 900 1000 1100 1200 1300 1400 area latenc optim paretobas curv optim solut lower bound fig 3 result diffeq use librari pareto point methodolog comput upper bound area compar lower bound two equal point optim solut pareto point eg time constraint 800 figur 3 result still inconclus eg time constraint 700 use tighter computationallyintens fu lowerbound method base lp relax tri procedur exampl determin time constraint 700 correspond pareto point method also fail solv carefullydevelop ilp formul chaudhuri et al 1994 determin optim solut use bound determin earlier reduc search space solut thu base methodolog quickli determin whether time constraint correspond pareto point care prune search space first comput small set time constraint explor increasingli tighter heurist use tri determin time constraint correspond pareto point heurist fail computationallyintens ilp formul use unfortun assum modul set clock length specifi priori unrealist complex modul librari accordingli section 3 describ base methodolog extend includ clock length determin section 4 describ incorpor modul select 3 ad clock determin describ earlier base methodolog explor set time constraint determin whether solut tc problem pareto point problem simplifi assum clock length known priori wherea blyth r walker recent work shown determin system clock length difficult problem chen jeng 1991 chaiyakul et al 1992 narayan gajski 1992 corazao et al 1993 jha et al 1995 chaudhuri et al 1997 choic clock length signific impact result design therefor problem clock length determin must fold design space explor problem 31 prior work describ chaudhuri et al 1997 clock determin problem usual ignor favor ad hoc decis estim exampl sever earli synthesi system use delay slowest function unit estim clock length choic favor use chain disallow multicycl heurist method find clock length given narayan gajski 1992 result may optim guarante optim clock length chosen 4 schedul problem could solv repeatedli everi possibl clock length computationallyintens task fortun exhaust search necessari set candid clock length schedul reduc corazao et al 1993 one method reduc set given tighter method introduc chen jeng 1991 later proven correct jha et al 1995 chaudhuri et al 1997 method comput small set candid clock length one must optim clock length take ceil integr divisor function unit delay 32 prune candid clock length even integraldivisor method lead set candid clock length larg becom timeconsum solv tc problem clock length time constraint fortun set candid clock length reduc even describ definit 1 given clock length c slack k modul type k execut delay k given c theorem 1 given clock length c exist clock length c c modul type k current modul select c replac c without lengthen schedul c modul k qualiti hold oper schedul use modul thu oper schedul use c could schedul least soon sooner schedul use c oper capabl execut faster equal fast schedul use c thu chang clock length c improv schedul 2 4 actual data path compon system clock length final clock length includ control interconnect delay well effici optim design space character methodolog ffl 7 modul area delay ns oper alu1 100 48 f gamma g tabl 2 librari b narayan librari clock length slack slack replac 28 5 8 2455 tabl 3 slack valu found librari b demonstr use theorem consid librari b shown tabl 2 vdp100 librari narayan gajski 1992 augment area similar librari assum technolog limit 17n shortest clock length integr divisor method give set candid clock length correspond slack valu shown tabl 3 consid clock length 33n found d1635e 33 multipli schedul use clock length slack 2n sever clock length whose slack multipli smaller slack correspond alu1 alway larger howev clock length 55n slack multipli less slack alu1 therefor theorem 1 say schedul use clock length 33n shorten use clock length 55n without increas number function unit theorem 1 appli full set candid clock length set reduc ck 24g note two set slack valu equival shorter clock length drop sinc would tend result larger control 33 explor candid clock length prune set ck 0 candid clock length comput integr multipl clock length give time constraint explor time constraint candid clock length methodolog outlin figur 2 appli effici search time clock time constr design point nplb nprlb npilp plb p rlb pilp tabl 4 statist solv diffeq use librari b blyth r walker250350450550650400 500 600 700 800 900 1000 1100 area latenc optim paretobas curv optim solut lower bound fig 4 result diffeq use librari b design space explor w clock determin areacur maxint comput prune set ck 0 candid clock length comput tmin tmax c j ck 0 comput candid time constraint tmin tmin tmax use c j ck 0 induc determin ft pareto point see figur 2 fig 5 voyag design space explor loop clock determin constraint improv observ time constraint deriv integr multipl one clock length induc clock length need explor time constraint result methodolog outlin figur 5 use librari b diffeq exampl methodolog gener design space shown figur 4 prune set ck candid clock length gener 50 time constraint clock length pair explor note singl time constraint one candid clock length two correspond infeas schedul 48 examin determin pareto point tabl 4 show head last six column correspond label figur 2 vast major solut determin either pareto nonpareto point use bound heurist two solv use tighter lprelax lower bound method solut requir ilp note also sever case time constraint rang 420600 effici optim design space character methodolog ffl 9 modul area delay ns oper mult 1440 200 fg alu1 160 100 f gamma g add1 150 100 fg alu2 90 200 f gamma g sub2 85 200 fg add1 85 200 fg tabl 5 librari c timmer librari 2 lower bound differ optim solut method base sole lowerbound would incorrectli character design space final figur 4 also demonstr import systemat examin relev clock length design space time constraint 652 induc clock length 163n lead solut area 500 wherea previou time constraint lower area 400 although point 652 500 optim respect time constraint fix clock length 163 ns pareto point thu reject line label nplb figur 2 4 ad modul select ad clock length determin base methodolog import step toward support complex librari methodolog must also extend cover librari offer number possibl modul set would prefer avoid exhaust search possibl modul set yet must ensur miss combin time constraint clock length modul set correspond pareto point 41 prior work year varieti method employ determin appropri modul set one method describ jain et al 1988 gener number modul set select best one anoth method present tim mer et al 1993 comput initi modul set milp formul determin valid schedul viabl schedul found set alloc updat schedul process repeat 5 previou work clock length determin use techniqu determin singl modul set independ schedul guarante global optim solut instead tri find singl modul set method found chen jeng 1991 exhaust explor possibl modul set sinc method also exhaust explor integr divisor base clock length comput complex larg optim schedul estim comput 42 explor differ modul set fortun exhaust search necessari mani possibl modul set elimin sinc incap implement 5 method also incorpor type map problem milp formul someth methodolog yet handl see section 9 blyth r walker1500250035004500600 800 1000 1200 1400 area latenc optim paretobas curv optim solut lower bound fig 6 result diffeq use librari c modul area delay ns oper mul add 50 50 fg sub tabl 6 librari artifici complex librari oper type found data flow graph exampl case diffeq modul set must capabl perform oper f gamma g modul set elimin moreov number modul set must explor time constraint reduc number candid clock length observ time constraint deriv integr multipl clock length deriv one specif modul therefor modul set contain least one modul must explor time constraint use librari c shown tabl 5 librari 2 timmer et al 1993 diffeq exampl methodolog describ gener design space shown figur 6 32 possibl modul set 1 prune candid clock length 100n 9 time constraint result 288 tc problem solv result infeas schedul ie solut possibl vast major solut determin either pareto nonpareto point use bound heurist librari clock time constr design point nplb nprlb npilp plb prlb pilp tabl 7 statist solv diffeq use librari c effici optim design space character methodolog ffl 11100200300400200 400 600 800 1000 1200 1400 area latenc optim paretobas curv optim solut lower bound fig 7 result diffeq use librari anoth exampl consid librari shown tabl 6 artifici librari slightli less complex librari c realist modul delay use librari diffeq exampl methodolog describ gener design space shown figur 7 16 possibl modul set 9 integraldivisor candid clock length 131 time constraint almost 19000 combin even prune candid clock length 6 prune candid clock length 93 time constraint almost 9000 combin howev methodolog solv 1522 tc problem averag 135 clock length 1127 modul select time constraint 183 infeas vast major solut determin either pareto nonpareto point use bound heurist moreov entir procedur took 15 hour wallclock time without care prune search space problem could solv optim reason amount time furthermor 4 modul delay mani result design lie optim tradeoff curv although design optim solut particular clock length modul set pareto point import methodolog correctli explor design space exampl timmer et al 1993 present method begin time constraint tmax altern perform time area lowerbound find stairstep tradeoff curv even methodolog enhanc altern optim solv resourceconstrain timeconstrain schedul problem would find paretobas tradeoff curv absenc combin modul select clock length determin problem combin problem includ enhanc methodolog would fail find paretobas curv one point found timeconstrain schedul suboptim point lie optim paretobas curv point would nonminim area would use resourceconstrain schedul find minim latenc nonminim area thu compound problem give erron design curv actual lie optim area curv base blyth r walker modul area delay oper mul add 50 50 fg sub tabl 8 artifici complex librari pareto point 5 areaaxi explor view previou approach latencyaxi explor methodolog altern approach base area axi pareto point found determin set area constraint explor optim solv rc problem area constraint necessari reduc number constraint explor search entir integr rang along area axi would prohibit expens given reduc set area constraint algorithm outlin figur 2 modifi explor area axi instead start point smallest possibl area largest latenc continu reach point largest possibl area minim latenc solv rc problem minim schedul latenc area constraint variou solut determin either pareto nonpareto point use heurist exact techniqu togeth manner similar describ section 2 much way one time constraint induc one clock length area constraint correspond one modul set resourc alloc enumer possibl alloc whose result area within amax modul set give initi set candid area resourc constraint could use areaaxi methodolog size initi set reduc note may contain overli loos resourc constraint exampl resourc constraint 3 adder would loos behavior descript one addit oper gener reduc set candid resourc constraint upper bound number independ path dfg could requir resourc type could possibl execut parallel result upper bound would maxim number type resourc need alloc schedul use clock length although greatli depend modul librari dfg use appli even simpl heurist reduc number area constraint explor 80 85 given basic areaaxi methodolog clock length determin modul select problem incorpor much basic latenc axi methodolog howev areaaxi methodolog easier solv modul select clock length determin area constraint candid modul select pronounc effect effici optim design space character methodolog ffl 13 latenc axi area axi timmer base diff 1407 236 513 94 72 ar 4808 850 1240 198 tabl 9 result axisbas neighborhoodbas timmerlik explor use librari tabl 8 51 latencyaxi vs areaaxi explor due effect induc clock length problem easier solv clock length determin problem solv modul select problem time constraint latencyaxi methodolog reflect fact often candid modul select candid clock length time constraint opposit true areaaxi method area constraint deriv modul select alloc without concern clock length determin problem frequent result singl modul select mani clock length candid point consid along area axi result latencyaxi areaaxi methodolog given middl two column tabl 9 show result three differ benchmark diffeq arlattic ellipt wave filter cell tabl execut time 6 given minutessecond along total number point explor ie number tc rc problem solv note neither approach univers better time faster use areaaxi explor ewf exampl sever rc problem quit timeconsum solv optim howev express problem tc problem tend significantli faster result faster latencyaxi explor furthermor simplic modul librari use tend lend give fewer area constraint signific factor speed either method thu unclear determin priori axi choos explor 6 timmerlik explor axisbas method describ section 5 explor design space reason effect manner neither univers effect furthermor method still fairli larg number tcsrc problem solv increas effici one approach would combin two method use search methodolog similar one employ timmer et al 1993 describ paper timmer methodolog solv lower bound problem could easili adapt solv schedul problem stead adapt manner timmer methodolog essenti altern solv tc rc problem shown figur 8 first given clock length minim area resourc constraint rc problem would solv 6 execut time base sun sparc20 run solari oper system blyth r walker timmer curv tc rc tc timmer pareto candid true optim curv true pareto point rc fig 8 pitfal timmer method consid clock length modul set determi nation minim latenc resourc constraint result latenc would use time constraint correspond tc problem solv minim number resourc anoth rc problem would solv use minim number resourc etc sinc everi rc problem solv methodolog find pareto point number tcsrc problem solv reduc consider axisbas method present timmerlik methodolog consid clock length determin problem shown chaudhuri et al 1995 chen jeng 1991 clock length signific impact result design fact failur incorpor clock length determin result overlook pareto point complet optim design space timmer methodolog assum singl clock length result pareto point optim rel one clock length may fulli character design space sinc time constraint induc clock length frequent result smaller area tc solut situat depict figur 8 pareto point c found timmer methodolog sinc correspond differ clock length one use pareto point also correspond differ clock length miss favor fals pareto point b howev clock length determin problem incorpor tim mer method consid neighborhood time constraint around timmer pareto candid follow candid clock length induc time constraint closest without exceed pareto point time constraint found instead solv singl tc problem singl time con straint minimum area result solv tc problem new time constraint found use area constraint next rc problem unfortun inform previou schedul longer use prune search space describ section 2 put method distinct disadvantag axisbas method effect seen last column tabl 9 execut time neighborhoodbas timmerlik methodolog exceed axisbas methodolog even though decreas number design point explor effici optim design space character methodolog ffl 15 design space explor use simpl pivot input percentag time constraint explor perc gener candid time constraint rang tmin locat jtmin explor use latenc axi methodolog use correspond point gener candid area constraint rang amin explor amin use area axi methodolog fig 9 voyag simpl pivot methodolog explor 100 50 1407 358 224 201 138 149 246 94 52 42 45 44 44 72 ar 4808 1104 745 557 441 924 850 tabl 10 result simpl pivot 7 pivot latencyaxi areaaxi explor anoth approach combin latencyaxi areaaxi explor consid structur tradeoff curv shown figur 1 larg number pareto point cluster two region one latenc small area larg anoth area small latenc larg phenomenon also illustr figur 10 latencyaxi methodolog explor latenc axi direct increas latenc would find mani pareto point fairli quickli would wast consider amount time explor time constraint correspond pareto point highlat cluster pareto point reach use areaaxi methodolog explor area axi direct increas area similar shortcom howev shortcom overcom pivot two axi base method use latencyaxi methodolog explor higharea lowlat cluster use areaaxi methodolog explor highlat lowarea cluster process outlin figur 9 explor latenc axi direct decreas latenc obviou method pivot simpli switch latencyaxi explor areaaxi explor explor certain percentag perc latenc axi note make switch areaaxi methodolog must still explor area axi direct increas area inform previou schedul use prune search space describ section 2 stop reach last pareto point found latencyaxi methodolog result perform pivot process variou percentag blyth r walker100200300400500 1000 1500 2000 2500 3000 3500 4000 4500 area latenc ar optim paretobas curv ewf optim paretobas curv fig 10 ewf ar optim paretobas curv use librari tabl 8 latenc axi present tabl 10 note 0 column correspond immedi pivot areaaxi explor 100 column correspond use sole latencyaxi explor surprisingli tradeoff curv depict figur 10 percentag result fastest execut time fairli low 1020 sinc lowlat cluster pareto point within first 20 latenc axi unfortun howev consist percentag alway correspond best pivot point everi tradeoff curv regardless whether execut time 7 number point explor quantiti minim thu better method decid pivot must found 8 dynam pivot sinc best pivot point determin priori must determin dynam explor process sinc tradeoff curv often exhibit two cluster pareto point describ earlier one approach would determin cluster left pivot explor next point member either cluster explor latenc axi pivot would occur curv begin flatten roughli horizont line one simpl method implement dynam pivot outlin figur 11 window w constant size w size kept window contain last n design point explor mani prune nonpareto point area first element window significantli larger area correspond current time constraint point latencyaxi explor current point select pivot point word pareto point found recent curv flatten pivot latencyaxi explor areaaxi explor made 7 ewf exampl contain sever point comput expens solv rc problem thu dramat execut time increas 20 10 despit decreas point explor effici optim design space character methodolog ffl 17 design space explor use dynam window pivot input toler percentag tol time constraint window gener initi window explor window w use latenc axi methodolog use a1 point remov t1 w append next w calcul use tc method gener final window wa area constraint amin explor wa use area axi methodolog fig 11 voyag dynam pivot methodolog time constraint window diff 236 148 223 440 520 1407 72 44 ar 850 1008 620 734 821 4808 tabl 11 result dynam windowbas pivot result appli dynam windowbas pivot given tabl 11 determin signific chang area reach size current window compar chang area window percentag chang area smaller size window percentag total number time constraint pivot use area axi otherwis continu use latenc axi unfortun consist window size yield best result everi case gener window size 1015 time constraint gener seem give good result look tabl 11 first exampl shown diffeq small enough 5 time constraint statist insignific lead result domin areaaxi explor howev ewf result give strong argument use dynam pivot bad priori choic use latencyaxi explor areaaxi explor shown tabl 10 could lead significantli larger execut time 15 dynam pivot 9 result result far use librari present tabl 8 librari number differ delay complic design space explor methodolog consid clock length determin howev two altern oper type lead fairli small number blyth r walker modul area delay oper mul1 500 200 fg mul3 800 100 fg sub1 100 160 fg sub2 200 110 fg add1 90 150 fg add3 380 50 fg tabl 12 modul select intens librari latenc area timmer pivot 15 4422 437 3258 615 ar 36932 21317 31327 19217 tabl 13 result use librari mani modul selections1000200030004000 500 1000 1500 2000 2500 3000 3500 4000 4500 area latenc ar optim paretobas curv ewf optim paretobas curv fig 12 ewf ar optim paretobas curv use librari tabl 12 effici optim design space character methodolog ffl 19 modul select candid consid tabl 12 opposit fewer uniqu function unit delay sever delay multipl factor result fewer result candid clock length exampl sever function unit 50 candid clock length howev librari much larger number modul select candid result use librari present tabl 13 compar result use previou librari latencyaxi methodolog use significantli time spent explor latenc axi sinc modul select problem much difficult latencyaxi explor get time save due structur clock length determin problem ever areaaxi explor result gener faster reflect save due consid structur modul select problem first librari ewf give sever rc problem time consum solv optim correspond tc problem time consum ing thu dramat increas overal run time area axi note case number area constraint solv much higher thu save execut time must result fact structur constraint along area axi librari prior librari timmerlik explor even neighborhoodbas timmerlik explor fail produc faster run time li brari although case primari contribut factor clock length determin number possibl modul select candid gener time constraint ar ewf pivot method gave best execut time 8 time also explor fewer point timmerlik method final note result design space two benchmark also much complex librari seen figur 12 ad complex plot directli attribut complex modul select problem mani area constraint exist lead pareto point deriv correspond resourc constraint 10 conclus futur work paper examin process design space explor reduc process one character optim latencyarea tradeoff curv find pareto point curv combin problem schedul clock length determin modul select present sever explor methodolog dedic latencyaxi areaaxi explor timmerlik explor method two method one static one dynam pivot two axisbas method methodolog take advantag structur found along latenc axe care prune larg number suboptim solut level design cycl make possibl use optim schedul techniqu rather bound estim furthermor 8 diffeq benchmark give skew result size allow statist signific number pareto point incorpor within 15 design window thu allow pivot method take full advantag structur result design space blyth r walker discuss tradeoff curv domin two cluster pareto point structur along structur combin problem use effici find pareto point test use variou benchmark differ modul librari shown import consid clock length determin modul select problem conjunct schedul problem subproblem consid conjunct like often subproblem resolv prior independ schedul shown result accur reflect optim tradeoff curv mani case method consid combin problem entir miss global optim point although methodolog present solv design space explor problem optim could also use gener preliminari character replac optim schedul heurist schedul lower bound estim 9 reduct number constraint explor would similar found optim case amount execut time would lower expens optim present although methodolog allow us handl realist modul librari previou methodolog sinc consid clock length determin modul select consid type map prob lem assum oper given type map singl function unit type found modul select fulli take advantag modul librari thu complet character optim tradeoff curv methodolog particular schedul portion must enhanc handl complet typemap problem find optim solut type map problem crucial find tight heurist bound techniqu type map problem axisbas method maintain effici prune method furthermor realist model result design must develop methodolog also incorpor regist interconnect issu control effect etc r toward practic methodolog complet character optim design space sensit optim time model high level synthesi exact methodolog schedul 3d design space solut methodolog 9 note bound methodolog describ would fulli character design space one describ analyz exploit structur constraint ilp approach schedul problem optim modul set clock cycl select dsp synthesi instruct set map perform optim synthesi optim digit circuit specif design embed system modul select pipelin synthesi reclock high level synthesi reevalu design space regist transfer hardwar synthesi system clock estim base clock slack min imiz forc direct schedul behavior synthesi asic fast systemlevel areadelay curv predict tr system clock estim base clock slack minim time model highlevel synthesi specif design embed system analyz exploit structur constraint ilp approach schedul problem comprehens estim techniqu highlevel synthesi reclock highlevel synthesi comput lower bound function unit schedul instruct set map perform optim modul select pipelin synthesi synthesi optim digit circuit toward practic methodolog complet character optim design space ctr zoran salcic georg coghil bruce maunder genet algorithm highlevel optim complex datapath dataflow digit system appli soft comput v7 n3 p979994 june 2007 hyunuk jung kangnyoung lee soonhoi ha effici hardwar control synthesi synchron dataflow graph system level design ieee transact larg scale integr vlsi system v10 n4 p423428 august 2002 yannick le moullec jeanphilipp diguet thierri gourdeaux jeanluc philipp designtrott systemlevel dynam estim task first step toward platform architectur select journal embed comput v1 n4 p565586 decemb 2005 matthia gri method evalu cover design space earli design develop integr vlsi journal v38 n2 p131183 decemb 2004