
ubuntu-preinstalled/gpgparsemail:     file format elf32-littlearm


Disassembly of section .init:

00000a00 <.init>:
 a00:	push	{r3, lr}
 a04:	bl	e7c <__assert_fail@plt+0x230>
 a08:	pop	{r3, pc}

Disassembly of section .plt:

00000a0c <fdopen@plt-0x14>:
 a0c:	push	{lr}		; (str lr, [sp, #-4]!)
 a10:	ldr	lr, [pc, #4]	; a1c <fdopen@plt-0x4>
 a14:	add	lr, pc, lr
 a18:	ldr	pc, [lr, #8]!
 a1c:	strdeq	r3, [r1], -r0

00000a20 <fdopen@plt>:
 a20:	add	ip, pc, #0, 12
 a24:	add	ip, ip, #77824	; 0x13000
 a28:	ldr	pc, [ip, #1264]!	; 0x4f0

00000a2c <calloc@plt>:
 a2c:	add	ip, pc, #0, 12
 a30:	add	ip, ip, #77824	; 0x13000
 a34:	ldr	pc, [ip, #1256]!	; 0x4e8

00000a38 <strcmp@plt>:
 a38:	add	ip, pc, #0, 12
 a3c:	add	ip, ip, #77824	; 0x13000
 a40:	ldr	pc, [ip, #1248]!	; 0x4e0

00000a44 <__cxa_finalize@plt>:
 a44:	add	ip, pc, #0, 12
 a48:	add	ip, ip, #77824	; 0x13000
 a4c:	ldr	pc, [ip, #1240]!	; 0x4d8

00000a50 <fflush@plt>:
 a50:	add	ip, pc, #0, 12
 a54:	add	ip, ip, #77824	; 0x13000
 a58:	ldr	pc, [ip, #1232]!	; 0x4d0

00000a5c <free@plt>:
 a5c:			; <UNDEFINED> instruction: 0xe7fd4778
 a60:	add	ip, pc, #0, 12
 a64:	add	ip, ip, #77824	; 0x13000
 a68:	ldr	pc, [ip, #1220]!	; 0x4c4

00000a6c <fgets@plt>:
 a6c:	add	ip, pc, #0, 12
 a70:	add	ip, ip, #77824	; 0x13000
 a74:	ldr	pc, [ip, #1212]!	; 0x4bc

00000a78 <ferror@plt>:
 a78:	add	ip, pc, #0, 12
 a7c:	add	ip, ip, #77824	; 0x13000
 a80:	ldr	pc, [ip, #1204]!	; 0x4b4

00000a84 <memcpy@plt>:
 a84:	add	ip, pc, #0, 12
 a88:	add	ip, ip, #77824	; 0x13000
 a8c:	ldr	pc, [ip, #1196]!	; 0x4ac

00000a90 <execlp@plt>:
 a90:	add	ip, pc, #0, 12
 a94:	add	ip, ip, #77824	; 0x13000
 a98:	ldr	pc, [ip, #1188]!	; 0x4a4

00000a9c <signal@plt>:
 a9c:	add	ip, pc, #0, 12
 aa0:	add	ip, ip, #77824	; 0x13000
 aa4:	ldr	pc, [ip, #1180]!	; 0x49c

00000aa8 <memcmp@plt>:
 aa8:	add	ip, pc, #0, 12
 aac:	add	ip, ip, #77824	; 0x13000
 ab0:	ldr	pc, [ip, #1172]!	; 0x494

00000ab4 <stpcpy@plt>:
 ab4:	add	ip, pc, #0, 12
 ab8:	add	ip, ip, #77824	; 0x13000
 abc:	ldr	pc, [ip, #1164]!	; 0x48c

00000ac0 <__stack_chk_fail@plt>:
 ac0:	add	ip, pc, #0, 12
 ac4:	add	ip, ip, #77824	; 0x13000
 ac8:	ldr	pc, [ip, #1156]!	; 0x484

00000acc <rewind@plt>:
 acc:	add	ip, pc, #0, 12
 ad0:	add	ip, ip, #77824	; 0x13000
 ad4:	ldr	pc, [ip, #1148]!	; 0x47c

00000ad8 <dup2@plt>:
 ad8:	add	ip, pc, #0, 12
 adc:	add	ip, ip, #77824	; 0x13000
 ae0:	ldr	pc, [ip, #1140]!	; 0x474

00000ae4 <tmpfile64@plt>:
 ae4:	add	ip, pc, #0, 12
 ae8:	add	ip, ip, #77824	; 0x13000
 aec:	ldr	pc, [ip, #1132]!	; 0x46c

00000af0 <fwrite@plt>:
 af0:	add	ip, pc, #0, 12
 af4:	add	ip, ip, #77824	; 0x13000
 af8:	ldr	pc, [ip, #1124]!	; 0x464

00000afc <waitpid@plt>:
 afc:	add	ip, pc, #0, 12
 b00:	add	ip, ip, #77824	; 0x13000
 b04:	ldr	pc, [ip, #1116]!	; 0x45c

00000b08 <strcpy@plt>:
 b08:	add	ip, pc, #0, 12
 b0c:	add	ip, ip, #77824	; 0x13000
 b10:	ldr	pc, [ip, #1108]!	; 0x454

00000b14 <open64@plt>:
 b14:	add	ip, pc, #0, 12
 b18:	add	ip, ip, #77824	; 0x13000
 b1c:	ldr	pc, [ip, #1100]!	; 0x44c

00000b20 <puts@plt>:
 b20:	add	ip, pc, #0, 12
 b24:	add	ip, ip, #77824	; 0x13000
 b28:	ldr	pc, [ip, #1092]!	; 0x444

00000b2c <malloc@plt>:
 b2c:	add	ip, pc, #0, 12
 b30:	add	ip, ip, #77824	; 0x13000
 b34:	ldr	pc, [ip, #1084]!	; 0x43c

00000b38 <__libc_start_main@plt>:
 b38:	add	ip, pc, #0, 12
 b3c:	add	ip, ip, #77824	; 0x13000
 b40:	ldr	pc, [ip, #1076]!	; 0x434

00000b44 <strerror@plt>:
 b44:	add	ip, pc, #0, 12
 b48:	add	ip, ip, #77824	; 0x13000
 b4c:	ldr	pc, [ip, #1068]!	; 0x42c

00000b50 <__vfprintf_chk@plt>:
 b50:	add	ip, pc, #0, 12
 b54:	add	ip, ip, #77824	; 0x13000
 b58:	ldr	pc, [ip, #1060]!	; 0x424

00000b5c <__gmon_start__@plt>:
 b5c:	add	ip, pc, #0, 12
 b60:	add	ip, ip, #77824	; 0x13000
 b64:	ldr	pc, [ip, #1052]!	; 0x41c

00000b68 <exit@plt>:
 b68:	add	ip, pc, #0, 12
 b6c:	add	ip, ip, #77824	; 0x13000
 b70:	ldr	pc, [ip, #1044]!	; 0x414

00000b74 <strlen@plt>:
 b74:	add	ip, pc, #0, 12
 b78:	add	ip, ip, #77824	; 0x13000
 b7c:	ldr	pc, [ip, #1036]!	; 0x40c

00000b80 <strchr@plt>:
 b80:	add	ip, pc, #0, 12
 b84:	add	ip, ip, #77824	; 0x13000
 b88:	ldr	pc, [ip, #1028]!	; 0x404

00000b8c <__errno_location@plt>:
 b8c:	add	ip, pc, #0, 12
 b90:	add	ip, ip, #77824	; 0x13000
 b94:	ldr	pc, [ip, #1020]!	; 0x3fc

00000b98 <__sprintf_chk@plt>:
 b98:	add	ip, pc, #0, 12
 b9c:	add	ip, ip, #77824	; 0x13000
 ba0:	ldr	pc, [ip, #1012]!	; 0x3f4

00000ba4 <memset@plt>:
 ba4:	add	ip, pc, #0, 12
 ba8:	add	ip, ip, #77824	; 0x13000
 bac:	ldr	pc, [ip, #1004]!	; 0x3ec

00000bb0 <__printf_chk@plt>:
 bb0:	add	ip, pc, #0, 12
 bb4:	add	ip, ip, #77824	; 0x13000
 bb8:	ldr	pc, [ip, #996]!	; 0x3e4

00000bbc <fileno@plt>:
 bbc:	add	ip, pc, #0, 12
 bc0:	add	ip, ip, #77824	; 0x13000
 bc4:	ldr	pc, [ip, #988]!	; 0x3dc

00000bc8 <__fprintf_chk@plt>:
 bc8:	add	ip, pc, #0, 12
 bcc:	add	ip, ip, #77824	; 0x13000
 bd0:	ldr	pc, [ip, #980]!	; 0x3d4

00000bd4 <fclose@plt>:
 bd4:	add	ip, pc, #0, 12
 bd8:	add	ip, ip, #77824	; 0x13000
 bdc:	ldr	pc, [ip, #972]!	; 0x3cc

00000be0 <pipe@plt>:
 be0:	add	ip, pc, #0, 12
 be4:	add	ip, ip, #77824	; 0x13000
 be8:	ldr	pc, [ip, #964]!	; 0x3c4

00000bec <fork@plt>:
 bec:	add	ip, pc, #0, 12
 bf0:	add	ip, ip, #77824	; 0x13000
 bf4:	ldr	pc, [ip, #956]!	; 0x3bc

00000bf8 <putc@plt>:
 bf8:	add	ip, pc, #0, 12
 bfc:	add	ip, ip, #77824	; 0x13000
 c00:	ldr	pc, [ip, #948]!	; 0x3b4

00000c04 <fopen64@plt>:
 c04:	add	ip, pc, #0, 12
 c08:	add	ip, ip, #77824	; 0x13000
 c0c:	ldr	pc, [ip, #940]!	; 0x3ac

00000c10 <fputs@plt>:
 c10:	add	ip, pc, #0, 12
 c14:	add	ip, ip, #77824	; 0x13000
 c18:	ldr	pc, [ip, #932]!	; 0x3a4

00000c1c <abort@plt>:
 c1c:	add	ip, pc, #0, 12
 c20:	add	ip, ip, #77824	; 0x13000
 c24:	ldr	pc, [ip, #924]!	; 0x39c

00000c28 <getc@plt>:
 c28:	add	ip, pc, #0, 12
 c2c:	add	ip, ip, #77824	; 0x13000
 c30:	ldr	pc, [ip, #916]!	; 0x394

00000c34 <close@plt>:
 c34:	add	ip, pc, #0, 12
 c38:	add	ip, ip, #77824	; 0x13000
 c3c:	ldr	pc, [ip, #908]!	; 0x38c

00000c40 <strspn@plt>:
 c40:	add	ip, pc, #0, 12
 c44:	add	ip, ip, #77824	; 0x13000
 c48:	ldr	pc, [ip, #900]!	; 0x384

00000c4c <__assert_fail@plt>:
 c4c:	add	ip, pc, #0, 12
 c50:	add	ip, ip, #77824	; 0x13000
 c54:	ldr	pc, [ip, #892]!	; 0x37c

Disassembly of section .text:

00000c58 <.text>:
     c58:	svcmi	0x00f0e92d
     c5c:	blhi	bc118 <__assert_fail@plt+0xbb4cc>
     c60:	ldrbtmi	r4, [fp], #-2916	; 0xfffff49c
     c64:	movwls	fp, #16519	; 0x4087
     c68:			; <UNDEFINED> instruction: 0xf0002800
     c6c:	stmdacs	r1, {r0, r3, r4, r7, pc}
     c70:	streq	pc, [r4], -r1, lsl #2
     c74:	ldrbcc	pc, [pc, r0, lsl #2]!	; <UNPREDICTABLE>
     c78:	addhi	pc, r3, r0
     c7c:			; <UNDEFINED> instruction: 0x463c4b5e
     c80:	ldrsbhi	pc, [r8, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
     c84:	ldrbtmi	r4, [fp], #-1589	; 0xfffff9cb
     c88:	ldrsbls	pc, [r4, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
     c8c:	ldrsblt	pc, [r4, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
     c90:	mcr	4, 0, r4, cr8, cr8, {7}
     c94:	blmi	170f4dc <__assert_fail@plt+0x170e890>
     c98:	ldrbtmi	r4, [fp], #1273	; 0x4f9
     c9c:	mcr	4, 0, r4, cr8, cr11, {3}
     ca0:	blmi	168f6e8 <__assert_fail@plt+0x168ea9c>
     ca4:	movwls	r4, #21627	; 0x547b
     ca8:	ldrbtmi	r4, [fp], #-2905	; 0xfffff4a7
     cac:	blmi	16658c0 <__assert_fail@plt+0x1664c74>
     cb0:	movwls	r4, #9339	; 0x247b
     cb4:	ldrbtmi	r4, [fp], #-2904	; 0xfffff4a8
     cb8:			; <UNDEFINED> instruction: 0xf8d59301
     cbc:	strtmi	sl, [lr], -r0
     cc0:	strcc	r4, [r4, #-1575]	; 0xfffff9d9
     cc4:	mulcs	r0, sl, r8
     cc8:	tstle	r7, sp, lsr #20
     ccc:	mulcs	r1, sl, r8
     cd0:	tstle	r3, sp, lsr #20
     cd4:	mulcs	r2, sl, r8
     cd8:	rsbsle	r2, r1, r0, lsl #20
     cdc:	ldrbmi	r4, [r0], -r1, asr #12
     ce0:	mcr	7, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     ce4:	rsble	r2, lr, r0, lsl #16
     ce8:	ldrbmi	r4, [r0], -r9, asr #12
     cec:	mcr	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     cf0:	bls	6f958 <__assert_fail@plt+0x6ed0c>
     cf4:	movwcs	r1, #7783	; 0x1e67
     cf8:	ldrtmi	r4, [ip], -lr, lsr #12
     cfc:	stccs	0, cr6, [r0], {19}
     d00:	ldrdcs	sp, [r1, -fp]
     d04:			; <UNDEFINED> instruction: 0xf7ff200d
     d08:	svccs	0x0000eeca
     d0c:	ldmdavs	r4!, {r2, r3, r6, ip, lr, pc}
     d10:	strtmi	r4, [r0], -r2, asr #18
     d14:			; <UNDEFINED> instruction: 0xf7ff4479
     d18:	stmdacs	r0, {r4, r7, r9, sl, fp, sp, lr, pc}
     d1c:	stmdbmi	r0, {r2, r6, ip, lr, pc}^
     d20:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
     d24:	svc	0x006ef7ff
     d28:	stmdacs	r0, {r2, r9, sl, lr}
     d2c:			; <UNDEFINED> instruction: 0xf000d054
     d30:	strtmi	pc, [r0], -r7, lsl #31
     d34:	svc	0x004ef7ff
     d38:			; <UNDEFINED> instruction: 0x4659e03c
     d3c:			; <UNDEFINED> instruction: 0xf7ff4650
     d40:	stmdblt	r8, {r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}^
     d44:	vmulne.f32	s19, s14, s4
     d48:	strtmi	r2, [lr], -r1, lsl #6
     d4c:	subsvs	r4, r3, ip, lsr r6
     d50:	stccs	0, cr6, [r0], {19}
     d54:			; <UNDEFINED> instruction: 0xe7d4d1b1
     d58:	bne	43c5c0 <__assert_fail@plt+0x43b974>
     d5c:			; <UNDEFINED> instruction: 0xf7ff4650
     d60:	stmdblt	r0, {r2, r3, r5, r6, r9, sl, fp, sp, lr, pc}^
     d64:	vmulne.f32	s19, s14, s6
     d68:	strtmi	r2, [lr], -r1, lsl #6
     d6c:	addsvs	r4, r3, ip, lsr r6
     d70:			; <UNDEFINED> instruction: 0xd1a22c00
     d74:	cdp	7, 1, cr14, cr8, cr5, {6}
     d78:			; <UNDEFINED> instruction: 0x46501a90
     d7c:	mrc	7, 2, APSR_nzcv, cr12, cr15, {7}
     d80:	svccs	0x0001b128
     d84:	stmdami	r7!, {r0, r2, r3, r4, r5, r7, r8, sl, fp, ip, lr, pc}
     d88:			; <UNDEFINED> instruction: 0xf0004478
     d8c:	bls	17f100 <__assert_fail@plt+0x17e4b4>
     d90:	movwcs	r1, #7783	; 0x1e67
     d94:	ldrtmi	r4, [ip], -lr, lsr #12
     d98:	stccs	0, cr6, [r0], {211}	; 0xd3
     d9c:	ldr	sp, [r0, sp, lsl #3]!
     da0:	andcs	r2, sp, r1, lsl #2
     da4:	mrc	7, 3, APSR_nzcv, cr10, cr15, {7}
     da8:	bls	113a2c <__assert_fail@plt+0x112de0>
     dac:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
     db0:			; <UNDEFINED> instruction: 0xff46f000
     db4:	andlt	r2, r7, r0
     db8:	blhi	bc0b4 <__assert_fail@plt+0xbb468>
     dbc:	svchi	0x00f0e8bd
     dc0:	strtmi	r1, [lr], -r7, ror #28
     dc4:	ldrdls	lr, [r1], -sp
     dc8:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
     dcc:	mcr	7, 5, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     dd0:	ldrmi	r9, [r0], -r1, lsl #20
     dd4:	mcr	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     dd8:	mrc	7, 6, APSR_nzcv, cr8, cr15, {7}
     ddc:	tstls	r1, r1, lsr r8
     de0:			; <UNDEFINED> instruction: 0xf7ff6800
     de4:	stmdbls	r1, {r4, r5, r7, r9, sl, fp, sp, lr, pc}
     de8:	ldmdami	r1, {r1, r9, sl, lr}
     dec:			; <UNDEFINED> instruction: 0xf0004478
     df0:	svclt	0x0000f8a9
     df4:	andeq	r3, r1, r6, lsr #5
     df8:	andeq	r2, r0, sl, lsl sl
     dfc:	andeq	r2, r0, ip, lsl #16
     e00:	strdeq	r2, [r0], -r4
     e04:	strdeq	r2, [r0], -lr
     e08:	andeq	r2, r0, r0, lsl sl
     e0c:	andeq	r3, r1, r4, ror #6
     e10:	andeq	r3, r1, lr, asr r3
     e14:	andeq	r3, r1, r8, asr r3
     e18:	andeq	r3, r1, r2, asr r3
     e1c:	andeq	r2, r0, ip, ror #3
     e20:	ldrdeq	r2, [r0], -lr
     e24:	andeq	r2, r0, r0, lsr r9
     e28:	andeq	r0, r0, r0, ror #1
     e2c:	ldrdeq	r2, [r0], -sl
     e30:	andeq	r2, r0, r8, lsl r9
     e34:	bleq	3cf78 <__assert_fail@plt+0x3c32c>
     e38:	cdpeq	0, 0, cr15, cr0, cr15, {2}
     e3c:	strbtmi	fp, [sl], -r2, lsl #24
     e40:	strlt	fp, [r1], #-1028	; 0xfffffbfc
     e44:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
     e48:	ldrmi	sl, [sl], #776	; 0x308
     e4c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
     e50:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
     e54:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
     e58:			; <UNDEFINED> instruction: 0xf85a4b06
     e5c:	stmdami	r6, {r0, r1, ip, sp}
     e60:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
     e64:	mcr	7, 3, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     e68:	mrc	7, 6, APSR_nzcv, cr8, cr15, {7}
     e6c:	andeq	r3, r1, r0, lsr #1
     e70:	andeq	r0, r0, r8, asr #1
     e74:	andeq	r0, r0, r4, ror #1
     e78:	andeq	r0, r0, ip, ror #1
     e7c:	ldr	r3, [pc, #20]	; e98 <__assert_fail@plt+0x24c>
     e80:	ldr	r2, [pc, #20]	; e9c <__assert_fail@plt+0x250>
     e84:	add	r3, pc, r3
     e88:	ldr	r2, [r3, r2]
     e8c:	cmp	r2, #0
     e90:	bxeq	lr
     e94:	b	b5c <__gmon_start__@plt>
     e98:	andeq	r3, r1, r0, lsl #1
     e9c:	ldrdeq	r0, [r0], -ip
     ea0:	blmi	1d2ec0 <__assert_fail@plt+0x1d2274>
     ea4:	bmi	1d208c <__assert_fail@plt+0x1d1440>
     ea8:	addmi	r4, r3, #2063597568	; 0x7b000000
     eac:	andle	r4, r3, sl, ror r4
     eb0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     eb4:	ldrmi	fp, [r8, -r3, lsl #2]
     eb8:	svclt	0x00004770
     ebc:	andeq	r3, r1, r0, ror #2
     ec0:	andeq	r3, r1, ip, asr r1
     ec4:	andeq	r3, r1, ip, asr r0
     ec8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     ecc:	stmdbmi	r9, {r3, fp, lr}
     ed0:	bmi	2520b8 <__assert_fail@plt+0x25146c>
     ed4:	bne	2520c0 <__assert_fail@plt+0x251474>
     ed8:	svceq	0x00cb447a
     edc:			; <UNDEFINED> instruction: 0x01a1eb03
     ee0:	andle	r1, r3, r9, asr #32
     ee4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     ee8:	ldrmi	fp, [r8, -r3, lsl #2]
     eec:	svclt	0x00004770
     ef0:	andeq	r3, r1, r4, lsr r1
     ef4:	andeq	r3, r1, r0, lsr r1
     ef8:	andeq	r3, r1, r0, lsr r0
     efc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     f00:	blmi	2ae328 <__assert_fail@plt+0x2ad6dc>
     f04:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
     f08:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
     f0c:	blmi	26f4c0 <__assert_fail@plt+0x26e874>
     f10:	ldrdlt	r5, [r3, -r3]!
     f14:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
     f18:			; <UNDEFINED> instruction: 0xf7ff6818
     f1c:			; <UNDEFINED> instruction: 0xf7ffed94
     f20:	blmi	1c0e24 <__assert_fail@plt+0x1c01d8>
     f24:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
     f28:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
     f2c:	strdeq	r3, [r1], -lr
     f30:	andeq	r3, r1, r0
     f34:	andeq	r0, r0, ip, asr #1
     f38:	andeq	r3, r1, sl, ror #1
     f3c:	ldrdeq	r3, [r1], -lr
     f40:	svclt	0x0000e7c4
     f44:	bmi	5adf88 <__assert_fail@plt+0x5ad33c>
     f48:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
     f4c:	strlt	r4, [r0, #-3094]	; 0xfffff3ea
     f50:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
     f54:	cfstrsge	mvf4, [r4, #-496]	; 0xfffffe10
     f58:	movwls	r6, #6171	; 0x181b
     f5c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     f60:			; <UNDEFINED> instruction: 0xf8554b12
     f64:	stmiapl	r3!, {r2, r8, r9, fp, sp, lr}^
     f68:			; <UNDEFINED> instruction: 0xf7ff6818
     f6c:	ldmdami	r0, {r1, r4, r5, r6, r8, sl, fp, sp, lr, pc}
     f70:	tstcs	r1, r0, lsl fp
     f74:	stmdapl	r4!, {r4, r9, fp, lr}
     f78:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
     f7c:			; <UNDEFINED> instruction: 0xf7ff6820
     f80:	ldrtmi	lr, [r2], -r4, lsr #28
     f84:	tstcs	r1, fp, lsr #12
     f88:	strls	r6, [r0, #-2080]	; 0xfffff7e0
     f8c:	stcl	7, cr15, [r0, #1020]!	; 0x3fc
     f90:	andcs	r6, sl, r1, lsr #16
     f94:	mrc	7, 1, APSR_nzcv, cr0, cr15, {7}
     f98:			; <UNDEFINED> instruction: 0xf7ff2001
     f9c:	svclt	0x0000ede6
     fa0:			; <UNDEFINED> instruction: 0x00012fbe
     fa4:	ldrdeq	r0, [r0], -r4
     fa8:			; <UNDEFINED> instruction: 0x00012fb4
     fac:	andeq	r0, r0, r8, ror #1
     fb0:	ldrdeq	r0, [r0], -r8
     fb4:	andeq	r1, r0, r8, asr lr
     fb8:	andeq	r1, r0, r6, ror #28
     fbc:	bmi	72e000 <__assert_fail@plt+0x72d3b4>
     fc0:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
     fc4:	addlt	fp, r2, r0, ror r5
     fc8:	stcge	8, cr5, [r6, #-844]	; 0xfffffcb4
     fcc:	ldmdavs	fp, {r1, r3, r4, sl, fp, lr}
     fd0:			; <UNDEFINED> instruction: 0xf04f9301
     fd4:	blmi	641bdc <__assert_fail@plt+0x640f90>
     fd8:			; <UNDEFINED> instruction: 0xf855447c
     fdc:	stmiapl	r3!, {r2, r8, r9, fp, sp, lr}^
     fe0:			; <UNDEFINED> instruction: 0xf7ff6818
     fe4:	ldmdami	r6, {r1, r2, r4, r5, r8, sl, fp, sp, lr, pc}
     fe8:	tstcs	r1, r6, lsl fp
     fec:	stmdapl	r4!, {r1, r2, r4, r9, fp, lr}
     ff0:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
     ff4:			; <UNDEFINED> instruction: 0xf7ff6820
     ff8:	ldrtmi	lr, [r2], -r8, ror #27
     ffc:	tstcs	r1, fp, lsr #12
    1000:	strls	r6, [r0, #-2080]	; 0xfffff7e0
    1004:	stc	7, cr15, [r4, #1020]!	; 0x3fc
    1008:	andcs	r6, sl, r1, lsr #16
    100c:	ldcl	7, cr15, [r4, #1020]!	; 0x3fc
    1010:	blmi	213850 <__assert_fail@plt+0x212c04>
    1014:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1018:	blls	5b088 <__assert_fail@plt+0x5a43c>
    101c:	qaddle	r4, sl, r4
    1020:	pop	{r1, ip, sp, pc}
    1024:	andlt	r4, r4, r0, ror r0
    1028:			; <UNDEFINED> instruction: 0xf7ff4770
    102c:	svclt	0x0000ed4a
    1030:	andeq	r2, r1, r6, asr #30
    1034:	ldrdeq	r0, [r0], -r4
    1038:	andeq	r2, r1, r0, lsr pc
    103c:	andeq	r0, r0, r8, ror #1
    1040:	ldrdeq	r0, [r0], -r8
    1044:	andeq	r1, r0, r0, ror #27
    1048:	andeq	r1, r0, lr, ror #27
    104c:	strdeq	r2, [r1], -r4
    1050:	ldrbtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1054:	ldrbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1058:	push	{r1, r3, r4, r5, r6, sl, lr}
    105c:			; <UNDEFINED> instruction: 0xb09d4ff0
    1060:			; <UNDEFINED> instruction: 0x460458d3
    1064:	strbthi	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1068:	tstls	fp, #1769472	; 0x1b0000
    106c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1070:	ldrbtmi	r6, [r8], #2435	; 0x983
    1074:	orrlt	r6, fp, r0, asr #22
    1078:			; <UNDEFINED> instruction: 0xf0402800
    107c:	blvs	fe821788 <__assert_fail@plt+0xfe820b3c>
    1080:			; <UNDEFINED> instruction: 0xf8dfb9b0
    1084:	vst3.16	{d19-d21}, [pc :64], r0
    1088:			; <UNDEFINED> instruction: 0xf8df729e
    108c:			; <UNDEFINED> instruction: 0xf8df144c
    1090:	ldrbtmi	r0, [fp], #-1100	; 0xfffffbb4
    1094:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1098:	ldcl	7, cr15, [r8, #1020]	; 0x3fc
    109c:			; <UNDEFINED> instruction: 0xf0002800
    10a0:	blvs	fe8e178c <__assert_fail@plt+0xfe8e0b40>
    10a4:			; <UNDEFINED> instruction: 0xf0002b00
    10a8:			; <UNDEFINED> instruction: 0xf7ff81ea
    10ac:	blvs	fe83c4f4 <__assert_fail@plt+0xfe83b8a8>
    10b0:	stc	7, cr15, [ip, #-1020]	; 0xfffffc04
    10b4:	bvs	95bf3c <__assert_fail@plt+0x95b2f0>
    10b8:	stc	7, cr15, [r0, #1020]	; 0x3fc
    10bc:			; <UNDEFINED> instruction: 0xf04f6b63
    10c0:			; <UNDEFINED> instruction: 0x468136ff
    10c4:			; <UNDEFINED> instruction: 0x4618b11b
    10c8:	ldcl	7, cr15, [r8, #-1020]!	; 0xfffffc04
    10cc:	stmdage	ip, {r1, r2, r9, sl, lr}
    10d0:	stc	7, cr15, [r6, #1020]	; 0x3fc
    10d4:			; <UNDEFINED> instruction: 0xf0003001
    10d8:			; <UNDEFINED> instruction: 0xf7ff81c0
    10dc:	strmi	lr, [r4], -r8, lsl #27
    10e0:			; <UNDEFINED> instruction: 0xf0001c60
    10e4:	stfcsd	f0, [r0], {176}	; 0xb0
    10e8:			; <UNDEFINED> instruction: 0xf7ffd158
    10ec:			; <UNDEFINED> instruction: 0x4607ed50
    10f0:	svceq	0x0000f1b9
    10f4:	cmphi	sl, r0, asr #32	; <UNPREDICTABLE>
    10f8:	svclt	0x00041c71
    10fc:			; <UNDEFINED> instruction: 0xf88d2300
    1100:	andle	r3, r7, r8, lsr r0
    1104:	stmdage	lr, {r1, r2, r4, r5, r6, r7, r8, r9, fp, lr}
    1108:	tstcs	r1, r2, lsr r2
    110c:			; <UNDEFINED> instruction: 0x9600447b
    1110:	stcl	7, cr15, [r2, #-1020]	; 0xfffffc04
    1114:	strdcs	r4, [r1, -r3]
    1118:			; <UNDEFINED> instruction: 0xf7ff4478
    111c:	mcrrne	12, 15, lr, r2, cr12
    1120:			; <UNDEFINED> instruction: 0x81a5f000
    1124:	andle	r2, r5, r1, lsl #16
    1128:			; <UNDEFINED> instruction: 0xf7ff2101
    112c:	ldrdcc	lr, [r1], -r6
    1130:	bichi	pc, r2, r0
    1134:	stmdacs	r2, {r0, r2, r3, fp, ip, pc}
    1138:	tstcs	r2, r5
    113c:	stcl	7, cr15, [ip], {255}	; 0xff
    1140:			; <UNDEFINED> instruction: 0xf0003001
    1144:	movwcs	r8, #328	; 0x148
    1148:	stccs	0, cr6, [r0, #-236]	; 0xffffff14
    114c:	rscshi	pc, pc, r0
    1150:	strcc	r4, [r1], -r5, ror #21
    1154:	blge	3b0dbc <__assert_fail@plt+0x3b0170>
    1158:	ldrbtmi	r4, [sl], #-2532	; 0xfffff61c
    115c:	movwls	r4, #23780	; 0x5ce4
    1160:	blmi	ff91234c <__assert_fail@plt+0xff911700>
    1164:	andls	r4, r4, #124, 8	; 0x7c000000
    1168:	bmi	ff8ca970 <__assert_fail@plt+0xff8c9d24>
    116c:	cfstrdmi	mvd4, [r3, #492]!	; 0x1ec
    1170:	ldrbtmi	r4, [sl], #-1544	; 0xfffff9f8
    1174:	stmib	sp, {r8, r9, ip, pc}^
    1178:	ldrbtmi	r2, [sp], #-1025	; 0xfffffbff
    117c:	bmi	ff854104 <__assert_fail@plt+0xff8534b8>
    1180:	strls	r4, [r3, #-1147]	; 0xfffffb85
    1184:			; <UNDEFINED> instruction: 0x9606447a
    1188:	stc	7, cr15, [r2], {255}	; 0xff
    118c:			; <UNDEFINED> instruction: 0xf7ff6838
    1190:			; <UNDEFINED> instruction: 0x4601ecda
    1194:	ldrbtmi	r4, [r8], #-2268	; 0xfffff724
    1198:	mrc2	7, 6, pc, cr4, cr15, {7}
    119c:			; <UNDEFINED> instruction: 0xf7ff980d
    11a0:	ldmibmi	sl, {r1, r3, r6, r8, sl, fp, sp, lr, pc}^
    11a4:	ldrbtmi	r9, [r9], #-2060	; 0xfffff7f4
    11a8:	ldc	7, cr15, [sl], #-1020	; 0xfffffc04
    11ac:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    11b0:	cmnhi	r6, r0	; <UNPREDICTABLE>
    11b4:			; <UNDEFINED> instruction: 0x46384bd6
    11b8:	bvc	143dad0 <__assert_fail@plt+0x143ce84>
    11bc:	bpl	ebecd8 <__assert_fail@plt+0xebe08c>
    11c0:	movwls	r4, #33915	; 0x847b
    11c4:	vpadd.i8	q10, q10, <illegal reg q1.5>
    11c8:			; <UNDEFINED> instruction: 0xf8cd7b5b
    11cc:	vaddl.s8	q13, d5, d20
    11d0:	ldrbtmi	r5, [fp], #-2894	; 0xfffff4b2
    11d4:	blmi	ff425e04 <__assert_fail@plt+0xff4251b8>
    11d8:	strtmi	r2, [r2], r0, lsl #12
    11dc:	movwls	r4, #46203	; 0xb47b
    11e0:	stc	7, cr15, [r2, #-1020]!	; 0xfffffc04
    11e4:	strmi	r1, [r5], -r3, asr #24
    11e8:	mcrcs	0, 0, sp, cr8, cr9, {0}
    11ec:	blge	73106c <__assert_fail@plt+0x730420>
    11f0:			; <UNDEFINED> instruction: 0xf803199b
    11f4:	stmdble	r9, {r3, r4, r5, sl, fp, ip, lr}
    11f8:	vmlscs.f64	d4, d25, d8
    11fc:	andmi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1200:			; <UNDEFINED> instruction: 0xf0006821
    1204:			; <UNDEFINED> instruction: 0x46288093
    1208:	ldcl	7, cr15, [r6], #1020	; 0x3fc
    120c:	eorsle	r2, r9, sl, lsl #26
    1210:			; <UNDEFINED> instruction: 0x36014638
    1214:	stc	7, cr15, [r8, #-1020]	; 0xfffffc04
    1218:	strmi	r1, [r5], -r3, asr #24
    121c:	ldrbmi	sp, [r4], -r5, ror #3
    1220:	ldmibmi	pc!, {r1, r2, r3, r4, r7, r8, ip, sp, pc}	; <UNPREDICTABLE>
    1224:	blmi	fef4ca4c <__assert_fail@plt+0xfef4be00>
    1228:	svclt	0x008c4479
    122c:	andcs	r2, r1, #0, 4
    1230:			; <UNDEFINED> instruction: 0xf8586809
    1234:	stmdbcs	r0, {r0, r1, ip, lr}
    1238:	andcs	fp, r0, #8, 30
    123c:	bcs	1b2e8 <__assert_fail@plt+0x1a69c>
    1240:	rscshi	pc, r2, r0, asr #32
    1244:			; <UNDEFINED> instruction: 0xf7ff200a
    1248:			; <UNDEFINED> instruction: 0x4638ecd8
    124c:	stcl	7, cr15, [r2], {255}	; 0xff
    1250:			; <UNDEFINED> instruction: 0xf7ffe005
    1254:	stmdavs	r0, {r2, r3, r4, r7, sl, fp, sp, lr, pc}
    1258:			; <UNDEFINED> instruction: 0xf0402804
    125c:	andcs	r8, r0, #-2147483642	; 0x80000006
    1260:	ldrmi	r4, [r1], -r0, lsr #12
    1264:	mcrr	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    1268:	rscsle	r3, r2, r1
    126c:	blmi	fe5d3d28 <__assert_fail@plt+0xfe5d30dc>
    1270:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1274:	blls	6db2e4 <__assert_fail@plt+0x6da698>
    1278:			; <UNDEFINED> instruction: 0xf040405a
    127c:	andslt	r8, sp, fp, lsl r1
    1280:	svchi	0x00f0e8bd
    1284:	ldrbtmi	r4, [ip], #-3240	; 0xfffff358
    1288:	blcs	1b31c <__assert_fail@plt+0x1a6d0>
    128c:	mcrcs	0, 0, sp, cr8, cr14, {1}
    1290:			; <UNDEFINED> instruction: 0x4638d91b
    1294:	stcl	7, cr15, [r8], {255}	; 0xff
    1298:			; <UNDEFINED> instruction: 0xf0001c41
    129c:	stmdacs	sl, {r2, r3, r5, r7, pc}
    12a0:	eorseq	pc, r8, sp, lsl #17
    12a4:	addhi	pc, r1, r0
    12a8:			; <UNDEFINED> instruction: 0xf7ff4638
    12ac:	mcrrne	12, 11, lr, r4, cr14
    12b0:	adchi	pc, r3, r0
    12b4:			; <UNDEFINED> instruction: 0xf88d280a
    12b8:	svclt	0x00180039
    12bc:			; <UNDEFINED> instruction: 0xd1a72601
    12c0:			; <UNDEFINED> instruction: 0x26014b9a
    12c4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    12c8:	blmi	fe52dedc <__assert_fail@plt+0xfe52d290>
    12cc:	ldmdbeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
    12d0:			; <UNDEFINED> instruction: 0xf8584d97
    12d4:	ldrbtmi	r4, [sp], #-3
    12d8:	andcs	r6, r2, #2293760	; 0x230000
    12dc:	strtmi	r2, [r8], -r1, lsl #2
    12e0:	stc	7, cr15, [r6], {255}	; 0xff
    12e4:	stmdavs	r3!, {r0, r9, sp}
    12e8:			; <UNDEFINED> instruction: 0x46481c71
    12ec:	stc	7, cr15, [r0], {255}	; 0xff
    12f0:			; <UNDEFINED> instruction: 0xf7ff4638
    12f4:	mcrrne	12, 9, lr, r2, cr10
    12f8:	stmdacs	sl, {r0, r2, r3, r4, r5, r6, ip, lr, pc}
    12fc:	eorseq	pc, r8, sp, lsl #17
    1300:	blls	2f5a50 <__assert_fail@plt+0x2f4e04>
    1304:	ldmdavs	fp, {r9, sl, sp}
    1308:	mvnle	r2, r0, lsl #22
    130c:	ldrbtmi	r4, [ip], #-3209	; 0xfffff377
    1310:			; <UNDEFINED> instruction: 0xf7ff4638
    1314:	mcrrne	12, 8, lr, r5, cr10
    1318:	stmdacs	sl, {r0, r2, r3, r5, r6, ip, lr, pc}
    131c:	eorseq	pc, r8, sp, lsl #17
    1320:	stmdavs	r3!, {r1, r6, r7, r8, ip, lr, pc}
    1324:	blcs	ab2c <__assert_fail@plt+0x9ee0>
    1328:	ldrb	sp, [r1, pc, asr #3]!
    132c:			; <UNDEFINED> instruction: 0xf10d9b0e
    1330:	ldrbmi	r0, [fp, #-2360]	; 0xfffff6c8
    1334:	blls	235434 <__assert_fail@plt+0x2347e8>
    1338:	blcs	1b3ac <__assert_fail@plt+0x1a760>
    133c:			; <UNDEFINED> instruction: 0x460bd153
    1340:	tstcs	r9, r8, asr #12
    1344:			; <UNDEFINED> instruction: 0xf7ff2201
    1348:	stmdavs	r1!, {r2, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    134c:	bmi	1ebb0c0 <__assert_fail@plt+0x1eba474>
    1350:	blmi	1e8eb5c <__assert_fail@plt+0x1e8df10>
    1354:	stcge	15, cr11, [lr, #-96]	; 0xffffffa0
    1358:	ldmdbmi	r9!, {r1, r3, r4, r5, r6, sl, lr}^
    135c:	andls	r4, r4, #2063597568	; 0x7b000000
    1360:	ldrbtmi	r9, [r9], #-771	; 0xfffffcfd
    1364:			; <UNDEFINED> instruction: 0x26004c77
    1368:			; <UNDEFINED> instruction: 0x46084a77
    136c:	ldrbtmi	r4, [ip], #-2935	; 0xfffff489
    1370:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    1374:	ldrbtmi	r2, [fp], #-1025	; 0xfffffbff
    1378:	movwls	r4, #2677	; 0xa75
    137c:	ldrbtmi	r4, [sl], #-2933	; 0xfffff48b
    1380:	ldrbtmi	r9, [fp], #-1285	; 0xfffffafb
    1384:			; <UNDEFINED> instruction: 0xf7ff9606
    1388:	ldrbt	lr, [pc], r4, lsl #23
    138c:	strbmi	r4, [r8], -r1, lsr #12
    1390:	bl	fe8bf394 <__assert_fail@plt+0xfe8be748>
    1394:			; <UNDEFINED> instruction: 0xf47f3001
    1398:	ldmdavs	r8!, {r0, r1, r2, r3, r5, r7, r9, sl, fp, sp, pc}
    139c:	bl	ff4bf3a0 <__assert_fail@plt+0xff4be754>
    13a0:	stmdami	sp!, {r0, r9, sl, lr}^
    13a4:			; <UNDEFINED> instruction: 0xf7ff4478
    13a8:	stmdavs	r3!, {r0, r2, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    13ac:	adcle	r2, sp, r0, lsl #22
    13b0:	str	r2, [sl, r0, lsl #12]
    13b4:	bls	267ff8 <__assert_fail@plt+0x2673ac>
    13b8:			; <UNDEFINED> instruction: 0xd1bc4293
    13bc:	umaalcc	pc, r0, sp, r8	; <UNPREDICTABLE>
    13c0:			; <UNDEFINED> instruction: 0xd1b82b20
    13c4:	strmi	r4, [fp], -r5, ror #16
    13c8:	tstcs	r1, r2, lsl #4
    13cc:			; <UNDEFINED> instruction: 0xf7ff4478
    13d0:	stmdavs	r1!, {r4, r7, r8, r9, fp, sp, lr, pc}
    13d4:	ldmdavs	r8!, {r0, r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    13d8:	bl	fed3f3dc <__assert_fail@plt+0xfed3e790>
    13dc:	stmdami	r0!, {r0, r9, sl, lr}^
    13e0:			; <UNDEFINED> instruction: 0xf7ff4478
    13e4:	strmi	pc, [fp], -pc, lsr #27
    13e8:	tstcs	r1, sl, lsl #16
    13ec:			; <UNDEFINED> instruction: 0xf7ff2202
    13f0:	stmdavs	r1!, {r7, r8, r9, fp, sp, lr, pc}
    13f4:	ldrbmi	lr, [r4], -r3, lsr #15
    13f8:	ldrbmi	lr, [r4], -r7, lsr #14
    13fc:	ldr	r2, [r0, -r1, lsl #12]
    1400:	vpadd.i8	q10, q0, q4
    1404:	ldmdbmi	r8, {r0, r1, r3, r4, r5, r9, ip}^
    1408:	ldrbtmi	r4, [fp], #-2136	; 0xfffff7a8
    140c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1410:	ldc	7, cr15, [ip], {255}	; 0xff
    1414:	vpadd.i8	q10, q0, q3
    1418:	ldmdbmi	r6, {r0, r6, r9, ip}^
    141c:	ldrbtmi	r4, [fp], #-2134	; 0xfffff7aa
    1420:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1424:	ldc	7, cr15, [r2], {255}	; 0xff
    1428:			; <UNDEFINED> instruction: 0x460b4854
    142c:	tstcs	r1, r2, lsl #4
    1430:			; <UNDEFINED> instruction: 0xf7ff4478
    1434:			; <UNDEFINED> instruction: 0x1c71eb5e
    1438:	stmdage	lr, {r0, r1, r3, r5, fp, sp, lr}
    143c:			; <UNDEFINED> instruction: 0xf7ff2201
    1440:	stmdavs	r9!, {r3, r4, r6, r8, r9, fp, sp, lr, pc}
    1444:			; <UNDEFINED> instruction: 0xf7ffe6fe
    1448:	stmdavs	r0, {r1, r5, r7, r8, r9, fp, sp, lr, pc}
    144c:	bl	1ebf450 <__assert_fail@plt+0x1ebe804>
    1450:	stmdami	fp, {r0, r9, sl, lr}^
    1454:			; <UNDEFINED> instruction: 0xf7ff4478
    1458:			; <UNDEFINED> instruction: 0xf7fffd75
    145c:	stmdavs	r0, {r3, r4, r7, r8, r9, fp, sp, lr, pc}
    1460:	bl	1c3f464 <__assert_fail@plt+0x1c3e818>
    1464:	stmdami	r7, {r0, r9, sl, lr}^
    1468:			; <UNDEFINED> instruction: 0xf7ff4478
    146c:	ldmdavs	r8!, {r0, r1, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    1470:	bl	1a3f474 <__assert_fail@plt+0x1a3e828>
    1474:	stmdami	r4, {r0, r9, sl, lr}^
    1478:			; <UNDEFINED> instruction: 0xf7ff4478
    147c:	blmi	1100a10 <__assert_fail@plt+0x10ffdc4>
    1480:	adcvc	pc, r1, #1325400064	; 0x4f000000
    1484:	stmdami	r3, {r1, r6, r8, fp, lr}^
    1488:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    148c:			; <UNDEFINED> instruction: 0xf7ff4478
    1490:			; <UNDEFINED> instruction: 0xf7ffebde
    1494:			; <UNDEFINED> instruction: 0x4601eb58
    1498:	ldrbtmi	r4, [r8], #-2111	; 0xfffff7c1
    149c:	ldc2l	7, cr15, [r2, #-1020]	; 0xfffffc04
    14a0:	bl	1d3f4a4 <__assert_fail@plt+0x1d3e858>
    14a4:			; <UNDEFINED> instruction: 0xf7ff6800
    14a8:	strmi	lr, [r1], -lr, asr #22
    14ac:	ldrbtmi	r4, [r8], #-2107	; 0xfffff7c5
    14b0:	stc2l	7, cr15, [r8, #-1020]	; 0xfffffc04
    14b4:	bl	13f4b8 <__assert_fail@plt+0x13e86c>
    14b8:			; <UNDEFINED> instruction: 0xf7ff6838
    14bc:	strmi	lr, [r1], -r4, asr #22
    14c0:	ldrbtmi	r4, [r8], #-2103	; 0xfffff7c9
    14c4:	ldc2	7, cr15, [lr, #-1020]!	; 0xfffffc04
    14c8:			; <UNDEFINED> instruction: 0x00012eb0
    14cc:	ldrdeq	r0, [r0], -r4
    14d0:	muleq	r1, r6, lr
    14d4:	andeq	r2, r0, r6, lsl #13
    14d8:	andeq	r1, r0, r4, asr sp
    14dc:	andeq	r1, r0, r2, lsl #27
    14e0:	andeq	r1, r0, ip, ror sp
    14e4:	andeq	r1, r0, r8, ror sp
    14e8:	andeq	r1, r0, r6, lsr #27
    14ec:	muleq	r0, r8, sp
    14f0:	andeq	r1, r0, r4, lsr #27
    14f4:			; <UNDEFINED> instruction: 0x00001db8
    14f8:	andeq	r1, r0, r2, lsr #27
    14fc:	andeq	r1, r0, sl, lsl #27
    1500:	andeq	r1, r0, r0, asr sp
    1504:	andeq	r1, r0, r8, asr sp
    1508:	andeq	r1, r0, r2, lsr #27
    150c:			; <UNDEFINED> instruction: 0x00001dba
    1510:	andeq	r2, r1, r8, asr #28
    1514:	andeq	r1, r0, r6, asr #27
    1518:	andeq	r2, r1, ip, lsr #28
    151c:	andeq	r0, r0, r8, ror #1
    1520:	andeq	r2, r1, r0, ror #27
    1524:	muleq	r1, r8, ip
    1528:	andeq	r2, r1, r2, lsl #27
    152c:	andeq	r2, r1, r4, asr #26
    1530:	andeq	r1, r0, r2, asr #25
    1534:	strdeq	r2, [r1], -sl
    1538:	andeq	r1, r0, r8, lsr #23
    153c:	andeq	r1, r0, r8, lsr #23
    1540:	andeq	r1, r0, r6, asr #23
    1544:			; <UNDEFINED> instruction: 0x00001bbe
    1548:	muleq	r0, r8, fp
    154c:	andeq	r1, r0, lr, lsr #23
    1550:	andeq	r1, r0, lr, asr fp
    1554:	andeq	r1, r0, lr, asr #22
    1558:	andeq	r1, r0, ip, asr #21
    155c:	andeq	r1, r0, r8, asr #23
    1560:	ldrdeq	r1, [r0], -r8
    1564:	andeq	r2, r0, lr, lsl #6
    1568:	ldrdeq	r1, [r0], -ip
    156c:	strdeq	r1, [r0], -r6
    1570:	strdeq	r2, [r0], -sl
    1574:	andeq	r1, r0, r8, asr #19
    1578:	andeq	r1, r0, r6, lsl #20
    157c:	andeq	r1, r0, r8, ror #22
    1580:	andeq	r1, r0, r0, lsl #20
    1584:	ldrdeq	r1, [r0], -r0
    1588:	andeq	r1, r0, r4, lsr #20
    158c:	muleq	r0, r0, r2
    1590:	andeq	r1, r0, lr, asr r9
    1594:	andeq	r1, r0, ip, lsl #19
    1598:	andeq	r1, r0, r2, lsl #22
    159c:			; <UNDEFINED> instruction: 0x00001ab6
    15a0:	strdeq	r1, [r0], -r6
    15a4:	strbcc	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    15a8:	mvnsmi	lr, sp, lsr #18
    15ac:			; <UNDEFINED> instruction: 0xf8df460c
    15b0:	ldrbtmi	r1, [fp], #-1344	; 0xfffffac0
    15b4:			; <UNDEFINED> instruction: 0xf8df4616
    15b8:	ldrbtmi	r2, [r9], #-1340	; 0xfffffac4
    15bc:	addlt	r6, r4, fp, asr r8
    15c0:	stmpl	sl, {r0, r2, r9, sl, lr}
    15c4:	andls	r6, r3, #1179648	; 0x120000
    15c8:	andeq	pc, r0, #79	; 0x4f
    15cc:			; <UNDEFINED> instruction: 0x2c04bb2b
    15d0:	stccs	15, cr11, [fp], {24}
    15d4:	stccs	0, cr13, [r1], {65}	; 0x41
    15d8:	adcshi	pc, fp, r0
    15dc:	svclt	0x00042c0c
    15e0:	rscvs	r2, fp, r1, lsl #6
    15e4:	stccs	0, cr13, [r7], {10}
    15e8:	rscshi	pc, r5, r0
    15ec:			; <UNDEFINED> instruction: 0xf0002c08
    15f0:			; <UNDEFINED> instruction: 0xf1a480fa
    15f4:	blcs	42220 <__assert_fail@plt+0x415d4>
    15f8:	adchi	pc, lr, r0, asr #4
    15fc:	ldrbtcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    1600:	ldrbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    1604:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1608:	blls	db678 <__assert_fail@plt+0xdaa2c>
    160c:			; <UNDEFINED> instruction: 0xf040405a
    1610:	andcs	r8, r0, r8, lsr #4
    1614:	pop	{r2, ip, sp, pc}
    1618:	mcrne	1, 3, r8, cr3, cr0, {7}
    161c:	vqdmulh.s<illegal width 8>	d2, d0, d12
    1620:	ldm	pc, {r1, r5, r6, r9, pc}^	; <UNPREDICTABLE>
    1624:	addseq	pc, r3, r3, lsl r0	; <UNPREDICTABLE>
    1628:	tsteq	r8, sp
    162c:	tsteq	r2, r5, lsl #2
    1630:	ldrshteq	r0, [ip], #15
    1634:	ldrshteq	r0, [r6], #9
    1638:	ldrshteq	r0, [r0], #3
    163c:	rsceq	r0, sl, sp, ror #1
    1640:	ldrtcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    1644:			; <UNDEFINED> instruction: 0xf8df447a
    1648:			; <UNDEFINED> instruction: 0x200114b8
    164c:			; <UNDEFINED> instruction: 0xf7ff4479
    1650:			; <UNDEFINED> instruction: 0x2c04eab0
    1654:	stccs	15, cr11, [fp], {24}
    1658:	stmibvs	pc!, {r0, r2, r3, r4, r5, r7, r8, ip, lr, pc}^	; <UNPREDICTABLE>
    165c:			; <UNDEFINED> instruction: 0xf0002f01
    1660:	stccs	0, cr8, [r1], {150}	; 0x96
    1664:	stccs	0, cr13, [r4], {117}	; 0x75
    1668:			; <UNDEFINED> instruction: 0xf8dfd1b8
    166c:			; <UNDEFINED> instruction: 0x46301498
    1670:	rscscc	pc, pc, #79	; 0x4f
    1674:			; <UNDEFINED> instruction: 0xf0004479
    1678:			; <UNDEFINED> instruction: 0x4604feb1
    167c:			; <UNDEFINED> instruction: 0xf0002800
    1680:	stmdbge	r2, {r0, r1, r8, pc}
    1684:			; <UNDEFINED> instruction: 0xf904f001
    1688:	strmi	r6, [r6], -sl, ror #18
    168c:	cdpcs	0, 0, cr2, cr0, cr1, {0}
    1690:	tsthi	sl, r0	; <UNPREDICTABLE>
    1694:	addmi	r9, r2, r2, lsl #18
    1698:	strbtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    169c:	tstls	r1, r0, lsl #12
    16a0:			; <UNDEFINED> instruction: 0xf8df447b
    16a4:	ldrbtmi	r1, [r9], #-1128	; 0xfffffb98
    16a8:	b	fe0bf6ac <__assert_fail@plt+0xfe0bea60>
    16ac:	blcs	dbe60 <__assert_fail@plt+0xdb214>
    16b0:	tsthi	r2, r0	; <UNPREDICTABLE>
    16b4:	ldrbne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    16b8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    16bc:	ldmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    16c0:			; <UNDEFINED> instruction: 0xf0002800
    16c4:			; <UNDEFINED> instruction: 0xf8df80bb
    16c8:	ldrtmi	r1, [r0], -ip, asr #8
    16cc:			; <UNDEFINED> instruction: 0xf7ff4479
    16d0:	bllt	fe43bda8 <__assert_fail@plt+0xfe43b15c>
    16d4:			; <UNDEFINED> instruction: 0xf8df9e02
    16d8:	ldrtmi	r1, [r0], -r0, asr #8
    16dc:			; <UNDEFINED> instruction: 0xf7ff4479
    16e0:	teqlt	r0, ip, lsr #19
    16e4:	ldrtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    16e8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    16ec:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    16f0:			; <UNDEFINED> instruction: 0xf8dfbb18
    16f4:	andcs	r1, r0, #44, 8	; 0x2c000000
    16f8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    16fc:			; <UNDEFINED> instruction: 0xf85af001
    1700:			; <UNDEFINED> instruction: 0xf8dfb130
    1704:	strmi	r1, [r2], -r0, lsr #8
    1708:	ldrbtmi	r2, [r9], #-1
    170c:	b	143f710 <__assert_fail@plt+0x143eac4>
    1710:	blcs	1bdc4 <__assert_fail@plt+0x1b178>
    1714:	msrhi	SPSR_s, r0, asr #32
    1718:	strcc	pc, [ip], #-2271	; 0xfffff721
    171c:			; <UNDEFINED> instruction: 0x61aa2201
    1720:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1724:	blvs	feaedc58 <__assert_fail@plt+0xfeaed00c>
    1728:			; <UNDEFINED> instruction: 0xf0402b00
    172c:			; <UNDEFINED> instruction: 0xf7ff81c6
    1730:			; <UNDEFINED> instruction: 0x63a8e9da
    1734:			; <UNDEFINED> instruction: 0xf0002800
    1738:			; <UNDEFINED> instruction: 0x46208196
    173c:			; <UNDEFINED> instruction: 0xf836f001
    1740:	andcs	r2, r0, #67108864	; 0x4000000
    1744:	stmib	r5, {r0, r1, r3, r5, r7, sp, lr}^
    1748:	ldrb	r2, [r7, -r0, lsl #6]
    174c:	ldrbtmi	r4, [sl], #-2807	; 0xfffff509
    1750:	movwcs	lr, #6009	; 0x1779
    1754:	ldrb	r6, [r1, -fp, lsr #32]
    1758:			; <UNDEFINED> instruction: 0xf04f2c09
    175c:			; <UNDEFINED> instruction: 0xf04f0200
    1760:	rsbvs	r0, sl, r1, lsl #6
    1764:			; <UNDEFINED> instruction: 0xf000612b
    1768:	ldmmi	r1!, {r0, r3, r4, r7, pc}^
    176c:			; <UNDEFINED> instruction: 0xf7ff4478
    1770:	stmibvs	fp!, {r3, r4, r6, r7, r8, fp, sp, lr, pc}^
    1774:			; <UNDEFINED> instruction: 0xf0002b02
    1778:	blcs	1219e0 <__assert_fail@plt+0x120d94>
    177c:	svcge	0x003ef47f
    1780:	ldrbtmi	r4, [r8], #-2284	; 0xfffff714
    1784:	stmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1788:	mvnvs	r2, #67108864	; 0x4000000
    178c:	stmiami	sl!, {r1, r2, r4, r5, r8, r9, sl, sp, lr, pc}^
    1790:			; <UNDEFINED> instruction: 0xf7ff4478
    1794:	blmi	ffa7beb4 <__assert_fail@plt+0xffa7b268>
    1798:	ldrbtmi	r6, [fp], #-2410	; 0xfffff696
    179c:	ldmvs	r9, {r0, r1, r2, r3, r5, r8, r9, sp, lr}
    17a0:	rscvs	r6, sl, #3850240	; 0x3ac000
    17a4:	mvnvs	r3, r1, lsl #6
    17a8:			; <UNDEFINED> instruction: 0xf43f2900
    17ac:	blvs	1aed51c <__assert_fail@plt+0x1aec8d0>
    17b0:			; <UNDEFINED> instruction: 0xf0402b00
    17b4:			; <UNDEFINED> instruction: 0xf7ff8177
    17b8:	cmnvs	r8, #2457600	; 0x258000
    17bc:			; <UNDEFINED> instruction: 0xf47f2800
    17c0:			; <UNDEFINED> instruction: 0xf7ffaf50
    17c4:	stmdavs	r0, {r2, r5, r6, r7, r8, fp, sp, lr, pc}
    17c8:	ldmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    17cc:	ldmmi	ip, {r0, r9, sl, lr}^
    17d0:			; <UNDEFINED> instruction: 0xf7ff4478
    17d4:	ldmmi	fp, {r0, r1, r2, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}^
    17d8:			; <UNDEFINED> instruction: 0xf7ff4478
    17dc:	stmdbvs	fp!, {r1, r5, r7, r8, fp, sp, lr, pc}^
    17e0:	cmnvs	fp, r1, lsl #6
    17e4:	ldmmi	r8, {r1, r3, r8, r9, sl, sp, lr, pc}^
    17e8:			; <UNDEFINED> instruction: 0xf7ff4478
    17ec:	stmdbvs	fp!, {r1, r3, r4, r7, r8, fp, sp, lr, pc}^
    17f0:	suble	r2, r4, r0, lsl #22
    17f4:	cmnvs	fp, r1, lsl #22
    17f8:	bmi	ff53b400 <__assert_fail@plt+0xff53a7b4>
    17fc:			; <UNDEFINED> instruction: 0xe722447a
    1800:	ldrbtmi	r4, [sl], #-2771	; 0xfffff52d
    1804:	bmi	ff4fb488 <__assert_fail@plt+0xff4fa83c>
    1808:			; <UNDEFINED> instruction: 0xe71c447a
    180c:	ldrbtmi	r4, [sl], #-2770	; 0xfffff52e
    1810:	bmi	ff4bb47c <__assert_fail@plt+0xff4ba830>
    1814:			; <UNDEFINED> instruction: 0xe716447a
    1818:	ldrbtmi	r4, [sl], #-2769	; 0xfffff52f
    181c:	bmi	ff47b470 <__assert_fail@plt+0xff47a824>
    1820:			; <UNDEFINED> instruction: 0xe710447a
    1824:	ldrbtmi	r4, [sl], #-2768	; 0xfffff530
    1828:	bmi	ff43b464 <__assert_fail@plt+0xff43a818>
    182c:	smlsdx	sl, sl, r4, r4
    1830:	ldrbtmi	r4, [sl], #-2767	; 0xfffff531
    1834:	bmi	ff3fb458 <__assert_fail@plt+0xff3fa80c>
    1838:	smlsdx	r4, sl, r4, r4
    183c:	stmibmi	lr, {r1, r9, sl, fp, ip, pc}^
    1840:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    1844:	ldm	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1848:			; <UNDEFINED> instruction: 0xf0002800
    184c:	stmibmi	fp, {r0, r1, r2, r7, pc}^
    1850:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    1854:	ldm	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1858:			; <UNDEFINED> instruction: 0xf47f2800
    185c:	stmibmi	r8, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, pc}^
    1860:	strtmi	r4, [r0], -r2, lsl #12
    1864:			; <UNDEFINED> instruction: 0xf0004479
    1868:	strmi	pc, [r2], -r5, lsr #31
    186c:			; <UNDEFINED> instruction: 0xf43f2800
    1870:	stmibmi	r4, {r2, r5, r6, r8, r9, sl, fp, sp, pc}^
    1874:	ldrbtmi	r2, [r9], #-1
    1878:	ldmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    187c:	stmiami	r2, {r0, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    1880:			; <UNDEFINED> instruction: 0xf7ff4478
    1884:	ssat	pc, #26, fp, lsl #23	; <UNPREDICTABLE>
    1888:	andcs	r6, r1, sl, ror #18
    188c:	stmibmi	r0, {r0, r1, r2, r3, r4, r5, r7, r8, r9, fp, lr}^
    1890:	addmi	r4, r2, fp, ror r4
    1894:			; <UNDEFINED> instruction: 0xf7ff4479
    1898:	ldrb	lr, [r1, -ip, lsl #19]
    189c:	strhtvs	r4, [fp], -sp
    18a0:	ldrbtmi	r6, [r8], #-171	; 0xffffff55
    18a4:	ldmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    18a8:	stmdbvs	sl!, {r0, r1, r5, r6, r8, r9, sl, sp, lr, pc}^
    18ac:	addsmi	r6, sl, #962560	; 0xeb000
    18b0:	mcrge	4, 5, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
    18b4:	ldrbtmi	r4, [r8], #-2232	; 0xfffff748
    18b8:	ldmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    18bc:	andcs	r6, r0, #3850240	; 0x3ac000
    18c0:	movwcc	r6, #4906	; 0x132a
    18c4:	ldr	r6, [r9], fp, ror #3
    18c8:			; <UNDEFINED> instruction: 0x40824bb4
    18cc:	ldrbtmi	r4, [fp], #-2484	; 0xfffff64c
    18d0:			; <UNDEFINED> instruction: 0xf7ff4479
    18d4:	ldr	lr, [r0, -lr, ror #18]!
    18d8:			; <UNDEFINED> instruction: 0xf7ff4630
    18dc:			; <UNDEFINED> instruction: 0xf8dde94c
    18e0:	strmi	r8, [r7], -r8
    18e4:			; <UNDEFINED> instruction: 0xf7ff4640
    18e8:	ldrtmi	lr, [r8], #-2374	; 0xfffff6ba
    18ec:			; <UNDEFINED> instruction: 0xf7ff3002
    18f0:			; <UNDEFINED> instruction: 0x4607e91e
    18f4:			; <UNDEFINED> instruction: 0xf0002800
    18f8:	ldrtmi	r8, [r1], -fp, asr #1
    18fc:	ldm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1900:	strbmi	r2, [r1], -pc, lsr #6
    1904:	blcc	7f90c <__assert_fail@plt+0x7ecc0>
    1908:	ldm	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    190c:	vmlscs.f32	s12, s0, s29
    1910:	adcshi	pc, r3, r0
    1914:			; <UNDEFINED> instruction: 0x46384631
    1918:	stm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    191c:	suble	r2, r0, r0, lsl #16
    1920:	ldrdhi	pc, [r8], -r5	; <UNPREDICTABLE>
    1924:	svceq	0x0000f1b8
    1928:			; <UNDEFINED> instruction: 0x4641d05f
    192c:			; <UNDEFINED> instruction: 0xf7ff4638
    1930:	stmdacs	r0, {r2, r7, fp, sp, lr, pc}
    1934:	bvs	af5a10 <__assert_fail@plt+0xaf4dc4>
    1938:			; <UNDEFINED> instruction: 0xf0402b00
    193c:	blmi	fe661b4c <__assert_fail@plt+0xfe660f00>
    1940:	ldrbtmi	r4, [fp], #-2457	; 0xfffff667
    1944:	ldmmi	r9, {r0, r3, r4, r5, r6, sl, lr}
    1948:	stmib	sp, {r1, r4, r5, r9, sl, lr}^
    194c:	ldrbtmi	r8, [r8], #-1792	; 0xfffff900
    1950:	blx	d3f956 <__assert_fail@plt+0xd3ed0a>
    1954:			; <UNDEFINED> instruction: 0xf7ff4638
    1958:	strbt	lr, [lr], r4, lsl #17
    195c:	andcs	r4, r1, #148, 18	; 0x250000
    1960:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1964:			; <UNDEFINED> instruction: 0xff26f000
    1968:	stmdacs	r0, {r1, r2, r9, sl, lr}
    196c:	mcrge	4, 7, pc, cr5, cr15, {1}	; <UNPREDICTABLE>
    1970:			; <UNDEFINED> instruction: 0x46024990
    1974:	ldrbtmi	r2, [r9], #-1
    1978:	ldmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    197c:	ldrtmi	r4, [r0], -lr, lsl #19
    1980:			; <UNDEFINED> instruction: 0xf7ff4479
    1984:	stmdacs	r0, {r1, r3, r4, r6, fp, sp, lr, pc}
    1988:	stmibvs	fp!, {r3, r4, r5, r8, ip, lr, pc}^
    198c:	cmple	sp, r0, lsl #22
    1990:	andcs	r4, r0, #141312	; 0x22800
    1994:	stmib	r5, {r0, r8, sp}^
    1998:	ldrbtmi	r1, [fp], #-519	; 0xfffffdf9
    199c:	andcc	lr, r9, #3227648	; 0x314000
    19a0:	stmmi	r7, {r0, r1, r3, r6, r7, r9, sl, sp, lr, pc}
    19a4:			; <UNDEFINED> instruction: 0xf7ff4478
    19a8:	bmi	fe1bbca0 <__assert_fail@plt+0xfe1bb054>
    19ac:	ldrbtmi	r6, [sl], #-2539	; 0xfffff615
    19b0:	mvnvs	r3, r1, lsl #6
    19b4:	bcs	1bc04 <__assert_fail@plt+0x1afb8>
    19b8:	blvs	feaf5cf0 <__assert_fail@plt+0xfeaf50a4>
    19bc:			; <UNDEFINED> instruction: 0xf0402b00
    19c0:			; <UNDEFINED> instruction: 0xf7ff8087
    19c4:			; <UNDEFINED> instruction: 0x63a8e890
    19c8:	bicle	r2, r3, r0, lsl #16
    19cc:	ldm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    19d0:			; <UNDEFINED> instruction: 0xf7ff6800
    19d4:			; <UNDEFINED> instruction: 0x4601e8b8
    19d8:	ldrbtmi	r4, [r8], #-2171	; 0xfffff785
    19dc:	blx	fecbf9e0 <__assert_fail@plt+0xfecbed94>
    19e0:	ldrbtmi	r4, [r8], #-2170	; 0xfffff786
    19e4:	blx	ffabf9e8 <__assert_fail@plt+0xffabed9c>
    19e8:	bvs	afb48c <__assert_fail@plt+0xafa840>
    19ec:	teqle	r2, r0, lsl #22
    19f0:	ldmdbmi	r8!, {r0, r1, r2, r4, r5, r6, r8, r9, fp, lr}^
    19f4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    19f8:			; <UNDEFINED> instruction: 0xe7a44698
    19fc:			; <UNDEFINED> instruction: 0x46304976
    1a00:			; <UNDEFINED> instruction: 0xf7ff4479
    1a04:	orrlt	lr, r0, sl, lsl r8
    1a08:			; <UNDEFINED> instruction: 0x46304974
    1a0c:			; <UNDEFINED> instruction: 0xf7ff4479
    1a10:	cmplt	r0, r4, lsl r8
    1a14:	ldrbtmi	r4, [fp], #-2930	; 0xfffff48e
    1a18:	blcs	1ba8c <__assert_fail@plt+0x1ae40>
    1a1c:	mcrge	4, 4, pc, cr13, cr15, {1}	; <UNPREDICTABLE>
    1a20:	ldrbtmi	r4, [r8], #-2160	; 0xfffff790
    1a24:	ldmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a28:	stmibvs	fp!, {r0, r1, r2, r7, r9, sl, sp, lr, pc}^
    1a2c:	bmi	1bb0000 <__assert_fail@plt+0x1baf3b4>
    1a30:	blmi	1b89e3c <__assert_fail@plt+0x1b891f0>
    1a34:	mvnvs	r4, sl, ror r4
    1a38:	eorvs	r4, r9, #2063597568	; 0x7b000000
    1a3c:	movwcs	lr, #39365	; 0x99c5
    1a40:	blmi	1afb434 <__assert_fail@plt+0x1afa7e8>
    1a44:	ldrbtmi	r4, [fp], #-2411	; 0xfffff695
    1a48:			; <UNDEFINED> instruction: 0xe77c4479
    1a4c:	ldrbtmi	r4, [r8], #-2154	; 0xfffff796
    1a50:	blx	fed3fa54 <__assert_fail@plt+0xfed3ee08>
    1a54:	blmi	1a7b420 <__assert_fail@plt+0x1a7a7d4>
    1a58:	ldrbtmi	r4, [fp], #-2409	; 0xfffff697
    1a5c:			; <UNDEFINED> instruction: 0x46984479
    1a60:			; <UNDEFINED> instruction: 0xf7ffe771
    1a64:			; <UNDEFINED> instruction: 0xf7ffe82e
    1a68:	stmdavs	r0, {r1, r4, r7, fp, sp, lr, pc}
    1a6c:	stmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a70:	stmdami	r4!, {r0, r9, sl, lr}^
    1a74:			; <UNDEFINED> instruction: 0xf7ff4478
    1a78:	blmi	1900414 <__assert_fail@plt+0x18ff7c8>
    1a7c:	andvc	pc, r2, #1325400064	; 0x4f000000
    1a80:	stmdami	r3!, {r1, r5, r6, r8, fp, lr}^
    1a84:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    1a88:	ldrbtmi	r3, [r8], #-788	; 0xfffffcec
    1a8c:	ldm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a90:	ldmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a94:			; <UNDEFINED> instruction: 0xf7ff6800
    1a98:			; <UNDEFINED> instruction: 0x4601e856
    1a9c:	ldrbtmi	r4, [r8], #-2141	; 0xfffff7a3
    1aa0:	blx	143faa4 <__assert_fail@plt+0x143ee58>
    1aa4:	vpadd.i8	q10, q0, q6
    1aa8:	ldmdbmi	ip, {r0, r3, r5, r6, r7, r9, ip}^
    1aac:	ldrbtmi	r4, [fp], #-2140	; 0xfffff7a4
    1ab0:	tstcc	r4, #2030043136	; 0x79000000
    1ab4:			; <UNDEFINED> instruction: 0xf7ff4478
    1ab8:	blmi	16bbde8 <__assert_fail@plt+0x16bb19c>
    1abc:	sbcsvc	pc, r6, #1325400064	; 0x4f000000
    1ac0:	ldmdami	sl, {r0, r3, r4, r6, r8, fp, lr}^
    1ac4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    1ac8:	ldrbtmi	r3, [r8], #-800	; 0xfffffce0
    1acc:	ldm	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ad0:			; <UNDEFINED> instruction: 0xf44f4b57
    1ad4:	ldmdbmi	r7, {r1, r2, r9, ip, sp, lr}^
    1ad8:	ldrbtmi	r4, [fp], #-2135	; 0xfffff7a9
    1adc:	tstcc	r4, #2030043136	; 0x79000000
    1ae0:			; <UNDEFINED> instruction: 0xf7ff4478
    1ae4:	bmi	157bdbc <__assert_fail@plt+0x157b170>
    1ae8:	str	r4, [ip, #1146]!	; 0x47a
    1aec:	andeq	r2, r1, r6, asr sl
    1af0:	andeq	r2, r1, lr, asr #18
    1af4:	ldrdeq	r0, [r0], -r4
    1af8:	andeq	r2, r1, r4, lsl #18
    1afc:	andeq	r1, r0, r0, lsl sl
    1b00:	andeq	r1, r0, ip, lsr #20
    1b04:	andeq	r1, r0, r4, asr sl
    1b08:	muleq	r0, r0, r1
    1b0c:	andeq	r1, r0, r2, lsr sl
    1b10:	ldrdeq	r1, [r0], -r2
    1b14:	ldrdeq	r1, [r0], -r0
    1b18:	andeq	r1, r0, ip, asr #23
    1b1c:	andeq	r1, r0, sl, asr #23
    1b20:	andeq	r1, r0, sl, asr #23
    1b24:	andeq	r1, r0, r2, asr #23
    1b28:	andeq	r2, r1, r8, ror #17
    1b2c:	andeq	r1, r0, lr, ror r8
    1b30:	andeq	r1, r0, r0, lsl ip
    1b34:	andeq	r1, r0, lr, lsl #24
    1b38:	andeq	r1, r0, r4, lsl #18
    1b3c:	andeq	r2, r1, lr, ror #16
    1b40:	ldrdeq	r1, [r0], -r4
    1b44:	andeq	r1, r0, r4, ror #22
    1b48:	andeq	r1, r0, ip, asr fp
    1b4c:	andeq	r1, r0, ip, asr #16
    1b50:	andeq	r1, r0, sl, lsr r8
    1b54:	andeq	r1, r0, r4, lsr #16
    1b58:	andeq	r1, r0, lr, lsl #16
    1b5c:	strdeq	r1, [r0], -ip
    1b60:	andeq	r1, r0, sl, ror #15
    1b64:	ldrdeq	r1, [r0], -r8
    1b68:	andeq	r1, r0, r6, asr #15
    1b6c:			; <UNDEFINED> instruction: 0x000017b8
    1b70:	andeq	r1, r0, sl, lsr #15
    1b74:	muleq	r0, ip, r7
    1b78:	andeq	r1, r0, r6, asr r9
    1b7c:	andeq	r1, r0, r2, lsr #20
    1b80:	andeq	r1, r0, ip, lsr r9
    1b84:	andeq	r1, r0, sl, lsl #20
    1b88:	andeq	r1, r0, ip, asr #21
    1b8c:	andeq	r1, r0, r0, lsr #31
    1b90:	andeq	r1, r0, r4, lsl #21
    1b94:	ldrdeq	r1, [r0], -r2
    1b98:	andeq	r1, r0, lr, asr #21
    1b9c:	andeq	r1, r0, r2, ror #30
    1ba0:	andeq	r1, r0, r4, lsr sl
    1ba4:	andeq	r1, r0, r2, lsr #14
    1ba8:	andeq	r1, r0, r8, lsr #14
    1bac:	andeq	r1, r0, r6, asr #15
    1bb0:	andeq	r1, r0, lr, lsr r8
    1bb4:	andeq	r1, r0, r6, lsr r8
    1bb8:	andeq	r1, r0, r4, asr #16
    1bbc:	andeq	r1, r0, sl, lsr #16
    1bc0:	andeq	r1, r0, r4, lsr #15
    1bc4:	andeq	r2, r1, sl, asr r6
    1bc8:	muleq	r0, r2, r7
    1bcc:	strdeq	r1, [r0], -lr
    1bd0:	andeq	r1, r0, ip, lsr lr
    1bd4:	andeq	r1, r0, r6, ror r6
    1bd8:	andeq	r1, r0, r4, lsl r8
    1bdc:	andeq	r1, r0, r4, lsr #16
    1be0:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    1be4:	andeq	r1, r0, lr, lsr #16
    1be8:	andeq	r1, r0, r0, ror #15
    1bec:	strdeq	r1, [r0], -r8
    1bf0:	andeq	r1, r0, lr, lsl r6
    1bf4:	andeq	r1, r0, r4, lsl r6
    1bf8:	muleq	r0, r2, r7
    1bfc:	ldrdeq	r1, [r0], -r6
    1c00:	andeq	r1, r0, r0, lsl #12
    1c04:	strdeq	r1, [r0], -r8
    1c08:	muleq	r0, r4, ip
    1c0c:	andeq	r1, r0, r2, ror #6
    1c10:	andeq	r1, r0, r2, ror r6
    1c14:	andeq	r1, r0, lr, asr #12
    1c18:	andeq	r1, r0, sl, ror #24
    1c1c:	andeq	r1, r0, r8, lsr r3
    1c20:	andeq	r1, r0, r0, asr r3
    1c24:	andeq	r1, r0, r4, asr ip
    1c28:	andeq	r1, r0, r2, lsr #6
    1c2c:	muleq	r0, r2, r6
    1c30:	andeq	r1, r0, lr, lsr ip
    1c34:	andeq	r1, r0, ip, lsl #6
    1c38:	andeq	r1, r0, ip, ror r6
    1c3c:	ldrdeq	r1, [r0], -r4
    1c40:	svcmi	0x00f0e92d
    1c44:	stfs	f2, [sp, #-0]
    1c48:	strmi	r8, [r7], -r2, lsl #22
    1c4c:	subcs	r4, r0, #2896	; 0xb50
    1c50:	ldrbtmi	r4, [lr], #-3509	; 0xfffff24b
    1c54:	cfldr32pl	mvfx15, [lr, #692]	; 0x2b4
    1c58:	ldmdbpl	r5!, {r0, r1, r2, r7, ip, sp, pc}^
    1c5c:			; <UNDEFINED> instruction: 0xf50dac03
    1c60:	tstcc	r4, #2013265922	; 0x78000002
    1c64:	andsvs	r6, sp, sp, lsr #16
    1c68:	streq	pc, [r0, #-79]	; 0xffffffb1
    1c6c:			; <UNDEFINED> instruction: 0xf7fe4620
    1c70:	stmiami	lr!, {r1, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    1c74:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    1c78:	blx	ff1bdc80 <__assert_fail@plt+0xff1bd034>
    1c7c:			; <UNDEFINED> instruction: 0xf0002800
    1c80:	blmi	feae219c <__assert_fail@plt+0xfeae1550>
    1c84:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1c88:	bcs	11be5ac <__assert_fail@plt+0x11bd960>
    1c8c:	ldrbtmi	sl, [fp], #-3347	; 0xfffff2ed
    1c90:	blmi	fea2689c <__assert_fail@plt+0xfea25c50>
    1c94:	bpl	1bff7b4 <__assert_fail@plt+0x1bfeb68>
    1c98:	strbmi	r4, [fp], r0, lsl #13
    1c9c:	mcr	4, 0, r4, cr8, cr11, {3}
    1ca0:			; <UNDEFINED> instruction: 0x463a3a10
    1ca4:	orrcc	pc, r8, r1, asr #4
    1ca8:			; <UNDEFINED> instruction: 0xf7fe4628
    1cac:	stmdacs	r0, {r5, r6, r7, r9, sl, fp, sp, lr, pc}
    1cb0:	addhi	pc, r5, r0
    1cb4:	bleq	7e0e8 <__assert_fail@plt+0x7d49c>
    1cb8:	svceq	0x0001f1bb
    1cbc:	adchi	pc, r9, r0
    1cc0:			; <UNDEFINED> instruction: 0xf7fe4628
    1cc4:			; <UNDEFINED> instruction: 0x4606ef58
    1cc8:	mcrne	1, 2, fp, cr3, cr8, {1}
    1ccc:	bcs	29907c <__assert_fail@plt+0x298430>
    1cd0:	andcs	fp, r0, #2, 30
    1cd4:	strbtpl	r4, [sl], #1566	; 0x61e
    1cd8:	ldmmi	r7, {r2, ip, lr, pc}
    1cdc:	ldrbtmi	r4, [r8], #-1625	; 0xfffff9a7
    1ce0:			; <UNDEFINED> instruction: 0xf96cf7ff
    1ce4:	mrcne	1, 3, fp, cr3, cr14, {1}
    1ce8:	bcs	359098 <__assert_fail@plt+0x35844c>
    1cec:	andcs	fp, r0, #2, 30
    1cf0:	strbtpl	r4, [sl], #1566	; 0x61e
    1cf4:	blmi	fe475d18 <__assert_fail@plt+0xfe4750cc>
    1cf8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1cfc:			; <UNDEFINED> instruction: 0xf1b9b11b
    1d00:			; <UNDEFINED> instruction: 0xf0000f00
    1d04:			; <UNDEFINED> instruction: 0x463280bf
    1d08:	strbmi	r4, [r0], -r9, lsr #12
    1d0c:	cdp2	0, 0, cr15, cr6, cr0, {0}
    1d10:			; <UNDEFINED> instruction: 0xf0402800
    1d14:	blvs	8e20b8 <__assert_fail@plt+0x8e146c>
    1d18:	bmi	fe26e96c <__assert_fail@plt+0xfe26dd20>
    1d1c:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}^
    1d20:	blcs	ae270 <__assert_fail@plt+0xad624>
    1d24:	adcshi	pc, r6, r0
    1d28:	ldrbtmi	r4, [sl], #-2694	; 0xfffff57a
    1d2c:	strtmi	r4, [fp], -r6, lsl #19
    1d30:	ldrbtmi	r2, [r9], #-1
    1d34:	svc	0x003cf7fe
    1d38:	ldrbtmi	r4, [fp], #-2948	; 0xfffff47c
    1d3c:			; <UNDEFINED> instruction: 0xb16b689b
    1d40:	ldrdcs	lr, [ip, -r4]
    1d44:			; <UNDEFINED> instruction: 0xf0002a02
    1d48:			; <UNDEFINED> instruction: 0x462880b6
    1d4c:	svc	0x0060f7fe
    1d50:			; <UNDEFINED> instruction: 0xf7fe6b60
    1d54:	stmdacs	r0, {r1, r4, r7, r9, sl, fp, sp, lr, pc}
    1d58:	sbchi	pc, lr, r0, asr #32
    1d5c:			; <UNDEFINED> instruction: 0x63232302
    1d60:			; <UNDEFINED> instruction: 0xb1b16ba1
    1d64:	ldrbtmi	r4, [fp], #-2938	; 0xfffff486
    1d68:			; <UNDEFINED> instruction: 0xb193689b
    1d6c:	blcs	1cd00 <__assert_fail@plt+0x1c0b4>
    1d70:	strtmi	sp, [r0], -r8, rrx
    1d74:			; <UNDEFINED> instruction: 0xf96cf7ff
    1d78:	tstlt	r8, r0, ror #22
    1d7c:	svc	0x002af7fe
    1d80:	strcs	r6, [r0], -r0, lsr #23
    1d84:			; <UNDEFINED> instruction: 0xf7fe6366
    1d88:			; <UNDEFINED> instruction: 0x63a6ef26
    1d8c:	strvs	lr, [r7], -r4, asr #19
    1d90:	stmdbvs	r3!, {r1, r2, r5, r7, r8, sp, lr}
    1d94:	blmi	1bee268 <__assert_fail@plt+0x1bed61c>
    1d98:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1d9c:	rsble	r2, sl, r0, lsl #22
    1da0:			; <UNDEFINED> instruction: 0x61232300
    1da4:	teqlt	fp, #10682368	; 0xa30000
    1da8:	vmin.s8	d20, d1, d26
    1dac:	strtmi	r3, [r8], -r8, lsl #3
    1db0:	adcvs	r3, r3, r1, lsl #22
    1db4:	mrc	7, 2, APSR_nzcv, cr10, cr14, {7}
    1db8:			; <UNDEFINED> instruction: 0xf47f2800
    1dbc:	blvs	fe8adbb0 <__assert_fail@plt+0xfe8acf64>
    1dc0:	bmi	196e250 <__assert_fail@plt+0x196d604>
    1dc4:	ldmvs	r2, {r1, r3, r4, r5, r6, sl, lr}
    1dc8:	cmnle	ip, r0, lsl #20
    1dcc:			; <UNDEFINED> instruction: 0xf0004640
    1dd0:	stmdbmi	r2!, {r0, r1, r2, r3, r4, r6, r9, fp, ip, sp, lr, pc}^
    1dd4:			; <UNDEFINED> instruction: 0xf50d4a54
    1dd8:	ldrbtmi	r5, [r9], #-926	; 0xfffffc62
    1ddc:	stmpl	sl, {r2, r4, r8, r9, ip, sp}
    1de0:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    1de4:			; <UNDEFINED> instruction: 0xf0404051
    1de8:			; <UNDEFINED> instruction: 0xf50d809b
    1dec:	mullt	r7, lr, sp
    1df0:	blhi	bd0ec <__assert_fail@plt+0xbc4a0>
    1df4:	svchi	0x00f0e8bd
    1df8:	orrslt	r6, fp, r3, ror #16
    1dfc:	blcs	1c190 <__assert_fail@plt+0x1b544>
    1e00:	blmi	15f5f34 <__assert_fail@plt+0x15f52e8>
    1e04:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1e08:	cmple	sp, r0, lsl #22
    1e0c:	rscvs	r2, r3, r0, lsl #6
    1e10:	stmdavs	fp!, {r0, r1, r2, r6, r8, r9, sl, sp, lr, pc}
    1e14:			; <UNDEFINED> instruction: 0xf47f4553
    1e18:	stmdbvc	fp!, {r0, r1, r4, r6, r8, r9, sl, fp, sp, pc}
    1e1c:			; <UNDEFINED> instruction: 0xf47f2b20
    1e20:	ldr	sl, [lr, -pc, asr #30]!
    1e24:	blcs	1beb8 <__assert_fail@plt+0x1b26c>
    1e28:	svcge	0x003bf43f
    1e2c:	ldmvs	fp, {r0, r8, r9, fp, ip, pc}^
    1e30:			; <UNDEFINED> instruction: 0xf47f2b00
    1e34:	mrc	15, 0, sl, cr8, cr6, {1}
    1e38:			; <UNDEFINED> instruction: 0x462a1a10
    1e3c:			; <UNDEFINED> instruction: 0xf7fe2001
    1e40:			; <UNDEFINED> instruction: 0xe72eeeb8
    1e44:			; <UNDEFINED> instruction: 0xf7fe4628
    1e48:	stmdami	r6, {r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
    1e4c:	andcs	r6, r2, #166912	; 0x28c00
    1e50:	tstcs	r1, r8, ror r4
    1e54:	mcr	7, 2, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    1e58:			; <UNDEFINED> instruction: 0xf7fe6ba0
    1e5c:	stmdacs	r0, {r1, r2, r3, r9, sl, fp, sp, lr, pc}
    1e60:			; <UNDEFINED> instruction: 0xf7fed097
    1e64:	stmdavs	r0, {r2, r4, r7, r9, sl, fp, sp, lr, pc}
    1e68:	mcr	7, 3, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    1e6c:	ldmdami	lr!, {r0, r9, sl, lr}
    1e70:			; <UNDEFINED> instruction: 0xf7ff4478
    1e74:	ldmdbmi	sp!, {r0, r1, r2, r5, r6, fp, ip, sp, lr, pc}
    1e78:	andcs	r4, r1, sl, lsr #12
    1e7c:			; <UNDEFINED> instruction: 0xf7fe4479
    1e80:			; <UNDEFINED> instruction: 0xe78dee98
    1e84:			; <UNDEFINED> instruction: 0x4659483a
    1e88:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1e8c:			; <UNDEFINED> instruction: 0xf7ff4478
    1e90:			; <UNDEFINED> instruction: 0xe738f895
    1e94:	ldrbtmi	r4, [sl], #-2615	; 0xfffff5c9
    1e98:	ldmdbmi	r7!, {r3, r6, r8, r9, sl, sp, lr, pc}
    1e9c:	andcs	r4, r1, sl, lsr #12
    1ea0:			; <UNDEFINED> instruction: 0xf7fe4479
    1ea4:	ldrbt	lr, [ip], r6, lsl #29
    1ea8:			; <UNDEFINED> instruction: 0x462a4934
    1eac:	ldrbtmi	r2, [r9], #-1
    1eb0:	mrc	7, 3, APSR_nzcv, cr14, cr14, {7}
    1eb4:	ldmdami	r2!, {r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    1eb8:	tstcs	r1, fp, lsl #12
    1ebc:			; <UNDEFINED> instruction: 0xf7fe4478
    1ec0:	blvs	187d728 <__assert_fail@plt+0x187cadc>
    1ec4:	stmibvs	r2!, {r0, r6, r8, r9, sl, sp, lr, pc}
    1ec8:			; <UNDEFINED> instruction: 0xf43f2a00
    1ecc:	andls	sl, r1, pc, ror pc
    1ed0:			; <UNDEFINED> instruction: 0xf7ff4620
    1ed4:	blvs	fe8401d0 <__assert_fail@plt+0xfe83f584>
    1ed8:	mrc	7, 3, APSR_nzcv, cr12, cr14, {7}
    1edc:			; <UNDEFINED> instruction: 0x63a39b01
    1ee0:	ldrb	r6, [r3, -r3, lsr #3]!
    1ee4:	mrc	7, 2, APSR_nzcv, cr2, cr14, {7}
    1ee8:			; <UNDEFINED> instruction: 0xf7fe6800
    1eec:	strmi	lr, [r1], -ip, lsr #28
    1ef0:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
    1ef4:			; <UNDEFINED> instruction: 0xf826f7ff
    1ef8:	mcr	7, 2, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    1efc:			; <UNDEFINED> instruction: 0xf7fe6800
    1f00:	strmi	lr, [r1], -r2, lsr #28
    1f04:	ldrbtmi	r4, [r8], #-2080	; 0xfffff7e0
    1f08:			; <UNDEFINED> instruction: 0xf81cf7ff
    1f0c:	mrc	7, 1, APSR_nzcv, cr14, cr14, {7}
    1f10:			; <UNDEFINED> instruction: 0xf7fe6800
    1f14:			; <UNDEFINED> instruction: 0x4601ee18
    1f18:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
    1f1c:			; <UNDEFINED> instruction: 0xf812f7ff
    1f20:	stcl	7, cr15, [lr, #1016]	; 0x3f8
    1f24:			; <UNDEFINED> instruction: 0x000122b6
    1f28:	ldrdeq	r0, [r0], -r4
    1f2c:			; <UNDEFINED> instruction: 0xfffff92b
    1f30:	andeq	r2, r1, sl, ror r3
    1f34:	strdeq	r1, [r0], -r8
    1f38:	andeq	r1, r0, sl, ror #13
    1f3c:	andeq	r2, r1, r0, lsl r3
    1f40:	andeq	r2, r1, ip, ror #5
    1f44:	andeq	r1, r0, r6, lsl #22
    1f48:	andeq	r1, r0, sl, lsl #14
    1f4c:	andeq	r2, r1, lr, asr #5
    1f50:	andeq	r2, r1, r2, lsr #5
    1f54:	andeq	r2, r1, r0, ror r2
    1f58:	andeq	r2, r1, r4, asr #4
    1f5c:	andeq	r2, r1, lr, lsr #2
    1f60:	andeq	r2, r1, r4, lsl #4
    1f64:	andeq	r1, r0, r0, lsl #12
    1f68:	andeq	r1, r0, r4, ror #11
    1f6c:	strdeq	r1, [r0], -ip
    1f70:	andeq	r1, r0, r0, ror r5
    1f74:	andeq	r1, r0, sl, lsl #10
    1f78:	andeq	r1, r0, ip, ror #11
    1f7c:	ldrdeq	r1, [r0], -r2
    1f80:	muleq	r0, r4, r5
    1f84:	andeq	r1, r0, r6, lsr r5
    1f88:	andeq	r1, r0, lr, asr #10
    1f8c:	andeq	r1, r0, lr, lsl #9
    1f90:	stmdavs	r4, {r4, r5, r6, r8, sl, ip, sp, pc}^
    1f94:	addmi	fp, ip, #132, 2	; 0x21
    1f98:	strmi	r4, [sp], -r6, lsl #12
    1f9c:	and	sp, sp, r2, lsl #2
    1fa0:	andle	r4, fp, r5, lsr #5
    1fa4:	strtmi	r6, [r0], -r3, ror #16
    1fa8:	tstlt	r3, r9, lsr #12
    1fac:			; <UNDEFINED> instruction: 0xfff0f7ff
    1fb0:	stmdavs	r4!, {r3, r4, r5, r8, fp, ip, sp, pc}
    1fb4:	mvnsle	r2, r0, lsl #24
    1fb8:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    1fbc:			; <UNDEFINED> instruction: 0x46204634
    1fc0:			; <UNDEFINED> instruction: 0x4604bd70
    1fc4:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    1fc8:	ldrblt	fp, [r0, #-448]!	; 0xfffffe40
    1fcc:	strtmi	r4, [lr], -r5, lsl #12
    1fd0:	ldmdavs	r0!, {r0, r2, r3, r5, fp, sp, lr}^
    1fd4:			; <UNDEFINED> instruction: 0xf7ffb108
    1fd8:	ldmvs	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    1fdc:	strtmi	fp, [r0], -ip, lsr #2
    1fe0:			; <UNDEFINED> instruction: 0xf7fe6824
    1fe4:	stccs	13, cr14, [r0], {62}	; 0x3e
    1fe8:	ldmdbvs	r0!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    1fec:	ldc	7, cr15, [r8, #-1016]!	; 0xfffffc08
    1ff0:			; <UNDEFINED> instruction: 0xf7fe4630
    1ff4:	stccs	13, cr14, [r0, #-216]	; 0xffffff28
    1ff8:	ldfltp	f5, [r0, #-932]!	; 0xfffffc5c
    1ffc:	svclt	0x00004770
    2000:			; <UNDEFINED> instruction: 0x4607b5f8
    2004:	andseq	pc, r0, r2, lsl #2
    2008:			; <UNDEFINED> instruction: 0x460e4615
    200c:	stc	7, cr15, [lr, #1016]	; 0x3f8
    2010:	cmnlt	r0, r4, lsl #12
    2014:	strcs	r6, [r0, -r7, asr #32]
    2018:	addvs	r6, r7, r7
    201c:	teqlt	r6, r7, lsl #6
    2020:	strtmi	r4, [r5], #-1578	; 0xfffff9d6
    2024:	ldrtmi	r3, [r1], -ip
    2028:	stc	7, cr15, [ip, #-1016]!	; 0xfffffc08
    202c:	strtmi	r7, [r0], -pc, lsr #6
    2030:	svclt	0x0000bdf8
    2034:	ldrlt	fp, [r0, #-320]	; 0xfffffec0
    2038:	strtmi	r4, [r0], -r4, lsl #12
    203c:			; <UNDEFINED> instruction: 0xf7fe6824
    2040:	stccs	13, cr14, [r0], {16}
    2044:	ldfltd	f5, [r0, #-996]	; 0xfffffc1c
    2048:	svclt	0x00004770
    204c:	svcmi	0x00f8e92d
    2050:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2054:	strmi	sp, [r8], -r1, asr #32
    2058:	ldrmi	r4, [r0], lr, lsl #12
    205c:	stc	7, cr15, [sl, #1016]	; 0x3f8
    2060:	bllt	1613878 <__assert_fail@plt+0x1612c2c>
    2064:	stmiavs	sp!, {r0, r1, r2, r9, sl, lr}
    2068:	eorsle	r2, r6, r0, lsl #26
    206c:	beq	3e1b0 <__assert_fail@plt+0x3d564>
    2070:	stmdavs	fp!, {r0, r4, r6, r7, r9, sl, lr}^
    2074:			; <UNDEFINED> instruction: 0xf105b9e3
    2078:	teqcs	sl, r8, lsl #22
    207c:			; <UNDEFINED> instruction: 0xf7fe4658
    2080:			; <UNDEFINED> instruction: 0xb1a8ed80
    2084:			; <UNDEFINED> instruction: 0x000bebb0
    2088:	mvnslt	sp, r2, lsl r0
    208c:	svclt	0x003442a0
    2090:	andcs	r2, r1, r0
    2094:	ldrbmi	fp, [r8], -r0, ror #2
    2098:	ldrtmi	r4, [r1], -r2, lsr #12
    209c:	stc	7, cr15, [r4, #-1016]	; 0xfffffc08
    20a0:			; <UNDEFINED> instruction: 0xf1b8b930
    20a4:			; <UNDEFINED> instruction: 0xf1093fff
    20a8:	andsle	r0, r4, r1, lsl #18
    20ac:	andsle	r4, r4, r1, asr #11
    20b0:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
    20b4:			; <UNDEFINED> instruction: 0x4650d1dd
    20b8:	svchi	0x00f8e8bd
    20bc:	ldclpl	14, cr1, [r2], #268	; 0x10c
    20c0:	svclt	0x00122a2a
    20c4:	strcs	r2, [r1, -r0, lsl #14]
    20c8:	bfi	r4, ip, #12, #1
    20cc:	blx	fec08cd4 <__assert_fail@plt+0xfec08088>
    20d0:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    20d4:	ssatmi	lr, #11, lr, asr #15
    20d8:	strtmi	lr, [sl], sl, ror #15
    20dc:	pop	{r4, r6, r9, sl, lr}
    20e0:	svclt	0x00008ff8
    20e4:	teqcs	sl, r8, lsr r5
    20e8:			; <UNDEFINED> instruction: 0xf7fe4605
    20ec:	blne	113d61c <__assert_fail@plt+0x113c9d0>
    20f0:	teqlt	r4, r0	; <illegal shifter operand>
    20f4:	strtmi	r4, [r8], -fp, lsl #18
    20f8:			; <UNDEFINED> instruction: 0xf7fe4479
    20fc:	adcmi	lr, r0, #10368	; 0x2880
    2100:	andcs	sp, r0, r1
    2104:	stmdami	r8, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    2108:	ldrbtmi	r7, [r8], #-2089	; 0xfffff7d7
    210c:	ldc	7, cr15, [r8, #-1016]!	; 0xfffffc08
    2110:			; <UNDEFINED> instruction: 0xf080fab0
    2114:			; <UNDEFINED> instruction: 0xbd380940
    2118:			; <UNDEFINED> instruction: 0xf7fe4628
    211c:	strmi	lr, [r4], -ip, lsr #26
    2120:	svclt	0x0000e7e7
    2124:	andeq	r1, r0, ip, asr #12
    2128:	andeq	r1, r0, lr, ror r6
    212c:	push	{r2, r4, r5, r9, fp, lr}
    2130:	ldrbtmi	r4, [sl], #-1008	; 0xfffffc10
    2134:			; <UNDEFINED> instruction: 0x46044290
    2138:	stmdavc	r3, {r0, r1, r2, r3, r6, ip, lr, pc}
    213c:			; <UNDEFINED> instruction: 0x4610b3d3
    2140:	ldrmi	r4, [sl], -r5, lsr #12
    2144:	addsmi	r2, r1, #1073741843	; 0x40000013
    2148:	stfeqp	f7, [r1], #-648	; 0xfffffd78
    214c:	mulsle	r0, r0, r6
    2150:	svceq	0x0019f1bc
    2154:	lgneqdp	f7, f1
    2158:	svclt	0x00984616
    215c:	strteq	pc, [r0], -r2, lsr #32
    2160:	svceq	0x0019f1be
    2164:	svclt	0x0098460f
    2168:	streq	pc, [r0, -r1, lsr #32]!
    216c:	adcsmi	r4, r7, #143654912	; 0x8900000
    2170:			; <UNDEFINED> instruction: 0xf815d13d
    2174:			; <UNDEFINED> instruction: 0xf8102f01
    2178:	tstlt	sl, #1, 30
    217c:	mvnle	r2, r0, lsl #18
    2180:	svclt	0x00182b3a
    2184:	andsle	r2, r5, r1, lsl #4
    2188:	svclt	0x00082b2d
    218c:	andle	r2, fp, r1, lsl #4
    2190:	rsbeq	pc, r1, r3, lsr #3
    2194:	smlaltbeq	pc, r1, r3, r1	; <UNPREDICTABLE>
    2198:	ldmdacs	r9, {r1, r4, r5, r6, r8, ip, sp, pc}
    219c:	msreq	CPSR_, #-1073741784	; 0xc0000028
    21a0:	andeq	pc, r0, #79	; 0x4f
    21a4:	eorvc	sp, r3, r0, lsl #16
    21a8:	svccc	0x0001f814
    21ac:	svclt	0x00182b00
    21b0:	mvnle	r2, sl, lsr fp
    21b4:	mvnshi	lr, #12386304	; 0xbd0000
    21b8:			; <UNDEFINED> instruction: 0xf1032919
    21bc:	ldmle	r3!, {r5, r8, r9}^
    21c0:	ldrb	r7, [r1, r3, lsr #32]!
    21c4:			; <UNDEFINED> instruction: 0xf1a1b149
    21c8:	ldmdacs	r9, {r0, r5, r6}
    21cc:			; <UNDEFINED> instruction: 0x4690bf98
    21d0:			; <UNDEFINED> instruction: 0xf021d8d6
    21d4:	strbmi	r0, [r1, #2336]	; 0x920
    21d8:	blmi	2b6928 <__assert_fail@plt+0x2b5cdc>
    21dc:	blgt	1d33d0 <__assert_fail@plt+0x1d2784>
    21e0:	eorvs	r7, r0, fp, lsl r8
    21e4:			; <UNDEFINED> instruction: 0x73236061
    21e8:	pop	{r1, r5, r7, sp, lr}
    21ec:			; <UNDEFINED> instruction: 0xf1bc83f0
    21f0:	svclt	0x00980f19
    21f4:	stmdaeq	r0!, {r1, r5, ip, sp, lr, pc}
    21f8:	svceq	0x0019f1be
    21fc:	strb	sp, [sl, r9, ror #19]!
    2200:	andeq	r1, r0, r2, ror #12
    2204:			; <UNDEFINED> instruction: 0x000015b8
    2208:			; <UNDEFINED> instruction: 0x4605b5f8
    220c:	andcs	r4, r1, lr, lsl #12
    2210:			; <UNDEFINED> instruction: 0xf7fe2120
    2214:	strmi	lr, [r4], -ip, lsl #24
    2218:	tstcs	r4, r0, ror #3
    221c:			; <UNDEFINED> instruction: 0xf7fe2001
    2220:	strmi	lr, [r3], -r6, lsl #24
    2224:			; <UNDEFINED> instruction: 0xf100b1c0
    2228:	lslvs	r0, r8, #4
    222c:	stmib	r4, {r5, r6, r8, sp, lr}^
    2230:	sbcvs	r5, r2, r0, lsl #12
    2234:	stmiavs	r7!, {r0, r2, r4, r5, r6, r8, ip, sp, pc}
    2238:	ldrtmi	fp, [r0], -r7, ror #18
    223c:	tstcs	r1, r2, lsr #12
    2240:	teqlt	r8, r8, lsr #15
    2244:	stmdbvs	r0!, {r5, r7, sp, lr}^
    2248:	mrc2	7, 5, pc, cr14, cr15, {7}
    224c:			; <UNDEFINED> instruction: 0xf7fe4620
    2250:	ldrtmi	lr, [ip], -r8, lsl #24
    2254:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    2258:	ldrmi	r4, [ip], -r0, lsr #12
    225c:	stc	7, cr15, [r0], {254}	; 0xfe
    2260:	svclt	0x0000e7f8
    2264:	stmdavs	r3, {r3, r4, r7, r8, ip, sp, pc}
    2268:			; <UNDEFINED> instruction: 0x4604b510
    226c:	stmvs	r2, {r0, r1, r3, r4, r5, r8, ip, sp, pc}
    2270:	strmi	fp, [r2], -sl, lsr #18
    2274:	stmdavs	r0, {r0, r1, r8, sp}^
    2278:			; <UNDEFINED> instruction: 0xb1004798
    227c:	stmdbvs	r0!, {r5, r7, sp, lr}^
    2280:	mcr2	7, 5, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    2284:	pop	{r5, r9, sl, lr}
    2288:			; <UNDEFINED> instruction: 0xf7fe4010
    228c:	ldrbmi	fp, [r0, -r7, ror #23]!
    2290:	stmdavs	r3, {r3, r4, r7, r8, ip, sp, pc}
    2294:			; <UNDEFINED> instruction: 0x4604b510
    2298:	stmvs	r2, {r0, r1, r3, r4, r5, r8, ip, sp, pc}
    229c:	strmi	fp, [r2], -sl, lsr #18
    22a0:	stmdavs	r0, {r1, r8, sp}^
    22a4:			; <UNDEFINED> instruction: 0xb1004798
    22a8:	stmdbvs	r0!, {r5, r7, sp, lr}^
    22ac:	mcr2	7, 4, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    22b0:	pop	{r5, r9, sl, lr}
    22b4:			; <UNDEFINED> instruction: 0xf7fe4010
    22b8:			; <UNDEFINED> instruction: 0x4770bbd1
    22bc:	cmplt	fp, r3, lsl #16
    22c0:	ldrlt	r6, [r0, #-2178]	; 0xfffff77e
    22c4:	andcs	r4, r0, r4, lsl #12
    22c8:	stmdavs	r0!, {r1, r3, r5, r8, fp, ip, sp, pc}^
    22cc:	tstcs	r5, r2, lsr #12
    22d0:			; <UNDEFINED> instruction: 0xb1004798
    22d4:	ldclt	0, cr6, [r0, #-640]	; 0xfffffd80
    22d8:			; <UNDEFINED> instruction: 0x47704618
    22dc:	mvnsmi	lr, sp, lsr #18
    22e0:	stmibvs	r0, {r0, r2, r3, r4, r9, sl, lr}
    22e4:	mrc2	7, 5, pc, cr2, cr15, {7}
    22e8:	stmdacs	r0, {r1, r2, r9, sl, lr}
    22ec:			; <UNDEFINED> instruction: 0xf100d056
    22f0:	strbmi	r0, [r0], -r8, lsl #16
    22f4:	ldc	7, cr15, [lr], #-1016	; 0xfffffc08
    22f8:	mcrrne	8, 3, r6, r7, cr4
    22fc:	and	fp, sl, r4, lsr r9
    2300:	ldc	7, cr15, [r8], #-1016	; 0xfffffc08
    2304:	mcrrne	8, 2, r6, r3, cr4
    2308:			; <UNDEFINED> instruction: 0xb124441f
    230c:			; <UNDEFINED> instruction: 0xf1046863
    2310:	blcs	2338 <__assert_fail@plt+0x16ec>
    2314:			; <UNDEFINED> instruction: 0x4638d1f4
    2318:	stc	7, cr15, [r8], {254}	; 0xfe
    231c:	lslslt	r4, r4, #12
    2320:	strcs	r4, [sl, -r1, asr #12]
    2324:	bl	ff1c0324 <__assert_fail@plt+0xff1bf6d8>
    2328:	blvc	80330 <__assert_fail@plt+0x7f6e4>
    232c:	ldmdblt	r6!, {r1, r2, r4, r5, fp, sp, lr}
    2330:			; <UNDEFINED> instruction: 0xf7fee00a
    2334:			; <UNDEFINED> instruction: 0xf800ebc0
    2338:	ldmdavs	r6!, {r0, r8, r9, fp, ip, sp, lr}
    233c:	ldmdavs	r3!, {r1, r2, r5, r8, ip, sp, pc}^
    2340:	tsteq	r8, r6, lsl #2	; <UNPREDICTABLE>
    2344:	mvnsle	r2, r0, lsl #22
    2348:			; <UNDEFINED> instruction: 0xf8002300
    234c:	bicslt	r3, sp, r1, lsl #24
    2350:			; <UNDEFINED> instruction: 0x4620213a
    2354:	ldc	7, cr15, [r4], {254}	; 0xfe
    2358:	stmdavc	r2, {r5, r6, r7, r8, ip, sp, pc}^
    235c:	bcc	249470 <__assert_fail@plt+0x248824>
    2360:	bcs	5eeeb0 <__assert_fail@plt+0x5ee264>
    2364:	andscs	sp, r3, lr, lsl #16
    2368:	addeq	pc, r0, r0, asr #5
    236c:	vpmax.s8	d15, d2, d16
    2370:	strle	r0, [r7, #-2001]	; 0xfffff82f
    2374:	svccs	0x0001f813
    2378:	sbcslt	r3, r2, #36864	; 0x9000
    237c:	blx	80cbe0 <__assert_fail@plt+0x80bf94>
    2380:	stmdble	r4, {r1, r8, ip, sp, lr, pc}
    2384:	eorvs	r1, fp, fp, lsl fp
    2388:	pop	{r5, r9, sl, lr}
    238c:			; <UNDEFINED> instruction: 0x07ca81f0
    2390:	udf	#32064	; 0x7d40
    2394:	strtmi	r6, [r0], -r8, lsr #32
    2398:	ldrhhi	lr, [r0, #141]!	; 0x8d
    239c:	bl	ffdc039c <__assert_fail@plt+0xffdbf750>
    23a0:	andvs	r4, r6, r4, lsr r6
    23a4:	svclt	0x0000e7f0
    23a8:	stmdavs	sl, {r3, r4, r7, r8, ip, sp, pc}
    23ac:	andsle	r4, r0, r2, lsl #5
    23b0:	teqlt	fp, r3, lsl #19
    23b4:	ldrmi	fp, [r3], -r2, asr #2
    23b8:	blcs	24050c <__assert_fail@plt+0x23f8c0>
    23bc:	svclt	0x00082a00
    23c0:	andvs	r4, sl, r2, lsl #12
    23c4:			; <UNDEFINED> instruction: 0x47704618
    23c8:	stmdblt	fp!, {r0, r1, r3, r4, r7, fp, sp, lr}
    23cc:	ldrmi	r6, [r8], -r8
    23d0:	movwcs	r4, #1904	; 0x770
    23d4:			; <UNDEFINED> instruction: 0x47704618
    23d8:			; <UNDEFINED> instruction: 0xe7ec461a
    23dc:	svcmi	0x00f0e92d
    23e0:	stc	12, cr4, [sp, #-940]!	; 0xfffffc54
    23e4:	blmi	ffae4ffc <__assert_fail@plt+0xffae43b0>
    23e8:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    23ec:	ldmdavs	fp, {r0, r3, r7, ip, sp, pc}
    23f0:			; <UNDEFINED> instruction: 0xf04f9307
    23f4:	orrlt	r0, r2, #0, 6
    23f8:			; <UNDEFINED> instruction: 0xf7ff6980
    23fc:	strmi	pc, [r3], r7, lsr #28
    2400:			; <UNDEFINED> instruction: 0xf7feb360
    2404:			; <UNDEFINED> instruction: 0xf10bebc4
    2408:	movwcs	r0, #1544	; 0x608
    240c:	movwls	r2, #24890	; 0x613a
    2410:	andvs	r9, r3, r5
    2414:			; <UNDEFINED> instruction: 0xf7fe4630
    2418:			; <UNDEFINED> instruction: 0x4604ebb4
    241c:	suble	r2, r2, r0, lsl #16
    2420:	suble	r1, r0, r7, lsl #23
    2424:	movwcs	r4, #52700	; 0xcddc
    2428:	ldrbtmi	r4, [sp], #-2524	; 0xfffff624
    242c:	and	r4, r4, r9, ror r4
    2430:	svcne	0x0008f855
    2434:	eorsle	r2, r9, r0, lsl #18
    2438:	addsmi	r6, pc, #7012352	; 0x6b0000
    243c:			; <UNDEFINED> instruction: 0x463ad1f8
    2440:			; <UNDEFINED> instruction: 0xf7fe4630
    2444:	stmdacs	r0, {r1, r4, r5, r8, r9, fp, sp, lr, pc}
    2448:	blmi	ff576c18 <__assert_fail@plt+0xff575fcc>
    244c:	mcr	4, 0, r4, cr8, cr11, {3}
    2450:	movwcc	r3, #51856	; 0xca90
    2454:	bcc	43dc80 <__assert_fail@plt+0x43d034>
    2458:			; <UNDEFINED> instruction: 0x4693e031
    245c:	blmi	ff354fa8 <__assert_fail@plt+0xff35435c>
    2460:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2464:	blls	1dc4d4 <__assert_fail@plt+0x1db888>
    2468:			; <UNDEFINED> instruction: 0xf040405a
    246c:	ldrbmi	r8, [r8], -pc, lsl #3
    2470:	ldc	0, cr11, [sp], #36	; 0x24
    2474:	pop	{r2, r8, r9, fp, pc}
    2478:	mrc	15, 0, r8, cr8, cr0, {7}
    247c:			; <UNDEFINED> instruction: 0x463a0a10
    2480:			; <UNDEFINED> instruction: 0xf7ff4629
    2484:			; <UNDEFINED> instruction: 0x4606fdbd
    2488:			; <UNDEFINED> instruction: 0xf0402800
    248c:	ldmib	sp, {r0, r2, r8, pc}^
    2490:	ldmdavs	sp, {r0, r2, sl, ip, sp}
    2494:	strtmi	fp, [r0], -ip, lsr #2
    2498:			; <UNDEFINED> instruction: 0xf7fe6824
    249c:			; <UNDEFINED> instruction: 0x2c00eae2
    24a0:	blls	176c8c <__assert_fail@plt+0x176040>
    24a4:			; <UNDEFINED> instruction: 0xf04f601d
    24a8:	ldrb	r0, [r7, r0, lsl #22]
    24ac:	ldrbtmi	r4, [fp], #-3006	; 0xfffff442
    24b0:	andseq	pc, ip, #-1073741824	; 0xc0000000
    24b4:	cdp	3, 0, cr3, cr8, cr4, {1}
    24b8:	vmov	s19, r2
    24bc:	stmdavc	r7!, {r4, r9, fp, ip, sp}^
    24c0:	stclne	3, cr2, [r5], #-76	; 0xffffffb4
    24c4:	orreq	pc, r0, #192, 4
    24c8:	movwls	r2, #13824	; 0x3600
    24cc:	movwls	sl, #6918	; 0x1b06
    24d0:	svccs	0x0028b31f
    24d4:	stclne	15, cr11, [ip], #-8
    24d8:	tstcs	r1, r0, lsl #14
    24dc:	svccs	0x005bd03e
    24e0:	svccs	0x0022bf18
    24e4:	strcs	fp, [r1], #-3852	; 0xfffff0f4
    24e8:	rsbsle	r2, sp, r0, lsl #8
    24ec:	beq	fe43dd54 <__assert_fail@plt+0xfe43d108>
    24f0:			; <UNDEFINED> instruction: 0xf7fe4639
    24f4:	stmdacs	r0, {r1, r2, r6, r8, r9, fp, sp, lr, pc}
    24f8:	andcs	sp, r1, #100	; 0x64
    24fc:	andcs	r4, r4, r9, lsr #12
    2500:	ldc2l	7, cr15, [lr, #-1020]!	; 0xfffffc04
    2504:	sbcle	r2, r2, r0, lsl #16
    2508:	strtmi	r9, [r6], -r1, lsl #22
    250c:	andls	r1, r1, ip, ror #24
    2510:	stmdavc	pc!, {r3, r4, sp, lr}^	; <UNPREDICTABLE>
    2514:	svccs	0x00004625
    2518:			; <UNDEFINED> instruction: 0xf8dbd1db
    251c:			; <UNDEFINED> instruction: 0xf1bbb000
    2520:			; <UNDEFINED> instruction: 0xf0000f00
    2524:			; <UNDEFINED> instruction: 0xf8db8124
    2528:	blcs	e540 <__assert_fail@plt+0xd8f4>
    252c:	tsthi	pc, r0	; <UNPREDICTABLE>
    2530:	streq	pc, [r8], #-267	; 0xfffffef5
    2534:	mulvc	r8, fp, r8
    2538:	strb	r4, [ip, r5, lsr #12]!
    253c:			; <UNDEFINED> instruction: 0xf810b11b
    2540:	stmiblt	sl, {r1, r8, r9, sl, fp, sp}
    2544:	strcs	r4, [r1, -r4, lsl #12]
    2548:	ldrdcc	pc, [r0], -fp
    254c:	ldmdavs	lr, {r0, r1, r3, r6, r8, r9, ip, sp, pc}^
    2550:			; <UNDEFINED> instruction: 0xf0002e00
    2554:			; <UNDEFINED> instruction: 0xf1038109
    2558:	ldrmi	r0, [fp], r8, lsl #8
    255c:	blcs	205f0 <__assert_fail@plt+0x1f9a4>
    2560:	strdlt	sp, [r7, r2]
    2564:			; <UNDEFINED> instruction: 0x4620461a
    2568:	strmi	r2, [r4], -r2, lsr #20
    256c:	svccc	0x0001f814
    2570:	bcs	1736608 <__assert_fail@plt+0x17359bc>
    2574:	qadd16mi	fp, r0, ip
    2578:	mvnle	r4, sl, lsl r6
    257c:	ldrdcc	lr, [r1, -lr]
    2580:	rscle	r2, r1, r0, lsl #30
    2584:	blcs	a53e78 <__assert_fail@plt+0xa5322c>
    2588:	svcvc	0x0001f814
    258c:	blcs	a365d8 <__assert_fail@plt+0xa3598c>
    2590:	blcs	8b696c <__assert_fail@plt+0x8b5d20>
    2594:	svccs	0x0000d009
    2598:			; <UNDEFINED> instruction: 0xf8dbd1f4
    259c:	blcs	e5a4 <__assert_fail@plt+0xd958>
    25a0:	stmdavc	r7!, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    25a4:			; <UNDEFINED> instruction: 0x4625461e
    25a8:			; <UNDEFINED> instruction: 0x463be7b5
    25ac:	bicsle	r2, r9, r0, lsl #30
    25b0:	stmdbcc	r1, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    25b4:	strcs	sp, [r0], -pc, ror #3
    25b8:	str	r4, [ip, r5, lsr #12]!
    25bc:	mvnle	r2, r0, lsl #22
    25c0:	bfc	r4, (invalid: 12:1)
    25c4:	movweq	pc, #37287	; 0x91a7	; <UNPREDICTABLE>
    25c8:	blcs	5ef13c <__assert_fail@plt+0x5ee4f0>
    25cc:	addhi	pc, r7, r0, asr #4
    25d0:	svccs	0x005e3f21
    25d4:	adchi	pc, r6, r0, asr #4
    25d8:			; <UNDEFINED> instruction: 0xf0002e00
    25dc:	stclne	0, cr8, [ip], #-812	; 0xfffffcd4
    25e0:	strcs	r7, [r1], -pc, ror #16
    25e4:	ldr	r4, [r6, r5, lsr #12]
    25e8:	stmdavc	pc!, {r1, r5, r8, r9, sl, fp, sp}^	; <UNPREDICTABLE>
    25ec:	streq	pc, [r1, #-261]	; 0xfffffefb
    25f0:	streq	pc, [r0], -pc, asr #32
    25f4:			; <UNDEFINED> instruction: 0x2322bf0c
    25f8:	blcs	88b374 <__assert_fail@plt+0x88a728>
    25fc:	svclt	0x000c9304
    2600:	movwcs	r2, #13058	; 0x3302
    2604:	bcc	43de2c <__assert_fail@plt+0x43d1e0>
    2608:	subsle	r2, r2, r0, lsl #30
    260c:	bls	113ec0 <__assert_fail@plt+0x113274>
    2610:			; <UNDEFINED> instruction: 0xd0554297
    2614:	svccs	0x005c461c
    2618:	svccs	0x0001f814
    261c:	qadd16mi	fp, r3, ip
    2620:	andle	r4, r3, r7, lsl r6
    2624:	mvnsle	r2, r0, lsl #30
    2628:	and	r4, r1, ip, lsl r6
    262c:	cmple	r2, r0, lsl #20
    2630:	vmlscs.f64	d1, d0, d23
    2634:	svcge	0x0021f43f
    2638:	tsteq	ip, r6, lsl #2	; <UNPREDICTABLE>
    263c:	strmi	r9, [r8], -r2, lsl #2
    2640:	b	fe640640 <__assert_fail@plt+0xfe63f9f4>
    2644:	beq	1fd24c <__assert_fail@plt+0x1fc600>
    2648:			; <UNDEFINED> instruction: 0xf10a4681
    264c:			; <UNDEFINED> instruction: 0xf7fe0010
    2650:	strmi	lr, [r0], lr, ror #20
    2654:			; <UNDEFINED> instruction: 0xf43f2800
    2658:	ldmdavs	r0!, {r1, r3, r4, r8, r9, sl, fp, sp, pc}
    265c:	movweq	pc, #49416	; 0xc108	; <UNPREDICTABLE>
    2660:	strbmi	r6, [r2], #2162	; 0x872
    2664:	ldrdgt	pc, [r8], -r6
    2668:			; <UNDEFINED> instruction: 0xf8c89902
    266c:	ldrmi	r0, [r8], -r0
    2670:	andcs	pc, r4, r8, asr #17
    2674:			; <UNDEFINED> instruction: 0xf8c8464a
    2678:			; <UNDEFINED> instruction: 0xf7fec008
    267c:	ldrtmi	lr, [sl], -r4, lsl #20
    2680:	strbmi	r4, [r8], #-1577	; 0xfffff9d7
    2684:	ldmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2688:			; <UNDEFINED> instruction: 0xf04f4630
    268c:			; <UNDEFINED> instruction: 0xf88a0300
    2690:	strbmi	r3, [r6], -ip
    2694:	stmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2698:	stmiblt	r3!, {r0, r1, r5, fp, ip, sp, lr}
    269c:	ldrdcc	pc, [r0], -fp
    26a0:	ldmdavs	sl, {r0, r1, r3, r7, r8, ip, sp, pc}^
    26a4:	bvc	7eec94 <__assert_fail@plt+0x7ee048>
    26a8:	streq	pc, [r8, #-259]	; 0xfffffefd
    26ac:	svccs	0x0000469b
    26b0:	strtmi	sp, [ip], -ip, lsr #3
    26b4:			; <UNDEFINED> instruction: 0xf813e7bd
    26b8:	svccs	0x00007f02
    26bc:	ldr	sp, [r3, r7, lsr #3]!
    26c0:			; <UNDEFINED> instruction: 0x461c1b5f
    26c4:	blls	7c5a0 <__assert_fail@plt+0x7b954>
    26c8:	andsvs	r9, lr, r1, lsl #12
    26cc:	svccs	0x00007827
    26d0:	svcge	0x0071f43f
    26d4:	strcc	r7, [r1], #-2151	; 0xfffff799
    26d8:	strtmi	r2, [r5], -r0, lsl #12
    26dc:	stmdbls	r3, {r0, r1, r3, r4, r8, r9, sl, sp, lr, pc}
    26e0:	vpmax.u8	d15, d3, d17
    26e4:			; <UNDEFINED> instruction: 0xf01343db
    26e8:			; <UNDEFINED> instruction: 0xf47f0301
    26ec:	stmdavc	pc!, {r0, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}^	; <UNPREDICTABLE>
    26f0:			; <UNDEFINED> instruction: 0xf1a71c6c
    26f4:	sbcslt	r0, r2, #-1879048192	; 0x90000000
    26f8:			; <UNDEFINED> instruction: 0xf63f2a17
    26fc:	blx	86e474 <__assert_fail@plt+0x86d828>
    2700:	ldrbeq	pc, [r1, r2, lsl #4]	; <UNPREDICTABLE>
    2704:	svcge	0x0057f57f
    2708:	svcvc	0x0001f814
    270c:	movweq	pc, #37287	; 0x91a7	; <UNPREDICTABLE>
    2710:	blcs	5ef284 <__assert_fail@plt+0x5ee638>
    2714:	svcge	0x004ff63f
    2718:	blx	8a8f2c <__assert_fail@plt+0x8a82e0>
    271c:	ldrbeq	pc, [sl, r3, lsl #6]	; <UNPREDICTABLE>
    2720:			; <UNDEFINED> instruction: 0xe748d4f2
    2724:	stclne	8, cr7, [ip], #-420	; 0xfffffe5c
    2728:	msreq	CPSR_c, #1073741864	; 0x40000028
    272c:	svclt	0x00882b5e
    2730:	stmdale	lr, {r0, r9, sp}
    2734:	bvs	43dfa0 <__assert_fail@plt+0x43d354>
    2738:			; <UNDEFINED> instruction: 0xf814e005
    273c:			; <UNDEFINED> instruction: 0xf1a11f01
    2740:	blcs	17833cc <__assert_fail@plt+0x1782780>
    2744:	ldrtmi	sp, [r0], -r4, lsl #16
    2748:	b	6c0748 <__assert_fail@plt+0x6bfafc>
    274c:	rscsle	r2, r4, r0, lsl #16
    2750:	strtmi	r1, [r9], -r2, ror #22
    2754:			; <UNDEFINED> instruction: 0xf7ff2001
    2758:	stmdacs	r0, {r0, r1, r4, r6, sl, fp, ip, sp, lr, pc}
    275c:	mrcge	4, 4, APSR_nzcv, cr7, cr15, {1}
    2760:	strcs	r9, [r0], -r1, lsl #22
    2764:	andsvs	r9, r8, r1
    2768:	strtmi	r7, [r5], -r7, lsr #16
    276c:			; <UNDEFINED> instruction: 0xf8dde6d3
    2770:			; <UNDEFINED> instruction: 0xe673b018
    2774:			; <UNDEFINED> instruction: 0x46314632
    2778:			; <UNDEFINED> instruction: 0xf7ff4630
    277c:	stmdacs	r0, {r0, r6, sl, fp, ip, sp, lr, pc}
    2780:	mcrge	4, 4, pc, cr5, cr15, {1}	; <UNPREDICTABLE>
    2784:	andls	r9, r1, r1, lsl #22
    2788:			; <UNDEFINED> instruction: 0xe7286018
    278c:	ldmib	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2790:	andeq	r1, r1, r0, lsr #22
    2794:	ldrdeq	r0, [r0], -r4
    2798:			; <UNDEFINED> instruction: 0x000119be
    279c:	muleq	r0, ip, ip
    27a0:	andeq	r1, r0, ip, lsr #8
    27a4:	andeq	r1, r1, r8, lsr #21
    27a8:	andeq	r1, r0, sl, asr #7
    27ac:	strb	fp, [r1], #-256	; 0xffffff00
    27b0:	svclt	0x00004770
    27b4:	mvnsmi	lr, sp, lsr #18
    27b8:	ldrmi	r4, [r7], -r8, lsl #13
    27bc:	ldmdblt	r0, {r2, r9, sl, lr}
    27c0:	stmdavs	r4!, {r0, r1, r2, r5, sp, lr, pc}
    27c4:	stmdavs	r3!, {r2, r3, r5, r8, r9, ip, sp, pc}^
    27c8:	mvnsle	r2, r4, lsl #22
    27cc:	blcs	ee1460 <__assert_fail@plt+0xee0814>
    27d0:	stmdavs	r5!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    27d4:	stmdavs	fp!, {r0, r2, r3, r5, r6, r7, r8, ip, sp, pc}^
    27d8:	tstle	r8, r1, lsl #22
    27dc:			; <UNDEFINED> instruction: 0xb1b3682b
    27e0:	bcs	11c950 <__assert_fail@plt+0x11bd04>
    27e4:	blvc	6b6c38 <__assert_fail@plt+0x6b5fec>
    27e8:	tstle	r0, sp, lsr sl
    27ec:	tstlt	fp, fp, lsl r8
    27f0:	blcc	5c964 <__assert_fail@plt+0x5bd18>
    27f4:	stmdale	sl, {r0, r8, r9, fp, sp}
    27f8:			; <UNDEFINED> instruction: 0xf1057a2b
    27fc:	ldreq	r0, [sl, ip]
    2800:	strbmi	sp, [r1], -sl, lsl #10
    2804:	ldmdb	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2808:	stmdavs	r5!, {r5, r6, r7, r8, ip, sp, pc}
    280c:	strtmi	fp, [ip], -sp, lsl #2
    2810:	ldrdcs	lr, [r0], -r9
    2814:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2818:	strmi	r7, [r6], -fp, lsr #22
    281c:			; <UNDEFINED> instruction: 0xf1a3b14b
    2820:			; <UNDEFINED> instruction: 0x33200241
    2824:	svclt	0x00982a19
    2828:			; <UNDEFINED> instruction: 0xf8167033
    282c:	blcs	12438 <__assert_fail@plt+0x117ec>
    2830:	bvc	af700c <__assert_fail@plt+0xaf63c0>
    2834:			; <UNDEFINED> instruction: 0xf0434641
    2838:	eorvc	r0, fp, #134217728	; 0x8000000
    283c:	ldm	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2840:	mvnle	r2, r0, lsl #16
    2844:	ldmdavs	sl, {r0, r1, r3, r5, fp, sp, lr}
    2848:	svclt	0x00182f00
    284c:	andsle	r2, r6, r0, lsl #20
    2850:			; <UNDEFINED> instruction: 0xf1027a13
    2854:	ldreq	r0, [fp, ip]
    2858:	blvc	4f7bd0 <__assert_fail@plt+0x4f6f84>
    285c:	cmplt	fp, r1, lsl #12
    2860:	strbeq	pc, [r1], #-419	; 0xfffffe5d	; <UNPREDICTABLE>
    2864:	ldccs	3, cr3, [r9], {32}
    2868:	mulvc	fp, r8, pc	; <UNPREDICTABLE>
    286c:	svccc	0x0001f811
    2870:	mvnsle	r2, r0, lsl #22
    2874:			; <UNDEFINED> instruction: 0xf0437a13
    2878:	andsvc	r0, r3, #134217728	; 0x8000000
    287c:			; <UNDEFINED> instruction: 0xf102e7ca
    2880:	bcs	28b8 <__assert_fail@plt+0x1c6c>
    2884:	stmdami	r1, {r1, r2, r6, r7, r8, ip, lr, pc}
    2888:			; <UNDEFINED> instruction: 0xe7c34478
    288c:	andeq	r0, r0, r8, lsr #31
    2890:	ldrbtlt	r6, [r0], #-2115	; 0xfffff7bd
    2894:	teqle	sp, r1, lsl #22
    2898:			; <UNDEFINED> instruction: 0xf1007a03
    289c:	ldreq	r0, [sl, ip, lsl #10]
    28a0:	blvc	f78e8 <__assert_fail@plt+0xf6c9c>
    28a4:	cmplt	fp, sl, lsr #12
    28a8:	strbeq	pc, [r1], #-419	; 0xfffffe5d	; <UNPREDICTABLE>
    28ac:	ldccs	3, cr3, [r9], {32}
    28b0:	mulsvc	r3, r8, pc	; <UNPREDICTABLE>
    28b4:	svccc	0x0001f812
    28b8:	mvnsle	r2, r0, lsl #22
    28bc:			; <UNDEFINED> instruction: 0xf0437a03
    28c0:	andvc	r0, r3, #134217728	; 0x8000000
    28c4:			; <UNDEFINED> instruction: 0xb32b6803
    28c8:	bcs	11ca38 <__assert_fail@plt+0x11bdec>
    28cc:	blvc	6b6d5c <__assert_fail@plt+0x6b6110>
    28d0:	tstle	pc, pc, lsr #20
    28d4:	mvnlt	r6, r8, lsl r8
    28d8:	blcs	5c9ec <__assert_fail@plt+0x5bda0>
    28dc:	bicslt	sp, r1, sl, lsl r1
    28e0:			; <UNDEFINED> instruction: 0xf1007a03
    28e4:	ldreq	r0, [fp, ip, lsl #12]
    28e8:	blvc	f7930 <__assert_fail@plt+0xf6ce4>
    28ec:	cmplt	fp, r2, lsr r6
    28f0:	strbeq	pc, [r1], #-419	; 0xfffffe5d	; <UNPREDICTABLE>
    28f4:	ldccs	3, cr3, [r9], {32}
    28f8:	mulsvc	r3, r8, pc	; <UNPREDICTABLE>
    28fc:	svccc	0x0001f812
    2900:	mvnsle	r2, r0, lsl #22
    2904:			; <UNDEFINED> instruction: 0xf0437a03
    2908:	andvc	r0, r3, #134217728	; 0x8000000
    290c:	andvs	r4, lr, r8, lsr #12
    2910:			; <UNDEFINED> instruction: 0x4770bc70
    2914:	strtmi	r2, [r8], -r0, lsl #10
    2918:			; <UNDEFINED> instruction: 0x4770bc70
    291c:	svcmi	0x00f8e92d
    2920:	stmiavs	r7, {r2, r9, sl, lr}^
    2924:	ldrmi	r4, [r5], -lr, lsl #12
    2928:	bcs	aefcc <__assert_fail@plt+0xae380>
    292c:	addhi	pc, r4, r0, lsl #4
    2930:	blcs	1cdc4 <__assert_fail@plt+0x1c178>
    2934:	stmdavs	r3!, {r2, r3, r4, r5, r6, ip, lr, pc}
    2938:	rsbsle	r2, r9, r0, lsl #22
    293c:	bcs	1cbcc <__assert_fail@plt+0x1bf80>
    2940:	stmdavs	r0!, {r1, r2, r4, r5, r6, r8, ip, lr, pc}^
    2944:	tstcs	ip, r2, lsr #12
    2948:			; <UNDEFINED> instruction: 0x46074798
    294c:	rsbsle	r2, r0, r0, lsl #16
    2950:	rsb	r6, lr, r7, lsr #1
    2954:	blcs	1cf68 <__assert_fail@plt+0x1c31c>
    2958:	mrshi	pc, CPSR	; <UNPREDICTABLE>
    295c:			; <UNDEFINED> instruction: 0xf0002a00
    2960:	ldmvs	fp, {r2, r5, r6, r7, pc}
    2964:			; <UNDEFINED> instruction: 0xf0002b00
    2968:			; <UNDEFINED> instruction: 0xf8df80cf
    296c:	bl	16f834 <__assert_fail@plt+0x16ebe8>
    2970:	ldrtmi	r0, [r0], r6, lsl #18
    2974:	ldrbtmi	r2, [fp], #1792	; 0x700
    2978:	svccs	0x0000e004
    297c:	ldrbmi	fp, [r7], -r8, lsl #30
    2980:	andle	r4, ip, r8, asr #11
    2984:	mulne	r0, r8, r8
    2988:			; <UNDEFINED> instruction: 0x46c24658
    298c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    2990:	ldm	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2994:	mvnsle	r2, r0, lsl #16
    2998:	strmi	r4, [r7], -r8, asr #11
    299c:	strdlt	sp, [r7, -r2]
    29a0:			; <UNDEFINED> instruction: 0xf1051bbd
    29a4:			; <UNDEFINED> instruction: 0xf7fe000c
    29a8:	strmi	lr, [r7], -r2, asr #17
    29ac:			; <UNDEFINED> instruction: 0xf0002800
    29b0:			; <UNDEFINED> instruction: 0xf8968164
    29b4:			; <UNDEFINED> instruction: 0xf1008000
    29b8:			; <UNDEFINED> instruction: 0xf04f0a08
    29bc:	strtmi	r0, [sl], -r0, lsl #18
    29c0:	svceq	0x0009f1b8
    29c4:			; <UNDEFINED> instruction: 0xf1b8bf18
    29c8:	ldrbmi	r0, [r0], -r0, lsr #30
    29cc:			; <UNDEFINED> instruction: 0xf8c74631
    29d0:	svclt	0x000c9000
    29d4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    29d8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    29dc:	andhi	pc, r4, r7, asr #17
    29e0:	ldmda	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    29e4:			; <UNDEFINED> instruction: 0xf883197b
    29e8:			; <UNDEFINED> instruction: 0xf1b89008
    29ec:	tstle	r7, r0, lsl #30
    29f0:			; <UNDEFINED> instruction: 0x4630213a
    29f4:	stmia	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    29f8:			; <UNDEFINED> instruction: 0x4650b110
    29fc:	blx	fe5c0a02 <__assert_fail@plt+0xfe5bfdb6>
    2a00:	vstrcs.16	s12, [r8, #-326]	; 0xfffffeba	; <UNPREDICTABLE>
    2a04:			; <UNDEFINED> instruction: 0x601768da
    2a08:	ldmdble	r1, {r0, r1, r2, r3, r4, r6, r7, sp, lr}
    2a0c:	ldrtmi	r4, [r0], -r4, asr #19
    2a10:	ldrbtmi	r2, [r9], #-521	; 0xfffffdf7
    2a14:	stmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a18:	stmdavs	r3!, {r4, r6, r8, fp, ip, sp, pc}
    2a1c:	stmiavs	r7!, {r0, r1, r6, r8, ip, sp, pc}
    2a20:	stmdavs	r0!, {r0, r1, r2, r4, r5, r8, fp, ip, sp, pc}^
    2a24:	tstcs	r6, r2, lsr #12
    2a28:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    2a2c:	adchi	pc, r3, r0, asr #32
    2a30:	ldrtmi	r2, [r8], -r0, lsl #14
    2a34:	svchi	0x00f8e8bd
    2a38:	blcs	b60a6c <__assert_fail@plt+0xb5fe20>
    2a3c:	svcge	0x0078f47f
    2a40:	blcs	b60b74 <__assert_fail@plt+0xb5ff28>
    2a44:	svcge	0x0074f47f
    2a48:			; <UNDEFINED> instruction: 0x901cf8d0
    2a4c:	svceq	0x0000f1b9
    2a50:	svcge	0x006ef43f
    2a54:			; <UNDEFINED> instruction: 0xf7fe4648
    2a58:	stcne	8, cr14, [r3], {142}	; 0x8e
    2a5c:	addsmi	r4, sp, #128, 12	; 0x8000000
    2a60:	sbcshi	pc, r7, r0
    2a64:	movweq	pc, #16648	; 0x4108	; <UNPREDICTABLE>
    2a68:			; <UNDEFINED> instruction: 0xf47f429d
    2a6c:	ldrtmi	sl, [r5], #-3937	; 0xfffff09f
    2a70:	stccc	8, cr15, [r2], {21}
    2a74:			; <UNDEFINED> instruction: 0xf47f2b2d
    2a78:			; <UNDEFINED> instruction: 0xf815af5b
    2a7c:	blcs	b51a88 <__assert_fail@plt+0xb50e3c>
    2a80:	svcge	0x0056f47f
    2a84:			; <UNDEFINED> instruction: 0x46421cb0
    2a88:			; <UNDEFINED> instruction: 0xf7fe4649
    2a8c:	strmi	lr, [r7], -lr, lsl #16
    2a90:			; <UNDEFINED> instruction: 0xf47f2800
    2a94:	stmdavs	r3!, {r0, r2, r3, r6, r8, r9, sl, fp, sp, pc}
    2a98:	stmiavs	r2!, {r0, r1, r6, r8, ip, sp, pc}
    2a9c:	stmdavs	r0!, {r1, r4, r5, r8, fp, ip, sp, pc}^
    2aa0:	tstcs	sl, r2, lsr #12
    2aa4:			; <UNDEFINED> instruction: 0x46074798
    2aa8:	adcvs	fp, r0, r0, lsl #2
    2aac:	movwcs	r6, #2466	; 0x9a2
    2ab0:	bcs	1b244 <__assert_fail@plt+0x1a5f8>
    2ab4:	tsthi	r0, r0	; <UNPREDICTABLE>
    2ab8:	ldrmi	r6, [r1], -r5, ror #18
    2abc:			; <UNDEFINED> instruction: 0xf7ff4628
    2ac0:	strmi	pc, [r1], -r7, ror #20
    2ac4:	stmdavs	r3, {r3, r4, r5, r6, r8, ip, sp, pc}^
    2ac8:	rsc	fp, pc, r3, lsr #18
    2acc:	blcs	1cb40 <__assert_fail@plt+0x1bef4>
    2ad0:	rschi	pc, ip, r0
    2ad4:			; <UNDEFINED> instruction: 0xd1f9429a
    2ad8:			; <UNDEFINED> instruction: 0x61a14628
    2adc:	blx	1640ae0 <__assert_fail@plt+0x163fe94>
    2ae0:	stmdbvs	r0, {r8, ip, sp, pc}
    2ae4:	svccs	0x000061e0
    2ae8:	stmdavs	r3!, {r0, r1, r5, r7, r8, ip, lr, pc}
    2aec:	adcle	r2, r0, r0, lsl #22
    2af0:	bcs	1cd80 <__assert_fail@plt+0x1c134>
    2af4:	stmdavs	r0!, {r2, r3, r4, r7, r8, ip, lr, pc}^
    2af8:	tstcs	r8, r2, lsr #12
    2afc:			; <UNDEFINED> instruction: 0x46074798
    2b00:			; <UNDEFINED> instruction: 0xf43f2800
    2b04:			; <UNDEFINED> instruction: 0xe723af15
    2b08:	blcs	1cb1c <__assert_fail@plt+0x1bed0>
    2b0c:	svcge	0x002df43f
    2b10:	bcs	1cd20 <__assert_fail@plt+0x1c0d4>
    2b14:	svcge	0x0029f47f
    2b18:	tstcs	fp, r2, lsl #12
    2b1c:	ldrmi	r6, [r8, r0, asr #16]
    2b20:			; <UNDEFINED> instruction: 0xf43f2800
    2b24:	adcvs	sl, r0, r2, lsr #30
    2b28:	stmdavs	r3, {r0, r1, r2, r3, r4, r8, r9, sl, sp, lr, pc}
    2b2c:	sbcvs	r2, r2, r1, lsl #4
    2b30:	stmvs	r2, {r0, r1, r3, r6, r8, ip, sp, pc}
    2b34:			; <UNDEFINED> instruction: 0x4602b93a
    2b38:	stmdavs	r0, {r2, r8, sp}^
    2b3c:			; <UNDEFINED> instruction: 0xb1104798
    2b40:	adcvs	r4, r0, r7, lsl #12
    2b44:	ldmdbmi	r7!, {r0, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    2b48:	rscscc	pc, pc, #79	; 0x4f
    2b4c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2b50:	mcrr2	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    2b54:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2b58:	svcge	0x006af43f
    2b5c:			; <UNDEFINED> instruction: 0xf7ff2100
    2b60:	msrlt	R8_usr, r7
    2b64:	ldrbtmi	r4, [r9], #-2416	; 0xfffff690
    2b68:	svc	0x0066f7fd
    2b6c:	strtmi	fp, [r8], -r0, lsl #3
    2b70:	blx	1840b74 <__assert_fail@plt+0x183ff28>
    2b74:	adcvs	lr, r0, sp, asr r7
    2b78:	blmi	1b3c8ec <__assert_fail@plt+0x1b3bca0>
    2b7c:	sbcsne	pc, pc, #64, 4
    2b80:	stmdami	ip!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    2b84:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2b88:	ldrbtmi	r3, [r8], #-872	; 0xfffffc98
    2b8c:	ldmda	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b90:	strmi	r4, [r2], -r9, ror #18
    2b94:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    2b98:	mcr2	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    2b9c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    2ba0:			; <UNDEFINED> instruction: 0xf8d4d0e5
    2ba4:			; <UNDEFINED> instruction: 0xf8d88018
    2ba8:			; <UNDEFINED> instruction: 0xf1b99010
    2bac:	cmnle	r2, r0, lsl #30
    2bb0:	svc	0x00e0f7fd
    2bb4:			; <UNDEFINED> instruction: 0xf7fd3001
    2bb8:			; <UNDEFINED> instruction: 0xf8c8efba
    2bbc:	stmdacs	r0, {r4}
    2bc0:			; <UNDEFINED> instruction: 0x4631d0d5
    2bc4:	svc	0x00a0f7fd
    2bc8:			; <UNDEFINED> instruction: 0x3010f8d8
    2bcc:	andcs	r2, r1, r4, lsl r1
    2bd0:			; <UNDEFINED> instruction: 0xf7fd61e3
    2bd4:	strmi	lr, [r6], -ip, lsr #30
    2bd8:	subsle	r2, r1, r0, lsl #16
    2bdc:			; <UNDEFINED> instruction: 0xf1006827
    2be0:	sbcvs	r0, r3, r8, lsl #6
    2be4:	stmiavs	r3!, {r0, r1, r2, r3, r4, r6, r8, ip, sp, pc}
    2be8:	teqle	r0, r0, lsl #22
    2bec:	strtmi	r6, [r2], -r0, ror #16
    2bf0:	ldrmi	r2, [r8, r7, lsl #2]!
    2bf4:	tstlt	r0, r7, lsl #12
    2bf8:			; <UNDEFINED> instruction: 0xf8d460a0
    2bfc:			; <UNDEFINED> instruction: 0xf8d88018
    2c00:	blcs	ec18 <__assert_fail@plt+0xdfcc>
    2c04:			; <UNDEFINED> instruction: 0xf8c8d15d
    2c08:	movwcs	r6, #4100	; 0x1004
    2c0c:			; <UNDEFINED> instruction: 0x612361a6
    2c10:	strmi	lr, [r2], -sp, lsr #15
    2c14:	ldcne	6, cr4, [r0], #292	; 0x124
    2c18:	svc	0x0046f7fd
    2c1c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    2c20:	svcge	0x0020f47f
    2c24:	cmnlt	r3, r3, lsr #16
    2c28:	ldmdblt	r2, {r1, r5, r7, fp, sp, lr}^
    2c2c:	strtmi	r6, [r2], -r0, ror #16
    2c30:	ldrmi	r2, [r8, r9, lsl #2]
    2c34:	movwcs	fp, #296	; 0x128
    2c38:	adcvs	r4, r0, r7, lsl #12
    2c3c:	movwcc	lr, #14788	; 0x39c4
    2c40:	stmdbvs	r2!, {r0, r1, r2, r4, r5, r6, r7, r9, sl, sp, lr, pc}
    2c44:	rscvs	r2, r3, r0, lsl #6
    2c48:			; <UNDEFINED> instruction: 0x6123b11a
    2c4c:			; <UNDEFINED> instruction: 0x464fe6f1
    2c50:	stmibvs	r6!, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    2c54:	subsle	r2, r5, r0, lsl #28
    2c58:	stccs	8, cr6, [r0, #-212]	; 0xffffff2c
    2c5c:	tstcs	r4, r7, asr #2
    2c60:			; <UNDEFINED> instruction: 0xf7fd2001
    2c64:	teqlt	r8, r4, ror #29
    2c68:	movweq	pc, #33024	; 0x8100	; <UNPREDICTABLE>
    2c6c:	sbcvs	r4, r3, pc, lsr #12
    2c70:	lsrvs	r6, r0, r0
    2c74:	ldrb	r6, [ip], r5, lsr #2
    2c78:			; <UNDEFINED> instruction: 0xf04f6120
    2c7c:			; <UNDEFINED> instruction: 0xe6d837ff
    2c80:	svc	0x0084f7fd
    2c84:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    2c88:	strtmi	r4, [r8], -r4, lsl #12
    2c8c:			; <UNDEFINED> instruction: 0xf7ff6825
    2c90:	ldrdvs	pc, [r5], -r1	; <UNPREDICTABLE>
    2c94:	blmi	a7c7d0 <__assert_fail@plt+0xa7bb84>
    2c98:	adcne	pc, r7, #64, 4
    2c9c:	stmdami	r9!, {r3, r5, r8, fp, lr}
    2ca0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2ca4:	ldrbtmi	r3, [r8], #-888	; 0xfffffc88
    2ca8:	svc	0x00d0f7fd
    2cac:	vqdmulh.s<illegal width 8>	d20, d0, d22
    2cb0:	stmdbmi	r6!, {r0, r7, r9, ip}
    2cb4:	ldrbtmi	r4, [fp], #-2086	; 0xfffff7da
    2cb8:	movtcc	r4, #50297	; 0xc479
    2cbc:			; <UNDEFINED> instruction: 0xf7fd4478
    2cc0:	blmi	93ebe0 <__assert_fail@plt+0x93df94>
    2cc4:	sbcsvc	pc, ip, #1325400064	; 0x4f000000
    2cc8:	stmdami	r4!, {r0, r1, r5, r8, fp, lr}
    2ccc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2cd0:	ldrbtmi	r3, [r8], #-888	; 0xfffffc88
    2cd4:	svc	0x00baf7fd
    2cd8:			; <UNDEFINED> instruction: 0xf44f4b21
    2cdc:	stmdbmi	r1!, {r0, r1, r3, r4, r5, r7, r9, ip, sp, lr}
    2ce0:	ldrbtmi	r4, [fp], #-2081	; 0xfffff7df
    2ce4:	movtcc	r4, #50297	; 0xc479
    2ce8:			; <UNDEFINED> instruction: 0xf7fd4478
    2cec:	blmi	7febb4 <__assert_fail@plt+0x7fdf68>
    2cf0:	rscvc	pc, r7, #1325400064	; 0x4f000000
    2cf4:	ldmdami	pc, {r1, r2, r3, r4, r8, fp, lr}	; <UNPREDICTABLE>
    2cf8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2cfc:	ldrbtmi	r3, [r8], #-820	; 0xfffffccc
    2d00:	svc	0x00a4f7fd
    2d04:	vpadd.i8	d20, d0, d12
    2d08:	ldmdbmi	ip, {r0, r2, r3, r6, r7, r9, ip}
    2d0c:	ldrbtmi	r4, [fp], #-2076	; 0xfffff7e4
    2d10:	teqcc	r4, #2030043136	; 0x79000000
    2d14:			; <UNDEFINED> instruction: 0xf7fd4478
    2d18:	svclt	0x0000ef9a
    2d1c:			; <UNDEFINED> instruction: 0x00000eb6
    2d20:	andeq	r0, r0, r2, lsr #28
    2d24:	andeq	r0, r0, sl, ror r5
    2d28:	andeq	r0, r0, r6, lsr #12
    2d2c:	strdeq	r0, [r0], -r4
    2d30:	andeq	r0, r0, lr, lsl ip
    2d34:	andeq	r0, r0, r6, lsr ip
    2d38:	andeq	r0, r0, lr, ror #24
    2d3c:	ldrdeq	r0, [r0], -r8
    2d40:	andeq	r0, r0, r2, lsl #22
    2d44:	andeq	r0, r0, sl, asr #22
    2d48:	andeq	r0, r0, r2, asr #23
    2d4c:	andeq	r0, r0, ip, ror #21
    2d50:	andeq	r0, r0, r4, lsl #23
    2d54:	andeq	r0, r0, ip, lsr #23
    2d58:	ldrdeq	r0, [r0], -r6
    2d5c:	andeq	r0, r0, lr, lsr fp
    2d60:	muleq	r0, r6, fp
    2d64:	andeq	r0, r0, r0, asr #21
    2d68:	ldrdeq	r0, [r0], -r8
    2d6c:	andeq	r0, r0, r0, lsl #23
    2d70:	andeq	r0, r0, sl, lsr #21
    2d74:	ldrdeq	r0, [r0], -r6
    2d78:	andeq	r0, r0, sl, ror #22
    2d7c:	muleq	r0, r4, sl
    2d80:	andeq	r0, r0, ip, lsr #21
    2d84:	mvnsmi	lr, #737280	; 0xb4000
    2d88:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    2d8c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    2d90:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    2d94:	mrc	7, 1, APSR_nzcv, cr4, cr13, {7}
    2d98:	blne	1d93f94 <__assert_fail@plt+0x1d93348>
    2d9c:	strhle	r1, [sl], -r6
    2da0:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    2da4:	svccc	0x0004f855
    2da8:	strbmi	r3, [sl], -r1, lsl #8
    2dac:	ldrtmi	r4, [r8], -r1, asr #12
    2db0:	adcmi	r4, r6, #152, 14	; 0x2600000
    2db4:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2db8:	svclt	0x000083f8
    2dbc:	andeq	r1, r1, r2, asr r0
    2dc0:	andeq	r1, r1, r8, asr #32
    2dc4:	svclt	0x00004770

Disassembly of section .fini:

00002dc8 <.fini>:
    2dc8:	push	{r3, lr}
    2dcc:	pop	{r3, pc}
