{"schemaVersion":{"major":0,"patch":0,"minor":3},"metadata":{"roleHeading":"API Collection","title":"Equatable Implementations","modules":[{"name":"VHDLParsing"}],"role":"collectionGroup"},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/vectorliteral\/equatable-implementations"]}],"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral\/Equatable-Implementations","interfaceLanguage":"swift"},"sections":[],"kind":"article","hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral"]]},"topicSections":[{"identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral\/!=(_:_:)"],"generated":true,"title":"Operators"}],"references":{"doc://VHDLParsing/documentation/VHDLParsing/VectorLiteral":{"title":"VectorLiteral","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VectorLiteral","kind":"identifier"}],"abstract":[{"text":"A vector literal is a string of bits, hexademical digits, or octal digits.","type":"text"}],"role":"symbol","navigatorTitle":[{"text":"VectorLiteral","kind":"identifier"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/vectorliteral","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/VectorLiteral/!=(_:_:)":{"type":"topic","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"!=","kind":"identifier"},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"Bool","preciseIdentifier":"s:Sb","kind":"typeIdentifier"}],"title":"!=(_:_:)","url":"\/documentation\/vhdlparsing\/vectorliteral\/!=(_:_:)","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral\/!=(_:_:)","abstract":[],"kind":"symbol","role":"symbol"}}}