aag 156 4 3 16 149
2
4
6
8
10 293
12 301
14 313
35
59
91
101
113
123
147
165
183
211
0
235
0
243
0
267
16 13 15
18 11 16
20 9 18
22 6 20
24 7 18
26 25 23
28 5 27
30 2 28
32 3 27
34 33 31
36 12 15
38 13 14
40 39 37
42 11 41
44 9 42
46 6 44
48 7 42
50 49 47
52 5 51
54 2 52
56 3 51
58 57 55
60 10 15
62 12 14
64 11 63
66 65 61
68 8 67
70 9 60
72 71 69
74 6 73
76 7 60
78 77 75
80 4 67
82 5 79
84 83 81
86 2 85
88 3 79
90 89 87
92 7 68
94 5 92
96 2 94
98 3 92
100 99 97
102 9 67
104 7 102
106 5 104
108 2 106
110 3 104
112 111 109
114 6 102
116 5 114
118 2 116
120 3 114
122 121 119
124 6 68
126 21 69
128 6 127
130 25 129
132 4 131
134 5 124
136 135 133
138 5 131
140 139 81
142 2 141
144 3 137
146 145 143
148 11 36
150 9 148
152 6 150
154 7 148
156 155 153
158 5 157
160 2 158
162 3 157
164 163 161
166 10 16
168 9 166
170 6 168
172 7 166
174 173 171
176 5 175
178 2 176
180 3 175
182 181 179
184 7 67
186 185 115
188 43 61
190 9 189
192 6 190
194 7 189
196 195 193
198 4 197
200 5 187
202 201 199
204 5 197
206 2 204
208 3 203
210 209 207
212 11 13
214 213 61
216 9 215
218 217 69
220 6 219
222 7 215
224 223 221
226 5 225
228 227 81
230 2 229
232 3 225
234 233 231
236 135 81
238 2 237
240 3 124
242 241 239
244 10 36
246 65 245
248 9 247
250 249 69
252 6 251
254 7 247
256 255 253
258 5 257
260 259 81
262 2 261
264 3 257
266 265 263
268 19 61
270 8 18
272 9 269
274 273 271
276 6 272
278 7 275
280 279 277
282 4 281
284 5 70
286 285 283
288 2 284
290 3 287
292 291 289
294 5 281
296 2 294
298 3 70
300 299 297
302 49 125
304 5 303
306 305 81
308 2 307
310 3 303
312 311 309
i0 p0p0do2read0spi2control
i1 p0p0do2write0spi2control
i2 p0p0read2finished0read2response
i3 p0p0write2finished0write2response
o0 u0spi2pins0f1ddefault2spi2pins1b
o1 u0spi2pins0read2spi2pins
o2 u0spi2pins0write2spi2pins
o3 u0spi2response0f1dmake2write2out0write2response0last2cmd1b
o4 u0spi2response0f1dno2response1b
o5 u0spi2response0f1dmake2read2out0read2response0last2cmd1b
o6 u0last2cmd0spi2control
o7 u0read2control0f1dread2cmd0last2cmd1b
o8 u0write2control0f1dwrite2cmd0last2cmd1b
o9 u0last2cmd0last2cmd
o10 u0read2control0read2control
o11 u0read2control0f1dno2read2cmd1b
o12 u0spi2pins0spi2pins
o13 u0spi2response0spi2response
o14 u0write2control0write2control
o15 u0write2control0f1dno2write2cmd1b
{"is_completed":true,"output_vars":["u0write2control0f1dwrite2cmd0last2cmd1b","u0write2control0f1dno2write2cmd1b","u0write2control0write2control","u0spi2response0f1dmake2write2out0write2response0last2cmd1b","u0spi2response0f1dmake2read2out0read2response0last2cmd1b","u0spi2response0f1dno2response1b","u0spi2response0spi2response","u0spi2pins0f1ddefault2spi2pins1b","u0spi2pins0write2spi2pins","u0spi2pins0spi2pins","u0spi2pins0read2spi2pins","u0read2control0f1dread2cmd0last2cmd1b","u0read2control0f1dno2read2cmd1b","u0read2control0read2control","u0last2cmd0spi2control","u0last2cmd0last2cmd"],"input_vars":["p0p0write2finished0write2response","p0p0read2finished0read2response","p0p0do2write0spi2control","p0p0do2read0spi2control"],"formula":"((G (((((! (((u0last2cmd0last2cmd) && (! (u0last2cmd0spi2control))) <-> ((u0last2cmd0spi2control) && (! (u0last2cmd0last2cmd))))) && (! (((u0read2control0f1dno2read2cmd1b) && (! ((u0read2control0f1dread2cmd0last2cmd1b) || (u0read2control0read2control)))) <-> ((! (((u0read2control0f1dread2cmd0last2cmd1b) && (! (u0read2control0read2control))) <-> ((u0read2control0read2control) && (! (u0read2control0f1dread2cmd0last2cmd1b))))) && (! (u0read2control0f1dno2read2cmd1b)))))) && (! (((! (((u0spi2pins0write2spi2pins) && (! (u0spi2pins0read2spi2pins))) <-> ((u0spi2pins0read2spi2pins) && (! (u0spi2pins0write2spi2pins))))) && (! ((u0spi2pins0f1ddefault2spi2pins1b) || (u0spi2pins0spi2pins)))) <-> ((! (((u0spi2pins0f1ddefault2spi2pins1b) && (! (u0spi2pins0spi2pins))) <-> ((u0spi2pins0spi2pins) && (! (u0spi2pins0f1ddefault2spi2pins1b))))) && (! ((u0spi2pins0write2spi2pins) || (u0spi2pins0read2spi2pins))))))) && (! (((! (((u0spi2response0f1dmake2read2out0read2response0last2cmd1b) && (! (u0spi2response0spi2response))) <-> ((u0spi2response0spi2response) && (! (u0spi2response0f1dmake2read2out0read2response0last2cmd1b))))) && (! ((u0spi2response0f1dmake2write2out0write2response0last2cmd1b) || (u0spi2response0f1dno2response1b)))) <-> ((! (((u0spi2response0f1dmake2write2out0write2response0last2cmd1b) && (! (u0spi2response0f1dno2response1b))) <-> ((u0spi2response0f1dno2response1b) && (! (u0spi2response0f1dmake2write2out0write2response0last2cmd1b))))) && (! ((u0spi2response0f1dmake2read2out0read2response0last2cmd1b) || (u0spi2response0spi2response))))))) && (! (((u0write2control0f1dno2write2cmd1b) && (! ((u0write2control0f1dwrite2cmd0last2cmd1b) || (u0write2control0write2control)))) <-> ((! (((u0write2control0f1dwrite2cmd0last2cmd1b) && (! (u0write2control0write2control))) <-> ((u0write2control0write2control) && (! (u0write2control0f1dwrite2cmd0last2cmd1b))))) && (! (u0write2control0f1dno2write2cmd1b))))))) && (((G (! ((p0p0do2read0spi2control) && (p0p0do2write0spi2control)))) && (G (! ((p0p0read2finished0read2response) && (p0p0write2finished0write2response))))) -> (((((((((((((((((p0p0do2read0spi2control) || (p0p0do2write0spi2control)) R (u0spi2pins0f1ddefault2spi2pins1b)) && (G (((u0spi2pins0read2spi2pins) || (u0spi2pins0write2spi2pins)) || (u0spi2pins0f1ddefault2spi2pins1b)))) && (G ((((p0p0do2read0spi2control) || (p0p0do2write0spi2control)) && (u0spi2pins0f1ddefault2spi2pins1b)) <-> (u0last2cmd0spi2control)))) && (G (((p0p0do2read0spi2control) && (u0spi2pins0f1ddefault2spi2pins1b)) -> (X (u0read2control0f1dread2cmd0last2cmd1b))))) && (G (((p0p0do2write0spi2control) && (u0spi2pins0f1ddefault2spi2pins1b)) -> (X (u0write2control0f1dwrite2cmd0last2cmd1b))))) && (G ((! ((p0p0do2read0spi2control) && (u0spi2pins0f1ddefault2spi2pins1b))) -> (X (u0read2control0f1dno2read2cmd1b))))) && (G ((! ((p0p0do2write0spi2control) && (u0spi2pins0f1ddefault2spi2pins1b))) -> (X (u0write2control0f1dno2write2cmd1b))))) && (G (((p0p0do2read0spi2control) && (u0spi2pins0f1ddefault2spi2pins1b)) -> (X ((p0p0read2finished0read2response) R (u0spi2pins0read2spi2pins)))))) && (G (((p0p0do2write0spi2control) && (u0spi2pins0f1ddefault2spi2pins1b)) -> (X ((p0p0write2finished0write2response) R (u0spi2pins0write2spi2pins)))))) && (G (((u0spi2pins0read2spi2pins) && (p0p0read2finished0read2response)) -> (X (((p0p0do2read0spi2control) || (p0p0do2write0spi2control)) R (u0spi2pins0f1ddefault2spi2pins1b)))))) && (G (((u0spi2pins0write2spi2pins) && (p0p0write2finished0write2response)) -> (X (((p0p0do2read0spi2control) || (p0p0do2write0spi2control)) R (u0spi2pins0f1ddefault2spi2pins1b)))))) && (G (! ((u0read2control0f1dread2cmd0last2cmd1b) && (u0write2control0f1dwrite2cmd0last2cmd1b))))) && (G ((p0p0read2finished0read2response) <-> (u0spi2response0f1dmake2read2out0read2response0last2cmd1b)))) && (G ((p0p0write2finished0write2response) <-> (u0spi2response0f1dmake2write2out0write2response0last2cmd1b)))) && (G (((u0spi2response0f1dmake2write2out0write2response0last2cmd1b) || (u0spi2response0f1dmake2read2out0read2response0last2cmd1b)) || (u0spi2response0f1dno2response1b))))))","total_time":433,"automaton":{"is_built":true,"build_duration":24,"total_states":8,"state_based_status":"true","prune_automaton_duration":0,"pruned_state_based_status":"true","prune_total_states":8,"total_edges":19},"dependency":{"dependency_approach":"automaton","tested_dependencies":[],"total_duration":-1,"is_completed":true,"skipped_dependencies":true,"total_pair_state":-1},"unate":{"skipped_unate":true},"synthesis":{"model_checking_status":"UNKNOWN","independent_strategy":{"duration":408,"realizability":"REALIZABLE","total_inputs":4,"total_outputs":16,"total_latches":3,"total_gates":149},"dependent_strategy":{"duration":-1,"total_inputs":-1,"total_outputs":-1,"total_latches":-1,"total_gates":-1}}}
