# compile vhdl design source files
vhdl xil_defaultlib  "sort_test_func_impl.vhd"
vhdl xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/FPGA Final Project/sort_test.vhd"

# Do not sort compile order
nosort
