/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  reg [20:0] _01_;
  wire celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [17:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[56] ^ in_data[20]);
  assign celloutsig_1_19z = ~(in_data[137] ^ celloutsig_1_14z);
  assign celloutsig_0_13z = ~(celloutsig_0_1z ^ celloutsig_0_7z);
  assign celloutsig_0_19z = ~(celloutsig_0_13z ^ celloutsig_0_0z);
  assign celloutsig_0_2z = ~(celloutsig_0_1z ^ celloutsig_0_0z);
  assign celloutsig_0_24z = ~(celloutsig_0_17z ^ celloutsig_0_19z);
  assign celloutsig_1_0z = ~(in_data[126] ^ in_data[118]);
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 6'h00;
    else _00_ <= { celloutsig_1_4z[9:5], celloutsig_1_6z };
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 21'h000000;
    else _01_ <= { in_data[46:43], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_2z = in_data[110:108] & in_data[133:131];
  assign celloutsig_1_3z = { in_data[130:126], celloutsig_1_0z, celloutsig_1_1z } & { celloutsig_1_2z[2], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z } & in_data[108:99];
  assign celloutsig_1_6z = celloutsig_1_4z[9:6] === celloutsig_1_3z[4:1];
  assign celloutsig_1_11z = { celloutsig_1_3z[5], celloutsig_1_8z, celloutsig_1_0z } === celloutsig_1_3z[4:2];
  assign celloutsig_1_12z = { in_data[107], celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } === { in_data[154:148], celloutsig_1_0z };
  assign celloutsig_1_14z = _00_[4:0] === { celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_5z };
  assign celloutsig_0_14z = { celloutsig_0_9z[4], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_13z } === { in_data[72:71], celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_17z = { celloutsig_0_12z[16:14], celloutsig_0_14z, celloutsig_0_14z } === { celloutsig_0_9z[5:2], celloutsig_0_9z[3] };
  assign celloutsig_1_7z = celloutsig_1_2z[2] & ~(celloutsig_1_1z);
  assign celloutsig_0_5z = celloutsig_0_1z & ~(celloutsig_0_3z);
  assign celloutsig_0_7z = in_data[27] & ~(_01_[8]);
  assign celloutsig_0_11z = celloutsig_0_8z & ~(celloutsig_0_1z);
  assign celloutsig_0_1z = celloutsig_0_0z & ~(in_data[7]);
  assign celloutsig_1_18z = celloutsig_1_3z | { celloutsig_1_3z[6:2], celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_0_10z = { in_data[20:9], celloutsig_0_3z } | in_data[80:68];
  assign celloutsig_0_12z = { celloutsig_0_9z[4:2], celloutsig_0_9z[3], celloutsig_0_3z, celloutsig_0_10z } | _01_[18:1];
  assign celloutsig_0_21z = { _01_[17], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_11z } | _01_[12:8];
  assign celloutsig_0_3z = ~((celloutsig_0_2z & celloutsig_0_1z) | celloutsig_0_2z);
  assign celloutsig_1_8z = ~((celloutsig_1_2z[1] & celloutsig_1_1z) | celloutsig_1_5z);
  assign celloutsig_0_6z = ~((celloutsig_0_2z & celloutsig_0_5z) | celloutsig_0_3z);
  assign celloutsig_0_8z = ~((celloutsig_0_1z & celloutsig_0_2z) | celloutsig_0_0z);
  assign celloutsig_0_23z = ~((celloutsig_0_21z[3] & celloutsig_0_8z) | celloutsig_0_1z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z & in_data[165]) | in_data[131]);
  assign celloutsig_1_5z = ~((celloutsig_1_1z & celloutsig_1_4z[8]) | celloutsig_1_3z[0]);
  assign { celloutsig_0_9z[5], celloutsig_0_9z[3], celloutsig_0_9z[7:6], celloutsig_0_9z[2], celloutsig_0_9z[4], celloutsig_0_9z[0] } = { celloutsig_0_7z, celloutsig_0_6z, _01_[5:4], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } | { celloutsig_0_6z, celloutsig_0_6z, in_data[31], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_9z[1] = celloutsig_0_9z[3];
  assign { out_data[134:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
