<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>logic CAD | UofT Actuarial Research Group</title><link>https://uoftactuarial.github.io/tag/logic-cad/</link><atom:link href="https://uoftactuarial.github.io/tag/logic-cad/index.xml" rel="self" type="application/rss+xml"/><description>logic CAD</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Fri, 01 Nov 2002 00:00:00 +0000</lastBuildDate><image><url>https://uoftactuarial.github.io/images/logo.svg</url><title>logic CAD</title><link>https://uoftactuarial.github.io/tag/logic-cad/</link></image><item><title>Efficient algorithms for exact two-level hazard-free logic minimization</title><link>https://uoftactuarial.github.io/publication/jacobson-efficient-2002/</link><pubDate>Fri, 01 Nov 2002 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/jacobson-efficient-2002/</guid><description/></item><item><title>Interfacing synchronous and asynchronous modules within a high-speed pipeline</title><link>https://uoftactuarial.github.io/publication/sjogren-interfacing-2000-1/</link><pubDate>Sun, 01 Oct 2000 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/sjogren-interfacing-2000-1/</guid><description/></item><item><title>Interfacing synchronous and asynchronous modules within a high-speed pipeline</title><link>https://uoftactuarial.github.io/publication/sjogren-interfacing-2000/</link><pubDate>Sun, 01 Oct 2000 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/sjogren-interfacing-2000/</guid><description/></item><item><title>Timed state space exploration using POSETs</title><link>https://uoftactuarial.github.io/publication/belluomini-timed-2000/</link><pubDate>Mon, 01 May 2000 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/belluomini-timed-2000/</guid><description/></item><item><title>RAPPID: an asynchronous instruction length decoder</title><link>https://uoftactuarial.github.io/publication/rotem-rappid-1999/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/rotem-rappid-1999/</guid><description/></item><item><title>Verification of delayed-reset domino circuits using ATACS</title><link>https://uoftactuarial.github.io/publication/belluomini-verification-1999/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/belluomini-verification-1999/</guid><description/></item><item><title>Timed circuit synthesis using implicit methods</title><link>https://uoftactuarial.github.io/publication/thacker-timed-1999/</link><pubDate>Fri, 01 Jan 1999 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/thacker-timed-1999/</guid><description/></item><item><title>Covering conditions and algorithms for the synthesis of speed-independent circuits</title><link>https://uoftactuarial.github.io/publication/beerel-covering-1998/</link><pubDate>Sun, 01 Mar 1998 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/beerel-covering-1998/</guid><description/></item><item><title>Technology mapping of timed circuits</title><link>https://uoftactuarial.github.io/publication/myers-technology-1995/</link><pubDate>Mon, 01 May 1995 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/myers-technology-1995/</guid><description/></item><item><title>Automatic synthesis of gate-level timed circuits with choice</title><link>https://uoftactuarial.github.io/publication/myers-automatic-1995/</link><pubDate>Wed, 01 Mar 1995 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/myers-automatic-1995/</guid><description/></item></channel></rss>