#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_00000000028328a0 .scope module, "test" "test" 2 2;
 .timescale 0 0;
L_00000000028a1d50 .functor NOT 1, v00000000042a6740_0, C4<0>, C4<0>, C4<0>;
L_00000000028a2920 .functor NOT 1, v00000000042a7be0_0, C4<0>, C4<0>, C4<0>;
L_00000000028a1ea0 .functor NOT 1, v00000000042a6420_0, C4<0>, C4<0>, C4<0>;
L_00000000028a21b0 .functor AND 1, v00000000042a7be0_0, v00000000042a6420_0, C4<1>, C4<1>;
L_00000000028a2060 .functor AND 1, L_00000000028a2920, v00000000042a6420_0, C4<1>, C4<1>;
L_00000000028a20d0 .functor AND 1, v00000000042a7be0_0, L_00000000028a1ea0, C4<1>, C4<1>;
L_00000000028a2990 .functor AND 1, L_00000000028a2920, L_00000000028a1ea0, C4<1>, C4<1>;
v00000000042a6a60_0 .net "Dcarry", 0 0, v00000000028d6bd0_0;  1 drivers
v00000000042a76e0_0 .net "Numero_bit", 2 0, v00000000042a6880_0;  1 drivers
v00000000042a6b00_0 .net "addr_REG", 6 0, L_000000000291bec0;  1 drivers
v00000000042a6ce0_0 .net "aluResults", 0 0, L_00000000028a20d0;  1 drivers
v00000000042a6d80_0 .net "alu_A", 7 0, v00000000042a6c40_0;  1 drivers
v00000000042a6e20_0 .net "alu_B", 7 0, L_00000000028a24c0;  1 drivers
v00000000042a6ec0_0 .net "alu_C", 7 0, v00000000028d6810_0;  1 drivers
v00000000042a7960_0 .net "alu_Control", 3 0, v00000000042a6600_0;  1 drivers
v00000000042a75a0_0 .net "branch", 0 0, v00000000042a71e0_0;  1 drivers
v00000000042a70a0_0 .net "bus", 7 0, v00000000028d6b30_0;  1 drivers
v00000000042a7b40_0 .net "carry", 0 0, v00000000028d7350_0;  1 drivers
v00000000042a7be0_0 .var "clk", 0 0;
v00000000042a7c80_0 .net "clk2", 0 0, v00000000042a6420_0;  1 drivers
v000000000291c640_0 .net "clk2_n", 0 0, L_00000000028a1ea0;  1 drivers
v000000000291b1a0_0 .net "clk3", 0 0, v00000000042a6920_0;  1 drivers
v000000000291d040_0 .net "clk_n", 0 0, L_00000000028a2920;  1 drivers
v000000000291c780_0 .net "codigo", 1 0, L_000000000291c820;  1 drivers
v000000000291c1e0_0 .net "count_PC", 12 0, v00000000042a7780_0;  1 drivers
v000000000291c000_0 .net "dataFetch", 0 0, L_00000000028a2060;  1 drivers
v000000000291c5a0_0 .net "enableRAM", 0 0, v00000000042a6560_0;  1 drivers
v000000000291c6e0_0 .net "enable_REG", 0 0, v00000000042a6740_0;  1 drivers
v000000000291cdc0_0 .net "enable_W", 0 0, L_00000000028a1d50;  1 drivers
v000000000291cc80_0 .net "enablestak", 0 0, v00000000042a7460_0;  1 drivers
v000000000291cbe0_0 .net "flag", 0 0, v00000000028bcf10_0;  1 drivers
v000000000291c460_0 .net "instFetch", 0 0, L_00000000028a21b0;  1 drivers
v000000000291b420_0 .net "instruction", 13 0, v00000000028d5d70_0;  1 drivers
v000000000291cf00_0 .net "literal", 7 0, L_000000000291c0a0;  1 drivers
v000000000291c960_0 .net "pop", 0 0, v00000000042a7280_0;  1 drivers
v000000000291cb40_0 .net "push", 0 0, v00000000042a6f60_0;  1 drivers
v000000000291c140_0 .var "reset", 0 0;
v000000000291cd20_0 .net "salto", 10 0, v00000000042a7a00_0;  1 drivers
v000000000291b9c0_0 .net "saveFiles", 0 0, L_00000000028a2990;  1 drivers
v000000000291bf60_0 .net "sel", 0 0, v00000000042a7d20_0;  1 drivers
L_00000000042a8028 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000000000291ce60_0 .net "vdd", 0 0, L_00000000042a8028;  1 drivers
v000000000291c8c0_0 .net "zero", 0 0, L_000000000291ca00;  1 drivers
L_000000000291bec0 .part v00000000028d5d70_0, 0, 7;
L_000000000291c820 .part v00000000028d5d70_0, 12, 2;
L_000000000291c0a0 .part v00000000028d5d70_0, 0, 8;
S_0000000002832a20 .scope module, "ALU1" "ALU" 2 30, 3 137 0, S_00000000028328a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 4 "control"
    .port_info 2 /INPUT 8 "A"
    .port_info 3 /INPUT 8 "B"
    .port_info 4 /OUTPUT 8 "out"
    .port_info 5 /INPUT 2 "codigo"
    .port_info 6 /OUTPUT 1 "zero"
    .port_info 7 /OUTPUT 1 "carry"
    .port_info 8 /OUTPUT 1 "Dcarry"
    .port_info 9 /INPUT 3 "Numero_bit"
v00000000028d6630_0 .net "A", 7 0, v00000000042a6c40_0;  alias, 1 drivers
v00000000028d5f50_0 .net "A1", 8 0, L_000000000291b240;  1 drivers
v00000000028d5e10_0 .net "B", 7 0, v00000000028d6810_0;  alias, 1 drivers
v00000000028d68b0_0 .net "B1", 8 0, L_000000000291c320;  1 drivers
v00000000028d6bd0_0 .var "Dcarry", 0 0;
v00000000028d72b0_0 .net "Numero_bit", 2 0, v00000000042a6880_0;  alias, 1 drivers
L_00000000042a80b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028d7170_0 .net/2u *"_s0", 0 0, L_00000000042a80b8;  1 drivers
v00000000028d59b0_0 .net *"_s12", 31 0, L_000000000291b4c0;  1 drivers
L_00000000042a8148 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028d6450_0 .net *"_s15", 23 0, L_00000000042a8148;  1 drivers
L_00000000042a8190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028d7030_0 .net/2u *"_s16", 31 0, L_00000000042a8190;  1 drivers
v00000000028d7210_0 .net *"_s2", 7 0, L_000000000291c280;  1 drivers
L_00000000042a8100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028d64f0_0 .net/2u *"_s6", 0 0, L_00000000042a8100;  1 drivers
v00000000028d6130_0 .net *"_s8", 7 0, L_000000000291b6a0;  1 drivers
v00000000028d7350_0 .var "carry", 0 0;
v00000000028d6590_0 .var "ceros", 7 0;
v00000000028d73f0_0 .net "clk", 0 0, L_00000000028a20d0;  alias, 1 drivers
v00000000028d6c70_0 .net "codigo", 1 0, L_000000000291c820;  alias, 1 drivers
v00000000028d6d10_0 .net "control", 3 0, v00000000042a6600_0;  alias, 1 drivers
v00000000028d6b30_0 .var "out", 7 0;
v00000000028d6310_0 .var "prueba", 0 0;
v00000000028d5af0_0 .net "resta9", 8 0, L_000000000291caa0;  1 drivers
v00000000028d7530_0 .var "set", 7 0;
v00000000028d6db0_0 .net "suma9", 8 0, L_000000000291cfa0;  1 drivers
v00000000028d69f0_0 .var "unos", 7 0;
v00000000028d66d0_0 .net "zero", 0 0, L_000000000291ca00;  alias, 1 drivers
E_00000000028cf5b0 .event posedge, v00000000028d73f0_0;
E_00000000028cefb0 .event edge, v00000000028d72b0_0, v00000000028d5e10_0, v00000000028d6630_0;
L_000000000291c280 .concat [ 8 0 0 0], v00000000042a6c40_0;
L_000000000291b240 .concat [ 8 1 0 0], L_000000000291c280, L_00000000042a80b8;
L_000000000291b6a0 .concat [ 8 0 0 0], v00000000028d6810_0;
L_000000000291c320 .concat [ 8 1 0 0], L_000000000291b6a0, L_00000000042a8100;
L_000000000291b4c0 .concat [ 8 24 0 0], v00000000028d6b30_0, L_00000000042a8148;
L_000000000291ca00 .cmp/eq 32, L_000000000291b4c0, L_00000000042a8190;
L_000000000291cfa0 .arith/sum 9, L_000000000291b240, L_000000000291c320;
L_000000000291caa0 .arith/sub 9, L_000000000291c320, L_000000000291b240;
S_000000000287b830 .scope module, "F_REG" "generalReg" 2 32, 3 108 0, S_00000000028328a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 7 "address"
    .port_info 3 /INPUT 8 "in"
    .port_info 4 /OUTPUT 8 "out"
L_00000000028a24c0 .functor BUFZ 8, L_000000000291b2e0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000000028d6e50_0 .net *"_s0", 7 0, L_000000000291b2e0;  1 drivers
v00000000028d6f90_0 .net *"_s2", 8 0, L_000000000291b920;  1 drivers
L_00000000042a81d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000028d7490_0 .net *"_s5", 1 0, L_00000000042a81d8;  1 drivers
v00000000028d75d0_0 .net "address", 6 0, L_000000000291bec0;  alias, 1 drivers
v00000000028d7710_0 .net "clk", 0 0, L_00000000028a2990;  alias, 1 drivers
v00000000028d63b0_0 .net "enable", 0 0, v00000000042a6740_0;  alias, 1 drivers
v00000000028d61d0_0 .var/i "i", 31 0;
v00000000028d77b0_0 .net "in", 7 0, v00000000028d6b30_0;  alias, 1 drivers
v00000000028d7850 .array "memory", 128 0, 7 0;
v00000000028d5b90_0 .net "out", 7 0, L_00000000028a24c0;  alias, 1 drivers
E_00000000028cf1b0 .event posedge, v00000000028d7710_0;
L_000000000291b2e0 .array/port v00000000028d7850, L_000000000291b920;
L_000000000291b920 .concat [ 7 2 0 0], L_000000000291bec0, L_00000000042a81d8;
S_000000000287b9b0 .scope module, "Instruction" "Inst_Memory" 2 28, 3 69 0, S_00000000028328a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 13 "address"
    .port_info 3 /OUTPUT 14 "out"
v00000000028d5a50_0 .net "address", 12 0, v00000000042a7780_0;  alias, 1 drivers
v00000000028d5ff0_0 .net "clk", 0 0, L_00000000028a21b0;  alias, 1 drivers
v00000000028d5c30_0 .net "enable", 0 0, L_00000000042a8028;  alias, 1 drivers
v00000000028d6770 .array "memory", 8194 0, 13 0;
v00000000028d5d70_0 .var "out", 13 0;
E_00000000028cf630 .event posedge, v00000000028d5ff0_0;
S_00000000028a4040 .scope module, "MUX1" "MUX" 2 33, 3 368 0, S_00000000028328a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
    .port_info 3 /OUTPUT 8 "C"
v00000000028d5eb0_0 .net "A", 7 0, L_00000000028a24c0;  alias, 1 drivers
v00000000028d6270_0 .net "B", 7 0, L_000000000291c0a0;  alias, 1 drivers
v00000000028d6810_0 .var "C", 7 0;
v00000000028d6a90_0 .net "sel", 0 0, v00000000042a7d20_0;  alias, 1 drivers
E_00000000028ceff0 .event edge, v00000000028d6270_0, v00000000028d5b90_0;
S_00000000028a41c0 .scope module, "MUX2" "MUX2" 2 34, 3 384 0, S_00000000028328a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "zero"
    .port_info 1 /INPUT 2 "codigo"
    .port_info 2 /INPUT 4 "alu_Control"
    .port_info 3 /OUTPUT 1 "flag"
v00000000028d6950_0 .net "alu_Control", 3 0, v00000000042a6600_0;  alias, 1 drivers
v00000000028bcab0_0 .net "codigo", 1 0, L_000000000291c820;  alias, 1 drivers
v00000000028bcf10_0 .var "flag", 0 0;
v00000000042a7140_0 .net "zero", 0 0, L_000000000291ca00;  alias, 1 drivers
E_00000000028cf070 .event edge, v00000000028d6d10_0;
S_00000000028a2c30 .scope module, "Master" "Decoder" 2 29, 3 290 0, S_00000000028328a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "codigo"
    .port_info 1 /INPUT 14 "instruction"
    .port_info 2 /OUTPUT 4 "alu_Control"
    .port_info 3 /OUTPUT 1 "enable_REG"
    .port_info 4 /OUTPUT 1 "enable_W"
    .port_info 5 /OUTPUT 1 "enableRAM"
    .port_info 6 /OUTPUT 1 "sel"
    .port_info 7 /OUTPUT 11 "salto"
    .port_info 8 /OUTPUT 1 "enablestak"
    .port_info 9 /OUTPUT 1 "push"
    .port_info 10 /OUTPUT 3 "Numero_bit"
    .port_info 11 /OUTPUT 1 "pop"
    .port_info 12 /OUTPUT 1 "branch"
v00000000042a6880_0 .var "Numero_bit", 2 0;
v00000000042a6600_0 .var "alu_Control", 3 0;
v00000000042a71e0_0 .var "branch", 0 0;
v00000000042a61a0_0 .net "codigo", 1 0, L_000000000291c820;  alias, 1 drivers
v00000000042a6560_0 .var "enableRAM", 0 0;
v00000000042a6740_0 .var "enable_REG", 0 0;
v00000000042a6240_0 .net "enable_W", 0 0, L_00000000028a1d50;  alias, 1 drivers
v00000000042a7460_0 .var "enablestak", 0 0;
v00000000042a62e0_0 .net "instruction", 13 0, v00000000028d5d70_0;  alias, 1 drivers
v00000000042a7280_0 .var "pop", 0 0;
v00000000042a6f60_0 .var "push", 0 0;
v00000000042a7a00_0 .var "salto", 10 0;
v00000000042a7d20_0 .var "sel", 0 0;
E_00000000028cfaf0 .event edge, v00000000028d5d70_0;
S_00000000028a2db0 .scope module, "PC" "Counter" 2 27, 3 1 0, S_00000000028328a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 13 "out"
    .port_info 3 /INPUT 11 "salto"
    .port_info 4 /INPUT 1 "enablestak"
    .port_info 5 /INPUT 1 "push"
    .port_info 6 /INPUT 1 "flag"
    .port_info 7 /INPUT 1 "pop"
    .port_info 8 /INPUT 1 "branch"
P_00000000028a08e0 .param/l "DEPTH" 0 3 19, +C4<00000000000000000000000000000011>;
P_00000000028a0918 .param/l "WIDTH" 0 3 18, +C4<00000000000000000000000000001101>;
v00000000042a6060_0 .net "branch", 0 0, v00000000042a71e0_0;  alias, 1 drivers
v00000000042a6380_0 .net "clk", 0 0, L_00000000028a1ea0;  alias, 1 drivers
L_00000000042a8070 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000042a7500_0 .net "complemento", 1 0, L_00000000042a8070;  1 drivers
v00000000042a7f00_0 .net "enablestak", 0 0, v00000000042a7460_0;  alias, 1 drivers
v00000000042a64c0_0 .net "flag", 0 0, v00000000028bcf10_0;  alias, 1 drivers
v00000000042a7780_0 .var "out", 12 0;
v00000000042a66a0_0 .net "pop", 0 0, v00000000042a7280_0;  alias, 1 drivers
v00000000042a7820_0 .var "ptr", 2 0;
v00000000042a6ba0_0 .net "push", 0 0, v00000000042a6f60_0;  alias, 1 drivers
v00000000042a78c0_0 .net "reset", 0 0, v000000000291c140_0;  1 drivers
v00000000042a7320_0 .net "salto", 10 0, v00000000042a7a00_0;  alias, 1 drivers
v00000000042a7aa0 .array "stack", 7 0, 12 0;
E_00000000028d05f0 .event posedge, v00000000042a6380_0;
S_00000000028774a0 .scope module, "W_REG" "register" 2 31, 3 91 0, S_00000000028328a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 8 "in"
    .port_info 3 /OUTPUT 8 "out"
v00000000042a6100_0 .net "clk", 0 0, L_00000000028a2990;  alias, 1 drivers
v00000000042a67e0_0 .net "enable", 0 0, L_00000000028a1d50;  alias, 1 drivers
v00000000042a73c0_0 .net "in", 7 0, v00000000028d6b30_0;  alias, 1 drivers
v00000000042a6c40_0 .var "out", 7 0;
S_0000000002877620 .scope module, "clock2" "half_Freq" 2 41, 3 263 0, S_00000000028328a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "out_clk"
v00000000042a7e60_0 .net "clk", 0 0, v00000000042a7be0_0;  1 drivers
v00000000042a6420_0 .var "out_clk", 0 0;
v00000000042a7dc0_0 .net "rst", 0 0, v000000000291c140_0;  alias, 1 drivers
E_00000000028d00f0 .event posedge, v00000000042a7e60_0;
S_000000000286cdf0 .scope module, "clock3" "half_Freq" 2 42, 3 263 0, S_00000000028328a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "out_clk"
v00000000042a7640_0 .net "clk", 0 0, v00000000042a6420_0;  alias, 1 drivers
v00000000042a6920_0 .var "out_clk", 0 0;
v00000000042a69c0_0 .net "rst", 0 0, v000000000291c140_0;  alias, 1 drivers
E_00000000028d00b0 .event posedge, v00000000042a6420_0;
    .scope S_00000000028a2db0;
T_0 ;
    %wait E_00000000028d05f0;
    %load/vec4 v00000000042a78c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000042a7820_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000042a6ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000000042a7820_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000000042a7820_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000000042a66a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v00000000042a7820_0;
    %subi 1, 0, 3;
    %assign/vec4 v00000000042a7820_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000028a2db0;
T_1 ;
    %wait E_00000000028d05f0;
    %load/vec4 v00000000042a78c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000042a7780_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000042a6060_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v00000000042a7f00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v00000000042a7500_0;
    %load/vec4 v00000000042a7320_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000042a7780_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v00000000042a7f00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v00000000042a6ba0_0;
    %flag_set/vec4 8;
    %load/vec4 v00000000042a66a0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_1.8, 9;
    %load/vec4 v00000000042a6ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v00000000042a7780_0;
    %load/vec4 v00000000042a7820_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000042a7aa0, 0, 4;
    %load/vec4 v00000000042a7500_0;
    %load/vec4 v00000000042a7320_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000042a7780_0, 0;
T_1.10 ;
    %load/vec4 v00000000042a7820_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000042a7aa0, 4;
    %assign/vec4 v00000000042a7780_0, 0;
T_1.8 ;
T_1.6 ;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000000042a64c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.12, 4;
    %load/vec4 v00000000042a7780_0;
    %addi 2, 0, 13;
    %assign/vec4 v00000000042a7780_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v00000000042a7780_0;
    %addi 1, 0, 13;
    %assign/vec4 v00000000042a7780_0, 0;
T_1.13 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000028a2db0;
T_2 ;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000042a7780_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000042a7820_0, 0;
    %end;
    .thread T_2;
    .scope S_000000000287b9b0;
T_3 ;
    %wait E_00000000028cf630;
    %load/vec4 v00000000028d5c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000000028d5a50_0;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v00000000028d6770, 4;
    %assign/vec4 v00000000028d5d70_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000287b9b0;
T_4 ;
    %vpi_call/w 3 85 "$readmemh", "memory.list", v00000000028d6770 {0 0 0};
    %end;
    .thread T_4;
    .scope S_00000000028a2c30;
T_5 ;
    %wait E_00000000028cfaf0;
    %load/vec4 v00000000042a61a0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v00000000042a62e0_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v00000000042a6600_0, 0;
    %load/vec4 v00000000042a62e0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v00000000042a6740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042a6560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a7d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a71e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000042a61a0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a6560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042a7d20_0, 0;
    %load/vec4 v00000000042a62e0_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v00000000042a6600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a6740_0, 0;
    %load/vec4 v00000000042a6600_0;
    %parti/s 2, 2, 3;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042a71e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a7460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a6f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042a7280_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a71e0_0, 0;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v00000000042a61a0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a6560_0, 0;
    %load/vec4 v00000000042a62e0_0;
    %parti/s 11, 0, 2;
    %assign/vec4 v00000000042a7a00_0, 0;
    %load/vec4 v00000000042a62e0_0;
    %parti/s 1, 11, 5;
    %assign/vec4 v00000000042a7460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a6740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042a6f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a7280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042a71e0_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v00000000042a61a0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042a6560_0, 0;
    %load/vec4 v00000000042a62e0_0;
    %parti/s 4, 10, 5;
    %assign/vec4 v00000000042a6600_0, 0;
    %load/vec4 v00000000042a6600_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000042a6600_0;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042a6740_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a6740_0, 0;
T_5.11 ;
    %load/vec4 v00000000042a62e0_0;
    %parti/s 3, 7, 4;
    %assign/vec4 v00000000042a6880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a7d20_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v00000000042a62e0_0;
    %cmpi/e 8, 0, 14;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042a7460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a6f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042a7280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a6740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042a71e0_0, 0;
T_5.12 ;
T_5.9 ;
T_5.7 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000002832a20;
T_6 ;
    %wait E_00000000028cefb0;
    %load/vec4 v00000000028d6d10_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v00000000028d72b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %jmp T_6.10;
T_6.2 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v00000000028d7530_0, 0;
    %jmp T_6.10;
T_6.3 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v00000000028d7530_0, 0;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v00000000028d7530_0, 0;
    %jmp T_6.10;
T_6.5 ;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v00000000028d7530_0, 0;
    %jmp T_6.10;
T_6.6 ;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v00000000028d7530_0, 0;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v00000000028d7530_0, 0;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v00000000028d7530_0, 0;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v00000000028d7530_0, 0;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000000028d6d10_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_6.11, 4;
    %load/vec4 v00000000028d72b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %jmp T_6.21;
T_6.13 ;
    %pushi/vec4 254, 0, 8;
    %assign/vec4 v00000000028d7530_0, 0;
    %jmp T_6.21;
T_6.14 ;
    %pushi/vec4 253, 0, 8;
    %assign/vec4 v00000000028d7530_0, 0;
    %jmp T_6.21;
T_6.15 ;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v00000000028d7530_0, 0;
    %jmp T_6.21;
T_6.16 ;
    %pushi/vec4 247, 0, 8;
    %assign/vec4 v00000000028d7530_0, 0;
    %jmp T_6.21;
T_6.17 ;
    %pushi/vec4 239, 0, 8;
    %assign/vec4 v00000000028d7530_0, 0;
    %jmp T_6.21;
T_6.18 ;
    %pushi/vec4 223, 0, 8;
    %assign/vec4 v00000000028d7530_0, 0;
    %jmp T_6.21;
T_6.19 ;
    %pushi/vec4 191, 0, 8;
    %assign/vec4 v00000000028d7530_0, 0;
    %jmp T_6.21;
T_6.20 ;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v00000000028d7530_0, 0;
    %jmp T_6.21;
T_6.21 ;
    %pop/vec4 1;
T_6.11 ;
T_6.1 ;
    %load/vec4 v00000000028d5e10_0;
    %load/vec4 v00000000028d7530_0;
    %or;
    %assign/vec4 v00000000028d6590_0, 0;
    %load/vec4 v00000000028d5e10_0;
    %load/vec4 v00000000028d7530_0;
    %and;
    %assign/vec4 v00000000028d69f0_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000002832a20;
T_7 ;
    %wait E_00000000028cf5b0;
    %load/vec4 v00000000028d6c70_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v00000000028d6d10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %jmp T_7.18;
T_7.2 ;
    %load/vec4 v00000000028d6630_0;
    %assign/vec4 v00000000028d6b30_0, 0;
    %jmp T_7.18;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000028d6b30_0, 0;
    %jmp T_7.18;
T_7.4 ;
    %load/vec4 v00000000028d5e10_0;
    %load/vec4 v00000000028d6630_0;
    %sub;
    %assign/vec4 v00000000028d6b30_0, 0;
    %jmp T_7.18;
T_7.5 ;
    %load/vec4 v00000000028d5e10_0;
    %subi 1, 0, 8;
    %assign/vec4 v00000000028d6b30_0, 0;
    %jmp T_7.18;
T_7.6 ;
    %load/vec4 v00000000028d6630_0;
    %load/vec4 v00000000028d5e10_0;
    %or;
    %assign/vec4 v00000000028d6b30_0, 0;
    %jmp T_7.18;
T_7.7 ;
    %load/vec4 v00000000028d6630_0;
    %load/vec4 v00000000028d5e10_0;
    %and;
    %assign/vec4 v00000000028d6b30_0, 0;
    %jmp T_7.18;
T_7.8 ;
    %load/vec4 v00000000028d6630_0;
    %load/vec4 v00000000028d5e10_0;
    %xor;
    %assign/vec4 v00000000028d6b30_0, 0;
    %jmp T_7.18;
T_7.9 ;
    %load/vec4 v00000000028d6630_0;
    %load/vec4 v00000000028d5e10_0;
    %add;
    %assign/vec4 v00000000028d6b30_0, 0;
    %jmp T_7.18;
T_7.10 ;
    %load/vec4 v00000000028d5e10_0;
    %assign/vec4 v00000000028d6b30_0, 0;
    %jmp T_7.18;
T_7.11 ;
    %load/vec4 v00000000028d5e10_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %assign/vec4 v00000000028d6b30_0, 0;
    %jmp T_7.18;
T_7.12 ;
    %load/vec4 v00000000028d5e10_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000000028d6b30_0, 0;
    %jmp T_7.18;
T_7.13 ;
    %load/vec4 v00000000028d5e10_0;
    %subi 1, 0, 8;
    %assign/vec4 v00000000028d6b30_0, 0;
    %jmp T_7.18;
T_7.14 ;
    %load/vec4 v00000000028d5e10_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000000028d5e10_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000028d6b30_0, 0;
    %jmp T_7.18;
T_7.15 ;
    %load/vec4 v00000000028d5e10_0;
    %parti/s 7, 0, 2;
    %load/vec4 v00000000028d5e10_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000028d6b30_0, 0;
    %jmp T_7.18;
T_7.16 ;
    %load/vec4 v00000000028d5e10_0;
    %parti/s 4, 0, 2;
    %load/vec4 v00000000028d5e10_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000028d6b30_0, 0;
    %jmp T_7.18;
T_7.17 ;
    %load/vec4 v00000000028d5e10_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000000028d6b30_0, 0;
    %jmp T_7.18;
T_7.18 ;
    %pop/vec4 1;
    %load/vec4 v00000000028d6d10_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_7.19, 4;
    %load/vec4 v00000000028d6db0_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v00000000028d7350_0, 0;
    %load/vec4 v00000000028d6db0_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v00000000028d6bd0_0, 0;
    %jmp T_7.20;
T_7.19 ;
    %load/vec4 v00000000028d6d10_0;
    %cmpi/e 13, 0, 4;
    %jmp/0xz  T_7.21, 4;
    %load/vec4 v00000000028d5e10_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v00000000028d7350_0, 0;
    %jmp T_7.22;
T_7.21 ;
    %load/vec4 v00000000028d6d10_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_7.23, 4;
    %load/vec4 v00000000028d5e10_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v00000000028d7350_0, 0;
    %jmp T_7.24;
T_7.23 ;
    %load/vec4 v00000000028d6d10_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_7.25, 4;
    %load/vec4 v00000000028d5af0_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v00000000028d7350_0, 0;
    %load/vec4 v00000000028d5af0_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v00000000028d6bd0_0, 0;
T_7.25 ;
T_7.24 ;
T_7.22 ;
T_7.20 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000000028d6c70_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_7.27, 4;
    %load/vec4 v00000000028d6d10_0;
    %dup/vec4;
    %pushi/vec4 15, 1, 4;
    %cmp/x;
    %jmp/1 T_7.29, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/x;
    %jmp/1 T_7.30, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/x;
    %jmp/1 T_7.31, 4;
    %dup/vec4;
    %pushi/vec4 3, 3, 4;
    %cmp/x;
    %jmp/1 T_7.32, 4;
    %dup/vec4;
    %pushi/vec4 7, 3, 4;
    %cmp/x;
    %jmp/1 T_7.33, 4;
    %dup/vec4;
    %pushi/vec4 13, 1, 4;
    %cmp/x;
    %jmp/1 T_7.34, 4;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/x;
    %jmp/1 T_7.35, 4;
    %jmp T_7.36;
T_7.29 ;
    %load/vec4 v00000000028d6630_0;
    %load/vec4 v00000000028d5e10_0;
    %add;
    %assign/vec4 v00000000028d6b30_0, 0;
    %jmp T_7.36;
T_7.30 ;
    %load/vec4 v00000000028d6630_0;
    %load/vec4 v00000000028d5e10_0;
    %and;
    %assign/vec4 v00000000028d6b30_0, 0;
    %jmp T_7.36;
T_7.31 ;
    %load/vec4 v00000000028d6630_0;
    %load/vec4 v00000000028d5e10_0;
    %or;
    %assign/vec4 v00000000028d6b30_0, 0;
    %jmp T_7.36;
T_7.32 ;
    %load/vec4 v00000000028d5e10_0;
    %assign/vec4 v00000000028d6b30_0, 0;
    %jmp T_7.36;
T_7.33 ;
    %load/vec4 v00000000028d5e10_0;
    %assign/vec4 v00000000028d6b30_0, 0;
    %jmp T_7.36;
T_7.34 ;
    %load/vec4 v00000000028d5e10_0;
    %load/vec4 v00000000028d6630_0;
    %sub;
    %assign/vec4 v00000000028d6b30_0, 0;
    %jmp T_7.36;
T_7.35 ;
    %load/vec4 v00000000028d6630_0;
    %load/vec4 v00000000028d5e10_0;
    %xor;
    %assign/vec4 v00000000028d6b30_0, 0;
    %jmp T_7.36;
T_7.36 ;
    %pop/vec4 1;
    %load/vec4 v00000000028d6d10_0;
    %parti/s 3, 1, 2;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_7.37, 4;
    %load/vec4 v00000000028d6db0_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v00000000028d7350_0, 0;
    %load/vec4 v00000000028d6db0_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v00000000028d6bd0_0, 0;
    %jmp T_7.38;
T_7.37 ;
    %load/vec4 v00000000028d6d10_0;
    %parti/s 3, 1, 2;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_7.39, 4;
    %load/vec4 v00000000028d5af0_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v00000000028d7350_0, 0;
    %load/vec4 v00000000028d5af0_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v00000000028d6bd0_0, 0;
T_7.39 ;
T_7.38 ;
    %jmp T_7.28;
T_7.27 ;
    %load/vec4 v00000000028d6c70_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_7.41, 4;
    %load/vec4 v00000000028d6d10_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.43, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.44, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.45, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.46, 6;
    %jmp T_7.47;
T_7.43 ;
    %load/vec4 v00000000028d6590_0;
    %assign/vec4 v00000000028d6b30_0, 0;
    %jmp T_7.47;
T_7.44 ;
    %load/vec4 v00000000028d69f0_0;
    %assign/vec4 v00000000028d6b30_0, 0;
    %jmp T_7.47;
T_7.45 ;
    %load/vec4 v00000000028d5e10_0;
    %load/vec4 v00000000028d72b0_0;
    %part/u 1;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000000028d6310_0, 0;
    %jmp T_7.47;
T_7.46 ;
    %load/vec4 v00000000028d5e10_0;
    %load/vec4 v00000000028d72b0_0;
    %part/u 1;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000000028d6310_0, 0;
    %jmp T_7.47;
T_7.47 ;
    %pop/vec4 1;
    %load/vec4 v00000000028d6310_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000028d6d10_0;
    %pushi/vec4 6, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000028d6d10_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.48, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000028d6b30_0, 0;
T_7.48 ;
T_7.41 ;
T_7.28 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000028774a0;
T_8 ;
    %wait E_00000000028cf1b0;
    %load/vec4 v00000000042a67e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000000042a73c0_0;
    %assign/vec4 v00000000042a6c40_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000000000287b830;
T_9 ;
    %wait E_00000000028cf1b0;
    %load/vec4 v00000000028d63b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v00000000028d77b0_0;
    %load/vec4 v00000000028d75d0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028d7850, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000000000287b830;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028d61d0_0, 0, 32;
T_10.0 ;
    %load/vec4 v00000000028d61d0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_10.1, 5;
    %load/vec4 v00000000028d61d0_0;
    %pad/s 8;
    %ix/getv/s 4, v00000000028d61d0_0;
    %store/vec4a v00000000028d7850, 4, 0;
    %load/vec4 v00000000028d61d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028d61d0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_00000000028a4040;
T_11 ;
    %wait E_00000000028ceff0;
    %load/vec4 v00000000028d6a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %jmp T_11.2;
T_11.0 ;
    %load/vec4 v00000000028d5eb0_0;
    %assign/vec4 v00000000028d6810_0, 0;
    %jmp T_11.2;
T_11.1 ;
    %load/vec4 v00000000028d6270_0;
    %assign/vec4 v00000000028d6810_0, 0;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000000028a41c0;
T_12 ;
    %wait E_00000000028cf070;
    %load/vec4 v00000000028bcab0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000042a7140_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v00000000028d6950_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000028d6950_0;
    %pushi/vec4 11, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028bcf10_0, 0;
T_12.2 ;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000000028bcab0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000042a7140_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v00000000028d6950_0;
    %pushi/vec4 6, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000028d6950_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028bcf10_0, 0;
T_12.6 ;
    %jmp T_12.5;
T_12.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028bcf10_0, 0;
T_12.5 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000002877620;
T_13 ;
    %wait E_00000000028d00f0;
    %load/vec4 v00000000042a7dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a6420_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000000042a6420_0;
    %inv;
    %assign/vec4 v00000000042a6420_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000000002877620;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a6420_0, 0;
    %end;
    .thread T_14;
    .scope S_000000000286cdf0;
T_15 ;
    %wait E_00000000028d00b0;
    %load/vec4 v00000000042a69c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a6920_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000000042a6920_0;
    %inv;
    %assign/vec4 v00000000042a6920_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000000000286cdf0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a6920_0, 0;
    %end;
    .thread T_16;
    .scope S_00000000028328a0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042a7be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291c140_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042a7be0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042a7be0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042a7be0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042a7be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291c140_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_00000000028328a0;
T_18 ;
    %delay 300, 0;
    %vpi_call/w 2 62 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_00000000028328a0;
T_19 ;
    %vpi_call/w 2 65 "$display", "PC \011Inst \011W \011W  \011W " {0 0 0};
    %vpi_call/w 2 66 "$monitor", "%d \011%h \011%d \011%b \011%d ", v000000000291c1e0_0, v000000000291b420_0, v00000000042a6d80_0, v00000000042a6e20_0, v00000000042a7b40_0 {0 0 0};
    %end;
    .thread T_19;
    .scope S_00000000028328a0;
T_20 ;
    %delay 5, 0;
    %load/vec4 v00000000042a7be0_0;
    %nor/r;
    %store/vec4 v00000000042a7be0_0, 0, 1;
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "prueba.sv";
    "./pruebas1.sv";
