<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="" rel="stylesheet" type="text/css" media="screen"/>
<link href="" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
tapath {
  display: none;
}
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2.2.1.239.2

Tue May  4 17:02:29 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt SPI_impl_1.twr SPI_impl_1.udb -gui

-----------------------------------------
Design:          peripheral
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock clk</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

create_clock -name {clk} -period 20.8333 [get_pins {H/CLKHF }] 

Operating conditions:
--------------------
    Temperature: 85C

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "clk"</big></U></B>

create_clock -name {clk} -period 20.8333 [get_pins {H/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
H/CLKHF (MPW)                           |   (50% duty cycle) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 75.1553%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
s_i0/D                                   |   10.727 ns 
byte_counter_i0_i4/D                     |   10.992 ns 
byte_counter_i0_i3/D                     |   10.992 ns 
byte_counter_i0_i2/D                     |   11.376 ns 
byte_counter_i0_i4/SP                    |   11.761 ns 
led_array_i0_i8/CE                       |   11.929 ns 
{led_array_i0_i5/SP   led_array_i0_i6/SP}|   11.999 ns 
CIPO_i0/SR                               |   12.226 ns 
s_i1/D                                   |   12.620 ns 
{byte_counter_i0_i0/SP   byte_counter_i0_i1/SP}              
                                         |   12.794 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
led_array_i0_i8/DO0                      |    1.470 ns 
bit_counter__i0/D                        |    1.719 ns 
led_array_i0_i7/D                        |    1.719 ns 
led_array_i0_i6/D                        |    1.719 ns 
led_array_i0_i4/D                        |    1.719 ns 
led_array_i0_i2/D                        |    1.719 ns 
bit_counter__i1/D                        |    1.719 ns 
byte_counter_i0_i1/D                     |    1.719 ns 
bit_counter__i2/D                        |    1.887 ns 
byte_counter_i0_i0/D                     |    1.887 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 3 Start Points         |           Type           
-------------------------------------------------------------------
CIPO_i0/Q                               |          No required time
led_array_i0_i8/PADDO                   |          No required time
data_ready_i1/PADDO                     |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         3
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
bit_counter__i3/SR                      |           No arrival time
{byte_counter_i0_i0/SR   byte_counter_i0_i1/SR}                           
                                        |           No arrival time
{bit_counter__i2/SR   bit_counter__i1/SR}                           
                                        |           No arrival time
led_array_i0_i1/D                       |           No arrival time
{byte_counter_i0_i2/SR   byte_counter_i0_i3/SR}                           
                                        |           No arrival time
byte_counter_i0_i4/SR                   |           No arrival time
controller_clk_last_last_c/SP           |           No arrival time
bit_counter__i0/SR                      |           No arrival time
controller_clk_last_c/PADDI             |           No arrival time
controller_clk_last_c/CE                |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        11
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
led_array[7]                            |                    output
led_array[6]                            |                    output
led_array[5]                            |                    output
led_array[4]                            |                    output
led_array[3]                            |                    output
led_array[2]                            |                    output
led_array[1]                            |                    output
led_array[0]                            |                    output
CIPO                                    |                    output
led                                     |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        11
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : byte_counter_i0_i0/Q  (SLICE_R10C3D)
Path End         : s_i0/D  (SLICE_R11C2A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 72.1% (route), 27.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 10.727 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i0/CK",
        "phy_name":"SLICE_1/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  16      
clk                                                          NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i0/Q",
        "phy_name":"SLICE_1/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"s_i0/D",
        "phy_name":"SLICE_5/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"byte_counter_i0_i0/CK",
            "phy_name":"SLICE_1/CLK"
        },
        "pin1":
        {
            "log_name":"byte_counter_i0_i0/Q",
            "phy_name":"SLICE_1/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"byte_counter[0]",
            "phy_name":"byte_counter[0]"
        },
        "arrive":9.047,
        "delay":2.146
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_3_lut_4_lut/A",
            "phy_name":"SLICE_23/A0"
        },
        "pin1":
        {
            "log_name":"i2_3_lut_4_lut/Z",
            "phy_name":"SLICE_23/F0"
        },
        "arrive":9.497,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n1097",
            "phy_name":"n1097"
        },
        "arrive":11.934,
        "delay":2.437
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3_4_lut/A",
            "phy_name":"SLICE_22/C0"
        },
        "pin1":
        {
            "log_name":"i3_4_lut/Z",
            "phy_name":"SLICE_22/F0"
        },
        "arrive":12.384,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n1070",
            "phy_name":"n1070"
        },
        "arrive":14.940,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i259_3_lut_4_lut/C",
            "phy_name":"SLICE_5/A1"
        },
        "pin1":
        {
            "log_name":"i259_3_lut_4_lut/Z",
            "phy_name":"SLICE_5/F1"
        },
        "arrive":15.417,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n936",
            "phy_name":"n936"
        },
        "arrive":15.417,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

byte_counter_i0_i0/CK->byte_counter_i0_i0/Q
                                          SLICE_R10C3D    CLK_TO_Q0_DELAY  1.391         6.901  7       
byte_counter[0]                                           NET DELAY        2.146         9.047  1       
i2_3_lut_4_lut/A->i2_3_lut_4_lut/Z        SLICE_R11C3B    A0_TO_F0_DELAY   0.450         9.497  2       
n1097                                                     NET DELAY        2.437        11.934  1       
i3_4_lut/A->i3_4_lut/Z                    SLICE_R11C3A    C0_TO_F0_DELAY   0.450        12.384  1       
n1070                                                     NET DELAY        2.556        14.940  1       
i259_3_lut_4_lut/C->i259_3_lut_4_lut/Z    SLICE_R11C2A    A1_TO_F1_DELAY   0.477        15.417  1       
n936 ( DI1 )                                              NET DELAY        0.000        15.417  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"s_i1/CK",
        "phy_name":"SLICE_5/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  16      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -15.416  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     10.727  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_counter__i0/Q  (SLICE_R9C3D)
Path End         : byte_counter_i0_i4/D  (SLICE_R11C3A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 71.3% (route), 28.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 10.992 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i0/CK",
        "phy_name":"SLICE_32/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  16      
clk                                                          NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"bit_counter__i0/Q",
        "phy_name":"SLICE_32/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i4/D",
        "phy_name":"SLICE_22/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"bit_counter__i0/CK",
            "phy_name":"SLICE_32/CLK"
        },
        "pin1":
        {
            "log_name":"bit_counter__i0/Q",
            "phy_name":"SLICE_32/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"bit_counter[0]",
            "phy_name":"bit_counter[0]"
        },
        "arrive":9.047,
        "delay":2.146
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_4_lut_adj_1/C",
            "phy_name":"SLICE_21/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_4_lut_adj_1/Z",
            "phy_name":"SLICE_21/F0"
        },
        "arrive":9.497,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n3",
            "phy_name":"n3"
        },
        "arrive":11.669,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_4_lut/D",
            "phy_name":"SLICE_28/D0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_4_lut/Z",
            "phy_name":"SLICE_28/F0"
        },
        "arrive":12.119,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n12_adj_1",
            "phy_name":"n12_adj_1"
        },
        "arrive":14.675,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut/C",
            "phy_name":"SLICE_22/A1"
        },
        "pin1":
        {
            "log_name":"i2_4_lut/Z",
            "phy_name":"SLICE_22/F1"
        },
        "arrive":15.152,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n1061",
            "phy_name":"n1061"
        },
        "arrive":15.152,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

bit_counter__i0/CK->bit_counter__i0/Q     SLICE_R9C3D     CLK_TO_Q1_DELAY  1.391         6.901  5       
bit_counter[0]                                            NET DELAY        2.146         9.047  1       
i1_2_lut_4_lut_adj_1/C->i1_2_lut_4_lut_adj_1/Z
                                          SLICE_R9C3A     A0_TO_F0_DELAY   0.450         9.497  6       
n3                                                        NET DELAY        2.172        11.669  1       
i1_2_lut_4_lut/D->i1_2_lut_4_lut/Z        SLICE_R10C3C    D0_TO_F0_DELAY   0.450        12.119  2       
n12_adj_1                                                 NET DELAY        2.556        14.675  1       
i2_4_lut/C->i2_4_lut/Z                    SLICE_R11C3A    A1_TO_F1_DELAY   0.477        15.152  1       
n1061 ( DI1 )                                             NET DELAY        0.000        15.152  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i4/CK",
        "phy_name":"SLICE_22/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  16      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -15.151  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     10.992  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_counter__i0/Q  (SLICE_R9C3D)
Path End         : byte_counter_i0_i3/D  (SLICE_R10C3B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 71.3% (route), 28.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 10.992 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i0/CK",
        "phy_name":"SLICE_32/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  16      
clk                                                          NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"bit_counter__i0/Q",
        "phy_name":"SLICE_32/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i3/D",
        "phy_name":"SLICE_15/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"bit_counter__i0/CK",
            "phy_name":"SLICE_32/CLK"
        },
        "pin1":
        {
            "log_name":"bit_counter__i0/Q",
            "phy_name":"SLICE_32/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"bit_counter[0]",
            "phy_name":"bit_counter[0]"
        },
        "arrive":9.047,
        "delay":2.146
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_4_lut_adj_1/C",
            "phy_name":"SLICE_21/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_4_lut_adj_1/Z",
            "phy_name":"SLICE_21/F0"
        },
        "arrive":9.497,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n3",
            "phy_name":"n3"
        },
        "arrive":11.669,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_4_lut/D",
            "phy_name":"SLICE_28/D0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_4_lut/Z",
            "phy_name":"SLICE_28/F0"
        },
        "arrive":12.119,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n12_adj_1",
            "phy_name":"n12_adj_1"
        },
        "arrive":14.675,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i307_4_lut/B",
            "phy_name":"SLICE_15/A1"
        },
        "pin1":
        {
            "log_name":"i307_4_lut/Z",
            "phy_name":"SLICE_15/F1"
        },
        "arrive":15.152,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n910",
            "phy_name":"n910"
        },
        "arrive":15.152,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

bit_counter__i0/CK->bit_counter__i0/Q     SLICE_R9C3D     CLK_TO_Q1_DELAY  1.391         6.901  5       
bit_counter[0]                                            NET DELAY        2.146         9.047  1       
i1_2_lut_4_lut_adj_1/C->i1_2_lut_4_lut_adj_1/Z
                                          SLICE_R9C3A     A0_TO_F0_DELAY   0.450         9.497  6       
n3                                                        NET DELAY        2.172        11.669  1       
i1_2_lut_4_lut/D->i1_2_lut_4_lut/Z        SLICE_R10C3C    D0_TO_F0_DELAY   0.450        12.119  2       
n12_adj_1                                                 NET DELAY        2.556        14.675  1       
i307_4_lut/B->i307_4_lut/Z                SLICE_R10C3B    A1_TO_F1_DELAY   0.477        15.152  1       
n910 ( DI1 )                                              NET DELAY        0.000        15.152  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i2/CK",
        "phy_name":"SLICE_15/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  16      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -15.151  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     10.992  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_counter__i0/Q  (SLICE_R9C3D)
Path End         : byte_counter_i0_i2/D  (SLICE_R10C3B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 70.1% (route), 29.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 11.376 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i0/CK",
        "phy_name":"SLICE_32/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  16      
clk                                                          NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"bit_counter__i0/Q",
        "phy_name":"SLICE_32/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i2/D",
        "phy_name":"SLICE_15/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"bit_counter__i0/CK",
            "phy_name":"SLICE_32/CLK"
        },
        "pin1":
        {
            "log_name":"bit_counter__i0/Q",
            "phy_name":"SLICE_32/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"bit_counter[0]",
            "phy_name":"bit_counter[0]"
        },
        "arrive":9.047,
        "delay":2.146
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_4_lut_adj_1/C",
            "phy_name":"SLICE_21/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_4_lut_adj_1/Z",
            "phy_name":"SLICE_21/F0"
        },
        "arrive":9.497,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n3",
            "phy_name":"n3"
        },
        "arrive":11.669,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_3_lut/C",
            "phy_name":"SLICE_20/D0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_3_lut/Z",
            "phy_name":"SLICE_20/F0"
        },
        "arrive":12.119,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n10",
            "phy_name":"n10"
        },
        "arrive":14.291,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i314_4_lut/B",
            "phy_name":"SLICE_15/D0"
        },
        "pin1":
        {
            "log_name":"i314_4_lut/Z",
            "phy_name":"SLICE_15/F0"
        },
        "arrive":14.768,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n909",
            "phy_name":"n909"
        },
        "arrive":14.768,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

bit_counter__i0/CK->bit_counter__i0/Q     SLICE_R9C3D     CLK_TO_Q1_DELAY  1.391         6.901  5       
bit_counter[0]                                            NET DELAY        2.146         9.047  1       
i1_2_lut_4_lut_adj_1/C->i1_2_lut_4_lut_adj_1/Z
                                          SLICE_R9C3A     A0_TO_F0_DELAY   0.450         9.497  6       
n3                                                        NET DELAY        2.172        11.669  1       
i1_2_lut_3_lut/C->i1_2_lut_3_lut/Z        SLICE_R10C3A    D0_TO_F0_DELAY   0.450        12.119  1       
n10                                                       NET DELAY        2.172        14.291  1       
i314_4_lut/B->i314_4_lut/Z                SLICE_R10C3B    D0_TO_F0_DELAY   0.477        14.768  1       
n909 ( DI0 )                                              NET DELAY        0.000        14.768  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i2/CK",
        "phy_name":"SLICE_15/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  16      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -14.767  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     11.376  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s_i1/Q  (SLICE_R11C2A)
Path End         : byte_counter_i0_i4/SP  (SLICE_R11C3A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 79.3% (route), 20.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 11.761 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"s_i1/CK",
        "phy_name":"SLICE_5/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  16      
clk                                                          NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"s_i1/Q",
        "phy_name":"SLICE_5/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i4/SP",
        "phy_name":"SLICE_22/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"s_i1/CK",
            "phy_name":"SLICE_5/CLK"
        },
        "pin1":
        {
            "log_name":"s_i1/Q",
            "phy_name":"SLICE_5/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"s[1]",
            "phy_name":"s[1]"
        },
        "arrive":9.576,
        "delay":2.675
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i460_2_lut/D",
            "phy_name":"SLICE_31/B0"
        },
        "pin1":
        {
            "log_name":"i460_2_lut/Z",
            "phy_name":"SLICE_31/F0"
        },
        "arrive":10.026,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n923",
            "phy_name":"n923"
        },
        "arrive":14.383,
        "delay":4.357
    }
    ]
}
</xmp>
</tapath>

s_i1/CK->s_i1/Q                           SLICE_R11C2A    CLK_TO_Q0_DELAY  1.391         6.901  6       
s[1]                                                      NET DELAY        2.675         9.576  1       
i460_2_lut/D->i460_2_lut/Z                SLICE_R9C2D     B0_TO_F0_DELAY   0.450        10.026  3       
n923 ( CE )                                               NET DELAY        4.357        14.383  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i4/CK",
        "phy_name":"SLICE_22/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  16      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -14.382  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     11.761  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_last_c/Q  (SLICE_R9C2D)
Path End         : led_array_i0_i8/CE  (IOLOGIC_IOL_L20A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 78.8% (route), 21.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 11.929 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_last_c/CK",
        "phy_name":"SLICE_31/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  16      
clk                                                          NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_last_c/Q",
        "phy_name":"SLICE_31/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i8/CE",
        "phy_name":"led_array_i0_i8/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_last_c/CK",
            "phy_name":"SLICE_31/CLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_last_c/Q",
            "phy_name":"SLICE_31/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last_last",
            "phy_name":"controller_clk_last_last"
        },
        "arrive":8.980,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i66_2_lut_2_lut/B",
            "phy_name":"SLICE_30/B1"
        },
        "pin1":
        {
            "log_name":"i66_2_lut_2_lut/Z",
            "phy_name":"SLICE_30/F1"
        },
        "arrive":9.430,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_enable_2",
            "phy_name":"clk_enable_2"
        },
        "arrive":14.211,
        "delay":4.781
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_last_c/CK->controller_clk_last_last_c/Q
                                          SLICE_R9C2D     CLK_TO_Q1_DELAY  1.391         6.901  5       
controller_clk_last_last                                  NET DELAY        2.079         8.980  1       
i66_2_lut_2_lut/B->i66_2_lut_2_lut/Z      SLICE_R9C2A     B1_TO_F1_DELAY   0.450         9.430  6       
clk_enable_2 ( CE )                                       NET DELAY        4.781        14.211  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i8/OUTCLK",
        "phy_name":"led_array_i0_i8/OUTCLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  16      
clk ( OUTCLK )                                               NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.203        26.140  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.140  
Arrival Time                                                                            -14.210  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     11.929  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_last_c/Q  (SLICE_R9C2D)
Path End         : {led_array_i0_i5/SP   led_array_i0_i6/SP}  (SLICE_R18C2B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 78.7% (route), 21.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 11.999 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_last_c/CK",
        "phy_name":"SLICE_31/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  16      
clk                                                          NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_last_c/Q",
        "phy_name":"SLICE_31/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{led_array_i0_i5/SP   led_array_i0_i6/SP}",
        "phy_name":"SLICE_11/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_last_c/CK",
            "phy_name":"SLICE_31/CLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_last_c/Q",
            "phy_name":"SLICE_31/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last_last",
            "phy_name":"controller_clk_last_last"
        },
        "arrive":8.980,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i66_2_lut_2_lut/B",
            "phy_name":"SLICE_30/B1"
        },
        "pin1":
        {
            "log_name":"i66_2_lut_2_lut/Z",
            "phy_name":"SLICE_30/F1"
        },
        "arrive":9.430,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_enable_2",
            "phy_name":"clk_enable_2"
        },
        "arrive":14.145,
        "delay":4.715
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_last_c/CK->controller_clk_last_last_c/Q
                                          SLICE_R9C2D     CLK_TO_Q1_DELAY  1.391         6.901  5       
controller_clk_last_last                                  NET DELAY        2.079         8.980  1       
i66_2_lut_2_lut/B->i66_2_lut_2_lut/Z      SLICE_R9C2A     B1_TO_F1_DELAY   0.450         9.430  6       
clk_enable_2 ( CE )                                       NET DELAY        4.715        14.145  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i5/CK",
        "phy_name":"SLICE_11/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  16      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -14.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     11.999  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC_IOL_L9A)
Path End         : CIPO_i0/SR  (SLICE_R8C2D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 76.1% (route), 23.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 12.226 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  16      
clk                                                          NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"CIPO_i0/SR",
        "phy_name":"SLICE_7/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":6.515,
        "delay":1.005
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":9.137,
        "delay":2.622
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i61_2_lut_3_lut/A",
            "phy_name":"SLICE_26/C0"
        },
        "pin1":
        {
            "log_name":"i61_2_lut_3_lut/Z",
            "phy_name":"SLICE_26/F0"
        },
        "arrive":9.614,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n702",
            "phy_name":"n702"
        },
        "arrive":9.919,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i249_2_lut_3_lut_3_lut/A",
            "phy_name":"SLICE_26/C1"
        },
        "pin1":
        {
            "log_name":"i249_2_lut_3_lut_3_lut/Z",
            "phy_name":"SLICE_26/F1"
        },
        "arrive":10.369,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n926",
            "phy_name":"n926"
        },
        "arrive":13.587,
        "delay":3.218
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC_IOL_L9A  INCLK_TO_DI0_DELAY  1.005         6.515  6       
controller_clk_last                                        NET DELAY           2.622         9.137  1       
i61_2_lut_3_lut/A->i61_2_lut_3_lut/Z      SLICE_R9C2B      C0_TO_F0_DELAY      0.477         9.614  1       
n702                                                       NET DELAY           0.305         9.919  1       
i249_2_lut_3_lut_3_lut/A->i249_2_lut_3_lut_3_lut/Z
                                          SLICE_R9C2B      C1_TO_F1_DELAY      0.450        10.369  1       
n926 ( LSR )                                               NET DELAY           3.218        13.587  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"CIPO_i0/CK",
        "phy_name":"SLICE_7/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  16      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.530        25.813  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            25.813  
Arrival Time                                                                            -13.586  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     12.226  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : byte_counter_i0_i0/Q  (SLICE_R10C3D)
Path End         : s_i1/D  (SLICE_R11C2A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 65.1% (route), 34.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 12.620 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i0/CK",
        "phy_name":"SLICE_1/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  16      
clk                                                          NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i0/Q",
        "phy_name":"SLICE_1/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"s_i1/D",
        "phy_name":"SLICE_5/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"byte_counter_i0_i0/CK",
            "phy_name":"SLICE_1/CLK"
        },
        "pin1":
        {
            "log_name":"byte_counter_i0_i0/Q",
            "phy_name":"SLICE_1/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"byte_counter[0]",
            "phy_name":"byte_counter[0]"
        },
        "arrive":9.047,
        "delay":2.146
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_3_lut_4_lut/A",
            "phy_name":"SLICE_23/A0"
        },
        "pin1":
        {
            "log_name":"i2_3_lut_4_lut/Z",
            "phy_name":"SLICE_23/F0"
        },
        "arrive":9.524,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n1097",
            "phy_name":"n1097"
        },
        "arrive":9.829,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i110_4_lut/C",
            "phy_name":"SLICE_23/C1"
        },
        "pin1":
        {
            "log_name":"i110_4_lut/Z",
            "phy_name":"SLICE_23/F1"
        },
        "arrive":10.279,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n774",
            "phy_name":"n774"
        },
        "arrive":13.047,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i19_4_lut_3_lut/B",
            "phy_name":"SLICE_5/D0"
        },
        "pin1":
        {
            "log_name":"i19_4_lut_3_lut/Z",
            "phy_name":"SLICE_5/F0"
        },
        "arrive":13.524,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n1071",
            "phy_name":"n1071"
        },
        "arrive":13.524,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

byte_counter_i0_i0/CK->byte_counter_i0_i0/Q
                                          SLICE_R10C3D    CLK_TO_Q0_DELAY  1.391         6.901  7       
byte_counter[0]                                           NET DELAY        2.146         9.047  1       
i2_3_lut_4_lut/A->i2_3_lut_4_lut/Z        SLICE_R11C3B    A0_TO_F0_DELAY   0.477         9.524  2       
n1097                                                     NET DELAY        0.305         9.829  1       
i110_4_lut/C->i110_4_lut/Z                SLICE_R11C3B    C1_TO_F1_DELAY   0.450        10.279  2       
n774                                                      NET DELAY        2.768        13.047  1       
i19_4_lut_3_lut/B->i19_4_lut_3_lut/Z      SLICE_R11C2A    D0_TO_F0_DELAY   0.477        13.524  1       
n1071 ( DI0 )                                             NET DELAY        0.000        13.524  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"s_i1/CK",
        "phy_name":"SLICE_5/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  16      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -13.523  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     12.620  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s_i1/Q  (SLICE_R11C2A)
Path End         : {byte_counter_i0_i0/SP   byte_counter_i0_i1/SP}  (SLICE_R10C3D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 76.5% (route), 23.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 12.794 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"s_i1/CK",
        "phy_name":"SLICE_5/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  16      
clk                                                          NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"s_i1/Q",
        "phy_name":"SLICE_5/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{byte_counter_i0_i0/SP   byte_counter_i0_i1/SP}",
        "phy_name":"SLICE_1/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"s_i1/CK",
            "phy_name":"SLICE_5/CLK"
        },
        "pin1":
        {
            "log_name":"s_i1/Q",
            "phy_name":"SLICE_5/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"s[1]",
            "phy_name":"s[1]"
        },
        "arrive":9.576,
        "delay":2.675
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i460_2_lut/D",
            "phy_name":"SLICE_31/B0"
        },
        "pin1":
        {
            "log_name":"i460_2_lut/Z",
            "phy_name":"SLICE_31/F0"
        },
        "arrive":10.026,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n923",
            "phy_name":"n923"
        },
        "arrive":13.350,
        "delay":3.324
    }
    ]
}
</xmp>
</tapath>

s_i1/CK->s_i1/Q                           SLICE_R11C2A    CLK_TO_Q0_DELAY  1.391         6.901  6       
s[1]                                                      NET DELAY        2.675         9.576  1       
i460_2_lut/D->i460_2_lut/Z                SLICE_R9C2D     B0_TO_F0_DELAY   0.450        10.026  3       
n923 ( CE )                                               NET DELAY        3.324        13.350  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i0/CK",
        "phy_name":"SLICE_1/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  16      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -13.349  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     12.794  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_array_i0_i7/Q  (SLICE_R19C2A)
Path End         : led_array_i0_i8/DO0  (IOLOGIC_IOL_L20A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 47.8% (route), 52.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.470 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i7/CK",
        "phy_name":"SLICE_13/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  16      
clk                                                          NET DELAY      3.041         3.041  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"led_array_i0_i7/Q",
        "phy_name":"SLICE_13/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i8/DO0",
        "phy_name":"led_array_i0_i8/DO0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"led_array_i0_i7/CK",
            "phy_name":"SLICE_13/CLK"
        },
        "pin1":
        {
            "log_name":"led_array_i0_i7/Q",
            "phy_name":"SLICE_13/Q0"
        },
        "arrive":3.809,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"led_array_c_6",
            "phy_name":"led_array_c_6"
        },
        "arrive":4.511,
        "delay":0.702
    }
    ]
}
</xmp>
</tapath>

led_array_i0_i7/CK->led_array_i0_i7/Q     SLICE_R19C2A    CLK_TO_Q0_DELAY  0.768         3.809  2       
led_array_c_6 ( DO0 )                                     NET DELAY        0.702         4.511  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i8/OUTCLK",
        "phy_name":"led_array_i0_i8/OUTCLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  16      
clk ( OUTCLK )                                               NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.511  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.470  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_counter__i0/Q  (SLICE_R9C3D)
Path End         : bit_counter__i0/D  (SLICE_R9C3D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i0/CK",
        "phy_name":"SLICE_32/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  16      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"bit_counter__i0/Q",
        "phy_name":"SLICE_32/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i0/D",
        "phy_name":"SLICE_32/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"bit_counter__i0/CK",
            "phy_name":"SLICE_32/CLK"
        },
        "pin1":
        {
            "log_name":"bit_counter__i0/Q",
            "phy_name":"SLICE_32/Q1"
        },
        "arrive":3.809,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"bit_counter[0]",
            "phy_name":"bit_counter[0]"
        },
        "arrive":4.511,
        "delay":0.702
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i347_3_lut/D",
            "phy_name":"SLICE_32/D1"
        },
        "pin1":
        {
            "log_name":"i347_3_lut/Z",
            "phy_name":"SLICE_32/F1"
        },
        "arrive":4.760,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n12",
            "phy_name":"n12"
        },
        "arrive":4.760,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

bit_counter__i0/CK->bit_counter__i0/Q     SLICE_R9C3D     CLK_TO_Q1_DELAY  0.768         3.809  5       
bit_counter[0]                                            NET DELAY        0.702         4.511  1       
i347_3_lut/D->i347_3_lut/Z                SLICE_R9C3D     D1_TO_F1_DELAY   0.249         4.760  1       
n12 ( DI1 )                                               NET DELAY        0.000         4.760  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i0/CK",
        "phy_name":"SLICE_32/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  16      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_array_i0_i6/Q  (SLICE_R18C2B)
Path End         : led_array_i0_i7/D  (SLICE_R19C2A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i5/CK",
        "phy_name":"SLICE_11/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  16      
clk                                                          NET DELAY      3.041         3.041  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"led_array_i0_i6/Q",
        "phy_name":"SLICE_11/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i7/D",
        "phy_name":"SLICE_13/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"led_array_i0_i6/CK",
            "phy_name":"SLICE_11/CLK"
        },
        "pin1":
        {
            "log_name":"led_array_i0_i6/Q",
            "phy_name":"SLICE_11/Q1"
        },
        "arrive":3.809,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"led_array_c_5",
            "phy_name":"led_array_c_5"
        },
        "arrive":4.511,
        "delay":0.702
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"SLICE_13/D0",
            "phy_name":"SLICE_13/D0"
        },
        "pin1":
        {
            "log_name":"SLICE_13/F0",
            "phy_name":"SLICE_13/F0"
        },
        "arrive":4.760,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"led_array_c_5.sig_006.FeedThruLUT",
            "phy_name":"led_array_c_5.sig_006.FeedThruLUT"
        },
        "arrive":4.760,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

led_array_i0_i6/CK->led_array_i0_i6/Q     SLICE_R18C2B    CLK_TO_Q1_DELAY  0.768         3.809  2       
led_array_c_5                                             NET DELAY        0.702         4.511  1       
SLICE_13/D0->SLICE_13/F0                  SLICE_R19C2A    D0_TO_F0_DELAY   0.249         4.760  1       
led_array_c_5.sig_006.FeedThruLUT ( DI0 )
                                                          NET DELAY        0.000         4.760  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i7/CK",
        "phy_name":"SLICE_13/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  16      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_array_i0_i5/Q  (SLICE_R18C2B)
Path End         : led_array_i0_i6/D  (SLICE_R18C2B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i5/CK",
        "phy_name":"SLICE_11/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  16      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"led_array_i0_i5/Q",
        "phy_name":"SLICE_11/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i6/D",
        "phy_name":"SLICE_11/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"led_array_i0_i5/CK",
            "phy_name":"SLICE_11/CLK"
        },
        "pin1":
        {
            "log_name":"led_array_i0_i5/Q",
            "phy_name":"SLICE_11/Q0"
        },
        "arrive":3.809,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"led_array_c_4",
            "phy_name":"led_array_c_4"
        },
        "arrive":4.511,
        "delay":0.702
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"SLICE_11/D1",
            "phy_name":"SLICE_11/D1"
        },
        "pin1":
        {
            "log_name":"SLICE_11/F1",
            "phy_name":"SLICE_11/F1"
        },
        "arrive":4.760,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"led_array_c_4.sig_005.FeedThruLUT",
            "phy_name":"led_array_c_4.sig_005.FeedThruLUT"
        },
        "arrive":4.760,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

led_array_i0_i5/CK->led_array_i0_i5/Q     SLICE_R18C2B    CLK_TO_Q0_DELAY  0.768         3.809  2       
led_array_c_4                                             NET DELAY        0.702         4.511  1       
SLICE_11/D1->SLICE_11/F1                  SLICE_R18C2B    D1_TO_F1_DELAY   0.249         4.760  1       
led_array_c_4.sig_005.FeedThruLUT ( DI1 )
                                                          NET DELAY        0.000         4.760  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i5/CK",
        "phy_name":"SLICE_11/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  16      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_array_i0_i3/Q  (SLICE_R14C2B)
Path End         : led_array_i0_i4/D  (SLICE_R14C2B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i3/CK",
        "phy_name":"SLICE_9/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  16      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"led_array_i0_i3/Q",
        "phy_name":"SLICE_9/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i4/D",
        "phy_name":"SLICE_9/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"led_array_i0_i3/CK",
            "phy_name":"SLICE_9/CLK"
        },
        "pin1":
        {
            "log_name":"led_array_i0_i3/Q",
            "phy_name":"SLICE_9/Q0"
        },
        "arrive":3.809,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"led_array_c_2",
            "phy_name":"led_array_c_2"
        },
        "arrive":4.511,
        "delay":0.702
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"SLICE_9/D1",
            "phy_name":"SLICE_9/D1"
        },
        "pin1":
        {
            "log_name":"SLICE_9/F1",
            "phy_name":"SLICE_9/F1"
        },
        "arrive":4.760,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"led_array_c_2.sig_003.FeedThruLUT",
            "phy_name":"led_array_c_2.sig_003.FeedThruLUT"
        },
        "arrive":4.760,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

led_array_i0_i3/CK->led_array_i0_i3/Q     SLICE_R14C2B    CLK_TO_Q0_DELAY  0.768         3.809  2       
led_array_c_2                                             NET DELAY        0.702         4.511  1       
SLICE_9/D1->SLICE_9/F1                    SLICE_R14C2B    D1_TO_F1_DELAY   0.249         4.760  1       
led_array_c_2.sig_003.FeedThruLUT ( DI1 )
                                                          NET DELAY        0.000         4.760  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i3/CK",
        "phy_name":"SLICE_9/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  16      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_array_i0_i1/Q  (SLICE_R10C2B)
Path End         : led_array_i0_i2/D  (SLICE_R10C2B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i2/CK",
        "phy_name":"SLICE_8/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  16      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"led_array_i0_i1/Q",
        "phy_name":"SLICE_8/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i2/D",
        "phy_name":"SLICE_8/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"led_array_i0_i1/CK",
            "phy_name":"SLICE_8/CLK"
        },
        "pin1":
        {
            "log_name":"led_array_i0_i1/Q",
            "phy_name":"SLICE_8/Q1"
        },
        "arrive":3.809,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"led_array_c_0",
            "phy_name":"led_array_c_0"
        },
        "arrive":4.511,
        "delay":0.702
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"SLICE_8/D0",
            "phy_name":"SLICE_8/D0"
        },
        "pin1":
        {
            "log_name":"SLICE_8/F0",
            "phy_name":"SLICE_8/F0"
        },
        "arrive":4.760,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"led_array_c_0.sig_001.FeedThruLUT",
            "phy_name":"led_array_c_0.sig_001.FeedThruLUT"
        },
        "arrive":4.760,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

led_array_i0_i1/CK->led_array_i0_i1/Q     SLICE_R10C2B    CLK_TO_Q1_DELAY  0.768         3.809  2       
led_array_c_0                                             NET DELAY        0.702         4.511  1       
SLICE_8/D0->SLICE_8/F0                    SLICE_R10C2B    D0_TO_F0_DELAY   0.249         4.760  1       
led_array_c_0.sig_001.FeedThruLUT ( DI0 )
                                                          NET DELAY        0.000         4.760  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i2/CK",
        "phy_name":"SLICE_8/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  16      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_counter__i1/Q  (SLICE_R8C3A)
Path End         : bit_counter__i1/D  (SLICE_R8C3A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i2/CK",
        "phy_name":"SLICE_2/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  16      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"bit_counter__i1/Q",
        "phy_name":"SLICE_2/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i1/D",
        "phy_name":"SLICE_2/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"bit_counter__i1/CK",
            "phy_name":"SLICE_2/CLK"
        },
        "pin1":
        {
            "log_name":"bit_counter__i1/Q",
            "phy_name":"SLICE_2/Q1"
        },
        "arrive":3.809,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"bit_counter[1]",
            "phy_name":"bit_counter[1]"
        },
        "arrive":4.511,
        "delay":0.702
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i352_3_lut/A",
            "phy_name":"SLICE_2/D1"
        },
        "pin1":
        {
            "log_name":"i352_3_lut/Z",
            "phy_name":"SLICE_2/F1"
        },
        "arrive":4.760,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n929",
            "phy_name":"n929"
        },
        "arrive":4.760,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

bit_counter__i1/CK->bit_counter__i1/Q     SLICE_R8C3A     CLK_TO_Q1_DELAY  0.768         3.809  4       
bit_counter[1]                                            NET DELAY        0.702         4.511  1       
i352_3_lut/A->i352_3_lut/Z                SLICE_R8C3A     D1_TO_F1_DELAY   0.249         4.760  1       
n929 ( DI1 )                                              NET DELAY        0.000         4.760  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i2/CK",
        "phy_name":"SLICE_2/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  16      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : byte_counter_i0_i1/Q  (SLICE_R10C3D)
Path End         : byte_counter_i0_i1/D  (SLICE_R10C3D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i0/CK",
        "phy_name":"SLICE_1/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  16      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i1/Q",
        "phy_name":"SLICE_1/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i1/D",
        "phy_name":"SLICE_1/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"byte_counter_i0_i1/CK",
            "phy_name":"SLICE_1/CLK"
        },
        "pin1":
        {
            "log_name":"byte_counter_i0_i1/Q",
            "phy_name":"SLICE_1/Q1"
        },
        "arrive":3.809,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"byte_counter[1]",
            "phy_name":"byte_counter[1]"
        },
        "arrive":4.511,
        "delay":0.702
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i319_4_lut/A",
            "phy_name":"SLICE_1/D1"
        },
        "pin1":
        {
            "log_name":"i319_4_lut/Z",
            "phy_name":"SLICE_1/F1"
        },
        "arrive":4.760,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n907",
            "phy_name":"n907"
        },
        "arrive":4.760,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

byte_counter_i0_i1/CK->byte_counter_i0_i1/Q
                                          SLICE_R10C3D    CLK_TO_Q1_DELAY  0.768         3.809  6       
byte_counter[1]                                           NET DELAY        0.702         4.511  1       
i319_4_lut/A->i319_4_lut/Z                SLICE_R10C3D    D1_TO_F1_DELAY   0.249         4.760  1       
n907 ( DI1 )                                              NET DELAY        0.000         4.760  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i0/CK",
        "phy_name":"SLICE_1/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  16      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_counter__i0/Q  (SLICE_R9C3D)
Path End         : bit_counter__i2/D  (SLICE_R8C3A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i0/CK",
        "phy_name":"SLICE_32/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  16      
clk                                                          NET DELAY      3.041         3.041  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"bit_counter__i0/Q",
        "phy_name":"SLICE_32/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i2/D",
        "phy_name":"SLICE_2/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"bit_counter__i0/CK",
            "phy_name":"SLICE_32/CLK"
        },
        "pin1":
        {
            "log_name":"bit_counter__i0/Q",
            "phy_name":"SLICE_32/Q1"
        },
        "arrive":3.809,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"bit_counter[0]",
            "phy_name":"bit_counter[0]"
        },
        "arrive":4.679,
        "delay":0.870
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i354_3_lut_4_lut/B",
            "phy_name":"SLICE_2/C0"
        },
        "pin1":
        {
            "log_name":"i354_3_lut_4_lut/Z",
            "phy_name":"SLICE_2/F0"
        },
        "arrive":4.928,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n931",
            "phy_name":"n931"
        },
        "arrive":4.928,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

bit_counter__i0/CK->bit_counter__i0/Q     SLICE_R9C3D     CLK_TO_Q1_DELAY  0.768         3.809  5       
bit_counter[0]                                            NET DELAY        0.870         4.679  1       
i354_3_lut_4_lut/B->i354_3_lut_4_lut/Z    SLICE_R8C3A     C0_TO_F0_DELAY   0.249         4.928  1       
n931 ( DI0 )                                              NET DELAY        0.000         4.928  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i2/CK",
        "phy_name":"SLICE_2/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  16      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : byte_counter_i0_i0/Q  (SLICE_R10C3D)
Path End         : byte_counter_i0_i0/D  (SLICE_R10C3D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i0/CK",
        "phy_name":"SLICE_1/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  16      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i0/Q",
        "phy_name":"SLICE_1/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i0/D",
        "phy_name":"SLICE_1/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"byte_counter_i0_i0/CK",
            "phy_name":"SLICE_1/CLK"
        },
        "pin1":
        {
            "log_name":"byte_counter_i0_i0/Q",
            "phy_name":"SLICE_1/Q0"
        },
        "arrive":3.809,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"byte_counter[0]",
            "phy_name":"byte_counter[0]"
        },
        "arrive":4.679,
        "delay":0.870
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i453_2_lut/B",
            "phy_name":"SLICE_1/C0"
        },
        "pin1":
        {
            "log_name":"i453_2_lut/Z",
            "phy_name":"SLICE_1/F0"
        },
        "arrive":4.928,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n1125",
            "phy_name":"n1125"
        },
        "arrive":4.928,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

byte_counter_i0_i0/CK->byte_counter_i0_i0/Q
                                          SLICE_R10C3D    CLK_TO_Q0_DELAY  0.768         3.809  7       
byte_counter[0]                                           NET DELAY        0.870         4.679  1       
i453_2_lut/B->i453_2_lut/Z                SLICE_R10C3D    C0_TO_F0_DELAY   0.249         4.928  1       
n1125 ( DI0 )                                             NET DELAY        0.000         4.928  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i0/CK",
        "phy_name":"SLICE_1/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  16      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

</BODY>
