// Seed: 1626748110
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    output tri id_2
);
  id_4(
      .id_0(1),
      .id_1(id_0),
      .id_2(id_1 == 1),
      .id_3(1),
      .id_4(1),
      .id_5(id_0++),
      .id_6(1),
      .id_7(id_0),
      .id_8(((1'b0))),
      .id_9(id_0)
  );
  assign module_1.id_26 = 0;
  id_5 :
  assert property (@(posedge 0) 1)
  else $display(1);
endmodule
module module_0 (
    output supply0 id_0,
    output uwire id_1,
    input tri0 id_2,
    input supply1 id_3,
    output supply1 id_4,
    input supply1 id_5,
    output tri1 id_6,
    input tri id_7,
    input supply1 id_8,
    output logic id_9,
    input logic id_10,
    output tri0 id_11,
    input supply1 id_12,
    input tri id_13,
    input supply0 id_14,
    output uwire id_15,
    output uwire id_16,
    output tri0 id_17,
    input uwire id_18,
    input supply1 id_19,
    input supply1 id_20,
    output supply1 id_21,
    output wor module_1,
    input supply1 id_23,
    output tri0 id_24,
    inout tri1 id_25,
    output uwire id_26,
    output tri0 id_27,
    input uwire id_28,
    output tri0 id_29,
    input wor id_30,
    input tri1 id_31,
    output tri1 id_32,
    input tri1 id_33,
    output supply1 id_34
);
  always @(posedge 1) begin : LABEL_0
    id_9 <= id_10;
  end
  nor primCall (
      id_27,
      id_31,
      id_28,
      id_20,
      id_23,
      id_5,
      id_8,
      id_10,
      id_33,
      id_2,
      id_7,
      id_14,
      id_18,
      id_12,
      id_3,
      id_30,
      id_13,
      id_19,
      id_25
  );
  module_0 modCall_1 (
      id_4,
      id_19,
      id_27
  );
endmodule
