#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Fri Nov  7 16:55:39 2025
# Process ID         : 6112
# Current directory  : C:/Users/Ganga/arith_compare/arith_compare.runs/synth_1
# Command line       : vivado.exe -log arith_compare_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source arith_compare_top.tcl
# Log file           : C:/Users/Ganga/arith_compare/arith_compare.runs/synth_1/arith_compare_top.vds
# Journal file       : C:/Users/Ganga/arith_compare/arith_compare.runs/synth_1\vivado.jou
# Running On         : DESKTOP-J6TEGLE
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Athlon 3000G with Radeon Vega Graphics     
# CPU Frequency      : 3493 MHz
# CPU Physical cores : 2
# CPU Logical cores  : 4
# Host memory        : 14978 MB
# Swap memory        : 939 MB
# Total Virtual      : 15918 MB
# Available Virtual  : 5610 MB
#-----------------------------------------------------------
source arith_compare_top.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 518.676 ; gain = 214.176
Command: synth_design -top arith_compare_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3680
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1023.262 ; gain = 500.629
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'arith_compare_top' [C:/Users/Ganga/arith_compare/arith_compare.srcs/sources_1/new/arith_compare_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'adder_4bit' [C:/Users/Ganga/arith_compare/arith_compare.srcs/sources_1/new/adder_4bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder_4bit' (0#1) [C:/Users/Ganga/arith_compare/arith_compare.srcs/sources_1/new/adder_4bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'subtractor_4bit' [C:/Users/Ganga/arith_compare/arith_compare.srcs/sources_1/new/subtractor_4bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'subtractor_4bit' (0#1) [C:/Users/Ganga/arith_compare/arith_compare.srcs/sources_1/new/subtractor_4bit.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'DIFF' does not match port width (1) of module 'subtractor_4bit' [C:/Users/Ganga/arith_compare/arith_compare.srcs/sources_1/new/arith_compare_top.v:40]
INFO: [Synth 8-6157] synthesizing module 'comparator_4bit' [C:/Users/Ganga/arith_compare/arith_compare.srcs/sources_1/new/comparator_4bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'comparator_4bit' (0#1) [C:/Users/Ganga/arith_compare/arith_compare.srcs/sources_1/new/comparator_4bit.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (1) of module 'comparator_4bit' [C:/Users/Ganga/arith_compare/arith_compare.srcs/sources_1/new/arith_compare_top.v:43]
WARNING: [Synth 8-689] width (4) of port connection 'B' does not match port width (1) of module 'comparator_4bit' [C:/Users/Ganga/arith_compare/arith_compare.srcs/sources_1/new/arith_compare_top.v:43]
INFO: [Synth 8-6157] synthesizing module 'mux4to1_4bit' [C:/Users/Ganga/arith_compare/arith_compare.srcs/sources_1/new/mux4to1_4bit.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Ganga/arith_compare/arith_compare.srcs/sources_1/new/mux4to1_4bit.v:32]
INFO: [Synth 8-6155] done synthesizing module 'mux4to1_4bit' (0#1) [C:/Users/Ganga/arith_compare/arith_compare.srcs/sources_1/new/mux4to1_4bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'arith_compare_top' (0#1) [C:/Users/Ganga/arith_compare/arith_compare.srcs/sources_1/new/arith_compare_top.v:23]
WARNING: [Synth 8-7129] Port A[3] in module subtractor_4bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module subtractor_4bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module subtractor_4bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[3] in module subtractor_4bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[2] in module subtractor_4bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[1] in module subtractor_4bit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1129.457 ; gain = 606.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1129.457 ; gain = 606.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1129.457 ; gain = 606.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1129.457 ; gain = 606.824
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
	   3 Input    1 Bit       Adders := 1     
+---Muxes : 
	   4 Input    4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1351.895 ; gain = 829.262
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1351.895 ; gain = 829.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1351.895 ; gain = 829.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1570.285 ; gain = 1047.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1570.285 ; gain = 1047.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1570.285 ; gain = 1047.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1570.285 ; gain = 1047.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1570.285 ; gain = 1047.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1570.285 ; gain = 1047.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     3|
|2     |LUT4 |     1|
|3     |LUT5 |     2|
|4     |LUT6 |     3|
|5     |IBUF |    10|
|6     |OBUF |     7|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    26|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1570.285 ; gain = 1047.652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1570.285 ; gain = 1047.652
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1570.285 ; gain = 1047.652
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1585.355 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1705.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 450464eb
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1705.012 ; gain = 1186.336
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1705.012 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ganga/arith_compare/arith_compare.runs/synth_1/arith_compare_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file arith_compare_top_utilization_synth.rpt -pb arith_compare_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  7 16:56:22 2025...
