--- a/common/lib/modules/fglrx/build_mod/firegl_public.c	2015-09-18 23:57:02.000000000 -0400
+++ b/common/lib/modules/fglrx/build_mod/firegl_public.c	2015-09-18 23:57:11.000000000 -0400
@@ -136,7 +136,6 @@
 #include <asm/mman.h>
 #include <asm/uaccess.h>
 #include <asm/processor.h>
-#include <asm/tlbflush.h> // for flush_tlb_page
 #include <asm/cpufeature.h>
 #ifdef CONFIG_MTRR
 #include <asm/mtrr.h>
@@ -251,6 +250,26 @@
 #define WRITE_CR4(x)    write_cr4(x)
 #endif
 
+#define __flush_tlb_one(addr) asm volatile("invlpg (%0)" ::"r" (addr) : "memory")
+#define __flush_tlb() native_write_cr3(native_read_cr3())
+
+static inline void __flush_tlb_all(void)
+{
+        if (cpu_has_pge)
+        {
+                unsigned long flags, cr4;
+                raw_local_irq_save(flags);
+                cr4 = native_read_cr4();
+                native_write_cr4(cr4 & ~X86_CR4_PGE);
+                native_write_cr4(cr4);
+                raw_local_irq_restore(flags);
+        }
+        else
+        {
+                __flush_tlb();
+        }
+}
+
