;redcode
;assert 1
	SPL 0, <406
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 30
	SPL 100, 300
	SUB @121, 106
	ADD 210, 30
	SUB -100, 300
	SUB -100, 300
	SUB -1, <-20
	SUB <600, @6
	SUB 757, <-120
	CMP <600, @6
	ADD 210, 30
	SUB @121, 106
	SUB @121, 106
	CMP @121, 106
	SPL 0, <402
	MOV -1, <-20
	SUB @-127, 100
	SUB @121, 126
	ADD #270, <50
	ADD #270, <50
	SPL 0, <406
	SUB <0, @2
	ADD 30, 9
	SUB #20, @12
	ADD 30, 9
	ADD 30, 9
	SUB <600, @6
	ADD 30, 9
	ADD 210, 30
	SUB -207, <-120
	ADD 30, 9
	ADD 30, 9
	MOV -1, <-20
	SPL 0, <402
	SUB <600, @6
	SPL 0, <406
	SPL 0, <406
	SUB <600, @6
	SUB -260, -100
	SUB -260, -100
	MOV @-7, 4
	SUB -260, -100
	SUB -260, -100
	SUB <600, @6
	MOV -1, <-20
