

================================================================
== Vitis HLS Report for 'get_oracle_activations1_1'
================================================================
* Date:           Wed Jul  9 03:32:56 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.217 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    41345|    41345|  0.331 ms|  0.331 ms|  41345|  41345|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- get_oracle_activations1_loop1     |    41344|    41344|       646|          -|          -|    64|        no|
        | + get_oracle_activations1_loop1_1  |      640|      640|        10|          -|          -|    64|        no|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 13 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 3 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/backprop/backprop.c:172]   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights2, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_42" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/backprop.tcl:53]   --->   Operation 19 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln172 = store i7 0, i7 %i" [data/benchmarks/backprop/backprop.c:172]   --->   Operation 20 'store' 'store_ln172' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln174 = br void %get_oracle_activations1_loop1_1" [data/benchmarks/backprop/backprop.c:174]   --->   Operation 21 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_29 = load i7 %i"   --->   Operation 22 'load' 'i_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.70ns)   --->   "%icmp_ln174 = icmp_eq  i7 %i_29, i7 64" [data/benchmarks/backprop/backprop.c:174]   --->   Operation 23 'icmp' 'icmp_ln174' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.70ns)   --->   "%add_ln174 = add i7 %i_29, i7 1" [data/benchmarks/backprop/backprop.c:174]   --->   Operation 24 'add' 'add_ln174' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %icmp_ln174, void %get_oracle_activations1_loop1_1.split, void %for.end21" [data/benchmarks/backprop/backprop.c:174]   --->   Operation 25 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i7 %i_29" [data/benchmarks/backprop/backprop.c:174]   --->   Operation 26 'zext' 'zext_ln174' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln175 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:175]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln175' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [data/benchmarks/backprop/backprop.c:183]   --->   Operation 28 'specloopname' 'specloopname_ln183' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%oracle_activations_addr = getelementptr i64 %oracle_activations, i64 0, i64 %zext_ln174" [data/benchmarks/backprop/backprop.c:176]   --->   Operation 29 'getelementptr' 'oracle_activations_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i_29"   --->   Operation 30 'trunc' 'empty' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty, i6 0"   --->   Operation 31 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln178 = br void %for.inc" [data/benchmarks/backprop/backprop.c:178]   --->   Operation 32 'br' 'br_ln178' <Predicate = (!icmp_ln174)> <Delay = 0.38>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln184 = ret" [data/benchmarks/backprop/backprop.c:184]   --->   Operation 33 'ret' 'ret_ln184' <Predicate = (icmp_ln174)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.39>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%j = phi i7 %add_ln178, void %for.inc.split, i7 0, void %get_oracle_activations1_loop1_1.split" [data/benchmarks/backprop/backprop.c:178]   --->   Operation 34 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%add113 = phi i64 %add, void %for.inc.split, i64 0, void %get_oracle_activations1_loop1_1.split" [data/benchmarks/backprop/backprop.c:180]   --->   Operation 35 'phi' 'add113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.70ns)   --->   "%icmp_ln178 = icmp_eq  i7 %j, i7 64" [data/benchmarks/backprop/backprop.c:178]   --->   Operation 36 'icmp' 'icmp_ln178' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.70ns)   --->   "%add_ln178 = add i7 %j, i7 1" [data/benchmarks/backprop/backprop.c:178]   --->   Operation 37 'add' 'add_ln178' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %icmp_ln178, void %for.inc.split, void %for.inc19" [data/benchmarks/backprop/backprop.c:178]   --->   Operation 38 'br' 'br_ln178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln178_1 = zext i7 %j" [data/benchmarks/backprop/backprop.c:178]   --->   Operation 39 'zext' 'zext_ln178_1' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.74ns)   --->   "%add_ln180 = add i12 %zext_ln178_1, i12 %tmp_s" [data/benchmarks/backprop/backprop.c:180]   --->   Operation 40 'add' 'add_ln180' <Predicate = (!icmp_ln178)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i12 %add_ln180" [data/benchmarks/backprop/backprop.c:180]   --->   Operation 41 'zext' 'zext_ln180' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%weights2_addr = getelementptr i64 %weights2, i64 0, i64 %zext_ln180" [data/benchmarks/backprop/backprop.c:180]   --->   Operation 42 'getelementptr' 'weights2_addr' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (1.64ns)   --->   "%weights2_load = load i12 %weights2_addr" [data/benchmarks/backprop/backprop.c:180]   --->   Operation 43 'load' 'weights2_load' <Predicate = (!icmp_ln178)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%dactivations_addr = getelementptr i64 %dactivations, i64 0, i64 %zext_ln174" [data/benchmarks/backprop/backprop.c:182]   --->   Operation 44 'getelementptr' 'dactivations_addr' <Predicate = (icmp_ln178)> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (0.71ns)   --->   "%dactivations_load = load i6 %dactivations_addr" [data/benchmarks/backprop/backprop.c:182]   --->   Operation 45 'load' 'dactivations_load' <Predicate = (icmp_ln178)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln172 = store i7 %add_ln174, i7 %i" [data/benchmarks/backprop/backprop.c:172]   --->   Operation 46 'store' 'store_ln172' <Predicate = (icmp_ln178)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i7 %j" [data/benchmarks/backprop/backprop.c:178]   --->   Operation 47 'zext' 'zext_ln178' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%output_differences_addr = getelementptr i64 %output_differences, i64 0, i64 %zext_ln178" [data/benchmarks/backprop/backprop.c:180]   --->   Operation 48 'getelementptr' 'output_differences_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [2/2] (0.71ns)   --->   "%output_differences_load = load i6 %output_differences_addr" [data/benchmarks/backprop/backprop.c:180]   --->   Operation 49 'load' 'output_differences_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 50 [1/2] (1.64ns)   --->   "%weights2_load = load i12 %weights2_addr" [data/benchmarks/backprop/backprop.c:180]   --->   Operation 50 'load' 'weights2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 5.21>
ST_5 : Operation 51 [1/2] (0.71ns)   --->   "%output_differences_load = load i6 %output_differences_addr" [data/benchmarks/backprop/backprop.c:180]   --->   Operation 51 'load' 'output_differences_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln180 = bitcast i64 %weights2_load" [data/benchmarks/backprop/backprop.c:180]   --->   Operation 52 'bitcast' 'bitcast_ln180' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [4/4] (4.50ns)   --->   "%mul8 = dmul i64 %output_differences_load, i64 %bitcast_ln180" [data/benchmarks/backprop/backprop.c:180]   --->   Operation 53 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.50>
ST_6 : Operation 54 [3/4] (4.50ns)   --->   "%mul8 = dmul i64 %output_differences_load, i64 %bitcast_ln180" [data/benchmarks/backprop/backprop.c:180]   --->   Operation 54 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.50>
ST_7 : Operation 55 [2/4] (4.50ns)   --->   "%mul8 = dmul i64 %output_differences_load, i64 %bitcast_ln180" [data/benchmarks/backprop/backprop.c:180]   --->   Operation 55 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.50>
ST_8 : Operation 56 [1/4] (4.50ns)   --->   "%mul8 = dmul i64 %output_differences_load, i64 %bitcast_ln180" [data/benchmarks/backprop/backprop.c:180]   --->   Operation 56 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.33>
ST_9 : Operation 57 [4/4] (4.33ns)   --->   "%add = dadd i64 %add113, i64 %mul8" [data/benchmarks/backprop/backprop.c:180]   --->   Operation 57 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.33>
ST_10 : Operation 58 [3/4] (4.33ns)   --->   "%add = dadd i64 %add113, i64 %mul8" [data/benchmarks/backprop/backprop.c:180]   --->   Operation 58 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.33>
ST_11 : Operation 59 [2/4] (4.33ns)   --->   "%add = dadd i64 %add113, i64 %mul8" [data/benchmarks/backprop/backprop.c:180]   --->   Operation 59 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.33>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln179 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:179]   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln179' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln181 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [data/benchmarks/backprop/backprop.c:181]   --->   Operation 61 'specloopname' 'specloopname_ln181' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [1/4] (4.33ns)   --->   "%add = dadd i64 %add113, i64 %mul8" [data/benchmarks/backprop/backprop.c:180]   --->   Operation 62 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln178 = br void %for.inc" [data/benchmarks/backprop/backprop.c:178]   --->   Operation 63 'br' 'br_ln178' <Predicate = true> <Delay = 0.00>

State 13 <SV = 3> <Delay = 5.21>
ST_13 : Operation 64 [1/2] (0.71ns)   --->   "%dactivations_load = load i6 %dactivations_addr" [data/benchmarks/backprop/backprop.c:182]   --->   Operation 64 'load' 'dactivations_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_13 : Operation 65 [4/4] (4.50ns)   --->   "%mul = dmul i64 %add113, i64 %dactivations_load" [data/benchmarks/backprop/backprop.c:182]   --->   Operation 65 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 4> <Delay = 4.50>
ST_14 : Operation 66 [3/4] (4.50ns)   --->   "%mul = dmul i64 %add113, i64 %dactivations_load" [data/benchmarks/backprop/backprop.c:182]   --->   Operation 66 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 5> <Delay = 4.50>
ST_15 : Operation 67 [2/4] (4.50ns)   --->   "%mul = dmul i64 %add113, i64 %dactivations_load" [data/benchmarks/backprop/backprop.c:182]   --->   Operation 67 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 6> <Delay = 5.21>
ST_16 : Operation 68 [1/4] (4.50ns)   --->   "%mul = dmul i64 %add113, i64 %dactivations_load" [data/benchmarks/backprop/backprop.c:182]   --->   Operation 68 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 69 [1/1] (0.71ns)   --->   "%store_ln182 = store i64 %mul, i6 %oracle_activations_addr" [data/benchmarks/backprop/backprop.c:182]   --->   Operation 69 'store' 'store_ln182' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_16 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln174 = br void %get_oracle_activations1_loop1_1" [data/benchmarks/backprop/backprop.c:174]   --->   Operation 70 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weights2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_differences]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ oracle_activations]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dactivations]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 01111111111111111]
specinterface_ln0       (specinterface    ) [ 00000000000000000]
specpipeline_ln53       (specpipeline     ) [ 00000000000000000]
store_ln172             (store            ) [ 00000000000000000]
br_ln174                (br               ) [ 00000000000000000]
i_29                    (load             ) [ 00000000000000000]
icmp_ln174              (icmp             ) [ 00111111111111111]
add_ln174               (add              ) [ 00011111111110000]
br_ln174                (br               ) [ 00000000000000000]
zext_ln174              (zext             ) [ 00011111111110000]
speclooptripcount_ln175 (speclooptripcount) [ 00000000000000000]
specloopname_ln183      (specloopname     ) [ 00000000000000000]
oracle_activations_addr (getelementptr    ) [ 00011111111111111]
empty                   (trunc            ) [ 00000000000000000]
tmp_s                   (bitconcatenate   ) [ 00011111111110000]
br_ln178                (br               ) [ 00111111111111111]
ret_ln184               (ret              ) [ 00000000000000000]
j                       (phi              ) [ 00011000000000000]
add113                  (phi              ) [ 00011111111111111]
icmp_ln178              (icmp             ) [ 00111111111111111]
add_ln178               (add              ) [ 00111111111111111]
br_ln178                (br               ) [ 00000000000000000]
zext_ln178_1            (zext             ) [ 00000000000000000]
add_ln180               (add              ) [ 00000000000000000]
zext_ln180              (zext             ) [ 00000000000000000]
weights2_addr           (getelementptr    ) [ 00001000000000000]
dactivations_addr       (getelementptr    ) [ 00000000000001000]
store_ln172             (store            ) [ 00000000000000000]
zext_ln178              (zext             ) [ 00000000000000000]
output_differences_addr (getelementptr    ) [ 00000100000000000]
weights2_load           (load             ) [ 00000100000000000]
output_differences_load (load             ) [ 00000011100000000]
bitcast_ln180           (bitcast          ) [ 00000011100000000]
mul8                    (dmul             ) [ 00000000011110000]
speclooptripcount_ln179 (speclooptripcount) [ 00000000000000000]
specloopname_ln181      (specloopname     ) [ 00000000000000000]
add                     (dadd             ) [ 00111111111111111]
br_ln178                (br               ) [ 00111111111111111]
dactivations_load       (load             ) [ 00000000000000111]
mul                     (dmul             ) [ 00000000000000000]
store_ln182             (store            ) [ 00000000000000000]
br_ln174                (br               ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weights2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_differences">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_differences"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="oracle_activations">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="oracle_activations"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dactivations">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dactivations"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="oracle_activations_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="64" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="7" slack="0"/>
<pin id="54" dir="1" index="3" bw="6" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="oracle_activations_addr/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="weights2_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="64" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="12" slack="0"/>
<pin id="61" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights2_addr/3 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="12" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights2_load/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="dactivations_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="7" slack="1"/>
<pin id="74" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dactivations_addr/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="6" slack="0"/>
<pin id="79" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dactivations_load/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="output_differences_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="64" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="7" slack="0"/>
<pin id="87" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_differences_addr/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="6" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_differences_load/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln182_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="5"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln182/16 "/>
</bind>
</comp>

<comp id="101" class="1005" name="j_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="7" slack="1"/>
<pin id="103" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="j_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="7" slack="0"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="1" slack="1"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="113" class="1005" name="add113_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="1"/>
<pin id="115" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add113 (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="add113_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="1"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="64" slack="1"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add113/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="6"/>
<pin id="127" dir="0" index="1" bw="64" slack="1"/>
<pin id="128" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add/9 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul8/5 mul/13 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln172_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="7" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln172/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="i_29_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="7" slack="1"/>
<pin id="145" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_29/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln174_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="7" slack="0"/>
<pin id="148" dir="0" index="1" bw="7" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln174/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln174_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="7" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln174/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln174_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="0"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="empty_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="0"/>
<pin id="165" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_s_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="12" slack="0"/>
<pin id="169" dir="0" index="1" bw="6" slack="0"/>
<pin id="170" dir="0" index="2" bw="1" slack="0"/>
<pin id="171" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln178_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="0" index="1" bw="7" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln178/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln178_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="7" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln178/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln178_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="7" slack="0"/>
<pin id="189" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178_1/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add_ln180_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="0"/>
<pin id="193" dir="0" index="1" bw="12" slack="1"/>
<pin id="194" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln180_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="12" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln172_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="7" slack="1"/>
<pin id="203" dir="0" index="1" bw="7" slack="2"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln172/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln178_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="7" slack="1"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="bitcast_ln180_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="1"/>
<pin id="212" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln180/5 "/>
</bind>
</comp>

<comp id="214" class="1005" name="i_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="7" slack="0"/>
<pin id="216" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="224" class="1005" name="add_ln174_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="7" slack="1"/>
<pin id="226" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln174 "/>
</bind>
</comp>

<comp id="229" class="1005" name="zext_ln174_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="1"/>
<pin id="231" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln174 "/>
</bind>
</comp>

<comp id="234" class="1005" name="oracle_activations_addr_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="6" slack="5"/>
<pin id="236" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="oracle_activations_addr "/>
</bind>
</comp>

<comp id="239" class="1005" name="tmp_s_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="12" slack="1"/>
<pin id="241" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="247" class="1005" name="add_ln178_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="0"/>
<pin id="249" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln178 "/>
</bind>
</comp>

<comp id="252" class="1005" name="weights2_addr_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="12" slack="1"/>
<pin id="254" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights2_addr "/>
</bind>
</comp>

<comp id="257" class="1005" name="dactivations_addr_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="6" slack="1"/>
<pin id="259" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dactivations_addr "/>
</bind>
</comp>

<comp id="262" class="1005" name="output_differences_addr_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="1"/>
<pin id="264" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_differences_addr "/>
</bind>
</comp>

<comp id="267" class="1005" name="weights2_load_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="1"/>
<pin id="269" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="weights2_load "/>
</bind>
</comp>

<comp id="272" class="1005" name="output_differences_load_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="1"/>
<pin id="274" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_differences_load "/>
</bind>
</comp>

<comp id="277" class="1005" name="bitcast_ln180_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="1"/>
<pin id="279" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln180 "/>
</bind>
</comp>

<comp id="282" class="1005" name="mul8_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="1"/>
<pin id="284" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul8 "/>
</bind>
</comp>

<comp id="287" class="1005" name="add_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="1"/>
<pin id="289" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="292" class="1005" name="dactivations_load_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="1"/>
<pin id="294" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dactivations_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="36" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="0" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="36" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="57" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="36" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="36" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="112"><net_src comp="105" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="116"><net_src comp="42" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="124"><net_src comp="117" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="129"><net_src comp="113" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="134"><net_src comp="90" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="130" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="136"><net_src comp="113" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="77" pin="3"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="150"><net_src comp="143" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="143" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="143" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="166"><net_src comp="143" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="40" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="179"><net_src comp="105" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="105" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="26" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="105" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="191" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="208"><net_src comp="101" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="213"><net_src comp="210" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="217"><net_src comp="46" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="220"><net_src comp="214" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="227"><net_src comp="152" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="232"><net_src comp="158" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="237"><net_src comp="50" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="242"><net_src comp="167" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="250"><net_src comp="181" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="255"><net_src comp="57" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="260"><net_src comp="70" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="265"><net_src comp="83" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="270"><net_src comp="64" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="275"><net_src comp="90" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="280"><net_src comp="210" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="285"><net_src comp="130" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="290"><net_src comp="125" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="295"><net_src comp="77" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="130" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: oracle_activations | {16 }
 - Input state : 
	Port: get_oracle_activations1.1 : weights2 | {3 4 }
	Port: get_oracle_activations1.1 : output_differences | {4 5 }
	Port: get_oracle_activations1.1 : dactivations | {3 13 }
  - Chain level:
	State 1
		store_ln172 : 1
	State 2
		icmp_ln174 : 1
		add_ln174 : 1
		br_ln174 : 2
		zext_ln174 : 1
		oracle_activations_addr : 2
		empty : 1
		tmp_s : 2
	State 3
		icmp_ln178 : 1
		add_ln178 : 1
		br_ln178 : 2
		zext_ln178_1 : 1
		add_ln180 : 2
		zext_ln180 : 3
		weights2_addr : 4
		weights2_load : 5
		dactivations_load : 1
	State 4
		output_differences_addr : 1
		output_differences_load : 2
	State 5
		mul8 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		mul : 1
	State 14
	State 15
	State 16
		store_ln182 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   dadd   |      grp_fu_125     |    3    |   430   |   708   |
|----------|---------------------|---------|---------|---------|
|   dmul   |      grp_fu_130     |    8    |   275   |   108   |
|----------|---------------------|---------|---------|---------|
|          |   add_ln174_fu_152  |    0    |    0    |    14   |
|    add   |   add_ln178_fu_181  |    0    |    0    |    14   |
|          |   add_ln180_fu_191  |    0    |    0    |    19   |
|----------|---------------------|---------|---------|---------|
|   icmp   |  icmp_ln174_fu_146  |    0    |    0    |    14   |
|          |  icmp_ln178_fu_175  |    0    |    0    |    14   |
|----------|---------------------|---------|---------|---------|
|          |  zext_ln174_fu_158  |    0    |    0    |    0    |
|   zext   | zext_ln178_1_fu_187 |    0    |    0    |    0    |
|          |  zext_ln180_fu_196  |    0    |    0    |    0    |
|          |  zext_ln178_fu_205  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |     empty_fu_163    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|     tmp_s_fu_167    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    11   |   705   |   891   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|         add113_reg_113        |   64   |
|       add_ln174_reg_224       |    7   |
|       add_ln178_reg_247       |    7   |
|          add_reg_287          |   64   |
|     bitcast_ln180_reg_277     |   64   |
|   dactivations_addr_reg_257   |    6   |
|   dactivations_load_reg_292   |   64   |
|           i_reg_214           |    7   |
|           j_reg_101           |    7   |
|          mul8_reg_282         |   64   |
|oracle_activations_addr_reg_234|    6   |
|output_differences_addr_reg_262|    6   |
|output_differences_load_reg_272|   64   |
|         tmp_s_reg_239         |   12   |
|     weights2_addr_reg_252     |   12   |
|     weights2_load_reg_267     |   64   |
|       zext_ln174_reg_229      |   64   |
+-------------------------------+--------+
|             Total             |   582  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_64 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_77 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_90 |  p0  |   2  |   6  |   12   ||    9    |
|     j_reg_101    |  p0  |   2  |   7  |   14   ||    9    |
|  add113_reg_113  |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_130    |  p0  |   3  |  64  |   192  ||    14   |
|    grp_fu_130    |  p1  |   4  |  64  |   256  ||    20   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   638  || 2.80757 ||    79   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   705  |   891  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   79   |
|  Register |    -   |    -   |   582  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    2   |  1287  |   970  |
+-----------+--------+--------+--------+--------+
