{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 02 08:32:51 2019 " "Info: Processing started: Wed Oct 02 08:32:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoHardware -c ProjetoHardware " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoHardware -c ProjetoHardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srcaddressmem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file srcaddressmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 SrcAddressMem " "Info: Found entity 1: SrcAddressMem" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "SrcAddressMem " "Info: Elaborating entity \"SrcAddressMem\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SrcAddressMem.v(18) " "Warning (10270): Verilog HDL Case Statement warning at SrcAddressMem.v(18): incomplete case statement has no default case item" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out SrcAddressMem.v(14) " "Warning (10240): Verilog HDL Always Construct warning at SrcAddressMem.v(14): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[0\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[1\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[2\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[3\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[4\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[5\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[6\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[7\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[8\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[9\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[10\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[11\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[12\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[13\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[14\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[15\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[16\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[17\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[18\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[19\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[20\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[21\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[22\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[23\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[24\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[25\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[26\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[27\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[28\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[29\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[30\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[31\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "out\[0\]\$latch " "Warning: Latch out\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA srcAddMem\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal srcAddMem\[1\]" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "out\[1\]\$latch " "Warning: Latch out\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA srcAddMem\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal srcAddMem\[1\]" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "out\[2\]\$latch " "Warning: Latch out\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA srcAddMem\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal srcAddMem\[1\]" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "out\[3\]\$latch " "Warning: Latch out\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA srcAddMem\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal srcAddMem\[1\]" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "out\[4\]\$latch " "Warning: Latch out\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA srcAddMem\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal srcAddMem\[1\]" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "out\[5\]\$latch " "Warning: Latch out\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA srcAddMem\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal srcAddMem\[1\]" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "out\[6\]\$latch " "Warning: Latch out\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA srcAddMem\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal srcAddMem\[1\]" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "out\[7\]\$latch " "Warning: Latch out\[7\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA srcAddMem\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal srcAddMem\[1\]" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "out\[8\]\$latch " "Warning: Latch out\[8\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA srcAddMem\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal srcAddMem\[1\]" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "out\[9\]\$latch " "Warning: Latch out\[9\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA srcAddMem\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal srcAddMem\[1\]" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "out\[10\]\$latch " "Warning: Latch out\[10\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA srcAddMem\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal srcAddMem\[1\]" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "out\[11\]\$latch " "Warning: Latch out\[11\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA srcAddMem\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal srcAddMem\[1\]" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "out\[12\]\$latch " "Warning: Latch out\[12\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA srcAddMem\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal srcAddMem\[1\]" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "out\[13\]\$latch " "Warning: Latch out\[13\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA srcAddMem\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal srcAddMem\[1\]" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "out\[14\]\$latch " "Warning: Latch out\[14\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA srcAddMem\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal srcAddMem\[1\]" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "out\[15\]\$latch " "Warning: Latch out\[15\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA srcAddMem\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal srcAddMem\[1\]" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "out\[16\]\$latch " "Warning: Latch out\[16\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA srcAddMem\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal srcAddMem\[1\]" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "out\[17\]\$latch " "Warning: Latch out\[17\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA srcAddMem\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal srcAddMem\[1\]" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "out\[18\]\$latch " "Warning: Latch out\[18\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA srcAddMem\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal srcAddMem\[1\]" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "out\[19\]\$latch " "Warning: Latch out\[19\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA srcAddMem\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal srcAddMem\[1\]" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "out\[20\]\$latch " "Warning: Latch out\[20\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA srcAddMem\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal srcAddMem\[1\]" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "out\[21\]\$latch " "Warning: Latch out\[21\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA srcAddMem\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal srcAddMem\[1\]" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "out\[22\]\$latch " "Warning: Latch out\[22\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA srcAddMem\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal srcAddMem\[1\]" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "out\[23\]\$latch " "Warning: Latch out\[23\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA srcAddMem\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal srcAddMem\[1\]" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "out\[24\]\$latch " "Warning: Latch out\[24\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA srcAddMem\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal srcAddMem\[1\]" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "out\[25\]\$latch " "Warning: Latch out\[25\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA srcAddMem\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal srcAddMem\[1\]" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "out\[26\]\$latch " "Warning: Latch out\[26\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA srcAddMem\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal srcAddMem\[1\]" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "out\[27\]\$latch " "Warning: Latch out\[27\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA srcAddMem\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal srcAddMem\[1\]" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "out\[28\]\$latch " "Warning: Latch out\[28\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA srcAddMem\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal srcAddMem\[1\]" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "out\[29\]\$latch " "Warning: Latch out\[29\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA srcAddMem\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal srcAddMem\[1\]" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "out\[30\]\$latch " "Warning: Latch out\[30\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA srcAddMem\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal srcAddMem\[1\]" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "out\[31\]\$latch " "Warning: Latch out\[31\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA srcAddMem\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal srcAddMem\[1\]" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ProjetoHardware " "Warning: Ignored assignments for entity \"ProjetoHardware\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity ProjetoHardware -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity ProjetoHardware -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity ProjetoHardware -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity ProjetoHardware -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "292 " "Info: Implemented 292 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "163 " "Info: Implemented 163 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Info: Implemented 97 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4425 " "Info: Peak virtual memory: 4425 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 02 08:32:54 2019 " "Info: Processing ended: Wed Oct 02 08:32:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
