==============================================================
File generated on Tue Oct 15 13:26:08 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../src/Conv2d/Conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 103.293 ; gain = 18.543
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 103.293 ; gain = 18.543
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 152.840 ; gain = 68.090
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 187.938 ; gain = 103.188
INFO: [XFORM 203-11] Balancing expressions in function 'Conv2D' (../src/Conv2d/Conv2d.cpp:10)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 246.441 ; gain = 161.691
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (../src/Conv2d/Conv2d.cpp:51:88). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 259.371 ; gain = 174.621
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv2D' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.76 seconds; current allocated memory: 201.750 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 202.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv2D/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv2D/in_channel_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv2D/out_channel_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv2D/kernel_size_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv2D/stride_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv2D/padding_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv2D/input_width_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv2D/input_height_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv2D/in_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv2D/weights_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv2D/biases_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv2D/out_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Conv2D' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_channel_V', 'out_channel_V', 'kernel_size_V', 'stride_V', 'padding_V', 'input_width_V', 'input_height_V', 'in_data_V', 'weights_V', 'biases_V' and 'out_data_V' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'Conv2D_sdiv_12s_9ns_12_16_seq_1' to 'Conv2D_sdiv_12s_9bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2D_mul_mul_16ns_13s_28_1_1' to 'Conv2D_mul_mul_16cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2D_mul_mul_24ns_8ns_32_1_1' to 'Conv2D_mul_mul_24dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2D_mac_muladd_24ns_8ns_48ns_48_1_1' to 'Conv2D_mac_muladdeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2D_mac_muladd_8ns_20s_32ns_33_1_1' to 'Conv2D_mac_muladdfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2D_mac_muladd_16s_16s_24ns_24_1_1' to 'Conv2D_mac_muladdg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Conv2D_mac_muladdeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Conv2D_mac_muladdfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Conv2D_mac_muladdg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Conv2D_mul_mul_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Conv2D_mul_mul_24dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Conv2D_sdiv_12s_9bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2D'.
INFO: [HLS 200-111]  Elapsed time: 0.546 seconds; current allocated memory: 204.363 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'Conv2D_sdiv_12s_9bkb_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 265.453 ; gain = 180.703
INFO: [SYSC 207-301] Generating SystemC RTL for Conv2D.
INFO: [VHDL 208-304] Generating VHDL RTL for Conv2D.
INFO: [VLOG 209-307] Generating Verilog RTL for Conv2D.
INFO: [HLS 200-112] Total elapsed time: 17.386 seconds; peak allocated memory: 204.363 MB.
==============================================================
File generated on Tue Oct 15 13:26:37 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
File generated on Tue Oct 15 13:26:56 +0800 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
