;redcode
;assert 1
	SPL 0, -2812
	SPL 0, -2812
	SUB <-1000, <-3513
	SPL <8529, <-1021
	MOV <7070, 2865
	MOV <7070, 2865
	SPL 0, -2812
	SPL <8529, <-1021
	SPL 0, -2812
	SPL 0, -2812
	SPL <8529, <-1021
	SUB <-1000, <-3513
	SPL 0, -2812
	SPL 0, -2812
	SUB <-1000, <-3513
	SUB <-1000, <-3513
	SPL <8529, <-1021
	SUB <-1000, <-3513
	SUB <-1000, <-3513
	SPL 0, -2812
	MOV <7070, 2865
	SUB <-1000, <-3513
	SPL 0, -2812
	SPL 0, -2812
	SUB <-1000, <-3513
	SUB <-1000, <-3513
	SPL <8529, <-1021
	SPL 0, -2812
	CMP #8529, -1326
	SPL 0, -2812
	SUB <-1000, <-3513
	SPL 0, -2812
	SPL 0, -2812
	SUB <-1000, <-3513
	SPL 0, -2812
	MOV <7070, 2865
	SUB <-1000, <-3513
	SUB <-1000, <-3513
	SUB <-1000, <-3513
	SUB <-1000, <-3513
	SUB <-1000, <-3513
	SPL <8529, <-1021
	SUB <-1000, <-3513
	SPL 0, -2812
	SPL 0, -2812
	SUB <-1000, <-3513
	SPL 0, -2812
	SPL 0, -2812
	SUB <-1000, <-3513
	ADD <0, <3513
	SPL <8529, <-1021
	SPL 0, -2812
	SPL 0, -2812
	SUB <-1000, <-3513
	MOV <7070, 2865
	SUB <-1000, <-3513
	SPL 0, -2812
	SUB <-1000, <-3513
	SPL <8529, <-1021
	SUB <-1000, <-3513
	SUB <-1000, <-3513
	SUB <-1000, <-3513
	SPL <8529, <-1021
	SUB <-1000, <-3513
	SUB <-1000, <-3513
	SPL 0, -2812
	ADD <0, <3513
	SPL <8529, <-1021
	SPL <8529, <-1021
	SUB <-1000, <-3513
	SPL <8529, <-1021
	SPL 0, -2812
