Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 07:13:23 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_adjustments/post_route_timing.rpt
| Design       : td_fused_top_tdf12_adjustments
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
td_fused_top_tdf12_adjustments_ram_U/addr0_t1_reg[9]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_1/ADDRBWRADDR[13]
                                                              8.248         
td_fused_top_tdf12_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/ENARDEN
                                                              8.266         
td_fused_top_tdf12_adjustments_ram_U/addr1_t1_reg[0]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/ADDRARDADDR[5]
                                                              8.284         
td_fused_top_tdf12_adjustments_ram_U/addr1_t1_reg[3]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_1/ADDRARDADDR[7]
                                                              8.293         
td_fused_top_tdf12_adjustments_ram_U/addr1_t1_reg[6]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_1/ADDRARDADDR[10]
                                                              8.295         
td_fused_top_tdf12_adjustments_ram_U/addr1_t1_reg[4]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_1/ADDRARDADDR[8]
                                                              8.314         
td_fused_top_tdf12_adjustments_ram_U/addr0_t1_reg[0]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_1/ADDRBWRADDR[4]
                                                              8.319         
td_fused_top_tdf12_adjustments_ram_U/addr0_t1_reg[4]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/ADDRBWRADDR[9]
                                                              8.320         
td_fused_top_tdf12_adjustments_ram_U/addr1_t1_reg[9]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_1/ADDRARDADDR[13]
                                                              8.333         
td_fused_top_tdf12_adjustments_ram_U/addr0_t1_reg[8]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_1/ADDRBWRADDR[12]
                                                              8.337         
td_fused_top_tdf12_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_1/ENARDEN
                                                              8.339         
td_fused_top_tdf12_adjustments_ram_U/addr0_t1_reg[7]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_1/ADDRBWRADDR[11]
                                                              8.340         
td_fused_top_tdf12_adjustments_ram_U/addr1_t1_reg[7]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_1/ADDRARDADDR[11]
                                                              8.400         
td_fused_top_tdf12_adjustments_ram_U/addr1_t1_reg[2]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_1/ADDRARDADDR[6]
                                                              8.405         
td_fused_top_tdf12_adjustments_ram_U/addr0_t1_reg[5]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_1/ADDRBWRADDR[9]
                                                              8.406         
td_fused_top_tdf12_adjustments_ram_U/addr0_t1_reg[3]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/ADDRBWRADDR[8]
                                                              8.430         
td_fused_top_tdf12_adjustments_ram_U/addr1_t1_reg[8]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_1/ADDRARDADDR[12]
                                                              8.455         
td_fused_top_tdf12_adjustments_ram_U/addr1_t1_reg[5]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_1/ADDRARDADDR[9]
                                                              8.500         
td_fused_top_tdf12_adjustments_ram_U/addr0_t1_reg[6]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_1/ADDRBWRADDR[10]
                                                              8.503         
td_fused_top_tdf12_adjustments_ram_U/addr0_t1_reg[2]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_1/ADDRBWRADDR[6]
                                                              8.504         
td_fused_top_tdf12_adjustments_ram_U/addr0_t1_reg[9]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/ADDRBWRADDR[14]
                                                              8.528         
td_fused_top_tdf12_adjustments_ram_U/addr1_t1_reg[1]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_1/ADDRARDADDR[5]
                                                              8.555         
td_fused_top_tdf12_adjustments_ram_U/addr0_t1_reg[1]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_1/ADDRBWRADDR[5]
                                                              8.556         
td_fused_top_tdf12_adjustments_ram_U/addr1_t1_reg[0]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_1/ADDRARDADDR[4]
                                                              8.564         
td_fused_top_tdf12_adjustments_ram_U/addr1_t1_reg[3]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/ADDRARDADDR[8]
                                                              8.573         
td_fused_top_tdf12_adjustments_ram_U/addr1_t1_reg[6]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/ADDRARDADDR[11]
                                                              8.575         
td_fused_top_tdf12_adjustments_ram_U/addr1_t1_reg[4]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/ADDRARDADDR[9]
                                                              8.594         
td_fused_top_tdf12_adjustments_ram_U/addr0_t1_reg[0]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/ADDRBWRADDR[5]
                                                              8.599         
td_fused_top_tdf12_adjustments_ram_U/addr0_t1_reg[4]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_1/ADDRBWRADDR[8]
                                                              8.600         
td_fused_top_tdf12_adjustments_ram_U/addr1_t1_reg[9]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/ADDRARDADDR[14]
                                                              8.611         
td_fused_top_tdf12_adjustments_ram_U/addr0_t1_reg[8]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/ADDRBWRADDR[13]
                                                              8.617         
td_fused_top_tdf12_adjustments_ram_U/addr0_t1_reg[7]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/ADDRBWRADDR[12]
                                                              8.620         
td_fused_top_tdf12_adjustments_ram_U/addr1_t1_reg[7]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/ADDRARDADDR[12]
                                                              8.680         
td_fused_top_tdf12_adjustments_ram_U/addr1_t1_reg[2]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/ADDRARDADDR[7]
                                                              8.684         
td_fused_top_tdf12_adjustments_ram_U/addr0_t1_reg[5]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/ADDRBWRADDR[10]
                                                              8.686         
td_fused_top_tdf12_adjustments_ram_U/addr0_t1_reg[3]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_1/ADDRBWRADDR[7]
                                                              8.710         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[33]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/DIPADIP[1]
                                                              8.712         
td_fused_top_tdf12_adjustments_ram_U/addr1_t1_reg[8]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/ADDRARDADDR[13]
                                                              8.736         
td_fused_top_tdf12_adjustments_ram_U/addr1_t1_reg[5]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/ADDRARDADDR[10]
                                                              8.781         
td_fused_top_tdf12_adjustments_ram_U/addr0_t1_reg[6]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/ADDRBWRADDR[11]
                                                              8.783         
td_fused_top_tdf12_adjustments_ram_U/addr0_t1_reg[2]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/ADDRBWRADDR[7]
                                                              8.784         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[23]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/DIADI[23]
                                                              8.825         
td_fused_top_tdf12_adjustments_ram_U/addr1_t1_reg[1]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/ADDRARDADDR[6]
                                                              8.836         
td_fused_top_tdf12_adjustments_ram_U/addr0_t1_reg[1]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/ADDRBWRADDR[6]
                                                              8.836         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[46]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_1/DIADI[10]
                                                              8.872         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[47]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_1/DIADI[11]
                                                              8.872         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[45]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_1/DIADI[9]
                                                              8.872         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[5]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/DIADI[5]
                                                              8.908         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[0]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/DIADI[0]
                                                              8.936         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[12]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/DIADI[12]
                                                              8.946         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[9]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/DIADI[9]
                                                              8.948         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[10]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/DIADI[10]
                                                              8.949         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[34]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/DIPADIP[2]
                                                              8.976         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[25]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/DIADI[25]
                                                              8.989         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[26]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/DIADI[26]
                                                              8.995         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[28]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/DIADI[28]
                                                              8.999         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[31]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/DIADI[31]
                                                              9.008         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[3]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/DIADI[3]
                                                              9.019         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[4]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/DIADI[4]
                                                              9.034         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[6]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/DIADI[6]
                                                              9.034         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[2]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/DIADI[2]
                                                              9.037         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[43]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_1/DIADI[7]
                                                              9.037         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[1]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/DIADI[1]
                                                              9.044         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[29]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/DIADI[29]
                                                              9.067         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[27]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/DIADI[27]
                                                              9.070         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[32]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/DIPADIP[0]
                                                              9.077         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[24]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/DIADI[24]
                                                              9.091         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[30]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/DIADI[30]
                                                              9.091         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[44]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_1/DIADI[8]
                                                              9.091         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[8]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/DIADI[8]
                                                              9.104         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[35]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/DIPADIP[3]
                                                              9.107         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[36]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_1/DIADI[0]
                                                              9.122         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[22]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/DIADI[22]
                                                              9.132         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[11]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/DIADI[11]
                                                              9.139         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[13]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/DIADI[13]
                                                              9.139         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[15]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/DIADI[15]
                                                              9.139         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[7]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/DIADI[7]
                                                              9.141         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[40]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_1/DIADI[4]
                                                              9.141         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[41]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_1/DIADI[5]
                                                              9.141         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[42]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_1/DIADI[6]
                                                              9.141         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[17]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/DIADI[17]
                                                              9.191         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[37]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_1/DIADI[1]
                                                              9.191         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[38]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_1/DIADI[2]
                                                              9.191         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[39]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_1/DIADI[3]
                                                              9.191         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[14]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/DIADI[14]
                                                              9.193         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[16]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/DIADI[16]
                                                              9.193         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[18]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/DIADI[18]
                                                              9.193         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[19]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/DIADI[19]
                                                              9.193         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[20]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/DIADI[20]
                                                              9.193         
td_fused_top_tdf12_adjustments_ram_U/d1_t1_reg[21]/C
                               td_fused_top_tdf12_adjustments_ram_U/ram_reg_0/DIADI[21]
                                                              9.193         



