# Single_Cycle_MIPS
A 32-bit single-cycle MIPS processor based on Harvard Architecture
Top module is divided into a datapath unit, a control unit interfaced to external memory.
The processor was tested using two programs: A Factorial of a number and GCD of two numbers.
![schematic](https://user-images.githubusercontent.com/56665316/174555562-899789c9-ec78-4380-9092-aa590c628419.png)
![top png](https://user-images.githubusercontent.com/56665316/174555875-f5ce3c18-e6b4-46ff-b99d-32e41fcf053a.jpg)

