Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec  4 00:59:43 2020
| Host         : BenjiaH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mod_cpu_ps_wrapper_timing_summary_routed.rpt -pb mod_cpu_ps_wrapper_timing_summary_routed.pb -rpx mod_cpu_ps_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : mod_cpu_ps_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: NCSSK_top_inst/zero_point_find_inst/data_input_en_reg3_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mod_cpu_ps_i/axi_gpio_data_in_ena/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 60 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.402        0.000                      0                 9260        0.027        0.000                      0                 9260        3.000        0.000                       0                  4884  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                          ------------       ----------      --------------
NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0                           {0.000 5.000}      10.000          100.000         
  sys_clk_clk_wiz_0                            {0.000 5.000}      10.000          100.000         
clk_fpga_0                                     {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                                             7.845        0.000                       0                     3  
  sys_clk_clk_wiz_0                                  0.402        0.000                      0                 6496        0.047        0.000                      0                 6496        4.020        0.000                       0                  3497  
clk_fpga_0                                           3.665        0.000                      0                 2648        0.027        0.000                      0                 2648        4.020        0.000                       0                  1383  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0         sys_clk_clk_wiz_0        3.000        0.000                      0                  121        0.483        0.000                      0                  121  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
  To Clock:  NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   NCSSK_top_inst/clock_dist_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_clk_wiz_0
  To Clock:  sys_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.574ns  (logic 4.548ns (47.504%)  route 5.026ns (52.496%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.523ns = ( 11.523 - 10.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.980     1.980    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.639     1.639    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X36Y79         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.518     2.157 f  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.525     2.682    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X37Y80         LUT1 (Prop_lut1_I0_O)        0.124     2.806 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.447     3.253    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X38Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.890 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           1.075     4.965    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.560 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.786     6.346    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X31Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.926 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.786     7.712    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X29Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.292 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.292    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.406 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.406    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.520 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.794     9.314    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X30Y90         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     9.875 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[0]
                         net (fo=1, routed)           0.613    10.488    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_24
    SLICE_X28Y90         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.725    11.213 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[25].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000    11.213    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[25]
    SLICE_X28Y90         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.523    11.523    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X28Y90         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/C
                         clock pessimism              0.104    11.627    
                         clock uncertainty           -0.074    11.553    
    SLICE_X28Y90         FDRE (Setup_fdre_C_D)        0.062    11.615    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]
  -------------------------------------------------------------------
                         required time                         11.615    
                         arrival time                         -11.213    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.432ns  (logic 4.538ns (48.115%)  route 4.894ns (51.885%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.523ns = ( 11.523 - 10.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.980     1.980    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.639     1.639    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X36Y79         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.518     2.157 f  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.525     2.682    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X37Y80         LUT1 (Prop_lut1_I0_O)        0.124     2.806 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.447     3.253    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X38Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.890 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           1.075     4.965    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.560 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.786     6.346    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X31Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.926 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.786     7.712    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X29Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.292 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.292    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.406 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.406    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.520 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.794     9.314    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X30Y90         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608     9.922 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[2]
                         net (fo=1, routed)           0.481    10.403    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_26
    SLICE_X29Y90         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.668    11.071 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[27].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000    11.071    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[27]
    SLICE_X29Y90         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.523    11.523    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y90         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
                         clock pessimism              0.104    11.627    
                         clock uncertainty           -0.074    11.553    
    SLICE_X29Y90         FDRE (Setup_fdre_C_D)        0.062    11.615    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]
  -------------------------------------------------------------------
                         required time                         11.615    
                         arrival time                         -11.071    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.351ns  (logic 4.463ns (47.727%)  route 4.888ns (52.273%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.523ns = ( 11.523 - 10.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.980     1.980    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.639     1.639    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X36Y79         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.518     2.157 f  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.525     2.682    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X37Y80         LUT1 (Prop_lut1_I0_O)        0.124     2.806 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.447     3.253    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X38Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.890 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           1.075     4.965    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.560 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.786     6.346    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X31Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.926 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.786     7.712    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X29Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.292 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.292    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.406 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.406    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.520 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.794     9.314    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X30Y90         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.511     9.825 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[1]
                         net (fo=1, routed)           0.475    10.300    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_25
    SLICE_X31Y90         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.690    10.990 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[26].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000    10.990    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[26]
    SLICE_X31Y90         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.523    11.523    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X31Y90         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
                         clock pessimism              0.104    11.627    
                         clock uncertainty           -0.074    11.553    
    SLICE_X31Y90         FDRE (Setup_fdre_C_D)        0.062    11.615    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]
  -------------------------------------------------------------------
                         required time                         11.615    
                         arrival time                         -10.990    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             1.535ns  (required time - arrival time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 4.076ns (48.015%)  route 4.413ns (51.985%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 11.524 - 10.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.980     1.980    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.639     1.639    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X36Y79         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.518     2.157 f  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.525     2.682    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X37Y80         LUT1 (Prop_lut1_I0_O)        0.124     2.806 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.447     3.253    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X38Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.890 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           1.075     4.965    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.560 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.786     6.346    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X31Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.926 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.786     7.712    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X29Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.292 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.292    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.406 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.406    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.520 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.794     9.314    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X30Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.909 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.909    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.128 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000    10.128    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[28]
    SLICE_X30Y91         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.524    11.524    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X30Y91         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                         clock pessimism              0.104    11.628    
                         clock uncertainty           -0.074    11.554    
    SLICE_X30Y91         FDRE (Setup_fdre_C_D)        0.109    11.663    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]
  -------------------------------------------------------------------
                         required time                         11.663    
                         arrival time                         -10.128    
  -------------------------------------------------------------------
                         slack                                  1.535    

Slack (MET) :             1.793ns  (required time - arrival time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.182ns  (logic 3.992ns (48.788%)  route 4.190ns (51.212%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.523ns = ( 11.523 - 10.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.980     1.980    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.639     1.639    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X36Y79         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.518     2.157 f  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.525     2.682    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X37Y80         LUT1 (Prop_lut1_I0_O)        0.124     2.806 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.447     3.253    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X38Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.890 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           1.075     4.965    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.560 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.786     6.346    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X31Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.926 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.786     7.712    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X29Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.292 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.292    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.406 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.406    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.563 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[1]
                         net (fo=1, routed)           0.572     9.134    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_21
    SLICE_X29Y89         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.687     9.821 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[22].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000     9.821    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[22]
    SLICE_X29Y89         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.523    11.523    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y89         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
                         clock pessimism              0.104    11.627    
                         clock uncertainty           -0.074    11.553    
    SLICE_X29Y89         FDRE (Setup_fdre_C_D)        0.062    11.615    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]
  -------------------------------------------------------------------
                         required time                         11.615    
                         arrival time                          -9.821    
  -------------------------------------------------------------------
                         slack                                  1.793    

Slack (MET) :             1.816ns  (required time - arrival time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.161ns  (logic 3.744ns (45.878%)  route 4.417ns (54.122%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 11.524 - 10.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.980     1.980    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.639     1.639    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X36Y79         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.518     2.157 f  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.525     2.682    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X37Y80         LUT1 (Prop_lut1_I0_O)        0.124     2.806 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.447     3.253    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X38Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.890 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           1.075     4.965    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.560 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.786     6.346    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X31Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.926 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.786     7.712    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X29Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.292 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.292    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.406 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.406    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.520 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.798     9.318    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X28Y91         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     9.800 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000     9.800    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[24]
    SLICE_X28Y91         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.524    11.524    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X28Y91         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/C
                         clock pessimism              0.104    11.628    
                         clock uncertainty           -0.074    11.554    
    SLICE_X28Y91         FDRE (Setup_fdre_C_D)        0.062    11.616    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]
  -------------------------------------------------------------------
                         required time                         11.616    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                  1.816    

Slack (MET) :             1.868ns  (required time - arrival time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.108ns  (logic 4.150ns (51.184%)  route 3.958ns (48.816%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.523ns = ( 11.523 - 10.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.980     1.980    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.639     1.639    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X36Y79         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.518     2.157 f  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.525     2.682    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X37Y80         LUT1 (Prop_lut1_I0_O)        0.124     2.806 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.447     3.253    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X38Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.890 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           1.075     4.965    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.560 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.786     6.346    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X31Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.926 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.786     7.712    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X29Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.292 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.292    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.406 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.406    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.677 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[0]
                         net (fo=1, routed)           0.339     9.016    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_20
    SLICE_X28Y89         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.731     9.747 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[21].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000     9.747    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[21]
    SLICE_X28Y89         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.523    11.523    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X28Y89         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/C
                         clock pessimism              0.104    11.627    
                         clock uncertainty           -0.074    11.553    
    SLICE_X28Y89         FDRE (Setup_fdre_C_D)        0.062    11.615    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]
  -------------------------------------------------------------------
                         required time                         11.615    
                         arrival time                          -9.747    
  -------------------------------------------------------------------
                         slack                                  1.868    

Slack (MET) :             2.063ns  (required time - arrival time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.908ns  (logic 3.933ns (49.735%)  route 3.975ns (50.265%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 11.518 - 10.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.980     1.980    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.639     1.639    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X36Y79         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.518     2.157 f  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.525     2.682    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X37Y80         LUT1 (Prop_lut1_I0_O)        0.124     2.806 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.447     3.253    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X38Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.890 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           1.075     4.965    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.560 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.786     6.346    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X31Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.926 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.786     7.712    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X29Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.292 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.292    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.520 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[2]
                         net (fo=1, routed)           0.356     8.876    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_18
    SLICE_X27Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.671     9.547 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[19].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000     9.547    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[19]
    SLICE_X27Y88         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.518    11.518    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X27Y88         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
                         clock pessimism              0.104    11.622    
                         clock uncertainty           -0.074    11.548    
    SLICE_X27Y88         FDRE (Setup_fdre_C_D)        0.062    11.610    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]
  -------------------------------------------------------------------
                         required time                         11.610    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                  2.063    

Slack (MET) :             2.156ns  (required time - arrival time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.819ns  (logic 3.717ns (47.540%)  route 4.102ns (52.460%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 11.522 - 10.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.980     1.980    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.639     1.639    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X36Y79         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.518     2.157 f  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.525     2.682    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X37Y80         LUT1 (Prop_lut1_I0_O)        0.124     2.806 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.447     3.253    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X38Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.890 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           1.075     4.965    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.560 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.786     6.346    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X31Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.926 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.786     7.712    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X29Y86         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     8.304 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[2]
                         net (fo=1, routed)           0.483     8.787    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_14
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.671     9.458 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[15].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000     9.458    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[15]
    SLICE_X28Y88         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.522    11.522    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X28Y88         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                         clock pessimism              0.104    11.626    
                         clock uncertainty           -0.074    11.552    
    SLICE_X28Y88         FDRE (Setup_fdre_C_D)        0.062    11.614    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]
  -------------------------------------------------------------------
                         required time                         11.614    
                         arrival time                          -9.458    
  -------------------------------------------------------------------
                         slack                                  2.156    

Slack (MET) :             2.392ns  (required time - arrival time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.581ns  (logic 3.635ns (47.947%)  route 3.946ns (52.053%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.980     1.980    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.639     1.639    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X36Y79         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.518     2.157 f  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.525     2.682    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X37Y80         LUT1 (Prop_lut1_I0_O)        0.124     2.806 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.447     3.253    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X38Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.890 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           1.075     4.965    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.560 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.786     6.346    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X31Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.926 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.786     7.712    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X29Y86         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.494     8.206 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[1]
                         net (fo=1, routed)           0.328     8.533    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_13
    SLICE_X31Y87         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.687     9.220 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[14].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000     9.220    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[14]
    SLICE_X31Y87         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.521    11.521    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X31Y87         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
                         clock pessimism              0.104    11.625    
                         clock uncertainty           -0.074    11.551    
    SLICE_X31Y87         FDRE (Setup_fdre_C_D)        0.062    11.613    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]
  -------------------------------------------------------------------
                         required time                         11.613    
                         arrival time                          -9.220    
  -------------------------------------------------------------------
                         slack                                  2.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.252ns (61.721%)  route 0.156ns (38.279%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.804ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.672     0.672    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.543     0.543    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y73         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     0.684 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/Q
                         net (fo=2, routed)           0.156     0.840    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[14]
    SLICE_X51Y74         LUT2 (Prop_lut2_I1_O)        0.045     0.885 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.885    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux_i_1_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.951 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.951    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[14]
    SLICE_X51Y74         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.804     0.804    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X51Y74         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
                         clock pessimism             -0.005     0.799    
    SLICE_X51Y74         FDRE (Hold_fdre_C_D)         0.105     0.904    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.252ns (61.336%)  route 0.159ns (38.664%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.672     0.672    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.542     0.542    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y75         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.141     0.683 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/Q
                         net (fo=2, routed)           0.159     0.842    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[22]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.045     0.887 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[22].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.887    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[22].carrymux_i_1_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.953 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.953    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[22]
    SLICE_X51Y76         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.805     0.805    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X51Y76         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
                         clock pessimism             -0.005     0.800    
    SLICE_X51Y76         FDRE (Hold_fdre_C_D)         0.105     0.905    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.249ns (60.411%)  route 0.163ns (39.589%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.807ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.672     0.672    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.543     0.543    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y76         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.141     0.684 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/Q
                         net (fo=2, routed)           0.163     0.847    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[27]
    SLICE_X51Y77         LUT2 (Prop_lut2_I1_O)        0.045     0.892 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[27].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.892    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[27].carrymux_i_1_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.955 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     0.955    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[27]
    SLICE_X51Y77         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.807     0.807    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X51Y77         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
                         clock pessimism             -0.005     0.802    
    SLICE_X51Y77         FDRE (Hold_fdre_C_D)         0.105     0.907    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.252ns (60.998%)  route 0.161ns (39.002%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.810ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.672     0.672    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.548     0.548    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y81         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=2, routed)           0.161     0.850    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[6]
    SLICE_X51Y80         LUT3 (Prop_lut3_I2_O)        0.045     0.895 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.895    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux_i_1_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.961 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.961    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[6]
    SLICE_X51Y80         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.810     0.810    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X51Y80         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism             -0.005     0.805    
    SLICE_X51Y80         FDRE (Hold_fdre_C_D)         0.105     0.910    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.252ns (60.998%)  route 0.161ns (39.002%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.672     0.672    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.549     0.549    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y82         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.161     0.851    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[10]
    SLICE_X51Y81         LUT3 (Prop_lut3_I2_O)        0.045     0.896 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.896    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux_i_1_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.962 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.962    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[10]
    SLICE_X51Y81         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.811     0.811    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X51Y81         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                         clock pessimism             -0.005     0.806    
    SLICE_X51Y81         FDRE (Hold_fdre_C_D)         0.105     0.911    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.256ns (61.185%)  route 0.162ns (38.815%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.672     0.672    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.551     0.551    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y85         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/Q
                         net (fo=3, routed)           0.162     0.854    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[20]
    SLICE_X51Y84         LUT3 (Prop_lut3_I2_O)        0.045     0.899 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.899    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_i_1_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.969 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.969    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[20]
    SLICE_X51Y84         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.814     0.814    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X51Y84         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
                         clock pessimism             -0.005     0.809    
    SLICE_X51Y84         FDRE (Hold_fdre_C_D)         0.105     0.914    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.256ns (61.283%)  route 0.162ns (38.717%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.672     0.672    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.550     0.550    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y83         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/Q
                         net (fo=2, routed)           0.162     0.852    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[12]
    SLICE_X51Y82         LUT3 (Prop_lut3_I2_O)        0.045     0.897 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.897    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_i_1_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.967 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.967    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[12]
    SLICE_X51Y82         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.812     0.812    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X51Y82         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                         clock pessimism             -0.005     0.807    
    SLICE_X51Y82         FDRE (Hold_fdre_C_D)         0.105     0.912    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.256ns (61.283%)  route 0.162ns (38.717%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.810ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.672     0.672    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.548     0.548    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y81         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=2, routed)           0.162     0.850    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X51Y80         LUT3 (Prop_lut3_I2_O)        0.045     0.895 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.895    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_i_1_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.965 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.965    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
    SLICE_X51Y80         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.810     0.810    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X51Y80         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism             -0.005     0.805    
    SLICE_X51Y80         FDRE (Hold_fdre_C_D)         0.105     0.910    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.898%)  route 0.219ns (54.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.672     0.672    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.549     0.549    NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X44Y68         FDRE                                         r  NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[0]/Q
                         net (fo=3, routed)           0.219     0.909    NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_rtl.gen_reg.d_reg_reg[12][0]
    SLICE_X51Y68         LUT3 (Prop_lut3_I0_O)        0.045     0.954 r  NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_rtl.gen_reg.d_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.954    NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[0]_0
    SLICE_X51Y68         FDRE                                         r  NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.811     0.811    NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X51Y68         FDRE                                         r  NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[2]/C
                         clock pessimism             -0.005     0.806    
    SLICE_X51Y68         FDRE (Hold_fdre_C_D)         0.091     0.897    NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.256ns (60.848%)  route 0.165ns (39.152%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.672     0.672    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.552     0.552    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y87         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=17, routed)          0.165     0.857    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[28]
    SLICE_X51Y86         LUT3 (Prop_lut3_I2_O)        0.045     0.902 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_i_1/O
                         net (fo=1, routed)           0.000     0.902    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_i_1_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.972 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.972    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[28]
    SLICE_X51Y86         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.815     0.815    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X51Y86         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                         clock pessimism             -0.005     0.810    
    SLICE_X51Y86         FDRE (Hold_fdre_C_D)         0.105     0.915    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y24      NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y25      NCSSK_top_inst/get_angle_inst/Sub_module/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y22      NCSSK_top_inst/phase_diff_times_kesai_inst/mult_inst/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y59     NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y59     NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y59     NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[1][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y59     NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[1][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y61     NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y80     NCSSK_top_inst/zero_point_find_inst/data_input_en_reg2_reg_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y64     NCSSK_top_inst/get_zero_diff_inst/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[25].pipe_reg[25][1]_srl24___i_nd_to_rdy_opt_has_pipe.i_pipe_r_22/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y64     NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[7][0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y64     NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[7][1]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y63     NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[6][0]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y63     NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[6][1]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y63     NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y63     NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y61     NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y61     NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y80     NCSSK_top_inst/zero_point_find_inst/data_input_en_reg2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y85     NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[19].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[0]_srl2___i_nd_to_rdy_opt_has_pipe.i_pipe_r_0/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y83     NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[19].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl21___i_nd_to_rdy_opt_has_pipe.i_pipe_r_19/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y83     NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[19].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl21___i_nd_to_rdy_opt_has_pipe.i_pipe_r_19/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y64     NCSSK_top_inst/get_zero_diff_inst/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[25].pipe_reg[25][1]_srl24___i_nd_to_rdy_opt_has_pipe.i_pipe_r_22/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y59     NCSSK_top_inst/get_angle_inst/data_in_reg_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y58     NCSSK_top_inst/get_angle_inst/data_in_reg_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y58     NCSSK_top_inst/get_angle_inst/data_in_reg_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y58     NCSSK_top_inst/get_angle_inst/data_in_reg_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y58     NCSSK_top_inst/get_angle_inst/data_in_reg_reg[13]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.665ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.395ns  (logic 1.058ns (19.611%)  route 4.337ns (80.389%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.648     2.942    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X33Y87         FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 f  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/Q
                         net (fo=14, routed)          1.303     4.701    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X28Y81         LUT3 (Prop_lut3_I0_O)        0.124     4.825 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=29, routed)          1.424     6.248    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X42Y86         LUT5 (Prop_lut5_I0_O)        0.153     6.401 f  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[3]_i_4/O
                         net (fo=5, routed)           0.787     7.188    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]_0
    SLICE_X33Y86         LUT5 (Prop_lut5_I4_O)        0.325     7.513 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1/O
                         net (fo=4, routed)           0.824     8.337    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X42Y85         FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.474    12.653    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X42Y85         FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X42Y85         FDRE (Setup_fdre_C_R)       -0.726    12.002    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.002    
                         arrival time                          -8.337    
  -------------------------------------------------------------------
                         slack                                  3.665    

Slack (MET) :             3.665ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.395ns  (logic 1.058ns (19.611%)  route 4.337ns (80.389%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.648     2.942    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X33Y87         FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 f  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/Q
                         net (fo=14, routed)          1.303     4.701    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X28Y81         LUT3 (Prop_lut3_I0_O)        0.124     4.825 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=29, routed)          1.424     6.248    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X42Y86         LUT5 (Prop_lut5_I0_O)        0.153     6.401 f  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[3]_i_4/O
                         net (fo=5, routed)           0.787     7.188    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]_0
    SLICE_X33Y86         LUT5 (Prop_lut5_I4_O)        0.325     7.513 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1/O
                         net (fo=4, routed)           0.824     8.337    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X42Y85         FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.474    12.653    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X42Y85         FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X42Y85         FDRE (Setup_fdre_C_R)       -0.726    12.002    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.002    
                         arrival time                          -8.337    
  -------------------------------------------------------------------
                         slack                                  3.665    

Slack (MET) :             3.665ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.395ns  (logic 1.058ns (19.611%)  route 4.337ns (80.389%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.648     2.942    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X33Y87         FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 f  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/Q
                         net (fo=14, routed)          1.303     4.701    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X28Y81         LUT3 (Prop_lut3_I0_O)        0.124     4.825 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=29, routed)          1.424     6.248    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X42Y86         LUT5 (Prop_lut5_I0_O)        0.153     6.401 f  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[3]_i_4/O
                         net (fo=5, routed)           0.787     7.188    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]_0
    SLICE_X33Y86         LUT5 (Prop_lut5_I4_O)        0.325     7.513 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1/O
                         net (fo=4, routed)           0.824     8.337    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X42Y85         FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.474    12.653    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X42Y85         FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X42Y85         FDRE (Setup_fdre_C_R)       -0.726    12.002    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.002    
                         arrival time                          -8.337    
  -------------------------------------------------------------------
                         slack                                  3.665    

Slack (MET) :             3.665ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.395ns  (logic 1.058ns (19.611%)  route 4.337ns (80.389%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.648     2.942    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X33Y87         FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 f  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/Q
                         net (fo=14, routed)          1.303     4.701    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X28Y81         LUT3 (Prop_lut3_I0_O)        0.124     4.825 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=29, routed)          1.424     6.248    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X42Y86         LUT5 (Prop_lut5_I0_O)        0.153     6.401 f  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[3]_i_4/O
                         net (fo=5, routed)           0.787     7.188    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]_0
    SLICE_X33Y86         LUT5 (Prop_lut5_I4_O)        0.325     7.513 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1/O
                         net (fo=4, routed)           0.824     8.337    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X42Y85         FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.474    12.653    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X42Y85         FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X42Y85         FDRE (Setup_fdre_C_R)       -0.726    12.002    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.002    
                         arrival time                          -8.337    
  -------------------------------------------------------------------
                         slack                                  3.665    

Slack (MET) :             3.953ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 0.952ns (20.022%)  route 3.803ns (79.978%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    3.126ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.832     3.126    mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y100        FDRE                                         r  mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.456     3.582 r  mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/Q
                         net (fo=2, routed)           1.185     4.767    mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/is_write_reg
    SLICE_X54Y100        LUT6 (Prop_lut6_I1_O)        0.124     4.891 r  mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.902     5.793    mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[0]
    SLICE_X42Y101        LUT5 (Prop_lut5_I0_O)        0.124     5.917 r  mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_5/O
                         net (fo=3, routed)           0.315     6.232    mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[2]
    SLICE_X43Y101        LUT6 (Prop_lut6_I5_O)        0.124     6.356 r  mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.447     6.804    mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X39Y100        LUT5 (Prop_lut5_I4_O)        0.124     6.928 r  mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.953     7.881    mod_cpu_ps_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.562    12.742    mod_cpu_ps_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.129    12.870    
                         clock uncertainty           -0.154    12.716    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    11.833    mod_cpu_ps_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.833    
                         arrival time                          -7.881    
  -------------------------------------------------------------------
                         slack                                  3.953    

Slack (MET) :             4.115ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.792ns  (logic 2.273ns (39.246%)  route 3.519ns (60.754%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 12.877 - 10.000 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.887     3.181    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y104        FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y104        FDRE (Prop_fdre_C_Q)         0.419     3.600 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.329     4.929    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47][15]
    SLICE_X35Y107        LUT3 (Prop_lut3_I1_O)        0.299     5.228 f  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.620     5.848    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X34Y106        LUT6 (Prop_lut6_I0_O)        0.124     5.972 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2/O
                         net (fo=24, routed)          0.909     6.881    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y105        LUT4 (Prop_lut4_I3_O)        0.124     7.005 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.005    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X28Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.555 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.555    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.669    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.982 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.661     8.643    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X30Y107        LUT3 (Prop_lut3_I0_O)        0.330     8.973 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     8.973    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2_n_0
    SLICE_X30Y107        FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.698    12.877    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y107        FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.247    13.124    
                         clock uncertainty           -0.154    12.970    
    SLICE_X30Y107        FDRE (Setup_fdre_C_D)        0.118    13.088    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         13.088    
                         arrival time                          -8.973    
  -------------------------------------------------------------------
                         slack                                  4.115    

Slack (MET) :             4.120ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.744ns  (logic 2.293ns (39.919%)  route 3.451ns (60.081%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 12.877 - 10.000 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.887     3.181    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y104        FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y104        FDRE (Prop_fdre_C_Q)         0.419     3.600 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.329     4.929    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47][15]
    SLICE_X35Y107        LUT3 (Prop_lut3_I1_O)        0.299     5.228 f  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.620     5.848    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X34Y106        LUT6 (Prop_lut6_I0_O)        0.124     5.972 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2/O
                         net (fo=24, routed)          0.909     6.881    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y105        LUT4 (Prop_lut4_I3_O)        0.124     7.005 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.005    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X28Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.555 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.555    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.669    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.003 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.594     8.596    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X28Y108        LUT3 (Prop_lut3_I0_O)        0.329     8.925 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     8.925    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1_n_0
    SLICE_X28Y108        FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.698    12.877    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y108        FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.247    13.124    
                         clock uncertainty           -0.154    12.970    
    SLICE_X28Y108        FDRE (Setup_fdre_C_D)        0.075    13.045    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         13.045    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                  4.120    

Slack (MET) :             4.124ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 2.089ns (36.121%)  route 3.694ns (63.879%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 12.877 - 10.000 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.887     3.181    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y104        FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y104        FDRE (Prop_fdre_C_Q)         0.419     3.600 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.329     4.929    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47][15]
    SLICE_X35Y107        LUT3 (Prop_lut3_I1_O)        0.299     5.228 f  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.620     5.848    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X34Y106        LUT6 (Prop_lut6_I0_O)        0.124     5.972 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2/O
                         net (fo=24, routed)          0.909     6.881    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y105        LUT4 (Prop_lut4_I3_O)        0.124     7.005 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.005    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X28Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.555 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.555    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.794 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.837     8.630    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X30Y107        LUT3 (Prop_lut3_I0_O)        0.334     8.964 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     8.964    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1_n_0
    SLICE_X30Y107        FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.698    12.877    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y107        FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.247    13.124    
                         clock uncertainty           -0.154    12.970    
    SLICE_X30Y107        FDRE (Setup_fdre_C_D)        0.118    13.088    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         13.088    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  4.124    

Slack (MET) :             4.126ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.780ns  (logic 2.180ns (37.713%)  route 3.600ns (62.287%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 12.877 - 10.000 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.887     3.181    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y104        FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y104        FDRE (Prop_fdre_C_Q)         0.419     3.600 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.329     4.929    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47][15]
    SLICE_X35Y107        LUT3 (Prop_lut3_I1_O)        0.299     5.228 f  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.620     5.848    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X34Y106        LUT6 (Prop_lut6_I0_O)        0.124     5.972 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2/O
                         net (fo=24, routed)          0.909     6.881    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y105        LUT4 (Prop_lut4_I3_O)        0.124     7.005 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.005    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X28Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.555 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.555    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.669    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.891 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.743     8.633    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X30Y107        LUT3 (Prop_lut3_I0_O)        0.328     8.961 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     8.961    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1_n_0
    SLICE_X30Y107        FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.698    12.877    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y107        FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.247    13.124    
                         clock uncertainty           -0.154    12.970    
    SLICE_X30Y107        FDRE (Setup_fdre_C_D)        0.118    13.088    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         13.088    
                         arrival time                          -8.961    
  -------------------------------------------------------------------
                         slack                                  4.126    

Slack (MET) :             4.174ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.694ns  (logic 2.153ns (37.810%)  route 3.541ns (62.190%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 12.877 - 10.000 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.887     3.181    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y104        FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y104        FDRE (Prop_fdre_C_Q)         0.419     3.600 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.329     4.929    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47][15]
    SLICE_X35Y107        LUT3 (Prop_lut3_I1_O)        0.299     5.228 f  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.620     5.848    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X34Y106        LUT6 (Prop_lut6_I0_O)        0.124     5.972 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2/O
                         net (fo=24, routed)          0.909     6.881    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y105        LUT4 (Prop_lut4_I3_O)        0.124     7.005 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.005    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X28Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.555 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.555    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.889 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.684     8.572    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X30Y107        LUT3 (Prop_lut3_I0_O)        0.303     8.875 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     8.875    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1_n_0
    SLICE_X30Y107        FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.698    12.877    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y107        FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.247    13.124    
                         clock uncertainty           -0.154    12.970    
    SLICE_X30Y107        FDRE (Setup_fdre_C_D)        0.079    13.049    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         13.049    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                  4.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.gpio_OE_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[7].reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.226ns (68.772%)  route 0.103ns (31.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.639     0.975    mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y100        FDSE                                         r  mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.gpio_OE_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDSE (Prop_fdse_C_Q)         0.128     1.103 r  mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.gpio_OE_reg[7]/Q
                         net (fo=1, routed)           0.103     1.206    mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/gpio_io_t[24]
    SLICE_X42Y99         LUT5 (Prop_lut5_I4_O)        0.098     1.304 r  mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[7].reg1[7]_i_1/O
                         net (fo=1, routed)           0.000     1.304    mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[7].reg1[7]_i_1_n_0
    SLICE_X42Y99         FDRE                                         r  mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[7].reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.825     1.191    mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y99         FDRE                                         r  mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[7].reg1_reg[7]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.121     1.277    mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[7].reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.852%)  route 0.173ns (55.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.659     0.995    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/Q
                         net (fo=1, routed)           0.173     1.309    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[4]
    SLICE_X30Y99         SRL16E                                       r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.845     1.211    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.278    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_angle/U0/ip2bus_data_i_D1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.375%)  route 0.208ns (59.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.557     0.893    mod_cpu_ps_i/axi_gpio_angle/U0/s_axi_aclk
    SLICE_X47Y98         FDRE                                         r  mod_cpu_ps_i/axi_gpio_angle/U0/ip2bus_data_i_D1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  mod_cpu_ps_i/axi_gpio_angle/U0/ip2bus_data_i_D1_reg[17]/Q
                         net (fo=1, routed)           0.208     1.242    mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0][14]
    SLICE_X51Y96         FDRE                                         r  mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.820     1.186    mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y96         FDRE                                         r  mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.047     1.198    mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.850%)  route 0.151ns (54.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.659     0.995    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.151     1.274    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X30Y99         SRL16E                                       r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.845     1.211    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.054     1.230    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_delay_point/U0/ip2bus_data_i_D1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.493%)  route 0.245ns (63.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.552     0.888    mod_cpu_ps_i/axi_gpio_delay_point/U0/s_axi_aclk
    SLICE_X53Y96         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/ip2bus_data_i_D1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  mod_cpu_ps_i/axi_gpio_delay_point/U0/ip2bus_data_i_D1_reg[11]/Q
                         net (fo=1, routed)           0.245     1.274    mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[20]
    SLICE_X49Y98         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.825     1.191    mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y98         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y98         FDRE (Hold_fdre_C_D)         0.070     1.226    mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[19].reg1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.079%)  route 0.145ns (40.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.639     0.975    mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y101        FDRE                                         r  mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[19]/Q
                         net (fo=1, routed)           0.145     1.284    mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/gpio_Data_In[19]
    SLICE_X42Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.329 r  mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[19].reg1[19]_i_1/O
                         net (fo=1, routed)           0.000     1.329    mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[19].reg1[19]_i_1_n_0
    SLICE_X42Y99         FDRE                                         r  mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[19].reg1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.825     1.191    mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y99         FDRE                                         r  mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[19].reg1_reg[19]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.120     1.276    mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[19].reg1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.714%)  route 0.124ns (37.286%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.635     0.971    mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y100        FDRE                                         r  mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164     1.135 f  mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=6, routed)           0.124     1.259    mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I/bus2ip_addr_i_reg[3][1]
    SLICE_X53Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.304 r  mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I/CS/O
                         net (fo=1, routed)           0.000     1.304    mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_3
    SLICE_X53Y99         FDRE                                         r  mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.821     1.187    mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X53Y99         FDRE                                         r  mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X53Y99         FDRE (Hold_fdre_C_D)         0.092     1.244    mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[4].reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.916%)  route 0.180ns (56.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.639     0.975    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y102        FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=1, routed)           0.180     1.296    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/gpio_io_o[27]
    SLICE_X38Y99         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[4].reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.825     1.191    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y99         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[4].reg1_reg[4]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         FDRE (Hold_fdre_C_D)         0.060     1.216    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[4].reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.330%)  route 0.199ns (51.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.639     0.975    mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y101        FDSE                                         r  mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDSE (Prop_fdse_C_Q)         0.141     1.116 r  mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/Q
                         net (fo=6, routed)           0.199     1.315    mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg_n_0_[0]
    SLICE_X46Y99         LUT5 (Prop_lut5_I1_O)        0.045     1.360 r  mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1/O
                         net (fo=1, routed)           0.000     1.360    mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0
    SLICE_X46Y99         FDRE                                         r  mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.825     1.191    mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y99         FDRE                                         r  mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/C
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.121     1.277    mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.630%)  route 0.181ns (46.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.656     0.992    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.181     1.337    mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[29]
    SLICE_X26Y99         LUT4 (Prop_lut4_I3_O)        0.045     1.382 r  mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[30]_i_1/O
                         net (fo=1, routed)           0.000     1.382    mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[30]
    SLICE_X26Y99         FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.844     1.210    mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X26Y99         FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.121     1.296    mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X45Y101   mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y99    mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y101   mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y101   mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y99    mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y99    mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y99    mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y99    mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y100   mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y104   mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y104   mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y104   mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y104   mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y105   mod_cpu_ps_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y95    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y93    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y95    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y95    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y95    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y95    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  sys_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.483ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.000ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/phase_diff_times_kesai_inst/mult_inst/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/inferred_dsp.use_p_reg.p_reg_reg/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 0.718ns (15.411%)  route 3.941ns (84.589%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 11.569 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.843     3.137    mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y102        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419     3.556 f  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           1.221     4.777    NCSSK_top_inst/zero_point_find_inst/sys_rst_n[0]
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.299     5.076 r  NCSSK_top_inst/zero_point_find_inst/sub_i_1/O
                         net (fo=133, routed)         2.720     7.796    NCSSK_top_inst/phase_diff_times_kesai_inst/mult_inst/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/SCLR
    DSP48_X2Y22          DSP48E1                                      r  NCSSK_top_inst/phase_diff_times_kesai_inst/mult_inst/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/inferred_dsp.use_p_reg.p_reg_reg/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.569    11.569    NCSSK_top_inst/phase_diff_times_kesai_inst/mult_inst/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/CLK
    DSP48_X2Y22          DSP48E1                                      r  NCSSK_top_inst/phase_diff_times_kesai_inst/mult_inst/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                         clock pessimism              0.000    11.569    
                         clock uncertainty           -0.266    11.303    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507    10.796    NCSSK_top_inst/phase_diff_times_kesai_inst/mult_inst/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/inferred_dsp.use_p_reg.p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.796    
                         arrival time                          -7.796    
  -------------------------------------------------------------------
                         slack                                  3.000    

Slack (MET) :             3.030ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 0.718ns (15.519%)  route 3.908ns (84.481%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 11.566 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.843     3.137    mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y102        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419     3.556 f  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           1.221     4.777    NCSSK_top_inst/zero_point_find_inst/sys_rst_n[0]
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.299     5.076 r  NCSSK_top_inst/zero_point_find_inst/sub_i_1/O
                         net (fo=133, routed)         2.687     7.763    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/SCLR
    DSP48_X2Y24          DSP48E1                                      r  NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.566    11.566    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/CLK
    DSP48_X2Y24          DSP48E1                                      r  NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.000    11.566    
                         clock uncertainty           -0.266    11.300    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507    10.793    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         10.793    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                  3.030    

Slack (MET) :             3.053ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/phase_diff_times_kesai_inst/mult_inst/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/inferred_dsp.use_p_reg.p_reg_reg/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.718ns (15.710%)  route 3.852ns (84.290%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 11.569 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.843     3.137    mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y102        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419     3.556 f  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           1.221     4.777    NCSSK_top_inst/zero_point_find_inst/sys_rst_n[0]
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.299     5.076 r  NCSSK_top_inst/zero_point_find_inst/sub_i_1/O
                         net (fo=133, routed)         2.631     7.707    NCSSK_top_inst/phase_diff_times_kesai_inst/mult_inst/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/SCLR
    DSP48_X2Y22          DSP48E1                                      r  NCSSK_top_inst/phase_diff_times_kesai_inst/mult_inst/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/inferred_dsp.use_p_reg.p_reg_reg/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.569    11.569    NCSSK_top_inst/phase_diff_times_kesai_inst/mult_inst/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/CLK
    DSP48_X2Y22          DSP48E1                                      r  NCSSK_top_inst/phase_diff_times_kesai_inst/mult_inst/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                         clock pessimism              0.000    11.569    
                         clock uncertainty           -0.266    11.303    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_RSTB)
                                                     -0.543    10.760    NCSSK_top_inst/phase_diff_times_kesai_inst/mult_inst/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/inferred_dsp.use_p_reg.p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.760    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  3.053    

Slack (MET) :             3.138ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 0.718ns (16.019%)  route 3.764ns (83.981%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 11.566 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.843     3.137    mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y102        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419     3.556 f  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           1.221     4.777    NCSSK_top_inst/zero_point_find_inst/sys_rst_n[0]
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.299     5.076 r  NCSSK_top_inst/zero_point_find_inst/sub_i_1/O
                         net (fo=133, routed)         2.543     7.619    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/SCLR
    DSP48_X2Y24          DSP48E1                                      r  NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.566    11.566    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/CLK
    DSP48_X2Y24          DSP48E1                                      r  NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.000    11.566    
                         clock uncertainty           -0.266    11.300    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_RSTB)
                                                     -0.543    10.757    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         10.757    
                         arrival time                          -7.619    
  -------------------------------------------------------------------
                         slack                                  3.138    

Slack (MET) :             3.172ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/Sub_module/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 0.718ns (16.019%)  route 3.764ns (83.981%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 11.564 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.843     3.137    mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y102        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419     3.556 f  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           1.221     4.777    NCSSK_top_inst/zero_point_find_inst/sys_rst_n[0]
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.299     5.076 r  NCSSK_top_inst/zero_point_find_inst/sub_i_1/O
                         net (fo=133, routed)         2.543     7.619    NCSSK_top_inst/get_angle_inst/Sub_module/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/SCLR
    DSP48_X2Y25          DSP48E1                                      r  NCSSK_top_inst/get_angle_inst/Sub_module/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.564    11.564    NCSSK_top_inst/get_angle_inst/Sub_module/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X2Y25          DSP48E1                                      r  NCSSK_top_inst/get_angle_inst/Sub_module/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.000    11.564    
                         clock uncertainty           -0.266    11.298    
    DSP48_X2Y25          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507    10.791    NCSSK_top_inst/get_angle_inst/Sub_module/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         10.791    
                         arrival time                          -7.619    
  -------------------------------------------------------------------
                         slack                                  3.172    

Slack (MET) :             3.203ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 0.718ns (16.513%)  route 3.630ns (83.487%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 11.478 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.843     3.137    mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y102        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419     3.556 f  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           1.221     4.777    NCSSK_top_inst/zero_point_find_inst/sys_rst_n[0]
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.299     5.076 r  NCSSK_top_inst/zero_point_find_inst/sub_i_1/O
                         net (fo=133, routed)         2.409     7.485    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/SCLR
    SLICE_X34Y59         FDRE                                         r  NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.478    11.478    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/CLK
    SLICE_X34Y59         FDRE                                         r  NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[0][0]/C
                         clock pessimism              0.000    11.478    
                         clock uncertainty           -0.266    11.212    
    SLICE_X34Y59         FDRE (Setup_fdre_C_R)       -0.524    10.688    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.688    
                         arrival time                          -7.485    
  -------------------------------------------------------------------
                         slack                                  3.203    

Slack (MET) :             3.203ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[1][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 0.718ns (16.513%)  route 3.630ns (83.487%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 11.478 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.843     3.137    mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y102        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419     3.556 f  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           1.221     4.777    NCSSK_top_inst/zero_point_find_inst/sys_rst_n[0]
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.299     5.076 r  NCSSK_top_inst/zero_point_find_inst/sub_i_1/O
                         net (fo=133, routed)         2.409     7.485    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/SCLR
    SLICE_X34Y59         FDRE                                         r  NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[1][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.478    11.478    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/CLK
    SLICE_X34Y59         FDRE                                         r  NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[1][0]/C
                         clock pessimism              0.000    11.478    
                         clock uncertainty           -0.266    11.212    
    SLICE_X34Y59         FDRE (Setup_fdre_C_R)       -0.524    10.688    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                         10.688    
                         arrival time                          -7.485    
  -------------------------------------------------------------------
                         slack                                  3.203    

Slack (MET) :             3.296ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/phase_diff_times_kesai_inst/mult_inst/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/inferred_dsp.use_p_reg.p_reg_reg/RSTM
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 0.718ns (15.607%)  route 3.882ns (84.393%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 11.569 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.843     3.137    mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y102        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419     3.556 f  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           1.221     4.777    NCSSK_top_inst/zero_point_find_inst/sys_rst_n[0]
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.299     5.076 r  NCSSK_top_inst/zero_point_find_inst/sub_i_1/O
                         net (fo=133, routed)         2.661     7.737    NCSSK_top_inst/phase_diff_times_kesai_inst/mult_inst/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/SCLR
    DSP48_X2Y22          DSP48E1                                      r  NCSSK_top_inst/phase_diff_times_kesai_inst/mult_inst/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/inferred_dsp.use_p_reg.p_reg_reg/RSTM
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.569    11.569    NCSSK_top_inst/phase_diff_times_kesai_inst/mult_inst/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/CLK
    DSP48_X2Y22          DSP48E1                                      r  NCSSK_top_inst/phase_diff_times_kesai_inst/mult_inst/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                         clock pessimism              0.000    11.569    
                         clock uncertainty           -0.266    11.303    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_RSTM)
                                                     -0.270    11.033    NCSSK_top_inst/phase_diff_times_kesai_inst/mult_inst/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/inferred_dsp.use_p_reg.p_reg_reg
  -------------------------------------------------------------------
                         required time                         11.033    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                  3.296    

Slack (MET) :             3.334ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[0][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 0.718ns (16.657%)  route 3.592ns (83.343%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 11.477 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.843     3.137    mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y102        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419     3.556 f  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           1.221     4.777    NCSSK_top_inst/zero_point_find_inst/sys_rst_n[0]
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.299     5.076 r  NCSSK_top_inst/zero_point_find_inst/sub_i_1/O
                         net (fo=133, routed)         2.371     7.447    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/SCLR
    SLICE_X39Y59         FDRE                                         r  NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.477    11.477    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/CLK
    SLICE_X39Y59         FDRE                                         r  NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[0][1]/C
                         clock pessimism              0.000    11.477    
                         clock uncertainty           -0.266    11.211    
    SLICE_X39Y59         FDRE (Setup_fdre_C_R)       -0.429    10.782    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.782    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                  3.334    

Slack (MET) :             3.334ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[1][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 0.718ns (16.657%)  route 3.592ns (83.343%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 11.477 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.843     3.137    mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y102        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419     3.556 f  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           1.221     4.777    NCSSK_top_inst/zero_point_find_inst/sys_rst_n[0]
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.299     5.076 r  NCSSK_top_inst/zero_point_find_inst/sub_i_1/O
                         net (fo=133, routed)         2.371     7.447    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/SCLR
    SLICE_X39Y59         FDRE                                         r  NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[1][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.477    11.477    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/CLK
    SLICE_X39Y59         FDRE                                         r  NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[1][1]/C
                         clock pessimism              0.000    11.477    
                         clock uncertainty           -0.266    11.211    
    SLICE_X39Y59         FDRE (Setup_fdre_C_R)       -0.429    10.782    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[1][1]
  -------------------------------------------------------------------
                         required time                         10.782    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                  3.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_data_in_ena/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/zero_point_find_inst/data_input_en_reg2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.128ns (17.344%)  route 0.610ns (82.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.553     0.889    mod_cpu_ps_i/axi_gpio_data_in_ena/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y99         FDRE                                         r  mod_cpu_ps_i/axi_gpio_data_in_ena/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  mod_cpu_ps_i/axi_gpio_data_in_ena/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.610     1.627    NCSSK_top_inst/zero_point_find_inst/data_in_ena[0]
    SLICE_X42Y80         SRL16E                                       r  NCSSK_top_inst/zero_point_find_inst/data_input_en_reg2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.814     0.814    NCSSK_top_inst/zero_point_find_inst/sys_clk
    SLICE_X42Y80         SRL16E                                       r  NCSSK_top_inst/zero_point_find_inst/data_input_en_reg2_reg_srl2/CLK
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.266     1.080    
    SLICE_X42Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.144    NCSSK_top_inst/zero_point_find_inst/data_input_en_reg2_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.227ns (24.419%)  route 0.703ns (75.581%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.638     0.974    mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y102        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.128     1.102 f  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           0.589     1.691    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/aresetn
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.099     1.790 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q[0]_i_1/O
                         net (fo=1, routed)           0.113     1.904    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/sclr_d
    SLICE_X49Y78         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.812     0.812    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X49Y78         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.000     0.812    
                         clock uncertainty            0.266     1.078    
    SLICE_X49Y78         FDRE (Hold_fdre_C_D)         0.070     1.148    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_zero_diff_inst/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.227ns (21.872%)  route 0.811ns (78.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.638     0.974    mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y102        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.128     1.102 f  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           0.811     1.913    NCSSK_top_inst/get_zero_diff_inst/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/aresetn
    SLICE_X46Y75         LUT1 (Prop_lut1_I0_O)        0.099     2.012 r  NCSSK_top_inst/get_zero_diff_inst/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q[0]_i_1__23/O
                         net (fo=1, routed)           0.000     2.012    NCSSK_top_inst/get_zero_diff_inst/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/sclr_d
    SLICE_X46Y75         FDRE                                         r  NCSSK_top_inst/get_zero_diff_inst/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.808     0.808    NCSSK_top_inst/get_zero_diff_inst/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X46Y75         FDRE                                         r  NCSSK_top_inst/get_zero_diff_inst/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.000     0.808    
                         clock uncertainty            0.266     1.074    
    SLICE_X46Y75         FDRE (Hold_fdre_C_D)         0.120     1.194    NCSSK_top_inst/get_zero_diff_inst/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/phase_diff_times_kesai_inst/mult_out_valid_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.227ns (22.092%)  route 0.801ns (77.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.638     0.974    mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y102        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.128     1.102 f  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           0.575     1.677    NCSSK_top_inst/zero_point_find_inst/sys_rst_n[0]
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.099     1.776 r  NCSSK_top_inst/zero_point_find_inst/sub_i_1/O
                         net (fo=133, routed)         0.225     2.002    NCSSK_top_inst/phase_diff_times_kesai_inst/SCLR
    SLICE_X58Y86         FDRE                                         r  NCSSK_top_inst/phase_diff_times_kesai_inst/mult_out_valid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.842     0.842    NCSSK_top_inst/phase_diff_times_kesai_inst/sys_clk
    SLICE_X58Y86         FDRE                                         r  NCSSK_top_inst/phase_diff_times_kesai_inst/mult_out_valid_reg/C
                         clock pessimism              0.000     0.842    
                         clock uncertainty            0.266     1.108    
    SLICE_X58Y86         FDRE (Hold_fdre_C_R)         0.009     1.117    NCSSK_top_inst/phase_diff_times_kesai_inst/mult_out_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.227ns (21.903%)  route 0.809ns (78.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.638     0.974    mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y102        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.128     1.102 f  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           0.649     1.751    NCSSK_top_inst/get_angle_inst/sys_rst_n[0]
    SLICE_X61Y88         LUT3 (Prop_lut3_I2_O)        0.099     1.850 r  NCSSK_top_inst/get_angle_inst/cnt[4]_i_1__1/O
                         net (fo=5, routed)           0.160     2.010    NCSSK_top_inst/get_angle_inst/cnt[4]_i_1__1_n_0
    SLICE_X62Y88         FDRE                                         r  NCSSK_top_inst/get_angle_inst/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.846     0.846    NCSSK_top_inst/get_angle_inst/sys_clk
    SLICE_X62Y88         FDRE                                         r  NCSSK_top_inst/get_angle_inst/cnt_reg[0]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.266     1.112    
    SLICE_X62Y88         FDRE (Hold_fdre_C_R)         0.009     1.121    NCSSK_top_inst/get_angle_inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.227ns (21.903%)  route 0.809ns (78.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.638     0.974    mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y102        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.128     1.102 f  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           0.649     1.751    NCSSK_top_inst/get_angle_inst/sys_rst_n[0]
    SLICE_X61Y88         LUT3 (Prop_lut3_I2_O)        0.099     1.850 r  NCSSK_top_inst/get_angle_inst/cnt[4]_i_1__1/O
                         net (fo=5, routed)           0.160     2.010    NCSSK_top_inst/get_angle_inst/cnt[4]_i_1__1_n_0
    SLICE_X62Y88         FDRE                                         r  NCSSK_top_inst/get_angle_inst/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.846     0.846    NCSSK_top_inst/get_angle_inst/sys_clk
    SLICE_X62Y88         FDRE                                         r  NCSSK_top_inst/get_angle_inst/cnt_reg[1]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.266     1.112    
    SLICE_X62Y88         FDRE (Hold_fdre_C_R)         0.009     1.121    NCSSK_top_inst/get_angle_inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.227ns (21.903%)  route 0.809ns (78.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.638     0.974    mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y102        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.128     1.102 f  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           0.649     1.751    NCSSK_top_inst/get_angle_inst/sys_rst_n[0]
    SLICE_X61Y88         LUT3 (Prop_lut3_I2_O)        0.099     1.850 r  NCSSK_top_inst/get_angle_inst/cnt[4]_i_1__1/O
                         net (fo=5, routed)           0.160     2.010    NCSSK_top_inst/get_angle_inst/cnt[4]_i_1__1_n_0
    SLICE_X62Y88         FDRE                                         r  NCSSK_top_inst/get_angle_inst/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.846     0.846    NCSSK_top_inst/get_angle_inst/sys_clk
    SLICE_X62Y88         FDRE                                         r  NCSSK_top_inst/get_angle_inst/cnt_reg[2]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.266     1.112    
    SLICE_X62Y88         FDRE (Hold_fdre_C_R)         0.009     1.121    NCSSK_top_inst/get_angle_inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.227ns (21.903%)  route 0.809ns (78.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.638     0.974    mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y102        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.128     1.102 f  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           0.649     1.751    NCSSK_top_inst/get_angle_inst/sys_rst_n[0]
    SLICE_X61Y88         LUT3 (Prop_lut3_I2_O)        0.099     1.850 r  NCSSK_top_inst/get_angle_inst/cnt[4]_i_1__1/O
                         net (fo=5, routed)           0.160     2.010    NCSSK_top_inst/get_angle_inst/cnt[4]_i_1__1_n_0
    SLICE_X62Y88         FDRE                                         r  NCSSK_top_inst/get_angle_inst/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.846     0.846    NCSSK_top_inst/get_angle_inst/sys_clk
    SLICE_X62Y88         FDRE                                         r  NCSSK_top_inst/get_angle_inst/cnt_reg[3]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.266     1.112    
    SLICE_X62Y88         FDRE (Hold_fdre_C_R)         0.009     1.121    NCSSK_top_inst/get_angle_inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.227ns (21.903%)  route 0.809ns (78.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.638     0.974    mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y102        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.128     1.102 f  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           0.649     1.751    NCSSK_top_inst/get_angle_inst/sys_rst_n[0]
    SLICE_X61Y88         LUT3 (Prop_lut3_I2_O)        0.099     1.850 r  NCSSK_top_inst/get_angle_inst/cnt[4]_i_1__1/O
                         net (fo=5, routed)           0.160     2.010    NCSSK_top_inst/get_angle_inst/cnt[4]_i_1__1_n_0
    SLICE_X62Y88         FDRE                                         r  NCSSK_top_inst/get_angle_inst/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.846     0.846    NCSSK_top_inst/get_angle_inst/sys_clk
    SLICE_X62Y88         FDRE                                         r  NCSSK_top_inst/get_angle_inst/cnt_reg[4]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.266     1.112    
    SLICE_X62Y88         FDRE (Hold_fdre_C_R)         0.009     1.121    NCSSK_top_inst/get_angle_inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.227ns (21.077%)  route 0.850ns (78.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.804ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.638     0.974    mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y102        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.128     1.102 f  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           0.850     1.952    NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_has_aresetn.i_reg_reset/aresetn
    SLICE_X53Y75         LUT1 (Prop_lut1_I0_O)        0.099     2.051 r  NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.051    NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_has_aresetn.i_reg_reset/sclr_d
    SLICE_X53Y75         FDRE                                         r  NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.804     0.804    NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X53Y75         FDRE                                         r  NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.000     0.804    
                         clock uncertainty            0.266     1.070    
    SLICE_X53Y75         FDRE (Hold_fdre_C_D)         0.091     1.161    NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.890    





