

================================================================
== Vitis HLS Report for 'dec_MIMD_Pipeline_VITIS_LOOP_35_1'
================================================================
* Date:           Sun Apr 21 13:47:44 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        dec_MIMD
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.784 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      112|      112|  1.120 us|  1.120 us|  112|  112|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_35_1  |      110|      110|        13|          2|          1|    50|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    395|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    167|    -|
|Register         |        -|    -|     585|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     585|    658|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln35_fu_275_p2                 |         +|   0|  0|  14|           6|           1|
    |add_ln37_1_fu_291_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln37_2_fu_221_p2               |         +|   0|  0|  32|          32|          32|
    |add_ln37_fu_227_p2                 |         +|   0|  0|  32|          32|          32|
    |add_ln38_1_fu_355_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln38_2_fu_328_p2               |         +|   0|  0|  32|          32|          32|
    |add_ln38_fu_333_p2                 |         +|   0|  0|  32|          32|          32|
    |add_ln41_fu_249_p2                 |         +|   0|  0|  71|          64|          64|
    |ap_block_state10_pp0_stage1_iter4  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op57_readreq_state2   |       and|   0|  0|   2|           1|           1|
    |icmp_ln35_fu_199_p2                |      icmp|   0|  0|  14|           6|           5|
    |icmp_ln40_fu_233_p2                |      icmp|   0|  0|  14|           6|           4|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 395|         344|         337|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3              |   9|          2|    6|         12|
    |gmem0_blk_n_AR                    |   9|          2|    1|          2|
    |gmem0_blk_n_R                     |   9|          2|    1|          2|
    |gmem1_blk_n_AR                    |   9|          2|    1|          2|
    |gmem1_blk_n_R                     |   9|          2|    1|          2|
    |gmem3_blk_n_AR                    |   9|          2|    1|          2|
    |gmem3_blk_n_R                     |   9|          2|    1|          2|
    |i_fu_88                           |   9|          2|    6|         12|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 167|         37|   28|         57|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln37_reg_416                  |  32|   0|   32|          0|
    |add_ln38_reg_437                  |  32|   0|   32|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |gmem0_addr_read_reg_459           |  32|   0|   32|          0|
    |gmem0_addr_reg_431                |  64|   0|   64|          0|
    |gmem1_addr_read_reg_464           |  32|   0|   32|          0|
    |gmem1_addr_reg_442                |  64|   0|   64|          0|
    |gmem3_addr_read_reg_448           |  32|   0|   32|          0|
    |gmem3_addr_reg_425                |  64|   0|   64|          0|
    |i_3_reg_401                       |   6|   0|    6|          0|
    |i_fu_88                           |   6|   0|    6|          0|
    |icmp_ln35_reg_407                 |   1|   0|    1|          0|
    |icmp_ln40_reg_421                 |   1|   0|    1|          0|
    |zext_ln35_reg_453                 |   6|   0|   64|         58|
    |zext_ln37_reg_411                 |   6|   0|   32|         26|
    |i_3_reg_401                       |  64|  32|    6|          0|
    |icmp_ln35_reg_407                 |  64|  32|    1|          0|
    |icmp_ln40_reg_421                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 585|  96|  485|         84|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_35_1|  return value|
|m_axi_gmem3_AWVALID     |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWREADY     |   in|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWADDR      |  out|   64|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWID        |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWLEN       |  out|   32|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWSIZE      |  out|    3|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWBURST     |  out|    2|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWLOCK      |  out|    2|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWCACHE     |  out|    4|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWPROT      |  out|    3|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWQOS       |  out|    4|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWREGION    |  out|    4|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWUSER      |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_WVALID      |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_WREADY      |   in|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_WDATA       |  out|   32|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_WSTRB       |  out|    4|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_WLAST       |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_WID         |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_WUSER       |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARVALID     |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARREADY     |   in|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARADDR      |  out|   64|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARID        |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARLEN       |  out|   32|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARSIZE      |  out|    3|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARBURST     |  out|    2|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARLOCK      |  out|    2|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARCACHE     |  out|    4|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARPROT      |  out|    3|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARQOS       |  out|    4|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARREGION    |  out|    4|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARUSER      |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_RVALID      |   in|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_RREADY      |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_RDATA       |   in|   32|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_RLAST       |   in|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_RID         |   in|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_RFIFONUM    |   in|    9|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_RUSER       |   in|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_RRESP       |   in|    2|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_BVALID      |   in|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_BREADY      |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_BRESP       |   in|    2|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_BID         |   in|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_BUSER       |   in|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem1_AWVALID     |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWREADY     |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWADDR      |  out|   64|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWID        |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWLEN       |  out|   32|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWSIZE      |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWBURST     |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWLOCK      |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWCACHE     |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWPROT      |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWQOS       |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWREGION    |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWUSER      |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WVALID      |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WREADY      |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WDATA       |  out|   32|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WSTRB       |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WLAST       |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WID         |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WUSER       |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARVALID     |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARREADY     |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARADDR      |  out|   64|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARID        |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARLEN       |  out|   32|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARSIZE      |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARBURST     |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARLOCK      |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARCACHE     |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARPROT      |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARQOS       |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARREGION    |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARUSER      |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RVALID      |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RREADY      |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RDATA       |   in|   32|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RLAST       |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RID         |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RFIFONUM    |   in|    9|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RUSER       |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RRESP       |   in|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BVALID      |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BREADY      |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BRESP       |   in|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BID         |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BUSER       |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem0_AWVALID     |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWREADY     |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWADDR      |  out|   64|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWID        |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWLEN       |  out|   32|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWSIZE      |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWBURST     |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWLOCK      |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWCACHE     |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWPROT      |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWQOS       |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWREGION    |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWUSER      |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WVALID      |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WREADY      |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WDATA       |  out|   32|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WSTRB       |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WLAST       |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WID         |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WUSER       |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARVALID     |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARREADY     |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARADDR      |  out|   64|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARID        |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARLEN       |  out|   32|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARSIZE      |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARBURST     |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARLOCK      |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARCACHE     |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARPROT      |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARQOS       |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARREGION    |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARUSER      |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RVALID      |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RREADY      |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RDATA       |   in|   32|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RLAST       |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RID         |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RFIFONUM    |   in|    9|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RUSER       |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RRESP       |   in|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BVALID      |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BREADY      |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BRESP       |   in|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BID         |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BUSER       |   in|    1|       m_axi|                              gmem0|       pointer|
|group_assign            |   in|   32|     ap_none|                       group_assign|       pointer|
|a                       |   in|   64|     ap_none|                                  a|        scalar|
|data_a_address0         |  out|    6|   ap_memory|                             data_a|         array|
|data_a_ce0              |  out|    1|   ap_memory|                             data_a|         array|
|data_a_we0              |  out|    1|   ap_memory|                             data_a|         array|
|data_a_d0               |  out|   32|   ap_memory|                             data_a|         array|
|b                       |   in|   64|     ap_none|                                  b|        scalar|
|data_b_address0         |  out|    6|   ap_memory|                             data_b|         array|
|data_b_ce0              |  out|    1|   ap_memory|                             data_b|         array|
|data_b_we0              |  out|    1|   ap_memory|                             data_b|         array|
|data_b_d0               |  out|   32|   ap_memory|                             data_b|         array|
|op                      |   in|   64|     ap_none|                                 op|        scalar|
|ALU_operation_address0  |  out|    4|   ap_memory|                      ALU_operation|         array|
|ALU_operation_ce0       |  out|    1|   ap_memory|                      ALU_operation|         array|
|ALU_operation_we0       |  out|    1|   ap_memory|                      ALU_operation|         array|
|ALU_operation_d0        |  out|   32|   ap_memory|                      ALU_operation|         array|
+------------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 2, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.78>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [dec_MIMD/core.c:35]   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 50, void @empty_5, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 50, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 50, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%op_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %op"   --->   Operation 20 'read' 'op_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%b_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %b"   --->   Operation 21 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a"   --->   Operation 22 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln35 = store i6 0, i6 %i" [dec_MIMD/core.c:35]   --->   Operation 23 'store' 'store_ln35' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_3 = load i6 %i" [dec_MIMD/core.c:41]   --->   Operation 25 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.82ns)   --->   "%icmp_ln35 = icmp_eq  i6 %i_3, i6 50" [dec_MIMD/core.c:35]   --->   Operation 26 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %for.body.split, void %for.body20.preheader.exitStub" [dec_MIMD/core.c:35]   --->   Operation 27 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%group_assign_read = read i32 @_ssdm_op_Read.ap_auto.volatile.i32P0A, i32 %group_assign" [dec_MIMD/core.c:37]   --->   Operation 28 'read' 'group_assign_read' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln37 = shl i32 %group_assign_read, i32 3" [dec_MIMD/core.c:37]   --->   Operation 29 'shl' 'shl_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln37_1 = shl i32 %group_assign_read, i32 1" [dec_MIMD/core.c:37]   --->   Operation 30 'shl' 'shl_ln37_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i6 %i_3" [dec_MIMD/core.c:37]   --->   Operation 31 'zext' 'zext_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_2 = add i32 %shl_ln37_1, i32 %zext_ln37" [dec_MIMD/core.c:37]   --->   Operation 32 'add' 'add_ln37_2' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln37 = add i32 %add_ln37_2, i32 %shl_ln37" [dec_MIMD/core.c:37]   --->   Operation 33 'add' 'add_ln37' <Predicate = (!icmp_ln35)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [1/1] (1.82ns)   --->   "%icmp_ln40 = icmp_ult  i6 %i_3, i6 10" [dec_MIMD/core.c:40]   --->   Operation 34 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln35)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc, void %if.then11" [dec_MIMD/core.c:40]   --->   Operation 35 'br' 'br_ln40' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln41)   --->   "%shl_ln41 = shl i6 %i_3, i6 2" [dec_MIMD/core.c:41]   --->   Operation 36 'shl' 'shl_ln41' <Predicate = (!icmp_ln35 & icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln41)   --->   "%zext_ln41 = zext i6 %shl_ln41" [dec_MIMD/core.c:41]   --->   Operation 37 'zext' 'zext_ln41' <Predicate = (!icmp_ln35 & icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln41 = add i64 %zext_ln41, i64 %op_read" [dec_MIMD/core.c:41]   --->   Operation 38 'add' 'add_ln41' <Predicate = (!icmp_ln35 & icmp_ln40)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln41, i32 2, i32 63" [dec_MIMD/core.c:41]   --->   Operation 39 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln35 & icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i62 %trunc_ln2" [dec_MIMD/core.c:41]   --->   Operation 40 'sext' 'sext_ln41' <Predicate = (!icmp_ln35 & icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%gmem3_addr = getelementptr i32 %gmem3, i64 %sext_ln41" [dec_MIMD/core.c:41]   --->   Operation 41 'getelementptr' 'gmem3_addr' <Predicate = (!icmp_ln35 & icmp_ln40)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem3"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.82ns)   --->   "%add_ln35 = add i6 %i_3, i6 1" [dec_MIMD/core.c:35]   --->   Operation 45 'add' 'add_ln35' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln37_2 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %add_ln37, i2 0" [dec_MIMD/core.c:37]   --->   Operation 46 'bitconcatenate' 'shl_ln37_2' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i34 %shl_ln37_2" [dec_MIMD/core.c:37]   --->   Operation 47 'sext' 'sext_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (3.52ns)   --->   "%add_ln37_1 = add i64 %sext_ln37, i64 %a_read" [dec_MIMD/core.c:37]   --->   Operation 48 'add' 'add_ln37_1' <Predicate = (!icmp_ln35)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln37_1, i32 2, i32 63" [dec_MIMD/core.c:37]   --->   Operation 49 'partselect' 'trunc_ln' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln37_1 = sext i62 %trunc_ln" [dec_MIMD/core.c:37]   --->   Operation 50 'sext' 'sext_ln37_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln37_1" [dec_MIMD/core.c:37]   --->   Operation 51 'getelementptr' 'gmem0_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%group_assign_read_1 = read i32 @_ssdm_op_Read.ap_auto.volatile.i32P0A, i32 %group_assign" [dec_MIMD/core.c:38]   --->   Operation 52 'read' 'group_assign_read_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln38 = shl i32 %group_assign_read_1, i32 3" [dec_MIMD/core.c:38]   --->   Operation 53 'shl' 'shl_ln38' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln38_1 = shl i32 %group_assign_read_1, i32 1" [dec_MIMD/core.c:38]   --->   Operation 54 'shl' 'shl_ln38_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln38_2 = add i32 %shl_ln38_1, i32 %zext_ln37" [dec_MIMD/core.c:38]   --->   Operation 55 'add' 'add_ln38_2' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln38 = add i32 %add_ln38_2, i32 %shl_ln38" [dec_MIMD/core.c:38]   --->   Operation 56 'add' 'add_ln38' <Predicate = (!icmp_ln35)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [8/8] (7.30ns)   --->   "%gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1" [dec_MIMD/core.c:41]   --->   Operation 57 'readreq' 'gmem3_load_req' <Predicate = (!icmp_ln35 & icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln35 = store i6 %add_ln35, i6 %i" [dec_MIMD/core.c:35]   --->   Operation 58 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 1.58>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.body" [dec_MIMD/core.c:35]   --->   Operation 59 'br' 'br_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 60 [8/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i32 1" [dec_MIMD/core.c:37]   --->   Operation 60 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln38_2 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %add_ln38, i2 0" [dec_MIMD/core.c:38]   --->   Operation 61 'bitconcatenate' 'shl_ln38_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i34 %shl_ln38_2" [dec_MIMD/core.c:38]   --->   Operation 62 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (3.52ns)   --->   "%add_ln38_1 = add i64 %sext_ln38, i64 %b_read" [dec_MIMD/core.c:38]   --->   Operation 63 'add' 'add_ln38_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln38_1, i32 2, i32 63" [dec_MIMD/core.c:38]   --->   Operation 64 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln38_1 = sext i62 %trunc_ln1" [dec_MIMD/core.c:38]   --->   Operation 65 'sext' 'sext_ln38_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln38_1" [dec_MIMD/core.c:38]   --->   Operation 66 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [7/8] (7.30ns)   --->   "%gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1" [dec_MIMD/core.c:41]   --->   Operation 67 'readreq' 'gmem3_load_req' <Predicate = (icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 68 [7/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i32 1" [dec_MIMD/core.c:37]   --->   Operation 68 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 69 [8/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 1" [dec_MIMD/core.c:38]   --->   Operation 69 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 70 [6/8] (7.30ns)   --->   "%gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1" [dec_MIMD/core.c:41]   --->   Operation 70 'readreq' 'gmem3_load_req' <Predicate = (icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 71 [6/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i32 1" [dec_MIMD/core.c:37]   --->   Operation 71 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 72 [7/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 1" [dec_MIMD/core.c:38]   --->   Operation 72 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 73 [5/8] (7.30ns)   --->   "%gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1" [dec_MIMD/core.c:41]   --->   Operation 73 'readreq' 'gmem3_load_req' <Predicate = (icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 74 [5/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i32 1" [dec_MIMD/core.c:37]   --->   Operation 74 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 75 [6/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 1" [dec_MIMD/core.c:38]   --->   Operation 75 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 76 [4/8] (7.30ns)   --->   "%gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1" [dec_MIMD/core.c:41]   --->   Operation 76 'readreq' 'gmem3_load_req' <Predicate = (icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 77 [4/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i32 1" [dec_MIMD/core.c:37]   --->   Operation 77 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 78 [5/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 1" [dec_MIMD/core.c:38]   --->   Operation 78 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 79 [3/8] (7.30ns)   --->   "%gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1" [dec_MIMD/core.c:41]   --->   Operation 79 'readreq' 'gmem3_load_req' <Predicate = (icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 80 [3/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i32 1" [dec_MIMD/core.c:37]   --->   Operation 80 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 81 [4/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 1" [dec_MIMD/core.c:38]   --->   Operation 81 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 82 [2/8] (7.30ns)   --->   "%gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1" [dec_MIMD/core.c:41]   --->   Operation 82 'readreq' 'gmem3_load_req' <Predicate = (icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 83 [2/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i32 1" [dec_MIMD/core.c:37]   --->   Operation 83 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 84 [3/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 1" [dec_MIMD/core.c:38]   --->   Operation 84 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 85 [1/8] (7.30ns)   --->   "%gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1" [dec_MIMD/core.c:41]   --->   Operation 85 'readreq' 'gmem3_load_req' <Predicate = (icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 86 [1/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i32 1" [dec_MIMD/core.c:37]   --->   Operation 86 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 87 [2/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 1" [dec_MIMD/core.c:38]   --->   Operation 87 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 88 [1/1] (7.30ns)   --->   "%gmem3_addr_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %gmem3_addr" [dec_MIMD/core.c:41]   --->   Operation 88 'read' 'gmem3_addr_read' <Predicate = (icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i6 %i_3" [dec_MIMD/core.c:35]   --->   Operation 89 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %gmem0_addr" [dec_MIMD/core.c:37]   --->   Operation 90 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 91 [1/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 1" [dec_MIMD/core.c:38]   --->   Operation 91 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%ALU_operation_addr = getelementptr i32 %ALU_operation, i64 0, i64 %zext_ln35" [dec_MIMD/core.c:41]   --->   Operation 92 'getelementptr' 'ALU_operation_addr' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (2.32ns)   --->   "%store_ln41 = store i32 %gmem3_addr_read, i4 %ALU_operation_addr" [dec_MIMD/core.c:41]   --->   Operation 93 'store' 'store_ln41' <Predicate = (icmp_ln40)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.inc" [dec_MIMD/core.c:41]   --->   Operation 94 'br' 'br_ln41' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 103 'ret' 'ret_ln0' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%data_a_addr = getelementptr i32 %data_a, i64 0, i64 %zext_ln35" [dec_MIMD/core.c:37]   --->   Operation 95 'getelementptr' 'data_a_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (3.25ns)   --->   "%store_ln37 = store i32 %gmem0_addr_read, i6 %data_a_addr" [dec_MIMD/core.c:37]   --->   Operation 96 'store' 'store_ln37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_12 : Operation 97 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %gmem1_addr" [dec_MIMD/core.c:38]   --->   Operation 97 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%specpipeline_ln35 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [dec_MIMD/core.c:35]   --->   Operation 98 'specpipeline' 'specpipeline_ln35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%speclooptripcount_ln35 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50" [dec_MIMD/core.c:35]   --->   Operation 99 'speclooptripcount' 'speclooptripcount_ln35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [dec_MIMD/core.c:35]   --->   Operation 100 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%data_b_addr = getelementptr i32 %data_b, i64 0, i64 %zext_ln35" [dec_MIMD/core.c:38]   --->   Operation 101 'getelementptr' 'data_b_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (3.25ns)   --->   "%store_ln38 = store i32 %gmem1_addr_read, i6 %data_b_addr" [dec_MIMD/core.c:38]   --->   Operation 102 'store' 'store_ln38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ group_assign]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ op]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ALU_operation]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 01100000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000]
op_read                (read             ) [ 00000000000000]
b_read                 (read             ) [ 01110000000000]
a_read                 (read             ) [ 00100000000000]
store_ln35             (store            ) [ 00000000000000]
br_ln0                 (br               ) [ 00000000000000]
i_3                    (load             ) [ 01111111111100]
icmp_ln35              (icmp             ) [ 01111111111100]
br_ln35                (br               ) [ 00000000000000]
group_assign_read      (read             ) [ 00000000000000]
shl_ln37               (shl              ) [ 00000000000000]
shl_ln37_1             (shl              ) [ 00000000000000]
zext_ln37              (zext             ) [ 00100000000000]
add_ln37_2             (add              ) [ 00000000000000]
add_ln37               (add              ) [ 00100000000000]
icmp_ln40              (icmp             ) [ 01111111111100]
br_ln40                (br               ) [ 00000000000000]
shl_ln41               (shl              ) [ 00000000000000]
zext_ln41              (zext             ) [ 00000000000000]
add_ln41               (add              ) [ 00000000000000]
trunc_ln2              (partselect       ) [ 00000000000000]
sext_ln41              (sext             ) [ 00000000000000]
gmem3_addr             (getelementptr    ) [ 01111111111000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000]
add_ln35               (add              ) [ 00000000000000]
shl_ln37_2             (bitconcatenate   ) [ 00000000000000]
sext_ln37              (sext             ) [ 00000000000000]
add_ln37_1             (add              ) [ 00000000000000]
trunc_ln               (partselect       ) [ 00000000000000]
sext_ln37_1            (sext             ) [ 00000000000000]
gmem0_addr             (getelementptr    ) [ 01111111111100]
group_assign_read_1    (read             ) [ 00000000000000]
shl_ln38               (shl              ) [ 00000000000000]
shl_ln38_1             (shl              ) [ 00000000000000]
add_ln38_2             (add              ) [ 00000000000000]
add_ln38               (add              ) [ 01010000000000]
store_ln35             (store            ) [ 00000000000000]
br_ln35                (br               ) [ 00000000000000]
shl_ln38_2             (bitconcatenate   ) [ 00000000000000]
sext_ln38              (sext             ) [ 00000000000000]
add_ln38_1             (add              ) [ 00000000000000]
trunc_ln1              (partselect       ) [ 00000000000000]
sext_ln38_1            (sext             ) [ 00000000000000]
gmem1_addr             (getelementptr    ) [ 01101111111110]
gmem3_load_req         (readreq          ) [ 00000000000000]
gmem0_load_req         (readreq          ) [ 00000000000000]
gmem3_addr_read        (read             ) [ 01000000000100]
zext_ln35              (zext             ) [ 01100000000011]
gmem0_addr_read        (read             ) [ 00100000000010]
gmem1_load_req         (readreq          ) [ 00000000000000]
ALU_operation_addr     (getelementptr    ) [ 00000000000000]
store_ln41             (store            ) [ 00000000000000]
br_ln41                (br               ) [ 00000000000000]
data_a_addr            (getelementptr    ) [ 00000000000000]
store_ln37             (store            ) [ 00000000000000]
gmem1_addr_read        (read             ) [ 01000000000001]
specpipeline_ln35      (specpipeline     ) [ 00000000000000]
speclooptripcount_ln35 (speclooptripcount) [ 00000000000000]
specloopname_ln35      (specloopname     ) [ 00000000000000]
data_b_addr            (getelementptr    ) [ 00000000000000]
store_ln38             (store            ) [ 00000000000000]
ret_ln0                (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="group_assign">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="group_assign"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="a">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_a">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_a"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="b">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_b">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_b"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="op">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ALU_operation">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ALU_operation"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="i_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="op_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="b_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="a_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="group_assign_read/1 group_assign_read_1/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_readreq_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="1"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem3_load_req/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_readreq_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="1"/>
<pin id="126" dir="0" index="2" bw="1" slack="0"/>
<pin id="127" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem0_load_req/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_readreq_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="1"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem1_load_req/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="gmem3_addr_read_read_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="9"/>
<pin id="140" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem3_addr_read/10 "/>
</bind>
</comp>

<comp id="142" class="1004" name="gmem0_addr_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="9"/>
<pin id="145" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/11 "/>
</bind>
</comp>

<comp id="147" class="1004" name="gmem1_addr_read_read_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="9"/>
<pin id="150" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/12 "/>
</bind>
</comp>

<comp id="152" class="1004" name="ALU_operation_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="6" slack="0"/>
<pin id="156" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ALU_operation_addr/11 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln41_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="1"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/11 "/>
</bind>
</comp>

<comp id="165" class="1004" name="data_a_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="6" slack="1"/>
<pin id="169" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_a_addr/12 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln37_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="1"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/12 "/>
</bind>
</comp>

<comp id="178" class="1004" name="data_b_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="6" slack="2"/>
<pin id="182" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_b_addr/13 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln38_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="6" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="1"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/13 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln35_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="6" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="i_3_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="0"/>
<pin id="198" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln35_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="0"/>
<pin id="201" dir="0" index="1" bw="6" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="shl_ln37_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="3" slack="0"/>
<pin id="208" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln37/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="shl_ln37_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln37_1/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln37_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="0"/>
<pin id="219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln37_2_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="6" slack="0"/>
<pin id="224" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_2/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="add_ln37_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="icmp_ln40_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="6" slack="0"/>
<pin id="235" dir="0" index="1" bw="6" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="shl_ln41_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="6" slack="0"/>
<pin id="241" dir="0" index="1" bw="3" slack="0"/>
<pin id="242" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln41/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln41_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="0"/>
<pin id="247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="add_ln41_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="6" slack="0"/>
<pin id="251" dir="0" index="1" bw="64" slack="0"/>
<pin id="252" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="trunc_ln2_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="62" slack="0"/>
<pin id="257" dir="0" index="1" bw="64" slack="0"/>
<pin id="258" dir="0" index="2" bw="3" slack="0"/>
<pin id="259" dir="0" index="3" bw="7" slack="0"/>
<pin id="260" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="sext_ln41_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="62" slack="0"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="gmem3_addr_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="0"/>
<pin id="271" dir="0" index="1" bw="64" slack="0"/>
<pin id="272" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem3_addr/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln35_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="6" slack="1"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="shl_ln37_2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="34" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="1"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln37_2/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sext_ln37_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="34" slack="0"/>
<pin id="289" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln37_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="34" slack="0"/>
<pin id="293" dir="0" index="1" bw="64" slack="1"/>
<pin id="294" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_1/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="trunc_ln_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="62" slack="0"/>
<pin id="298" dir="0" index="1" bw="64" slack="0"/>
<pin id="299" dir="0" index="2" bw="3" slack="0"/>
<pin id="300" dir="0" index="3" bw="7" slack="0"/>
<pin id="301" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="sext_ln37_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="62" slack="0"/>
<pin id="308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_1/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="gmem0_addr_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="0"/>
<pin id="312" dir="0" index="1" bw="64" slack="0"/>
<pin id="313" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="shl_ln38_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="3" slack="0"/>
<pin id="319" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln38/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="shl_ln38_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln38_1/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="add_ln38_2_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="6" slack="1"/>
<pin id="331" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_2/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln38_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln35_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="6" slack="0"/>
<pin id="341" dir="0" index="1" bw="6" slack="1"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="shl_ln38_2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="34" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="1"/>
<pin id="347" dir="0" index="2" bw="1" slack="0"/>
<pin id="348" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln38_2/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="sext_ln38_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="34" slack="0"/>
<pin id="353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="add_ln38_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="34" slack="0"/>
<pin id="357" dir="0" index="1" bw="64" slack="2"/>
<pin id="358" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_1/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="trunc_ln1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="62" slack="0"/>
<pin id="362" dir="0" index="1" bw="64" slack="0"/>
<pin id="363" dir="0" index="2" bw="3" slack="0"/>
<pin id="364" dir="0" index="3" bw="7" slack="0"/>
<pin id="365" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="sext_ln38_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="62" slack="0"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38_1/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="gmem1_addr_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="64" slack="0"/>
<pin id="376" dir="0" index="1" bw="64" slack="0"/>
<pin id="377" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln35_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="6" slack="10"/>
<pin id="382" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/11 "/>
</bind>
</comp>

<comp id="384" class="1005" name="i_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="6" slack="0"/>
<pin id="386" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="391" class="1005" name="b_read_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="64" slack="2"/>
<pin id="393" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="396" class="1005" name="a_read_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="1"/>
<pin id="398" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="401" class="1005" name="i_3_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="6" slack="1"/>
<pin id="403" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="407" class="1005" name="icmp_ln35_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="1"/>
<pin id="409" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="411" class="1005" name="zext_ln37_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="1"/>
<pin id="413" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln37 "/>
</bind>
</comp>

<comp id="416" class="1005" name="add_ln37_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="1"/>
<pin id="418" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln37 "/>
</bind>
</comp>

<comp id="421" class="1005" name="icmp_ln40_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="1"/>
<pin id="423" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="425" class="1005" name="gmem3_addr_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem3_addr "/>
</bind>
</comp>

<comp id="431" class="1005" name="gmem0_addr_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="1"/>
<pin id="433" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="437" class="1005" name="add_ln38_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln38 "/>
</bind>
</comp>

<comp id="442" class="1005" name="gmem1_addr_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="448" class="1005" name="gmem3_addr_read_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="1"/>
<pin id="450" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem3_addr_read "/>
</bind>
</comp>

<comp id="453" class="1005" name="zext_ln35_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="64" slack="1"/>
<pin id="455" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35 "/>
</bind>
</comp>

<comp id="459" class="1005" name="gmem0_addr_read_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="1"/>
<pin id="461" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read "/>
</bind>
</comp>

<comp id="464" class="1005" name="gmem1_addr_read_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="1"/>
<pin id="466" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="44" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="44" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="44" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="50" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="72" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="128"><net_src comp="72" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="135"><net_src comp="72" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="141"><net_src comp="74" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="74" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="74" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="76" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="152" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="76" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="165" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="76" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="178" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="46" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="203"><net_src comp="196" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="48" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="110" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="52" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="110" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="20" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="196" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="211" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="217" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="221" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="205" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="196" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="54" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="196" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="56" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="239" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="92" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="58" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="249" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="60" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="264"><net_src comp="62" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="268"><net_src comp="255" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="0" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="265" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="66" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="68" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="70" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="290"><net_src comp="280" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="302"><net_src comp="58" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="291" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="60" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="305"><net_src comp="62" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="309"><net_src comp="296" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="4" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="306" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="110" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="52" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="110" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="20" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="328" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="316" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="275" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="68" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="70" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="354"><net_src comp="344" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="351" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="366"><net_src comp="58" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="355" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="60" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="369"><net_src comp="62" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="373"><net_src comp="360" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="2" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="370" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="380" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="387"><net_src comp="88" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="390"><net_src comp="384" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="394"><net_src comp="98" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="399"><net_src comp="104" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="404"><net_src comp="196" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="410"><net_src comp="199" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="217" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="419"><net_src comp="227" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="424"><net_src comp="233" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="269" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="434"><net_src comp="310" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="440"><net_src comp="333" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="445"><net_src comp="374" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="451"><net_src comp="137" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="456"><net_src comp="380" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="462"><net_src comp="142" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="467"><net_src comp="147" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="185" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem3 | {}
	Port: gmem1 | {}
	Port: gmem0 | {}
	Port: data_a | {12 }
	Port: data_b | {13 }
	Port: ALU_operation | {11 }
 - Input state : 
	Port: dec_MIMD_Pipeline_VITIS_LOOP_35_1 : gmem3 | {2 3 4 5 6 7 8 9 10 }
	Port: dec_MIMD_Pipeline_VITIS_LOOP_35_1 : gmem1 | {4 5 6 7 8 9 10 11 12 }
	Port: dec_MIMD_Pipeline_VITIS_LOOP_35_1 : gmem0 | {3 4 5 6 7 8 9 10 11 }
	Port: dec_MIMD_Pipeline_VITIS_LOOP_35_1 : group_assign | {1 2 }
	Port: dec_MIMD_Pipeline_VITIS_LOOP_35_1 : a | {1 }
	Port: dec_MIMD_Pipeline_VITIS_LOOP_35_1 : b | {1 }
	Port: dec_MIMD_Pipeline_VITIS_LOOP_35_1 : op | {1 }
  - Chain level:
	State 1
		store_ln35 : 1
		i_3 : 1
		icmp_ln35 : 2
		br_ln35 : 3
		zext_ln37 : 2
		add_ln37_2 : 3
		add_ln37 : 4
		icmp_ln40 : 2
		br_ln40 : 3
		shl_ln41 : 2
		zext_ln41 : 2
		add_ln41 : 3
		trunc_ln2 : 4
		sext_ln41 : 5
		gmem3_addr : 6
	State 2
		sext_ln37 : 1
		add_ln37_1 : 2
		trunc_ln : 3
		sext_ln37_1 : 4
		gmem0_addr : 5
		add_ln38 : 1
		store_ln35 : 1
	State 3
		sext_ln38 : 1
		add_ln38_1 : 2
		trunc_ln1 : 3
		sext_ln38_1 : 4
		gmem1_addr : 5
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		ALU_operation_addr : 1
		store_ln41 : 2
	State 12
		store_ln37 : 1
	State 13
		store_ln38 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      add_ln37_2_fu_221      |    0    |    32   |
|          |       add_ln37_fu_227       |    0    |    32   |
|          |       add_ln41_fu_249       |    0    |    71   |
|    add   |       add_ln35_fu_275       |    0    |    14   |
|          |      add_ln37_1_fu_291      |    0    |    71   |
|          |      add_ln38_2_fu_328      |    0    |    32   |
|          |       add_ln38_fu_333       |    0    |    32   |
|          |      add_ln38_1_fu_355      |    0    |    71   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln35_fu_199      |    0    |    14   |
|          |       icmp_ln40_fu_233      |    0    |    14   |
|----------|-----------------------------|---------|---------|
|          |      op_read_read_fu_92     |    0    |    0    |
|          |      b_read_read_fu_98      |    0    |    0    |
|          |      a_read_read_fu_104     |    0    |    0    |
|   read   |       grp_read_fu_110       |    0    |    0    |
|          | gmem3_addr_read_read_fu_137 |    0    |    0    |
|          | gmem0_addr_read_read_fu_142 |    0    |    0    |
|          | gmem1_addr_read_read_fu_147 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      grp_readreq_fu_116     |    0    |    0    |
|  readreq |      grp_readreq_fu_123     |    0    |    0    |
|          |      grp_readreq_fu_130     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       shl_ln37_fu_205       |    0    |    0    |
|          |      shl_ln37_1_fu_211      |    0    |    0    |
|    shl   |       shl_ln41_fu_239       |    0    |    0    |
|          |       shl_ln38_fu_316       |    0    |    0    |
|          |      shl_ln38_1_fu_322      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       zext_ln37_fu_217      |    0    |    0    |
|   zext   |       zext_ln41_fu_245      |    0    |    0    |
|          |       zext_ln35_fu_380      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       trunc_ln2_fu_255      |    0    |    0    |
|partselect|       trunc_ln_fu_296       |    0    |    0    |
|          |       trunc_ln1_fu_360      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       sext_ln41_fu_265      |    0    |    0    |
|          |       sext_ln37_fu_287      |    0    |    0    |
|   sext   |      sext_ln37_1_fu_306     |    0    |    0    |
|          |       sext_ln38_fu_351      |    0    |    0    |
|          |      sext_ln38_1_fu_370     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|      shl_ln37_2_fu_280      |    0    |    0    |
|          |      shl_ln38_2_fu_344      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   383   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     a_read_reg_396    |   64   |
|    add_ln37_reg_416   |   32   |
|    add_ln38_reg_437   |   32   |
|     b_read_reg_391    |   64   |
|gmem0_addr_read_reg_459|   32   |
|   gmem0_addr_reg_431  |   32   |
|gmem1_addr_read_reg_464|   32   |
|   gmem1_addr_reg_442  |   32   |
|gmem3_addr_read_reg_448|   32   |
|   gmem3_addr_reg_425  |   32   |
|      i_3_reg_401      |    6   |
|       i_reg_384       |    6   |
|   icmp_ln35_reg_407   |    1   |
|   icmp_ln40_reg_421   |    1   |
|   zext_ln35_reg_453   |   64   |
|   zext_ln37_reg_411   |   32   |
+-----------------------+--------+
|         Total         |   494  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   383  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   494  |    -   |
+-----------+--------+--------+
|   Total   |   494  |   383  |
+-----------+--------+--------+
