
water_level_rx.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000013a4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000a8  00800060  000013a4  00001438  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000eb  00800108  00800108  000014e0  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000014e0  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001510  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000003e8  00000000  00000000  0000154c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000082ff  00000000  00000000  00001934  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001a07  00000000  00000000  00009c33  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001682  00000000  00000000  0000b63a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000c48  00000000  00000000  0000ccbc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00001e69  00000000  00000000  0000d904  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00004431  00000000  00000000  0000f76d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000398  00000000  00000000  00013b9e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	42 c0       	rjmp	.+132    	; 0x86 <__ctors_end>
       2:	64 c4       	rjmp	.+2248   	; 0x8cc <__vector_1>
       4:	90 c4       	rjmp	.+2336   	; 0x926 <__vector_2>
       6:	07 c4       	rjmp	.+2062   	; 0x816 <__vector_3>
       8:	63 c0       	rjmp	.+198    	; 0xd0 <__bad_interrupt>
       a:	62 c0       	rjmp	.+196    	; 0xd0 <__bad_interrupt>
       c:	87 c7       	rjmp	.+3854   	; 0xf1c <__vector_6>
       e:	60 c0       	rjmp	.+192    	; 0xd0 <__bad_interrupt>
      10:	5f c0       	rjmp	.+190    	; 0xd0 <__bad_interrupt>
      12:	b6 c4       	rjmp	.+2412   	; 0x980 <__vector_9>
      14:	5d c0       	rjmp	.+186    	; 0xd0 <__bad_interrupt>
      16:	ff c1       	rjmp	.+1022   	; 0x416 <__vector_11>
      18:	36 c2       	rjmp	.+1132   	; 0x486 <__vector_12>
      1a:	5a c0       	rjmp	.+180    	; 0xd0 <__bad_interrupt>
      1c:	59 c0       	rjmp	.+178    	; 0xd0 <__bad_interrupt>
      1e:	58 c0       	rjmp	.+176    	; 0xd0 <__bad_interrupt>
      20:	57 c0       	rjmp	.+174    	; 0xd0 <__bad_interrupt>
      22:	56 c0       	rjmp	.+172    	; 0xd0 <__bad_interrupt>
      24:	55 c0       	rjmp	.+170    	; 0xd0 <__bad_interrupt>

00000026 <__trampolines_end>:
      26:	02 00       	.word	0x0002	; ????

00000027 <digital_pin_to_timer_PGM>:
	...
      2f:	00 03 04 06 00 00 00 00 00 00 00 00                 ............

0000003b <digital_pin_to_bit_mask_PGM>:
      3b:	01 02 04 08 10 20 40 80 01 02 04 08 10 20 01 02     ..... @...... ..
      4b:	04 08 10 20                                         ... 

0000004f <digital_pin_to_port_PGM>:
      4f:	04 04 04 04 04 04 04 04 02 02 02 02 02 02 03 03     ................
      5f:	03 03 03 03                                         ....

00000063 <port_to_input_PGM>:
      63:	00 00 00 00 36 00 33 00 30 00                       ....6.3.0.

0000006d <port_to_output_PGM>:
      6d:	00 00 00 00 38 00 35 00 32 00                       ....8.5.2.

00000077 <port_to_mode_PGM>:
      77:	00 00 00 00 37 00 34 00 31 00 00                    ....7.4.1..

00000082 <__ctors_start>:
      82:	71 02       	muls	r23, r17
      84:	db 02       	muls	r29, r27

00000086 <__ctors_end>:
      86:	11 24       	eor	r1, r1
      88:	1f be       	out	0x3f, r1	; 63
      8a:	cf e5       	ldi	r28, 0x5F	; 95
      8c:	d4 e0       	ldi	r29, 0x04	; 4
      8e:	de bf       	out	0x3e, r29	; 62
      90:	cd bf       	out	0x3d, r28	; 61

00000092 <__do_copy_data>:
      92:	11 e0       	ldi	r17, 0x01	; 1
      94:	a0 e6       	ldi	r26, 0x60	; 96
      96:	b0 e0       	ldi	r27, 0x00	; 0
      98:	e4 ea       	ldi	r30, 0xA4	; 164
      9a:	f3 e1       	ldi	r31, 0x13	; 19
      9c:	02 c0       	rjmp	.+4      	; 0xa2 <__do_copy_data+0x10>
      9e:	05 90       	lpm	r0, Z+
      a0:	0d 92       	st	X+, r0
      a2:	a8 30       	cpi	r26, 0x08	; 8
      a4:	b1 07       	cpc	r27, r17
      a6:	d9 f7       	brne	.-10     	; 0x9e <__do_copy_data+0xc>

000000a8 <__do_clear_bss>:
      a8:	21 e0       	ldi	r18, 0x01	; 1
      aa:	a8 e0       	ldi	r26, 0x08	; 8
      ac:	b1 e0       	ldi	r27, 0x01	; 1
      ae:	01 c0       	rjmp	.+2      	; 0xb2 <.do_clear_bss_start>

000000b0 <.do_clear_bss_loop>:
      b0:	1d 92       	st	X+, r1

000000b2 <.do_clear_bss_start>:
      b2:	a3 3f       	cpi	r26, 0xF3	; 243
      b4:	b2 07       	cpc	r27, r18
      b6:	e1 f7       	brne	.-8      	; 0xb0 <.do_clear_bss_loop>

000000b8 <__do_global_ctors>:
      b8:	10 e0       	ldi	r17, 0x00	; 0
      ba:	c3 e4       	ldi	r28, 0x43	; 67
      bc:	d0 e0       	ldi	r29, 0x00	; 0
      be:	03 c0       	rjmp	.+6      	; 0xc6 <__do_global_ctors+0xe>
      c0:	21 97       	sbiw	r28, 0x01	; 1
      c2:	fe 01       	movw	r30, r28
      c4:	55 d9       	rcall	.-3414   	; 0xfffff370 <__eeprom_end+0xff7ef370>
      c6:	c1 34       	cpi	r28, 0x41	; 65
      c8:	d1 07       	cpc	r29, r17
      ca:	d1 f7       	brne	.-12     	; 0xc0 <__do_global_ctors+0x8>
      cc:	80 d2       	rcall	.+1280   	; 0x5ce <main>
      ce:	68 c9       	rjmp	.-3376   	; 0xfffff3a0 <__eeprom_end+0xff7ef3a0>

000000d0 <__bad_interrupt>:
      d0:	97 cf       	rjmp	.-210    	; 0x0 <__vectors>

000000d2 <setup>:
void loop();


void setup() 
{
	pinMode(MOTOR,1);
      d2:	61 e0       	ldi	r22, 0x01	; 1
      d4:	8b e0       	ldi	r24, 0x0B	; 11
      d6:	d0 d4       	rcall	.+2464   	; 0xa78 <pinMode>
  public:
    inline HardwareSerial(
      volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
      volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
      volatile uint8_t *ucsrc, volatile uint8_t *udr);
    void begin(unsigned long baud) { begin(baud, SERIAL_8N1); }
      d8:	26 e0       	ldi	r18, 0x06	; 6
      da:	40 ec       	ldi	r20, 0xC0	; 192
      dc:	52 e1       	ldi	r21, 0x12	; 18
      de:	60 e0       	ldi	r22, 0x00	; 0
      e0:	70 e0       	ldi	r23, 0x00	; 0
      e2:	88 e0       	ldi	r24, 0x08	; 8
      e4:	91 e0       	ldi	r25, 0x01	; 1
      e6:	2e d1       	rcall	.+604    	; 0x344 <_ZN14HardwareSerial5beginEmh>
	Serial.begin(4800);
	Serial.println("Hi");
      e8:	66 eb       	ldi	r22, 0xB6	; 182
      ea:	70 e0       	ldi	r23, 0x00	; 0
      ec:	88 e0       	ldi	r24, 0x08	; 8
      ee:	91 e0       	ldi	r25, 0x01	; 1
      f0:	cf d2       	rcall	.+1438   	; 0x690 <_ZN5Print7printlnEPKc>
	vw_set_rx_pin(12);
      f2:	8c e0       	ldi	r24, 0x0C	; 12
      f4:	89 d5       	rcall	.+2834   	; 0xc08 <vw_set_rx_pin>
	vw_setup(RATE);
      f6:	88 e2       	ldi	r24, 0x28	; 40
      f8:	93 e2       	ldi	r25, 0x23	; 35
      fa:	30 d6       	rcall	.+3168   	; 0xd5c <vw_setup>
	vw_rx_start();
      fc:	e0 d6       	rcall	.+3520   	; 0xebe <vw_rx_start>
      fe:	08 95       	ret

00000100 <loop>:
 
}

void loop() {
     100:	cf 93       	push	r28
     102:	df 93       	push	r29
     104:	cd b7       	in	r28, 0x3d	; 61
     106:	de b7       	in	r29, 0x3e	; 62
     108:	6f 97       	sbiw	r28, 0x1f	; 31
     10a:	0f b6       	in	r0, 0x3f	; 63
     10c:	f8 94       	cli
     10e:	de bf       	out	0x3e, r29	; 62
     110:	0f be       	out	0x3f, r0	; 63
     112:	cd bf       	out	0x3d, r28	; 61
    uint8_t rec[VW_MAX_MESSAGE_LEN];
    uint8_t msglen=VW_MAX_MESSAGE_LEN;
     114:	8e e1       	ldi	r24, 0x1E	; 30
     116:	8f 8f       	std	Y+31, r24	; 0x1f
	
	vw_wait_rx();
     118:	dc d6       	rcall	.+3512   	; 0xed2 <vw_wait_rx>
	
	if(vw_get_message(rec,&msglen))
     11a:	be 01       	movw	r22, r28
     11c:	61 5e       	subi	r22, 0xE1	; 225
     11e:	7f 4f       	sbci	r23, 0xFF	; 255
     120:	ce 01       	movw	r24, r28
     122:	01 96       	adiw	r24, 0x01	; 1
     124:	db d6       	rcall	.+3510   	; 0xedc <vw_get_message>
     126:	88 23       	and	r24, r24
     128:	89 f1       	breq	.+98     	; 0x18c <loop+0x8c>
	{
	   
	   if(strcmp((char*)rec,ADDRESS)==0)
     12a:	69 eb       	ldi	r22, 0xB9	; 185
     12c:	70 e0       	ldi	r23, 0x00	; 0
     12e:	ce 01       	movw	r24, r28
     130:	01 96       	adiw	r24, 0x01	; 1
     132:	2d d9       	rcall	.-3494   	; 0xfffff38e <__eeprom_end+0xff7ef38e>
     134:	89 2b       	or	r24, r25
     136:	51 f5       	brne	.+84     	; 0x18c <loop+0x8c>
	   {
		   Serial.println((char*)rec);
     138:	be 01       	movw	r22, r28
     13a:	6f 5f       	subi	r22, 0xFF	; 255
     13c:	7f 4f       	sbci	r23, 0xFF	; 255
     13e:	88 e0       	ldi	r24, 0x08	; 8
     140:	91 e0       	ldi	r25, 0x01	; 1
     142:	a6 d2       	rcall	.+1356   	; 0x690 <_ZN5Print7printlnEPKc>
		   //vw_wait_rx_max(5000);
		   vw_wait_rx();
     144:	c6 d6       	rcall	.+3468   	; 0xed2 <vw_wait_rx>
		   if(vw_get_message(rec,&msglen))
     146:	be 01       	movw	r22, r28
     148:	61 5e       	subi	r22, 0xE1	; 225
     14a:	7f 4f       	sbci	r23, 0xFF	; 255
     14c:	ce 01       	movw	r24, r28
     14e:	01 96       	adiw	r24, 0x01	; 1
     150:	c5 d6       	rcall	.+3466   	; 0xedc <vw_get_message>
     152:	88 23       	and	r24, r24
     154:	d9 f0       	breq	.+54     	; 0x18c <loop+0x8c>
		   {
			   Serial.println((char*)rec);
     156:	be 01       	movw	r22, r28
     158:	6f 5f       	subi	r22, 0xFF	; 255
     15a:	7f 4f       	sbci	r23, 0xFF	; 255
     15c:	88 e0       	ldi	r24, 0x08	; 8
     15e:	91 e0       	ldi	r25, 0x01	; 1
     160:	97 d2       	rcall	.+1326   	; 0x690 <_ZN5Print7printlnEPKc>
			   
			   if(strcmp((char*)rec,ON)==0)
     162:	61 ec       	ldi	r22, 0xC1	; 193
     164:	70 e0       	ldi	r23, 0x00	; 0
     166:	ce 01       	movw	r24, r28
     168:	01 96       	adiw	r24, 0x01	; 1
     16a:	11 d9       	rcall	.-3550   	; 0xfffff38e <__eeprom_end+0xff7ef38e>
     16c:	89 2b       	or	r24, r25
     16e:	21 f4       	brne	.+8      	; 0x178 <loop+0x78>
			   digitalWrite(MOTOR,1);
     170:	61 e0       	ldi	r22, 0x01	; 1
     172:	8b e0       	ldi	r24, 0x0B	; 11
     174:	c0 d4       	rcall	.+2432   	; 0xaf6 <digitalWrite>
     176:	0a c0       	rjmp	.+20     	; 0x18c <loop+0x8c>
			   
			   else if(strcmp((char*)rec,OFF)==0)
     178:	69 ec       	ldi	r22, 0xC9	; 201
     17a:	70 e0       	ldi	r23, 0x00	; 0
     17c:	ce 01       	movw	r24, r28
     17e:	01 96       	adiw	r24, 0x01	; 1
     180:	06 d9       	rcall	.-3572   	; 0xfffff38e <__eeprom_end+0xff7ef38e>
     182:	89 2b       	or	r24, r25
     184:	19 f4       	brne	.+6      	; 0x18c <loop+0x8c>
			        digitalWrite(MOTOR,0);
     186:	60 e0       	ldi	r22, 0x00	; 0
     188:	8b e0       	ldi	r24, 0x0B	; 11
     18a:	b5 d4       	rcall	.+2410   	; 0xaf6 <digitalWrite>
	   }
	   
	}
	
	
}
     18c:	6f 96       	adiw	r28, 0x1f	; 31
     18e:	0f b6       	in	r0, 0x3f	; 63
     190:	f8 94       	cli
     192:	de bf       	out	0x3e, r29	; 62
     194:	0f be       	out	0x3f, r0	; 63
     196:	cd bf       	out	0x3d, r28	; 61
     198:	df 91       	pop	r29
     19a:	cf 91       	pop	r28
     19c:	08 95       	ret

0000019e <_ZN14HardwareSerial9availableEv>:
  // clear any received data
  _rx_buffer_head = _rx_buffer_tail;
}

int HardwareSerial::available(void)
{
     19e:	fc 01       	movw	r30, r24
  return ((unsigned int)(SERIAL_RX_BUFFER_SIZE + _rx_buffer_head - _rx_buffer_tail)) % SERIAL_RX_BUFFER_SIZE;
     1a0:	91 8d       	ldd	r25, Z+25	; 0x19
     1a2:	22 8d       	ldd	r18, Z+26	; 0x1a
     1a4:	89 2f       	mov	r24, r25
     1a6:	90 e0       	ldi	r25, 0x00	; 0
     1a8:	80 5c       	subi	r24, 0xC0	; 192
     1aa:	9f 4f       	sbci	r25, 0xFF	; 255
     1ac:	82 1b       	sub	r24, r18
     1ae:	91 09       	sbc	r25, r1
}
     1b0:	8f 73       	andi	r24, 0x3F	; 63
     1b2:	99 27       	eor	r25, r25
     1b4:	08 95       	ret

000001b6 <_ZN14HardwareSerial4peekEv>:

int HardwareSerial::peek(void)
{
     1b6:	fc 01       	movw	r30, r24
  if (_rx_buffer_head == _rx_buffer_tail) {
     1b8:	91 8d       	ldd	r25, Z+25	; 0x19
     1ba:	82 8d       	ldd	r24, Z+26	; 0x1a
     1bc:	98 17       	cp	r25, r24
     1be:	31 f0       	breq	.+12     	; 0x1cc <_ZN14HardwareSerial4peekEv+0x16>
    return -1;
  } else {
    return _rx_buffer[_rx_buffer_tail];
     1c0:	82 8d       	ldd	r24, Z+26	; 0x1a
     1c2:	e8 0f       	add	r30, r24
     1c4:	f1 1d       	adc	r31, r1
     1c6:	85 8d       	ldd	r24, Z+29	; 0x1d
     1c8:	90 e0       	ldi	r25, 0x00	; 0
     1ca:	08 95       	ret
}

int HardwareSerial::peek(void)
{
  if (_rx_buffer_head == _rx_buffer_tail) {
    return -1;
     1cc:	8f ef       	ldi	r24, 0xFF	; 255
     1ce:	9f ef       	ldi	r25, 0xFF	; 255
  } else {
    return _rx_buffer[_rx_buffer_tail];
  }
}
     1d0:	08 95       	ret

000001d2 <_ZN14HardwareSerial4readEv>:

int HardwareSerial::read(void)
{
     1d2:	fc 01       	movw	r30, r24
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer_head == _rx_buffer_tail) {
     1d4:	91 8d       	ldd	r25, Z+25	; 0x19
     1d6:	82 8d       	ldd	r24, Z+26	; 0x1a
     1d8:	98 17       	cp	r25, r24
     1da:	61 f0       	breq	.+24     	; 0x1f4 <_ZN14HardwareSerial4readEv+0x22>
    return -1;
  } else {
    unsigned char c = _rx_buffer[_rx_buffer_tail];
     1dc:	82 8d       	ldd	r24, Z+26	; 0x1a
     1de:	df 01       	movw	r26, r30
     1e0:	a8 0f       	add	r26, r24
     1e2:	b1 1d       	adc	r27, r1
     1e4:	5d 96       	adiw	r26, 0x1d	; 29
     1e6:	8c 91       	ld	r24, X
    _rx_buffer_tail = (rx_buffer_index_t)(_rx_buffer_tail + 1) % SERIAL_RX_BUFFER_SIZE;
     1e8:	92 8d       	ldd	r25, Z+26	; 0x1a
     1ea:	9f 5f       	subi	r25, 0xFF	; 255
     1ec:	9f 73       	andi	r25, 0x3F	; 63
     1ee:	92 8f       	std	Z+26, r25	; 0x1a
    return c;
     1f0:	90 e0       	ldi	r25, 0x00	; 0
     1f2:	08 95       	ret

int HardwareSerial::read(void)
{
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer_head == _rx_buffer_tail) {
    return -1;
     1f4:	8f ef       	ldi	r24, 0xFF	; 255
     1f6:	9f ef       	ldi	r25, 0xFF	; 255
  } else {
    unsigned char c = _rx_buffer[_rx_buffer_tail];
    _rx_buffer_tail = (rx_buffer_index_t)(_rx_buffer_tail + 1) % SERIAL_RX_BUFFER_SIZE;
    return c;
  }
}
     1f8:	08 95       	ret

000001fa <_Z14serialEventRunv>:
#endif

void serialEventRun(void)
{
#if defined(HAVE_HWSERIAL0)
  if (Serial0_available && serialEvent && Serial0_available()) serialEvent();
     1fa:	88 e6       	ldi	r24, 0x68	; 104
     1fc:	92 e0       	ldi	r25, 0x02	; 2
     1fe:	89 2b       	or	r24, r25
     200:	39 f0       	breq	.+14     	; 0x210 <_Z14serialEventRunv+0x16>
     202:	80 e0       	ldi	r24, 0x00	; 0
     204:	90 e0       	ldi	r25, 0x00	; 0
     206:	89 2b       	or	r24, r25
     208:	19 f0       	breq	.+6      	; 0x210 <_Z14serialEventRunv+0x16>
     20a:	62 d1       	rcall	.+708    	; 0x4d0 <_Z17Serial0_availablev>
     20c:	81 11       	cpse	r24, r1
     20e:	f8 de       	rcall	.-528    	; 0x0 <__vectors>
     210:	08 95       	ret

00000212 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>:
}

// Actual interrupt handlers //////////////////////////////////////////////////////////////

void HardwareSerial::_tx_udr_empty_irq(void)
{
     212:	fc 01       	movw	r30, r24
  // If interrupts are enabled, there must be more data in the output
  // buffer. Send the next byte
  unsigned char c = _tx_buffer[_tx_buffer_tail];
     214:	84 8d       	ldd	r24, Z+28	; 0x1c
     216:	df 01       	movw	r26, r30
     218:	a8 0f       	add	r26, r24
     21a:	b1 1d       	adc	r27, r1
     21c:	a3 5a       	subi	r26, 0xA3	; 163
     21e:	bf 4f       	sbci	r27, 0xFF	; 255
     220:	8c 91       	ld	r24, X
  _tx_buffer_tail = (_tx_buffer_tail + 1) % SERIAL_TX_BUFFER_SIZE;
     222:	24 8d       	ldd	r18, Z+28	; 0x1c
     224:	30 e0       	ldi	r19, 0x00	; 0
     226:	2f 5f       	subi	r18, 0xFF	; 255
     228:	3f 4f       	sbci	r19, 0xFF	; 255
     22a:	2f 73       	andi	r18, 0x3F	; 63
     22c:	30 78       	andi	r19, 0x80	; 128
     22e:	33 23       	and	r19, r19
     230:	34 f4       	brge	.+12     	; 0x23e <_ZN14HardwareSerial17_tx_udr_empty_irqEv+0x2c>
     232:	21 50       	subi	r18, 0x01	; 1
     234:	31 09       	sbc	r19, r1
     236:	20 6c       	ori	r18, 0xC0	; 192
     238:	3f 6f       	ori	r19, 0xFF	; 255
     23a:	2f 5f       	subi	r18, 0xFF	; 255
     23c:	3f 4f       	sbci	r19, 0xFF	; 255
     23e:	24 8f       	std	Z+28, r18	; 0x1c

  *_udr = c;
     240:	a6 89       	ldd	r26, Z+22	; 0x16
     242:	b7 89       	ldd	r27, Z+23	; 0x17
     244:	8c 93       	st	X, r24

  // clear the TXC bit -- "can be cleared by writing a one to its bit
  // location". This makes sure flush() won't return until the bytes
  // actually got written
  sbi(*_ucsra, TXC0);
     246:	a0 89       	ldd	r26, Z+16	; 0x10
     248:	b1 89       	ldd	r27, Z+17	; 0x11
     24a:	8c 91       	ld	r24, X
     24c:	80 64       	ori	r24, 0x40	; 64
     24e:	8c 93       	st	X, r24

  if (_tx_buffer_head == _tx_buffer_tail) {
     250:	93 8d       	ldd	r25, Z+27	; 0x1b
     252:	84 8d       	ldd	r24, Z+28	; 0x1c
     254:	98 13       	cpse	r25, r24
     256:	06 c0       	rjmp	.+12     	; 0x264 <_ZN14HardwareSerial17_tx_udr_empty_irqEv+0x52>
    // Buffer empty, so disable interrupts
    cbi(*_ucsrb, UDRIE0);
     258:	02 88       	ldd	r0, Z+18	; 0x12
     25a:	f3 89       	ldd	r31, Z+19	; 0x13
     25c:	e0 2d       	mov	r30, r0
     25e:	80 81       	ld	r24, Z
     260:	8f 7d       	andi	r24, 0xDF	; 223
     262:	80 83       	st	Z, r24
     264:	08 95       	ret

00000266 <_ZN14HardwareSerial5flushEv>:
  if (head >= tail) return SERIAL_TX_BUFFER_SIZE - 1 - head + tail;
  return tail - head - 1;
}

void HardwareSerial::flush()
{
     266:	cf 93       	push	r28
     268:	df 93       	push	r29
     26a:	ec 01       	movw	r28, r24
  // If we have never written a byte, no need to flush. This special
  // case is needed since there is no way to force the TXC (transmit
  // complete) bit to 1 during initialization
  if (!_written)
     26c:	88 8d       	ldd	r24, Y+24	; 0x18
     26e:	81 11       	cpse	r24, r1
     270:	0e c0       	rjmp	.+28     	; 0x28e <_ZN14HardwareSerial5flushEv+0x28>
     272:	17 c0       	rjmp	.+46     	; 0x2a2 <_ZN14HardwareSerial5flushEv+0x3c>
    return;

  while (bit_is_set(*_ucsrb, UDRIE0) || bit_is_clear(*_ucsra, TXC0)) {
    if (bit_is_clear(SREG, SREG_I) && bit_is_set(*_ucsrb, UDRIE0))
     274:	0f b6       	in	r0, 0x3f	; 63
     276:	07 fc       	sbrc	r0, 7
     278:	0c c0       	rjmp	.+24     	; 0x292 <_ZN14HardwareSerial5flushEv+0x2c>
     27a:	90 81       	ld	r25, Z
     27c:	95 ff       	sbrs	r25, 5
     27e:	09 c0       	rjmp	.+18     	; 0x292 <_ZN14HardwareSerial5flushEv+0x2c>
	// Interrupts are globally disabled, but the DR empty
	// interrupt should be enabled, so poll the DR empty flag to
	// prevent deadlock
	if (bit_is_set(*_ucsra, UDRE0))
     280:	a8 89       	ldd	r26, Y+16	; 0x10
     282:	b9 89       	ldd	r27, Y+17	; 0x11
     284:	8c 91       	ld	r24, X
     286:	85 ff       	sbrs	r24, 5
     288:	04 c0       	rjmp	.+8      	; 0x292 <_ZN14HardwareSerial5flushEv+0x2c>
	  _tx_udr_empty_irq();
     28a:	ce 01       	movw	r24, r28
     28c:	c2 df       	rcall	.-124    	; 0x212 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
  // case is needed since there is no way to force the TXC (transmit
  // complete) bit to 1 during initialization
  if (!_written)
    return;

  while (bit_is_set(*_ucsrb, UDRIE0) || bit_is_clear(*_ucsra, TXC0)) {
     28e:	ea 89       	ldd	r30, Y+18	; 0x12
     290:	fb 89       	ldd	r31, Y+19	; 0x13
     292:	90 81       	ld	r25, Z
     294:	95 fd       	sbrc	r25, 5
     296:	ee cf       	rjmp	.-36     	; 0x274 <_ZN14HardwareSerial5flushEv+0xe>
     298:	a8 89       	ldd	r26, Y+16	; 0x10
     29a:	b9 89       	ldd	r27, Y+17	; 0x11
     29c:	8c 91       	ld	r24, X
     29e:	86 ff       	sbrs	r24, 6
     2a0:	e9 cf       	rjmp	.-46     	; 0x274 <_ZN14HardwareSerial5flushEv+0xe>
	if (bit_is_set(*_ucsra, UDRE0))
	  _tx_udr_empty_irq();
  }
  // If we get here, nothing is queued anymore (DRIE is disabled) and
  // the hardware finished tranmission (TXC is set).
}
     2a2:	df 91       	pop	r29
     2a4:	cf 91       	pop	r28
     2a6:	08 95       	ret

000002a8 <_ZN14HardwareSerial5writeEh>:

size_t HardwareSerial::write(uint8_t c)
{
     2a8:	0f 93       	push	r16
     2aa:	1f 93       	push	r17
     2ac:	cf 93       	push	r28
     2ae:	df 93       	push	r29
     2b0:	fc 01       	movw	r30, r24
  _written = true;
     2b2:	81 e0       	ldi	r24, 0x01	; 1
     2b4:	80 8f       	std	Z+24, r24	; 0x18
  // If the buffer and the data register is empty, just write the byte
  // to the data register and be done. This shortcut helps
  // significantly improve the effective datarate at high (>
  // 500kbit/s) bitrates, where interrupt overhead becomes a slowdown.
  if (_tx_buffer_head == _tx_buffer_tail && bit_is_set(*_ucsra, UDRE0)) {
     2b6:	93 8d       	ldd	r25, Z+27	; 0x1b
     2b8:	84 8d       	ldd	r24, Z+28	; 0x1c
     2ba:	98 13       	cpse	r25, r24
     2bc:	21 c0       	rjmp	.+66     	; 0x300 <_ZN14HardwareSerial5writeEh+0x58>
     2be:	a0 89       	ldd	r26, Z+16	; 0x10
     2c0:	b1 89       	ldd	r27, Z+17	; 0x11
     2c2:	8c 91       	ld	r24, X
     2c4:	85 fd       	sbrc	r24, 5
     2c6:	2e c0       	rjmp	.+92     	; 0x324 <_ZN14HardwareSerial5writeEh+0x7c>
     2c8:	1b c0       	rjmp	.+54     	; 0x300 <_ZN14HardwareSerial5writeEh+0x58>
  tx_buffer_index_t i = (_tx_buffer_head + 1) % SERIAL_TX_BUFFER_SIZE;
	
  // If the output buffer is full, there's nothing for it other than to 
  // wait for the interrupt handler to empty it a bit
  while (i == _tx_buffer_tail) {
    if (bit_is_clear(SREG, SREG_I)) {
     2ca:	0f b6       	in	r0, 0x3f	; 63
     2cc:	07 fc       	sbrc	r0, 7
     2ce:	07 c0       	rjmp	.+14     	; 0x2de <_ZN14HardwareSerial5writeEh+0x36>
      // Interrupts are disabled, so we'll have to poll the data
      // register empty flag ourselves. If it is set, pretend an
      // interrupt has happened and call the handler to free up
      // space for us.
      if(bit_is_set(*_ucsra, UDRE0))
     2d0:	e8 89       	ldd	r30, Y+16	; 0x10
     2d2:	f9 89       	ldd	r31, Y+17	; 0x11
     2d4:	80 81       	ld	r24, Z
     2d6:	85 ff       	sbrs	r24, 5
     2d8:	02 c0       	rjmp	.+4      	; 0x2de <_ZN14HardwareSerial5writeEh+0x36>
	_tx_udr_empty_irq();
     2da:	ce 01       	movw	r24, r28
     2dc:	9a df       	rcall	.-204    	; 0x212 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
  }
  tx_buffer_index_t i = (_tx_buffer_head + 1) % SERIAL_TX_BUFFER_SIZE;
	
  // If the output buffer is full, there's nothing for it other than to 
  // wait for the interrupt handler to empty it a bit
  while (i == _tx_buffer_tail) {
     2de:	9c 8d       	ldd	r25, Y+28	; 0x1c
     2e0:	09 17       	cp	r16, r25
     2e2:	99 f3       	breq	.-26     	; 0x2ca <_ZN14HardwareSerial5writeEh+0x22>
    } else {
      // nop, the interrupt handler will free up space for us
    }
  }

  _tx_buffer[_tx_buffer_head] = c;
     2e4:	8b 8d       	ldd	r24, Y+27	; 0x1b
     2e6:	fe 01       	movw	r30, r28
     2e8:	e8 0f       	add	r30, r24
     2ea:	f1 1d       	adc	r31, r1
     2ec:	e3 5a       	subi	r30, 0xA3	; 163
     2ee:	ff 4f       	sbci	r31, 0xFF	; 255
     2f0:	10 83       	st	Z, r17
  _tx_buffer_head = i;
     2f2:	0b 8f       	std	Y+27, r16	; 0x1b
	
  sbi(*_ucsrb, UDRIE0);
     2f4:	ea 89       	ldd	r30, Y+18	; 0x12
     2f6:	fb 89       	ldd	r31, Y+19	; 0x13
     2f8:	80 81       	ld	r24, Z
     2fa:	80 62       	ori	r24, 0x20	; 32
     2fc:	80 83       	st	Z, r24
  
  return 1;
     2fe:	1b c0       	rjmp	.+54     	; 0x336 <_ZN14HardwareSerial5writeEh+0x8e>
  if (_tx_buffer_head == _tx_buffer_tail && bit_is_set(*_ucsra, UDRE0)) {
    *_udr = c;
    sbi(*_ucsra, TXC0);
    return 1;
  }
  tx_buffer_index_t i = (_tx_buffer_head + 1) % SERIAL_TX_BUFFER_SIZE;
     300:	23 8d       	ldd	r18, Z+27	; 0x1b
     302:	30 e0       	ldi	r19, 0x00	; 0
     304:	2f 5f       	subi	r18, 0xFF	; 255
     306:	3f 4f       	sbci	r19, 0xFF	; 255
     308:	2f 73       	andi	r18, 0x3F	; 63
     30a:	30 78       	andi	r19, 0x80	; 128
     30c:	33 23       	and	r19, r19
     30e:	34 f4       	brge	.+12     	; 0x31c <_ZN14HardwareSerial5writeEh+0x74>
     310:	21 50       	subi	r18, 0x01	; 1
     312:	31 09       	sbc	r19, r1
     314:	20 6c       	ori	r18, 0xC0	; 192
     316:	3f 6f       	ori	r19, 0xFF	; 255
     318:	2f 5f       	subi	r18, 0xFF	; 255
     31a:	3f 4f       	sbci	r19, 0xFF	; 255
     31c:	16 2f       	mov	r17, r22
     31e:	ef 01       	movw	r28, r30
     320:	02 2f       	mov	r16, r18
	
  // If the output buffer is full, there's nothing for it other than to 
  // wait for the interrupt handler to empty it a bit
  while (i == _tx_buffer_tail) {
     322:	dd cf       	rjmp	.-70     	; 0x2de <_ZN14HardwareSerial5writeEh+0x36>
  // If the buffer and the data register is empty, just write the byte
  // to the data register and be done. This shortcut helps
  // significantly improve the effective datarate at high (>
  // 500kbit/s) bitrates, where interrupt overhead becomes a slowdown.
  if (_tx_buffer_head == _tx_buffer_tail && bit_is_set(*_ucsra, UDRE0)) {
    *_udr = c;
     324:	a6 89       	ldd	r26, Z+22	; 0x16
     326:	b7 89       	ldd	r27, Z+23	; 0x17
     328:	6c 93       	st	X, r22
    sbi(*_ucsra, TXC0);
     32a:	00 88       	ldd	r0, Z+16	; 0x10
     32c:	f1 89       	ldd	r31, Z+17	; 0x11
     32e:	e0 2d       	mov	r30, r0
     330:	80 81       	ld	r24, Z
     332:	80 64       	ori	r24, 0x40	; 64
     334:	80 83       	st	Z, r24
  _tx_buffer_head = i;
	
  sbi(*_ucsrb, UDRIE0);
  
  return 1;
}
     336:	81 e0       	ldi	r24, 0x01	; 1
     338:	90 e0       	ldi	r25, 0x00	; 0
     33a:	df 91       	pop	r29
     33c:	cf 91       	pop	r28
     33e:	1f 91       	pop	r17
     340:	0f 91       	pop	r16
     342:	08 95       	ret

00000344 <_ZN14HardwareSerial5beginEmh>:
}

// Public Methods //////////////////////////////////////////////////////////////

void HardwareSerial::begin(unsigned long baud, byte config)
{
     344:	8f 92       	push	r8
     346:	9f 92       	push	r9
     348:	af 92       	push	r10
     34a:	bf 92       	push	r11
     34c:	ff 92       	push	r15
     34e:	0f 93       	push	r16
     350:	1f 93       	push	r17
     352:	cf 93       	push	r28
     354:	df 93       	push	r29
     356:	ec 01       	movw	r28, r24
     358:	4a 01       	movw	r8, r20
     35a:	5b 01       	movw	r10, r22
     35c:	f2 2e       	mov	r15, r18
  // Try u2x mode first
  uint16_t baud_setting = (F_CPU / 4 / baud - 1) / 2;
  *_ucsra = 1 << U2X0;
     35e:	e8 89       	ldd	r30, Y+16	; 0x10
     360:	f9 89       	ldd	r31, Y+17	; 0x11
     362:	82 e0       	ldi	r24, 0x02	; 2
     364:	80 83       	st	Z, r24
  // hardcoded exception for 57600 for compatibility with the bootloader
  // shipped with the Duemilanove and previous boards and the firmware
  // on the 8U2 on the Uno and Mega 2560. Also, The baud_setting cannot
  // be > 4095, so switch back to non-u2x mode if the baud rate is too
  // low.
  if (((F_CPU == 16000000UL) && (baud == 57600)) || (baud_setting >4095))
     366:	41 15       	cp	r20, r1
     368:	51 4e       	sbci	r21, 0xE1	; 225
     36a:	61 05       	cpc	r22, r1
     36c:	71 05       	cpc	r23, r1
     36e:	a9 f0       	breq	.+42     	; 0x39a <_ZN14HardwareSerial5beginEmh+0x56>
// Public Methods //////////////////////////////////////////////////////////////

void HardwareSerial::begin(unsigned long baud, byte config)
{
  // Try u2x mode first
  uint16_t baud_setting = (F_CPU / 4 / baud - 1) / 2;
     370:	60 e0       	ldi	r22, 0x00	; 0
     372:	79 e0       	ldi	r23, 0x09	; 9
     374:	8d e3       	ldi	r24, 0x3D	; 61
     376:	90 e0       	ldi	r25, 0x00	; 0
     378:	a5 01       	movw	r20, r10
     37a:	94 01       	movw	r18, r8
     37c:	d7 d7       	rcall	.+4014   	; 0x132c <__udivmodsi4>
     37e:	89 01       	movw	r16, r18
     380:	9a 01       	movw	r18, r20
     382:	01 50       	subi	r16, 0x01	; 1
     384:	11 09       	sbc	r17, r1
     386:	21 09       	sbc	r18, r1
     388:	31 09       	sbc	r19, r1
     38a:	36 95       	lsr	r19
     38c:	27 95       	ror	r18
     38e:	17 95       	ror	r17
     390:	07 95       	ror	r16
  // hardcoded exception for 57600 for compatibility with the bootloader
  // shipped with the Duemilanove and previous boards and the firmware
  // on the 8U2 on the Uno and Mega 2560. Also, The baud_setting cannot
  // be > 4095, so switch back to non-u2x mode if the baud rate is too
  // low.
  if (((F_CPU == 16000000UL) && (baud == 57600)) || (baud_setting >4095))
     392:	01 15       	cp	r16, r1
     394:	80 e1       	ldi	r24, 0x10	; 16
     396:	18 07       	cpc	r17, r24
     398:	a0 f0       	brcs	.+40     	; 0x3c2 <_ZN14HardwareSerial5beginEmh+0x7e>
  {
    *_ucsra = 0;
     39a:	e8 89       	ldd	r30, Y+16	; 0x10
     39c:	f9 89       	ldd	r31, Y+17	; 0x11
     39e:	10 82       	st	Z, r1
    baud_setting = (F_CPU / 8 / baud - 1) / 2;
     3a0:	60 e8       	ldi	r22, 0x80	; 128
     3a2:	74 e8       	ldi	r23, 0x84	; 132
     3a4:	8e e1       	ldi	r24, 0x1E	; 30
     3a6:	90 e0       	ldi	r25, 0x00	; 0
     3a8:	a5 01       	movw	r20, r10
     3aa:	94 01       	movw	r18, r8
     3ac:	bf d7       	rcall	.+3966   	; 0x132c <__udivmodsi4>
     3ae:	da 01       	movw	r26, r20
     3b0:	c9 01       	movw	r24, r18
     3b2:	01 97       	sbiw	r24, 0x01	; 1
     3b4:	a1 09       	sbc	r26, r1
     3b6:	b1 09       	sbc	r27, r1
     3b8:	b6 95       	lsr	r27
     3ba:	a7 95       	ror	r26
     3bc:	97 95       	ror	r25
     3be:	87 95       	ror	r24
     3c0:	8c 01       	movw	r16, r24
  }

  // assign the baud_setting, a.k.a. ubrr (USART Baud Rate Register)
  *_ubrrh = baud_setting >> 8;
     3c2:	ec 85       	ldd	r30, Y+12	; 0x0c
     3c4:	fd 85       	ldd	r31, Y+13	; 0x0d
     3c6:	10 83       	st	Z, r17
  *_ubrrl = baud_setting;
     3c8:	ee 85       	ldd	r30, Y+14	; 0x0e
     3ca:	ff 85       	ldd	r31, Y+15	; 0x0f
     3cc:	00 83       	st	Z, r16

  _written = false;
     3ce:	18 8e       	std	Y+24, r1	; 0x18

  //set the data bits, parity, and stop bits
#if defined(__AVR_ATmega8__)
  config |= 0x80; // select UCSRC register (shared with UBRRH)
     3d0:	8f 2d       	mov	r24, r15
     3d2:	80 68       	ori	r24, 0x80	; 128
#endif
  *_ucsrc = config;
     3d4:	ec 89       	ldd	r30, Y+20	; 0x14
     3d6:	fd 89       	ldd	r31, Y+21	; 0x15
     3d8:	80 83       	st	Z, r24
  
  sbi(*_ucsrb, RXEN0);
     3da:	ea 89       	ldd	r30, Y+18	; 0x12
     3dc:	fb 89       	ldd	r31, Y+19	; 0x13
     3de:	80 81       	ld	r24, Z
     3e0:	80 61       	ori	r24, 0x10	; 16
     3e2:	80 83       	st	Z, r24
  sbi(*_ucsrb, TXEN0);
     3e4:	ea 89       	ldd	r30, Y+18	; 0x12
     3e6:	fb 89       	ldd	r31, Y+19	; 0x13
     3e8:	80 81       	ld	r24, Z
     3ea:	88 60       	ori	r24, 0x08	; 8
     3ec:	80 83       	st	Z, r24
  sbi(*_ucsrb, RXCIE0);
     3ee:	ea 89       	ldd	r30, Y+18	; 0x12
     3f0:	fb 89       	ldd	r31, Y+19	; 0x13
     3f2:	80 81       	ld	r24, Z
     3f4:	80 68       	ori	r24, 0x80	; 128
     3f6:	80 83       	st	Z, r24
  cbi(*_ucsrb, UDRIE0);
     3f8:	ea 89       	ldd	r30, Y+18	; 0x12
     3fa:	fb 89       	ldd	r31, Y+19	; 0x13
     3fc:	80 81       	ld	r24, Z
     3fe:	8f 7d       	andi	r24, 0xDF	; 223
     400:	80 83       	st	Z, r24
}
     402:	df 91       	pop	r29
     404:	cf 91       	pop	r28
     406:	1f 91       	pop	r17
     408:	0f 91       	pop	r16
     40a:	ff 90       	pop	r15
     40c:	bf 90       	pop	r11
     40e:	af 90       	pop	r10
     410:	9f 90       	pop	r9
     412:	8f 90       	pop	r8
     414:	08 95       	ret

00000416 <__vector_11>:
#elif defined(USART_RXC_vect)
  ISR(USART_RXC_vect) // ATmega8
#else
  #error "Don't know what the Data Received vector is called for Serial"
#endif
  {
     416:	1f 92       	push	r1
     418:	0f 92       	push	r0
     41a:	0f b6       	in	r0, 0x3f	; 63
     41c:	0f 92       	push	r0
     41e:	11 24       	eor	r1, r1
     420:	2f 93       	push	r18
     422:	8f 93       	push	r24
     424:	9f 93       	push	r25
     426:	af 93       	push	r26
     428:	bf 93       	push	r27
     42a:	ef 93       	push	r30
     42c:	ff 93       	push	r31

// Actual interrupt handlers //////////////////////////////////////////////////////////////

void HardwareSerial::_rx_complete_irq(void)
{
  if (bit_is_clear(*_ucsra, UPE0)) {
     42e:	e0 91 18 01 	lds	r30, 0x0118
     432:	f0 91 19 01 	lds	r31, 0x0119
     436:	80 81       	ld	r24, Z
     438:	82 fd       	sbrc	r24, 2
     43a:	14 c0       	rjmp	.+40     	; 0x464 <__stack+0x5>
    // No Parity error, read byte and store it in the buffer if there is
    // room
    unsigned char c = *_udr;
     43c:	e8 e0       	ldi	r30, 0x08	; 8
     43e:	f1 e0       	ldi	r31, 0x01	; 1
     440:	a6 89       	ldd	r26, Z+22	; 0x16
     442:	b7 89       	ldd	r27, Z+23	; 0x17
     444:	2c 91       	ld	r18, X
    rx_buffer_index_t i = (unsigned int)(_rx_buffer_head + 1) % SERIAL_RX_BUFFER_SIZE;
     446:	81 8d       	ldd	r24, Z+25	; 0x19
     448:	8f 5f       	subi	r24, 0xFF	; 255
     44a:	8f 73       	andi	r24, 0x3F	; 63

    // if we should be storing the received character into the location
    // just before the tail (meaning that the head would advance to the
    // current location of the tail), we're about to overflow the buffer
    // and so we don't write the character or advance the head.
    if (i != _rx_buffer_tail) {
     44c:	92 8d       	ldd	r25, Z+26	; 0x1a
     44e:	89 17       	cp	r24, r25
     450:	71 f0       	breq	.+28     	; 0x46e <__stack+0xf>
      _rx_buffer[_rx_buffer_head] = c;
     452:	df 01       	movw	r26, r30
     454:	e1 8d       	ldd	r30, Z+25	; 0x19
     456:	f0 e0       	ldi	r31, 0x00	; 0
     458:	e8 5f       	subi	r30, 0xF8	; 248
     45a:	fe 4f       	sbci	r31, 0xFE	; 254
     45c:	25 8f       	std	Z+29, r18	; 0x1d
      _rx_buffer_head = i;
     45e:	59 96       	adiw	r26, 0x19	; 25
     460:	8c 93       	st	X, r24
     462:	05 c0       	rjmp	.+10     	; 0x46e <__stack+0xf>
    }
  } else {
    // Parity error, read byte but discard it
    *_udr;
     464:	e0 91 1e 01 	lds	r30, 0x011E
     468:	f0 91 1f 01 	lds	r31, 0x011F
     46c:	80 81       	ld	r24, Z
    Serial._rx_complete_irq();
  }
     46e:	ff 91       	pop	r31
     470:	ef 91       	pop	r30
     472:	bf 91       	pop	r27
     474:	af 91       	pop	r26
     476:	9f 91       	pop	r25
     478:	8f 91       	pop	r24
     47a:	2f 91       	pop	r18
     47c:	0f 90       	pop	r0
     47e:	0f be       	out	0x3f, r0	; 63
     480:	0f 90       	pop	r0
     482:	1f 90       	pop	r1
     484:	18 95       	reti

00000486 <__vector_12>:
#elif defined(USART_UDRE_vect)
ISR(USART_UDRE_vect)
#else
  #error "Don't know what the Data Register Empty vector is called for Serial"
#endif
{
     486:	1f 92       	push	r1
     488:	0f 92       	push	r0
     48a:	0f b6       	in	r0, 0x3f	; 63
     48c:	0f 92       	push	r0
     48e:	11 24       	eor	r1, r1
     490:	2f 93       	push	r18
     492:	3f 93       	push	r19
     494:	4f 93       	push	r20
     496:	5f 93       	push	r21
     498:	6f 93       	push	r22
     49a:	7f 93       	push	r23
     49c:	8f 93       	push	r24
     49e:	9f 93       	push	r25
     4a0:	af 93       	push	r26
     4a2:	bf 93       	push	r27
     4a4:	ef 93       	push	r30
     4a6:	ff 93       	push	r31
  Serial._tx_udr_empty_irq();
     4a8:	88 e0       	ldi	r24, 0x08	; 8
     4aa:	91 e0       	ldi	r25, 0x01	; 1
     4ac:	b2 de       	rcall	.-668    	; 0x212 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
}
     4ae:	ff 91       	pop	r31
     4b0:	ef 91       	pop	r30
     4b2:	bf 91       	pop	r27
     4b4:	af 91       	pop	r26
     4b6:	9f 91       	pop	r25
     4b8:	8f 91       	pop	r24
     4ba:	7f 91       	pop	r23
     4bc:	6f 91       	pop	r22
     4be:	5f 91       	pop	r21
     4c0:	4f 91       	pop	r20
     4c2:	3f 91       	pop	r19
     4c4:	2f 91       	pop	r18
     4c6:	0f 90       	pop	r0
     4c8:	0f be       	out	0x3f, r0	; 63
     4ca:	0f 90       	pop	r0
     4cc:	1f 90       	pop	r1
     4ce:	18 95       	reti

000004d0 <_Z17Serial0_availablev>:
#endif

// Function that can be weakly referenced by serialEventRun to prevent
// pulling in this file if it's not otherwise used.
bool Serial0_available() {
  return Serial.available();
     4d0:	88 e0       	ldi	r24, 0x08	; 8
     4d2:	91 e0       	ldi	r25, 0x01	; 1
     4d4:	64 de       	rcall	.-824    	; 0x19e <_ZN14HardwareSerial9availableEv>
     4d6:	21 e0       	ldi	r18, 0x01	; 1
     4d8:	89 2b       	or	r24, r25
     4da:	09 f4       	brne	.+2      	; 0x4de <_Z17Serial0_availablev+0xe>
     4dc:	20 e0       	ldi	r18, 0x00	; 0
}
     4de:	82 2f       	mov	r24, r18
     4e0:	08 95       	ret

000004e2 <_GLOBAL__sub_I___vector_11>:
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
  public:
    Print() : write_error(0) {}
     4e2:	e8 e0       	ldi	r30, 0x08	; 8
     4e4:	f1 e0       	ldi	r31, 0x01	; 1
     4e6:	13 82       	std	Z+3, r1	; 0x03
     4e8:	12 82       	std	Z+2, r1	; 0x02
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;
    virtual void flush() = 0;

    Stream() {_timeout=1000;}
     4ea:	88 ee       	ldi	r24, 0xE8	; 232
     4ec:	93 e0       	ldi	r25, 0x03	; 3
     4ee:	a0 e0       	ldi	r26, 0x00	; 0
     4f0:	b0 e0       	ldi	r27, 0x00	; 0
     4f2:	84 83       	std	Z+4, r24	; 0x04
     4f4:	95 83       	std	Z+5, r25	; 0x05
     4f6:	a6 83       	std	Z+6, r26	; 0x06
     4f8:	b7 83       	std	Z+7, r27	; 0x07
  volatile uint8_t *ucsrc, volatile uint8_t *udr) :
    _ubrrh(ubrrh), _ubrrl(ubrrl),
    _ucsra(ucsra), _ucsrb(ucsrb), _ucsrc(ucsrc),
    _udr(udr),
    _rx_buffer_head(0), _rx_buffer_tail(0),
    _tx_buffer_head(0), _tx_buffer_tail(0)
     4fa:	85 ed       	ldi	r24, 0xD5	; 213
     4fc:	90 e0       	ldi	r25, 0x00	; 0
     4fe:	91 83       	std	Z+1, r25	; 0x01
     500:	80 83       	st	Z, r24
     502:	80 e4       	ldi	r24, 0x40	; 64
     504:	90 e0       	ldi	r25, 0x00	; 0
     506:	95 87       	std	Z+13, r25	; 0x0d
     508:	84 87       	std	Z+12, r24	; 0x0c
     50a:	29 e2       	ldi	r18, 0x29	; 41
     50c:	30 e0       	ldi	r19, 0x00	; 0
     50e:	37 87       	std	Z+15, r19	; 0x0f
     510:	26 87       	std	Z+14, r18	; 0x0e
     512:	2b e2       	ldi	r18, 0x2B	; 43
     514:	30 e0       	ldi	r19, 0x00	; 0
     516:	31 8b       	std	Z+17, r19	; 0x11
     518:	20 8b       	std	Z+16, r18	; 0x10
     51a:	2a e2       	ldi	r18, 0x2A	; 42
     51c:	30 e0       	ldi	r19, 0x00	; 0
     51e:	33 8b       	std	Z+19, r19	; 0x13
     520:	22 8b       	std	Z+18, r18	; 0x12
     522:	95 8b       	std	Z+21, r25	; 0x15
     524:	84 8b       	std	Z+20, r24	; 0x14
     526:	8c e2       	ldi	r24, 0x2C	; 44
     528:	90 e0       	ldi	r25, 0x00	; 0
     52a:	97 8b       	std	Z+23, r25	; 0x17
     52c:	86 8b       	std	Z+22, r24	; 0x16
     52e:	11 8e       	std	Z+25, r1	; 0x19
     530:	12 8e       	std	Z+26, r1	; 0x1a
     532:	13 8e       	std	Z+27, r1	; 0x1b
     534:	14 8e       	std	Z+28, r1	; 0x1c
     536:	08 95       	ret

00000538 <_ZNK9IPAddress7printToER5Print>:
{
    return memcmp(addr, _address.bytes, sizeof(_address.bytes)) == 0;
}

size_t IPAddress::printTo(Print& p) const
{
     538:	8f 92       	push	r8
     53a:	9f 92       	push	r9
     53c:	af 92       	push	r10
     53e:	bf 92       	push	r11
     540:	cf 92       	push	r12
     542:	df 92       	push	r13
     544:	ef 92       	push	r14
     546:	ff 92       	push	r15
     548:	0f 93       	push	r16
     54a:	1f 93       	push	r17
     54c:	cf 93       	push	r28
     54e:	df 93       	push	r29
     550:	5c 01       	movw	r10, r24
     552:	7b 01       	movw	r14, r22
     554:	4c 01       	movw	r8, r24
     556:	82 e0       	ldi	r24, 0x02	; 2
     558:	88 0e       	add	r8, r24
     55a:	91 1c       	adc	r9, r1
     55c:	65 01       	movw	r12, r10
     55e:	e5 e0       	ldi	r30, 0x05	; 5
     560:	ce 0e       	add	r12, r30
     562:	d1 1c       	adc	r13, r1
    size_t n = 0;
     564:	00 e0       	ldi	r16, 0x00	; 0
     566:	10 e0       	ldi	r17, 0x00	; 0
    for (int i =0; i < 3; i++)
    {
        n += p.print(_address.bytes[i], DEC);
     568:	f4 01       	movw	r30, r8
     56a:	61 91       	ld	r22, Z+
     56c:	4f 01       	movw	r8, r30
     56e:	4a e0       	ldi	r20, 0x0A	; 10
     570:	50 e0       	ldi	r21, 0x00	; 0
     572:	c7 01       	movw	r24, r14
     574:	1d d1       	rcall	.+570    	; 0x7b0 <_ZN5Print5printEhi>
     576:	ec 01       	movw	r28, r24
        n += p.print('.');
     578:	6e e2       	ldi	r22, 0x2E	; 46
     57a:	c7 01       	movw	r24, r14
     57c:	75 d0       	rcall	.+234    	; 0x668 <_ZN5Print5printEc>
     57e:	8c 0f       	add	r24, r28
     580:	9d 1f       	adc	r25, r29
     582:	08 0f       	add	r16, r24
     584:	19 1f       	adc	r17, r25
}

size_t IPAddress::printTo(Print& p) const
{
    size_t n = 0;
    for (int i =0; i < 3; i++)
     586:	8c 14       	cp	r8, r12
     588:	9d 04       	cpc	r9, r13
     58a:	71 f7       	brne	.-36     	; 0x568 <_ZNK9IPAddress7printToER5Print+0x30>
    {
        n += p.print(_address.bytes[i], DEC);
        n += p.print('.');
    }
    n += p.print(_address.bytes[3], DEC);
     58c:	4a e0       	ldi	r20, 0x0A	; 10
     58e:	50 e0       	ldi	r21, 0x00	; 0
     590:	f5 01       	movw	r30, r10
     592:	65 81       	ldd	r22, Z+5	; 0x05
     594:	c7 01       	movw	r24, r14
     596:	0c d1       	rcall	.+536    	; 0x7b0 <_ZN5Print5printEhi>
    return n;
}
     598:	80 0f       	add	r24, r16
     59a:	91 1f       	adc	r25, r17
     59c:	df 91       	pop	r29
     59e:	cf 91       	pop	r28
     5a0:	1f 91       	pop	r17
     5a2:	0f 91       	pop	r16
     5a4:	ff 90       	pop	r15
     5a6:	ef 90       	pop	r14
     5a8:	df 90       	pop	r13
     5aa:	cf 90       	pop	r12
     5ac:	bf 90       	pop	r11
     5ae:	af 90       	pop	r10
     5b0:	9f 90       	pop	r9
     5b2:	8f 90       	pop	r8
     5b4:	08 95       	ret

000005b6 <_GLOBAL__sub_I__ZN9IPAddressC2Ev>:
IPAddress::IPAddress()
{
    _address.dword = 0;
}

IPAddress::IPAddress(uint8_t first_octet, uint8_t second_octet, uint8_t third_octet, uint8_t fourth_octet)
     5b6:	e5 ea       	ldi	r30, 0xA5	; 165
     5b8:	f1 e0       	ldi	r31, 0x01	; 1
     5ba:	85 ee       	ldi	r24, 0xE5	; 229
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	91 83       	std	Z+1, r25	; 0x01
     5c0:	80 83       	st	Z, r24
{
    _address.bytes[0] = first_octet;
     5c2:	12 82       	std	Z+2, r1	; 0x02
    _address.bytes[1] = second_octet;
     5c4:	13 82       	std	Z+3, r1	; 0x03
    _address.bytes[2] = third_octet;
     5c6:	14 82       	std	Z+4, r1	; 0x04
    _address.bytes[3] = fourth_octet;
     5c8:	15 82       	std	Z+5, r1	; 0x05
     5ca:	08 95       	ret

000005cc <initVariant>:
int atexit(void (* /*func*/ )()) { return 0; }

// Weak empty variant initialization function.
// May be redefined by variant files.
void initVariant() __attribute__((weak));
void initVariant() { }
     5cc:	08 95       	ret

000005ce <main>:

int main(void)
{
	init();
     5ce:	22 d2       	rcall	.+1092   	; 0xa14 <init>

	initVariant();
     5d0:	fd df       	rcall	.-6      	; 0x5cc <initVariant>

#if defined(USBCON)
	USBDevice.attach();
#endif
	
	setup();
     5d2:	7f dd       	rcall	.-1282   	; 0xd2 <setup>
    
	for (;;) {
		loop();
		if (serialEventRun) serialEventRun();
     5d4:	cd ef       	ldi	r28, 0xFD	; 253
     5d6:	d0 e0       	ldi	r29, 0x00	; 0
#endif
	
	setup();
    
	for (;;) {
		loop();
     5d8:	93 dd       	rcall	.-1242   	; 0x100 <loop>
		if (serialEventRun) serialEventRun();
     5da:	20 97       	sbiw	r28, 0x00	; 0
     5dc:	e9 f3       	breq	.-6      	; 0x5d8 <main+0xa>
     5de:	0d de       	rcall	.-998    	; 0x1fa <_Z14serialEventRunv>
     5e0:	fb cf       	rjmp	.-10     	; 0x5d8 <main+0xa>

000005e2 <_ZN5Print5writeEPKhj>:

// Public Methods //////////////////////////////////////////////////////////////

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
{
     5e2:	cf 92       	push	r12
     5e4:	df 92       	push	r13
     5e6:	ef 92       	push	r14
     5e8:	ff 92       	push	r15
     5ea:	0f 93       	push	r16
     5ec:	1f 93       	push	r17
     5ee:	cf 93       	push	r28
     5f0:	df 93       	push	r29
  size_t n = 0;
  while (size--) {
     5f2:	41 15       	cp	r20, r1
     5f4:	51 05       	cpc	r21, r1
     5f6:	b1 f0       	breq	.+44     	; 0x624 <_ZN5Print5writeEPKhj+0x42>
     5f8:	8c 01       	movw	r16, r24
     5fa:	e6 2e       	mov	r14, r22
     5fc:	f7 2e       	mov	r15, r23
     5fe:	ea 01       	movw	r28, r20
     600:	c1 2c       	mov	r12, r1
     602:	d1 2c       	mov	r13, r1
    n += write(*buffer++);
     604:	d7 01       	movw	r26, r14
     606:	6d 91       	ld	r22, X+
     608:	7d 01       	movw	r14, r26
     60a:	d8 01       	movw	r26, r16
     60c:	ed 91       	ld	r30, X+
     60e:	fc 91       	ld	r31, X
     610:	01 90       	ld	r0, Z+
     612:	f0 81       	ld	r31, Z
     614:	e0 2d       	mov	r30, r0
     616:	c8 01       	movw	r24, r16
     618:	09 95       	icall
     61a:	c8 0e       	add	r12, r24
     61c:	d9 1e       	adc	r13, r25
     61e:	21 97       	sbiw	r28, 0x01	; 1

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
{
  size_t n = 0;
  while (size--) {
     620:	89 f7       	brne	.-30     	; 0x604 <_ZN5Print5writeEPKhj+0x22>
     622:	02 c0       	rjmp	.+4      	; 0x628 <_ZN5Print5writeEPKhj+0x46>
// Public Methods //////////////////////////////////////////////////////////////

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
{
  size_t n = 0;
     624:	c1 2c       	mov	r12, r1
     626:	d1 2c       	mov	r13, r1
  while (size--) {
    n += write(*buffer++);
  }
  return n;
}
     628:	c6 01       	movw	r24, r12
     62a:	df 91       	pop	r29
     62c:	cf 91       	pop	r28
     62e:	1f 91       	pop	r17
     630:	0f 91       	pop	r16
     632:	ff 90       	pop	r15
     634:	ef 90       	pop	r14
     636:	df 90       	pop	r13
     638:	cf 90       	pop	r12
     63a:	08 95       	ret

0000063c <_ZN5Print5printEPKc>:
    int getWriteError() { return write_error; }
    void clearWriteError() { setWriteError(0); }
  
    virtual size_t write(uint8_t) = 0;
    size_t write(const char *str) {
      if (str == NULL) return 0;
     63c:	61 15       	cp	r22, r1
     63e:	71 05       	cpc	r23, r1
     640:	81 f0       	breq	.+32     	; 0x662 <_ZN5Print5printEPKc+0x26>
      return write((const uint8_t *)str, strlen(str));
     642:	fb 01       	movw	r30, r22
     644:	01 90       	ld	r0, Z+
     646:	00 20       	and	r0, r0
     648:	e9 f7       	brne	.-6      	; 0x644 <_ZN5Print5printEPKc+0x8>
     64a:	31 97       	sbiw	r30, 0x01	; 1
     64c:	af 01       	movw	r20, r30
     64e:	46 1b       	sub	r20, r22
     650:	57 0b       	sbc	r21, r23
     652:	dc 01       	movw	r26, r24
     654:	ed 91       	ld	r30, X+
     656:	fc 91       	ld	r31, X
     658:	02 80       	ldd	r0, Z+2	; 0x02
     65a:	f3 81       	ldd	r31, Z+3	; 0x03
     65c:	e0 2d       	mov	r30, r0
     65e:	09 95       	icall
     660:	08 95       	ret
    int getWriteError() { return write_error; }
    void clearWriteError() { setWriteError(0); }
  
    virtual size_t write(uint8_t) = 0;
    size_t write(const char *str) {
      if (str == NULL) return 0;
     662:	80 e0       	ldi	r24, 0x00	; 0
     664:	90 e0       	ldi	r25, 0x00	; 0
}

size_t Print::print(const char str[])
{
  return write(str);
}
     666:	08 95       	ret

00000668 <_ZN5Print5printEc>:

size_t Print::print(char c)
{
  return write(c);
     668:	dc 01       	movw	r26, r24
     66a:	ed 91       	ld	r30, X+
     66c:	fc 91       	ld	r31, X
     66e:	01 90       	ld	r0, Z+
     670:	f0 81       	ld	r31, Z
     672:	e0 2d       	mov	r30, r0
     674:	09 95       	icall
}
     676:	08 95       	ret

00000678 <_ZN5Print7printlnEv>:
      return write((const uint8_t *)str, strlen(str));
     678:	dc 01       	movw	r26, r24
     67a:	ed 91       	ld	r30, X+
     67c:	fc 91       	ld	r31, X
     67e:	02 80       	ldd	r0, Z+2	; 0x02
     680:	f3 81       	ldd	r31, Z+3	; 0x03
     682:	e0 2d       	mov	r30, r0
     684:	42 e0       	ldi	r20, 0x02	; 2
     686:	50 e0       	ldi	r21, 0x00	; 0
     688:	67 ee       	ldi	r22, 0xE7	; 231
     68a:	70 e0       	ldi	r23, 0x00	; 0
     68c:	09 95       	icall
}

size_t Print::println(void)
{
  return write("\r\n");
}
     68e:	08 95       	ret

00000690 <_ZN5Print7printlnEPKc>:
  n += println();
  return n;
}

size_t Print::println(const char c[])
{
     690:	0f 93       	push	r16
     692:	1f 93       	push	r17
     694:	cf 93       	push	r28
     696:	df 93       	push	r29
     698:	ec 01       	movw	r28, r24
  size_t n = print(c);
     69a:	d0 df       	rcall	.-96     	; 0x63c <_ZN5Print5printEPKc>
     69c:	8c 01       	movw	r16, r24
  n += println();
     69e:	ce 01       	movw	r24, r28
     6a0:	eb df       	rcall	.-42     	; 0x678 <_ZN5Print7printlnEv>
  return n;
}
     6a2:	80 0f       	add	r24, r16
     6a4:	91 1f       	adc	r25, r17
     6a6:	df 91       	pop	r29
     6a8:	cf 91       	pop	r28
     6aa:	1f 91       	pop	r17
     6ac:	0f 91       	pop	r16
     6ae:	08 95       	ret

000006b0 <_ZN5Print11printNumberEmh>:
  return n;
}

// Private Methods /////////////////////////////////////////////////////////////

size_t Print::printNumber(unsigned long n, uint8_t base) {
     6b0:	4f 92       	push	r4
     6b2:	5f 92       	push	r5
     6b4:	6f 92       	push	r6
     6b6:	7f 92       	push	r7
     6b8:	9f 92       	push	r9
     6ba:	af 92       	push	r10
     6bc:	bf 92       	push	r11
     6be:	cf 92       	push	r12
     6c0:	df 92       	push	r13
     6c2:	ef 92       	push	r14
     6c4:	ff 92       	push	r15
     6c6:	0f 93       	push	r16
     6c8:	1f 93       	push	r17
     6ca:	cf 93       	push	r28
     6cc:	df 93       	push	r29
     6ce:	cd b7       	in	r28, 0x3d	; 61
     6d0:	de b7       	in	r29, 0x3e	; 62
     6d2:	a1 97       	sbiw	r28, 0x21	; 33
     6d4:	0f b6       	in	r0, 0x3f	; 63
     6d6:	f8 94       	cli
     6d8:	de bf       	out	0x3e, r29	; 62
     6da:	0f be       	out	0x3f, r0	; 63
     6dc:	cd bf       	out	0x3d, r28	; 61
     6de:	5c 01       	movw	r10, r24
     6e0:	6a 01       	movw	r12, r20
     6e2:	7b 01       	movw	r14, r22
     6e4:	92 2e       	mov	r9, r18
  char buf[8 * sizeof(long) + 1]; // Assumes 8-bit chars plus zero byte.
  char *str = &buf[sizeof(buf) - 1];

  *str = '\0';
     6e6:	19 a2       	std	Y+33, r1	; 0x21

  // prevent crash if called with base == 1
  if (base < 2) base = 10;
     6e8:	81 e0       	ldi	r24, 0x01	; 1
     6ea:	82 17       	cp	r24, r18
     6ec:	20 f0       	brcs	.+8      	; 0x6f6 <_ZN5Print11printNumberEmh+0x46>
     6ee:	0f 2e       	mov	r0, r31
     6f0:	fa e0       	ldi	r31, 0x0A	; 10
     6f2:	9f 2e       	mov	r9, r31
     6f4:	f0 2d       	mov	r31, r0
     6f6:	8e 01       	movw	r16, r28
     6f8:	0f 5d       	subi	r16, 0xDF	; 223
     6fa:	1f 4f       	sbci	r17, 0xFF	; 255

  do {
    unsigned long m = n;
    n /= base;
     6fc:	49 2c       	mov	r4, r9
     6fe:	51 2c       	mov	r5, r1
     700:	61 2c       	mov	r6, r1
     702:	71 2c       	mov	r7, r1
     704:	c7 01       	movw	r24, r14
     706:	b6 01       	movw	r22, r12
     708:	a3 01       	movw	r20, r6
     70a:	92 01       	movw	r18, r4
     70c:	0f d6       	rcall	.+3102   	; 0x132c <__udivmodsi4>
    char c = m - base * n;
     70e:	8c 2d       	mov	r24, r12
     710:	92 9e       	mul	r9, r18
     712:	80 19       	sub	r24, r0
     714:	11 24       	eor	r1, r1
    *--str = c < 10 ? c + '0' : c + 'A' - 10;
     716:	01 50       	subi	r16, 0x01	; 1
     718:	11 09       	sbc	r17, r1
     71a:	8a 30       	cpi	r24, 0x0A	; 10
     71c:	10 f4       	brcc	.+4      	; 0x722 <_ZN5Print11printNumberEmh+0x72>
     71e:	80 5d       	subi	r24, 0xD0	; 208
     720:	01 c0       	rjmp	.+2      	; 0x724 <_ZN5Print11printNumberEmh+0x74>
     722:	89 5c       	subi	r24, 0xC9	; 201
     724:	d8 01       	movw	r26, r16
     726:	8c 93       	st	X, r24
  // prevent crash if called with base == 1
  if (base < 2) base = 10;

  do {
    unsigned long m = n;
    n /= base;
     728:	c2 2e       	mov	r12, r18
     72a:	d3 2e       	mov	r13, r19
     72c:	e4 2e       	mov	r14, r20
     72e:	f5 2e       	mov	r15, r21
  *str = '\0';

  // prevent crash if called with base == 1
  if (base < 2) base = 10;

  do {
     730:	c1 14       	cp	r12, r1
     732:	d1 04       	cpc	r13, r1
     734:	e1 04       	cpc	r14, r1
     736:	f1 04       	cpc	r15, r1
     738:	29 f7       	brne	.-54     	; 0x704 <_ZN5Print11printNumberEmh+0x54>
    int getWriteError() { return write_error; }
    void clearWriteError() { setWriteError(0); }
  
    virtual size_t write(uint8_t) = 0;
    size_t write(const char *str) {
      if (str == NULL) return 0;
     73a:	01 15       	cp	r16, r1
     73c:	11 05       	cpc	r17, r1
     73e:	91 f0       	breq	.+36     	; 0x764 <_ZN5Print11printNumberEmh+0xb4>
      return write((const uint8_t *)str, strlen(str));
     740:	f8 01       	movw	r30, r16
     742:	01 90       	ld	r0, Z+
     744:	00 20       	and	r0, r0
     746:	e9 f7       	brne	.-6      	; 0x742 <_ZN5Print11printNumberEmh+0x92>
     748:	31 97       	sbiw	r30, 0x01	; 1
     74a:	af 01       	movw	r20, r30
     74c:	40 1b       	sub	r20, r16
     74e:	51 0b       	sbc	r21, r17
     750:	d5 01       	movw	r26, r10
     752:	ed 91       	ld	r30, X+
     754:	fc 91       	ld	r31, X
     756:	02 80       	ldd	r0, Z+2	; 0x02
     758:	f3 81       	ldd	r31, Z+3	; 0x03
     75a:	e0 2d       	mov	r30, r0
     75c:	b8 01       	movw	r22, r16
     75e:	c5 01       	movw	r24, r10
     760:	09 95       	icall
     762:	02 c0       	rjmp	.+4      	; 0x768 <_ZN5Print11printNumberEmh+0xb8>
    int getWriteError() { return write_error; }
    void clearWriteError() { setWriteError(0); }
  
    virtual size_t write(uint8_t) = 0;
    size_t write(const char *str) {
      if (str == NULL) return 0;
     764:	80 e0       	ldi	r24, 0x00	; 0
     766:	90 e0       	ldi	r25, 0x00	; 0
    char c = m - base * n;
    *--str = c < 10 ? c + '0' : c + 'A' - 10;
  } while(n);

  return write(str);
}
     768:	a1 96       	adiw	r28, 0x21	; 33
     76a:	0f b6       	in	r0, 0x3f	; 63
     76c:	f8 94       	cli
     76e:	de bf       	out	0x3e, r29	; 62
     770:	0f be       	out	0x3f, r0	; 63
     772:	cd bf       	out	0x3d, r28	; 61
     774:	df 91       	pop	r29
     776:	cf 91       	pop	r28
     778:	1f 91       	pop	r17
     77a:	0f 91       	pop	r16
     77c:	ff 90       	pop	r15
     77e:	ef 90       	pop	r14
     780:	df 90       	pop	r13
     782:	cf 90       	pop	r12
     784:	bf 90       	pop	r11
     786:	af 90       	pop	r10
     788:	9f 90       	pop	r9
     78a:	7f 90       	pop	r7
     78c:	6f 90       	pop	r6
     78e:	5f 90       	pop	r5
     790:	4f 90       	pop	r4
     792:	08 95       	ret

00000794 <_ZN5Print5printEmi>:
  }
}

size_t Print::print(unsigned long n, int base)
{
  if (base == 0) return write(n);
     794:	21 15       	cp	r18, r1
     796:	31 05       	cpc	r19, r1
     798:	49 f4       	brne	.+18     	; 0x7ac <_ZN5Print5printEmi+0x18>
     79a:	dc 01       	movw	r26, r24
     79c:	ed 91       	ld	r30, X+
     79e:	fc 91       	ld	r31, X
     7a0:	01 90       	ld	r0, Z+
     7a2:	f0 81       	ld	r31, Z
     7a4:	e0 2d       	mov	r30, r0
     7a6:	64 2f       	mov	r22, r20
     7a8:	09 95       	icall
     7aa:	08 95       	ret
  else return printNumber(n, base);
     7ac:	81 df       	rcall	.-254    	; 0x6b0 <_ZN5Print11printNumberEmh>
}
     7ae:	08 95       	ret

000007b0 <_ZN5Print5printEhi>:
{
  return write(c);
}

size_t Print::print(unsigned char b, int base)
{
     7b0:	9a 01       	movw	r18, r20
  return print((unsigned long) b, base);
     7b2:	46 2f       	mov	r20, r22
     7b4:	50 e0       	ldi	r21, 0x00	; 0
     7b6:	60 e0       	ldi	r22, 0x00	; 0
     7b8:	70 e0       	ldi	r23, 0x00	; 0
     7ba:	ec df       	rcall	.-40     	; 0x794 <_ZN5Print5printEmi>
}
     7bc:	08 95       	ret

000007be <_Z12disableTimerh>:
// XXX: this function only works properly for timer 2 (the only one we use
// currently).  for the others, it should end the tone, but won't restore
// proper PWM functionality for the timer.
void disableTimer(uint8_t _timer)
{
  switch (_timer)
     7be:	81 30       	cpi	r24, 0x01	; 1
     7c0:	31 f0       	breq	.+12     	; 0x7ce <_Z12disableTimerh+0x10>
     7c2:	18 f0       	brcs	.+6      	; 0x7ca <_Z12disableTimerh+0xc>
     7c4:	82 30       	cpi	r24, 0x02	; 2
     7c6:	39 f0       	breq	.+14     	; 0x7d6 <_Z12disableTimerh+0x18>
     7c8:	08 95       	ret
  {
    case 0:
      #if defined(TIMSK0)
        TIMSK0 = 0;
      #elif defined(TIMSK)
        TIMSK = 0; // atmega32
     7ca:	19 be       	out	0x39, r1	; 57
      #endif
      break;
     7cc:	08 95       	ret

#if defined(TIMSK1) && defined(OCIE1A)
    case 1:
      bitWrite(TIMSK1, OCIE1A, 0);
     7ce:	89 b7       	in	r24, 0x39	; 57
     7d0:	8f 7e       	andi	r24, 0xEF	; 239
     7d2:	89 bf       	out	0x39, r24	; 57
      break;
     7d4:	08 95       	ret
#endif

    case 2:
      #if defined(TIMSK2) && defined(OCIE2A)
        bitWrite(TIMSK2, OCIE2A, 0); // disable interrupt
     7d6:	89 b7       	in	r24, 0x39	; 57
     7d8:	8f 77       	andi	r24, 0x7F	; 127
     7da:	89 bf       	out	0x39, r24	; 57
      #endif
      #if defined(TCCR2A) && defined(WGM20)
        TCCR2A = (1 << WGM20);
     7dc:	80 e4       	ldi	r24, 0x40	; 64
     7de:	85 bd       	out	0x25, r24	; 37
      #endif
      #if defined(TCCR2B) && defined(CS22)
        TCCR2B = (TCCR2B & 0b11111000) | (1 << CS22);
     7e0:	85 b5       	in	r24, 0x25	; 37
     7e2:	88 7f       	andi	r24, 0xF8	; 248
     7e4:	84 60       	ori	r24, 0x04	; 4
     7e6:	85 bd       	out	0x25, r24	; 37
      #endif
      #if defined(OCR2A)
        OCR2A = 0;
     7e8:	13 bc       	out	0x23, r1	; 35
     7ea:	08 95       	ret

000007ec <_Z6noToneh>:
  }
}


void noTone(uint8_t _pin)
{
     7ec:	cf 93       	push	r28
     7ee:	c8 2f       	mov	r28, r24
  int8_t _timer = -1;
  
  for (int i = 0; i < AVAILABLE_TONE_PINS; i++) {
    if (tone_pins[i] == _pin) {
     7f0:	80 91 60 00 	lds	r24, 0x0060
     7f4:	8c 13       	cpse	r24, r28
     7f6:	08 c0       	rjmp	.+16     	; 0x808 <_Z6noToneh+0x1c>
      _timer = pgm_read_byte(tone_pin_to_timer_PGM + i);
     7f8:	e6 e2       	ldi	r30, 0x26	; 38
     7fa:	f0 e0       	ldi	r31, 0x00	; 0
     7fc:	e4 91       	lpm	r30, Z
     7fe:	8e 2f       	mov	r24, r30
      tone_pins[i] = 255;
     800:	9f ef       	ldi	r25, 0xFF	; 255
     802:	90 93 60 00 	sts	0x0060, r25
     806:	01 c0       	rjmp	.+2      	; 0x80a <_Z6noToneh+0x1e>
     808:	8f ef       	ldi	r24, 0xFF	; 255
    }
  }
  
  disableTimer(_timer);
     80a:	d9 df       	rcall	.-78     	; 0x7be <_Z12disableTimerh>

  digitalWrite(_pin, 0);
     80c:	60 e0       	ldi	r22, 0x00	; 0
     80e:	8c 2f       	mov	r24, r28
     810:	72 d1       	rcall	.+740    	; 0xaf6 <digitalWrite>
}
     812:	cf 91       	pop	r28
     814:	08 95       	ret

00000816 <__vector_3>:
#endif


#ifdef USE_TIMER2
ISR(TIMER2_COMPA_vect)
{
     816:	1f 92       	push	r1
     818:	0f 92       	push	r0
     81a:	0f b6       	in	r0, 0x3f	; 63
     81c:	0f 92       	push	r0
     81e:	11 24       	eor	r1, r1
     820:	2f 93       	push	r18
     822:	3f 93       	push	r19
     824:	4f 93       	push	r20
     826:	5f 93       	push	r21
     828:	6f 93       	push	r22
     82a:	7f 93       	push	r23
     82c:	8f 93       	push	r24
     82e:	9f 93       	push	r25
     830:	af 93       	push	r26
     832:	bf 93       	push	r27
     834:	ef 93       	push	r30
     836:	ff 93       	push	r31

  if (timer2_toggle_count != 0)
     838:	80 91 ae 01 	lds	r24, 0x01AE
     83c:	90 91 af 01 	lds	r25, 0x01AF
     840:	a0 91 b0 01 	lds	r26, 0x01B0
     844:	b0 91 b1 01 	lds	r27, 0x01B1
     848:	89 2b       	or	r24, r25
     84a:	8a 2b       	or	r24, r26
     84c:	8b 2b       	or	r24, r27
     84e:	51 f1       	breq	.+84     	; 0x8a4 <__vector_3+0x8e>
  {
    // toggle the pin
    *timer2_pin_port ^= timer2_pin_mask;
     850:	80 91 ab 01 	lds	r24, 0x01AB
     854:	e0 91 ac 01 	lds	r30, 0x01AC
     858:	f0 91 ad 01 	lds	r31, 0x01AD
     85c:	90 81       	ld	r25, Z
     85e:	89 27       	eor	r24, r25
     860:	80 83       	st	Z, r24

    if (timer2_toggle_count > 0)
     862:	80 91 ae 01 	lds	r24, 0x01AE
     866:	90 91 af 01 	lds	r25, 0x01AF
     86a:	a0 91 b0 01 	lds	r26, 0x01B0
     86e:	b0 91 b1 01 	lds	r27, 0x01B1
     872:	18 16       	cp	r1, r24
     874:	19 06       	cpc	r1, r25
     876:	1a 06       	cpc	r1, r26
     878:	1b 06       	cpc	r1, r27
     87a:	bc f4       	brge	.+46     	; 0x8aa <__vector_3+0x94>
      timer2_toggle_count--;
     87c:	80 91 ae 01 	lds	r24, 0x01AE
     880:	90 91 af 01 	lds	r25, 0x01AF
     884:	a0 91 b0 01 	lds	r26, 0x01B0
     888:	b0 91 b1 01 	lds	r27, 0x01B1
     88c:	01 97       	sbiw	r24, 0x01	; 1
     88e:	a1 09       	sbc	r26, r1
     890:	b1 09       	sbc	r27, r1
     892:	80 93 ae 01 	sts	0x01AE, r24
     896:	90 93 af 01 	sts	0x01AF, r25
     89a:	a0 93 b0 01 	sts	0x01B0, r26
     89e:	b0 93 b1 01 	sts	0x01B1, r27
     8a2:	03 c0       	rjmp	.+6      	; 0x8aa <__vector_3+0x94>
  else
  {
    // need to call noTone() so that the tone_pins[] entry is reset, so the
    // timer gets initialized next time we call tone().
    // XXX: this assumes timer 2 is always the first one used.
    noTone(tone_pins[0]);
     8a4:	80 91 60 00 	lds	r24, 0x0060
     8a8:	a1 df       	rcall	.-190    	; 0x7ec <_Z6noToneh>
//    disableTimer(2);
//    *timer2_pin_port &= ~(timer2_pin_mask);  // keep pin low after stop
  }
}
     8aa:	ff 91       	pop	r31
     8ac:	ef 91       	pop	r30
     8ae:	bf 91       	pop	r27
     8b0:	af 91       	pop	r26
     8b2:	9f 91       	pop	r25
     8b4:	8f 91       	pop	r24
     8b6:	7f 91       	pop	r23
     8b8:	6f 91       	pop	r22
     8ba:	5f 91       	pop	r21
     8bc:	4f 91       	pop	r20
     8be:	3f 91       	pop	r19
     8c0:	2f 91       	pop	r18
     8c2:	0f 90       	pop	r0
     8c4:	0f be       	out	0x3f, r0	; 63
     8c6:	0f 90       	pop	r0
     8c8:	1f 90       	pop	r1
     8ca:	18 95       	reti

000008cc <__vector_1>:
    intFunc[EXTERNAL_INT_7]();
}

#else

ISR(INT0_vect) {
     8cc:	1f 92       	push	r1
     8ce:	0f 92       	push	r0
     8d0:	0f b6       	in	r0, 0x3f	; 63
     8d2:	0f 92       	push	r0
     8d4:	11 24       	eor	r1, r1
     8d6:	2f 93       	push	r18
     8d8:	3f 93       	push	r19
     8da:	4f 93       	push	r20
     8dc:	5f 93       	push	r21
     8de:	6f 93       	push	r22
     8e0:	7f 93       	push	r23
     8e2:	8f 93       	push	r24
     8e4:	9f 93       	push	r25
     8e6:	af 93       	push	r26
     8e8:	bf 93       	push	r27
     8ea:	ef 93       	push	r30
     8ec:	ff 93       	push	r31
  if(intFunc[EXTERNAL_INT_0])
     8ee:	80 91 b2 01 	lds	r24, 0x01B2
     8f2:	90 91 b3 01 	lds	r25, 0x01B3
     8f6:	89 2b       	or	r24, r25
     8f8:	29 f0       	breq	.+10     	; 0x904 <__vector_1+0x38>
    intFunc[EXTERNAL_INT_0]();
     8fa:	e0 91 b2 01 	lds	r30, 0x01B2
     8fe:	f0 91 b3 01 	lds	r31, 0x01B3
     902:	09 95       	icall
}
     904:	ff 91       	pop	r31
     906:	ef 91       	pop	r30
     908:	bf 91       	pop	r27
     90a:	af 91       	pop	r26
     90c:	9f 91       	pop	r25
     90e:	8f 91       	pop	r24
     910:	7f 91       	pop	r23
     912:	6f 91       	pop	r22
     914:	5f 91       	pop	r21
     916:	4f 91       	pop	r20
     918:	3f 91       	pop	r19
     91a:	2f 91       	pop	r18
     91c:	0f 90       	pop	r0
     91e:	0f be       	out	0x3f, r0	; 63
     920:	0f 90       	pop	r0
     922:	1f 90       	pop	r1
     924:	18 95       	reti

00000926 <__vector_2>:

ISR(INT1_vect) {
     926:	1f 92       	push	r1
     928:	0f 92       	push	r0
     92a:	0f b6       	in	r0, 0x3f	; 63
     92c:	0f 92       	push	r0
     92e:	11 24       	eor	r1, r1
     930:	2f 93       	push	r18
     932:	3f 93       	push	r19
     934:	4f 93       	push	r20
     936:	5f 93       	push	r21
     938:	6f 93       	push	r22
     93a:	7f 93       	push	r23
     93c:	8f 93       	push	r24
     93e:	9f 93       	push	r25
     940:	af 93       	push	r26
     942:	bf 93       	push	r27
     944:	ef 93       	push	r30
     946:	ff 93       	push	r31
  if(intFunc[EXTERNAL_INT_1])
     948:	80 91 b4 01 	lds	r24, 0x01B4
     94c:	90 91 b5 01 	lds	r25, 0x01B5
     950:	89 2b       	or	r24, r25
     952:	29 f0       	breq	.+10     	; 0x95e <__vector_2+0x38>
    intFunc[EXTERNAL_INT_1]();
     954:	e0 91 b4 01 	lds	r30, 0x01B4
     958:	f0 91 b5 01 	lds	r31, 0x01B5
     95c:	09 95       	icall
}
     95e:	ff 91       	pop	r31
     960:	ef 91       	pop	r30
     962:	bf 91       	pop	r27
     964:	af 91       	pop	r26
     966:	9f 91       	pop	r25
     968:	8f 91       	pop	r24
     96a:	7f 91       	pop	r23
     96c:	6f 91       	pop	r22
     96e:	5f 91       	pop	r21
     970:	4f 91       	pop	r20
     972:	3f 91       	pop	r19
     974:	2f 91       	pop	r18
     976:	0f 90       	pop	r0
     978:	0f be       	out	0x3f, r0	; 63
     97a:	0f 90       	pop	r0
     97c:	1f 90       	pop	r1
     97e:	18 95       	reti

00000980 <__vector_9>:
#if defined(__AVR_ATtiny24__) || defined(__AVR_ATtiny44__) || defined(__AVR_ATtiny84__)|| defined(__AVR_ATtiny13__)
ISR(TIM0_OVF_vect)
#else
ISR(TIMER0_OVF_vect)
#endif
{
     980:	1f 92       	push	r1
     982:	0f 92       	push	r0
     984:	0f b6       	in	r0, 0x3f	; 63
     986:	0f 92       	push	r0
     988:	11 24       	eor	r1, r1
     98a:	2f 93       	push	r18
     98c:	3f 93       	push	r19
     98e:	8f 93       	push	r24
     990:	9f 93       	push	r25
     992:	af 93       	push	r26
     994:	bf 93       	push	r27
	// copy these to local variables so they can be stored in registers
	// (volatile variables must be read from memory on every access)
	unsigned long m = timer0_millis;
     996:	80 91 b7 01 	lds	r24, 0x01B7
     99a:	90 91 b8 01 	lds	r25, 0x01B8
     99e:	a0 91 b9 01 	lds	r26, 0x01B9
     9a2:	b0 91 ba 01 	lds	r27, 0x01BA
	unsigned char f = timer0_fract;
     9a6:	30 91 b6 01 	lds	r19, 0x01B6

	m += MILLIS_INC;
	f += FRACT_INC;
     9aa:	23 e0       	ldi	r18, 0x03	; 3
     9ac:	23 0f       	add	r18, r19
	if (f >= FRACT_MAX) {
     9ae:	2d 37       	cpi	r18, 0x7D	; 125
     9b0:	20 f4       	brcc	.+8      	; 0x9ba <__vector_9+0x3a>
	// copy these to local variables so they can be stored in registers
	// (volatile variables must be read from memory on every access)
	unsigned long m = timer0_millis;
	unsigned char f = timer0_fract;

	m += MILLIS_INC;
     9b2:	01 96       	adiw	r24, 0x01	; 1
     9b4:	a1 1d       	adc	r26, r1
     9b6:	b1 1d       	adc	r27, r1
     9b8:	05 c0       	rjmp	.+10     	; 0x9c4 <__vector_9+0x44>
	f += FRACT_INC;
	if (f >= FRACT_MAX) {
		f -= FRACT_MAX;
     9ba:	26 e8       	ldi	r18, 0x86	; 134
     9bc:	23 0f       	add	r18, r19
		m += 1;
     9be:	02 96       	adiw	r24, 0x02	; 2
     9c0:	a1 1d       	adc	r26, r1
     9c2:	b1 1d       	adc	r27, r1
	}

	timer0_fract = f;
     9c4:	20 93 b6 01 	sts	0x01B6, r18
	timer0_millis = m;
     9c8:	80 93 b7 01 	sts	0x01B7, r24
     9cc:	90 93 b8 01 	sts	0x01B8, r25
     9d0:	a0 93 b9 01 	sts	0x01B9, r26
     9d4:	b0 93 ba 01 	sts	0x01BA, r27
	timer0_overflow_count++;
     9d8:	80 91 bb 01 	lds	r24, 0x01BB
     9dc:	90 91 bc 01 	lds	r25, 0x01BC
     9e0:	a0 91 bd 01 	lds	r26, 0x01BD
     9e4:	b0 91 be 01 	lds	r27, 0x01BE
     9e8:	01 96       	adiw	r24, 0x01	; 1
     9ea:	a1 1d       	adc	r26, r1
     9ec:	b1 1d       	adc	r27, r1
     9ee:	80 93 bb 01 	sts	0x01BB, r24
     9f2:	90 93 bc 01 	sts	0x01BC, r25
     9f6:	a0 93 bd 01 	sts	0x01BD, r26
     9fa:	b0 93 be 01 	sts	0x01BE, r27
}
     9fe:	bf 91       	pop	r27
     a00:	af 91       	pop	r26
     a02:	9f 91       	pop	r25
     a04:	8f 91       	pop	r24
     a06:	3f 91       	pop	r19
     a08:	2f 91       	pop	r18
     a0a:	0f 90       	pop	r0
     a0c:	0f be       	out	0x3f, r0	; 63
     a0e:	0f 90       	pop	r0
     a10:	1f 90       	pop	r1
     a12:	18 95       	reti

00000a14 <init>:

void init()
{
	// this needs to be called before setup() or some functions won't
	// work there
	sei();
     a14:	78 94       	sei
#if defined(__AVR_ATmega128__)
	// CPU specific: different values for the ATmega128
	sbi(TCCR0, CS02);
#elif defined(TCCR0) && defined(CS01) && defined(CS00)
	// this combination is for the standard atmega8
	sbi(TCCR0, CS01);
     a16:	83 b7       	in	r24, 0x33	; 51
     a18:	82 60       	ori	r24, 0x02	; 2
     a1a:	83 bf       	out	0x33, r24	; 51
	sbi(TCCR0, CS00);
     a1c:	83 b7       	in	r24, 0x33	; 51
     a1e:	81 60       	ori	r24, 0x01	; 1
     a20:	83 bf       	out	0x33, r24	; 51
	#error Timer 0 prescale factor 64 not set correctly
#endif

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	sbi(TIMSK, TOIE0);
     a22:	89 b7       	in	r24, 0x39	; 57
     a24:	81 60       	ori	r24, 0x01	; 1
     a26:	89 bf       	out	0x39, r24	; 57
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
     a28:	1e bc       	out	0x2e, r1	; 46

	// set timer 1 prescale factor to 64
	sbi(TCCR1B, CS11);
     a2a:	8e b5       	in	r24, 0x2e	; 46
     a2c:	82 60       	ori	r24, 0x02	; 2
     a2e:	8e bd       	out	0x2e, r24	; 46
#if F_CPU >= 8000000L
	sbi(TCCR1B, CS10);
     a30:	8e b5       	in	r24, 0x2e	; 46
     a32:	81 60       	ori	r24, 0x01	; 1
     a34:	8e bd       	out	0x2e, r24	; 46
	sbi(TCCR1, CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	sbi(TCCR1A, WGM10);
     a36:	8f b5       	in	r24, 0x2f	; 47
     a38:	81 60       	ori	r24, 0x01	; 1
     a3a:	8f bd       	out	0x2f, r24	; 47
	#warning this needs to be finished
#endif

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	sbi(TCCR2, CS22);
     a3c:	85 b5       	in	r24, 0x25	; 37
     a3e:	84 60       	ori	r24, 0x04	; 4
     a40:	85 bd       	out	0x25, r24	; 37
	#warning Timer 2 not finished (may not be present on this CPU)
#endif

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	sbi(TCCR2, WGM20);
     a42:	85 b5       	in	r24, 0x25	; 37
     a44:	80 64       	ori	r24, 0x40	; 64
     a46:	85 bd       	out	0x25, r24	; 37
#endif

#if defined(ADCSRA)
	// set a2d prescaler so we are inside the desired 50-200 KHz range.
	#if F_CPU >= 16000000 // 16 MHz / 128 = 125 KHz
		sbi(ADCSRA, ADPS2);
     a48:	32 9a       	sbi	0x06, 2	; 6
		sbi(ADCSRA, ADPS1);
     a4a:	31 9a       	sbi	0x06, 1	; 6
		sbi(ADCSRA, ADPS0);
     a4c:	30 9a       	sbi	0x06, 0	; 6
		cbi(ADCSRA, ADPS2);
		cbi(ADCSRA, ADPS1);
		sbi(ADCSRA, ADPS0);
	#endif
	// enable a2d conversions
	sbi(ADCSRA, ADEN);
     a4e:	37 9a       	sbi	0x06, 7	; 6

	// the bootloader connects pins 0 and 1 to the USART; disconnect them
	// here so they can be used as normal digital i/o; they will be
	// reconnected in Serial.begin()
#if defined(UCSRB)
	UCSRB = 0;
     a50:	1a b8       	out	0x0a, r1	; 10
     a52:	08 95       	ret

00000a54 <turnOffPWM>:
//
//static inline void turnOffPWM(uint8_t timer) __attribute__ ((always_inline));
//static inline void turnOffPWM(uint8_t timer)
static void turnOffPWM(uint8_t timer)
{
	switch (timer)
     a54:	84 30       	cpi	r24, 0x04	; 4
     a56:	41 f0       	breq	.+16     	; 0xa68 <turnOffPWM+0x14>
     a58:	86 30       	cpi	r24, 0x06	; 6
     a5a:	51 f0       	breq	.+20     	; 0xa70 <turnOffPWM+0x1c>
     a5c:	83 30       	cpi	r24, 0x03	; 3
     a5e:	59 f4       	brne	.+22     	; 0xa76 <turnOffPWM+0x22>
	{
		#if defined(TCCR1A) && defined(COM1A1)
		case TIMER1A:   cbi(TCCR1A, COM1A1);    break;
     a60:	8f b5       	in	r24, 0x2f	; 47
     a62:	8f 77       	andi	r24, 0x7F	; 127
     a64:	8f bd       	out	0x2f, r24	; 47
     a66:	08 95       	ret
		#endif
		#if defined(TCCR1A) && defined(COM1B1)
		case TIMER1B:   cbi(TCCR1A, COM1B1);    break;
     a68:	8f b5       	in	r24, 0x2f	; 47
     a6a:	8f 7d       	andi	r24, 0xDF	; 223
     a6c:	8f bd       	out	0x2f, r24	; 47
     a6e:	08 95       	ret
		#if defined(TCCR1A) && defined(COM1C1)
		case TIMER1C:   cbi(TCCR1A, COM1C1);    break;
		#endif
		
		#if defined(TCCR2) && defined(COM21)
		case  TIMER2:   cbi(TCCR2, COM21);      break;
     a70:	85 b5       	in	r24, 0x25	; 37
     a72:	8f 7d       	andi	r24, 0xDF	; 223
     a74:	85 bd       	out	0x25, r24	; 37
     a76:	08 95       	ret

00000a78 <pinMode>:
#define ARDUINO_MAIN
#include "wiring_private.h"
#include "pins_arduino.h"

void pinMode(uint8_t pin, uint8_t mode)
{
     a78:	cf 93       	push	r28
     a7a:	df 93       	push	r29
	uint8_t bit = digitalPinToBitMask(pin);
     a7c:	90 e0       	ldi	r25, 0x00	; 0
     a7e:	fc 01       	movw	r30, r24
     a80:	e5 5c       	subi	r30, 0xC5	; 197
     a82:	ff 4f       	sbci	r31, 0xFF	; 255
     a84:	24 91       	lpm	r18, Z
	uint8_t port = digitalPinToPort(pin);
     a86:	fc 01       	movw	r30, r24
     a88:	e1 5b       	subi	r30, 0xB1	; 177
     a8a:	ff 4f       	sbci	r31, 0xFF	; 255
     a8c:	84 91       	lpm	r24, Z
	volatile uint8_t *reg, *out;

	if (port == NOT_A_PIN) return;
     a8e:	88 23       	and	r24, r24
     a90:	79 f1       	breq	.+94     	; 0xaf0 <pinMode+0x78>

	// JWS: can I let the optimizer do this?
	reg = portModeRegister(port);
     a92:	90 e0       	ldi	r25, 0x00	; 0
     a94:	88 0f       	add	r24, r24
     a96:	99 1f       	adc	r25, r25
     a98:	fc 01       	movw	r30, r24
     a9a:	e9 58       	subi	r30, 0x89	; 137
     a9c:	ff 4f       	sbci	r31, 0xFF	; 255
     a9e:	a5 91       	lpm	r26, Z+
     aa0:	b4 91       	lpm	r27, Z
	out = portOutputRegister(port);
     aa2:	fc 01       	movw	r30, r24
     aa4:	e3 59       	subi	r30, 0x93	; 147
     aa6:	ff 4f       	sbci	r31, 0xFF	; 255
     aa8:	c5 91       	lpm	r28, Z+
     aaa:	d4 91       	lpm	r29, Z

	if (mode == INPUT) { 
     aac:	61 11       	cpse	r22, r1
     aae:	0c c0       	rjmp	.+24     	; 0xac8 <pinMode+0x50>
		uint8_t oldSREG = SREG;
     ab0:	9f b7       	in	r25, 0x3f	; 63
                cli();
     ab2:	f8 94       	cli
		*reg &= ~bit;
     ab4:	8c 91       	ld	r24, X
     ab6:	e2 2f       	mov	r30, r18
     ab8:	e0 95       	com	r30
     aba:	8e 23       	and	r24, r30
     abc:	8c 93       	st	X, r24
		*out &= ~bit;
     abe:	28 81       	ld	r18, Y
     ac0:	e2 23       	and	r30, r18
     ac2:	e8 83       	st	Y, r30
		SREG = oldSREG;
     ac4:	9f bf       	out	0x3f, r25	; 63
     ac6:	14 c0       	rjmp	.+40     	; 0xaf0 <pinMode+0x78>
	} else if (mode == INPUT_PULLUP) {
     ac8:	62 30       	cpi	r22, 0x02	; 2
     aca:	61 f4       	brne	.+24     	; 0xae4 <pinMode+0x6c>
		uint8_t oldSREG = SREG;
     acc:	9f b7       	in	r25, 0x3f	; 63
                cli();
     ace:	f8 94       	cli
		*reg &= ~bit;
     ad0:	3c 91       	ld	r19, X
     ad2:	82 2f       	mov	r24, r18
     ad4:	80 95       	com	r24
     ad6:	83 23       	and	r24, r19
     ad8:	8c 93       	st	X, r24
		*out |= bit;
     ada:	e8 81       	ld	r30, Y
     adc:	e2 2b       	or	r30, r18
     ade:	e8 83       	st	Y, r30
		SREG = oldSREG;
     ae0:	9f bf       	out	0x3f, r25	; 63
     ae2:	06 c0       	rjmp	.+12     	; 0xaf0 <pinMode+0x78>
	} else {
		uint8_t oldSREG = SREG;
     ae4:	8f b7       	in	r24, 0x3f	; 63
                cli();
     ae6:	f8 94       	cli
		*reg |= bit;
     ae8:	ec 91       	ld	r30, X
     aea:	e2 2b       	or	r30, r18
     aec:	ec 93       	st	X, r30
		SREG = oldSREG;
     aee:	8f bf       	out	0x3f, r24	; 63
	}
}
     af0:	df 91       	pop	r29
     af2:	cf 91       	pop	r28
     af4:	08 95       	ret

00000af6 <digitalWrite>:
		#endif
	}
}

void digitalWrite(uint8_t pin, uint8_t val)
{
     af6:	1f 93       	push	r17
     af8:	cf 93       	push	r28
     afa:	df 93       	push	r29
	uint8_t timer = digitalPinToTimer(pin);
     afc:	28 2f       	mov	r18, r24
     afe:	30 e0       	ldi	r19, 0x00	; 0
     b00:	f9 01       	movw	r30, r18
     b02:	e9 5d       	subi	r30, 0xD9	; 217
     b04:	ff 4f       	sbci	r31, 0xFF	; 255
     b06:	84 91       	lpm	r24, Z
	uint8_t bit = digitalPinToBitMask(pin);
     b08:	f9 01       	movw	r30, r18
     b0a:	e5 5c       	subi	r30, 0xC5	; 197
     b0c:	ff 4f       	sbci	r31, 0xFF	; 255
     b0e:	14 91       	lpm	r17, Z
	uint8_t port = digitalPinToPort(pin);
     b10:	f9 01       	movw	r30, r18
     b12:	e1 5b       	subi	r30, 0xB1	; 177
     b14:	ff 4f       	sbci	r31, 0xFF	; 255
     b16:	c4 91       	lpm	r28, Z
	volatile uint8_t *out;

	if (port == NOT_A_PIN) return;
     b18:	cc 23       	and	r28, r28
     b1a:	c9 f0       	breq	.+50     	; 0xb4e <digitalWrite+0x58>
     b1c:	d6 2f       	mov	r29, r22

	// If the pin that support PWM output, we need to turn it off
	// before doing a digital write.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);
     b1e:	81 11       	cpse	r24, r1
     b20:	99 df       	rcall	.-206    	; 0xa54 <turnOffPWM>

	out = portOutputRegister(port);
     b22:	ec 2f       	mov	r30, r28
     b24:	f0 e0       	ldi	r31, 0x00	; 0
     b26:	ee 0f       	add	r30, r30
     b28:	ff 1f       	adc	r31, r31
     b2a:	e3 59       	subi	r30, 0x93	; 147
     b2c:	ff 4f       	sbci	r31, 0xFF	; 255
     b2e:	a5 91       	lpm	r26, Z+
     b30:	b4 91       	lpm	r27, Z

	uint8_t oldSREG = SREG;
     b32:	8f b7       	in	r24, 0x3f	; 63
	cli();
     b34:	f8 94       	cli

	if (val == LOW) {
     b36:	d1 11       	cpse	r29, r1
     b38:	06 c0       	rjmp	.+12     	; 0xb46 <digitalWrite+0x50>
		*out &= ~bit;
     b3a:	9c 91       	ld	r25, X
     b3c:	e1 2f       	mov	r30, r17
     b3e:	e0 95       	com	r30
     b40:	e9 23       	and	r30, r25
     b42:	ec 93       	st	X, r30
     b44:	03 c0       	rjmp	.+6      	; 0xb4c <digitalWrite+0x56>
	} else {
		*out |= bit;
     b46:	ec 91       	ld	r30, X
     b48:	e1 2b       	or	r30, r17
     b4a:	ec 93       	st	X, r30
	}

	SREG = oldSREG;
     b4c:	8f bf       	out	0x3f, r24	; 63
}
     b4e:	df 91       	pop	r29
     b50:	cf 91       	pop	r28
     b52:	1f 91       	pop	r17
     b54:	08 95       	ret

00000b56 <digitalRead>:

int digitalRead(uint8_t pin)
{
     b56:	cf 93       	push	r28
     b58:	df 93       	push	r29
	uint8_t timer = digitalPinToTimer(pin);
     b5a:	28 2f       	mov	r18, r24
     b5c:	30 e0       	ldi	r19, 0x00	; 0
     b5e:	f9 01       	movw	r30, r18
     b60:	e9 5d       	subi	r30, 0xD9	; 217
     b62:	ff 4f       	sbci	r31, 0xFF	; 255
     b64:	84 91       	lpm	r24, Z
	uint8_t bit = digitalPinToBitMask(pin);
     b66:	f9 01       	movw	r30, r18
     b68:	e5 5c       	subi	r30, 0xC5	; 197
     b6a:	ff 4f       	sbci	r31, 0xFF	; 255
     b6c:	d4 91       	lpm	r29, Z
	uint8_t port = digitalPinToPort(pin);
     b6e:	f9 01       	movw	r30, r18
     b70:	e1 5b       	subi	r30, 0xB1	; 177
     b72:	ff 4f       	sbci	r31, 0xFF	; 255
     b74:	c4 91       	lpm	r28, Z

	if (port == NOT_A_PIN) return LOW;
     b76:	cc 23       	and	r28, r28
     b78:	89 f0       	breq	.+34     	; 0xb9c <digitalRead+0x46>

	// If the pin that support PWM output, we need to turn it off
	// before getting a digital reading.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);
     b7a:	81 11       	cpse	r24, r1
     b7c:	6b df       	rcall	.-298    	; 0xa54 <turnOffPWM>

	if (*portInputRegister(port) & bit) return HIGH;
     b7e:	ec 2f       	mov	r30, r28
     b80:	f0 e0       	ldi	r31, 0x00	; 0
     b82:	ee 0f       	add	r30, r30
     b84:	ff 1f       	adc	r31, r31
     b86:	ed 59       	subi	r30, 0x9D	; 157
     b88:	ff 4f       	sbci	r31, 0xFF	; 255
     b8a:	a5 91       	lpm	r26, Z+
     b8c:	b4 91       	lpm	r27, Z
     b8e:	ec 91       	ld	r30, X
     b90:	ed 23       	and	r30, r29
     b92:	81 e0       	ldi	r24, 0x01	; 1
     b94:	90 e0       	ldi	r25, 0x00	; 0
     b96:	21 f4       	brne	.+8      	; 0xba0 <digitalRead+0x4a>
     b98:	80 e0       	ldi	r24, 0x00	; 0
     b9a:	02 c0       	rjmp	.+4      	; 0xba0 <digitalRead+0x4a>
{
	uint8_t timer = digitalPinToTimer(pin);
	uint8_t bit = digitalPinToBitMask(pin);
	uint8_t port = digitalPinToPort(pin);

	if (port == NOT_A_PIN) return LOW;
     b9c:	80 e0       	ldi	r24, 0x00	; 0
     b9e:	90 e0       	ldi	r25, 0x00	; 0
	// before getting a digital reading.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);

	if (*portInputRegister(port) & bit) return HIGH;
	return LOW;
}
     ba0:	df 91       	pop	r29
     ba2:	cf 91       	pop	r28
     ba4:	08 95       	ret

00000ba6 <vw_crc>:
// This should only be ever called at user level, not interrupt level
uint16_t vw_crc(uint8_t *ptr, uint8_t count)
{
    uint16_t crc = 0xffff;

    while (count-- > 0) 
     ba6:	2f ef       	ldi	r18, 0xFF	; 255
     ba8:	26 0f       	add	r18, r22
     baa:	66 23       	and	r22, r22
     bac:	c9 f0       	breq	.+50     	; 0xbe0 <vw_crc+0x3a>
     bae:	e8 2f       	mov	r30, r24
     bb0:	f9 2f       	mov	r31, r25
     bb2:	8f ef       	ldi	r24, 0xFF	; 255
     bb4:	9f ef       	ldi	r25, 0xFF	; 255
	crc = _crc_ccitt_update(crc, *ptr++);
     bb6:	31 91       	ld	r19, Z+
        "eor    %A0,__tmp_reg__"

        : "=d" (__ret)
        : "r" (__data), "0" (__crc)
        : "r0"
    );
     bb8:	83 27       	eor	r24, r19
     bba:	08 2e       	mov	r0, r24
     bbc:	82 95       	swap	r24
     bbe:	80 7f       	andi	r24, 0xF0	; 240
     bc0:	80 25       	eor	r24, r0
     bc2:	09 2e       	mov	r0, r25
     bc4:	98 2f       	mov	r25, r24
     bc6:	82 95       	swap	r24
     bc8:	8f 70       	andi	r24, 0x0F	; 15
     bca:	08 26       	eor	r0, r24
     bcc:	86 95       	lsr	r24
     bce:	98 27       	eor	r25, r24
     bd0:	89 27       	eor	r24, r25
     bd2:	88 0f       	add	r24, r24
     bd4:	88 0f       	add	r24, r24
     bd6:	88 0f       	add	r24, r24
     bd8:	80 25       	eor	r24, r0
// This should only be ever called at user level, not interrupt level
uint16_t vw_crc(uint8_t *ptr, uint8_t count)
{
    uint16_t crc = 0xffff;

    while (count-- > 0) 
     bda:	21 50       	subi	r18, 0x01	; 1
     bdc:	60 f7       	brcc	.-40     	; 0xbb6 <vw_crc+0x10>
     bde:	08 95       	ret

// Compute CRC over count bytes.
// This should only be ever called at user level, not interrupt level
uint16_t vw_crc(uint8_t *ptr, uint8_t count)
{
    uint16_t crc = 0xffff;
     be0:	8f ef       	ldi	r24, 0xFF	; 255
     be2:	9f ef       	ldi	r25, 0xFF	; 255

    while (count-- > 0) 
	crc = _crc_ccitt_update(crc, *ptr++);
    return crc;
}
     be4:	08 95       	ret

00000be6 <vw_symbol_6to4>:
{
    uint8_t i;
    
    // Linear search :-( Could have a 64 byte reverse lookup table?
    for (i = 0; i < 16; i++)
	if (symbol == symbols[i]) return i;
     be6:	8d 30       	cpi	r24, 0x0D	; 13
     be8:	39 f0       	breq	.+14     	; 0xbf8 <vw_symbol_6to4+0x12>
     bea:	e9 ef       	ldi	r30, 0xF9	; 249
     bec:	f0 e0       	ldi	r31, 0x00	; 0
uint8_t vw_symbol_6to4(uint8_t symbol)
{
    uint8_t i;
    
    // Linear search :-( Could have a 64 byte reverse lookup table?
    for (i = 0; i < 16; i++)
     bee:	91 e0       	ldi	r25, 0x01	; 1
	if (symbol == symbols[i]) return i;
     bf0:	21 91       	ld	r18, Z+
     bf2:	28 13       	cpse	r18, r24
     bf4:	04 c0       	rjmp	.+8      	; 0xbfe <vw_symbol_6to4+0x18>
     bf6:	01 c0       	rjmp	.+2      	; 0xbfa <vw_symbol_6to4+0x14>
uint8_t vw_symbol_6to4(uint8_t symbol)
{
    uint8_t i;
    
    // Linear search :-( Could have a 64 byte reverse lookup table?
    for (i = 0; i < 16; i++)
     bf8:	90 e0       	ldi	r25, 0x00	; 0
	if (symbol == symbols[i]) return i;
     bfa:	89 2f       	mov	r24, r25
     bfc:	08 95       	ret
uint8_t vw_symbol_6to4(uint8_t symbol)
{
    uint8_t i;
    
    // Linear search :-( Could have a 64 byte reverse lookup table?
    for (i = 0; i < 16; i++)
     bfe:	9f 5f       	subi	r25, 0xFF	; 255
     c00:	90 31       	cpi	r25, 0x10	; 16
     c02:	b1 f7       	brne	.-20     	; 0xbf0 <vw_symbol_6to4+0xa>
	if (symbol == symbols[i]) return i;
    return 0; // Not found
     c04:	80 e0       	ldi	r24, 0x00	; 0
}
     c06:	08 95       	ret

00000c08 <vw_set_rx_pin>:
}

// Set the pin number for input receiver data
void vw_set_rx_pin(uint8_t pin)
{
    vw_rx_pin = pin;
     c08:	80 93 62 00 	sts	0x0062, r24
     c0c:	08 95       	ret

00000c0e <vw_pll>:
// Called 8 times per bit period
// Phase locked loop tries to synchronise with the transmitter so that bit 
// transitions occur at about the time vw_rx_pll_ramp is 0;
// Then the average is computed over each bit period to deduce the bit value
void vw_pll()
{
     c0e:	0f 93       	push	r16
     c10:	1f 93       	push	r17
     c12:	cf 93       	push	r28
    // Integrate each sample
    if (vw_rx_sample)
     c14:	80 91 ea 01 	lds	r24, 0x01EA
     c18:	88 23       	and	r24, r24
     c1a:	29 f0       	breq	.+10     	; 0xc26 <vw_pll+0x18>
	vw_rx_integrator++;
     c1c:	90 91 e7 01 	lds	r25, 0x01E7
     c20:	9f 5f       	subi	r25, 0xFF	; 255
     c22:	90 93 e7 01 	sts	0x01E7, r25

    if (vw_rx_sample != vw_rx_last_sample)
     c26:	90 91 e9 01 	lds	r25, 0x01E9
     c2a:	89 17       	cp	r24, r25
     c2c:	69 f0       	breq	.+26     	; 0xc48 <vw_pll+0x3a>
    {
	// Transition, advance if ramp > 80, retard if < 80
	vw_rx_pll_ramp += ((vw_rx_pll_ramp < VW_RAMP_TRANSITION) 
     c2e:	90 91 e8 01 	lds	r25, 0x01E8
			   ? VW_RAMP_INC_RETARD 
			   : VW_RAMP_INC_ADVANCE);
     c32:	90 35       	cpi	r25, 0x50	; 80
     c34:	10 f0       	brcs	.+4      	; 0xc3a <vw_pll+0x2c>
     c36:	2d e1       	ldi	r18, 0x1D	; 29
     c38:	01 c0       	rjmp	.+2      	; 0xc3c <vw_pll+0x2e>
     c3a:	2b e0       	ldi	r18, 0x0B	; 11
     c3c:	92 0f       	add	r25, r18
     c3e:	90 93 e8 01 	sts	0x01E8, r25
	vw_rx_last_sample = vw_rx_sample;
     c42:	80 93 e9 01 	sts	0x01E9, r24
     c46:	05 c0       	rjmp	.+10     	; 0xc52 <vw_pll+0x44>
    }
    else
    {
	// No transition
	// Advance ramp by standard 20 (== 160/8 samples)
	vw_rx_pll_ramp += VW_RAMP_INC;
     c48:	80 91 e8 01 	lds	r24, 0x01E8
     c4c:	8c 5e       	subi	r24, 0xEC	; 236
     c4e:	80 93 e8 01 	sts	0x01E8, r24
    }
    if (vw_rx_pll_ramp >= VW_RX_RAMP_LEN)
     c52:	80 91 e8 01 	lds	r24, 0x01E8
     c56:	80 3a       	cpi	r24, 0xA0	; 160
     c58:	08 f4       	brcc	.+2      	; 0xc5c <vw_pll+0x4e>
     c5a:	7c c0       	rjmp	.+248    	; 0xd54 <vw_pll+0x146>
    {
	// Add this to the 12th bit of vw_rx_bits, LSB first
	// The last 12 bits are kept
	vw_rx_bits >>= 1;
     c5c:	20 91 e2 01 	lds	r18, 0x01E2
     c60:	30 91 e3 01 	lds	r19, 0x01E3
     c64:	36 95       	lsr	r19
     c66:	27 95       	ror	r18
     c68:	30 93 e3 01 	sts	0x01E3, r19
     c6c:	20 93 e2 01 	sts	0x01E2, r18

	// Check the integrator to see how many samples in this cycle were high.
	// If < 5 out of 8, then its declared a 0 bit, else a 1;
	if (vw_rx_integrator >= 5)
     c70:	90 91 e7 01 	lds	r25, 0x01E7
     c74:	95 30       	cpi	r25, 0x05	; 5
     c76:	28 f0       	brcs	.+10     	; 0xc82 <vw_pll+0x74>
	    vw_rx_bits |= 0x800;
     c78:	38 60       	ori	r19, 0x08	; 8
     c7a:	30 93 e3 01 	sts	0x01E3, r19
     c7e:	20 93 e2 01 	sts	0x01E2, r18

	vw_rx_pll_ramp -= VW_RX_RAMP_LEN;
     c82:	80 5a       	subi	r24, 0xA0	; 160
     c84:	80 93 e8 01 	sts	0x01E8, r24
	vw_rx_integrator = 0; // Clear the integral for the next cycle
     c88:	10 92 e7 01 	sts	0x01E7, r1

	if (vw_rx_active)
     c8c:	80 91 e6 01 	lds	r24, 0x01E6
     c90:	88 23       	and	r24, r24
     c92:	09 f4       	brne	.+2      	; 0xc96 <vw_pll+0x88>
     c94:	4f c0       	rjmp	.+158    	; 0xd34 <vw_pll+0x126>
	{
	    // We have the start symbol and now we are collecting message bits,
	    // 6 per symbol, each which has to be decoded to 4 bits
	    if (++vw_rx_bit_count >= 12)
     c96:	80 91 e1 01 	lds	r24, 0x01E1
     c9a:	8f 5f       	subi	r24, 0xFF	; 255
     c9c:	80 93 e1 01 	sts	0x01E1, r24
     ca0:	8c 30       	cpi	r24, 0x0C	; 12
     ca2:	08 f4       	brcc	.+2      	; 0xca6 <vw_pll+0x98>
     ca4:	57 c0       	rjmp	.+174    	; 0xd54 <vw_pll+0x146>
	    {
		// Have 12 bits of encoded message == 1 byte encoded
		// Decode as 2 lots of 6 bits into 2 lots of 4 bits
		// The 6 lsbits are the high nybble
		uint8_t this_byte = 
		    (vw_symbol_6to4(vw_rx_bits & 0x3f)) << 4 
     ca6:	00 91 e2 01 	lds	r16, 0x01E2
     caa:	10 91 e3 01 	lds	r17, 0x01E3
     cae:	80 2f       	mov	r24, r16
     cb0:	8f 73       	andi	r24, 0x3F	; 63
     cb2:	99 df       	rcall	.-206    	; 0xbe6 <vw_symbol_6to4>
     cb4:	c8 2f       	mov	r28, r24
		    | vw_symbol_6to4(vw_rx_bits >> 6);
     cb6:	c8 01       	movw	r24, r16
     cb8:	00 24       	eor	r0, r0
     cba:	88 0f       	add	r24, r24
     cbc:	99 1f       	adc	r25, r25
     cbe:	00 1c       	adc	r0, r0
     cc0:	88 0f       	add	r24, r24
     cc2:	99 1f       	adc	r25, r25
     cc4:	00 1c       	adc	r0, r0
     cc6:	89 2f       	mov	r24, r25
     cc8:	90 2d       	mov	r25, r0
     cca:	8d df       	rcall	.-230    	; 0xbe6 <vw_symbol_6to4>
	    {
		// Have 12 bits of encoded message == 1 byte encoded
		// Decode as 2 lots of 6 bits into 2 lots of 4 bits
		// The 6 lsbits are the high nybble
		uint8_t this_byte = 
		    (vw_symbol_6to4(vw_rx_bits & 0x3f)) << 4 
     ccc:	90 e1       	ldi	r25, 0x10	; 16
     cce:	c9 9f       	mul	r28, r25
     cd0:	90 01       	movw	r18, r0
     cd2:	11 24       	eor	r1, r1
		    | vw_symbol_6to4(vw_rx_bits >> 6);
     cd4:	82 2b       	or	r24, r18

		// The first decoded byte is the byte count of the following message
		// the count includes the byte count and the 2 trailing FCS bytes
		// REVISIT: may also include the ACK flag at 0x40
		if (vw_rx_len == 0)
     cd6:	90 91 c1 01 	lds	r25, 0x01C1
     cda:	91 11       	cpse	r25, r1
     cdc:	0e c0       	rjmp	.+28     	; 0xcfa <vw_pll+0xec>
		{
		    // The first byte is the byte count
		    // Check it for sensibility. It cant be less than 4, since it
		    // includes the bytes count itself and the 2 byte FCS
		    vw_rx_count = this_byte;
     cde:	80 93 c2 01 	sts	0x01C2, r24
		    if (vw_rx_count < 4 || vw_rx_count > VW_MAX_MESSAGE_LEN)
     ce2:	9c ef       	ldi	r25, 0xFC	; 252
     ce4:	98 0f       	add	r25, r24
     ce6:	9b 31       	cpi	r25, 0x1B	; 27
     ce8:	40 f0       	brcs	.+16     	; 0xcfa <vw_pll+0xec>
		    {
			// Stupid message length, drop the whole thing
			vw_rx_active = false;
     cea:	10 92 e6 01 	sts	0x01E6, r1
			vw_rx_bad++;
     cee:	80 91 c0 01 	lds	r24, 0x01C0
     cf2:	8f 5f       	subi	r24, 0xFF	; 255
     cf4:	80 93 c0 01 	sts	0x01C0, r24
                        return;
     cf8:	2d c0       	rjmp	.+90     	; 0xd54 <vw_pll+0x146>
		    }
		}
		vw_rx_buf[vw_rx_len++] = this_byte;
     cfa:	e0 91 c1 01 	lds	r30, 0x01C1
     cfe:	91 e0       	ldi	r25, 0x01	; 1
     d00:	9e 0f       	add	r25, r30
     d02:	90 93 c1 01 	sts	0x01C1, r25
     d06:	f0 e0       	ldi	r31, 0x00	; 0
     d08:	ed 53       	subi	r30, 0x3D	; 61
     d0a:	fe 4f       	sbci	r31, 0xFE	; 254
     d0c:	80 83       	st	Z, r24

		if (vw_rx_len >= vw_rx_count)
     d0e:	90 91 c1 01 	lds	r25, 0x01C1
     d12:	80 91 c2 01 	lds	r24, 0x01C2
     d16:	98 17       	cp	r25, r24
     d18:	50 f0       	brcs	.+20     	; 0xd2e <vw_pll+0x120>
		{
		    // Got all the bytes now
		    vw_rx_active = false;
     d1a:	10 92 e6 01 	sts	0x01E6, r1
		    vw_rx_good++;
     d1e:	80 91 bf 01 	lds	r24, 0x01BF
     d22:	8f 5f       	subi	r24, 0xFF	; 255
     d24:	80 93 bf 01 	sts	0x01BF, r24
		    vw_rx_done = true; // Better come get it before the next one starts
     d28:	81 e0       	ldi	r24, 0x01	; 1
     d2a:	80 93 e5 01 	sts	0x01E5, r24
		}
		vw_rx_bit_count = 0;
     d2e:	10 92 e1 01 	sts	0x01E1, r1
     d32:	10 c0       	rjmp	.+32     	; 0xd54 <vw_pll+0x146>
	    }
	}
	// Not in a message, see if we have a start symbol
	else if (vw_rx_bits == 0xb38)
     d34:	80 91 e2 01 	lds	r24, 0x01E2
     d38:	90 91 e3 01 	lds	r25, 0x01E3
     d3c:	88 33       	cpi	r24, 0x38	; 56
     d3e:	9b 40       	sbci	r25, 0x0B	; 11
     d40:	49 f4       	brne	.+18     	; 0xd54 <vw_pll+0x146>
	{
	    // Have start symbol, start collecting message
	    vw_rx_active = true;
     d42:	81 e0       	ldi	r24, 0x01	; 1
     d44:	80 93 e6 01 	sts	0x01E6, r24
	    vw_rx_bit_count = 0;
     d48:	10 92 e1 01 	sts	0x01E1, r1
	    vw_rx_len = 0;
     d4c:	10 92 c1 01 	sts	0x01C1, r1
	    vw_rx_done = false; // Too bad if you missed the last message
     d50:	10 92 e5 01 	sts	0x01E5, r1
	}
    }
}
     d54:	cf 91       	pop	r28
     d56:	1f 91       	pop	r17
     d58:	0f 91       	pop	r16
     d5a:	08 95       	ret

00000d5c <vw_setup>:
	digitalWrite(vw_ptt_pin, vw_ptt_inverted);
}	

#elif defined (ARDUINO) // Arduino specific
void vw_setup(uint16_t speed)
{
     d5c:	4f 92       	push	r4
     d5e:	5f 92       	push	r5
     d60:	6f 92       	push	r6
     d62:	7f 92       	push	r7
     d64:	8f 92       	push	r8
     d66:	9f 92       	push	r9
     d68:	af 92       	push	r10
     d6a:	bf 92       	push	r11
     d6c:	ef 92       	push	r14
     d6e:	ff 92       	push	r15
     d70:	1f 93       	push	r17
     d72:	cf 93       	push	r28
     d74:	df 93       	push	r29
     d76:	cd b7       	in	r28, 0x3d	; 61
     d78:	de b7       	in	r29, 0x3e	; 62
     d7a:	2e 97       	sbiw	r28, 0x0e	; 14
     d7c:	0f b6       	in	r0, 0x3f	; 63
     d7e:	f8 94       	cli
     d80:	de bf       	out	0x3e, r29	; 62
     d82:	0f be       	out	0x3f, r0	; 63
     d84:	cd bf       	out	0x3d, r28	; 61
// and sets nticks to compare-match value if lower than max_ticks
// returns 0 & nticks = 0 on fault
static uint8_t _timer_calc(uint16_t speed, uint16_t max_ticks, uint16_t *nticks)
{
    // Clock divider (prescaler) values - 0/3333: error flag
    uint16_t prescalers[] = {0, 1, 8, 64, 256, 1024, 3333};
     d86:	2e e0       	ldi	r18, 0x0E	; 14
     d88:	e8 ea       	ldi	r30, 0xA8	; 168
     d8a:	f0 e0       	ldi	r31, 0x00	; 0
     d8c:	de 01       	movw	r26, r28
     d8e:	11 96       	adiw	r26, 0x01	; 1
     d90:	01 90       	ld	r0, Z+
     d92:	0d 92       	st	X+, r0
     d94:	2a 95       	dec	r18
     d96:	e1 f7       	brne	.-8      	; 0xd90 <vw_setup+0x34>
    uint8_t prescaler=0; // index into array & return bit value
    unsigned long ulticks; // calculate by ntick overflow

    // Div-by-zero protection
    if (speed == 0)
     d98:	00 97       	sbiw	r24, 0x00	; 0
     d9a:	09 f4       	brne	.+2      	; 0xd9e <vw_setup+0x42>
     d9c:	70 c0       	rjmp	.+224    	; 0xe7e <vw_setup+0x122>
    for (prescaler=1; prescaler < 7; prescaler += 1)
    {
        // Amount of time per CPU clock tick (in seconds)
        float clock_time = (1.0 / (float(F_CPU) / float(prescalers[prescaler])));
        // Fraction of second needed to xmit one bit
        float bit_time = ((1.0 / float(speed)) / 8.0);
     d9e:	bc 01       	movw	r22, r24
     da0:	80 e0       	ldi	r24, 0x00	; 0
     da2:	90 e0       	ldi	r25, 0x00	; 0
     da4:	d2 d1       	rcall	.+932    	; 0x114a <__floatunsisf>
     da6:	9b 01       	movw	r18, r22
     da8:	ac 01       	movw	r20, r24
     daa:	60 e0       	ldi	r22, 0x00	; 0
     dac:	70 e0       	ldi	r23, 0x00	; 0
     dae:	80 e8       	ldi	r24, 0x80	; 128
     db0:	9f e3       	ldi	r25, 0x3F	; 63
     db2:	32 d1       	rcall	.+612    	; 0x1018 <__divsf3>
     db4:	20 e0       	ldi	r18, 0x00	; 0
     db6:	30 e0       	ldi	r19, 0x00	; 0
     db8:	40 e0       	ldi	r20, 0x00	; 0
     dba:	5e e3       	ldi	r21, 0x3E	; 62
     dbc:	54 d2       	rcall	.+1192   	; 0x1266 <__mulsf3>
     dbe:	4b 01       	movw	r8, r22
     dc0:	5c 01       	movw	r10, r24
     dc2:	7e 01       	movw	r14, r28
     dc4:	23 e0       	ldi	r18, 0x03	; 3
     dc6:	e2 0e       	add	r14, r18
     dc8:	f1 1c       	adc	r15, r1
     dca:	11 e0       	ldi	r17, 0x01	; 1

    // test increasing prescaler (divisor), decreasing ulticks until no overflow
    for (prescaler=1; prescaler < 7; prescaler += 1)
    {
        // Amount of time per CPU clock tick (in seconds)
        float clock_time = (1.0 / (float(F_CPU) / float(prescalers[prescaler])));
     dcc:	f7 01       	movw	r30, r14
     dce:	81 91       	ld	r24, Z+
     dd0:	91 91       	ld	r25, Z+
     dd2:	7f 01       	movw	r14, r30
     dd4:	bc 01       	movw	r22, r24
     dd6:	80 e0       	ldi	r24, 0x00	; 0
     dd8:	90 e0       	ldi	r25, 0x00	; 0
     dda:	b7 d1       	rcall	.+878    	; 0x114a <__floatunsisf>
     ddc:	9b 01       	movw	r18, r22
     dde:	ac 01       	movw	r20, r24
     de0:	60 e0       	ldi	r22, 0x00	; 0
     de2:	74 e2       	ldi	r23, 0x24	; 36
     de4:	84 e7       	ldi	r24, 0x74	; 116
     de6:	9b e4       	ldi	r25, 0x4B	; 75
     de8:	17 d1       	rcall	.+558    	; 0x1018 <__divsf3>
     dea:	9b 01       	movw	r18, r22
     dec:	ac 01       	movw	r20, r24
     dee:	60 e0       	ldi	r22, 0x00	; 0
     df0:	70 e0       	ldi	r23, 0x00	; 0
     df2:	80 e8       	ldi	r24, 0x80	; 128
     df4:	9f e3       	ldi	r25, 0x3F	; 63
     df6:	10 d1       	rcall	.+544    	; 0x1018 <__divsf3>
     df8:	9b 01       	movw	r18, r22
     dfa:	ac 01       	movw	r20, r24
        // Fraction of second needed to xmit one bit
        float bit_time = ((1.0 / float(speed)) / 8.0);
        // number of prescaled ticks needed to handle bit time @ speed
        ulticks = long(bit_time / clock_time);
     dfc:	c5 01       	movw	r24, r10
     dfe:	b4 01       	movw	r22, r8
     e00:	0b d1       	rcall	.+534    	; 0x1018 <__divsf3>
     e02:	72 d1       	rcall	.+740    	; 0x10e8 <__fixsfsi>
        // Test if ulticks fits in nticks bitwidth (with 1-tick safety margin)
        if ((ulticks > 1) && (ulticks < max_ticks))
     e04:	2b 01       	movw	r4, r22
     e06:	3c 01       	movw	r6, r24
     e08:	f2 e0       	ldi	r31, 0x02	; 2
     e0a:	4f 1a       	sub	r4, r31
     e0c:	51 08       	sbc	r5, r1
     e0e:	61 08       	sbc	r6, r1
     e10:	71 08       	sbc	r7, r1
     e12:	2d ef       	ldi	r18, 0xFD	; 253
     e14:	42 16       	cp	r4, r18
     e16:	2f ef       	ldi	r18, 0xFF	; 255
     e18:	52 06       	cpc	r5, r18
     e1a:	61 04       	cpc	r6, r1
     e1c:	71 04       	cpc	r7, r1
     e1e:	68 f1       	brcs	.+90     	; 0xe7a <vw_setup+0x11e>
        *nticks = 0;
        return 0;
    }

    // test increasing prescaler (divisor), decreasing ulticks until no overflow
    for (prescaler=1; prescaler < 7; prescaler += 1)
     e20:	1f 5f       	subi	r17, 0xFF	; 255
     e22:	17 30       	cpi	r17, 0x07	; 7
     e24:	99 f6       	brne	.-90     	; 0xdcc <vw_setup+0x70>
        }
        // Won't fit, check with next prescaler value
    }

    // Check for error
    if ((prescaler == 6) || (ulticks < 2) || (ulticks > max_ticks))
     e26:	62 30       	cpi	r22, 0x02	; 2
     e28:	71 05       	cpc	r23, r1
     e2a:	81 05       	cpc	r24, r1
     e2c:	91 05       	cpc	r25, r1
     e2e:	38 f1       	brcs	.+78     	; 0xe7e <vw_setup+0x122>
     e30:	61 15       	cp	r22, r1
     e32:	71 05       	cpc	r23, r1
     e34:	e1 e0       	ldi	r30, 0x01	; 1
     e36:	8e 07       	cpc	r24, r30
     e38:	91 05       	cpc	r25, r1
     e3a:	08 f5       	brcc	.+66     	; 0xe7e <vw_setup+0x122>

#else // ARDUINO
    // This is the path for most Arduinos
    // figure out prescaler value and counter match value
    prescaler = _timer_calc(speed, (uint16_t)-1, &nticks);
    if (!prescaler)
     e3c:	11 23       	and	r17, r17
     e3e:	f9 f0       	breq	.+62     	; 0xe7e <vw_setup+0x122>
    {
        return; // fault
    }

    TCCR1A = 0; // Output Compare pins disconnected
     e40:	1f bc       	out	0x2f, r1	; 47
    TCCR1B = _BV(WGM12); // Turn on CTC mode
     e42:	28 e0       	ldi	r18, 0x08	; 8
     e44:	2e bd       	out	0x2e, r18	; 46

    // convert prescaler index to TCCRnB prescaler bits CS10, CS11, CS12
    TCCR1B |= prescaler;
     e46:	2e b5       	in	r18, 0x2e	; 46
     e48:	12 2b       	or	r17, r18
     e4a:	1e bd       	out	0x2e, r17	; 46

    // Caution: special procedures for setting 16 bit regs
    // is handled by the compiler
    OCR1A = nticks;
     e4c:	7b bd       	out	0x2b, r23	; 43
     e4e:	6a bd       	out	0x2a, r22	; 42
#ifdef TIMSK1
    // atmega168
    TIMSK1 |= _BV(OCIE1A);
#else
    // others
    TIMSK |= _BV(OCIE1A);
     e50:	89 b7       	in	r24, 0x39	; 57
     e52:	80 61       	ori	r24, 0x10	; 16
     e54:	89 bf       	out	0x39, r24	; 57
#endif // TIMSK1

#endif // __AVR_ATtiny85__

    // Set up digital IO pins
    pinMode(vw_tx_pin, OUTPUT);
     e56:	61 e0       	ldi	r22, 0x01	; 1
     e58:	80 91 61 00 	lds	r24, 0x0061
     e5c:	0d de       	rcall	.-998    	; 0xa78 <pinMode>
    pinMode(vw_rx_pin, INPUT);
     e5e:	60 e0       	ldi	r22, 0x00	; 0
     e60:	80 91 62 00 	lds	r24, 0x0062
     e64:	09 de       	rcall	.-1006   	; 0xa78 <pinMode>
    pinMode(vw_ptt_pin, OUTPUT);
     e66:	61 e0       	ldi	r22, 0x01	; 1
     e68:	80 91 63 00 	lds	r24, 0x0063
     e6c:	05 de       	rcall	.-1014   	; 0xa78 <pinMode>
    digitalWrite(vw_ptt_pin, vw_ptt_inverted);
     e6e:	60 91 eb 01 	lds	r22, 0x01EB
     e72:	80 91 63 00 	lds	r24, 0x0063
     e76:	3f de       	rcall	.-898    	; 0xaf6 <digitalWrite>
     e78:	02 c0       	rjmp	.+4      	; 0xe7e <vw_setup+0x122>
        }
        // Won't fit, check with next prescaler value
    }

    // Check for error
    if ((prescaler == 6) || (ulticks < 2) || (ulticks > max_ticks))
     e7a:	16 30       	cpi	r17, 0x06	; 6
     e7c:	c9 f6       	brne	.-78     	; 0xe30 <vw_setup+0xd4>
    // Set up digital IO pins
    pinMode(vw_tx_pin, OUTPUT);
    pinMode(vw_rx_pin, INPUT);
    pinMode(vw_ptt_pin, OUTPUT);
    digitalWrite(vw_ptt_pin, vw_ptt_inverted);
}
     e7e:	2e 96       	adiw	r28, 0x0e	; 14
     e80:	0f b6       	in	r0, 0x3f	; 63
     e82:	f8 94       	cli
     e84:	de bf       	out	0x3e, r29	; 62
     e86:	0f be       	out	0x3f, r0	; 63
     e88:	cd bf       	out	0x3d, r28	; 61
     e8a:	df 91       	pop	r29
     e8c:	cf 91       	pop	r28
     e8e:	1f 91       	pop	r17
     e90:	ff 90       	pop	r15
     e92:	ef 90       	pop	r14
     e94:	bf 90       	pop	r11
     e96:	af 90       	pop	r10
     e98:	9f 90       	pop	r9
     e9a:	8f 90       	pop	r8
     e9c:	7f 90       	pop	r7
     e9e:	6f 90       	pop	r6
     ea0:	5f 90       	pop	r5
     ea2:	4f 90       	pop	r4
     ea4:	08 95       	ret

00000ea6 <vw_tx_stop>:

// Stop the transmitter, call when all bits are sent
void vw_tx_stop()
{
    // Disable the transmitter hardware
    digitalWrite(vw_ptt_pin, false ^ vw_ptt_inverted);
     ea6:	60 91 eb 01 	lds	r22, 0x01EB
     eaa:	80 91 63 00 	lds	r24, 0x0063
     eae:	23 de       	rcall	.-954    	; 0xaf6 <digitalWrite>
    digitalWrite(vw_tx_pin, false);
     eb0:	60 e0       	ldi	r22, 0x00	; 0
     eb2:	80 91 61 00 	lds	r24, 0x0061
     eb6:	1f de       	rcall	.-962    	; 0xaf6 <digitalWrite>

    // No more ticks for the transmitter
    vw_tx_enabled = false;
     eb8:	10 92 ee 01 	sts	0x01EE, r1
     ebc:	08 95       	ret

00000ebe <vw_rx_start>:

// Enable the receiver. When a message becomes available, vw_rx_done flag
// is set, and vw_wait_rx() will return.
void vw_rx_start()
{
    if (!vw_rx_enabled)
     ebe:	80 91 e4 01 	lds	r24, 0x01E4
     ec2:	81 11       	cpse	r24, r1
     ec4:	05 c0       	rjmp	.+10     	; 0xed0 <vw_rx_start+0x12>
    {
	vw_rx_enabled = true;
     ec6:	81 e0       	ldi	r24, 0x01	; 1
     ec8:	80 93 e4 01 	sts	0x01E4, r24
	vw_rx_active = false; // Never restart a partial message
     ecc:	10 92 e6 01 	sts	0x01E6, r1
     ed0:	08 95       	ret

00000ed2 <vw_wait_rx>:
// Wait for the receiver to get a message
// Busy-wait loop until the ISR says a message is available
// can then call vw_get_message()
void vw_wait_rx()
{
    while (!vw_rx_done)
     ed2:	80 91 e5 01 	lds	r24, 0x01E5
     ed6:	88 23       	and	r24, r24
     ed8:	e1 f3       	breq	.-8      	; 0xed2 <vw_wait_rx>
	;
}
     eda:	08 95       	ret

00000edc <vw_get_message>:
uint8_t vw_get_message(uint8_t* buf, uint8_t* len)
{
    uint8_t rxlen;
    
    // Message available?
    if (!vw_rx_done)
     edc:	20 91 e5 01 	lds	r18, 0x01E5
     ee0:	22 23       	and	r18, r18
     ee2:	d1 f0       	breq	.+52     	; 0xf18 <vw_get_message+0x3c>
	return false;
    
    // Wait until vw_rx_done is set before reading vw_rx_len
    // then remove bytecount and FCS
    rxlen = vw_rx_len - 3;
     ee4:	20 91 c1 01 	lds	r18, 0x01C1
     ee8:	23 50       	subi	r18, 0x03	; 3
    
    // Copy message (good or bad)
    if (*len > rxlen)
     eea:	fb 01       	movw	r30, r22
     eec:	30 81       	ld	r19, Z
     eee:	23 17       	cp	r18, r19
     ef0:	08 f4       	brcc	.+2      	; 0xef4 <vw_get_message+0x18>
	*len = rxlen;
     ef2:	20 83       	st	Z, r18
     ef4:	fb 01       	movw	r30, r22
    memcpy(buf, vw_rx_buf + 1, *len);
     ef6:	40 81       	ld	r20, Z
     ef8:	50 e0       	ldi	r21, 0x00	; 0
     efa:	64 ec       	ldi	r22, 0xC4	; 196
     efc:	71 e0       	ldi	r23, 0x01	; 1
     efe:	3e d2       	rcall	.+1148   	; 0x137c <memcpy>
    
    vw_rx_done = false; // OK, got that message thanks
     f00:	10 92 e5 01 	sts	0x01E5, r1
    
    // Check the FCS, return goodness
    return (vw_crc(vw_rx_buf, vw_rx_len) == 0xf0b8); // FCS OK?
     f04:	60 91 c1 01 	lds	r22, 0x01C1
     f08:	83 ec       	ldi	r24, 0xC3	; 195
     f0a:	91 e0       	ldi	r25, 0x01	; 1
     f0c:	4c de       	rcall	.-872    	; 0xba6 <vw_crc>
     f0e:	21 e0       	ldi	r18, 0x01	; 1
     f10:	88 3b       	cpi	r24, 0xB8	; 184
     f12:	90 4f       	sbci	r25, 0xF0	; 240
     f14:	09 f0       	breq	.+2      	; 0xf18 <vw_get_message+0x3c>
     f16:	20 e0       	ldi	r18, 0x00	; 0
}
     f18:	82 2f       	mov	r24, r18
     f1a:	08 95       	ret

00000f1c <__vector_6>:
#else // Assume Arduino Uno (328p or similar)

SIGNAL(TIMER1_COMPA_vect)
#endif // __AVR_ATtiny85__

{
     f1c:	1f 92       	push	r1
     f1e:	0f 92       	push	r0
     f20:	0f b6       	in	r0, 0x3f	; 63
     f22:	0f 92       	push	r0
     f24:	11 24       	eor	r1, r1
     f26:	2f 93       	push	r18
     f28:	3f 93       	push	r19
     f2a:	4f 93       	push	r20
     f2c:	5f 93       	push	r21
     f2e:	6f 93       	push	r22
     f30:	7f 93       	push	r23
     f32:	8f 93       	push	r24
     f34:	9f 93       	push	r25
     f36:	af 93       	push	r26
     f38:	bf 93       	push	r27
     f3a:	ef 93       	push	r30
     f3c:	ff 93       	push	r31
    if (vw_rx_enabled && !vw_tx_enabled)
     f3e:	80 91 e4 01 	lds	r24, 0x01E4
     f42:	88 23       	and	r24, r24
     f44:	29 f0       	breq	.+10     	; 0xf50 <__vector_6+0x34>
     f46:	80 91 ee 01 	lds	r24, 0x01EE
     f4a:	88 23       	and	r24, r24
     f4c:	09 f4       	brne	.+2      	; 0xf50 <__vector_6+0x34>
     f4e:	4c c0       	rjmp	.+152    	; 0xfe8 <__vector_6+0xcc>
	vw_rx_sample = digitalRead(vw_rx_pin);
    
    // Do transmitter stuff first to reduce transmitter bit jitter due 
    // to variable receiver processing
    if (vw_tx_enabled && vw_tx_sample++ == 0)
     f50:	80 91 ee 01 	lds	r24, 0x01EE
     f54:	88 23       	and	r24, r24
     f56:	c9 f1       	breq	.+114    	; 0xfca <__vector_6+0xae>
     f58:	80 91 ef 01 	lds	r24, 0x01EF
     f5c:	91 e0       	ldi	r25, 0x01	; 1
     f5e:	98 0f       	add	r25, r24
     f60:	90 93 ef 01 	sts	0x01EF, r25
     f64:	81 11       	cpse	r24, r1
     f66:	31 c0       	rjmp	.+98     	; 0xfca <__vector_6+0xae>
    {
	// Send next bit
	// Symbols are sent LSB first
	// Finished sending the whole message? (after waiting one bit period 
	// since the last bit)
	if (vw_tx_index >= vw_tx_len)
     f68:	e0 91 f1 01 	lds	r30, 0x01F1
     f6c:	80 91 f2 01 	lds	r24, 0x01F2
     f70:	e8 17       	cp	r30, r24
     f72:	58 f0       	brcs	.+22     	; 0xf8a <__vector_6+0x6e>
	{
	    vw_tx_stop();
     f74:	98 df       	rcall	.-208    	; 0xea6 <vw_tx_stop>
	    vw_tx_msg_count++;
     f76:	80 91 ec 01 	lds	r24, 0x01EC
     f7a:	90 91 ed 01 	lds	r25, 0x01ED
     f7e:	01 96       	adiw	r24, 0x01	; 1
     f80:	90 93 ed 01 	sts	0x01ED, r25
     f84:	80 93 ec 01 	sts	0x01EC, r24
     f88:	20 c0       	rjmp	.+64     	; 0xfca <__vector_6+0xae>
	}
	else
	{
	    digitalWrite(vw_tx_pin, vw_tx_buf[vw_tx_index] & (1 << vw_tx_bit++));
     f8a:	f0 e0       	ldi	r31, 0x00	; 0
     f8c:	ec 59       	subi	r30, 0x9C	; 156
     f8e:	ff 4f       	sbci	r31, 0xFF	; 255
     f90:	90 81       	ld	r25, Z
     f92:	80 91 f0 01 	lds	r24, 0x01F0
     f96:	21 e0       	ldi	r18, 0x01	; 1
     f98:	28 0f       	add	r18, r24
     f9a:	20 93 f0 01 	sts	0x01F0, r18
     f9e:	61 e0       	ldi	r22, 0x01	; 1
     fa0:	70 e0       	ldi	r23, 0x00	; 0
     fa2:	02 c0       	rjmp	.+4      	; 0xfa8 <__vector_6+0x8c>
     fa4:	66 0f       	add	r22, r22
     fa6:	77 1f       	adc	r23, r23
     fa8:	8a 95       	dec	r24
     faa:	e2 f7       	brpl	.-8      	; 0xfa4 <__vector_6+0x88>
     fac:	69 23       	and	r22, r25
     fae:	80 91 61 00 	lds	r24, 0x0061
     fb2:	a1 dd       	rcall	.-1214   	; 0xaf6 <digitalWrite>
	    if (vw_tx_bit >= 6)
     fb4:	80 91 f0 01 	lds	r24, 0x01F0
     fb8:	86 30       	cpi	r24, 0x06	; 6
     fba:	38 f0       	brcs	.+14     	; 0xfca <__vector_6+0xae>
	    {
		vw_tx_bit = 0;
     fbc:	10 92 f0 01 	sts	0x01F0, r1
		vw_tx_index++;
     fc0:	80 91 f1 01 	lds	r24, 0x01F1
     fc4:	8f 5f       	subi	r24, 0xFF	; 255
     fc6:	80 93 f1 01 	sts	0x01F1, r24
	    }
	}
    }
    if (vw_tx_sample > 7)
     fca:	80 91 ef 01 	lds	r24, 0x01EF
     fce:	88 30       	cpi	r24, 0x08	; 8
     fd0:	10 f0       	brcs	.+4      	; 0xfd6 <__vector_6+0xba>
	vw_tx_sample = 0;
     fd2:	10 92 ef 01 	sts	0x01EF, r1
    
    if (vw_rx_enabled && !vw_tx_enabled)
     fd6:	80 91 e4 01 	lds	r24, 0x01E4
     fda:	88 23       	and	r24, r24
     fdc:	61 f0       	breq	.+24     	; 0xff6 <__vector_6+0xda>
     fde:	80 91 ee 01 	lds	r24, 0x01EE
     fe2:	88 23       	and	r24, r24
     fe4:	39 f0       	breq	.+14     	; 0xff4 <__vector_6+0xd8>
     fe6:	07 c0       	rjmp	.+14     	; 0xff6 <__vector_6+0xda>
SIGNAL(TIMER1_COMPA_vect)
#endif // __AVR_ATtiny85__

{
    if (vw_rx_enabled && !vw_tx_enabled)
	vw_rx_sample = digitalRead(vw_rx_pin);
     fe8:	80 91 62 00 	lds	r24, 0x0062
     fec:	b4 dd       	rcall	.-1176   	; 0xb56 <digitalRead>
     fee:	80 93 ea 01 	sts	0x01EA, r24
     ff2:	ae cf       	rjmp	.-164    	; 0xf50 <__vector_6+0x34>
    }
    if (vw_tx_sample > 7)
	vw_tx_sample = 0;
    
    if (vw_rx_enabled && !vw_tx_enabled)
	vw_pll();
     ff4:	0c de       	rcall	.-1000   	; 0xc0e <vw_pll>
}
     ff6:	ff 91       	pop	r31
     ff8:	ef 91       	pop	r30
     ffa:	bf 91       	pop	r27
     ffc:	af 91       	pop	r26
     ffe:	9f 91       	pop	r25
    1000:	8f 91       	pop	r24
    1002:	7f 91       	pop	r23
    1004:	6f 91       	pop	r22
    1006:	5f 91       	pop	r21
    1008:	4f 91       	pop	r20
    100a:	3f 91       	pop	r19
    100c:	2f 91       	pop	r18
    100e:	0f 90       	pop	r0
    1010:	0f be       	out	0x3f, r0	; 63
    1012:	0f 90       	pop	r0
    1014:	1f 90       	pop	r1
    1016:	18 95       	reti

00001018 <__divsf3>:
    1018:	0c d0       	rcall	.+24     	; 0x1032 <__divsf3x>
    101a:	eb c0       	rjmp	.+470    	; 0x11f2 <__fp_round>
    101c:	e3 d0       	rcall	.+454    	; 0x11e4 <__fp_pscB>
    101e:	40 f0       	brcs	.+16     	; 0x1030 <__divsf3+0x18>
    1020:	da d0       	rcall	.+436    	; 0x11d6 <__fp_pscA>
    1022:	30 f0       	brcs	.+12     	; 0x1030 <__divsf3+0x18>
    1024:	21 f4       	brne	.+8      	; 0x102e <__divsf3+0x16>
    1026:	5f 3f       	cpi	r21, 0xFF	; 255
    1028:	19 f0       	breq	.+6      	; 0x1030 <__divsf3+0x18>
    102a:	cc c0       	rjmp	.+408    	; 0x11c4 <__fp_inf>
    102c:	51 11       	cpse	r21, r1
    102e:	15 c1       	rjmp	.+554    	; 0x125a <__fp_szero>
    1030:	cf c0       	rjmp	.+414    	; 0x11d0 <__fp_nan>

00001032 <__divsf3x>:
    1032:	f0 d0       	rcall	.+480    	; 0x1214 <__fp_split3>
    1034:	98 f3       	brcs	.-26     	; 0x101c <__divsf3+0x4>

00001036 <__divsf3_pse>:
    1036:	99 23       	and	r25, r25
    1038:	c9 f3       	breq	.-14     	; 0x102c <__divsf3+0x14>
    103a:	55 23       	and	r21, r21
    103c:	b1 f3       	breq	.-20     	; 0x102a <__divsf3+0x12>
    103e:	95 1b       	sub	r25, r21
    1040:	55 0b       	sbc	r21, r21
    1042:	bb 27       	eor	r27, r27
    1044:	aa 27       	eor	r26, r26
    1046:	62 17       	cp	r22, r18
    1048:	73 07       	cpc	r23, r19
    104a:	84 07       	cpc	r24, r20
    104c:	38 f0       	brcs	.+14     	; 0x105c <__divsf3_pse+0x26>
    104e:	9f 5f       	subi	r25, 0xFF	; 255
    1050:	5f 4f       	sbci	r21, 0xFF	; 255
    1052:	22 0f       	add	r18, r18
    1054:	33 1f       	adc	r19, r19
    1056:	44 1f       	adc	r20, r20
    1058:	aa 1f       	adc	r26, r26
    105a:	a9 f3       	breq	.-22     	; 0x1046 <__divsf3_pse+0x10>
    105c:	33 d0       	rcall	.+102    	; 0x10c4 <__divsf3_pse+0x8e>
    105e:	0e 2e       	mov	r0, r30
    1060:	3a f0       	brmi	.+14     	; 0x1070 <__divsf3_pse+0x3a>
    1062:	e0 e8       	ldi	r30, 0x80	; 128
    1064:	30 d0       	rcall	.+96     	; 0x10c6 <__divsf3_pse+0x90>
    1066:	91 50       	subi	r25, 0x01	; 1
    1068:	50 40       	sbci	r21, 0x00	; 0
    106a:	e6 95       	lsr	r30
    106c:	00 1c       	adc	r0, r0
    106e:	ca f7       	brpl	.-14     	; 0x1062 <__divsf3_pse+0x2c>
    1070:	29 d0       	rcall	.+82     	; 0x10c4 <__divsf3_pse+0x8e>
    1072:	fe 2f       	mov	r31, r30
    1074:	27 d0       	rcall	.+78     	; 0x10c4 <__divsf3_pse+0x8e>
    1076:	66 0f       	add	r22, r22
    1078:	77 1f       	adc	r23, r23
    107a:	88 1f       	adc	r24, r24
    107c:	bb 1f       	adc	r27, r27
    107e:	26 17       	cp	r18, r22
    1080:	37 07       	cpc	r19, r23
    1082:	48 07       	cpc	r20, r24
    1084:	ab 07       	cpc	r26, r27
    1086:	b0 e8       	ldi	r27, 0x80	; 128
    1088:	09 f0       	breq	.+2      	; 0x108c <__divsf3_pse+0x56>
    108a:	bb 0b       	sbc	r27, r27
    108c:	80 2d       	mov	r24, r0
    108e:	bf 01       	movw	r22, r30
    1090:	ff 27       	eor	r31, r31
    1092:	93 58       	subi	r25, 0x83	; 131
    1094:	5f 4f       	sbci	r21, 0xFF	; 255
    1096:	2a f0       	brmi	.+10     	; 0x10a2 <__divsf3_pse+0x6c>
    1098:	9e 3f       	cpi	r25, 0xFE	; 254
    109a:	51 05       	cpc	r21, r1
    109c:	68 f0       	brcs	.+26     	; 0x10b8 <__divsf3_pse+0x82>
    109e:	92 c0       	rjmp	.+292    	; 0x11c4 <__fp_inf>
    10a0:	dc c0       	rjmp	.+440    	; 0x125a <__fp_szero>
    10a2:	5f 3f       	cpi	r21, 0xFF	; 255
    10a4:	ec f3       	brlt	.-6      	; 0x10a0 <__divsf3_pse+0x6a>
    10a6:	98 3e       	cpi	r25, 0xE8	; 232
    10a8:	dc f3       	brlt	.-10     	; 0x10a0 <__divsf3_pse+0x6a>
    10aa:	86 95       	lsr	r24
    10ac:	77 95       	ror	r23
    10ae:	67 95       	ror	r22
    10b0:	b7 95       	ror	r27
    10b2:	f7 95       	ror	r31
    10b4:	9f 5f       	subi	r25, 0xFF	; 255
    10b6:	c9 f7       	brne	.-14     	; 0x10aa <__divsf3_pse+0x74>
    10b8:	88 0f       	add	r24, r24
    10ba:	91 1d       	adc	r25, r1
    10bc:	96 95       	lsr	r25
    10be:	87 95       	ror	r24
    10c0:	97 f9       	bld	r25, 7
    10c2:	08 95       	ret
    10c4:	e1 e0       	ldi	r30, 0x01	; 1
    10c6:	66 0f       	add	r22, r22
    10c8:	77 1f       	adc	r23, r23
    10ca:	88 1f       	adc	r24, r24
    10cc:	bb 1f       	adc	r27, r27
    10ce:	62 17       	cp	r22, r18
    10d0:	73 07       	cpc	r23, r19
    10d2:	84 07       	cpc	r24, r20
    10d4:	ba 07       	cpc	r27, r26
    10d6:	20 f0       	brcs	.+8      	; 0x10e0 <__divsf3_pse+0xaa>
    10d8:	62 1b       	sub	r22, r18
    10da:	73 0b       	sbc	r23, r19
    10dc:	84 0b       	sbc	r24, r20
    10de:	ba 0b       	sbc	r27, r26
    10e0:	ee 1f       	adc	r30, r30
    10e2:	88 f7       	brcc	.-30     	; 0x10c6 <__divsf3_pse+0x90>
    10e4:	e0 95       	com	r30
    10e6:	08 95       	ret

000010e8 <__fixsfsi>:
    10e8:	04 d0       	rcall	.+8      	; 0x10f2 <__fixunssfsi>
    10ea:	68 94       	set
    10ec:	b1 11       	cpse	r27, r1
    10ee:	b5 c0       	rjmp	.+362    	; 0x125a <__fp_szero>
    10f0:	08 95       	ret

000010f2 <__fixunssfsi>:
    10f2:	98 d0       	rcall	.+304    	; 0x1224 <__fp_splitA>
    10f4:	88 f0       	brcs	.+34     	; 0x1118 <__fixunssfsi+0x26>
    10f6:	9f 57       	subi	r25, 0x7F	; 127
    10f8:	90 f0       	brcs	.+36     	; 0x111e <__fixunssfsi+0x2c>
    10fa:	b9 2f       	mov	r27, r25
    10fc:	99 27       	eor	r25, r25
    10fe:	b7 51       	subi	r27, 0x17	; 23
    1100:	a0 f0       	brcs	.+40     	; 0x112a <__fixunssfsi+0x38>
    1102:	d1 f0       	breq	.+52     	; 0x1138 <__fixunssfsi+0x46>
    1104:	66 0f       	add	r22, r22
    1106:	77 1f       	adc	r23, r23
    1108:	88 1f       	adc	r24, r24
    110a:	99 1f       	adc	r25, r25
    110c:	1a f0       	brmi	.+6      	; 0x1114 <__fixunssfsi+0x22>
    110e:	ba 95       	dec	r27
    1110:	c9 f7       	brne	.-14     	; 0x1104 <__fixunssfsi+0x12>
    1112:	12 c0       	rjmp	.+36     	; 0x1138 <__fixunssfsi+0x46>
    1114:	b1 30       	cpi	r27, 0x01	; 1
    1116:	81 f0       	breq	.+32     	; 0x1138 <__fixunssfsi+0x46>
    1118:	9f d0       	rcall	.+318    	; 0x1258 <__fp_zero>
    111a:	b1 e0       	ldi	r27, 0x01	; 1
    111c:	08 95       	ret
    111e:	9c c0       	rjmp	.+312    	; 0x1258 <__fp_zero>
    1120:	67 2f       	mov	r22, r23
    1122:	78 2f       	mov	r23, r24
    1124:	88 27       	eor	r24, r24
    1126:	b8 5f       	subi	r27, 0xF8	; 248
    1128:	39 f0       	breq	.+14     	; 0x1138 <__fixunssfsi+0x46>
    112a:	b9 3f       	cpi	r27, 0xF9	; 249
    112c:	cc f3       	brlt	.-14     	; 0x1120 <__fixunssfsi+0x2e>
    112e:	86 95       	lsr	r24
    1130:	77 95       	ror	r23
    1132:	67 95       	ror	r22
    1134:	b3 95       	inc	r27
    1136:	d9 f7       	brne	.-10     	; 0x112e <__fixunssfsi+0x3c>
    1138:	3e f4       	brtc	.+14     	; 0x1148 <__fixunssfsi+0x56>
    113a:	90 95       	com	r25
    113c:	80 95       	com	r24
    113e:	70 95       	com	r23
    1140:	61 95       	neg	r22
    1142:	7f 4f       	sbci	r23, 0xFF	; 255
    1144:	8f 4f       	sbci	r24, 0xFF	; 255
    1146:	9f 4f       	sbci	r25, 0xFF	; 255
    1148:	08 95       	ret

0000114a <__floatunsisf>:
    114a:	e8 94       	clt
    114c:	09 c0       	rjmp	.+18     	; 0x1160 <__floatsisf+0x12>

0000114e <__floatsisf>:
    114e:	97 fb       	bst	r25, 7
    1150:	3e f4       	brtc	.+14     	; 0x1160 <__floatsisf+0x12>
    1152:	90 95       	com	r25
    1154:	80 95       	com	r24
    1156:	70 95       	com	r23
    1158:	61 95       	neg	r22
    115a:	7f 4f       	sbci	r23, 0xFF	; 255
    115c:	8f 4f       	sbci	r24, 0xFF	; 255
    115e:	9f 4f       	sbci	r25, 0xFF	; 255
    1160:	99 23       	and	r25, r25
    1162:	a9 f0       	breq	.+42     	; 0x118e <__floatsisf+0x40>
    1164:	f9 2f       	mov	r31, r25
    1166:	96 e9       	ldi	r25, 0x96	; 150
    1168:	bb 27       	eor	r27, r27
    116a:	93 95       	inc	r25
    116c:	f6 95       	lsr	r31
    116e:	87 95       	ror	r24
    1170:	77 95       	ror	r23
    1172:	67 95       	ror	r22
    1174:	b7 95       	ror	r27
    1176:	f1 11       	cpse	r31, r1
    1178:	f8 cf       	rjmp	.-16     	; 0x116a <__floatsisf+0x1c>
    117a:	fa f4       	brpl	.+62     	; 0x11ba <__floatsisf+0x6c>
    117c:	bb 0f       	add	r27, r27
    117e:	11 f4       	brne	.+4      	; 0x1184 <__floatsisf+0x36>
    1180:	60 ff       	sbrs	r22, 0
    1182:	1b c0       	rjmp	.+54     	; 0x11ba <__floatsisf+0x6c>
    1184:	6f 5f       	subi	r22, 0xFF	; 255
    1186:	7f 4f       	sbci	r23, 0xFF	; 255
    1188:	8f 4f       	sbci	r24, 0xFF	; 255
    118a:	9f 4f       	sbci	r25, 0xFF	; 255
    118c:	16 c0       	rjmp	.+44     	; 0x11ba <__floatsisf+0x6c>
    118e:	88 23       	and	r24, r24
    1190:	11 f0       	breq	.+4      	; 0x1196 <__floatsisf+0x48>
    1192:	96 e9       	ldi	r25, 0x96	; 150
    1194:	11 c0       	rjmp	.+34     	; 0x11b8 <__floatsisf+0x6a>
    1196:	77 23       	and	r23, r23
    1198:	21 f0       	breq	.+8      	; 0x11a2 <__floatsisf+0x54>
    119a:	9e e8       	ldi	r25, 0x8E	; 142
    119c:	87 2f       	mov	r24, r23
    119e:	76 2f       	mov	r23, r22
    11a0:	05 c0       	rjmp	.+10     	; 0x11ac <__floatsisf+0x5e>
    11a2:	66 23       	and	r22, r22
    11a4:	71 f0       	breq	.+28     	; 0x11c2 <__floatsisf+0x74>
    11a6:	96 e8       	ldi	r25, 0x86	; 134
    11a8:	86 2f       	mov	r24, r22
    11aa:	70 e0       	ldi	r23, 0x00	; 0
    11ac:	60 e0       	ldi	r22, 0x00	; 0
    11ae:	2a f0       	brmi	.+10     	; 0x11ba <__floatsisf+0x6c>
    11b0:	9a 95       	dec	r25
    11b2:	66 0f       	add	r22, r22
    11b4:	77 1f       	adc	r23, r23
    11b6:	88 1f       	adc	r24, r24
    11b8:	da f7       	brpl	.-10     	; 0x11b0 <__floatsisf+0x62>
    11ba:	88 0f       	add	r24, r24
    11bc:	96 95       	lsr	r25
    11be:	87 95       	ror	r24
    11c0:	97 f9       	bld	r25, 7
    11c2:	08 95       	ret

000011c4 <__fp_inf>:
    11c4:	97 f9       	bld	r25, 7
    11c6:	9f 67       	ori	r25, 0x7F	; 127
    11c8:	80 e8       	ldi	r24, 0x80	; 128
    11ca:	70 e0       	ldi	r23, 0x00	; 0
    11cc:	60 e0       	ldi	r22, 0x00	; 0
    11ce:	08 95       	ret

000011d0 <__fp_nan>:
    11d0:	9f ef       	ldi	r25, 0xFF	; 255
    11d2:	80 ec       	ldi	r24, 0xC0	; 192
    11d4:	08 95       	ret

000011d6 <__fp_pscA>:
    11d6:	00 24       	eor	r0, r0
    11d8:	0a 94       	dec	r0
    11da:	16 16       	cp	r1, r22
    11dc:	17 06       	cpc	r1, r23
    11de:	18 06       	cpc	r1, r24
    11e0:	09 06       	cpc	r0, r25
    11e2:	08 95       	ret

000011e4 <__fp_pscB>:
    11e4:	00 24       	eor	r0, r0
    11e6:	0a 94       	dec	r0
    11e8:	12 16       	cp	r1, r18
    11ea:	13 06       	cpc	r1, r19
    11ec:	14 06       	cpc	r1, r20
    11ee:	05 06       	cpc	r0, r21
    11f0:	08 95       	ret

000011f2 <__fp_round>:
    11f2:	09 2e       	mov	r0, r25
    11f4:	03 94       	inc	r0
    11f6:	00 0c       	add	r0, r0
    11f8:	11 f4       	brne	.+4      	; 0x11fe <__fp_round+0xc>
    11fa:	88 23       	and	r24, r24
    11fc:	52 f0       	brmi	.+20     	; 0x1212 <__fp_round+0x20>
    11fe:	bb 0f       	add	r27, r27
    1200:	40 f4       	brcc	.+16     	; 0x1212 <__fp_round+0x20>
    1202:	bf 2b       	or	r27, r31
    1204:	11 f4       	brne	.+4      	; 0x120a <__fp_round+0x18>
    1206:	60 ff       	sbrs	r22, 0
    1208:	04 c0       	rjmp	.+8      	; 0x1212 <__fp_round+0x20>
    120a:	6f 5f       	subi	r22, 0xFF	; 255
    120c:	7f 4f       	sbci	r23, 0xFF	; 255
    120e:	8f 4f       	sbci	r24, 0xFF	; 255
    1210:	9f 4f       	sbci	r25, 0xFF	; 255
    1212:	08 95       	ret

00001214 <__fp_split3>:
    1214:	57 fd       	sbrc	r21, 7
    1216:	90 58       	subi	r25, 0x80	; 128
    1218:	44 0f       	add	r20, r20
    121a:	55 1f       	adc	r21, r21
    121c:	59 f0       	breq	.+22     	; 0x1234 <__fp_splitA+0x10>
    121e:	5f 3f       	cpi	r21, 0xFF	; 255
    1220:	71 f0       	breq	.+28     	; 0x123e <__fp_splitA+0x1a>
    1222:	47 95       	ror	r20

00001224 <__fp_splitA>:
    1224:	88 0f       	add	r24, r24
    1226:	97 fb       	bst	r25, 7
    1228:	99 1f       	adc	r25, r25
    122a:	61 f0       	breq	.+24     	; 0x1244 <__fp_splitA+0x20>
    122c:	9f 3f       	cpi	r25, 0xFF	; 255
    122e:	79 f0       	breq	.+30     	; 0x124e <__fp_splitA+0x2a>
    1230:	87 95       	ror	r24
    1232:	08 95       	ret
    1234:	12 16       	cp	r1, r18
    1236:	13 06       	cpc	r1, r19
    1238:	14 06       	cpc	r1, r20
    123a:	55 1f       	adc	r21, r21
    123c:	f2 cf       	rjmp	.-28     	; 0x1222 <__fp_split3+0xe>
    123e:	46 95       	lsr	r20
    1240:	f1 df       	rcall	.-30     	; 0x1224 <__fp_splitA>
    1242:	08 c0       	rjmp	.+16     	; 0x1254 <__fp_splitA+0x30>
    1244:	16 16       	cp	r1, r22
    1246:	17 06       	cpc	r1, r23
    1248:	18 06       	cpc	r1, r24
    124a:	99 1f       	adc	r25, r25
    124c:	f1 cf       	rjmp	.-30     	; 0x1230 <__fp_splitA+0xc>
    124e:	86 95       	lsr	r24
    1250:	71 05       	cpc	r23, r1
    1252:	61 05       	cpc	r22, r1
    1254:	08 94       	sec
    1256:	08 95       	ret

00001258 <__fp_zero>:
    1258:	e8 94       	clt

0000125a <__fp_szero>:
    125a:	bb 27       	eor	r27, r27
    125c:	66 27       	eor	r22, r22
    125e:	77 27       	eor	r23, r23
    1260:	cb 01       	movw	r24, r22
    1262:	97 f9       	bld	r25, 7
    1264:	08 95       	ret

00001266 <__mulsf3>:
    1266:	0b d0       	rcall	.+22     	; 0x127e <__mulsf3x>
    1268:	c4 cf       	rjmp	.-120    	; 0x11f2 <__fp_round>
    126a:	b5 df       	rcall	.-150    	; 0x11d6 <__fp_pscA>
    126c:	28 f0       	brcs	.+10     	; 0x1278 <__mulsf3+0x12>
    126e:	ba df       	rcall	.-140    	; 0x11e4 <__fp_pscB>
    1270:	18 f0       	brcs	.+6      	; 0x1278 <__mulsf3+0x12>
    1272:	95 23       	and	r25, r21
    1274:	09 f0       	breq	.+2      	; 0x1278 <__mulsf3+0x12>
    1276:	a6 cf       	rjmp	.-180    	; 0x11c4 <__fp_inf>
    1278:	ab cf       	rjmp	.-170    	; 0x11d0 <__fp_nan>
    127a:	11 24       	eor	r1, r1
    127c:	ee cf       	rjmp	.-36     	; 0x125a <__fp_szero>

0000127e <__mulsf3x>:
    127e:	ca df       	rcall	.-108    	; 0x1214 <__fp_split3>
    1280:	a0 f3       	brcs	.-24     	; 0x126a <__mulsf3+0x4>

00001282 <__mulsf3_pse>:
    1282:	95 9f       	mul	r25, r21
    1284:	d1 f3       	breq	.-12     	; 0x127a <__mulsf3+0x14>
    1286:	95 0f       	add	r25, r21
    1288:	50 e0       	ldi	r21, 0x00	; 0
    128a:	55 1f       	adc	r21, r21
    128c:	62 9f       	mul	r22, r18
    128e:	f0 01       	movw	r30, r0
    1290:	72 9f       	mul	r23, r18
    1292:	bb 27       	eor	r27, r27
    1294:	f0 0d       	add	r31, r0
    1296:	b1 1d       	adc	r27, r1
    1298:	63 9f       	mul	r22, r19
    129a:	aa 27       	eor	r26, r26
    129c:	f0 0d       	add	r31, r0
    129e:	b1 1d       	adc	r27, r1
    12a0:	aa 1f       	adc	r26, r26
    12a2:	64 9f       	mul	r22, r20
    12a4:	66 27       	eor	r22, r22
    12a6:	b0 0d       	add	r27, r0
    12a8:	a1 1d       	adc	r26, r1
    12aa:	66 1f       	adc	r22, r22
    12ac:	82 9f       	mul	r24, r18
    12ae:	22 27       	eor	r18, r18
    12b0:	b0 0d       	add	r27, r0
    12b2:	a1 1d       	adc	r26, r1
    12b4:	62 1f       	adc	r22, r18
    12b6:	73 9f       	mul	r23, r19
    12b8:	b0 0d       	add	r27, r0
    12ba:	a1 1d       	adc	r26, r1
    12bc:	62 1f       	adc	r22, r18
    12be:	83 9f       	mul	r24, r19
    12c0:	a0 0d       	add	r26, r0
    12c2:	61 1d       	adc	r22, r1
    12c4:	22 1f       	adc	r18, r18
    12c6:	74 9f       	mul	r23, r20
    12c8:	33 27       	eor	r19, r19
    12ca:	a0 0d       	add	r26, r0
    12cc:	61 1d       	adc	r22, r1
    12ce:	23 1f       	adc	r18, r19
    12d0:	84 9f       	mul	r24, r20
    12d2:	60 0d       	add	r22, r0
    12d4:	21 1d       	adc	r18, r1
    12d6:	82 2f       	mov	r24, r18
    12d8:	76 2f       	mov	r23, r22
    12da:	6a 2f       	mov	r22, r26
    12dc:	11 24       	eor	r1, r1
    12de:	9f 57       	subi	r25, 0x7F	; 127
    12e0:	50 40       	sbci	r21, 0x00	; 0
    12e2:	8a f0       	brmi	.+34     	; 0x1306 <__mulsf3_pse+0x84>
    12e4:	e1 f0       	breq	.+56     	; 0x131e <__mulsf3_pse+0x9c>
    12e6:	88 23       	and	r24, r24
    12e8:	4a f0       	brmi	.+18     	; 0x12fc <__mulsf3_pse+0x7a>
    12ea:	ee 0f       	add	r30, r30
    12ec:	ff 1f       	adc	r31, r31
    12ee:	bb 1f       	adc	r27, r27
    12f0:	66 1f       	adc	r22, r22
    12f2:	77 1f       	adc	r23, r23
    12f4:	88 1f       	adc	r24, r24
    12f6:	91 50       	subi	r25, 0x01	; 1
    12f8:	50 40       	sbci	r21, 0x00	; 0
    12fa:	a9 f7       	brne	.-22     	; 0x12e6 <__mulsf3_pse+0x64>
    12fc:	9e 3f       	cpi	r25, 0xFE	; 254
    12fe:	51 05       	cpc	r21, r1
    1300:	70 f0       	brcs	.+28     	; 0x131e <__mulsf3_pse+0x9c>
    1302:	60 cf       	rjmp	.-320    	; 0x11c4 <__fp_inf>
    1304:	aa cf       	rjmp	.-172    	; 0x125a <__fp_szero>
    1306:	5f 3f       	cpi	r21, 0xFF	; 255
    1308:	ec f3       	brlt	.-6      	; 0x1304 <__mulsf3_pse+0x82>
    130a:	98 3e       	cpi	r25, 0xE8	; 232
    130c:	dc f3       	brlt	.-10     	; 0x1304 <__mulsf3_pse+0x82>
    130e:	86 95       	lsr	r24
    1310:	77 95       	ror	r23
    1312:	67 95       	ror	r22
    1314:	b7 95       	ror	r27
    1316:	f7 95       	ror	r31
    1318:	e7 95       	ror	r30
    131a:	9f 5f       	subi	r25, 0xFF	; 255
    131c:	c1 f7       	brne	.-16     	; 0x130e <__mulsf3_pse+0x8c>
    131e:	fe 2b       	or	r31, r30
    1320:	88 0f       	add	r24, r24
    1322:	91 1d       	adc	r25, r1
    1324:	96 95       	lsr	r25
    1326:	87 95       	ror	r24
    1328:	97 f9       	bld	r25, 7
    132a:	08 95       	ret

0000132c <__udivmodsi4>:
    132c:	a1 e2       	ldi	r26, 0x21	; 33
    132e:	1a 2e       	mov	r1, r26
    1330:	aa 1b       	sub	r26, r26
    1332:	bb 1b       	sub	r27, r27
    1334:	fd 01       	movw	r30, r26
    1336:	0d c0       	rjmp	.+26     	; 0x1352 <__udivmodsi4_ep>

00001338 <__udivmodsi4_loop>:
    1338:	aa 1f       	adc	r26, r26
    133a:	bb 1f       	adc	r27, r27
    133c:	ee 1f       	adc	r30, r30
    133e:	ff 1f       	adc	r31, r31
    1340:	a2 17       	cp	r26, r18
    1342:	b3 07       	cpc	r27, r19
    1344:	e4 07       	cpc	r30, r20
    1346:	f5 07       	cpc	r31, r21
    1348:	20 f0       	brcs	.+8      	; 0x1352 <__udivmodsi4_ep>
    134a:	a2 1b       	sub	r26, r18
    134c:	b3 0b       	sbc	r27, r19
    134e:	e4 0b       	sbc	r30, r20
    1350:	f5 0b       	sbc	r31, r21

00001352 <__udivmodsi4_ep>:
    1352:	66 1f       	adc	r22, r22
    1354:	77 1f       	adc	r23, r23
    1356:	88 1f       	adc	r24, r24
    1358:	99 1f       	adc	r25, r25
    135a:	1a 94       	dec	r1
    135c:	69 f7       	brne	.-38     	; 0x1338 <__udivmodsi4_loop>
    135e:	60 95       	com	r22
    1360:	70 95       	com	r23
    1362:	80 95       	com	r24
    1364:	90 95       	com	r25
    1366:	9b 01       	movw	r18, r22
    1368:	ac 01       	movw	r20, r24
    136a:	bd 01       	movw	r22, r26
    136c:	cf 01       	movw	r24, r30
    136e:	08 95       	ret

00001370 <__tablejump2__>:
    1370:	ee 0f       	add	r30, r30
    1372:	ff 1f       	adc	r31, r31
    1374:	05 90       	lpm	r0, Z+
    1376:	f4 91       	lpm	r31, Z
    1378:	e0 2d       	mov	r30, r0
    137a:	09 94       	ijmp

0000137c <memcpy>:
    137c:	fb 01       	movw	r30, r22
    137e:	dc 01       	movw	r26, r24
    1380:	02 c0       	rjmp	.+4      	; 0x1386 <memcpy+0xa>
    1382:	01 90       	ld	r0, Z+
    1384:	0d 92       	st	X+, r0
    1386:	41 50       	subi	r20, 0x01	; 1
    1388:	50 40       	sbci	r21, 0x00	; 0
    138a:	d8 f7       	brcc	.-10     	; 0x1382 <memcpy+0x6>
    138c:	08 95       	ret

0000138e <strcmp>:
    138e:	fb 01       	movw	r30, r22
    1390:	dc 01       	movw	r26, r24
    1392:	8d 91       	ld	r24, X+
    1394:	01 90       	ld	r0, Z+
    1396:	80 19       	sub	r24, r0
    1398:	01 10       	cpse	r0, r1
    139a:	d9 f3       	breq	.-10     	; 0x1392 <strcmp+0x4>
    139c:	99 0b       	sbc	r25, r25
    139e:	08 95       	ret

000013a0 <_exit>:
    13a0:	f8 94       	cli

000013a2 <__stop_program>:
    13a2:	ff cf       	rjmp	.-2      	; 0x13a2 <__stop_program>
