// Seed: 3350019583
module module_0 ();
  wire id_1;
  assign module_1.id_1 = 0;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri1 id_1
);
  assign id_0 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_6(
      .id_0(),
      .id_1(id_1),
      .id_2(id_4 == 1),
      .id_3(id_3[1]),
      .id_4(1 ? id_1 : id_2),
      .id_5(id_1),
      .id_6(id_2),
      .id_7(1),
      .id_8(id_1),
      .id_9(id_5 & {1'b0{1}}),
      .id_10(1),
      .id_11(1),
      .id_12(1),
      .id_13(id_4)
  );
  wire id_7;
  wire id_8;
  xnor primCall (id_1, id_2, id_3, id_6, id_7, id_8);
  module_0 modCall_1 ();
endmodule
