<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="byteRegister.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/reg_flop_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/reg_flop_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/par/reg_flop_timesim.vhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="reg_flop.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="reg_flop.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="reg_flop.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="reg_flop.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="reg_flop.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="reg_flop.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="reg_flop.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="reg_flop.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="reg_flop.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="reg_flop.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="reg_flop.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="reg_flop.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="reg_flop.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reg_flop.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="reg_flop.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="reg_flop.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="reg_flop.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="reg_flop.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="reg_flop.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="reg_flop.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="reg_flop.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="reg_flop.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="reg_flop.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="reg_flop_envsettings.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="reg_flop_fpga_editor.log"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="reg_flop_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="reg_flop_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="reg_flop_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="reg_flop_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="reg_flop_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="reg_flop_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="reg_flop_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="reg_flop_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="reg_flop_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="reg_flop_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="reg_flop_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="reg_flop_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="reg_flop_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="reg_flop_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1383906902" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1383906902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383906902" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3595197165996402825" xil_pn:start_ts="1383906902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383906902" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7418853316233514814" xil_pn:start_ts="1383906902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383906902" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1383906902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383906902" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4075246420340251655" xil_pn:start_ts="1383906902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383906902" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5609353907947751920" xil_pn:start_ts="1383906902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383906902" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2709702444317186316" xil_pn:start_ts="1383906902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383906913" xil_pn:in_ck="6315931528738678153" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-3280906952745025765" xil_pn:start_ts="1383906902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="reg_flop.lso"/>
      <outfile xil_pn:name="reg_flop.ngc"/>
      <outfile xil_pn:name="reg_flop.ngr"/>
      <outfile xil_pn:name="reg_flop.prj"/>
      <outfile xil_pn:name="reg_flop.stx"/>
      <outfile xil_pn:name="reg_flop.syr"/>
      <outfile xil_pn:name="reg_flop.xst"/>
      <outfile xil_pn:name="reg_flop_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1383906913" xil_pn:in_ck="5921408102827060506" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5905145791995354638" xil_pn:start_ts="1383906913">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383906920" xil_pn:in_ck="-3594928353428956434" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-249877445246535923" xil_pn:start_ts="1383906913">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="reg_flop.bld"/>
      <outfile xil_pn:name="reg_flop.ngd"/>
      <outfile xil_pn:name="reg_flop_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1383906932" xil_pn:in_ck="-1927038838475971473" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="304711778406361947" xil_pn:start_ts="1383906920">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="reg_flop.pcf"/>
      <outfile xil_pn:name="reg_flop_map.map"/>
      <outfile xil_pn:name="reg_flop_map.mrp"/>
      <outfile xil_pn:name="reg_flop_map.ncd"/>
      <outfile xil_pn:name="reg_flop_map.ngm"/>
      <outfile xil_pn:name="reg_flop_map.xrpt"/>
      <outfile xil_pn:name="reg_flop_summary.xml"/>
      <outfile xil_pn:name="reg_flop_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1383906941" xil_pn:in_ck="-993922417261911416" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="417176447551133118" xil_pn:start_ts="1383906932">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="reg_flop.ncd"/>
      <outfile xil_pn:name="reg_flop.pad"/>
      <outfile xil_pn:name="reg_flop.par"/>
      <outfile xil_pn:name="reg_flop.ptwx"/>
      <outfile xil_pn:name="reg_flop.unroutes"/>
      <outfile xil_pn:name="reg_flop.xpi"/>
      <outfile xil_pn:name="reg_flop_pad.csv"/>
      <outfile xil_pn:name="reg_flop_pad.txt"/>
      <outfile xil_pn:name="reg_flop_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1383906782" xil_pn:in_ck="5921408102827052881" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1383906769">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="reg_flop.bgn"/>
      <outfile xil_pn:name="reg_flop.bit"/>
      <outfile xil_pn:name="reg_flop.drc"/>
      <outfile xil_pn:name="reg_flop.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1383907322" xil_pn:in_ck="5921408102827052881" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="2382627479044489821" xil_pn:start_ts="1383907315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/reg_flop_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/reg_flop_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/reg_flop_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1383907109" xil_pn:in_ck="-727525927755366933" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1383907104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="reg_flop.twr"/>
      <outfile xil_pn:name="reg_flop.twx"/>
    </transform>
    <transform xil_pn:end_ts="1383906537" xil_pn:in_ck="5921408102827053013" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1383906529">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
  </transforms>

</generated_project>
