Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Jan  5 14:25:24 2021
| Host         : DESKTOP-98J7JVM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.151        0.000                      0                 4759        0.038        0.000                      0                 4759        7.000        0.000                       0                  2098  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 10.000}       20.000          50.000          
clk_fpga_1                         {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_design_1_clk_wiz_0_0    {0.000 50.000}       100.000         10.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                              10.151        0.000                      0                 4621        0.038        0.000                      0                 4621        9.020        0.000                       0                  2018  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         94.037        0.000                      0                  138        0.156        0.000                      0                  138       49.500        0.000                       0                    76  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0       13.018        0.000                      0                    1        0.973        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       10.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.151ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.031ns  (logic 2.507ns (27.761%)  route 6.524ns (72.239%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 23.265 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[3])
                                                      1.450     5.257 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[3]
                         net (fo=17, routed)          2.747     8.004    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[3]
    SLICE_X10Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.128 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3/O
                         net (fo=1, routed)           0.000     8.128    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.661 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry/CO[3]
                         net (fo=6, routed)           1.135     9.796    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30
    SLICE_X6Y34          LUT5 (Prop_lut5_I4_O)        0.124     9.920 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[25]_i_3/O
                         net (fo=4, routed)           0.713    10.633    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_3__0
    SLICE_X6Y34          LUT6 (Prop_lut6_I1_O)        0.124    10.757 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_6/O
                         net (fo=24, routed)          1.477    12.233    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match__6
    SLICE_X5Y39          LUT4 (Prop_lut4_I1_O)        0.152    12.385 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[1]_i_1/O
                         net (fo=14, routed)          0.452    12.838    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0
    SLICE_X6Y39          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.507    23.265    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X6Y39          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[0]/C
                         clock pessimism              0.397    23.661    
                         clock uncertainty           -0.302    23.359    
    SLICE_X6Y39          FDRE (Setup_fdre_C_CE)      -0.371    22.988    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[0]
  -------------------------------------------------------------------
                         required time                         22.988    
                         arrival time                         -12.838    
  -------------------------------------------------------------------
                         slack                                 10.151    

Slack (MET) :             10.151ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.031ns  (logic 2.507ns (27.761%)  route 6.524ns (72.239%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 23.265 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[3])
                                                      1.450     5.257 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[3]
                         net (fo=17, routed)          2.747     8.004    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[3]
    SLICE_X10Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.128 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3/O
                         net (fo=1, routed)           0.000     8.128    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.661 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry/CO[3]
                         net (fo=6, routed)           1.135     9.796    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30
    SLICE_X6Y34          LUT5 (Prop_lut5_I4_O)        0.124     9.920 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[25]_i_3/O
                         net (fo=4, routed)           0.713    10.633    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_3__0
    SLICE_X6Y34          LUT6 (Prop_lut6_I1_O)        0.124    10.757 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_6/O
                         net (fo=24, routed)          1.477    12.233    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match__6
    SLICE_X5Y39          LUT4 (Prop_lut4_I1_O)        0.152    12.385 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[1]_i_1/O
                         net (fo=14, routed)          0.452    12.838    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0
    SLICE_X6Y39          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.507    23.265    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X6Y39          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[1]/C
                         clock pessimism              0.397    23.661    
                         clock uncertainty           -0.302    23.359    
    SLICE_X6Y39          FDRE (Setup_fdre_C_CE)      -0.371    22.988    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[1]
  -------------------------------------------------------------------
                         required time                         22.988    
                         arrival time                         -12.838    
  -------------------------------------------------------------------
                         slack                                 10.151    

Slack (MET) :             10.281ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.947ns  (logic 2.507ns (28.022%)  route 6.440ns (71.978%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.311ns = ( 23.311 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[3])
                                                      1.450     5.257 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[3]
                         net (fo=17, routed)          2.747     8.004    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[3]
    SLICE_X10Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.128 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3/O
                         net (fo=1, routed)           0.000     8.128    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.661 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry/CO[3]
                         net (fo=6, routed)           1.135     9.796    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30
    SLICE_X6Y34          LUT5 (Prop_lut5_I4_O)        0.124     9.920 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[25]_i_3/O
                         net (fo=4, routed)           0.713    10.633    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_3__0
    SLICE_X6Y34          LUT6 (Prop_lut6_I1_O)        0.124    10.757 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_6/O
                         net (fo=24, routed)          1.477    12.233    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match__6
    SLICE_X5Y39          LUT4 (Prop_lut4_I1_O)        0.152    12.385 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[1]_i_1/O
                         net (fo=14, routed)          0.368    12.754    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0
    SLICE_X4Y41          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.553    23.311    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X4Y41          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[10]/C
                         clock pessimism              0.397    23.707    
                         clock uncertainty           -0.302    23.405    
    SLICE_X4Y41          FDRE (Setup_fdre_C_CE)      -0.371    23.034    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[10]
  -------------------------------------------------------------------
                         required time                         23.034    
                         arrival time                         -12.754    
  -------------------------------------------------------------------
                         slack                                 10.281    

Slack (MET) :             10.281ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.947ns  (logic 2.507ns (28.022%)  route 6.440ns (71.978%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.311ns = ( 23.311 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[3])
                                                      1.450     5.257 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[3]
                         net (fo=17, routed)          2.747     8.004    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[3]
    SLICE_X10Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.128 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3/O
                         net (fo=1, routed)           0.000     8.128    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.661 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry/CO[3]
                         net (fo=6, routed)           1.135     9.796    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30
    SLICE_X6Y34          LUT5 (Prop_lut5_I4_O)        0.124     9.920 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[25]_i_3/O
                         net (fo=4, routed)           0.713    10.633    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_3__0
    SLICE_X6Y34          LUT6 (Prop_lut6_I1_O)        0.124    10.757 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_6/O
                         net (fo=24, routed)          1.477    12.233    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match__6
    SLICE_X5Y39          LUT4 (Prop_lut4_I1_O)        0.152    12.385 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[1]_i_1/O
                         net (fo=14, routed)          0.368    12.754    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0
    SLICE_X4Y41          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.553    23.311    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X4Y41          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[11]/C
                         clock pessimism              0.397    23.707    
                         clock uncertainty           -0.302    23.405    
    SLICE_X4Y41          FDRE (Setup_fdre_C_CE)      -0.371    23.034    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[11]
  -------------------------------------------------------------------
                         required time                         23.034    
                         arrival time                         -12.754    
  -------------------------------------------------------------------
                         slack                                 10.281    

Slack (MET) :             10.281ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.947ns  (logic 2.507ns (28.022%)  route 6.440ns (71.978%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.311ns = ( 23.311 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[3])
                                                      1.450     5.257 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[3]
                         net (fo=17, routed)          2.747     8.004    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[3]
    SLICE_X10Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.128 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3/O
                         net (fo=1, routed)           0.000     8.128    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.661 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry/CO[3]
                         net (fo=6, routed)           1.135     9.796    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30
    SLICE_X6Y34          LUT5 (Prop_lut5_I4_O)        0.124     9.920 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[25]_i_3/O
                         net (fo=4, routed)           0.713    10.633    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_3__0
    SLICE_X6Y34          LUT6 (Prop_lut6_I1_O)        0.124    10.757 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_6/O
                         net (fo=24, routed)          1.477    12.233    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match__6
    SLICE_X5Y39          LUT4 (Prop_lut4_I1_O)        0.152    12.385 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[1]_i_1/O
                         net (fo=14, routed)          0.368    12.754    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0
    SLICE_X4Y41          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.553    23.311    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X4Y41          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[4]/C
                         clock pessimism              0.397    23.707    
                         clock uncertainty           -0.302    23.405    
    SLICE_X4Y41          FDRE (Setup_fdre_C_CE)      -0.371    23.034    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[4]
  -------------------------------------------------------------------
                         required time                         23.034    
                         arrival time                         -12.754    
  -------------------------------------------------------------------
                         slack                                 10.281    

Slack (MET) :             10.281ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.947ns  (logic 2.507ns (28.022%)  route 6.440ns (71.978%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.311ns = ( 23.311 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[3])
                                                      1.450     5.257 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[3]
                         net (fo=17, routed)          2.747     8.004    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[3]
    SLICE_X10Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.128 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3/O
                         net (fo=1, routed)           0.000     8.128    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.661 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry/CO[3]
                         net (fo=6, routed)           1.135     9.796    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30
    SLICE_X6Y34          LUT5 (Prop_lut5_I4_O)        0.124     9.920 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[25]_i_3/O
                         net (fo=4, routed)           0.713    10.633    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_3__0
    SLICE_X6Y34          LUT6 (Prop_lut6_I1_O)        0.124    10.757 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_6/O
                         net (fo=24, routed)          1.477    12.233    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match__6
    SLICE_X5Y39          LUT4 (Prop_lut4_I1_O)        0.152    12.385 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[1]_i_1/O
                         net (fo=14, routed)          0.368    12.754    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0
    SLICE_X4Y41          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.553    23.311    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X4Y41          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[6]/C
                         clock pessimism              0.397    23.707    
                         clock uncertainty           -0.302    23.405    
    SLICE_X4Y41          FDRE (Setup_fdre_C_CE)      -0.371    23.034    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[6]
  -------------------------------------------------------------------
                         required time                         23.034    
                         arrival time                         -12.754    
  -------------------------------------------------------------------
                         slack                                 10.281    

Slack (MET) :             10.281ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.947ns  (logic 2.507ns (28.022%)  route 6.440ns (71.978%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.311ns = ( 23.311 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[3])
                                                      1.450     5.257 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[3]
                         net (fo=17, routed)          2.747     8.004    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[3]
    SLICE_X10Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.128 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3/O
                         net (fo=1, routed)           0.000     8.128    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.661 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry/CO[3]
                         net (fo=6, routed)           1.135     9.796    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30
    SLICE_X6Y34          LUT5 (Prop_lut5_I4_O)        0.124     9.920 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[25]_i_3/O
                         net (fo=4, routed)           0.713    10.633    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_3__0
    SLICE_X6Y34          LUT6 (Prop_lut6_I1_O)        0.124    10.757 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_6/O
                         net (fo=24, routed)          1.477    12.233    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match__6
    SLICE_X5Y39          LUT4 (Prop_lut4_I1_O)        0.152    12.385 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[1]_i_1/O
                         net (fo=14, routed)          0.368    12.754    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0
    SLICE_X4Y41          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.553    23.311    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X4Y41          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[7]/C
                         clock pessimism              0.397    23.707    
                         clock uncertainty           -0.302    23.405    
    SLICE_X4Y41          FDRE (Setup_fdre_C_CE)      -0.371    23.034    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[7]
  -------------------------------------------------------------------
                         required time                         23.034    
                         arrival time                         -12.754    
  -------------------------------------------------------------------
                         slack                                 10.281    

Slack (MET) :             10.281ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.947ns  (logic 2.507ns (28.022%)  route 6.440ns (71.978%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.311ns = ( 23.311 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[3])
                                                      1.450     5.257 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[3]
                         net (fo=17, routed)          2.747     8.004    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[3]
    SLICE_X10Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.128 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3/O
                         net (fo=1, routed)           0.000     8.128    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.661 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry/CO[3]
                         net (fo=6, routed)           1.135     9.796    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30
    SLICE_X6Y34          LUT5 (Prop_lut5_I4_O)        0.124     9.920 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[25]_i_3/O
                         net (fo=4, routed)           0.713    10.633    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_3__0
    SLICE_X6Y34          LUT6 (Prop_lut6_I1_O)        0.124    10.757 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_6/O
                         net (fo=24, routed)          1.477    12.233    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match__6
    SLICE_X5Y39          LUT4 (Prop_lut4_I1_O)        0.152    12.385 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[1]_i_1/O
                         net (fo=14, routed)          0.368    12.754    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0
    SLICE_X4Y41          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.553    23.311    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X4Y41          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[9]/C
                         clock pessimism              0.397    23.707    
                         clock uncertainty           -0.302    23.405    
    SLICE_X4Y41          FDRE (Setup_fdre_C_CE)      -0.371    23.034    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[9]
  -------------------------------------------------------------------
                         required time                         23.034    
                         arrival time                         -12.754    
  -------------------------------------------------------------------
                         slack                                 10.281    

Slack (MET) :             10.282ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.944ns  (logic 2.507ns (28.029%)  route 6.437ns (71.971%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 23.310 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[3])
                                                      1.450     5.257 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[3]
                         net (fo=17, routed)          2.747     8.004    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[3]
    SLICE_X10Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.128 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3/O
                         net (fo=1, routed)           0.000     8.128    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.661 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry/CO[3]
                         net (fo=6, routed)           1.135     9.796    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30
    SLICE_X6Y34          LUT5 (Prop_lut5_I4_O)        0.124     9.920 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[25]_i_3/O
                         net (fo=4, routed)           0.713    10.633    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_3__0
    SLICE_X6Y34          LUT6 (Prop_lut6_I1_O)        0.124    10.757 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_6/O
                         net (fo=24, routed)          1.477    12.233    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match__6
    SLICE_X5Y39          LUT4 (Prop_lut4_I1_O)        0.152    12.385 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[1]_i_1/O
                         net (fo=14, routed)          0.366    12.752    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0
    SLICE_X4Y40          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.552    23.310    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X4Y40          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[0]/C
                         clock pessimism              0.397    23.706    
                         clock uncertainty           -0.302    23.404    
    SLICE_X4Y40          FDRE (Setup_fdre_C_CE)      -0.371    23.033    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[0]
  -------------------------------------------------------------------
                         required time                         23.033    
                         arrival time                         -12.752    
  -------------------------------------------------------------------
                         slack                                 10.282    

Slack (MET) :             10.282ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.944ns  (logic 2.507ns (28.029%)  route 6.437ns (71.971%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 23.310 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[3])
                                                      1.450     5.257 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[3]
                         net (fo=17, routed)          2.747     8.004    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[3]
    SLICE_X10Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.128 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3/O
                         net (fo=1, routed)           0.000     8.128    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.661 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry/CO[3]
                         net (fo=6, routed)           1.135     9.796    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30
    SLICE_X6Y34          LUT5 (Prop_lut5_I4_O)        0.124     9.920 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[25]_i_3/O
                         net (fo=4, routed)           0.713    10.633    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_3__0
    SLICE_X6Y34          LUT6 (Prop_lut6_I1_O)        0.124    10.757 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_6/O
                         net (fo=24, routed)          1.477    12.233    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match__6
    SLICE_X5Y39          LUT4 (Prop_lut4_I1_O)        0.152    12.385 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[1]_i_1/O
                         net (fo=14, routed)          0.366    12.752    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0
    SLICE_X4Y40          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.552    23.310    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X4Y40          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[1]/C
                         clock pessimism              0.397    23.706    
                         clock uncertainty           -0.302    23.404    
    SLICE_X4Y40          FDRE (Setup_fdre_C_CE)      -0.371    23.033    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[1]
  -------------------------------------------------------------------
                         required time                         23.033    
                         arrival time                         -12.752    
  -------------------------------------------------------------------
                         slack                                 10.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.290%)  route 0.227ns (61.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.564     1.394    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X19Y41         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141     1.535 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[59]/Q
                         net (fo=1, routed)           0.227     1.762    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[30]
    SLICE_X23Y41         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.829     1.777    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X23Y41         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
                         clock pessimism             -0.123     1.654    
    SLICE_X23Y41         FDRE (Hold_fdre_C_D)         0.070     1.724    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.971%)  route 0.120ns (46.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.561     1.391    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X21Y40         FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.141     1.532 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.120     1.652    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X16Y40         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.832     1.780    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X16Y40         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.351     1.429    
    SLICE_X16Y40         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.612    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.910%)  route 0.241ns (63.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.559     1.389    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X17Y53         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.141     1.530 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[16]/Q
                         net (fo=4, routed)           0.241     1.771    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awaddr[4]
    SLICE_X22Y53         FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.825     1.773    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X22Y53         FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[4]/C
                         clock pessimism             -0.123     1.650    
    SLICE_X22Y53         FDRE (Hold_fdre_C_D)         0.075     1.725    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.187ns (44.677%)  route 0.232ns (55.323%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.552     1.382    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X21Y64         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y64         FDRE (Prop_fdre_C_Q)         0.141     1.523 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/Q
                         net (fo=8, routed)           0.232     1.755    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]
    SLICE_X23Y64         LUT5 (Prop_lut5_I2_O)        0.046     1.801 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.801    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/p_0_in[4]
    SLICE_X23Y64         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.820     1.768    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X23Y64         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/C
                         clock pessimism             -0.123     1.645    
    SLICE_X23Y64         FDRE (Hold_fdre_C_D)         0.107     1.752    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/rotary_encoder_0/U0/rotary_encoder_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rotary_encoder_0/U0/rotary_encoder_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.367ns (82.123%)  route 0.080ns (17.877%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.569     1.399    design_1_i/rotary_encoder_0/U0/rotary_encoder_v1_0_S00_AXI_inst/rotaryEn/s00_axi_aclk
    SLICE_X10Y49         FDRE                                         r  design_1_i/rotary_encoder_0/U0/rotary_encoder_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.563 r  design_1_i/rotary_encoder_0/U0/rotary_encoder_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[17]/Q
                         net (fo=3, routed)           0.079     1.642    design_1_i/rotary_encoder_0/U0/rotary_encoder_v1_0_S00_AXI_inst/rotaryEn/u0/cnt_r_reg[16]
    SLICE_X10Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.792 r  design_1_i/rotary_encoder_0/U0/rotary_encoder_v1_0_S00_AXI_inst/rotaryEn/u0/cnt_r_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.793    design_1_i/rotary_encoder_0/U0/rotary_encoder_v1_0_S00_AXI_inst/rotaryEn/u0/cnt_r_reg[16]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.846 r  design_1_i/rotary_encoder_0/U0/rotary_encoder_v1_0_S00_AXI_inst/rotaryEn/u0/cnt_r_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.846    design_1_i/rotary_encoder_0/U0/rotary_encoder_v1_0_S00_AXI_inst/rotaryEn/u0_n_24
    SLICE_X10Y50         FDRE                                         r  design_1_i/rotary_encoder_0/U0/rotary_encoder_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.832     1.780    design_1_i/rotary_encoder_0/U0/rotary_encoder_v1_0_S00_AXI_inst/rotaryEn/s00_axi_aclk
    SLICE_X10Y50         FDRE                                         r  design_1_i/rotary_encoder_0/U0/rotary_encoder_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[20]/C
                         clock pessimism             -0.118     1.662    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134     1.796    design_1_i/rotary_encoder_0/U0/rotary_encoder_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.568     1.398    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y46         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141     1.539 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/axi_rdata_reg[3]/Q
                         net (fo=1, routed)           0.110     1.649    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X12Y46         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.836     1.784    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y46         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.373     1.411    
    SLICE_X12Y46         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.594    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.532%)  route 0.231ns (52.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.552     1.382    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X20Y65         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y65         FDRE (Prop_fdre_C_Q)         0.164     1.546 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/Q
                         net (fo=8, routed)           0.231     1.777    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]_0[18]
    SLICE_X24Y63         LUT6 (Prop_lut6_I0_O)        0.045     1.822 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.822    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[2]_i_1_n_0
    SLICE_X24Y63         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.820     1.768    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X24Y63         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/C
                         clock pessimism             -0.123     1.645    
    SLICE_X24Y63         FDRE (Hold_fdre_C_D)         0.120     1.765    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.996%)  route 0.227ns (58.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.560     1.390    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X20Y39         FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.164     1.554 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[63]/Q
                         net (fo=1, routed)           0.227     1.780    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[34]
    SLICE_X23Y42         FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.829     1.777    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X23Y42         FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
                         clock pessimism             -0.123     1.654    
    SLICE_X23Y42         FDRE (Hold_fdre_C_D)         0.066     1.720    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/rotary_encoder_0/U0/rotary_encoder_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rotary_encoder_0/U0/rotary_encoder_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.380ns (82.628%)  route 0.080ns (17.372%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.569     1.399    design_1_i/rotary_encoder_0/U0/rotary_encoder_v1_0_S00_AXI_inst/rotaryEn/s00_axi_aclk
    SLICE_X10Y49         FDRE                                         r  design_1_i/rotary_encoder_0/U0/rotary_encoder_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.563 r  design_1_i/rotary_encoder_0/U0/rotary_encoder_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[17]/Q
                         net (fo=3, routed)           0.079     1.642    design_1_i/rotary_encoder_0/U0/rotary_encoder_v1_0_S00_AXI_inst/rotaryEn/u0/cnt_r_reg[16]
    SLICE_X10Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.792 r  design_1_i/rotary_encoder_0/U0/rotary_encoder_v1_0_S00_AXI_inst/rotaryEn/u0/cnt_r_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.793    design_1_i/rotary_encoder_0/U0/rotary_encoder_v1_0_S00_AXI_inst/rotaryEn/u0/cnt_r_reg[16]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.859 r  design_1_i/rotary_encoder_0/U0/rotary_encoder_v1_0_S00_AXI_inst/rotaryEn/u0/cnt_r_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    design_1_i/rotary_encoder_0/U0/rotary_encoder_v1_0_S00_AXI_inst/rotaryEn/u0_n_22
    SLICE_X10Y50         FDRE                                         r  design_1_i/rotary_encoder_0/U0/rotary_encoder_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.832     1.780    design_1_i/rotary_encoder_0/U0/rotary_encoder_v1_0_S00_AXI_inst/rotaryEn/s00_axi_aclk
    SLICE_X10Y50         FDRE                                         r  design_1_i/rotary_encoder_0/U0/rotary_encoder_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[22]/C
                         clock pessimism             -0.118     1.662    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134     1.796    design_1_i/rotary_encoder_0/U0/rotary_encoder_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.545%)  route 0.232ns (55.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.552     1.382    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X21Y64         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y64         FDRE (Prop_fdre_C_Q)         0.141     1.523 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/Q
                         net (fo=8, routed)           0.232     1.755    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]
    SLICE_X23Y64         LUT4 (Prop_lut4_I2_O)        0.045     1.800 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.800    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/p_0_in[3]
    SLICE_X23Y64         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.820     1.768    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X23Y64         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                         clock pessimism             -0.123     1.645    
    SLICE_X23Y64         FDRE (Hold_fdre_C_D)         0.091     1.736    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X17Y57    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X19Y46    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X19Y46    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X19Y46    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X16Y57    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X16Y57    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X16Y57    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X17Y57    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X24Y43    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[6]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42     design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y44     design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46     design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X16Y62    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X16Y62    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X16Y62    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X16Y62    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y44     design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46     design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42     design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X20Y58    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X20Y58    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y44     design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46     design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y46     design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X16Y64    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X16Y64    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X16Y64    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X16Y64    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X16Y64    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       94.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.037ns  (required time - arrival time)
  Source:                 design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.898ns  (logic 3.196ns (54.188%)  route 2.702ns (45.812%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 101.499 - 100.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.662     1.665    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y31         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.518     2.183 f  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.822     3.005    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X21Y33         LUT2 (Prop_lut2_I0_O)        0.124     3.129 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.129    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.679 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.679    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.793 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.793    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.907 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.907    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.021 f  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.880     5.901    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X20Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.025 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.025    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.538 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.538    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.655 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.655    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.772 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.772    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.889 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.889    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.006 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.006    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.123 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.240 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.240    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.563 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.563    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1_n_6
    SLICE_X20Y38         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.496   101.499    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y38         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[29]/C
                         clock pessimism              0.139   101.638    
                         clock uncertainty           -0.147   101.491    
    SLICE_X20Y38         FDRE (Setup_fdre_C_D)        0.109   101.600    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[29]
  -------------------------------------------------------------------
                         required time                        101.600    
                         arrival time                          -7.563    
  -------------------------------------------------------------------
                         slack                                 94.037    

Slack (MET) :             94.045ns  (required time - arrival time)
  Source:                 design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 3.188ns (54.126%)  route 2.702ns (45.874%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 101.499 - 100.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.662     1.665    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y31         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.518     2.183 f  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.822     3.005    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X21Y33         LUT2 (Prop_lut2_I0_O)        0.124     3.129 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.129    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.679 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.679    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.793 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.793    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.907 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.907    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.021 f  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.880     5.901    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X20Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.025 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.025    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.538 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.538    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.655 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.655    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.772 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.772    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.889 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.889    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.006 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.006    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.123 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.240 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.240    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.555 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.555    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1_n_4
    SLICE_X20Y38         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.496   101.499    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y38         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]/C
                         clock pessimism              0.139   101.638    
                         clock uncertainty           -0.147   101.491    
    SLICE_X20Y38         FDRE (Setup_fdre_C_D)        0.109   101.600    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]
  -------------------------------------------------------------------
                         required time                        101.600    
                         arrival time                          -7.555    
  -------------------------------------------------------------------
                         slack                                 94.045    

Slack (MET) :             94.089ns  (required time - arrival time)
  Source:                 design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/o_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.789ns  (logic 0.944ns (16.307%)  route 4.845ns (83.693%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 101.499 - 100.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.668     1.671    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X27Y35         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         FDRE (Prop_fdre_C_Q)         0.456     2.127 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/counter_reg[0]/Q
                         net (fo=9, routed)           2.430     4.557    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/counter_reg_n_0_[0]
    SLICE_X14Y47         LUT6 (Prop_lut6_I3_O)        0.124     4.681 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/o_data_i_5/O
                         net (fo=1, routed)           0.809     5.490    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/o_data_i_5_n_0
    SLICE_X15Y45         LUT6 (Prop_lut6_I1_O)        0.124     5.614 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/o_data_i_3/O
                         net (fo=1, routed)           0.949     6.563    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/o_data_i_3_n_0
    SLICE_X24Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.687 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/o_data_i_2/O
                         net (fo=1, routed)           0.657     7.344    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/o_data
    SLICE_X30Y38         LUT5 (Prop_lut5_I0_O)        0.116     7.460 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/o_data_i_1/O
                         net (fo=1, routed)           0.000     7.460    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/o_data_i_1_n_0
    SLICE_X30Y38         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/o_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.496   101.499    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X30Y38         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/o_data_reg/C
                         clock pessimism              0.105   101.604    
                         clock uncertainty           -0.147   101.457    
    SLICE_X30Y38         FDRE (Setup_fdre_C_D)        0.092   101.549    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/o_data_reg
  -------------------------------------------------------------------
                         required time                        101.549    
                         arrival time                          -7.460    
  -------------------------------------------------------------------
                         slack                                 94.089    

Slack (MET) :             94.121ns  (required time - arrival time)
  Source:                 design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.814ns  (logic 3.112ns (53.527%)  route 2.702ns (46.473%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 101.499 - 100.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.662     1.665    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y31         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.518     2.183 f  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.822     3.005    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X21Y33         LUT2 (Prop_lut2_I0_O)        0.124     3.129 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.129    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.679 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.679    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.793 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.793    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.907 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.907    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.021 f  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.880     5.901    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X20Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.025 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.025    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.538 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.538    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.655 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.655    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.772 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.772    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.889 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.889    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.006 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.006    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.123 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.240 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.240    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.479 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.479    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1_n_5
    SLICE_X20Y38         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.496   101.499    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y38         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[30]/C
                         clock pessimism              0.139   101.638    
                         clock uncertainty           -0.147   101.491    
    SLICE_X20Y38         FDRE (Setup_fdre_C_D)        0.109   101.600    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[30]
  -------------------------------------------------------------------
                         required time                        101.600    
                         arrival time                          -7.479    
  -------------------------------------------------------------------
                         slack                                 94.121    

Slack (MET) :             94.141ns  (required time - arrival time)
  Source:                 design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 3.092ns (53.366%)  route 2.702ns (46.634%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 101.499 - 100.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.662     1.665    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y31         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.518     2.183 f  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.822     3.005    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X21Y33         LUT2 (Prop_lut2_I0_O)        0.124     3.129 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.129    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.679 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.679    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.793 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.793    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.907 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.907    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.021 f  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.880     5.901    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X20Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.025 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.025    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.538 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.538    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.655 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.655    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.772 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.772    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.889 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.889    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.006 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.006    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.123 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.240 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.240    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.459 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.459    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1_n_7
    SLICE_X20Y38         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.496   101.499    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y38         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]/C
                         clock pessimism              0.139   101.638    
                         clock uncertainty           -0.147   101.491    
    SLICE_X20Y38         FDRE (Setup_fdre_C_D)        0.109   101.600    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]
  -------------------------------------------------------------------
                         required time                        101.600    
                         arrival time                          -7.459    
  -------------------------------------------------------------------
                         slack                                 94.141    

Slack (MET) :             94.153ns  (required time - arrival time)
  Source:                 design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 3.079ns (53.261%)  route 2.702ns (46.739%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 101.498 - 100.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.662     1.665    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y31         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.518     2.183 f  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.822     3.005    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X21Y33         LUT2 (Prop_lut2_I0_O)        0.124     3.129 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.129    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.679 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.679    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.793 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.793    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.907 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.907    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.021 f  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.880     5.901    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X20Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.025 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.025    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.538 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.538    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.655 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.655    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.772 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.772    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.889 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.889    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.006 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.006    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.123 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.446 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.446    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_6
    SLICE_X20Y37         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.495   101.498    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y37         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[25]/C
                         clock pessimism              0.139   101.637    
                         clock uncertainty           -0.147   101.490    
    SLICE_X20Y37         FDRE (Setup_fdre_C_D)        0.109   101.599    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[25]
  -------------------------------------------------------------------
                         required time                        101.599    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                 94.153    

Slack (MET) :             94.161ns  (required time - arrival time)
  Source:                 design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 3.071ns (53.197%)  route 2.702ns (46.803%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 101.498 - 100.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.662     1.665    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y31         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.518     2.183 f  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.822     3.005    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X21Y33         LUT2 (Prop_lut2_I0_O)        0.124     3.129 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.129    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.679 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.679    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.793 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.793    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.907 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.907    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.021 f  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.880     5.901    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X20Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.025 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.025    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.538 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.538    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.655 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.655    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.772 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.772    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.889 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.889    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.006 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.006    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.123 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.438 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.438    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_4
    SLICE_X20Y37         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.495   101.498    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y37         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]/C
                         clock pessimism              0.139   101.637    
                         clock uncertainty           -0.147   101.490    
    SLICE_X20Y37         FDRE (Setup_fdre_C_D)        0.109   101.599    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]
  -------------------------------------------------------------------
                         required time                        101.599    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                 94.161    

Slack (MET) :             94.237ns  (required time - arrival time)
  Source:                 design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.697ns  (logic 2.995ns (52.572%)  route 2.702ns (47.428%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 101.498 - 100.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.662     1.665    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y31         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.518     2.183 f  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.822     3.005    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X21Y33         LUT2 (Prop_lut2_I0_O)        0.124     3.129 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.129    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.679 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.679    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.793 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.793    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.907 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.907    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.021 f  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.880     5.901    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X20Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.025 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.025    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.538 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.538    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.655 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.655    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.772 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.772    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.889 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.889    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.006 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.006    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.123 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.362 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.362    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_5
    SLICE_X20Y37         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.495   101.498    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y37         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[26]/C
                         clock pessimism              0.139   101.637    
                         clock uncertainty           -0.147   101.490    
    SLICE_X20Y37         FDRE (Setup_fdre_C_D)        0.109   101.599    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[26]
  -------------------------------------------------------------------
                         required time                        101.599    
                         arrival time                          -7.362    
  -------------------------------------------------------------------
                         slack                                 94.237    

Slack (MET) :             94.257ns  (required time - arrival time)
  Source:                 design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 2.975ns (52.405%)  route 2.702ns (47.595%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 101.498 - 100.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.662     1.665    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y31         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.518     2.183 f  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.822     3.005    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X21Y33         LUT2 (Prop_lut2_I0_O)        0.124     3.129 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.129    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.679 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.679    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.793 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.793    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.907 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.907    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.021 f  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.880     5.901    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X20Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.025 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.025    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.538 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.538    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.655 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.655    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.772 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.772    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.889 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.889    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.006 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.006    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.123 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.342 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.342    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_7
    SLICE_X20Y37         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.495   101.498    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y37         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]/C
                         clock pessimism              0.139   101.637    
                         clock uncertainty           -0.147   101.490    
    SLICE_X20Y37         FDRE (Setup_fdre_C_D)        0.109   101.599    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]
  -------------------------------------------------------------------
                         required time                        101.599    
                         arrival time                          -7.342    
  -------------------------------------------------------------------
                         slack                                 94.257    

Slack (MET) :             94.269ns  (required time - arrival time)
  Source:                 design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.664ns  (logic 2.962ns (52.296%)  route 2.702ns (47.704%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 101.497 - 100.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.662     1.665    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y31         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.518     2.183 f  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.822     3.005    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X21Y33         LUT2 (Prop_lut2_I0_O)        0.124     3.129 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.129    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.679 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.679    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.793 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.793    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.907 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.907    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.021 f  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.880     5.901    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X20Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.025 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.025    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.538 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.538    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.655 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.655    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.772 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.772    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.889 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.889    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.006 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.006    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.329 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.329    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_6
    SLICE_X20Y36         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.494   101.497    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y36         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[21]/C
                         clock pessimism              0.139   101.636    
                         clock uncertainty           -0.147   101.489    
    SLICE_X20Y36         FDRE (Setup_fdre_C_D)        0.109   101.598    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[21]
  -------------------------------------------------------------------
                         required time                        101.598    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                 94.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.255%)  route 0.103ns (35.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.561     0.563    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X29Y38         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[0]/Q
                         net (fo=14, routed)          0.103     0.807    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS[0]
    SLICE_X28Y38         LUT5 (Prop_lut5_I1_O)        0.045     0.852 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/FSM_sequential_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     0.852    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/FSM_sequential_PS[1]_i_1_n_0
    SLICE_X28Y38         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.829     0.831    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X28Y38         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[1]/C
                         clock pessimism             -0.255     0.576    
    SLICE_X28Y38         FDRE (Hold_fdre_C_D)         0.120     0.696    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i_st_cp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i_st_cp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.530%)  route 0.132ns (41.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.586     0.588    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X36Y35         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i_st_cp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i_st_cp_reg/Q
                         net (fo=2, routed)           0.132     0.860    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/st_cp
    SLICE_X36Y35         LUT5 (Prop_lut5_I4_O)        0.045     0.905 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i_st_cp_i_1/O
                         net (fo=1, routed)           0.000     0.905    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i_st_cp_i_1_n_0
    SLICE_X36Y35         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i_st_cp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.854     0.856    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X36Y35         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i_st_cp_reg/C
                         clock pessimism             -0.268     0.588    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.092     0.680    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i_st_cp_reg
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.189ns (45.994%)  route 0.222ns (54.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.561     0.563    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X29Y38         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141     0.704 f  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[2]/Q
                         net (fo=50, routed)          0.222     0.926    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS[2]
    SLICE_X28Y39         LUT3 (Prop_lut3_I0_O)        0.048     0.974 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     0.974    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/counter[23]
    SLICE_X28Y39         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.829     0.831    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X28Y39         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/counter_reg[23]/C
                         clock pessimism             -0.252     0.579    
    SLICE_X28Y39         FDRE (Hold_fdre_C_D)         0.131     0.710    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/LS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/LS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.560     0.562    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X30Y37         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/LS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/LS_reg[0]/Q
                         net (fo=3, routed)           0.175     0.901    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/LS_reg_n_0_[0]
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.045     0.946 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/LS[0]_i_1/O
                         net (fo=1, routed)           0.000     0.946    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/LS[0]_i_1_n_0
    SLICE_X30Y37         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/LS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.827     0.829    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X30Y37         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/LS_reg[0]/C
                         clock pessimism             -0.267     0.562    
    SLICE_X30Y37         FDRE (Hold_fdre_C_D)         0.120     0.682    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/LS_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i_ds_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i_ds_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.559     0.561    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X30Y36         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i_ds_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i_ds_reg/Q
                         net (fo=2, routed)           0.177     0.901    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/ds
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.946 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i_ds_i_1/O
                         net (fo=1, routed)           0.000     0.946    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i_ds_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i_ds_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.826     0.828    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X30Y36         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i_ds_reg/C
                         clock pessimism             -0.267     0.561    
    SLICE_X30Y36         FDRE (Hold_fdre_C_D)         0.120     0.681    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i_ds_reg
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.597%)  route 0.222ns (54.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.561     0.563    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X29Y38         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141     0.704 f  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[2]/Q
                         net (fo=50, routed)          0.222     0.926    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/PS[2]
    SLICE_X28Y39         LUT3 (Prop_lut3_I0_O)        0.045     0.971 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     0.971    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/counter[22]
    SLICE_X28Y39         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.829     0.831    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X28Y39         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/counter_reg[22]/C
                         clock pessimism             -0.252     0.579    
    SLICE_X28Y39         FDRE (Hold_fdre_C_D)         0.120     0.699    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.559     0.561    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X27Y35         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/counter_reg[0]/Q
                         net (fo=9, routed)           0.180     0.882    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/counter_reg_n_0_[0]
    SLICE_X27Y35         LUT3 (Prop_lut3_I2_O)        0.045     0.927 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.927    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/counter[0]
    SLICE_X27Y35         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.826     0.828    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X27Y35         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/counter_reg[0]/C
                         clock pessimism             -0.267     0.561    
    SLICE_X27Y35         FDRE (Hold_fdre_C_D)         0.091     0.652    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i_sh_cp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i_sh_cp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.982%)  route 0.186ns (50.018%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.586     0.588    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X36Y35         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i_sh_cp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i_sh_cp_reg/Q
                         net (fo=2, routed)           0.186     0.915    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/sh_cp
    SLICE_X36Y35         LUT5 (Prop_lut5_I4_O)        0.045     0.960 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i_sh_cp_i_1/O
                         net (fo=1, routed)           0.000     0.960    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i_sh_cp_i_1_n_0
    SLICE_X36Y35         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i_sh_cp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.854     0.856    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X36Y35         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i_sh_cp_reg/C
                         clock pessimism             -0.268     0.588    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.091     0.679    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/i_sh_cp_reg
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.556     0.558    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y34         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[15]/Q
                         net (fo=3, routed)           0.148     0.870    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[15]
    SLICE_X20Y34         LUT2 (Prop_lut2_I0_O)        0.045     0.915 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter[12]_i_2/O
                         net (fo=1, routed)           0.000     0.915    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter[12]_i_2_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.979 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.979    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_4
    SLICE_X20Y34         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.824     0.826    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y34         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[15]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X20Y34         FDRE (Hold_fdre_C_D)         0.134     0.692    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.556     0.558    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y35         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]/Q
                         net (fo=3, routed)           0.148     0.870    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]
    SLICE_X20Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.915 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter[16]_i_2/O
                         net (fo=1, routed)           0.000     0.915    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter[16]_i_2_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.979 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.979    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_4
    SLICE_X20Y35         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.825     0.827    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y35         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]/C
                         clock pessimism             -0.269     0.558    
    SLICE_X20Y35         FDRE (Hold_fdre_C_D)         0.134     0.692    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X20Y31     design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X20Y33     design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X20Y33     design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X20Y34     design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X20Y34     design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X20Y34     design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X20Y34     design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X20Y35     design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y33     design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y33     design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y35     design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y35     design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y35     design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y35     design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y36     design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y36     design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y36     design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y36     design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y31     design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y34     design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y34     design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y34     design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y34     design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y35     design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y35     design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y35     design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y35     design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y31     design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/delay_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       13.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.973ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.018ns  (required time - arrival time)
  Source:                 design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/o_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        4.351ns  (logic 1.080ns (24.825%)  route 3.271ns (75.175%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -2.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 101.499 - 100.000 ) 
    Source Clock Delay      (SCD):    3.723ns = ( 83.723 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938    81.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    82.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.684    83.723    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y45         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.419    84.142 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q
                         net (fo=2, routed)           1.091    85.234    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/Q[6]
    SLICE_X14Y45         LUT6 (Prop_lut6_I1_O)        0.297    85.531 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/o_data_i_4/O
                         net (fo=1, routed)           0.573    86.104    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/o_data_i_4_n_0
    SLICE_X15Y45         LUT6 (Prop_lut6_I0_O)        0.124    86.228 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/o_data_i_3/O
                         net (fo=1, routed)           0.949    87.177    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/o_data_i_3_n_0
    SLICE_X24Y38         LUT6 (Prop_lut6_I0_O)        0.124    87.301 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/o_data_i_2/O
                         net (fo=1, routed)           0.657    87.958    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/o_data
    SLICE_X30Y38         LUT5 (Prop_lut5_I0_O)        0.116    88.074 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/o_data_i_1/O
                         net (fo=1, routed)           0.000    88.074    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/o_data_i_1_n_0
    SLICE_X30Y38         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/o_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.496   101.499    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X30Y38         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/o_data_reg/C
                         clock pessimism              0.000   101.499    
                         clock uncertainty           -0.499   101.000    
    SLICE_X30Y38         FDRE (Setup_fdre_C_D)        0.092   101.092    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/o_data_reg
  -------------------------------------------------------------------
                         required time                        101.092    
                         arrival time                         -88.074    
  -------------------------------------------------------------------
                         slack                                 13.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/slv_reg0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/o_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.234ns (22.487%)  route 0.807ns (77.513%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.566     1.396    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y49         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/slv_reg0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.537 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/slv_reg0_reg[15]/Q
                         net (fo=3, routed)           0.516     2.053    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/Q[15]
    SLICE_X24Y38         LUT6 (Prop_lut6_I4_O)        0.045     2.098 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/o_data_i_2/O
                         net (fo=1, routed)           0.291     2.389    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/o_data
    SLICE_X30Y38         LUT5 (Prop_lut5_I0_O)        0.048     2.437 r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/o_data_i_1/O
                         net (fo=1, routed)           0.000     2.437    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/o_data_i_1_n_0
    SLICE_X30Y38         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/o_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.829     0.831    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X30Y38         FDRE                                         r  design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/o_data_reg/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.499     1.330    
    SLICE_X30Y38         FDRE (Hold_fdre_C_D)         0.133     1.463    design_1_i/Matrix_0/U0/Matrix_v1_0_S00_AXI_inst/core1/o_data_reg
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.973    





