# Generated by Yosys 0.9+2406 (git sha1 b6513521, clang 6.0.0-1ubuntu2 -fPIC -Os)

.model top
.inputs PIN_1 PIN_2 PIN_3 PIN_4 PIN_5 PIN_6 PIN_7 PIN_8 PIN_17 PIN_18 PIN_19 PIN_20 CLK
.outputs PIN_9 PIN_10 PIN_11 PIN_12 PIN_13 PIN_14 PIN_15 PIN_16 USBPU
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$false I1=$false I2=PIN_10_SB_LUT4_O_I2[0] I3=PIN_10_SB_LUT4_O_I2[1] O=PIN_10
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=mymem.rdata[1] I1=PIN_18_SB_LUT4_I0_O[1] I2=PIN_17_SB_LUT4_I0_O[0] I3=mymem.rdata[25] O=PIN_10_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=PIN_17_SB_LUT4_I0_O[2] I1=mymem.rdata[17] I2=PIN_18_SB_LUT4_I0_O[2] I3=mymem.rdata[9] O=PIN_10_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=PIN_11_SB_LUT4_O_I2[0] I3=PIN_11_SB_LUT4_O_I2[1] O=PIN_11
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=mymem.rdata[2] I1=PIN_18_SB_LUT4_I0_O[1] I2=PIN_18_SB_LUT4_I0_O[2] I3=mymem.rdata[10] O=PIN_11_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=PIN_17_SB_LUT4_I0_O[0] I1=mymem.rdata[26] I2=PIN_17_SB_LUT4_I0_O[2] I3=mymem.rdata[18] O=PIN_11_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=PIN_12_SB_LUT4_O_I2[0] I3=PIN_12_SB_LUT4_O_I2[1] O=PIN_12
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=mymem.rdata[3] I1=PIN_18_SB_LUT4_I0_O[1] I2=PIN_17_SB_LUT4_I0_O[0] I3=mymem.rdata[27] O=PIN_12_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=PIN_17_SB_LUT4_I0_O[2] I1=mymem.rdata[19] I2=PIN_18_SB_LUT4_I0_O[2] I3=mymem.rdata[11] O=PIN_12_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=PIN_13_SB_LUT4_O_I2[0] I3=PIN_13_SB_LUT4_O_I2[1] O=PIN_13
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=PIN_17_SB_LUT4_I0_O[0] I1=mymem.rdata[28] I2=PIN_18_SB_LUT4_I0_O[2] I3=mymem.rdata[12] O=PIN_13_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=mymem.rdata[4] I1=PIN_18_SB_LUT4_I0_O[1] I2=PIN_17_SB_LUT4_I0_O[2] I3=mymem.rdata[20] O=PIN_13_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=PIN_14_SB_LUT4_O_I2[0] I3=PIN_14_SB_LUT4_O_I2[1] O=PIN_14
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=mymem.rdata[5] I1=PIN_18_SB_LUT4_I0_O[1] I2=PIN_18_SB_LUT4_I0_O[2] I3=mymem.rdata[13] O=PIN_14_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=PIN_17_SB_LUT4_I0_O[0] I1=mymem.rdata[29] I2=PIN_17_SB_LUT4_I0_O[2] I3=mymem.rdata[21] O=PIN_14_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=PIN_15_SB_LUT4_O_I2[0] I3=PIN_15_SB_LUT4_O_I2[1] O=PIN_15
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=PIN_17_SB_LUT4_I0_O[0] I1=mymem.rdata[30] I2=PIN_18_SB_LUT4_I0_O[2] I3=mymem.rdata[14] O=PIN_15_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=mymem.rdata[6] I1=PIN_18_SB_LUT4_I0_O[1] I2=PIN_17_SB_LUT4_I0_O[2] I3=mymem.rdata[22] O=PIN_15_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=PIN_16_SB_LUT4_O_I2[0] I3=PIN_16_SB_LUT4_O_I2[1] O=PIN_16
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=mymem.rdata[7] I1=PIN_18_SB_LUT4_I0_O[1] I2=PIN_18_SB_LUT4_I0_O[2] I3=mymem.rdata[15] O=PIN_16_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=PIN_17_SB_LUT4_I0_O[0] I1=mymem.rdata[31] I2=PIN_17_SB_LUT4_I0_O[2] I3=mymem.rdata[23] O=PIN_16_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=PIN_17 I1=PIN_20 I2=PIN_19 I3=PIN_18 O=PIN_17_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=PIN_18 I1=PIN_17 I2=PIN_19 I3=PIN_20 O=PIN_18_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=PIN_18 I1=PIN_20 I2=PIN_19 I3=PIN_17 O=PIN_17_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=PIN_18 I1=PIN_17 I2=PIN_20 I3=PIN_19 O=PIN_18_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=$false I2=PIN_9_SB_LUT4_O_I2[0] I3=PIN_9_SB_LUT4_O_I2[1] O=PIN_9
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=mymem.rdata[0] I1=PIN_18_SB_LUT4_I0_O[1] I2=PIN_17_SB_LUT4_I0_O[0] I3=mymem.rdata[24] O=PIN_9_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=PIN_17_SB_LUT4_I0_O[2] I1=mymem.rdata[16] I2=PIN_18_SB_LUT4_I0_O[2] I3=mymem.rdata[8] O=PIN_9_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_RAM40_4K MASK[0]=$true MASK[1]=$true MASK[2]=$true MASK[3]=$true MASK[4]=$true MASK[5]=$true MASK[6]=$true MASK[7]=$true MASK[8]=$true MASK[9]=$true MASK[10]=$true MASK[11]=$true MASK[12]=$true MASK[13]=$true MASK[14]=$true MASK[15]=$true RADDR[0]=PIN_1 RADDR[1]=PIN_2 RADDR[2]=PIN_3 RADDR[3]=PIN_4 RADDR[4]=PIN_5 RADDR[5]=PIN_6 RADDR[6]=PIN_7 RADDR[7]=PIN_8 RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$true RDATA[0]=mymem.rdata[0] RDATA[1]=mymem.rdata[1] RDATA[2]=mymem.rdata[2] RDATA[3]=mymem.rdata[3] RDATA[4]=mymem.rdata[4] RDATA[5]=mymem.rdata[5] RDATA[6]=mymem.rdata[6] RDATA[7]=mymem.rdata[7] RDATA[8]=mymem.rdata[8] RDATA[9]=mymem.rdata[9] RDATA[10]=mymem.rdata[10] RDATA[11]=mymem.rdata[11] RDATA[12]=mymem.rdata[12] RDATA[13]=mymem.rdata[13] RDATA[14]=mymem.rdata[14] RDATA[15]=mymem.rdata[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$false WDATA[2]=$false WDATA[3]=$false WDATA[4]=$false WDATA[5]=$false WDATA[6]=$false WDATA[7]=$false WDATA[8]=$false WDATA[9]=$false WDATA[10]=$false WDATA[11]=$false WDATA[12]=$false WDATA[13]=$false WDATA[14]=$false WDATA[15]=$false WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:212.4-224.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx101111111110010100000011000001011010000000100011101000000010001100000011000100110111001011111101
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_RAM40_4K MASK[0]=$true MASK[1]=$true MASK[2]=$true MASK[3]=$true MASK[4]=$true MASK[5]=$true MASK[6]=$true MASK[7]=$true MASK[8]=$true MASK[9]=$true MASK[10]=$true MASK[11]=$true MASK[12]=$true MASK[13]=$true MASK[14]=$true MASK[15]=$true RADDR[0]=PIN_1 RADDR[1]=PIN_2 RADDR[2]=PIN_3 RADDR[3]=PIN_4 RADDR[4]=PIN_5 RADDR[5]=PIN_6 RADDR[6]=PIN_7 RADDR[7]=PIN_8 RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$true RDATA[0]=mymem.rdata[16] RDATA[1]=mymem.rdata[17] RDATA[2]=mymem.rdata[18] RDATA[3]=mymem.rdata[19] RDATA[4]=mymem.rdata[20] RDATA[5]=mymem.rdata[21] RDATA[6]=mymem.rdata[22] RDATA[7]=mymem.rdata[23] RDATA[8]=mymem.rdata[24] RDATA[9]=mymem.rdata[25] RDATA[10]=mymem.rdata[26] RDATA[11]=mymem.rdata[27] RDATA[12]=mymem.rdata[28] RDATA[13]=mymem.rdata[29] RDATA[14]=mymem.rdata[30] RDATA[15]=mymem.rdata[31] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$false WDATA[2]=$false WDATA[3]=$false WDATA[4]=$false WDATA[5]=$false WDATA[6]=$false WDATA[7]=$false WDATA[8]=$false WDATA[9]=$false WDATA[10]=$false WDATA[11]=$false WDATA[12]=$false WDATA[13]=$false WDATA[14]=$false WDATA[15]=$false WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:212.4-224.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx101000000000000100000010100100010000000001100010000000000110001000001111111100000000001011000001
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.names mymem.rdata[5] PIN_18_SB_LUT4_I0_O[0]
1 1
.names mymem.rdata[13] PIN_18_SB_LUT4_I0_O[3]
1 1
.names mymem.rdata[29] PIN_17_SB_LUT4_I0_O[1]
1 1
.names mymem.rdata[21] PIN_17_SB_LUT4_I0_O[3]
1 1
.names $false USBPU
1 1
.names PIN_1 addr[0]
1 1
.names PIN_2 addr[1]
1 1
.names PIN_3 addr[2]
1 1
.names PIN_4 addr[3]
1 1
.names PIN_5 addr[4]
1 1
.names PIN_6 addr[5]
1 1
.names PIN_7 addr[6]
1 1
.names PIN_8 addr[7]
1 1
.names CLK clk
1 1
.names PIN_9 leds[0]
1 1
.names PIN_10 leds[1]
1 1
.names PIN_11 leds[2]
1 1
.names PIN_12 leds[3]
1 1
.names PIN_13 leds[4]
1 1
.names PIN_14 leds[5]
1 1
.names PIN_15 leds[6]
1 1
.names PIN_16 leds[7]
1 1
.names PIN_9 leds_reg[0]
1 1
.names PIN_10 leds_reg[1]
1 1
.names PIN_11 leds_reg[2]
1 1
.names PIN_12 leds_reg[3]
1 1
.names PIN_13 leds_reg[4]
1 1
.names PIN_14 leds_reg[5]
1 1
.names PIN_15 leds_reg[6]
1 1
.names PIN_16 leds_reg[7]
1 1
.names PIN_1 mymem.addr[0]
1 1
.names PIN_2 mymem.addr[1]
1 1
.names PIN_3 mymem.addr[2]
1 1
.names PIN_4 mymem.addr[3]
1 1
.names PIN_5 mymem.addr[4]
1 1
.names PIN_6 mymem.addr[5]
1 1
.names PIN_7 mymem.addr[6]
1 1
.names PIN_8 mymem.addr[7]
1 1
.names CLK mymem.clk
1 1
.names $false mymem.wdata[0]
1 1
.names $false mymem.wdata[1]
1 1
.names $false mymem.wdata[2]
1 1
.names $false mymem.wdata[3]
1 1
.names $false mymem.wdata[4]
1 1
.names $false mymem.wdata[5]
1 1
.names $false mymem.wdata[6]
1 1
.names $false mymem.wdata[7]
1 1
.names $false mymem.wdata[8]
1 1
.names $false mymem.wdata[9]
1 1
.names $false mymem.wdata[10]
1 1
.names $false mymem.wdata[11]
1 1
.names $false mymem.wdata[12]
1 1
.names $false mymem.wdata[13]
1 1
.names $false mymem.wdata[14]
1 1
.names $false mymem.wdata[15]
1 1
.names $false mymem.wdata[16]
1 1
.names $false mymem.wdata[17]
1 1
.names $false mymem.wdata[18]
1 1
.names $false mymem.wdata[19]
1 1
.names $false mymem.wdata[20]
1 1
.names $false mymem.wdata[21]
1 1
.names $false mymem.wdata[22]
1 1
.names $false mymem.wdata[23]
1 1
.names $false mymem.wdata[24]
1 1
.names $false mymem.wdata[25]
1 1
.names $false mymem.wdata[26]
1 1
.names $false mymem.wdata[27]
1 1
.names $false mymem.wdata[28]
1 1
.names $false mymem.wdata[29]
1 1
.names $false mymem.wdata[30]
1 1
.names $false mymem.wdata[31]
1 1
.names $false mymem.wen
1 1
.names PIN_20 pushbuttons[0]
1 1
.names PIN_19 pushbuttons[1]
1 1
.names PIN_18 pushbuttons[2]
1 1
.names PIN_17 pushbuttons[3]
1 1
.names mymem.rdata[0] rdata[0]
1 1
.names mymem.rdata[1] rdata[1]
1 1
.names mymem.rdata[2] rdata[2]
1 1
.names mymem.rdata[3] rdata[3]
1 1
.names mymem.rdata[4] rdata[4]
1 1
.names mymem.rdata[5] rdata[5]
1 1
.names mymem.rdata[6] rdata[6]
1 1
.names mymem.rdata[7] rdata[7]
1 1
.names mymem.rdata[8] rdata[8]
1 1
.names mymem.rdata[9] rdata[9]
1 1
.names mymem.rdata[10] rdata[10]
1 1
.names mymem.rdata[11] rdata[11]
1 1
.names mymem.rdata[12] rdata[12]
1 1
.names mymem.rdata[13] rdata[13]
1 1
.names mymem.rdata[14] rdata[14]
1 1
.names mymem.rdata[15] rdata[15]
1 1
.names mymem.rdata[16] rdata[16]
1 1
.names mymem.rdata[17] rdata[17]
1 1
.names mymem.rdata[18] rdata[18]
1 1
.names mymem.rdata[19] rdata[19]
1 1
.names mymem.rdata[20] rdata[20]
1 1
.names mymem.rdata[21] rdata[21]
1 1
.names mymem.rdata[22] rdata[22]
1 1
.names mymem.rdata[23] rdata[23]
1 1
.names mymem.rdata[24] rdata[24]
1 1
.names mymem.rdata[25] rdata[25]
1 1
.names mymem.rdata[26] rdata[26]
1 1
.names mymem.rdata[27] rdata[27]
1 1
.names mymem.rdata[28] rdata[28]
1 1
.names mymem.rdata[29] rdata[29]
1 1
.names mymem.rdata[30] rdata[30]
1 1
.names mymem.rdata[31] rdata[31]
1 1
.names PIN_1 switches[0]
1 1
.names PIN_2 switches[1]
1 1
.names PIN_3 switches[2]
1 1
.names PIN_4 switches[3]
1 1
.names PIN_5 switches[4]
1 1
.names PIN_6 switches[5]
1 1
.names PIN_7 switches[6]
1 1
.names PIN_8 switches[7]
1 1
.names $false wdata[0]
1 1
.names $false wdata[1]
1 1
.names $false wdata[2]
1 1
.names $false wdata[3]
1 1
.names $false wdata[4]
1 1
.names $false wdata[5]
1 1
.names $false wdata[6]
1 1
.names $false wdata[7]
1 1
.names $false wdata[8]
1 1
.names $false wdata[9]
1 1
.names $false wdata[10]
1 1
.names $false wdata[11]
1 1
.names $false wdata[12]
1 1
.names $false wdata[13]
1 1
.names $false wdata[14]
1 1
.names $false wdata[15]
1 1
.names $false wdata[16]
1 1
.names $false wdata[17]
1 1
.names $false wdata[18]
1 1
.names $false wdata[19]
1 1
.names $false wdata[20]
1 1
.names $false wdata[21]
1 1
.names $false wdata[22]
1 1
.names $false wdata[23]
1 1
.names $false wdata[24]
1 1
.names $false wdata[25]
1 1
.names $false wdata[26]
1 1
.names $false wdata[27]
1 1
.names $false wdata[28]
1 1
.names $false wdata[29]
1 1
.names $false wdata[30]
1 1
.names $false wdata[31]
1 1
.names $false wen
1 1
.end
