

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square'
================================================================
* Date:           Fri May 10 12:38:52 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_19 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       92|       92|  0.920 us|  0.920 us|   93|   93|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 43 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 44 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add204_214_loc = alloca i64 1"   --->   Operation 45 'alloca' 'add204_214_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add37121_loc = alloca i64 1"   --->   Operation 46 'alloca' 'add37121_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add33725_loc = alloca i64 1"   --->   Operation 47 'alloca' 'add33725_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add30129_loc = alloca i64 1"   --->   Operation 48 'alloca' 'add30129_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%add27433_loc = alloca i64 1"   --->   Operation 49 'alloca' 'add27433_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%add23937_loc = alloca i64 1"   --->   Operation 50 'alloca' 'add23937_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%add8117_loc = alloca i64 1"   --->   Operation 51 'alloca' 'add8117_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%arg1_r = alloca i64 1" [d3.cpp:11]   --->   Operation 52 'alloca' 'arg1_r' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%out1_w = alloca i64 1" [d3.cpp:12]   --->   Operation 53 'alloca' 'out1_w' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%arr = alloca i64 1" [d3.cpp:13]   --->   Operation 54 'alloca' 'arr' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%arr_1 = alloca i64 1" [d3.cpp:13]   --->   Operation 55 'alloca' 'arr_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d3.cpp:17]   --->   Operation 56 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d3.cpp:126]   --->   Operation 57 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i62 %trunc_ln" [d3.cpp:17]   --->   Operation 58 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln17" [d3.cpp:17]   --->   Operation 59 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 60 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 61 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 61 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 62 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 62 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 63 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 63 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 64 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 64 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 65 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 65 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 66 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 66 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 67 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 67 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 68 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr, i64 %arr_1"   --->   Operation 68 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 69 [2/2] (0.00ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln, i32 %arg1_r" [d3.cpp:17]   --->   Operation 69 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr, i64 %arr_1"   --->   Operation 70 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 71 [1/2] (0.00ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln, i32 %arg1_r" [d3.cpp:17]   --->   Operation 71 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.67>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%arg1_r_addr = getelementptr i32 %arg1_r, i64 0, i64 9"   --->   Operation 72 'getelementptr' 'arg1_r_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [2/2] (0.67ns)   --->   "%arg1_r_load = load i4 %arg1_r_addr"   --->   Operation 73 'load' 'arg1_r_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 13 <SV = 12> <Delay = 4.09>
ST_13 : Operation 74 [1/2] (0.67ns)   --->   "%arg1_r_load = load i4 %arg1_r_addr"   --->   Operation 74 'load' 'arg1_r_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_13 : [1/1] (0.57ns)   --->   Input mux for Operation 75 '%mul16 = mul i32 %arg1_r_load, i32 38'
ST_13 : Operation 75 [1/1] (2.84ns)   --->   "%mul16 = mul i32 %arg1_r_load, i32 38"   --->   Operation 75 'mul' 'mul16' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 76 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, i64 %arr_1, i64 %arr, i32 %arg1_r, i32 %mul16, i32 %mul16"   --->   Operation 76 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 77 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, i64 %arr_1, i64 %arr, i32 %arg1_r, i32 %mul16, i32 %mul16"   --->   Operation 77 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.67>
ST_16 : Operation 78 [1/1] (0.00ns)   --->   "%arg1_r_addr_3 = getelementptr i32 %arg1_r, i64 0, i64 8"   --->   Operation 78 'getelementptr' 'arg1_r_addr_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 79 [2/2] (0.67ns)   --->   "%arg1_r_load_2 = load i4 %arg1_r_addr_3"   --->   Operation 79 'load' 'arg1_r_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 17 <SV = 16> <Delay = 4.09>
ST_17 : Operation 80 [1/2] (0.67ns)   --->   "%arg1_r_load_2 = load i4 %arg1_r_addr_3"   --->   Operation 80 'load' 'arg1_r_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_17 : [1/1] (0.57ns)   --->   Input mux for Operation 81 '%mul45 = mul i32 %arg1_r_load_2, i32 19'
ST_17 : Operation 81 [1/1] (2.84ns)   --->   "%mul45 = mul i32 %arg1_r_load_2, i32 19"   --->   Operation 81 'mul' 'mul45' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 82 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, i64 %arr_1, i64 %arr, i32 %arg1_r, i32 %mul45"   --->   Operation 82 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 83 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, i64 %arr_1, i64 %arr, i32 %arg1_r, i32 %mul45"   --->   Operation 83 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.67>
ST_20 : Operation 84 [1/1] (0.00ns)   --->   "%arr_1_addr_1 = getelementptr i64 %arr_1, i64 0, i64 4"   --->   Operation 84 'getelementptr' 'arr_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 85 [2/2] (0.67ns)   --->   "%arr_1_load = load i3 %arr_1_addr_1" [d3.cpp:50]   --->   Operation 85 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 21 <SV = 20> <Delay = 1.10>
ST_21 : Operation 86 [1/2] (0.67ns)   --->   "%arr_1_load = load i3 %arr_1_addr_1" [d3.cpp:50]   --->   Operation 86 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_21 : Operation 87 [2/2] (0.42ns)   --->   "%call_ln50 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5, i64 %arr_1_load, i32 %arg1_r, i64 %add8117_loc" [d3.cpp:50]   --->   Operation 87 'call' 'call_ln50' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 1.09>
ST_22 : Operation 88 [1/2] (1.09ns)   --->   "%call_ln50 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5, i64 %arr_1_load, i32 %arg1_r, i64 %add8117_loc" [d3.cpp:50]   --->   Operation 88 'call' 'call_ln50' <Predicate = true> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.67>
ST_23 : Operation 89 [1/1] (0.00ns)   --->   "%arg1_r_addr_4 = getelementptr i32 %arg1_r, i64 0, i64 0" [d3.cpp:60]   --->   Operation 89 'getelementptr' 'arg1_r_addr_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 90 [2/2] (0.67ns)   --->   "%arg1_r_load_3 = load i4 %arg1_r_addr_4" [d3.cpp:60]   --->   Operation 90 'load' 'arg1_r_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_23 : Operation 91 [1/1] (0.00ns)   --->   "%arg1_r_addr_5 = getelementptr i32 %arg1_r, i64 0, i64 7" [d3.cpp:61]   --->   Operation 91 'getelementptr' 'arg1_r_addr_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 92 [2/2] (0.67ns)   --->   "%arg1_r_load_4 = load i4 %arg1_r_addr_5" [d3.cpp:61]   --->   Operation 92 'load' 'arg1_r_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 24 <SV = 23> <Delay = 0.67>
ST_24 : Operation 93 [1/2] (0.67ns)   --->   "%arg1_r_load_3 = load i4 %arg1_r_addr_4" [d3.cpp:60]   --->   Operation 93 'load' 'arg1_r_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_24 : Operation 94 [1/2] (0.67ns)   --->   "%arg1_r_load_4 = load i4 %arg1_r_addr_5" [d3.cpp:61]   --->   Operation 94 'load' 'arg1_r_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_24 : Operation 95 [1/1] (0.00ns)   --->   "%arg1_r_addr_6 = getelementptr i32 %arg1_r, i64 0, i64 6" [d3.cpp:62]   --->   Operation 95 'getelementptr' 'arg1_r_addr_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 96 [2/2] (0.67ns)   --->   "%arg1_r_load_5 = load i4 %arg1_r_addr_6" [d3.cpp:62]   --->   Operation 96 'load' 'arg1_r_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_24 : Operation 97 [1/1] (0.00ns)   --->   "%arg1_r_addr_7 = getelementptr i32 %arg1_r, i64 0, i64 5" [d3.cpp:64]   --->   Operation 97 'getelementptr' 'arg1_r_addr_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 98 [2/2] (0.67ns)   --->   "%arg1_r_load_6 = load i4 %arg1_r_addr_7" [d3.cpp:64]   --->   Operation 98 'load' 'arg1_r_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 25 <SV = 24> <Delay = 0.67>
ST_25 : Operation 99 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 0"   --->   Operation 99 'getelementptr' 'arr_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 100 [1/2] (0.67ns)   --->   "%arg1_r_load_5 = load i4 %arg1_r_addr_6" [d3.cpp:62]   --->   Operation 100 'load' 'arg1_r_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_25 : Operation 101 [1/2] (0.67ns)   --->   "%arg1_r_load_6 = load i4 %arg1_r_addr_7" [d3.cpp:64]   --->   Operation 101 'load' 'arg1_r_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_25 : Operation 102 [1/1] (0.00ns)   --->   "%arg1_r_addr_8 = getelementptr i32 %arg1_r, i64 0, i64 1" [d3.cpp:60]   --->   Operation 102 'getelementptr' 'arg1_r_addr_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 103 [2/2] (0.67ns)   --->   "%arg1_r_load_7 = load i4 %arg1_r_addr_8" [d3.cpp:60]   --->   Operation 103 'load' 'arg1_r_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_25 : Operation 104 [1/1] (0.00ns)   --->   "%arg1_r_addr_9 = getelementptr i32 %arg1_r, i64 0, i64 4" [d3.cpp:64]   --->   Operation 104 'getelementptr' 'arg1_r_addr_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 105 [2/2] (0.67ns)   --->   "%arg1_r_load_8 = load i4 %arg1_r_addr_9" [d3.cpp:64]   --->   Operation 105 'load' 'arg1_r_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_25 : Operation 106 [1/1] (0.00ns)   --->   "%arr_addr_4 = getelementptr i64 %arr, i64 0, i64 2"   --->   Operation 106 'getelementptr' 'arr_addr_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 107 [2/2] (0.67ns)   --->   "%arr_load = load i3 %arr_addr" [d3.cpp:60]   --->   Operation 107 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_25 : Operation 108 [2/2] (0.67ns)   --->   "%arr_load_2 = load i3 %arr_addr_4" [d3.cpp:106]   --->   Operation 108 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 26 <SV = 25> <Delay = 3.42>
ST_26 : Operation 109 [1/2] (0.67ns)   --->   "%arg1_r_load_7 = load i4 %arg1_r_addr_8" [d3.cpp:60]   --->   Operation 109 'load' 'arg1_r_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_26 : Operation 110 [1/2] (0.67ns)   --->   "%arg1_r_load_8 = load i4 %arg1_r_addr_9" [d3.cpp:64]   --->   Operation 110 'load' 'arg1_r_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_26 : Operation 111 [1/1] (0.00ns)   --->   "%arg1_r_addr_10 = getelementptr i32 %arg1_r, i64 0, i64 2" [d3.cpp:60]   --->   Operation 111 'getelementptr' 'arg1_r_addr_10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 112 [2/2] (0.67ns)   --->   "%arg1_r_load_9 = load i4 %arg1_r_addr_10" [d3.cpp:60]   --->   Operation 112 'load' 'arg1_r_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_26 : Operation 113 [1/1] (0.00ns)   --->   "%arg1_r_addr_11 = getelementptr i32 %arg1_r, i64 0, i64 3" [d3.cpp:64]   --->   Operation 113 'getelementptr' 'arg1_r_addr_11' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 114 [2/2] (0.67ns)   --->   "%arg1_r_load_10 = load i4 %arg1_r_addr_11" [d3.cpp:64]   --->   Operation 114 'load' 'arg1_r_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_26 : [1/1] (0.57ns)   --->   Input mux for Operation 115 '%mul219 = mul i32 %arg1_r_load_4, i32 38'
ST_26 : Operation 115 [1/1] (2.84ns)   --->   "%mul219 = mul i32 %arg1_r_load_4, i32 38" [d3.cpp:61]   --->   Operation 115 'mul' 'mul219' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 116 [1/1] (0.00ns)   --->   "%arr_1_addr_3 = getelementptr i64 %arr_1, i64 0, i64 2"   --->   Operation 116 'getelementptr' 'arr_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (0.57ns)   --->   Input mux for Operation 117 '%mul244 = mul i32 %arg1_r_load_5, i32 19'
ST_26 : Operation 117 [1/1] (2.84ns)   --->   "%mul244 = mul i32 %arg1_r_load_5, i32 19" [d3.cpp:62]   --->   Operation 117 'mul' 'mul244' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 118 [1/1] (0.00ns)   --->   "%arr_addr_2 = getelementptr i64 %arr, i64 0, i64 3"   --->   Operation 118 'getelementptr' 'arr_addr_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 119 [1/1] (0.00ns)   --->   "%arr_1_addr_4 = getelementptr i64 %arr_1, i64 0, i64 3"   --->   Operation 119 'getelementptr' 'arr_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 120 [1/1] (0.00ns)   --->   "%arr_addr_3 = getelementptr i64 %arr, i64 0, i64 4"   --->   Operation 120 'getelementptr' 'arr_addr_3' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (0.57ns)   --->   Input mux for Operation 121 '%mul316 = mul i32 %arg1_r_load_6, i32 38'
ST_26 : Operation 121 [1/1] (2.84ns)   --->   "%mul316 = mul i32 %arg1_r_load_6, i32 38" [d3.cpp:64]   --->   Operation 121 'mul' 'mul316' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 122 [1/2] (0.67ns)   --->   "%arr_load = load i3 %arr_addr" [d3.cpp:60]   --->   Operation 122 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_26 : Operation 123 [1/2] (0.67ns)   --->   "%arr_load_2 = load i3 %arr_addr_4" [d3.cpp:106]   --->   Operation 123 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_26 : Operation 124 [2/2] (0.67ns)   --->   "%arr_load_3 = load i3 %arr_addr_3" [d3.cpp:100]   --->   Operation 124 'load' 'arr_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_26 : Operation 125 [2/2] (0.67ns)   --->   "%arr_1_load_3 = load i3 %arr_1_addr_4" [d3.cpp:94]   --->   Operation 125 'load' 'arr_1_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_26 : Operation 126 [2/2] (0.67ns)   --->   "%arr_load_4 = load i3 %arr_addr_2" [d3.cpp:89]   --->   Operation 126 'load' 'arr_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_26 : Operation 127 [2/2] (0.67ns)   --->   "%arr_1_load_4 = load i3 %arr_1_addr_3" [d3.cpp:83]   --->   Operation 127 'load' 'arr_1_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 27 <SV = 26> <Delay = 6.16>
ST_27 : Operation 128 [1/1] (0.00ns)   --->   "%arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 0"   --->   Operation 128 'getelementptr' 'arr_1_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 129 [1/1] (0.00ns)   --->   "%conv17 = zext i32 %mul16"   --->   Operation 129 'zext' 'conv17' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 130 [1/1] (0.00ns)   --->   "%conv46 = zext i32 %mul45"   --->   Operation 130 'zext' 'conv46' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 131 [1/1] (0.00ns)   --->   "%arr_addr_1 = getelementptr i64 %arr, i64 0, i64 1"   --->   Operation 131 'getelementptr' 'arr_addr_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 132 [1/1] (0.00ns)   --->   "%conv153 = zext i32 %arg1_r_load_2"   --->   Operation 132 'zext' 'conv153' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.79ns)   --->   Input mux for Operation 133 '%mul157 = mul i64 %conv46, i64 %conv153'
ST_27 : Operation 133 [1/1] (2.62ns)   --->   "%mul157 = mul i64 %conv46, i64 %conv153"   --->   Operation 133 'mul' 'mul157' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 134 [1/1] (0.00ns)   --->   "%arr_1_addr_2 = getelementptr i64 %arr_1, i64 0, i64 1"   --->   Operation 134 'getelementptr' 'arr_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i32 %arg1_r_load_3" [d3.cpp:60]   --->   Operation 135 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 136 [1/1] (0.00ns)   --->   "%shl_ln60 = shl i32 %arg1_r_load_2, i32 1" [d3.cpp:60]   --->   Operation 136 'shl' 'shl_ln60' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i32 %shl_ln60" [d3.cpp:60]   --->   Operation 137 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.79ns)   --->   Input mux for Operation 138 '%mul_ln60 = mul i64 %zext_ln60, i64 %zext_ln60_1'
ST_27 : Operation 138 [1/1] (2.62ns)   --->   "%mul_ln60 = mul i64 %zext_ln60, i64 %zext_ln60_1" [d3.cpp:60]   --->   Operation 138 'mul' 'mul_ln60' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 139 [1/1] (0.00ns)   --->   "%shl_ln61 = shl i32 %arg1_r_load_4, i32 1" [d3.cpp:61]   --->   Operation 139 'shl' 'shl_ln61' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i32 %shl_ln61" [d3.cpp:61]   --->   Operation 140 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.79ns)   --->   Input mux for Operation 141 '%mul_ln61 = mul i64 %zext_ln61, i64 %zext_ln60'
ST_27 : Operation 141 [1/1] (2.62ns)   --->   "%mul_ln61 = mul i64 %zext_ln61, i64 %zext_ln60" [d3.cpp:61]   --->   Operation 141 'mul' 'mul_ln61' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln62 = shl i32 %arg1_r_load_5, i32 1" [d3.cpp:62]   --->   Operation 142 'shl' 'shl_ln62' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i32 %shl_ln62" [d3.cpp:62]   --->   Operation 143 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.79ns)   --->   Input mux for Operation 144 '%mul_ln62 = mul i64 %zext_ln62, i64 %zext_ln60'
ST_27 : Operation 144 [1/1] (2.62ns)   --->   "%mul_ln62 = mul i64 %zext_ln62, i64 %zext_ln60" [d3.cpp:62]   --->   Operation 144 'mul' 'mul_ln62' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 145 [1/1] (0.00ns)   --->   "%shl_ln64 = shl i32 %arg1_r_load_6, i32 1" [d3.cpp:64]   --->   Operation 145 'shl' 'shl_ln64' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i32 %shl_ln64" [d3.cpp:64]   --->   Operation 146 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.79ns)   --->   Input mux for Operation 147 '%mul_ln64 = mul i64 %zext_ln64, i64 %zext_ln60'
ST_27 : Operation 147 [1/1] (2.62ns)   --->   "%mul_ln64 = mul i64 %zext_ln64, i64 %zext_ln60" [d3.cpp:64]   --->   Operation 147 'mul' 'mul_ln64' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i32 %arg1_r_load_7" [d3.cpp:60]   --->   Operation 148 'zext' 'zext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln60_1 = shl i32 %arg1_r_load_4, i32 2" [d3.cpp:60]   --->   Operation 149 'shl' 'shl_ln60_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i32 %shl_ln60_1" [d3.cpp:60]   --->   Operation 150 'zext' 'zext_ln60_3' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.79ns)   --->   Input mux for Operation 151 '%mul_ln60_1 = mul i64 %zext_ln60_2, i64 %zext_ln60_3'
ST_27 : Operation 151 [1/1] (2.62ns)   --->   "%mul_ln60_1 = mul i64 %zext_ln60_2, i64 %zext_ln60_3" [d3.cpp:60]   --->   Operation 151 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (0.79ns)   --->   Input mux for Operation 152 '%mul_ln61_1 = mul i64 %zext_ln60_2, i64 %zext_ln62'
ST_27 : Operation 152 [1/1] (2.62ns)   --->   "%mul_ln61_1 = mul i64 %zext_ln60_2, i64 %zext_ln62" [d3.cpp:61]   --->   Operation 152 'mul' 'mul_ln61_1' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i32 %shl_ln64" [d3.cpp:62]   --->   Operation 153 'zext' 'zext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln62_2 = zext i32 %arg1_r_load_7" [d3.cpp:62]   --->   Operation 154 'zext' 'zext_ln62_2' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.67ns)   --->   Input mux for Operation 155 '%mul_ln62_1 = mul i63 %zext_ln62_1, i63 %zext_ln62_2'
ST_27 : Operation 155 [1/1] (2.74ns)   --->   "%mul_ln62_1 = mul i63 %zext_ln62_1, i63 %zext_ln62_2" [d3.cpp:62]   --->   Operation 155 'mul' 'mul_ln62_1' <Predicate = true> <Delay = 2.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 156 [1/1] (0.00ns)   --->   "%shl_ln62_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln62_1, i1 0" [d3.cpp:62]   --->   Operation 156 'bitconcatenate' 'shl_ln62_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 157 [1/1] (0.00ns)   --->   "%shl_ln64_1 = shl i32 %arg1_r_load_8, i32 1" [d3.cpp:64]   --->   Operation 157 'shl' 'shl_ln64_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i32 %shl_ln64_1" [d3.cpp:64]   --->   Operation 158 'zext' 'zext_ln64_1' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.79ns)   --->   Input mux for Operation 159 '%mul_ln64_1 = mul i64 %zext_ln64_1, i64 %zext_ln60_2'
ST_27 : Operation 159 [1/1] (2.62ns)   --->   "%mul_ln64_1 = mul i64 %zext_ln64_1, i64 %zext_ln60_2" [d3.cpp:64]   --->   Operation 159 'mul' 'mul_ln64_1' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 160 [1/2] (0.67ns)   --->   "%arg1_r_load_9 = load i4 %arg1_r_addr_10" [d3.cpp:60]   --->   Operation 160 'load' 'arg1_r_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_27 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i32 %arg1_r_load_9" [d3.cpp:60]   --->   Operation 161 'zext' 'zext_ln60_4' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.79ns)   --->   Input mux for Operation 162 '%mul_ln60_2 = mul i64 %zext_ln60_4, i64 %zext_ln62'
ST_27 : Operation 162 [1/1] (2.62ns)   --->   "%mul_ln60_2 = mul i64 %zext_ln60_4, i64 %zext_ln62" [d3.cpp:60]   --->   Operation 162 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (0.79ns)   --->   Input mux for Operation 163 '%mul_ln61_2 = mul i64 %zext_ln60_4, i64 %zext_ln64'
ST_27 : Operation 163 [1/1] (2.62ns)   --->   "%mul_ln61_2 = mul i64 %zext_ln60_4, i64 %zext_ln64" [d3.cpp:61]   --->   Operation 163 'mul' 'mul_ln61_2' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (0.79ns)   --->   Input mux for Operation 164 '%mul_ln62_2 = mul i64 %zext_ln60_4, i64 %zext_ln64_1'
ST_27 : Operation 164 [1/1] (2.62ns)   --->   "%mul_ln62_2 = mul i64 %zext_ln60_4, i64 %zext_ln64_1" [d3.cpp:62]   --->   Operation 164 'mul' 'mul_ln62_2' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 165 [1/2] (0.67ns)   --->   "%arg1_r_load_10 = load i4 %arg1_r_addr_11" [d3.cpp:64]   --->   Operation 165 'load' 'arg1_r_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_27 : Operation 166 [1/1] (0.00ns)   --->   "%shl_ln64_2 = shl i32 %arg1_r_load_10, i32 1" [d3.cpp:64]   --->   Operation 166 'shl' 'shl_ln64_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln64_2 = zext i32 %shl_ln64_2" [d3.cpp:64]   --->   Operation 167 'zext' 'zext_ln64_2' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.79ns)   --->   Input mux for Operation 168 '%mul_ln64_2 = mul i64 %zext_ln64_2, i64 %zext_ln60_4'
ST_27 : Operation 168 [1/1] (2.62ns)   --->   "%mul_ln64_2 = mul i64 %zext_ln64_2, i64 %zext_ln60_4" [d3.cpp:64]   --->   Operation 168 'mul' 'mul_ln64_2' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln60_5 = zext i32 %arg1_r_load_10" [d3.cpp:60]   --->   Operation 169 'zext' 'zext_ln60_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 170 [1/1] (0.00ns)   --->   "%shl_ln60_2 = shl i32 %arg1_r_load_6, i32 2" [d3.cpp:60]   --->   Operation 170 'shl' 'shl_ln60_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln60_6 = zext i32 %shl_ln60_2" [d3.cpp:60]   --->   Operation 171 'zext' 'zext_ln60_6' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.79ns)   --->   Input mux for Operation 172 '%mul_ln60_3 = mul i64 %zext_ln60_5, i64 %zext_ln60_6'
ST_27 : Operation 172 [1/1] (2.62ns)   --->   "%mul_ln60_3 = mul i64 %zext_ln60_5, i64 %zext_ln60_6" [d3.cpp:60]   --->   Operation 172 'mul' 'mul_ln60_3' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (0.79ns)   --->   Input mux for Operation 173 '%mul_ln61_3 = mul i64 %zext_ln60_5, i64 %zext_ln64_1'
ST_27 : Operation 173 [1/1] (2.62ns)   --->   "%mul_ln61_3 = mul i64 %zext_ln60_5, i64 %zext_ln64_1" [d3.cpp:61]   --->   Operation 173 'mul' 'mul_ln61_3' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (0.79ns)   --->   Input mux for Operation 174 '%mul_ln62_3 = mul i64 %zext_ln64_2, i64 %zext_ln60_5'
ST_27 : Operation 174 [1/1] (2.62ns)   --->   "%mul_ln62_3 = mul i64 %zext_ln64_2, i64 %zext_ln60_5" [d3.cpp:62]   --->   Operation 174 'mul' 'mul_ln62_3' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 175 [1/1] (0.00ns)   --->   "%conv199 = zext i32 %arg1_r_load_8" [d3.cpp:64]   --->   Operation 175 'zext' 'conv199' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.79ns)   --->   Input mux for Operation 176 '%mul202 = mul i64 %conv199, i64 %conv199'
ST_27 : Operation 176 [1/1] (2.62ns)   --->   "%mul202 = mul i64 %conv199, i64 %conv199" [d3.cpp:64]   --->   Operation 176 'mul' 'mul202' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 177 [1/1] (0.00ns)   --->   "%conv206 = zext i32 %arg1_r_load"   --->   Operation 177 'zext' 'conv206' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.79ns)   --->   Input mux for Operation 178 '%mul211 = mul i64 %conv17, i64 %conv206'
ST_27 : Operation 178 [1/1] (2.62ns)   --->   "%mul211 = mul i64 %conv17, i64 %conv206"   --->   Operation 178 'mul' 'mul211' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 179 [1/1] (0.00ns)   --->   "%conv216 = zext i32 %arg1_r_load_5" [d3.cpp:62]   --->   Operation 179 'zext' 'conv216' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 180 [1/1] (0.00ns)   --->   "%conv220 = zext i32 %mul219" [d3.cpp:61]   --->   Operation 180 'zext' 'conv220' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.79ns)   --->   Input mux for Operation 181 '%mul221 = mul i64 %conv216, i64 %conv220'
ST_27 : Operation 181 [1/1] (2.62ns)   --->   "%mul221 = mul i64 %conv216, i64 %conv220" [d3.cpp:62]   --->   Operation 181 'mul' 'mul221' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (0.79ns)   --->   Input mux for Operation 182 '%mul229 = mul i64 %zext_ln64_2, i64 %zext_ln60'
ST_27 : Operation 182 [1/1] (2.62ns)   --->   "%mul229 = mul i64 %zext_ln64_2, i64 %zext_ln60" [d3.cpp:64]   --->   Operation 182 'mul' 'mul229' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 183 [1/1] (0.00ns)   --->   "%empty_27 = shl i32 %arg1_r_load_9, i32 1" [d3.cpp:60]   --->   Operation 183 'shl' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 184 [1/1] (0.00ns)   --->   "%conv236 = zext i32 %empty_27" [d3.cpp:60]   --->   Operation 184 'zext' 'conv236' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.79ns)   --->   Input mux for Operation 185 '%mul237 = mul i64 %conv236, i64 %zext_ln60_2'
ST_27 : Operation 185 [1/1] (2.62ns)   --->   "%mul237 = mul i64 %conv236, i64 %zext_ln60_2" [d3.cpp:60]   --->   Operation 185 'mul' 'mul237' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 186 [1/1] (0.00ns)   --->   "%conv245 = zext i32 %mul244" [d3.cpp:62]   --->   Operation 186 'zext' 'conv245' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.79ns)   --->   Input mux for Operation 187 '%mul246 = mul i64 %conv245, i64 %conv216'
ST_27 : Operation 187 [1/1] (2.62ns)   --->   "%mul246 = mul i64 %conv245, i64 %conv216" [d3.cpp:62]   --->   Operation 187 'mul' 'mul246' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (0.79ns)   --->   Input mux for Operation 188 '%mul254 = mul i64 %conv236, i64 %zext_ln60'
ST_27 : Operation 188 [1/1] (2.62ns)   --->   "%mul254 = mul i64 %conv236, i64 %zext_ln60" [d3.cpp:60]   --->   Operation 188 'mul' 'mul254' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 189 [1/1] (0.00ns)   --->   "%empty_28 = shl i32 %arg1_r_load_7, i32 1" [d3.cpp:60]   --->   Operation 189 'shl' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 190 [1/1] (0.00ns)   --->   "%conv261 = zext i32 %empty_28" [d3.cpp:60]   --->   Operation 190 'zext' 'conv261' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.79ns)   --->   Input mux for Operation 191 '%mul262 = mul i64 %conv261, i64 %zext_ln60_2'
ST_27 : Operation 191 [1/1] (2.62ns)   --->   "%mul262 = mul i64 %conv261, i64 %zext_ln60_2" [d3.cpp:60]   --->   Operation 191 'mul' 'mul262' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 192 [1/1] (0.00ns)   --->   "%conv266 = zext i32 %arg1_r_load_6" [d3.cpp:64]   --->   Operation 192 'zext' 'conv266' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 193 [1/1] (0.00ns)   --->   "%mul219_cast = zext i32 %mul219" [d3.cpp:61]   --->   Operation 193 'zext' 'mul219_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 194 [1/1] (0.00ns)   --->   "%arg1_r_load_8_cast = zext i32 %arg1_r_load_6" [d3.cpp:64]   --->   Operation 194 'zext' 'arg1_r_load_8_cast' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.67ns)   --->   Input mux for Operation 195 '%mul2721018 = mul i63 %mul219_cast, i63 %arg1_r_load_8_cast'
ST_27 : Operation 195 [1/1] (2.74ns)   --->   "%mul2721018 = mul i63 %mul219_cast, i63 %arg1_r_load_8_cast" [d3.cpp:61]   --->   Operation 195 'mul' 'mul2721018' <Predicate = true> <Delay = 2.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 196 [1/1] (0.00ns)   --->   "%mul2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul2721018, i1 0" [d3.cpp:61]   --->   Operation 196 'bitconcatenate' 'mul2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 197 [1/1] (0.00ns)   --->   "%mul244_cast = zext i32 %mul244" [d3.cpp:62]   --->   Operation 197 'zext' 'mul244_cast' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.67ns)   --->   Input mux for Operation 198 '%mul282916 = mul i63 %mul244_cast, i63 %arg1_r_load_8_cast'
ST_27 : Operation 198 [1/1] (2.74ns)   --->   "%mul282916 = mul i63 %mul244_cast, i63 %arg1_r_load_8_cast" [d3.cpp:62]   --->   Operation 198 'mul' 'mul282916' <Predicate = true> <Delay = 2.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 199 [1/1] (0.00ns)   --->   "%mul3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul282916, i1 0" [d3.cpp:62]   --->   Operation 199 'bitconcatenate' 'mul3' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.79ns)   --->   Input mux for Operation 200 '%mul290 = mul i64 %conv261, i64 %zext_ln60'
ST_27 : Operation 200 [1/1] (2.62ns)   --->   "%mul290 = mul i64 %conv261, i64 %zext_ln60" [d3.cpp:60]   --->   Operation 200 'mul' 'mul290' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (0.79ns)   --->   Input mux for Operation 201 '%mul299 = mul i64 %conv199, i64 %conv220'
ST_27 : Operation 201 [1/1] (2.62ns)   --->   "%mul299 = mul i64 %conv199, i64 %conv220" [d3.cpp:64]   --->   Operation 201 'mul' 'mul299' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 202 [1/1] (0.00ns)   --->   "%arg1_r_load_10_cast = zext i32 %arg1_r_load_8" [d3.cpp:64]   --->   Operation 202 'zext' 'arg1_r_load_10_cast' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.67ns)   --->   Input mux for Operation 203 '%mul309814 = mul i63 %mul244_cast, i63 %arg1_r_load_10_cast'
ST_27 : Operation 203 [1/1] (2.74ns)   --->   "%mul309814 = mul i63 %mul244_cast, i63 %arg1_r_load_10_cast" [d3.cpp:62]   --->   Operation 203 'mul' 'mul309814' <Predicate = true> <Delay = 2.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 204 [1/1] (0.00ns)   --->   "%mul4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul309814, i1 0" [d3.cpp:62]   --->   Operation 204 'bitconcatenate' 'mul4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 205 [1/1] (0.00ns)   --->   "%conv317 = zext i32 %mul316" [d3.cpp:64]   --->   Operation 205 'zext' 'conv317' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.79ns)   --->   Input mux for Operation 206 '%mul318 = mul i64 %conv317, i64 %conv266'
ST_27 : Operation 206 [1/1] (2.62ns)   --->   "%mul318 = mul i64 %conv317, i64 %conv266" [d3.cpp:64]   --->   Operation 206 'mul' 'mul318' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (0.79ns)   --->   Input mux for Operation 207 '%mul325 = mul i64 %zext_ln60, i64 %zext_ln60'
ST_27 : Operation 207 [1/1] (2.62ns)   --->   "%mul325 = mul i64 %zext_ln60, i64 %zext_ln60" [d3.cpp:60]   --->   Operation 207 'mul' 'mul325' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 208 [1/1] (0.00ns)   --->   "%arg1_r_load_12_cast = zext i32 %arg1_r_load_10" [d3.cpp:64]   --->   Operation 208 'zext' 'arg1_r_load_12_cast' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.67ns)   --->   Input mux for Operation 209 '%mul335712 = mul i63 %mul219_cast, i63 %arg1_r_load_12_cast'
ST_27 : Operation 209 [1/1] (2.74ns)   --->   "%mul335712 = mul i63 %mul219_cast, i63 %arg1_r_load_12_cast" [d3.cpp:61]   --->   Operation 209 'mul' 'mul335712' <Predicate = true> <Delay = 2.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 210 [1/1] (0.00ns)   --->   "%mul5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul335712, i1 0" [d3.cpp:61]   --->   Operation 210 'bitconcatenate' 'mul5' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.79ns)   --->   Input mux for Operation 211 '%mul344 = mul i64 %zext_ln64_1, i64 %zext_ln60'
ST_27 : Operation 211 [1/1] (2.62ns)   --->   "%mul344 = mul i64 %zext_ln64_1, i64 %zext_ln60" [d3.cpp:64]   --->   Operation 211 'mul' 'mul344' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 212 [1/1] (0.00ns)   --->   "%empty_29 = shl i32 %arg1_r_load_10, i32 2" [d3.cpp:64]   --->   Operation 212 'shl' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 213 [1/1] (0.00ns)   --->   "%conv352 = zext i32 %empty_29" [d3.cpp:64]   --->   Operation 213 'zext' 'conv352' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.79ns)   --->   Input mux for Operation 214 '%mul353 = mul i64 %conv352, i64 %zext_ln60_2'
ST_27 : Operation 214 [1/1] (2.62ns)   --->   "%mul353 = mul i64 %conv352, i64 %zext_ln60_2" [d3.cpp:64]   --->   Operation 214 'mul' 'mul353' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (0.79ns)   --->   Input mux for Operation 215 '%mul360 = mul i64 %zext_ln60_4, i64 %zext_ln60_4'
ST_27 : Operation 215 [1/1] (2.62ns)   --->   "%mul360 = mul i64 %zext_ln60_4, i64 %zext_ln60_4" [d3.cpp:60]   --->   Operation 215 'mul' 'mul360' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 216 [1/1] (0.00ns)   --->   "%conv364 = zext i32 %arg1_r_load_4" [d3.cpp:61]   --->   Operation 216 'zext' 'conv364' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.79ns)   --->   Input mux for Operation 217 '%mul369 = mul i64 %conv220, i64 %conv364'
ST_27 : Operation 217 [1/1] (2.62ns)   --->   "%mul369 = mul i64 %conv220, i64 %conv364" [d3.cpp:61]   --->   Operation 217 'mul' 'mul369' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60 = add i64 %arr_load, i64 %mul_ln60_1" [d3.cpp:60]   --->   Operation 218 'add' 'add_ln60' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 219 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_1 = add i64 %mul_ln60_2, i64 %mul_ln60_3" [d3.cpp:60]   --->   Operation 219 'add' 'add_ln60_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 220 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln60_2 = add i64 %add_ln60_1, i64 %mul_ln60" [d3.cpp:60]   --->   Operation 220 'add' 'add_ln60_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 221 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln60_3 = add i64 %add_ln60_2, i64 %add_ln60" [d3.cpp:60]   --->   Operation 221 'add' 'add_ln60_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 222 [2/2] (0.67ns)   --->   "%arr_1_load_1 = load i3 %arr_1_addr" [d3.cpp:61]   --->   Operation 222 'load' 'arr_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_27 : Operation 223 [1/1] (1.08ns)   --->   "%add_ln61 = add i64 %mul_ln61, i64 %mul_ln61_2" [d3.cpp:61]   --->   Operation 223 'add' 'add_ln61' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 224 [1/1] (1.08ns)   --->   "%add_ln61_1 = add i64 %mul_ln61_1, i64 %mul_ln61_3" [d3.cpp:61]   --->   Operation 224 'add' 'add_ln61_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i64 %add_ln61" [d3.cpp:61]   --->   Operation 225 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln61_1 = trunc i64 %add_ln61_1" [d3.cpp:61]   --->   Operation 226 'trunc' 'trunc_ln61_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 227 [2/2] (0.67ns)   --->   "%arr_load_1 = load i3 %arr_addr_1" [d3.cpp:62]   --->   Operation 227 'load' 'arr_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_27 : Operation 228 [1/1] (1.08ns)   --->   "%add_ln62 = add i64 %shl_ln62_1, i64 %mul_ln62_2" [d3.cpp:62]   --->   Operation 228 'add' 'add_ln62' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 229 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln62_1 = add i64 %mul_ln62, i64 %mul_ln62_3" [d3.cpp:62]   --->   Operation 229 'add' 'add_ln62_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 230 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln62_4 = add i64 %add_ln62_1, i64 %mul157" [d3.cpp:62]   --->   Operation 230 'add' 'add_ln62_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i64 %add_ln62" [d3.cpp:62]   --->   Operation 231 'trunc' 'trunc_ln62' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln62_1 = trunc i64 %add_ln62_4" [d3.cpp:62]   --->   Operation 232 'trunc' 'trunc_ln62_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 233 [2/2] (0.67ns)   --->   "%arr_1_load_2 = load i3 %arr_1_addr_2" [d3.cpp:64]   --->   Operation 233 'load' 'arr_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_27 : Operation 234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64 = add i64 %mul_ln64, i64 %mul_ln64_2" [d3.cpp:64]   --->   Operation 234 'add' 'add_ln64' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 235 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln64_1 = add i64 %add_ln64, i64 %mul_ln64_1" [d3.cpp:64]   --->   Operation 235 'add' 'add_ln64_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln64_1 = trunc i64 %add_ln64_1" [d3.cpp:64]   --->   Operation 236 'trunc' 'trunc_ln64_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 237 [1/2] (0.67ns)   --->   "%arr_load_3 = load i3 %arr_addr_3" [d3.cpp:100]   --->   Operation 237 'load' 'arr_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_27 : Operation 238 [1/2] (0.67ns)   --->   "%arr_1_load_3 = load i3 %arr_1_addr_4" [d3.cpp:94]   --->   Operation 238 'load' 'arr_1_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_27 : Operation 239 [1/2] (0.67ns)   --->   "%arr_load_4 = load i3 %arr_addr_2" [d3.cpp:89]   --->   Operation 239 'load' 'arr_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_27 : Operation 240 [1/2] (0.67ns)   --->   "%arr_1_load_4 = load i3 %arr_1_addr_3" [d3.cpp:83]   --->   Operation 240 'load' 'arr_1_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_27 : Operation 241 [2/2] (0.42ns)   --->   "%call_ln83 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9, i64 %arr_1_load_4, i64 %arr_load_4, i64 %arr_1_load_3, i64 %arr_load_3, i64 %arr_load_2, i64 %add_ln60_3, i64 %mul211, i64 %mul202, i64 %mul237, i64 %mul221, i64 %mul229, i64 %mul2, i64 %mul246, i64 %mul254, i64 %mul262, i64 %mul290, i64 %mul3, i64 %mul299, i64 %mul318, i64 %mul325, i64 %mul5, i64 %mul4, i64 %mul344, i64 %mul369, i64 %mul353, i64 %mul360, i64 %add23937_loc, i64 %add27433_loc, i64 %add30129_loc, i64 %add33725_loc, i64 %add37121_loc, i64 %add204_214_loc" [d3.cpp:83]   --->   Operation 241 'call' 'call_ln83' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 2.43>
ST_28 : Operation 242 [1/2] (0.67ns)   --->   "%arr_1_load_1 = load i3 %arr_1_addr" [d3.cpp:61]   --->   Operation 242 'load' 'arr_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_28 : Operation 243 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln61_2 = add i64 %add_ln61_1, i64 %add_ln61" [d3.cpp:61]   --->   Operation 243 'add' 'add_ln61_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln61_2 = trunc i64 %arr_1_load_1" [d3.cpp:61]   --->   Operation 244 'trunc' 'trunc_ln61_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 245 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln61_3 = add i64 %arr_1_load_1, i64 %add_ln61_2" [d3.cpp:61]   --->   Operation 245 'add' 'add_ln61_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 246 [1/2] (0.67ns)   --->   "%arr_load_1 = load i3 %arr_addr_1" [d3.cpp:62]   --->   Operation 246 'load' 'arr_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_28 : Operation 247 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln62_2 = add i64 %add_ln62_4, i64 %add_ln62" [d3.cpp:62]   --->   Operation 247 'add' 'add_ln62_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln62_2 = trunc i64 %arr_load_1" [d3.cpp:62]   --->   Operation 248 'trunc' 'trunc_ln62_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 249 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln62_3 = add i64 %arr_load_1, i64 %add_ln62_2" [d3.cpp:62]   --->   Operation 249 'add' 'add_ln62_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 250 [1/2] (0.67ns)   --->   "%arr_1_load_2 = load i3 %arr_1_addr_2" [d3.cpp:64]   --->   Operation 250 'load' 'arr_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_28 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i64 %arr_1_load_2" [d3.cpp:64]   --->   Operation 251 'trunc' 'trunc_ln64' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 252 [1/1] (1.08ns)   --->   "%add_ln64_2 = add i64 %arr_1_load_2, i64 %add_ln64_1" [d3.cpp:64]   --->   Operation 252 'add' 'add_ln64_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 253 [1/1] (0.67ns)   --->   "%store_ln64 = store i64 %add_ln64_2, i3 %arr_1_addr_2" [d3.cpp:64]   --->   Operation 253 'store' 'store_ln64' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_28 : Operation 254 [1/1] (0.67ns)   --->   "%store_ln63 = store i64 %add_ln62_3, i3 %arr_addr_1" [d3.cpp:63]   --->   Operation 254 'store' 'store_ln63' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_28 : Operation 255 [1/2] (0.67ns)   --->   "%call_ln83 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9, i64 %arr_1_load_4, i64 %arr_load_4, i64 %arr_1_load_3, i64 %arr_load_3, i64 %arr_load_2, i64 %add_ln60_3, i64 %mul211, i64 %mul202, i64 %mul237, i64 %mul221, i64 %mul229, i64 %mul2, i64 %mul246, i64 %mul254, i64 %mul262, i64 %mul290, i64 %mul3, i64 %mul299, i64 %mul318, i64 %mul325, i64 %mul5, i64 %mul4, i64 %mul344, i64 %mul369, i64 %mul353, i64 %mul360, i64 %add23937_loc, i64 %add27433_loc, i64 %add30129_loc, i64 %add33725_loc, i64 %add37121_loc, i64 %add204_214_loc" [d3.cpp:83]   --->   Operation 255 'call' 'call_ln83' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 7.09>
ST_29 : Operation 256 [1/1] (0.00ns)   --->   "%add8117_loc_load = load i64 %add8117_loc"   --->   Operation 256 'load' 'add8117_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 257 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln62_5 = add i26 %trunc_ln62_1, i26 %trunc_ln62" [d3.cpp:62]   --->   Operation 257 'add' 'add_ln62_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 258 [1/1] (0.67ns)   --->   "%store_ln50 = store i64 %add8117_loc_load, i3 %arr_1_addr_1" [d3.cpp:50]   --->   Operation 258 'store' 'store_ln50' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_29 : Operation 259 [1/1] (0.00ns)   --->   "%add23937_loc_load = load i64 %add23937_loc"   --->   Operation 259 'load' 'add23937_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 260 [1/1] (0.00ns)   --->   "%add27433_loc_load = load i64 %add27433_loc"   --->   Operation 260 'load' 'add27433_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 261 [1/1] (0.00ns)   --->   "%add30129_loc_load = load i64 %add30129_loc"   --->   Operation 261 'load' 'add30129_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 262 [1/1] (0.00ns)   --->   "%add33725_loc_load = load i64 %add33725_loc"   --->   Operation 262 'load' 'add33725_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 263 [1/1] (0.00ns)   --->   "%add37121_loc_load = load i64 %add37121_loc"   --->   Operation 263 'load' 'add37121_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 264 [1/1] (0.67ns)   --->   "%store_ln106 = store i64 %add37121_loc_load, i3 %arr_addr_4" [d3.cpp:106]   --->   Operation 264 'store' 'store_ln106' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_29 : Operation 265 [1/1] (0.67ns)   --->   "%store_ln100 = store i64 %add33725_loc_load, i3 %arr_addr_3" [d3.cpp:100]   --->   Operation 265 'store' 'store_ln100' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_29 : Operation 266 [1/1] (0.67ns)   --->   "%store_ln94 = store i64 %add30129_loc_load, i3 %arr_1_addr_4" [d3.cpp:94]   --->   Operation 266 'store' 'store_ln94' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_29 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i64 %add33725_loc_load" [d3.cpp:113]   --->   Operation 267 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 268 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add33725_loc_load, i32 26, i32 63" [d3.cpp:113]   --->   Operation 268 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i38 %lshr_ln1" [d3.cpp:113]   --->   Operation 269 'zext' 'zext_ln113_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln113_1 = trunc i64 %add30129_loc_load" [d3.cpp:113]   --->   Operation 270 'trunc' 'trunc_ln113_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln113_3 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add33725_loc_load, i32 26, i32 50" [d3.cpp:113]   --->   Operation 271 'partselect' 'trunc_ln113_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 272 [1/1] (1.08ns)   --->   "%add_ln113 = add i64 %zext_ln113_2, i64 %add30129_loc_load" [d3.cpp:113]   --->   Operation 272 'add' 'add_ln113' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 273 [1/1] (0.00ns)   --->   "%lshr_ln113_1 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113, i32 25, i32 63" [d3.cpp:113]   --->   Operation 273 'partselect' 'lshr_ln113_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln113_3 = zext i39 %lshr_ln113_1" [d3.cpp:113]   --->   Operation 274 'zext' 'zext_ln113_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln113_2 = trunc i64 %add27433_loc_load" [d3.cpp:113]   --->   Operation 275 'trunc' 'trunc_ln113_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln113_5 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113, i32 25, i32 50" [d3.cpp:113]   --->   Operation 276 'partselect' 'trunc_ln113_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 277 [1/1] (1.08ns)   --->   "%add_ln113_1 = add i64 %zext_ln113_3, i64 %add27433_loc_load" [d3.cpp:113]   --->   Operation 277 'add' 'add_ln113_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 278 [1/1] (0.00ns)   --->   "%lshr_ln113_2 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 63" [d3.cpp:113]   --->   Operation 278 'partselect' 'lshr_ln113_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln113_4 = zext i38 %lshr_ln113_2" [d3.cpp:113]   --->   Operation 279 'zext' 'zext_ln113_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln113_4 = trunc i64 %add23937_loc_load" [d3.cpp:113]   --->   Operation 280 'trunc' 'trunc_ln113_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 281 [1/1] (0.00ns)   --->   "%trunc_ln113_7 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 50" [d3.cpp:113]   --->   Operation 281 'partselect' 'trunc_ln113_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 282 [1/1] (1.08ns)   --->   "%add_ln113_2 = add i64 %zext_ln113_4, i64 %add23937_loc_load" [d3.cpp:113]   --->   Operation 282 'add' 'add_ln113_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 283 [1/1] (0.00ns)   --->   "%lshr_ln113_3 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 63" [d3.cpp:113]   --->   Operation 283 'partselect' 'lshr_ln113_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln113_5 = zext i39 %lshr_ln113_3" [d3.cpp:113]   --->   Operation 284 'zext' 'zext_ln113_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln113_6 = trunc i64 %add37121_loc_load" [d3.cpp:113]   --->   Operation 285 'trunc' 'trunc_ln113_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln113_9 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 50" [d3.cpp:113]   --->   Operation 286 'partselect' 'trunc_ln113_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 287 [1/1] (1.08ns)   --->   "%add_ln113_3 = add i64 %zext_ln113_5, i64 %add37121_loc_load" [d3.cpp:113]   --->   Operation 287 'add' 'add_ln113_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 288 [1/1] (0.00ns)   --->   "%lshr_ln113_4 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 63" [d3.cpp:113]   --->   Operation 288 'partselect' 'lshr_ln113_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln113_6 = zext i38 %lshr_ln113_4" [d3.cpp:113]   --->   Operation 289 'zext' 'zext_ln113_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln113_s = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 50" [d3.cpp:113]   --->   Operation 290 'partselect' 'trunc_ln113_s' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 291 [1/1] (1.08ns)   --->   "%add_ln113_4 = add i64 %zext_ln113_6, i64 %add_ln64_2" [d3.cpp:113]   --->   Operation 291 'add' 'add_ln113_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 292 [1/1] (0.00ns)   --->   "%lshr_ln113_5 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 63" [d3.cpp:113]   --->   Operation 292 'partselect' 'lshr_ln113_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln113_7 = zext i39 %lshr_ln113_5" [d3.cpp:113]   --->   Operation 293 'zext' 'zext_ln113_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln113_8 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 50" [d3.cpp:113]   --->   Operation 294 'partselect' 'trunc_ln113_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 295 [1/1] (1.08ns)   --->   "%add_ln113_5 = add i64 %zext_ln113_7, i64 %add_ln62_3" [d3.cpp:113]   --->   Operation 295 'add' 'add_ln113_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 296 [1/1] (0.00ns)   --->   "%lshr_ln113_6 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 63" [d3.cpp:113]   --->   Operation 296 'partselect' 'lshr_ln113_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln113_10 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 50" [d3.cpp:113]   --->   Operation 297 'partselect' 'trunc_ln113_10' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln113_13 = trunc i64 %add8117_loc_load" [d3.cpp:113]   --->   Operation 298 'trunc' 'trunc_ln113_13' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 299 [1/1] (0.94ns)   --->   "%add_ln114_2 = add i25 %trunc_ln113_3, i25 %trunc_ln113_1" [d3.cpp:114]   --->   Operation 299 'add' 'add_ln114_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 300 [1/1] (0.95ns)   --->   "%add_ln115_2 = add i26 %trunc_ln113_5, i26 %trunc_ln113_2" [d3.cpp:115]   --->   Operation 300 'add' 'add_ln115_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 301 [1/1] (0.94ns)   --->   "%add_ln116 = add i25 %trunc_ln113_7, i25 %trunc_ln113_4" [d3.cpp:116]   --->   Operation 301 'add' 'add_ln116' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 302 [1/1] (0.95ns)   --->   "%add_ln117 = add i26 %trunc_ln113_9, i26 %trunc_ln113_6" [d3.cpp:117]   --->   Operation 302 'add' 'add_ln117' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 303 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln118_1 = add i25 %trunc_ln64, i25 %trunc_ln113_s" [d3.cpp:118]   --->   Operation 303 'add' 'add_ln118_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 304 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln118 = add i25 %add_ln118_1, i25 %trunc_ln64_1" [d3.cpp:118]   --->   Operation 304 'add' 'add_ln118' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 305 [1/1] (0.95ns)   --->   "%add_ln119_1 = add i26 %trunc_ln62_2, i26 %trunc_ln113_8" [d3.cpp:119]   --->   Operation 305 'add' 'add_ln119_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 306 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln119 = add i26 %add_ln119_1, i26 %add_ln62_5" [d3.cpp:119]   --->   Operation 306 'add' 'add_ln119' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 3.25>
ST_30 : Operation 307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln61_4 = add i25 %trunc_ln61_1, i25 %trunc_ln61" [d3.cpp:61]   --->   Operation 307 'add' 'add_ln61_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 308 [1/1] (0.67ns)   --->   "%store_ln61 = store i64 %add_ln61_3, i3 %arr_1_addr" [d3.cpp:61]   --->   Operation 308 'store' 'store_ln61' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_30 : Operation 309 [1/1] (0.00ns)   --->   "%add204_214_loc_load = load i64 %add204_214_loc"   --->   Operation 309 'load' 'add204_214_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 310 [1/1] (0.67ns)   --->   "%store_ln89 = store i64 %add27433_loc_load, i3 %arr_addr_2" [d3.cpp:89]   --->   Operation 310 'store' 'store_ln89' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_30 : Operation 311 [1/1] (0.67ns)   --->   "%store_ln77 = store i64 %add204_214_loc_load, i3 %arr_addr" [d3.cpp:77]   --->   Operation 311 'store' 'store_ln77' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_30 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln113_8 = zext i38 %lshr_ln113_6" [d3.cpp:113]   --->   Operation 312 'zext' 'zext_ln113_8' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 313 [1/1] (1.08ns)   --->   "%add_ln113_6 = add i64 %zext_ln113_8, i64 %add_ln61_3" [d3.cpp:113]   --->   Operation 313 'add' 'add_ln113_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 314 [1/1] (0.00ns)   --->   "%lshr_ln113_7 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 63" [d3.cpp:113]   --->   Operation 314 'partselect' 'lshr_ln113_7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln113_9 = zext i39 %lshr_ln113_7" [d3.cpp:113]   --->   Operation 315 'zext' 'zext_ln113_9' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln113_11 = trunc i64 %add204_214_loc_load" [d3.cpp:113]   --->   Operation 316 'trunc' 'trunc_ln113_11' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln113_12 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 50" [d3.cpp:113]   --->   Operation 317 'partselect' 'trunc_ln113_12' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 318 [1/1] (1.08ns)   --->   "%add_ln113_7 = add i64 %zext_ln113_9, i64 %add204_214_loc_load" [d3.cpp:113]   --->   Operation 318 'add' 'add_ln113_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 319 [1/1] (0.00ns)   --->   "%lshr_ln113_8 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 63" [d3.cpp:113]   --->   Operation 319 'partselect' 'lshr_ln113_8' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln113_10 = zext i38 %lshr_ln113_8" [d3.cpp:113]   --->   Operation 320 'zext' 'zext_ln113_10' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln113_14 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 50" [d3.cpp:113]   --->   Operation 321 'partselect' 'trunc_ln113_14' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 322 [1/1] (1.08ns)   --->   "%add_ln113_8 = add i64 %zext_ln113_10, i64 %add8117_loc_load" [d3.cpp:113]   --->   Operation 322 'add' 'add_ln113_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln113_15 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_8, i32 25, i32 63" [d3.cpp:113]   --->   Operation 323 'partselect' 'trunc_ln113_15' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 324 [1/1] (0.94ns)   --->   "%add_ln120_1 = add i25 %trunc_ln61_2, i25 %trunc_ln113_10" [d3.cpp:120]   --->   Operation 324 'add' 'add_ln120_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 325 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln120 = add i25 %add_ln120_1, i25 %add_ln61_4" [d3.cpp:120]   --->   Operation 325 'add' 'add_ln120' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 326 [1/1] (0.95ns)   --->   "%add_ln121 = add i26 %trunc_ln113_12, i26 %trunc_ln113_11" [d3.cpp:121]   --->   Operation 326 'add' 'add_ln121' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 327 [1/1] (0.94ns)   --->   "%add_ln122 = add i25 %trunc_ln113_14, i25 %trunc_ln113_13" [d3.cpp:122]   --->   Operation 327 'add' 'add_ln122' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.13>
ST_31 : Operation 328 [1/1] (0.67ns)   --->   "%store_ln83 = store i64 %add23937_loc_load, i3 %arr_1_addr_3" [d3.cpp:83]   --->   Operation 328 'store' 'store_ln83' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_31 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i39 %trunc_ln113_15" [d3.cpp:113]   --->   Operation 329 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 330 [1/1] (3.45ns)   --->   "%mul_ln113 = mul i44 %zext_ln113, i44 19" [d3.cpp:113]   --->   Operation 330 'mul' 'mul_ln113' <Predicate = true> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln113_16 = trunc i44 %mul_ln113" [d3.cpp:113]   --->   Operation 331 'trunc' 'trunc_ln113_16' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 332 [1/1] (0.95ns)   --->   "%add_ln113_9 = add i26 %trunc_ln113_16, i26 %trunc_ln113" [d3.cpp:113]   --->   Operation 332 'add' 'add_ln113_9' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i26 %add_ln113_9" [d3.cpp:113]   --->   Operation 333 'zext' 'zext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 334 [1/1] (0.00ns)   --->   "%out1_w_addr = getelementptr i27 %out1_w, i64 0, i64 0" [d3.cpp:113]   --->   Operation 334 'getelementptr' 'out1_w_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 335 [1/1] (0.67ns)   --->   "%store_ln113 = store i27 %zext_ln113_1, i4 %out1_w_addr" [d3.cpp:113]   --->   Operation 335 'store' 'store_ln113' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_31 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i26 %trunc_ln113" [d3.cpp:114]   --->   Operation 336 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 337 [1/1] (1.06ns)   --->   "%add_ln114 = add i44 %mul_ln113, i44 %zext_ln114" [d3.cpp:114]   --->   Operation 337 'add' 'add_ln114' <Predicate = true> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_s = partselect i18 @_ssdm_op_PartSelect.i18.i44.i32.i32, i44 %add_ln114, i32 26, i32 43" [d3.cpp:114]   --->   Operation 338 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 339 'zext' 'zext_ln114_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln114_3 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 340 'zext' 'zext_ln114_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 341 [1/1] (0.94ns)   --->   "%add_ln114_1 = add i25 %zext_ln114_3, i25 %add_ln114_2" [d3.cpp:114]   --->   Operation 341 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i25 %add_ln114_1" [d3.cpp:114]   --->   Operation 342 'zext' 'zext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 343 [1/1] (0.00ns)   --->   "%out1_w_addr_1 = getelementptr i27 %out1_w, i64 0, i64 1" [d3.cpp:114]   --->   Operation 343 'getelementptr' 'out1_w_addr_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 344 [1/1] (0.67ns)   --->   "%store_ln114 = store i27 %zext_ln114_1, i4 %out1_w_addr_1" [d3.cpp:114]   --->   Operation 344 'store' 'store_ln114' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_31 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i25 %add_ln114_2" [d3.cpp:115]   --->   Operation 345 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 346 [1/1] (0.94ns)   --->   "%add_ln115 = add i26 %zext_ln114_2, i26 %zext_ln115" [d3.cpp:115]   --->   Operation 346 'add' 'add_ln115' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 347 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %add_ln115, i32 25" [d3.cpp:115]   --->   Operation 347 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 32 <SV = 31> <Delay = 1.63>
ST_32 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i1 %tmp" [d3.cpp:115]   --->   Operation 348 'zext' 'zext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i26 %add_ln115_2" [d3.cpp:115]   --->   Operation 349 'zext' 'zext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 350 [1/1] (0.95ns)   --->   "%add_ln115_1 = add i27 %zext_ln115_2, i27 %zext_ln115_1" [d3.cpp:115]   --->   Operation 350 'add' 'add_ln115_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 351 [1/1] (0.00ns)   --->   "%out1_w_addr_2 = getelementptr i27 %out1_w, i64 0, i64 2" [d3.cpp:115]   --->   Operation 351 'getelementptr' 'out1_w_addr_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 352 [1/1] (0.67ns)   --->   "%store_ln115 = store i27 %add_ln115_1, i4 %out1_w_addr_2" [d3.cpp:115]   --->   Operation 352 'store' 'store_ln115' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_32 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i25 %add_ln116" [d3.cpp:116]   --->   Operation 353 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 354 [1/1] (0.00ns)   --->   "%out1_w_addr_3 = getelementptr i27 %out1_w, i64 0, i64 3" [d3.cpp:116]   --->   Operation 354 'getelementptr' 'out1_w_addr_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 355 [1/1] (0.67ns)   --->   "%store_ln116 = store i27 %zext_ln116, i4 %out1_w_addr_3" [d3.cpp:116]   --->   Operation 355 'store' 'store_ln116' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 33 <SV = 32> <Delay = 0.67>
ST_33 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i26 %add_ln117" [d3.cpp:117]   --->   Operation 356 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 357 [1/1] (0.00ns)   --->   "%out1_w_addr_4 = getelementptr i27 %out1_w, i64 0, i64 4" [d3.cpp:117]   --->   Operation 357 'getelementptr' 'out1_w_addr_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 358 [1/1] (0.67ns)   --->   "%store_ln117 = store i27 %zext_ln117, i4 %out1_w_addr_4" [d3.cpp:117]   --->   Operation 358 'store' 'store_ln117' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_33 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i25 %add_ln118" [d3.cpp:118]   --->   Operation 359 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 360 [1/1] (0.00ns)   --->   "%out1_w_addr_5 = getelementptr i27 %out1_w, i64 0, i64 5" [d3.cpp:118]   --->   Operation 360 'getelementptr' 'out1_w_addr_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 361 [1/1] (0.67ns)   --->   "%store_ln118 = store i27 %zext_ln118, i4 %out1_w_addr_5" [d3.cpp:118]   --->   Operation 361 'store' 'store_ln118' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 34 <SV = 33> <Delay = 0.67>
ST_34 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i26 %add_ln119" [d3.cpp:119]   --->   Operation 362 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 363 [1/1] (0.00ns)   --->   "%out1_w_addr_6 = getelementptr i27 %out1_w, i64 0, i64 6" [d3.cpp:119]   --->   Operation 363 'getelementptr' 'out1_w_addr_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 364 [1/1] (0.67ns)   --->   "%store_ln119 = store i27 %zext_ln119, i4 %out1_w_addr_6" [d3.cpp:119]   --->   Operation 364 'store' 'store_ln119' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_34 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i25 %add_ln120" [d3.cpp:120]   --->   Operation 365 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 366 [1/1] (0.00ns)   --->   "%out1_w_addr_7 = getelementptr i27 %out1_w, i64 0, i64 7" [d3.cpp:120]   --->   Operation 366 'getelementptr' 'out1_w_addr_7' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 367 [1/1] (0.67ns)   --->   "%store_ln120 = store i27 %zext_ln120, i4 %out1_w_addr_7" [d3.cpp:120]   --->   Operation 367 'store' 'store_ln120' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i26 %add_ln121" [d3.cpp:121]   --->   Operation 368 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 369 [1/1] (0.00ns)   --->   "%out1_w_addr_8 = getelementptr i27 %out1_w, i64 0, i64 8" [d3.cpp:121]   --->   Operation 369 'getelementptr' 'out1_w_addr_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 370 [1/1] (0.67ns)   --->   "%store_ln121 = store i27 %zext_ln121, i4 %out1_w_addr_8" [d3.cpp:121]   --->   Operation 370 'store' 'store_ln121' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_35 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i25 %add_ln122" [d3.cpp:122]   --->   Operation 371 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 372 [1/1] (0.00ns)   --->   "%out1_w_addr_9 = getelementptr i27 %out1_w, i64 0, i64 9" [d3.cpp:122]   --->   Operation 372 'getelementptr' 'out1_w_addr_9' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 373 [1/1] (0.67ns)   --->   "%store_ln122 = store i27 %zext_ln122, i4 %out1_w_addr_9" [d3.cpp:122]   --->   Operation 373 'store' 'store_ln122' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_35 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i62 %trunc_ln6" [d3.cpp:126]   --->   Operation 374 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 375 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln126" [d3.cpp:126]   --->   Operation 375 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 376 [1/1] (7.30ns)   --->   "%empty_30 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d3.cpp:126]   --->   Operation 376 'writereq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 377 [2/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln6, i27 %out1_w" [d3.cpp:126]   --->   Operation 377 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 378 [1/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln6, i27 %out1_w" [d3.cpp:126]   --->   Operation 378 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 379 [5/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 379 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 380 [4/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 380 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 381 [3/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 381 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 382 [2/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 382 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 383 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14" [d3.cpp:3]   --->   Operation 383 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 384 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 10, void @empty_4, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 384 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 385 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 385 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 386 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_15, void @empty, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 386 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 387 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 387 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 388 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_15, void @empty_13, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 388 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 389 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 389 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 390 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_15, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 390 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 391 [1/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 391 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 392 [1/1] (0.00ns)   --->   "%ret_ln131 = ret" [d3.cpp:131]   --->   Operation 392 'ret' 'ret_ln131' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg1_read') on port 'arg1' [4]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d3.cpp:17) [30]  (0.000 ns)
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [31]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [31]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [31]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [31]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [31]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [31]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [31]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [31]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('arg1_r_addr') [33]  (0.000 ns)
	'load' operation ('arg1_r_load') on array 'arg1_r', d3.cpp:11 [34]  (0.677 ns)

 <State 13>: 4.097ns
The critical path consists of the following:
	'load' operation ('arg1_r_load') on array 'arg1_r', d3.cpp:11 [34]  (0.677 ns)
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul16') [35]  (2.846 ns)

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('arg1_r_addr_3') [38]  (0.000 ns)
	'load' operation ('arg1_r_load_2') on array 'arg1_r', d3.cpp:11 [39]  (0.677 ns)

 <State 17>: 4.097ns
The critical path consists of the following:
	'load' operation ('arg1_r_load_2') on array 'arg1_r', d3.cpp:11 [39]  (0.677 ns)
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul45') [40]  (2.846 ns)

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('arr_1_addr_1') [43]  (0.000 ns)
	'load' operation ('arr_1_load', d3.cpp:50) on array 'arr', d3.cpp:13 [44]  (0.677 ns)

 <State 21>: 1.104ns
The critical path consists of the following:
	'load' operation ('arr_1_load', d3.cpp:50) on array 'arr', d3.cpp:13 [44]  (0.677 ns)
	'call' operation ('call_ln50', d3.cpp:50) to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5' [45]  (0.427 ns)

 <State 22>: 1.100ns
The critical path consists of the following:
	'call' operation ('call_ln50', d3.cpp:50) to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5' [45]  (1.100 ns)

 <State 23>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('arg1_r_addr_4', d3.cpp:60) [51]  (0.000 ns)
	'load' operation ('arg1_r_load_3', d3.cpp:60) on array 'arg1_r', d3.cpp:11 [52]  (0.677 ns)

 <State 24>: 0.677ns
The critical path consists of the following:
	'load' operation ('arg1_r_load_3', d3.cpp:60) on array 'arg1_r', d3.cpp:11 [52]  (0.677 ns)

 <State 25>: 0.677ns
The critical path consists of the following:
	'load' operation ('arg1_r_load_5', d3.cpp:62) on array 'arg1_r', d3.cpp:11 [63]  (0.677 ns)

 <State 26>: 3.420ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul219', d3.cpp:61) [110]  (2.846 ns)

 <State 27>: 6.162ns
The critical path consists of the following:
	'load' operation ('arg1_r_load_9', d3.cpp:60) on array 'arg1_r', d3.cpp:11 [89]  (0.677 ns)
	multiplexor before operation 'mul' with delay (0.796 ns)
'mul' operation ('mul_ln60_2', d3.cpp:60) [91]  (2.624 ns)
	'add' operation ('add_ln60_1', d3.cpp:60) [158]  (0.000 ns)
	'add' operation ('add_ln60_2', d3.cpp:60) [159]  (0.819 ns)
	'add' operation ('add_ln60_3', d3.cpp:60) [160]  (0.819 ns)
	'call' operation ('call_ln83', d3.cpp:83) to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9' [195]  (0.427 ns)

 <State 28>: 2.439ns
The critical path consists of the following:
	'load' operation ('arr_1_load_2', d3.cpp:64) on array 'arr', d3.cpp:13 [180]  (0.677 ns)
	'add' operation ('add_ln64_2', d3.cpp:64) [185]  (1.085 ns)
	'store' operation ('store_ln64', d3.cpp:64) of variable 'add_ln64_2', d3.cpp:64 on array 'arr', d3.cpp:13 [192]  (0.677 ns)

 <State 29>: 7.094ns
The critical path consists of the following:
	'load' operation ('add30129_loc_load') on local variable 'add30129_loc' [198]  (0.000 ns)
	'add' operation ('add_ln113', d3.cpp:113) [213]  (1.085 ns)
	'add' operation ('add_ln113_1', d3.cpp:113) [218]  (1.085 ns)
	'add' operation ('add_ln113_2', d3.cpp:113) [223]  (1.085 ns)
	'add' operation ('add_ln113_3', d3.cpp:113) [228]  (1.085 ns)
	'add' operation ('add_ln113_4', d3.cpp:113) [232]  (1.085 ns)
	'add' operation ('add_ln119_1', d3.cpp:119) [291]  (0.955 ns)
	'add' operation ('add_ln119', d3.cpp:119) [292]  (0.715 ns)

 <State 30>: 3.255ns
The critical path consists of the following:
	'add' operation ('add_ln113_6', d3.cpp:113) [240]  (1.085 ns)
	'add' operation ('add_ln113_7', d3.cpp:113) [245]  (1.085 ns)
	'add' operation ('add_ln113_8', d3.cpp:113) [250]  (1.085 ns)

 <State 31>: 6.139ns
The critical path consists of the following:
	'mul' operation ('mul_ln113', d3.cpp:113) [253]  (3.455 ns)
	'add' operation ('add_ln114', d3.cpp:114) [260]  (1.062 ns)
	'add' operation ('add_ln114_1', d3.cpp:114) [265]  (0.945 ns)
	'store' operation ('store_ln114', d3.cpp:114) of variable 'zext_ln114_1', d3.cpp:114 on array 'out1_w', d3.cpp:12 [268]  (0.677 ns)

 <State 32>: 1.632ns
The critical path consists of the following:
	'add' operation ('add_ln115_1', d3.cpp:115) [275]  (0.955 ns)
	'store' operation ('store_ln115', d3.cpp:115) of variable 'add_ln115_1', d3.cpp:115 on array 'out1_w', d3.cpp:12 [277]  (0.677 ns)

 <State 33>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln117', d3.cpp:117) of variable 'zext_ln117', d3.cpp:117 on array 'out1_w', d3.cpp:12 [285]  (0.677 ns)

 <State 34>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln119', d3.cpp:119) of variable 'zext_ln119', d3.cpp:119 on array 'out1_w', d3.cpp:12 [295]  (0.677 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d3.cpp:126) [311]  (0.000 ns)
	bus request operation ('empty_30', d3.cpp:126) on port 'mem' (d3.cpp:126) [312]  (7.300 ns)

 <State 36>: 0.000ns
The critical path consists of the following:

 <State 37>: 0.000ns
The critical path consists of the following:

 <State 38>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_31', d3.cpp:131) on port 'mem' (d3.cpp:131) [314]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_31', d3.cpp:131) on port 'mem' (d3.cpp:131) [314]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_31', d3.cpp:131) on port 'mem' (d3.cpp:131) [314]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_31', d3.cpp:131) on port 'mem' (d3.cpp:131) [314]  (7.300 ns)

 <State 42>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_31', d3.cpp:131) on port 'mem' (d3.cpp:131) [314]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
