--- 
# information
project: 
  title: "wrapped mbs fsk"
  description: "baseband signal engine for a backscatter uplink"
  picture: mbsFSK/docs/chipLayout.png
  author: "James Rosenthal"
  license: LICENSE

# optional interfaces you want to use: gpio, la1, la2, la3, irq, clk2, wishbone & openram
interfaces: ['la1', 'gpio']

# test within caravel
caravel_test:
  recipe: "coco_test"
  directory: "caravel_mbsFSK"
  id: 5
  module_name: "wrapped_mbsFSK"

# module test
module_test:
  recipe: "all" 
  directory: "mbsFSK"
  makefile: "Makefile"

# run the wrapper formal proof
wrapper_proof:
  directory: "."
  sby: "properties.sby"

# openlane config, used in case I need to re-harden
openlane:
  config: "config.tcl"

# source required for various configs and module instantiation
source:
    - wrapper.v
	- mbsFSK/src/mbsFSK.v
	- mbsFSK/src/sampleClockGen.v
	- mbsFSK/src/SymbLUT.v
	- mbsFSK/src/LFSRmod.v

# gds - check nothing on metal 5, DRC & LVS
final:
  directory: "final"
  gds_filename: "gds/wrapped_mbsFSK.gds"
  lvs_filename: "verilog/gl/wrapped_mbsFSK.v"
  lef_filename: "lef/wrapped_mbsFSK.lef"
