
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
  **** SW Build 4101106 on Feb  9 2024
  **** IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
  **** SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/software/xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/software/xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'xxu425' on host 'chao-srv1.ece.gatech.edu' (Linux_x86_64 version 4.18.0-553.16.1.el8_10.x86_64) on Mon Dec 02 12:52:24 EST 2024
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.10 (Ootpa)"
INFO: [HLS 200-10] In directory '/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_9673f0991528c76861548bd98341a4e8'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'dataset_hls.tcl'
INFO: [HLS 200-1510] Running: source dataset_hls.tcl
INFO: [HLS 200-1510] Running: source hls_template.tcl
INFO: [HLS 200-1510] Running: open_project -reset hls_prj 
INFO: [HLS 200-10] Creating and opening project '/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_9673f0991528c76861548bd98341a4e8/hls_prj'.
INFO: [HLS 200-1510] Running: set_top k3mm 
INFO: [HLS 200-1510] Running: add_files src/k3mm.c 
INFO: [HLS 200-10] Adding design file 'src/k3mm.c' to the project
INFO: [HLS 200-1510] Running: add_files src/k3mm.h 
INFO: [HLS 200-10] Adding design file 'src/k3mm.h' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution 
INFO: [HLS 200-10] Creating and opening solution '/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_9673f0991528c76861548bd98341a4e8/hls_prj/solution'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-i 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source opt.tcl
INFO: [HLS 200-1510] Running: set_directive_resource -core RAM_1P k3mm A 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core RAM_1P k3mm B 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core RAM_1P k3mm C 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core RAM_1P k3mm D 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_fifo k3mm E_out 
INFO: [HLS 200-1510] Running: set_directive_pipeline k3mm/lprd_2 
INFO: [HLS 200-1510] Running: set_directive_pipeline k3mm/lpwr_2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 2 k3mm A 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 2 k3mm B 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 2 k3mm C 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 2 k3mm D 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 2 k3mm E_out 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 2 k3mm buff_A 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 2 k3mm buff_B 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 2 k3mm buff_C 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 2 k3mm buff_D 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 2 k3mm buff_E_out 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 2 k3mm tmp1 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 2 k3mm tmp2 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 k3mm/lprd_2 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 k3mm/lpwr_2 
INFO: [HLS 200-1510] Running: set_directive_pipeline k3mm/lp2 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 k3mm/lp2 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 k3mm/lp8 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 258.711 MB.
INFO: [HLS 200-10] Analyzing design file 'src/k3mm.c' ... 
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_9673f0991528c76861548bd98341a4e8/opt.tcl:1:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_9673f0991528c76861548bd98341a4e8/opt.tcl:2:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_9673f0991528c76861548bd98341a4e8/opt.tcl:3:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_9673f0991528c76861548bd98341a4e8/opt.tcl:4:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.53 seconds. CPU system time: 0.76 seconds. Elapsed time: 2.17 seconds; current allocated memory: 262.105 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 276 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_9673f0991528c76861548bd98341a4e8/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 621 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_9673f0991528c76861548bd98341a4e8/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 569 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_9673f0991528c76861548bd98341a4e8/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 553 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_9673f0991528c76861548bd98341a4e8/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 553 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_9673f0991528c76861548bd98341a4e8/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,378 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_9673f0991528c76861548bd98341a4e8/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 862 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_9673f0991528c76861548bd98341a4e8/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 862 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_9673f0991528c76861548bd98341a4e8/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 862 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_9673f0991528c76861548bd98341a4e8/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 859 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_9673f0991528c76861548bd98341a4e8/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 856 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_9673f0991528c76861548bd98341a4e8/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,018 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_9673f0991528c76861548bd98341a4e8/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30,802 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_9673f0991528c76861548bd98341a4e8/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,264 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_9673f0991528c76861548bd98341a4e8/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,289 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_9673f0991528c76861548bd98341a4e8/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,333 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_9673f0991528c76861548bd98341a4e8/hls_prj/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_9673f0991528c76861548bd98341a4e8/opt.tcl:1:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_9673f0991528c76861548bd98341a4e8/opt.tcl:2:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_9673f0991528c76861548bd98341a4e8/opt.tcl:3:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_9673f0991528c76861548bd98341a4e8/opt.tcl:4:9)
INFO: [HLS 214-291] Loop 'lp3' is marked as complete unroll implied by the pipeline pragma (src/k3mm.c:34:18)
INFO: [HLS 214-188] Unrolling loop 'lpwr_2' (src/k3mm.c:57:17) in function 'k3mm' partially with a factor of 2 (src/k3mm.c:9:0)
INFO: [HLS 214-188] Unrolling loop 'lp8' (src/k3mm.c:49:14) in function 'k3mm' partially with a factor of 2 (src/k3mm.c:9:0)
INFO: [HLS 214-186] Unrolling loop 'lp3' (src/k3mm.c:34:18) in function 'k3mm' completely with a factor of 64 (src/k3mm.c:9:0)
INFO: [HLS 214-188] Unrolling loop 'lprd_2' (src/k3mm.c:21:17) in function 'k3mm' partially with a factor of 2 (src/k3mm.c:9:0)
INFO: [HLS 214-248] Applying array_partition to 'buff_A': Cyclic partitioning with factor 2 on dimension 2. (src/k3mm.c:12:11)
INFO: [HLS 214-248] Applying array_partition to 'buff_B': Cyclic partitioning with factor 2 on dimension 2. (src/k3mm.c:13:11)
INFO: [HLS 214-248] Applying array_partition to 'buff_C': Cyclic partitioning with factor 2 on dimension 2. (src/k3mm.c:14:11)
INFO: [HLS 214-248] Applying array_partition to 'buff_D': Cyclic partitioning with factor 2 on dimension 2. (src/k3mm.c:15:11)
INFO: [HLS 214-248] Applying array_partition to 'buff_E_out': Cyclic partitioning with factor 2 on dimension 2. (src/k3mm.c:16:11)
INFO: [HLS 214-248] Applying array_partition to 'tmp1': Cyclic partitioning with factor 2 on dimension 2. (src/k3mm.c:17:11)
INFO: [HLS 214-248] Applying array_partition to 'tmp2': Cyclic partitioning with factor 2 on dimension 2. (src/k3mm.c:18:11)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 2 on dimension 2. (src/k3mm.c:9:0)
INFO: [HLS 214-248] Applying array_partition to 'B': Cyclic partitioning with factor 2 on dimension 2. (src/k3mm.c:9:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 2 on dimension 2. (src/k3mm.c:9:0)
INFO: [HLS 214-248] Applying array_partition to 'D': Cyclic partitioning with factor 2 on dimension 2. (src/k3mm.c:9:0)
INFO: [HLS 214-248] Applying array_partition to 'E_out': Cyclic partitioning with factor 2 on dimension 2. (src/k3mm.c:9:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< lp5> at src/k3mm.c:41:14 
INFO: [HLS 214-376] automatically set the pipeline for Loop< lp8> at src/k3mm.c:49:14 
INFO: [HLS 214-291] Loop 'lp9' is marked as complete unroll implied by the pipeline pragma (src/k3mm.c:50:18)
INFO: [HLS 214-291] Loop 'lp6' is marked as complete unroll implied by the pipeline pragma (src/k3mm.c:42:18)
INFO: [HLS 214-186] Unrolling loop 'lp9' (src/k3mm.c:50:18) in function 'k3mm' completely with a factor of 64 (src/k3mm.c:9:0)
INFO: [HLS 214-186] Unrolling loop 'lp6' (src/k3mm.c:42:18) in function 'k3mm' completely with a factor of 64 (src/k3mm.c:9:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'buff_B_0' due to pipeline pragma (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_9673f0991528c76861548bd98341a4e8/opt.tcl:24:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'buff_B_1' due to pipeline pragma (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_9673f0991528c76861548bd98341a4e8/opt.tcl:24:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'buff_D_0' due to pipeline pragma (src/k3mm.c:15:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'buff_D_1' due to pipeline pragma (src/k3mm.c:15:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'tmp2_0' due to pipeline pragma (src/k3mm.c:18:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'tmp2_1' due to pipeline pragma (src/k3mm.c:18:11)
INFO: [HLS 214-248] Applying array_partition to 'buff_B_0': Complete partitioning on dimension 1. (src/k3mm.c:13:11)
INFO: [HLS 214-248] Applying array_partition to 'buff_B_1': Complete partitioning on dimension 1. (src/k3mm.c:13:11)
INFO: [HLS 214-248] Applying array_partition to 'buff_D_0': Complete partitioning on dimension 1. (src/k3mm.c:15:11)
INFO: [HLS 214-248] Applying array_partition to 'buff_D_1': Complete partitioning on dimension 1. (src/k3mm.c:15:11)
INFO: [HLS 214-248] Applying array_partition to 'tmp2_0': Complete partitioning on dimension 1. (src/k3mm.c:18:11)
INFO: [HLS 214-248] Applying array_partition to 'tmp2_1': Complete partitioning on dimension 1. (src/k3mm.c:18:11)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'E_out_0' (src/k3mm.c:9:0)
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'E_out_1' (src/k3mm.c:9:0)
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.62 seconds. CPU system time: 0.51 seconds. Elapsed time: 10.3 seconds; current allocated memory: 264.160 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 264.160 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 273.594 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 277.746 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.44 seconds; current allocated memory: 315.660 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'lprd_1'(src/k3mm.c:20:13) and 'lprd_2'(src/k3mm.c:21:17) in function 'k3mm' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'lp1'(src/k3mm.c:32:10) and 'lp2'(src/k3mm.c:33:14) in function 'k3mm' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'lp4'(src/k3mm.c:40:10) and 'lp5'(src/k3mm.c:41:14) in function 'k3mm' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'lp7'(src/k3mm.c:48:10) and 'lp8'(src/k3mm.c:49:14) in function 'k3mm' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'lpwr_1'(src/k3mm.c:56:13) and 'lpwr_2'(src/k3mm.c:57:17) in function 'k3mm' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'lprd_1' (src/k3mm.c:20:13) in function 'k3mm'.
INFO: [XFORM 203-541] Flattening a loop nest 'lp1' (src/k3mm.c:32:10) in function 'k3mm'.
INFO: [XFORM 203-541] Flattening a loop nest 'lp4' (src/k3mm.c:40:10) in function 'k3mm'.
INFO: [XFORM 203-541] Flattening a loop nest 'lp7' (src/k3mm.c:48:10) in function 'k3mm'.
INFO: [XFORM 203-541] Flattening a loop nest 'lpwr_1' (src/k3mm.c:56:13) in function 'k3mm'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.29 seconds; current allocated memory: 364.879 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'k3mm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k3mm_Pipeline_lprd_1_lprd_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'buff_C_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'buff_C'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'buff_A_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'buff_A'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'lprd_1_lprd_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'lprd_1_lprd_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.28 seconds; current allocated memory: 374.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 374.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k3mm_Pipeline_lp1_lp2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'buff_A_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'buff_A'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'lp1_lp2'.
WARNING: [HLS 200-885] The II Violation in module 'k3mm_Pipeline_lp1_lp2' (loop 'lp1_lp2'): Unable to schedule 'load' operation 32 bit ('buff_A_load_16', src/k3mm.c:35) on array 'buff_A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buff_A'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 263, loop 'lp1_lp2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.29 seconds; current allocated memory: 379.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 379.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k3mm_Pipeline_lp4_lp5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'buff_C_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'buff_C'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'lp4_lp5'.
WARNING: [HLS 200-885] The II Violation in module 'k3mm_Pipeline_lp4_lp5' (loop 'lp4_lp5'): Unable to schedule 'load' operation 32 bit ('buff_C_load_16', src/k3mm.c:43) on array 'buff_C' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buff_C'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 263, loop 'lp4_lp5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.4 seconds; current allocated memory: 395.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 395.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k3mm_Pipeline_lp7_lp8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'lp7_lp8'.
WARNING: [HLS 200-885] The II Violation in module 'k3mm_Pipeline_lp7_lp8' (loop 'lp7_lp8'): Unable to schedule 'load' operation 32 bit ('mux_case_0146_32', src/k3mm.c:51) on array 'tmp1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'tmp1'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 263, loop 'lp7_lp8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 402.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 402.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k3mm_Pipeline_lpwr_1_lpwr_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lpwr_1_lpwr_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'lpwr_1_lpwr_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 403.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 403.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k3mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 406.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 406.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k3mm_Pipeline_lprd_1_lprd_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'k3mm_Pipeline_lprd_1_lprd_2' pipeline 'lprd_1_lprd_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'k3mm_Pipeline_lprd_1_lprd_2' is 9644 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'k3mm_Pipeline_lprd_1_lprd_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 414.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k3mm_Pipeline_lp1_lp2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'k3mm_Pipeline_lp1_lp2' pipeline 'lp1_lp2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'k3mm_Pipeline_lp1_lp2' is 99522 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k3mm_Pipeline_lp1_lp2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.4 seconds; current allocated memory: 449.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k3mm_Pipeline_lp4_lp5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'k3mm_Pipeline_lp4_lp5' pipeline 'lp4_lp5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'k3mm_Pipeline_lp4_lp5' is 116093 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k3mm_Pipeline_lp4_lp5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.36 seconds; current allocated memory: 518.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k3mm_Pipeline_lp7_lp8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'k3mm_Pipeline_lp7_lp8' pipeline 'lp7_lp8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'k3mm_Pipeline_lp7_lp8' is 198786 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k3mm_Pipeline_lp7_lp8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.66 seconds; current allocated memory: 557.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k3mm_Pipeline_lpwr_1_lpwr_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'k3mm_Pipeline_lpwr_1_lpwr_2' pipeline 'lpwr_1_lpwr_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'k3mm_Pipeline_lpwr_1_lpwr_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.97 seconds; current allocated memory: 572.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k3mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'k3mm/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k3mm/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k3mm/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k3mm/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k3mm/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k3mm/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k3mm/D_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k3mm/D_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k3mm/E_out_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k3mm/E_out_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'k3mm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'k3mm' is 15198 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k3mm'.
INFO: [RTMG 210-278] Implementing memory 'k3mm_buff_A_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'k3mm_buff_B_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'k3mm_buff_E_out_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'k3mm_tmp2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.31 seconds; current allocated memory: 603.051 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.04 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.03 seconds; current allocated memory: 619.824 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.08 seconds; current allocated memory: 637.293 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for k3mm.
INFO: [VLOG 209-307] Generating Verilog RTL for k3mm.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.53 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23.42 seconds. CPU system time: 2 seconds. Elapsed time: 37.41 seconds; current allocated memory: 379.461 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-112] Total CPU user time: 25.58 seconds. Total CPU system time: 2.53 seconds. Total elapsed time: 40.84 seconds; peak allocated memory: 637.492 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Dec  2 12:53:04 2024...
