
Selected circuits
===================
 - **Circuit**: 8x6-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mse parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| mul8x6u_049 | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog](mul8x6u_049.v)]  [[C](mul8x6u_049.c)] |
| mul8x6u_5TS | 0.0045 | 0.012 | 37.11 | 0.16 | 1.5 |  [[Verilog](mul8x6u_5TS.v)]  [[C](mul8x6u_5TS.c)] |
| mul8x6u_4TY | 0.014 | 0.037 | 62.50 | 0.47 | 10 |  [[Verilog](mul8x6u_4TY.v)]  [[C](mul8x6u_4TY.c)] |
| mul8x6u_3PV | 0.046 | 0.18 | 88.29 | 1.33 | 94 |  [[Verilog](mul8x6u_3PV.v)]  [[C](mul8x6u_3PV.c)] |
| mul8x6u_4TF | 0.13 | 0.48 | 92.97 | 3.06 | 682 |  [[Verilog](mul8x6u_4TF.v)]  [[C](mul8x6u_4TF.c)] |
| mul8x6u_5Y1 | 0.31 | 1.21 | 95.89 | 6.26 | 3923 |  [[Verilog](mul8x6u_5Y1.v)]  [[C](mul8x6u_5Y1.c)] |
| mul8x6u_4MB | 1.14 | 4.81 | 97.80 | 17.53 | 53634 |  [[Verilog](mul8x6u_4MB.v)]  [[C](mul8x6u_4MB.c)] |
| mul8x6u_0SQ | 2.98 | 11.68 | 97.93 | 34.19 | 376281 |  [[Verilog](mul8x6u_0SQ.v)]  [[C](mul8x6u_0SQ.c)] |
| mul8x6u_045 | 7.98 | 30.23 | 98.02 | 64.72 | 29431.077e2 |  [[Verilog](mul8x6u_045.v)]  [[C](mul8x6u_045.c)] |
| mul8x6u_51C | 24.51 | 98.05 | 98.05 | 100.00 | 28960.286e3 |  [[Verilog](mul8x6u_51C.v)]  [[C](mul8x6u_51C.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
   - V. Mrazek, L. Sekanina, Z. Vasicek "Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020

             