$date
	Sun Aug 18 12:13:40 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module opposite_tb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # en $end
$var reg 4 $ expected_v [3:0] $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # en $end
$var wire 4 & out [3:0] $end
$var wire 1 % rst $end
$var reg 4 ' imp [3:0] $end
$var reg 4 ( v [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
bx &
1%
bx $
0#
0"
bx !
$end
#5000
b0 !
b0 &
b0 (
b1111 '
b0 $
1"
#10000
0"
#15000
1"
#20000
0"
0%
#25000
1"
#30000
0"
1#
#35000
b1 !
b1 &
b1 $
b1110 '
b1 (
1"
#40000
0"
#45000
b10 !
b10 &
b10 (
b1101 '
b10 $
1"
#50000
0"
#55000
b11 !
b11 &
b11 $
b1100 '
b11 (
1"
#60000
0"
#65000
b100 !
b100 &
b100 (
b1011 '
b100 $
1"
#70000
0"
#75000
b101 !
b101 &
b101 $
b1010 '
b101 (
1"
#80000
0"
#85000
b110 !
b110 &
b110 (
b1001 '
b110 $
1"
#90000
0"
#95000
b111 !
b111 &
b111 $
b1000 '
b111 (
1"
#100000
0"
#105000
b1000 !
b1000 &
b1000 (
b111 '
b1000 $
1"
#110000
0"
#115000
b1001 !
b1001 &
b1001 $
b110 '
b1001 (
1"
#120000
0"
#125000
b1010 !
b1010 &
b1010 (
b101 '
b1010 $
1"
#130000
0"
#135000
b1011 !
b1011 &
b1011 $
b100 '
b1011 (
1"
#140000
0"
#145000
b1100 !
b1100 &
b1100 (
b11 '
b1100 $
1"
#150000
0"
#155000
b1101 !
b1101 &
b1101 $
b10 '
b1101 (
1"
#160000
0"
#165000
b1110 !
b1110 &
b1110 (
b1 '
b1110 $
1"
#170000
0"
#175000
b1111 !
b1111 &
b1111 $
b0 '
b1111 (
1"
#180000
0"
#185000
b0 !
b0 &
b0 (
b1111 '
b0 $
0#
1"
#190000
0"
#195000
1"
#200000
0"
#205000
1"
#210000
0"
#215000
b1 !
b1 &
b1 $
b1110 '
b1 (
1#
1"
#220000
0"
#225000
b10 !
b10 &
b10 (
b1101 '
b10 $
1"
#230000
0"
#235000
b11 !
b11 &
b11 $
b1100 '
b11 (
1"
#240000
0"
#245000
b100 !
b100 &
b100 (
b1011 '
b100 $
1"
#250000
0"
#255000
b101 !
b101 &
b101 $
b1010 '
b101 (
1"
#260000
0"
#265000
b110 !
b110 &
b110 (
b1001 '
b110 $
1%
1"
#270000
0"
#275000
b111 !
b111 &
b111 $
b1000 '
b111 (
1"
0%
#280000
0"
#285000
b1000 !
b1000 &
b1000 (
b111 '
b1000 $
1"
#290000
0"
#295000
b1001 !
b1001 &
b1001 $
b110 '
b1001 (
1"
#300000
0"
#305000
b1010 !
b1010 &
b1010 (
b101 '
b1010 $
1"
#310000
0"
#315000
b1011 !
b1011 &
b1011 $
b100 '
b1011 (
1"
#320000
0"
#325000
b1100 !
b1100 &
b1100 (
b11 '
b1100 $
1"
#330000
0"
#335000
b1101 !
b1101 &
b1101 $
b10 '
b1101 (
1"
#340000
0"
#345000
b1110 !
b1110 &
b1110 (
b1 '
b1110 $
1"
#350000
0"
#355000
b1111 !
b1111 &
b1111 $
b0 '
b1111 (
1"
#360000
0"
#365000
b0 !
b0 &
b0 (
b1111 '
b0 $
1"
#370000
0"
#375000
b1 !
b1 &
b1 $
b1110 '
b1 (
1"
#380000
0"
#385000
b10 !
b10 &
b10 (
b1101 '
b10 $
1"
#390000
0"
#395000
b11 !
b11 &
b11 $
b1100 '
b11 (
1"
#400000
0"
#405000
b100 !
b100 &
b100 (
b1011 '
b100 $
1"
#410000
0"
#415000
b101 !
b101 &
b101 $
b1010 '
b101 (
1"
#420000
0"
#425000
b110 !
b110 &
b110 (
b1001 '
b110 $
1"
#430000
0"
#435000
b111 !
b111 &
b111 $
b1000 '
b111 (
1"
#440000
0"
#445000
b1000 !
b1000 &
b1000 (
b111 '
b1000 $
1"
#450000
0"
#455000
b1001 !
b1001 &
b1001 $
b110 '
b1001 (
1"
#460000
0"
#465000
b1010 !
b1010 &
b1010 (
b101 '
b1010 $
1"
#470000
0"
#475000
b1011 !
b1011 &
b1011 $
b100 '
b1011 (
1"
#480000
0"
#485000
b1100 !
b1100 &
b1100 (
b11 '
b1100 $
1"
#490000
0"
#495000
b1101 !
b1101 &
b1101 $
b10 '
b1101 (
1"
