# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do run.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:02 on Oct 15,2025
# vlog -reportprogress 300 tb_seq_BBCCC.v 
# -- Compiling module seq
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:16:02 on Oct 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 23:16:02 on Oct 15,2025
# Loading work.top
# Loading work.seq
# No.of Patterns Detected = 7
# ** Note: $finish    : tb_seq_BBCCC.v(23)
#    Time: 2115 ps  Iteration: 0  Instance: /top
# 1
# Break in Module top at tb_seq_BBCCC.v line 23
# End time: 23:26:58 on Oct 15,2025, Elapsed time: 0:10:56
# Errors: 0, Warnings: 0
