// This file is auto-generated with declare_and_concat_buses_rtl.py

/////////////////////////////////////////
// Buses declaration and concatenation //
/////////////////////////////////////////

/////////////////
// AXI Masters //
/////////////////

/////////////////
// AXI Slaves  //
/////////////////
`DECLARE_AXI_BUS(HBUS_to_MBUS, HBUS_DATA_WIDTH, HBUS_ADDR_WIDTH, HBUS_ID_WIDTH)
`DECLARE_AXI_BUS(HBUS_to_m_acc, HBUS_DATA_WIDTH, HBUS_ADDR_WIDTH, HBUS_ID_WIDTH)
`DECLARE_AXI_BUS(HBUS_to_DDR, HBUS_DATA_WIDTH, HBUS_ADDR_WIDTH, HBUS_ID_WIDTH)

//////////////////////////////////
// Concatenate AXI master buses //
//////////////////////////////////
`DECLARE_AXI_BUS_ARRAY(HBUS_masters, HBUS_NUM_SI, HBUS_DATA_WIDTH, HBUS_ADDR_WIDTH, HBUS_ID_WIDTH)
`CONCAT_AXI_MASTERS_ARRAY0(HBUS_masters)

/////////////////////////////////
// Concatenate AXI slave buses //
/////////////////////////////////
`DECLARE_AXI_BUS_ARRAY(HBUS_slaves, HBUS_NUM_MI, HBUS_DATA_WIDTH, HBUS_ADDR_WIDTH, HBUS_ID_WIDTH)
`CONCAT_AXI_SLAVES_ARRAY3(HBUS_slaves, HBUS_to_DDR, HBUS_to_m_acc, HBUS_to_MBUS)
