

================================================================
== Vitis HLS Report for 'vecTrans3'
================================================================
* Date:           Sun Jun 23 03:49:20 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        vecTrans3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.956 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    51004|    51004|  0.255 ms|  0.255 ms|  51005|  51005|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_4_1  |    51002|    51002|        54|         51|          1|  1000|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     141|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     5|      348|     297|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     360|    -|
|Register             |        -|     -|      363|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     5|      711|     798|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U1  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  219|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  348|  297|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln4_fu_157_p2       |         +|   0|  0|  17|          10|           1|
    |ap_condition_326        |       and|   0|  0|   2|           1|           1|
    |addr_cmp_fu_184_p2      |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln4_fu_151_p2      |      icmp|   0|  0|  17|          10|           6|
    |reuse_select_fu_189_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 141|          87|         106|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |A_address0                       |   14|          3|   11|         33|
    |ap_NS_fsm                        |  225|         52|    1|         52|
    |ap_done_int                      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0          |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |    9|          2|    1|          2|
    |ap_sig_allocacmp_i_1             |    9|          2|   10|         20|
    |ap_sig_allocacmp_reuse_reg_load  |    9|          2|   32|         64|
    |grp_fu_111_p0                    |   14|          3|   32|         96|
    |grp_fu_111_p1                    |   26|          5|   32|        160|
    |i_fu_60                          |    9|          2|   10|         20|
    |reuse_addr_reg_fu_52             |    9|          2|   64|        128|
    |reuse_reg_fu_56                  |    9|          2|   32|         64|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  360|         81|  228|        645|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  51|   0|   51|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |d_reg_270                    |  32|   0|   32|          0|
    |i_fu_60                      |  10|   0|   10|          0|
    |icmp_ln4_reg_241             |   1|   0|    1|          0|
    |reg_123                      |  32|   0|   32|          0|
    |reg_128                      |  32|   0|   32|          0|
    |reuse_addr_reg_fu_52         |  64|   0|   64|          0|
    |reuse_reg_fu_56              |  32|   0|   32|          0|
    |reuse_select_reg_265         |  32|   0|   32|          0|
    |zext_ln4_reg_245             |  10|   0|   64|         54|
    |zext_ln6_reg_255             |  32|   0|   64|         32|
    |zext_ln7_reg_281             |  32|   0|   64|         32|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 363|   0|  481|        118|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|     vecTrans3|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|     vecTrans3|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|     vecTrans3|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|     vecTrans3|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|     vecTrans3|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|     vecTrans3|  return value|
|A_address0      |  out|   11|   ap_memory|             A|         array|
|A_ce0           |  out|    1|   ap_memory|             A|         array|
|A_we0           |  out|    1|   ap_memory|             A|         array|
|A_d0            |  out|   32|   ap_memory|             A|         array|
|A_q0            |   in|   32|   ap_memory|             A|         array|
|in_r_address0   |  out|   10|   ap_memory|          in_r|         array|
|in_r_ce0        |  out|    1|   ap_memory|          in_r|         array|
|in_r_q0         |   in|   32|   ap_memory|          in_r|         array|
|out_r_address0  |  out|   10|   ap_memory|         out_r|         array|
|out_r_ce0       |  out|    1|   ap_memory|         out_r|         array|
|out_r_q0        |   in|   32|   ap_memory|         out_r|         array|
+----------------+-----+-----+------------+--------------+--------------+

