Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,11
design__inferred_latch__count,0
design__instance__count,62499
design__instance__area,1.04527E+6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,158
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,171
design__max_cap_violation__count__corner:nom_tt_025C_3v30,178
power__internal__total,0.015190080739557743
power__switching__total,0.005466940347105265
power__leakage__total,0.0000031331787795352284
power__total,0.0206601545214653
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.4058009321210734
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.40661117290736
timing__hold__ws__corner:nom_tt_025C_3v30,0.9707415146484495
timing__setup__ws__corner:nom_tt_025C_3v30,13.650485572706899
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.970742
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,13.650486
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,1453
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,171
design__max_cap_violation__count__corner:nom_ss_125C_3v00,181
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-0.5373390773313658
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.5405738232273984
timing__hold__ws__corner:nom_ss_125C_3v00,2.2281066511353864
timing__setup__ws__corner:nom_ss_125C_3v00,-33.5771100427558
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-4859.775027508552
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-33.5771100427558
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.228107
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,631
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-33.577110
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,631
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,171
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,179
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.3497061350593009
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.3505197065147556
timing__hold__ws__corner:nom_ff_n40C_3v60,0.41708437883963706
timing__setup__ws__corner:nom_ff_n40C_3v60,33.26464176044073
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.417084
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,33.264641
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,1866
design__max_fanout_violation__count,171
design__max_cap_violation__count,263
clock__skew__worst_hold,-0.33367062834961236
clock__skew__worst_setup,0.33437062398643574
timing__hold__ws,0.4143530080772058
timing__setup__ws,-36.99654021189051
timing__hold__tns,0.0
timing__setup__tns,-6472.130463643581
timing__hold__wns,0
timing__setup__wns,-36.99654021189051
timing__hold_vio__count,0
timing__hold_r2r__ws,0.414353
timing__hold_r2r_vio__count,0
timing__setup_vio__count,1876
timing__setup_r2r__ws,-36.996540
timing__setup_r2r_vio__count,1876
design__die__bbox,0.0 0.0 1440.32 736.96
design__core__bbox,3.36 3.92 1436.96 733.04
design__io,45
design__die__area,1.06146E+6
design__core__area,1.04527E+6
design__instance__count__stdcell,27528
design__instance__area__stdcell,648594
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.620506
design__instance__utilization__stdcell,0.620506
design__rows,186
design__rows:GF018hv5v_mcu_sc7,186
design__sites,476160
design__sites:GF018hv5v_mcu_sc7,476160
design__instance__count__class:tie_cell,4
design__instance__area__class:tie_cell,35.1232
design__instance__count__class:buffer,39
design__instance__area__class:buffer,961.498
design__instance__count__class:inverter,1454
design__instance__area__class:inverter,14751.7
design__instance__count__class:sequential_cell,2724
design__instance__area__class:sequential_cell,206388
design__instance__count__class:multi_input_combinational_cell,13339
design__instance__area__class:multi_input_combinational_cell,302463
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,372
design__instance__area__class:endcap_cell,1633.23
design__instance__count__class:tap_cell,6866
design__instance__area__class:tap_cell,30144.5
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,2370
design__instance__area__class:timing_repair_buffer,76919.8
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,1.23585E+6
design__violations,0
design__instance__count__class:clock_buffer,256
design__instance__area__class:clock_buffer,13570.7
design__instance__count__class:clock_inverter,84
design__instance__area__class:clock_inverter,1637.62
design__instance__count__setup_buffer,227
design__instance__count__hold_buffer,0
global_route__vias,162394
global_route__wirelength,2031876
antenna__violating__nets,7
antenna__violating__pins,7
route__antenna_violation__count,7
antenna_diodes_count,20
design__instance__count__class:antenna_cell,20
design__instance__area__class:antenna_cell,87.808
route__net,20133
route__net__special,2
route__drc_errors__iter:0,6888
route__wirelength__iter:0,1515823
route__drc_errors__iter:1,1872
route__wirelength__iter:1,1507686
route__drc_errors__iter:2,1642
route__wirelength__iter:2,1505715
route__drc_errors__iter:3,11
route__wirelength__iter:3,1504882
route__drc_errors__iter:4,0
route__wirelength__iter:4,1504869
route__drc_errors,0
route__wirelength,1504869
route__vias,147521
route__vias__singlecut,147521
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,2204.56
design__instance__count__class:fill_cell,34971
design__instance__area__class:fill_cell,396673
timing__unannotated_net__count__corner:nom_tt_025C_3v30,161
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,161
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,161
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,94
design__max_fanout_violation__count__corner:min_tt_025C_3v30,171
design__max_cap_violation__count__corner:min_tt_025C_3v30,129
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.3810138701276612
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.38470314134283035
timing__hold__ws__corner:min_tt_025C_3v30,0.9668670582275356
timing__setup__ws__corner:min_tt_025C_3v30,15.004616640533866
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.966867
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,15.004617
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,161
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,1170
design__max_fanout_violation__count__corner:min_ss_125C_3v00,171
design__max_cap_violation__count__corner:min_ss_125C_3v00,131
clock__skew__worst_hold__corner:min_ss_125C_3v00,-0.5067475471564468
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.5079599107336255
timing__hold__ws__corner:min_ss_125C_3v00,2.220657498518685
timing__setup__ws__corner:min_ss_125C_3v00,-30.845861848949934
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-3552.286316756186
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-30.845861848949934
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.220658
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,596
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-30.845861
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,596
timing__unannotated_net__count__corner:min_ss_125C_3v00,161
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,171
design__max_cap_violation__count__corner:min_ff_n40C_3v60,130
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.33367062834961236
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.33437062398643574
timing__hold__ws__corner:min_ff_n40C_3v60,0.4143530080772058
timing__setup__ws__corner:min_ff_n40C_3v60,34.038543613836
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.414353
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,34.038544
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,161
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,196
design__max_fanout_violation__count__corner:max_tt_025C_3v30,171
design__max_cap_violation__count__corner:max_tt_025C_3v30,259
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.43419910562651054
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.43513613388579514
timing__hold__ws__corner:max_tt_025C_3v30,0.9751708605527645
timing__setup__ws__corner:max_tt_025C_3v30,11.862152484917898
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.975171
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,11.862152
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,161
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,1866
design__max_fanout_violation__count__corner:max_ss_125C_3v00,171
design__max_cap_violation__count__corner:max_ss_125C_3v00,263
clock__skew__worst_hold__corner:max_ss_125C_3v00,-0.5779927811076451
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.5802150035765836
timing__hold__ws__corner:max_ss_125C_3v00,2.2364710716394742
timing__setup__ws__corner:max_ss_125C_3v00,-36.99654021189051
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-6472.130463643581
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-36.99654021189051
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.236471
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,649
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-36.996540
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,649
timing__unannotated_net__count__corner:max_ss_125C_3v00,161
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,11
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,171
design__max_cap_violation__count__corner:max_ff_n40C_3v60,260
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.3687272536112503
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.3696678345843142
timing__hold__ws__corner:max_ff_n40C_3v60,0.42039639626036907
timing__setup__ws__corner:max_ff_n40C_3v60,32.34325965264007
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.420396
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,32.343258
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,161
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,161
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29995
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.0000457437
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000420231
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000065694
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000420231
design_powergrid__voltage__worst,0.0000420231
design_powergrid__voltage__worst__net:VPWR,3.29995
design_powergrid__drop__worst,0.0000457437
design_powergrid__drop__worst__net:VPWR,0.0000457437
design_powergrid__voltage__worst__net:VGND,0.0000420231
design_powergrid__drop__worst__net:VGND,0.0000420231
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.000006579999999999999681066752132974073674631654284894466400146484375
ir__drop__worst,0.00004569999999999999952017548654481515768566168844699859619140625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
