-- EASICS generated file
-- command : ariadne test.ari
-- tool_version : 1.4.12
-- input : test.ari
-- input : a_ent.vhd

architecture rtl of test is

  component a
    generic (
          g_width : integer
         );
    port (
          p : in integer range 0 to 2 ** 16 - 1
         );
  end component;


begin
  a_0 : a
    generic map (
      g_width => 12)
    port map (
      p => p);

end rtl;
