
stepper.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000102cc  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000dc4  080104a0  080104a0  000114a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011264  08011264  000131dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08011264  08011264  00012264  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801126c  0801126c  000131dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0801126c  0801126c  0001226c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011274  08011274  00012274  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  08011278  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000460  200001dc  08011454  000131dc  2**2
                  ALLOC
 10 ._user_heap_stack 00038004  2000063c  08011454  0001363c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000131dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000192ae  00000000  00000000  0001320c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000036cb  00000000  00000000  0002c4ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001690  00000000  00000000  0002fb88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011d1  00000000  00000000  00031218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004113  00000000  00000000  000323e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001dcd7  00000000  00000000  000364fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00106746  00000000  00000000  000541d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015a919  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007608  00000000  00000000  0015a95c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000099  00000000  00000000  00161f64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08010484 	.word	0x08010484

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	08010484 	.word	0x08010484

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9be 	b.w	800105c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	468e      	mov	lr, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	4688      	mov	r8, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d962      	bls.n	8000e40 <__udivmoddi4+0xdc>
 8000d7a:	fab2 f682 	clz	r6, r2
 8000d7e:	b14e      	cbz	r6, 8000d94 <__udivmoddi4+0x30>
 8000d80:	f1c6 0320 	rsb	r3, r6, #32
 8000d84:	fa01 f806 	lsl.w	r8, r1, r6
 8000d88:	fa20 f303 	lsr.w	r3, r0, r3
 8000d8c:	40b7      	lsls	r7, r6
 8000d8e:	ea43 0808 	orr.w	r8, r3, r8
 8000d92:	40b4      	lsls	r4, r6
 8000d94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d98:	fa1f fc87 	uxth.w	ip, r7
 8000d9c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000da0:	0c23      	lsrs	r3, r4, #16
 8000da2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000da6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000daa:	fb01 f20c 	mul.w	r2, r1, ip
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db2:	18fb      	adds	r3, r7, r3
 8000db4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000db8:	f080 80ea 	bcs.w	8000f90 <__udivmoddi4+0x22c>
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	f240 80e7 	bls.w	8000f90 <__udivmoddi4+0x22c>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	443b      	add	r3, r7
 8000dc6:	1a9a      	subs	r2, r3, r2
 8000dc8:	b2a3      	uxth	r3, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dd6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dda:	459c      	cmp	ip, r3
 8000ddc:	d909      	bls.n	8000df2 <__udivmoddi4+0x8e>
 8000dde:	18fb      	adds	r3, r7, r3
 8000de0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de4:	f080 80d6 	bcs.w	8000f94 <__udivmoddi4+0x230>
 8000de8:	459c      	cmp	ip, r3
 8000dea:	f240 80d3 	bls.w	8000f94 <__udivmoddi4+0x230>
 8000dee:	443b      	add	r3, r7
 8000df0:	3802      	subs	r0, #2
 8000df2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df6:	eba3 030c 	sub.w	r3, r3, ip
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11d      	cbz	r5, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40f3      	lsrs	r3, r6
 8000e00:	2200      	movs	r2, #0
 8000e02:	e9c5 3200 	strd	r3, r2, [r5]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d905      	bls.n	8000e1a <__udivmoddi4+0xb6>
 8000e0e:	b10d      	cbz	r5, 8000e14 <__udivmoddi4+0xb0>
 8000e10:	e9c5 0100 	strd	r0, r1, [r5]
 8000e14:	2100      	movs	r1, #0
 8000e16:	4608      	mov	r0, r1
 8000e18:	e7f5      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e1a:	fab3 f183 	clz	r1, r3
 8000e1e:	2900      	cmp	r1, #0
 8000e20:	d146      	bne.n	8000eb0 <__udivmoddi4+0x14c>
 8000e22:	4573      	cmp	r3, lr
 8000e24:	d302      	bcc.n	8000e2c <__udivmoddi4+0xc8>
 8000e26:	4282      	cmp	r2, r0
 8000e28:	f200 8105 	bhi.w	8001036 <__udivmoddi4+0x2d2>
 8000e2c:	1a84      	subs	r4, r0, r2
 8000e2e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e32:	2001      	movs	r0, #1
 8000e34:	4690      	mov	r8, r2
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d0e5      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e3a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e3e:	e7e2      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	2a00      	cmp	r2, #0
 8000e42:	f000 8090 	beq.w	8000f66 <__udivmoddi4+0x202>
 8000e46:	fab2 f682 	clz	r6, r2
 8000e4a:	2e00      	cmp	r6, #0
 8000e4c:	f040 80a4 	bne.w	8000f98 <__udivmoddi4+0x234>
 8000e50:	1a8a      	subs	r2, r1, r2
 8000e52:	0c03      	lsrs	r3, r0, #16
 8000e54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e58:	b280      	uxth	r0, r0
 8000e5a:	b2bc      	uxth	r4, r7
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e62:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e6a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x11e>
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x11c>
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	f200 80e0 	bhi.w	8001040 <__udivmoddi4+0x2dc>
 8000e80:	46c4      	mov	ip, r8
 8000e82:	1a9b      	subs	r3, r3, r2
 8000e84:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e88:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e8c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e90:	fb02 f404 	mul.w	r4, r2, r4
 8000e94:	429c      	cmp	r4, r3
 8000e96:	d907      	bls.n	8000ea8 <__udivmoddi4+0x144>
 8000e98:	18fb      	adds	r3, r7, r3
 8000e9a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e9e:	d202      	bcs.n	8000ea6 <__udivmoddi4+0x142>
 8000ea0:	429c      	cmp	r4, r3
 8000ea2:	f200 80ca 	bhi.w	800103a <__udivmoddi4+0x2d6>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000eae:	e7a5      	b.n	8000dfc <__udivmoddi4+0x98>
 8000eb0:	f1c1 0620 	rsb	r6, r1, #32
 8000eb4:	408b      	lsls	r3, r1
 8000eb6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eba:	431f      	orrs	r7, r3
 8000ebc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ec0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ec4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ec8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ecc:	4323      	orrs	r3, r4
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	fa1f fc87 	uxth.w	ip, r7
 8000ed6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eda:	0c1c      	lsrs	r4, r3, #16
 8000edc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ee0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ee4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	fa02 f201 	lsl.w	r2, r2, r1
 8000eee:	d909      	bls.n	8000f04 <__udivmoddi4+0x1a0>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ef6:	f080 809c 	bcs.w	8001032 <__udivmoddi4+0x2ce>
 8000efa:	45a6      	cmp	lr, r4
 8000efc:	f240 8099 	bls.w	8001032 <__udivmoddi4+0x2ce>
 8000f00:	3802      	subs	r0, #2
 8000f02:	443c      	add	r4, r7
 8000f04:	eba4 040e 	sub.w	r4, r4, lr
 8000f08:	fa1f fe83 	uxth.w	lr, r3
 8000f0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f10:	fb09 4413 	mls	r4, r9, r3, r4
 8000f14:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f18:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f1c:	45a4      	cmp	ip, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x1ce>
 8000f20:	193c      	adds	r4, r7, r4
 8000f22:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f26:	f080 8082 	bcs.w	800102e <__udivmoddi4+0x2ca>
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	d97f      	bls.n	800102e <__udivmoddi4+0x2ca>
 8000f2e:	3b02      	subs	r3, #2
 8000f30:	443c      	add	r4, r7
 8000f32:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f36:	eba4 040c 	sub.w	r4, r4, ip
 8000f3a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f3e:	4564      	cmp	r4, ip
 8000f40:	4673      	mov	r3, lr
 8000f42:	46e1      	mov	r9, ip
 8000f44:	d362      	bcc.n	800100c <__udivmoddi4+0x2a8>
 8000f46:	d05f      	beq.n	8001008 <__udivmoddi4+0x2a4>
 8000f48:	b15d      	cbz	r5, 8000f62 <__udivmoddi4+0x1fe>
 8000f4a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f4e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f52:	fa04 f606 	lsl.w	r6, r4, r6
 8000f56:	fa22 f301 	lsr.w	r3, r2, r1
 8000f5a:	431e      	orrs	r6, r3
 8000f5c:	40cc      	lsrs	r4, r1
 8000f5e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f62:	2100      	movs	r1, #0
 8000f64:	e74f      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000f66:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f6a:	0c01      	lsrs	r1, r0, #16
 8000f6c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f70:	b280      	uxth	r0, r0
 8000f72:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f76:	463b      	mov	r3, r7
 8000f78:	4638      	mov	r0, r7
 8000f7a:	463c      	mov	r4, r7
 8000f7c:	46b8      	mov	r8, r7
 8000f7e:	46be      	mov	lr, r7
 8000f80:	2620      	movs	r6, #32
 8000f82:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f86:	eba2 0208 	sub.w	r2, r2, r8
 8000f8a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f8e:	e766      	b.n	8000e5e <__udivmoddi4+0xfa>
 8000f90:	4601      	mov	r1, r0
 8000f92:	e718      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000f94:	4610      	mov	r0, r2
 8000f96:	e72c      	b.n	8000df2 <__udivmoddi4+0x8e>
 8000f98:	f1c6 0220 	rsb	r2, r6, #32
 8000f9c:	fa2e f302 	lsr.w	r3, lr, r2
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	40b1      	lsls	r1, r6
 8000fa4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fa8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fac:	430a      	orrs	r2, r1
 8000fae:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fb2:	b2bc      	uxth	r4, r7
 8000fb4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fb8:	0c11      	lsrs	r1, r2, #16
 8000fba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fbe:	fb08 f904 	mul.w	r9, r8, r4
 8000fc2:	40b0      	lsls	r0, r6
 8000fc4:	4589      	cmp	r9, r1
 8000fc6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fca:	b280      	uxth	r0, r0
 8000fcc:	d93e      	bls.n	800104c <__udivmoddi4+0x2e8>
 8000fce:	1879      	adds	r1, r7, r1
 8000fd0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fd4:	d201      	bcs.n	8000fda <__udivmoddi4+0x276>
 8000fd6:	4589      	cmp	r9, r1
 8000fd8:	d81f      	bhi.n	800101a <__udivmoddi4+0x2b6>
 8000fda:	eba1 0109 	sub.w	r1, r1, r9
 8000fde:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe2:	fb09 f804 	mul.w	r8, r9, r4
 8000fe6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fea:	b292      	uxth	r2, r2
 8000fec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ff0:	4542      	cmp	r2, r8
 8000ff2:	d229      	bcs.n	8001048 <__udivmoddi4+0x2e4>
 8000ff4:	18ba      	adds	r2, r7, r2
 8000ff6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ffa:	d2c4      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8000ffc:	4542      	cmp	r2, r8
 8000ffe:	d2c2      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8001000:	f1a9 0102 	sub.w	r1, r9, #2
 8001004:	443a      	add	r2, r7
 8001006:	e7be      	b.n	8000f86 <__udivmoddi4+0x222>
 8001008:	45f0      	cmp	r8, lr
 800100a:	d29d      	bcs.n	8000f48 <__udivmoddi4+0x1e4>
 800100c:	ebbe 0302 	subs.w	r3, lr, r2
 8001010:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001014:	3801      	subs	r0, #1
 8001016:	46e1      	mov	r9, ip
 8001018:	e796      	b.n	8000f48 <__udivmoddi4+0x1e4>
 800101a:	eba7 0909 	sub.w	r9, r7, r9
 800101e:	4449      	add	r1, r9
 8001020:	f1a8 0c02 	sub.w	ip, r8, #2
 8001024:	fbb1 f9fe 	udiv	r9, r1, lr
 8001028:	fb09 f804 	mul.w	r8, r9, r4
 800102c:	e7db      	b.n	8000fe6 <__udivmoddi4+0x282>
 800102e:	4673      	mov	r3, lr
 8001030:	e77f      	b.n	8000f32 <__udivmoddi4+0x1ce>
 8001032:	4650      	mov	r0, sl
 8001034:	e766      	b.n	8000f04 <__udivmoddi4+0x1a0>
 8001036:	4608      	mov	r0, r1
 8001038:	e6fd      	b.n	8000e36 <__udivmoddi4+0xd2>
 800103a:	443b      	add	r3, r7
 800103c:	3a02      	subs	r2, #2
 800103e:	e733      	b.n	8000ea8 <__udivmoddi4+0x144>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e71c      	b.n	8000e82 <__udivmoddi4+0x11e>
 8001048:	4649      	mov	r1, r9
 800104a:	e79c      	b.n	8000f86 <__udivmoddi4+0x222>
 800104c:	eba1 0109 	sub.w	r1, r1, r9
 8001050:	46c4      	mov	ip, r8
 8001052:	fbb1 f9fe 	udiv	r9, r1, lr
 8001056:	fb09 f804 	mul.w	r8, r9, r4
 800105a:	e7c4      	b.n	8000fe6 <__udivmoddi4+0x282>

0800105c <__aeabi_idiv0>:
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop

08001060 <L6474_HelperLock>:


// --------------------------------------------------------------------------------------------------------------------
static inline int L6474_HelperLock(L6474_Handle_t h)
// --------------------------------------------------------------------------------------------------------------------
{
 8001060:	b480      	push	{r7}
 8001062:	b083      	sub	sp, #12
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
#if defined(LIBL6474_HAS_LOCKING) && LIBL6474_HAS_LOCKING == 1
	return h->platform->lock();
#else
	(void)h;
	return 0;
 8001068:	2300      	movs	r3, #0
#endif
}
 800106a:	4618      	mov	r0, r3
 800106c:	370c      	adds	r7, #12
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr

08001076 <L6474_HelperUnlock>:

// --------------------------------------------------------------------------------------------------------------------
static inline void L6474_HelperUnlock(L6474_Handle_t h)
// --------------------------------------------------------------------------------------------------------------------
{
 8001076:	b480      	push	{r7}
 8001078:	b083      	sub	sp, #12
 800107a:	af00      	add	r7, sp, #0
 800107c:	6078      	str	r0, [r7, #4]
#if defined(LIBL6474_HAS_LOCKING) && LIBL6474_HAS_LOCKING == 1
	h->platform->unlock();
#else
	(void)h;
	return;
 800107e:	bf00      	nop
#endif
}
 8001080:	370c      	adds	r7, #12
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr

0800108a <L6474_GetStatusCommand>:
}

// --------------------------------------------------------------------------------------------------------------------
static int L6474_GetStatusCommand(L6474_Handle_t h)
// --------------------------------------------------------------------------------------------------------------------
{
 800108a:	b590      	push	{r4, r7, lr}
 800108c:	b087      	sub	sp, #28
 800108e:	af00      	add	r7, sp, #0
 8001090:	6078      	str	r0, [r7, #4]
	if ( h->state == stRESET )
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d102      	bne.n	80010a0 <L6474_GetStatusCommand+0x16>
		return errcINV_STATE;
 800109a:	f06f 0302 	mvn.w	r3, #2
 800109e:	e034      	b.n	800110a <L6474_GetStatusCommand+0x80>

	int length = STEP_CMD_STA_LENGTH;
 80010a0:	2303      	movs	r3, #3
 80010a2:	617b      	str	r3, [r7, #20]

	unsigned char rxBuff[STEP_CMD_STA_LENGTH] = { 0 };
 80010a4:	f107 030c 	add.w	r3, r7, #12
 80010a8:	2100      	movs	r1, #0
 80010aa:	460a      	mov	r2, r1
 80010ac:	801a      	strh	r2, [r3, #0]
 80010ae:	460a      	mov	r2, r1
 80010b0:	709a      	strb	r2, [r3, #2]
	unsigned char txBuff[STEP_CMD_STA_LENGTH] = { 0 };
 80010b2:	f107 0308 	add.w	r3, r7, #8
 80010b6:	2100      	movs	r1, #0
 80010b8:	460a      	mov	r2, r1
 80010ba:	801a      	strh	r2, [r3, #0]
 80010bc:	460a      	mov	r2, r1
 80010be:	709a      	strb	r2, [r3, #2]

	txBuff[0] = STEP_CMD_STA_PREFIX | 0;
 80010c0:	23d0      	movs	r3, #208	@ 0xd0
 80010c2:	723b      	strb	r3, [r7, #8]
	int ret = h->platform->transfer(h->pIO, (char*)rxBuff, (const char*)txBuff, length);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	695b      	ldr	r3, [r3, #20]
 80010c8:	689c      	ldr	r4, [r3, #8]
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	6898      	ldr	r0, [r3, #8]
 80010ce:	697b      	ldr	r3, [r7, #20]
 80010d0:	f107 0208 	add.w	r2, r7, #8
 80010d4:	f107 010c 	add.w	r1, r7, #12
 80010d8:	47a0      	blx	r4
 80010da:	6138      	str	r0, [r7, #16]

	if ( ret != 0 )
 80010dc:	693b      	ldr	r3, [r7, #16]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d002      	beq.n	80010e8 <L6474_GetStatusCommand+0x5e>
		return errcINTERNAL;
 80010e2:	f06f 0303 	mvn.w	r3, #3
 80010e6:	e010      	b.n	800110a <L6474_GetStatusCommand+0x80>

	ret = (rxBuff[2] << 0 ) | (rxBuff[1] << 8 );
 80010e8:	7bbb      	ldrb	r3, [r7, #14]
 80010ea:	461a      	mov	r2, r3
 80010ec:	7b7b      	ldrb	r3, [r7, #13]
 80010ee:	021b      	lsls	r3, r3, #8
 80010f0:	4313      	orrs	r3, r2
 80010f2:	613b      	str	r3, [r7, #16]
	h->state = ( ret & STATUS_HIGHZ_MASK ) ? stDISABLED : stENABLED;
 80010f4:	693b      	ldr	r3, [r7, #16]
 80010f6:	f003 0301 	and.w	r3, r3, #1
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d001      	beq.n	8001102 <L6474_GetStatusCommand+0x78>
 80010fe:	2201      	movs	r2, #1
 8001100:	e000      	b.n	8001104 <L6474_GetStatusCommand+0x7a>
 8001102:	2202      	movs	r2, #2
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	701a      	strb	r2, [r3, #0]
	return ret;
 8001108:	693b      	ldr	r3, [r7, #16]
}
 800110a:	4618      	mov	r0, r3
 800110c:	371c      	adds	r7, #28
 800110e:	46bd      	mov	sp, r7
 8001110:	bd90      	pop	{r4, r7, pc}
	...

08001114 <L6474_GetParamCommand>:
}

// --------------------------------------------------------------------------------------------------------------------
static int L6474_GetParamCommand(L6474_Handle_t h, int addr)
// --------------------------------------------------------------------------------------------------------------------
{
 8001114:	b590      	push	{r4, r7, lr}
 8001116:	b08b      	sub	sp, #44	@ 0x2c
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
 800111c:	6039      	str	r1, [r7, #0]
	addr &= STEP_REG_RANGE_MASK;
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	f003 031f 	and.w	r3, r3, #31
 8001124:	603b      	str	r3, [r7, #0]
	if( L6474_Parameters[addr].defined == 0 )
 8001126:	4a52      	ldr	r2, [pc, #328]	@ (8001270 <L6474_GetParamCommand+0x15c>)
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	011b      	lsls	r3, r3, #4
 800112c:	4413      	add	r3, r2
 800112e:	3301      	adds	r3, #1
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d102      	bne.n	800113c <L6474_GetParamCommand+0x28>
		return errcINV_ARG;
 8001136:	f04f 33ff 	mov.w	r3, #4294967295
 800113a:	e095      	b.n	8001268 <L6474_GetParamCommand+0x154>

	if( ( L6474_Parameters[addr].flags & afREAD ) == 0 )
 800113c:	4a4c      	ldr	r2, [pc, #304]	@ (8001270 <L6474_GetParamCommand+0x15c>)
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	011b      	lsls	r3, r3, #4
 8001142:	4413      	add	r3, r2
 8001144:	330c      	adds	r3, #12
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	f003 0301 	and.w	r3, r3, #1
 800114c:	2b00      	cmp	r3, #0
 800114e:	d102      	bne.n	8001156 <L6474_GetParamCommand+0x42>
		return errcFORBIDDEN;
 8001150:	f06f 0307 	mvn.w	r3, #7
 8001154:	e088      	b.n	8001268 <L6474_GetParamCommand+0x154>

	if ( h->state == stRESET )
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d102      	bne.n	8001164 <L6474_GetParamCommand+0x50>
		return errcINV_STATE;
 800115e:	f06f 0302 	mvn.w	r3, #2
 8001162:	e081      	b.n	8001268 <L6474_GetParamCommand+0x154>

	int length  = L6474_Parameters[addr].length + STEP_CMD_GET_LENGTH;
 8001164:	4a42      	ldr	r2, [pc, #264]	@ (8001270 <L6474_GetParamCommand+0x15c>)
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	011b      	lsls	r3, r3, #4
 800116a:	4413      	add	r3, r2
 800116c:	3302      	adds	r3, #2
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	3301      	adds	r3, #1
 8001172:	623b      	str	r3, [r7, #32]
	if ( length > STEP_CMD_GET_MAX_PAYLOAD )
 8001174:	6a3b      	ldr	r3, [r7, #32]
 8001176:	2b04      	cmp	r3, #4
 8001178:	dd02      	ble.n	8001180 <L6474_GetParamCommand+0x6c>
		return errcINTERNAL;
 800117a:	f06f 0303 	mvn.w	r3, #3
 800117e:	e073      	b.n	8001268 <L6474_GetParamCommand+0x154>

	unsigned char rxBuff[STEP_CMD_GET_MAX_PAYLOAD] = { STEP_CMD_NOP_PREFIX };
 8001180:	2300      	movs	r3, #0
 8001182:	613b      	str	r3, [r7, #16]
	unsigned char txBuff[STEP_CMD_GET_MAX_PAYLOAD] = { STEP_CMD_NOP_PREFIX };
 8001184:	2300      	movs	r3, #0
 8001186:	60fb      	str	r3, [r7, #12]

	txBuff[0] = STEP_CMD_GET_PREFIX | addr;
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	b25b      	sxtb	r3, r3
 800118c:	f043 0320 	orr.w	r3, r3, #32
 8001190:	b25b      	sxtb	r3, r3
 8001192:	b2db      	uxtb	r3, r3
 8001194:	733b      	strb	r3, [r7, #12]
	int ret = h->platform->transfer(h->pIO, (char*)rxBuff, (const char*)txBuff, length);
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	695b      	ldr	r3, [r3, #20]
 800119a:	689c      	ldr	r4, [r3, #8]
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	6898      	ldr	r0, [r3, #8]
 80011a0:	6a3b      	ldr	r3, [r7, #32]
 80011a2:	f107 020c 	add.w	r2, r7, #12
 80011a6:	f107 0110 	add.w	r1, r7, #16
 80011aa:	47a0      	blx	r4
 80011ac:	61f8      	str	r0, [r7, #28]

	if ( ret != 0 )
 80011ae:	69fb      	ldr	r3, [r7, #28]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d002      	beq.n	80011ba <L6474_GetParamCommand+0xa6>
		return errcINTERNAL;
 80011b4:	f06f 0303 	mvn.w	r3, #3
 80011b8:	e056      	b.n	8001268 <L6474_GetParamCommand+0x154>

	int res = errcNONE;
 80011ba:	2300      	movs	r3, #0
 80011bc:	627b      	str	r3, [r7, #36]	@ 0x24
	unsigned int tmp = 0;
 80011be:	2300      	movs	r3, #0
 80011c0:	61bb      	str	r3, [r7, #24]
	switch (L6474_Parameters[addr].length)
 80011c2:	4a2b      	ldr	r2, [pc, #172]	@ (8001270 <L6474_GetParamCommand+0x15c>)
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	011b      	lsls	r3, r3, #4
 80011c8:	4413      	add	r3, r2
 80011ca:	3302      	adds	r3, #2
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	2b03      	cmp	r3, #3
 80011d0:	d021      	beq.n	8001216 <L6474_GetParamCommand+0x102>
 80011d2:	2b03      	cmp	r3, #3
 80011d4:	dc31      	bgt.n	800123a <L6474_GetParamCommand+0x126>
 80011d6:	2b01      	cmp	r3, #1
 80011d8:	d002      	beq.n	80011e0 <L6474_GetParamCommand+0xcc>
 80011da:	2b02      	cmp	r3, #2
 80011dc:	d00c      	beq.n	80011f8 <L6474_GetParamCommand+0xe4>
 80011de:	e02c      	b.n	800123a <L6474_GetParamCommand+0x126>
	{
	    case 1:
	    	tmp = ( rxBuff[1] << 0 );
 80011e0:	7c7b      	ldrb	r3, [r7, #17]
 80011e2:	61bb      	str	r3, [r7, #24]
	    	res = tmp & L6474_Parameters[addr].mask;
 80011e4:	4a22      	ldr	r2, [pc, #136]	@ (8001270 <L6474_GetParamCommand+0x15c>)
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	011b      	lsls	r3, r3, #4
 80011ea:	4413      	add	r3, r2
 80011ec:	3304      	adds	r3, #4
 80011ee:	681a      	ldr	r2, [r3, #0]
 80011f0:	69bb      	ldr	r3, [r7, #24]
 80011f2:	4013      	ands	r3, r2
 80011f4:	627b      	str	r3, [r7, #36]	@ 0x24
	    	break;
 80011f6:	e023      	b.n	8001240 <L6474_GetParamCommand+0x12c>
	    case 2:
	    	tmp = ( rxBuff[1] << 8 | rxBuff[2] << 0 );
 80011f8:	7c7b      	ldrb	r3, [r7, #17]
 80011fa:	021b      	lsls	r3, r3, #8
 80011fc:	7cba      	ldrb	r2, [r7, #18]
 80011fe:	4313      	orrs	r3, r2
 8001200:	61bb      	str	r3, [r7, #24]
	    	res = tmp & L6474_Parameters[addr].mask;
 8001202:	4a1b      	ldr	r2, [pc, #108]	@ (8001270 <L6474_GetParamCommand+0x15c>)
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	011b      	lsls	r3, r3, #4
 8001208:	4413      	add	r3, r2
 800120a:	3304      	adds	r3, #4
 800120c:	681a      	ldr	r2, [r3, #0]
 800120e:	69bb      	ldr	r3, [r7, #24]
 8001210:	4013      	ands	r3, r2
 8001212:	627b      	str	r3, [r7, #36]	@ 0x24
	    	//res = ( ( tmp & 0xFF00 ) >> 8 ) | ( ( tmp & 0x00FF ) << 8 );
	    	break;
 8001214:	e014      	b.n	8001240 <L6474_GetParamCommand+0x12c>
	    case 3:
	    	tmp = ( rxBuff[1] << 16 | rxBuff[2] << 8 | rxBuff[3] << 0 );
 8001216:	7c7b      	ldrb	r3, [r7, #17]
 8001218:	041a      	lsls	r2, r3, #16
 800121a:	7cbb      	ldrb	r3, [r7, #18]
 800121c:	021b      	lsls	r3, r3, #8
 800121e:	4313      	orrs	r3, r2
 8001220:	7cfa      	ldrb	r2, [r7, #19]
 8001222:	4313      	orrs	r3, r2
 8001224:	61bb      	str	r3, [r7, #24]
	    	res = tmp & L6474_Parameters[addr].mask;
 8001226:	4a12      	ldr	r2, [pc, #72]	@ (8001270 <L6474_GetParamCommand+0x15c>)
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	011b      	lsls	r3, r3, #4
 800122c:	4413      	add	r3, r2
 800122e:	3304      	adds	r3, #4
 8001230:	681a      	ldr	r2, [r3, #0]
 8001232:	69bb      	ldr	r3, [r7, #24]
 8001234:	4013      	ands	r3, r2
 8001236:	627b      	str	r3, [r7, #36]	@ 0x24
	    	//res = ( ( tmp & 0xFF0000 ) >> 16 ) | ( ( tmp & 0x00FF00 ) << 0 ) | ( ( tmp & 0x0000FF ) << 16 );
	    	break;
 8001238:	e002      	b.n	8001240 <L6474_GetParamCommand+0x12c>
	    default:
	    	return errcINTERNAL;
 800123a:	f06f 0303 	mvn.w	r3, #3
 800123e:	e013      	b.n	8001268 <L6474_GetParamCommand+0x154>
	}

	int opres = 0;
 8001240:	2300      	movs	r3, #0
 8001242:	617b      	str	r3, [r7, #20]
	if ( ( opres = L6474_GetStatusCommand(h) ) < 0 )
 8001244:	6878      	ldr	r0, [r7, #4]
 8001246:	f7ff ff20 	bl	800108a <L6474_GetStatusCommand>
 800124a:	6178      	str	r0, [r7, #20]
 800124c:	697b      	ldr	r3, [r7, #20]
 800124e:	2b00      	cmp	r3, #0
 8001250:	da01      	bge.n	8001256 <L6474_GetParamCommand+0x142>
		return opres;
 8001252:	697b      	ldr	r3, [r7, #20]
 8001254:	e008      	b.n	8001268 <L6474_GetParamCommand+0x154>

	if ( (opres & ( STATUS_NOTPERF_CMD_MASK | STATUS_WRONG_CMD_MASK ) ) != 0 )
 8001256:	697b      	ldr	r3, [r7, #20]
 8001258:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800125c:	2b00      	cmp	r3, #0
 800125e:	d002      	beq.n	8001266 <L6474_GetParamCommand+0x152>
		return errcDEVICE_STATE;
 8001260:	f06f 0305 	mvn.w	r3, #5
 8001264:	e000      	b.n	8001268 <L6474_GetParamCommand+0x154>

	return res;
 8001266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8001268:	4618      	mov	r0, r3
 800126a:	372c      	adds	r7, #44	@ 0x2c
 800126c:	46bd      	mov	sp, r7
 800126e:	bd90      	pop	{r4, r7, pc}
 8001270:	08010c1c 	.word	0x08010c1c

08001274 <L6474_SetParamCommand>:

// --------------------------------------------------------------------------------------------------------------------
static int L6474_SetParamCommand(L6474_Handle_t h, int addr, int value)
// --------------------------------------------------------------------------------------------------------------------
{
 8001274:	b590      	push	{r4, r7, lr}
 8001276:	b08b      	sub	sp, #44	@ 0x2c
 8001278:	af00      	add	r7, sp, #0
 800127a:	60f8      	str	r0, [r7, #12]
 800127c:	60b9      	str	r1, [r7, #8]
 800127e:	607a      	str	r2, [r7, #4]
	addr &= STEP_REG_RANGE_MASK;
 8001280:	68bb      	ldr	r3, [r7, #8]
 8001282:	f003 031f 	and.w	r3, r3, #31
 8001286:	60bb      	str	r3, [r7, #8]
	if( L6474_Parameters[addr].defined == 0 )
 8001288:	4a59      	ldr	r2, [pc, #356]	@ (80013f0 <L6474_SetParamCommand+0x17c>)
 800128a:	68bb      	ldr	r3, [r7, #8]
 800128c:	011b      	lsls	r3, r3, #4
 800128e:	4413      	add	r3, r2
 8001290:	3301      	adds	r3, #1
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d102      	bne.n	800129e <L6474_SetParamCommand+0x2a>
		return errcINV_ARG;
 8001298:	f04f 33ff 	mov.w	r3, #4294967295
 800129c:	e0a3      	b.n	80013e6 <L6474_SetParamCommand+0x172>

	if( ( L6474_Parameters[addr].flags & ( afWRITE | afWRITE_HighZ ) ) == 0 )
 800129e:	4a54      	ldr	r2, [pc, #336]	@ (80013f0 <L6474_SetParamCommand+0x17c>)
 80012a0:	68bb      	ldr	r3, [r7, #8]
 80012a2:	011b      	lsls	r3, r3, #4
 80012a4:	4413      	add	r3, r2
 80012a6:	330c      	adds	r3, #12
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	f003 0306 	and.w	r3, r3, #6
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d102      	bne.n	80012b8 <L6474_SetParamCommand+0x44>
		return errcFORBIDDEN;
 80012b2:	f06f 0307 	mvn.w	r3, #7
 80012b6:	e096      	b.n	80013e6 <L6474_SetParamCommand+0x172>

	if ( ( h->state == stRESET ) || ( ( h->state == stENABLED ) && ( ( L6474_Parameters[addr].flags & afWRITE_HighZ ) != 0 ) ) )
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d00d      	beq.n	80012dc <L6474_SetParamCommand+0x68>
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	2b02      	cmp	r3, #2
 80012c6:	d10c      	bne.n	80012e2 <L6474_SetParamCommand+0x6e>
 80012c8:	4a49      	ldr	r2, [pc, #292]	@ (80013f0 <L6474_SetParamCommand+0x17c>)
 80012ca:	68bb      	ldr	r3, [r7, #8]
 80012cc:	011b      	lsls	r3, r3, #4
 80012ce:	4413      	add	r3, r2
 80012d0:	330c      	adds	r3, #12
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	f003 0304 	and.w	r3, r3, #4
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d002      	beq.n	80012e2 <L6474_SetParamCommand+0x6e>
		return errcINV_STATE;
 80012dc:	f06f 0302 	mvn.w	r3, #2
 80012e0:	e081      	b.n	80013e6 <L6474_SetParamCommand+0x172>

	int length  = L6474_Parameters[addr].length + STEP_CMD_SET_LENGTH;
 80012e2:	4a43      	ldr	r2, [pc, #268]	@ (80013f0 <L6474_SetParamCommand+0x17c>)
 80012e4:	68bb      	ldr	r3, [r7, #8]
 80012e6:	011b      	lsls	r3, r3, #4
 80012e8:	4413      	add	r3, r2
 80012ea:	3302      	adds	r3, #2
 80012ec:	781b      	ldrb	r3, [r3, #0]
 80012ee:	3301      	adds	r3, #1
 80012f0:	627b      	str	r3, [r7, #36]	@ 0x24
	if ( length > STEP_CMD_SET_MAX_PAYLOAD )
 80012f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012f4:	2b04      	cmp	r3, #4
 80012f6:	dd02      	ble.n	80012fe <L6474_SetParamCommand+0x8a>
		return errcINTERNAL;
 80012f8:	f06f 0303 	mvn.w	r3, #3
 80012fc:	e073      	b.n	80013e6 <L6474_SetParamCommand+0x172>

	unsigned char rxBuff[STEP_CMD_SET_MAX_PAYLOAD] = { 0 };
 80012fe:	2300      	movs	r3, #0
 8001300:	617b      	str	r3, [r7, #20]
	unsigned char txBuff[STEP_CMD_SET_MAX_PAYLOAD] = { 0 };
 8001302:	2300      	movs	r3, #0
 8001304:	613b      	str	r3, [r7, #16]
	unsigned int  tmp = 0;
 8001306:	2300      	movs	r3, #0
 8001308:	623b      	str	r3, [r7, #32]

	txBuff[0] = STEP_CMD_SET_PREFIX | addr;
 800130a:	68bb      	ldr	r3, [r7, #8]
 800130c:	b2db      	uxtb	r3, r3
 800130e:	743b      	strb	r3, [r7, #16]

	switch (L6474_Parameters[addr].length)
 8001310:	4a37      	ldr	r2, [pc, #220]	@ (80013f0 <L6474_SetParamCommand+0x17c>)
 8001312:	68bb      	ldr	r3, [r7, #8]
 8001314:	011b      	lsls	r3, r3, #4
 8001316:	4413      	add	r3, r2
 8001318:	3302      	adds	r3, #2
 800131a:	781b      	ldrb	r3, [r3, #0]
 800131c:	2b03      	cmp	r3, #3
 800131e:	d024      	beq.n	800136a <L6474_SetParamCommand+0xf6>
 8001320:	2b03      	cmp	r3, #3
 8001322:	dc37      	bgt.n	8001394 <L6474_SetParamCommand+0x120>
 8001324:	2b01      	cmp	r3, #1
 8001326:	d002      	beq.n	800132e <L6474_SetParamCommand+0xba>
 8001328:	2b02      	cmp	r3, #2
 800132a:	d00d      	beq.n	8001348 <L6474_SetParamCommand+0xd4>
 800132c:	e032      	b.n	8001394 <L6474_SetParamCommand+0x120>
	{
	    case 1:
	    	tmp = value & L6474_Parameters[addr].mask;
 800132e:	4a30      	ldr	r2, [pc, #192]	@ (80013f0 <L6474_SetParamCommand+0x17c>)
 8001330:	68bb      	ldr	r3, [r7, #8]
 8001332:	011b      	lsls	r3, r3, #4
 8001334:	4413      	add	r3, r2
 8001336:	3304      	adds	r3, #4
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	4013      	ands	r3, r2
 800133e:	623b      	str	r3, [r7, #32]
	    	txBuff[1] = tmp >> 0;
 8001340:	6a3b      	ldr	r3, [r7, #32]
 8001342:	b2db      	uxtb	r3, r3
 8001344:	747b      	strb	r3, [r7, #17]
	    	break;
 8001346:	e028      	b.n	800139a <L6474_SetParamCommand+0x126>
	    case 2:
	    	tmp = value & L6474_Parameters[addr].mask;
 8001348:	4a29      	ldr	r2, [pc, #164]	@ (80013f0 <L6474_SetParamCommand+0x17c>)
 800134a:	68bb      	ldr	r3, [r7, #8]
 800134c:	011b      	lsls	r3, r3, #4
 800134e:	4413      	add	r3, r2
 8001350:	3304      	adds	r3, #4
 8001352:	681a      	ldr	r2, [r3, #0]
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	4013      	ands	r3, r2
 8001358:	623b      	str	r3, [r7, #32]
	    	txBuff[1] = tmp >> 8;
 800135a:	6a3b      	ldr	r3, [r7, #32]
 800135c:	0a1b      	lsrs	r3, r3, #8
 800135e:	b2db      	uxtb	r3, r3
 8001360:	747b      	strb	r3, [r7, #17]
	    	txBuff[2] = tmp >> 0;
 8001362:	6a3b      	ldr	r3, [r7, #32]
 8001364:	b2db      	uxtb	r3, r3
 8001366:	74bb      	strb	r3, [r7, #18]
	    	break;
 8001368:	e017      	b.n	800139a <L6474_SetParamCommand+0x126>
	    case 3:
	    	tmp = value & L6474_Parameters[addr].mask;
 800136a:	4a21      	ldr	r2, [pc, #132]	@ (80013f0 <L6474_SetParamCommand+0x17c>)
 800136c:	68bb      	ldr	r3, [r7, #8]
 800136e:	011b      	lsls	r3, r3, #4
 8001370:	4413      	add	r3, r2
 8001372:	3304      	adds	r3, #4
 8001374:	681a      	ldr	r2, [r3, #0]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	4013      	ands	r3, r2
 800137a:	623b      	str	r3, [r7, #32]
	    	txBuff[1] = tmp >> 16;
 800137c:	6a3b      	ldr	r3, [r7, #32]
 800137e:	0c1b      	lsrs	r3, r3, #16
 8001380:	b2db      	uxtb	r3, r3
 8001382:	747b      	strb	r3, [r7, #17]
	    	txBuff[2] = tmp >> 8;
 8001384:	6a3b      	ldr	r3, [r7, #32]
 8001386:	0a1b      	lsrs	r3, r3, #8
 8001388:	b2db      	uxtb	r3, r3
 800138a:	74bb      	strb	r3, [r7, #18]
	    	txBuff[3] = tmp >> 0;
 800138c:	6a3b      	ldr	r3, [r7, #32]
 800138e:	b2db      	uxtb	r3, r3
 8001390:	74fb      	strb	r3, [r7, #19]
	    	break;
 8001392:	e002      	b.n	800139a <L6474_SetParamCommand+0x126>
	    default:
	    	return errcINTERNAL;
 8001394:	f06f 0303 	mvn.w	r3, #3
 8001398:	e025      	b.n	80013e6 <L6474_SetParamCommand+0x172>
	}

	int ret = h->platform->transfer(h->pIO, (char*)rxBuff, (const char*)txBuff, length);
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	695b      	ldr	r3, [r3, #20]
 800139e:	689c      	ldr	r4, [r3, #8]
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	6898      	ldr	r0, [r3, #8]
 80013a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013a6:	f107 0210 	add.w	r2, r7, #16
 80013aa:	f107 0114 	add.w	r1, r7, #20
 80013ae:	47a0      	blx	r4
 80013b0:	61f8      	str	r0, [r7, #28]

	if ( ret != 0 )
 80013b2:	69fb      	ldr	r3, [r7, #28]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d002      	beq.n	80013be <L6474_SetParamCommand+0x14a>
		return errcINTERNAL;
 80013b8:	f06f 0303 	mvn.w	r3, #3
 80013bc:	e013      	b.n	80013e6 <L6474_SetParamCommand+0x172>

	int res = 0;
 80013be:	2300      	movs	r3, #0
 80013c0:	61bb      	str	r3, [r7, #24]
	if ( ( res = L6474_GetStatusCommand(h) ) < 0 )
 80013c2:	68f8      	ldr	r0, [r7, #12]
 80013c4:	f7ff fe61 	bl	800108a <L6474_GetStatusCommand>
 80013c8:	61b8      	str	r0, [r7, #24]
 80013ca:	69bb      	ldr	r3, [r7, #24]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	da01      	bge.n	80013d4 <L6474_SetParamCommand+0x160>
		return res;
 80013d0:	69bb      	ldr	r3, [r7, #24]
 80013d2:	e008      	b.n	80013e6 <L6474_SetParamCommand+0x172>

	if ( ( res & ( STATUS_NOTPERF_CMD_MASK | STATUS_WRONG_CMD_MASK ) ) != 0 )
 80013d4:	69bb      	ldr	r3, [r7, #24]
 80013d6:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d002      	beq.n	80013e4 <L6474_SetParamCommand+0x170>
		return errcDEVICE_STATE;
 80013de:	f06f 0305 	mvn.w	r3, #5
 80013e2:	e000      	b.n	80013e6 <L6474_SetParamCommand+0x172>

	return errcNONE;
 80013e4:	2300      	movs	r3, #0
}
 80013e6:	4618      	mov	r0, r3
 80013e8:	372c      	adds	r7, #44	@ 0x2c
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd90      	pop	{r4, r7, pc}
 80013ee:	bf00      	nop
 80013f0:	08010c1c 	.word	0x08010c1c

080013f4 <L6474_EnableCommand>:

// --------------------------------------------------------------------------------------------------------------------
static int L6474_EnableCommand(L6474_Handle_t h)
// --------------------------------------------------------------------------------------------------------------------
{
 80013f4:	b590      	push	{r4, r7, lr}
 80013f6:	b087      	sub	sp, #28
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
	if ( h->state == stRESET )
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d102      	bne.n	800140a <L6474_EnableCommand+0x16>
		return errcINV_STATE;
 8001404:	f06f 0302 	mvn.w	r3, #2
 8001408:	e034      	b.n	8001474 <L6474_EnableCommand+0x80>

	if ( h->state == stENABLED )
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	2b02      	cmp	r3, #2
 8001410:	d101      	bne.n	8001416 <L6474_EnableCommand+0x22>
		return errcNONE;
 8001412:	2300      	movs	r3, #0
 8001414:	e02e      	b.n	8001474 <L6474_EnableCommand+0x80>

	int length = STEP_CMD_ENA_LENGTH;
 8001416:	2301      	movs	r3, #1
 8001418:	617b      	str	r3, [r7, #20]

	unsigned char rxBuff[STEP_CMD_ENA_LENGTH] = { 0 };
 800141a:	2300      	movs	r3, #0
 800141c:	733b      	strb	r3, [r7, #12]
	unsigned char txBuff[STEP_CMD_ENA_LENGTH] = { 0 };
 800141e:	2300      	movs	r3, #0
 8001420:	723b      	strb	r3, [r7, #8]

	txBuff[0] = STEP_CMD_ENA_PREFIX | 0;
 8001422:	23b8      	movs	r3, #184	@ 0xb8
 8001424:	723b      	strb	r3, [r7, #8]
	int ret = h->platform->transfer(h->pIO, (char*)rxBuff, (const char*)txBuff, length);
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	695b      	ldr	r3, [r3, #20]
 800142a:	689c      	ldr	r4, [r3, #8]
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	6898      	ldr	r0, [r3, #8]
 8001430:	697b      	ldr	r3, [r7, #20]
 8001432:	f107 0208 	add.w	r2, r7, #8
 8001436:	f107 010c 	add.w	r1, r7, #12
 800143a:	47a0      	blx	r4
 800143c:	6138      	str	r0, [r7, #16]

	if ( ret != 0 )
 800143e:	693b      	ldr	r3, [r7, #16]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d002      	beq.n	800144a <L6474_EnableCommand+0x56>
		return errcINTERNAL;
 8001444:	f06f 0303 	mvn.w	r3, #3
 8001448:	e014      	b.n	8001474 <L6474_EnableCommand+0x80>

	if ( ( ret = L6474_GetStatusCommand(h) ) < 0 )
 800144a:	6878      	ldr	r0, [r7, #4]
 800144c:	f7ff fe1d 	bl	800108a <L6474_GetStatusCommand>
 8001450:	6138      	str	r0, [r7, #16]
 8001452:	693b      	ldr	r3, [r7, #16]
 8001454:	2b00      	cmp	r3, #0
 8001456:	da01      	bge.n	800145c <L6474_EnableCommand+0x68>
		return ret;
 8001458:	693b      	ldr	r3, [r7, #16]
 800145a:	e00b      	b.n	8001474 <L6474_EnableCommand+0x80>

	if ( ( ret & ( STATUS_NOTPERF_CMD_MASK | STATUS_WRONG_CMD_MASK ) ) != 0 )
 800145c:	693b      	ldr	r3, [r7, #16]
 800145e:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8001462:	2b00      	cmp	r3, #0
 8001464:	d002      	beq.n	800146c <L6474_EnableCommand+0x78>
		return errcDEVICE_STATE;
 8001466:	f06f 0305 	mvn.w	r3, #5
 800146a:	e003      	b.n	8001474 <L6474_EnableCommand+0x80>

	h->state = stENABLED;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	2202      	movs	r2, #2
 8001470:	701a      	strb	r2, [r3, #0]
	return errcNONE;
 8001472:	2300      	movs	r3, #0
}
 8001474:	4618      	mov	r0, r3
 8001476:	371c      	adds	r7, #28
 8001478:	46bd      	mov	sp, r7
 800147a:	bd90      	pop	{r4, r7, pc}

0800147c <L6474_DisableCommand>:

// --------------------------------------------------------------------------------------------------------------------
static int L6474_DisableCommand(L6474_Handle_t h)
// --------------------------------------------------------------------------------------------------------------------
{
 800147c:	b590      	push	{r4, r7, lr}
 800147e:	b087      	sub	sp, #28
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
	if ( h->state == stRESET )
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	781b      	ldrb	r3, [r3, #0]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d102      	bne.n	8001492 <L6474_DisableCommand+0x16>
		return errcINV_STATE;
 800148c:	f06f 0302 	mvn.w	r3, #2
 8001490:	e02e      	b.n	80014f0 <L6474_DisableCommand+0x74>

	int length = STEP_CMD_DIS_LENGTH;
 8001492:	2301      	movs	r3, #1
 8001494:	617b      	str	r3, [r7, #20]

	unsigned char rxBuff[STEP_CMD_DIS_LENGTH] = { 0 };
 8001496:	2300      	movs	r3, #0
 8001498:	733b      	strb	r3, [r7, #12]
	unsigned char txBuff[STEP_CMD_DIS_LENGTH] = { 0 };
 800149a:	2300      	movs	r3, #0
 800149c:	723b      	strb	r3, [r7, #8]

	txBuff[0] = STEP_CMD_DIS_PREFIX | 0;
 800149e:	23a8      	movs	r3, #168	@ 0xa8
 80014a0:	723b      	strb	r3, [r7, #8]
	int ret = h->platform->transfer(h->pIO, (char*)rxBuff, (const char*)txBuff, length);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	695b      	ldr	r3, [r3, #20]
 80014a6:	689c      	ldr	r4, [r3, #8]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	6898      	ldr	r0, [r3, #8]
 80014ac:	697b      	ldr	r3, [r7, #20]
 80014ae:	f107 0208 	add.w	r2, r7, #8
 80014b2:	f107 010c 	add.w	r1, r7, #12
 80014b6:	47a0      	blx	r4
 80014b8:	6138      	str	r0, [r7, #16]

	if ( ret != 0 )
 80014ba:	693b      	ldr	r3, [r7, #16]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d002      	beq.n	80014c6 <L6474_DisableCommand+0x4a>
		return errcINTERNAL;
 80014c0:	f06f 0303 	mvn.w	r3, #3
 80014c4:	e014      	b.n	80014f0 <L6474_DisableCommand+0x74>

	if ( ( ret = L6474_GetStatusCommand(h) ) < 0 )
 80014c6:	6878      	ldr	r0, [r7, #4]
 80014c8:	f7ff fddf 	bl	800108a <L6474_GetStatusCommand>
 80014cc:	6138      	str	r0, [r7, #16]
 80014ce:	693b      	ldr	r3, [r7, #16]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	da01      	bge.n	80014d8 <L6474_DisableCommand+0x5c>
		return ret;
 80014d4:	693b      	ldr	r3, [r7, #16]
 80014d6:	e00b      	b.n	80014f0 <L6474_DisableCommand+0x74>

	if ( ( ret & ( STATUS_NOTPERF_CMD_MASK | STATUS_WRONG_CMD_MASK ) ) != 0 )
 80014d8:	693b      	ldr	r3, [r7, #16]
 80014da:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d002      	beq.n	80014e8 <L6474_DisableCommand+0x6c>
		return errcDEVICE_STATE;
 80014e2:	f06f 0305 	mvn.w	r3, #5
 80014e6:	e003      	b.n	80014f0 <L6474_DisableCommand+0x74>

	h->state   = stDISABLED;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2201      	movs	r2, #1
 80014ec:	701a      	strb	r2, [r3, #0]
#if defined(LIBL6474_STEP_ASYNC) && ( LIBL6474_STEP_ASYNC == 1 )
	h->pending = 0;
	h->platform->cancelStep(h->pPWM);
#endif
	return errcNONE;
 80014ee:	2300      	movs	r3, #0
}
 80014f0:	4618      	mov	r0, r3
 80014f2:	371c      	adds	r7, #28
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bd90      	pop	{r4, r7, pc}

080014f8 <L6474_CreateInstance>:


// --------------------------------------------------------------------------------------------------------------------
L6474_Handle_t L6474_CreateInstance(L6474x_Platform_t* p, void* pIO, void* pGPO, void* pPWM)
// --------------------------------------------------------------------------------------------------------------------
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b086      	sub	sp, #24
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	60f8      	str	r0, [r7, #12]
 8001500:	60b9      	str	r1, [r7, #8]
 8001502:	607a      	str	r2, [r7, #4]
 8001504:	603b      	str	r3, [r7, #0]
	if ( p == 0 )
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d101      	bne.n	8001510 <L6474_CreateInstance+0x18>
		return 0;
 800150c:	2300      	movs	r3, #0
 800150e:	e040      	b.n	8001592 <L6474_CreateInstance+0x9a>

	if ( ( p->reset == 0 ) || ( p->malloc == 0 ) || (p->free == 0) || (p->sleep == 0) || ( p->transfer == 0 ) )
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	68db      	ldr	r3, [r3, #12]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d00f      	beq.n	8001538 <L6474_CreateInstance+0x40>
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d00b      	beq.n	8001538 <L6474_CreateInstance+0x40>
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d007      	beq.n	8001538 <L6474_CreateInstance+0x40>
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	691b      	ldr	r3, [r3, #16]
 800152c:	2b00      	cmp	r3, #0
 800152e:	d003      	beq.n	8001538 <L6474_CreateInstance+0x40>
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	689b      	ldr	r3, [r3, #8]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d101      	bne.n	800153c <L6474_CreateInstance+0x44>
		return 0;
 8001538:	2300      	movs	r3, #0
 800153a:	e02a      	b.n	8001592 <L6474_CreateInstance+0x9a>

#if defined(LIBL6474_STEP_ASYNC) && ( LIBL6474_STEP_ASYNC == 1 )
	if ( ( p->cancelStep == 0 ) || ( p->stepAsync == 0 ) )
		return 0;
#else
	if ( p->step == 0 )
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	695b      	ldr	r3, [r3, #20]
 8001540:	2b00      	cmp	r3, #0
 8001542:	d101      	bne.n	8001548 <L6474_CreateInstance+0x50>
		return 0;
 8001544:	2300      	movs	r3, #0
 8001546:	e024      	b.n	8001592 <L6474_CreateInstance+0x9a>
#endif

	L6474_Handle_t h = p->malloc(sizeof(struct L6474_Handle));
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	2018      	movs	r0, #24
 800154e:	4798      	blx	r3
 8001550:	6178      	str	r0, [r7, #20]
	if ( h == 0 )
 8001552:	697b      	ldr	r3, [r7, #20]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d101      	bne.n	800155c <L6474_CreateInstance+0x64>
		return 0;
 8001558:	2300      	movs	r3, #0
 800155a:	e01a      	b.n	8001592 <L6474_CreateInstance+0x9a>

	h->pGPO     = pGPO;
 800155c:	697b      	ldr	r3, [r7, #20]
 800155e:	687a      	ldr	r2, [r7, #4]
 8001560:	60da      	str	r2, [r3, #12]
	h->pIO      = pIO;
 8001562:	697b      	ldr	r3, [r7, #20]
 8001564:	68ba      	ldr	r2, [r7, #8]
 8001566:	609a      	str	r2, [r3, #8]
	h->pPWM     = pPWM;
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	683a      	ldr	r2, [r7, #0]
 800156c:	611a      	str	r2, [r3, #16]
	h->platform = p;
 800156e:	697b      	ldr	r3, [r7, #20]
 8001570:	68fa      	ldr	r2, [r7, #12]
 8001572:	615a      	str	r2, [r3, #20]
	h->pending  = 0;
 8001574:	697b      	ldr	r3, [r7, #20]
 8001576:	2200      	movs	r2, #0
 8001578:	605a      	str	r2, [r3, #4]
	h->state    = stRESET;
 800157a:	697b      	ldr	r3, [r7, #20]
 800157c:	2200      	movs	r2, #0
 800157e:	701a      	strb	r2, [r3, #0]

	h->platform->reset(h->pGPO, 1);
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	695b      	ldr	r3, [r3, #20]
 8001584:	68db      	ldr	r3, [r3, #12]
 8001586:	697a      	ldr	r2, [r7, #20]
 8001588:	68d2      	ldr	r2, [r2, #12]
 800158a:	2101      	movs	r1, #1
 800158c:	4610      	mov	r0, r2
 800158e:	4798      	blx	r3

	(void)L6474_NopCommand;
	return h;
 8001590:	697b      	ldr	r3, [r7, #20]
}
 8001592:	4618      	mov	r0, r3
 8001594:	3718      	adds	r7, #24
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}

0800159a <L6474_ResetStandBy>:


// --------------------------------------------------------------------------------------------------------------------
int L6474_ResetStandBy(L6474_Handle_t h)
// --------------------------------------------------------------------------------------------------------------------
{
 800159a:	b580      	push	{r7, lr}
 800159c:	b084      	sub	sp, #16
 800159e:	af00      	add	r7, sp, #0
 80015a0:	6078      	str	r0, [r7, #4]
	if ( h == 0 )
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d102      	bne.n	80015ae <L6474_ResetStandBy+0x14>
		return errcNULL_ARG;
 80015a8:	f06f 0301 	mvn.w	r3, #1
 80015ac:	e031      	b.n	8001612 <L6474_ResetStandBy+0x78>

	if ( L6474_HelperLock(h) != 0 )
 80015ae:	6878      	ldr	r0, [r7, #4]
 80015b0:	f7ff fd56 	bl	8001060 <L6474_HelperLock>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d002      	beq.n	80015c0 <L6474_ResetStandBy+0x26>
		return errcLOCKING;
 80015ba:	f06f 0304 	mvn.w	r3, #4
 80015be:	e028      	b.n	8001612 <L6474_ResetStandBy+0x78>

	// forces the device state to update
	L6474_GetStatusCommand(h);
 80015c0:	6878      	ldr	r0, [r7, #4]
 80015c2:	f7ff fd62 	bl	800108a <L6474_GetStatusCommand>

	if ( h->state == stENABLED )
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	781b      	ldrb	r3, [r3, #0]
 80015ca:	2b02      	cmp	r3, #2
 80015cc:	d10d      	bne.n	80015ea <L6474_ResetStandBy+0x50>
			h->platform->sleep(IN_MILLISEC(1));
			h->pending = 0;
		}
#endif

		int ret = 0;
 80015ce:	2300      	movs	r3, #0
 80015d0:	60fb      	str	r3, [r7, #12]
		if ( ( ret = L6474_DisableCommand(h) ) != 0 )
 80015d2:	6878      	ldr	r0, [r7, #4]
 80015d4:	f7ff ff52 	bl	800147c <L6474_DisableCommand>
 80015d8:	60f8      	str	r0, [r7, #12]
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d004      	beq.n	80015ea <L6474_ResetStandBy+0x50>
		{
			L6474_HelperUnlock(h);
 80015e0:	6878      	ldr	r0, [r7, #4]
 80015e2:	f7ff fd48 	bl	8001076 <L6474_HelperUnlock>
			return ret;
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	e013      	b.n	8001612 <L6474_ResetStandBy+0x78>
		}
	}

	h->platform->reset(h->pGPO, 1);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	695b      	ldr	r3, [r3, #20]
 80015ee:	68db      	ldr	r3, [r3, #12]
 80015f0:	687a      	ldr	r2, [r7, #4]
 80015f2:	68d2      	ldr	r2, [r2, #12]
 80015f4:	2101      	movs	r1, #1
 80015f6:	4610      	mov	r0, r2
 80015f8:	4798      	blx	r3
	h->state = stRESET;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2200      	movs	r2, #0
 80015fe:	701a      	strb	r2, [r3, #0]

	h->platform->sleep(IN_MILLISEC(1));
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	695b      	ldr	r3, [r3, #20]
 8001604:	691b      	ldr	r3, [r3, #16]
 8001606:	2001      	movs	r0, #1
 8001608:	4798      	blx	r3
	L6474_HelperUnlock(h);
 800160a:	6878      	ldr	r0, [r7, #4]
 800160c:	f7ff fd33 	bl	8001076 <L6474_HelperUnlock>

	return errcNONE;
 8001610:	2300      	movs	r3, #0
}
 8001612:	4618      	mov	r0, r3
 8001614:	3710      	adds	r7, #16
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}

0800161a <L6474_SetBaseParameter>:


// --------------------------------------------------------------------------------------------------------------------
int L6474_SetBaseParameter(L6474_BaseParameter_t* p)
// --------------------------------------------------------------------------------------------------------------------
{
 800161a:	b480      	push	{r7}
 800161c:	b083      	sub	sp, #12
 800161e:	af00      	add	r7, sp, #0
 8001620:	6078      	str	r0, [r7, #4]
	if ( p == 0 )
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d102      	bne.n	800162e <L6474_SetBaseParameter+0x14>
		return errcNULL_ARG;
 8001628:	f06f 0301 	mvn.w	r3, #1
 800162c:	e012      	b.n	8001654 <L6474_SetBaseParameter+0x3a>

	p->OcdTh      = ocdth1500mA;
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	2203      	movs	r2, #3
 8001632:	705a      	strb	r2, [r3, #1]
	p->TorqueVal  = 0x26; // ~1,2A
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	2226      	movs	r2, #38	@ 0x26
 8001638:	711a      	strb	r2, [r3, #4]
	p->stepMode   = smMICRO16;
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	2204      	movs	r2, #4
 800163e:	701a      	strb	r2, [r3, #0]
	p->TimeOnMin  = 0x29;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2229      	movs	r2, #41	@ 0x29
 8001644:	709a      	strb	r2, [r3, #2]
	p->TimeOffMin = 0x29;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2229      	movs	r2, #41	@ 0x29
 800164a:	70da      	strb	r2, [r3, #3]
	p->TFast      = 0x14; //0x19
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2214      	movs	r2, #20
 8001650:	715a      	strb	r2, [r3, #5]

	return errcNONE;
 8001652:	2300      	movs	r3, #0
}
 8001654:	4618      	mov	r0, r3
 8001656:	370c      	adds	r7, #12
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr

08001660 <L6474_Initialize>:

// --------------------------------------------------------------------------------------------------------------------
int L6474_Initialize(L6474_Handle_t h, L6474_BaseParameter_t* p)
// --------------------------------------------------------------------------------------------------------------------
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b084      	sub	sp, #16
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
 8001668:	6039      	str	r1, [r7, #0]
	int val = 0;
 800166a:	2300      	movs	r3, #0
 800166c:	60fb      	str	r3, [r7, #12]

	if ( h == 0 || p == 0 )
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d002      	beq.n	800167a <L6474_Initialize+0x1a>
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d102      	bne.n	8001680 <L6474_Initialize+0x20>
		return errcNULL_ARG;
 800167a:	f06f 0301 	mvn.w	r3, #1
 800167e:	e13c      	b.n	80018fa <L6474_Initialize+0x29a>

	if ( L6474_HelperLock(h) != 0 )
 8001680:	6878      	ldr	r0, [r7, #4]
 8001682:	f7ff fced 	bl	8001060 <L6474_HelperLock>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d002      	beq.n	8001692 <L6474_Initialize+0x32>
		return errcLOCKING;
 800168c:	f06f 0304 	mvn.w	r3, #4
 8001690:	e133      	b.n	80018fa <L6474_Initialize+0x29a>

	// forces the device state to update
	L6474_GetStatusCommand(h);
 8001692:	6878      	ldr	r0, [r7, #4]
 8001694:	f7ff fcf9 	bl	800108a <L6474_GetStatusCommand>

	if ( h->state != stRESET )
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d00b      	beq.n	80016b8 <L6474_Initialize+0x58>
	{
		if ( ( val = L6474_ResetStandBy(h) ) != 0 )
 80016a0:	6878      	ldr	r0, [r7, #4]
 80016a2:	f7ff ff7a 	bl	800159a <L6474_ResetStandBy>
 80016a6:	60f8      	str	r0, [r7, #12]
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d004      	beq.n	80016b8 <L6474_Initialize+0x58>
		{
			L6474_HelperUnlock(h);
 80016ae:	6878      	ldr	r0, [r7, #4]
 80016b0:	f7ff fce1 	bl	8001076 <L6474_HelperUnlock>
			return val;
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	e120      	b.n	80018fa <L6474_Initialize+0x29a>
		}
	}

	h->platform->reset(h->pGPO, 0);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	695b      	ldr	r3, [r3, #20]
 80016bc:	68db      	ldr	r3, [r3, #12]
 80016be:	687a      	ldr	r2, [r7, #4]
 80016c0:	68d2      	ldr	r2, [r2, #12]
 80016c2:	2100      	movs	r1, #0
 80016c4:	4610      	mov	r0, r2
 80016c6:	4798      	blx	r3
	h->state = stDISABLED;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2201      	movs	r2, #1
 80016cc:	701a      	strb	r2, [r3, #0]

	h->platform->sleep(IN_MILLISEC(10));
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	695b      	ldr	r3, [r3, #20]
 80016d2:	691b      	ldr	r3, [r3, #16]
 80016d4:	200a      	movs	r0, #10
 80016d6:	4798      	blx	r3

	//Now we have to write the configuration register
	unsigned int CONFIG = 0x2E88; // reset default value
 80016d8:	f642 6388 	movw	r3, #11912	@ 0x2e88
 80016dc:	60bb      	str	r3, [r7, #8]
	CONFIG &= ~0xF; // disables all clock outputs and selects internal oscillator
 80016de:	68bb      	ldr	r3, [r7, #8]
 80016e0:	f023 030f 	bic.w	r3, r3, #15
 80016e4:	60bb      	str	r3, [r7, #8]

#if defined(LIBL6474_DISABLE_OCD) && ( LIBL6474_DISABLE_OCD == 1 )
	CONFIG &= ~(1 << 7); // disable the OCD
#endif

	if ( ( val = L6474_SetParamCommand(h, STEP_REG_CONFIG, CONFIG) ) != 0 )
 80016e6:	68bb      	ldr	r3, [r7, #8]
 80016e8:	461a      	mov	r2, r3
 80016ea:	2118      	movs	r1, #24
 80016ec:	6878      	ldr	r0, [r7, #4]
 80016ee:	f7ff fdc1 	bl	8001274 <L6474_SetParamCommand>
 80016f2:	60f8      	str	r0, [r7, #12]
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d00f      	beq.n	800171a <L6474_Initialize+0xba>
	{
		h->platform->reset(h->pGPO, 1);
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	695b      	ldr	r3, [r3, #20]
 80016fe:	68db      	ldr	r3, [r3, #12]
 8001700:	687a      	ldr	r2, [r7, #4]
 8001702:	68d2      	ldr	r2, [r2, #12]
 8001704:	2101      	movs	r1, #1
 8001706:	4610      	mov	r0, r2
 8001708:	4798      	blx	r3
		h->state = stRESET;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2200      	movs	r2, #0
 800170e:	701a      	strb	r2, [r3, #0]
		L6474_HelperUnlock(h);
 8001710:	6878      	ldr	r0, [r7, #4]
 8001712:	f7ff fcb0 	bl	8001076 <L6474_HelperUnlock>
		return val;
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	e0ef      	b.n	80018fa <L6474_Initialize+0x29a>
	}

	if ( ( val = L6474_SetParamCommand(h, STEP_REG_OCD_TH, p->OcdTh) ) != 0 )
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	785b      	ldrb	r3, [r3, #1]
 800171e:	461a      	mov	r2, r3
 8001720:	2113      	movs	r1, #19
 8001722:	6878      	ldr	r0, [r7, #4]
 8001724:	f7ff fda6 	bl	8001274 <L6474_SetParamCommand>
 8001728:	60f8      	str	r0, [r7, #12]
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d00f      	beq.n	8001750 <L6474_Initialize+0xf0>
	{
		h->platform->reset(h->pGPO, 1);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	695b      	ldr	r3, [r3, #20]
 8001734:	68db      	ldr	r3, [r3, #12]
 8001736:	687a      	ldr	r2, [r7, #4]
 8001738:	68d2      	ldr	r2, [r2, #12]
 800173a:	2101      	movs	r1, #1
 800173c:	4610      	mov	r0, r2
 800173e:	4798      	blx	r3
		h->state = stRESET;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	2200      	movs	r2, #0
 8001744:	701a      	strb	r2, [r3, #0]
		L6474_HelperUnlock(h);
 8001746:	6878      	ldr	r0, [r7, #4]
 8001748:	f7ff fc95 	bl	8001076 <L6474_HelperUnlock>
		return val;
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	e0d4      	b.n	80018fa <L6474_Initialize+0x29a>
	}

	if ( ( val = L6474_SetParamCommand(h, STEP_REG_TVAL, p->TorqueVal) ) != 0 )
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	791b      	ldrb	r3, [r3, #4]
 8001754:	461a      	mov	r2, r3
 8001756:	2109      	movs	r1, #9
 8001758:	6878      	ldr	r0, [r7, #4]
 800175a:	f7ff fd8b 	bl	8001274 <L6474_SetParamCommand>
 800175e:	60f8      	str	r0, [r7, #12]
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d00f      	beq.n	8001786 <L6474_Initialize+0x126>
	{
		h->platform->reset(h->pGPO, 1);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	695b      	ldr	r3, [r3, #20]
 800176a:	68db      	ldr	r3, [r3, #12]
 800176c:	687a      	ldr	r2, [r7, #4]
 800176e:	68d2      	ldr	r2, [r2, #12]
 8001770:	2101      	movs	r1, #1
 8001772:	4610      	mov	r0, r2
 8001774:	4798      	blx	r3
		h->state = stRESET;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	2200      	movs	r2, #0
 800177a:	701a      	strb	r2, [r3, #0]
		L6474_HelperUnlock(h);
 800177c:	6878      	ldr	r0, [r7, #4]
 800177e:	f7ff fc7a 	bl	8001076 <L6474_HelperUnlock>
		return val;
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	e0b9      	b.n	80018fa <L6474_Initialize+0x29a>
	}

	if ( ( val = L6474_SetParamCommand(h, STEP_REG_TOFF_MIN, p->TimeOffMin) ) != 0 )
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	78db      	ldrb	r3, [r3, #3]
 800178a:	461a      	mov	r2, r3
 800178c:	2110      	movs	r1, #16
 800178e:	6878      	ldr	r0, [r7, #4]
 8001790:	f7ff fd70 	bl	8001274 <L6474_SetParamCommand>
 8001794:	60f8      	str	r0, [r7, #12]
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d00f      	beq.n	80017bc <L6474_Initialize+0x15c>
	{
		h->platform->reset(h->pGPO, 1);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	695b      	ldr	r3, [r3, #20]
 80017a0:	68db      	ldr	r3, [r3, #12]
 80017a2:	687a      	ldr	r2, [r7, #4]
 80017a4:	68d2      	ldr	r2, [r2, #12]
 80017a6:	2101      	movs	r1, #1
 80017a8:	4610      	mov	r0, r2
 80017aa:	4798      	blx	r3
		h->state = stRESET;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2200      	movs	r2, #0
 80017b0:	701a      	strb	r2, [r3, #0]
		L6474_HelperUnlock(h);
 80017b2:	6878      	ldr	r0, [r7, #4]
 80017b4:	f7ff fc5f 	bl	8001076 <L6474_HelperUnlock>
		return val;
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	e09e      	b.n	80018fa <L6474_Initialize+0x29a>
	}

	if ( ( val = L6474_SetParamCommand(h, STEP_REG_TON_MIN, p->TimeOnMin) ) != 0 )
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	789b      	ldrb	r3, [r3, #2]
 80017c0:	461a      	mov	r2, r3
 80017c2:	210f      	movs	r1, #15
 80017c4:	6878      	ldr	r0, [r7, #4]
 80017c6:	f7ff fd55 	bl	8001274 <L6474_SetParamCommand>
 80017ca:	60f8      	str	r0, [r7, #12]
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d00f      	beq.n	80017f2 <L6474_Initialize+0x192>
	{
		h->platform->reset(h->pGPO, 1);
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	695b      	ldr	r3, [r3, #20]
 80017d6:	68db      	ldr	r3, [r3, #12]
 80017d8:	687a      	ldr	r2, [r7, #4]
 80017da:	68d2      	ldr	r2, [r2, #12]
 80017dc:	2101      	movs	r1, #1
 80017de:	4610      	mov	r0, r2
 80017e0:	4798      	blx	r3
		h->state = stRESET;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	2200      	movs	r2, #0
 80017e6:	701a      	strb	r2, [r3, #0]
		L6474_HelperUnlock(h);
 80017e8:	6878      	ldr	r0, [r7, #4]
 80017ea:	f7ff fc44 	bl	8001076 <L6474_HelperUnlock>
		return val;
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	e083      	b.n	80018fa <L6474_Initialize+0x29a>
	}

	if ( ( val = L6474_SetParamCommand(h, STEP_REG_T_FAST, p->TFast) ) != 0 )
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	795b      	ldrb	r3, [r3, #5]
 80017f6:	461a      	mov	r2, r3
 80017f8:	210e      	movs	r1, #14
 80017fa:	6878      	ldr	r0, [r7, #4]
 80017fc:	f7ff fd3a 	bl	8001274 <L6474_SetParamCommand>
 8001800:	60f8      	str	r0, [r7, #12]
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d00f      	beq.n	8001828 <L6474_Initialize+0x1c8>
	{
		h->platform->reset(h->pGPO, 1);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	695b      	ldr	r3, [r3, #20]
 800180c:	68db      	ldr	r3, [r3, #12]
 800180e:	687a      	ldr	r2, [r7, #4]
 8001810:	68d2      	ldr	r2, [r2, #12]
 8001812:	2101      	movs	r1, #1
 8001814:	4610      	mov	r0, r2
 8001816:	4798      	blx	r3
		h->state = stRESET;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2200      	movs	r2, #0
 800181c:	701a      	strb	r2, [r3, #0]
		L6474_HelperUnlock(h);
 800181e:	6878      	ldr	r0, [r7, #4]
 8001820:	f7ff fc29 	bl	8001076 <L6474_HelperUnlock>
		return val;
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	e068      	b.n	80018fa <L6474_Initialize+0x29a>
	}

	if ( ( val = L6474_SetStepMode(h, p->stepMode) ) != 0 )
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	4619      	mov	r1, r3
 800182e:	6878      	ldr	r0, [r7, #4]
 8001830:	f000 f867 	bl	8001902 <L6474_SetStepMode>
 8001834:	60f8      	str	r0, [r7, #12]
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d00f      	beq.n	800185c <L6474_Initialize+0x1fc>
	{
		h->platform->reset(h->pGPO, 1);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	695b      	ldr	r3, [r3, #20]
 8001840:	68db      	ldr	r3, [r3, #12]
 8001842:	687a      	ldr	r2, [r7, #4]
 8001844:	68d2      	ldr	r2, [r2, #12]
 8001846:	2101      	movs	r1, #1
 8001848:	4610      	mov	r0, r2
 800184a:	4798      	blx	r3
		h->state = stRESET;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	2200      	movs	r2, #0
 8001850:	701a      	strb	r2, [r3, #0]
		L6474_HelperUnlock(h);
 8001852:	6878      	ldr	r0, [r7, #4]
 8001854:	f7ff fc0f 	bl	8001076 <L6474_HelperUnlock>
		return val;
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	e04e      	b.n	80018fa <L6474_Initialize+0x29a>
	}

	// enable all alarms
	if ( ( val = L6474_SetParamCommand(h, STEP_REG_ALARM_EN, STEP_MASK_ALARM_EN) ) != 0 )
 800185c:	22ff      	movs	r2, #255	@ 0xff
 800185e:	2117      	movs	r1, #23
 8001860:	6878      	ldr	r0, [r7, #4]
 8001862:	f7ff fd07 	bl	8001274 <L6474_SetParamCommand>
 8001866:	60f8      	str	r0, [r7, #12]
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d00f      	beq.n	800188e <L6474_Initialize+0x22e>
	{
		h->platform->reset(h->pGPO, 1);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	695b      	ldr	r3, [r3, #20]
 8001872:	68db      	ldr	r3, [r3, #12]
 8001874:	687a      	ldr	r2, [r7, #4]
 8001876:	68d2      	ldr	r2, [r2, #12]
 8001878:	2101      	movs	r1, #1
 800187a:	4610      	mov	r0, r2
 800187c:	4798      	blx	r3
		h->state = stRESET;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2200      	movs	r2, #0
 8001882:	701a      	strb	r2, [r3, #0]
		L6474_HelperUnlock(h);
 8001884:	6878      	ldr	r0, [r7, #4]
 8001886:	f7ff fbf6 	bl	8001076 <L6474_HelperUnlock>
		return val;
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	e035      	b.n	80018fa <L6474_Initialize+0x29a>
	}

	if ( ( val = L6474_DisableCommand(h) ) != 0 )
 800188e:	6878      	ldr	r0, [r7, #4]
 8001890:	f7ff fdf4 	bl	800147c <L6474_DisableCommand>
 8001894:	60f8      	str	r0, [r7, #12]
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d00f      	beq.n	80018bc <L6474_Initialize+0x25c>
	{
		h->platform->reset(h->pGPO, 1);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	695b      	ldr	r3, [r3, #20]
 80018a0:	68db      	ldr	r3, [r3, #12]
 80018a2:	687a      	ldr	r2, [r7, #4]
 80018a4:	68d2      	ldr	r2, [r2, #12]
 80018a6:	2101      	movs	r1, #1
 80018a8:	4610      	mov	r0, r2
 80018aa:	4798      	blx	r3
		h->state = stRESET;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2200      	movs	r2, #0
 80018b0:	701a      	strb	r2, [r3, #0]
		L6474_HelperUnlock(h);
 80018b2:	6878      	ldr	r0, [r7, #4]
 80018b4:	f7ff fbdf 	bl	8001076 <L6474_HelperUnlock>
		return val;
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	e01e      	b.n	80018fa <L6474_Initialize+0x29a>
	}

	// now it should not fail when reading status register!
	if ( ( val = L6474_GetStatusCommand(h) ) < 0 )
 80018bc:	6878      	ldr	r0, [r7, #4]
 80018be:	f7ff fbe4 	bl	800108a <L6474_GetStatusCommand>
 80018c2:	60f8      	str	r0, [r7, #12]
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	da0f      	bge.n	80018ea <L6474_Initialize+0x28a>
	{
		h->platform->reset(h->pGPO, 1);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	695b      	ldr	r3, [r3, #20]
 80018ce:	68db      	ldr	r3, [r3, #12]
 80018d0:	687a      	ldr	r2, [r7, #4]
 80018d2:	68d2      	ldr	r2, [r2, #12]
 80018d4:	2101      	movs	r1, #1
 80018d6:	4610      	mov	r0, r2
 80018d8:	4798      	blx	r3
		h->state = stRESET;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	2200      	movs	r2, #0
 80018de:	701a      	strb	r2, [r3, #0]
		L6474_HelperUnlock(h);
 80018e0:	6878      	ldr	r0, [r7, #4]
 80018e2:	f7ff fbc8 	bl	8001076 <L6474_HelperUnlock>
		return val;
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	e007      	b.n	80018fa <L6474_Initialize+0x29a>
	}

	L6474_GetParamCommand(h, STEP_REG_CONFIG);
 80018ea:	2118      	movs	r1, #24
 80018ec:	6878      	ldr	r0, [r7, #4]
 80018ee:	f7ff fc11 	bl	8001114 <L6474_GetParamCommand>

	L6474_HelperUnlock(h);
 80018f2:	6878      	ldr	r0, [r7, #4]
 80018f4:	f7ff fbbf 	bl	8001076 <L6474_HelperUnlock>
	return errcNONE;
 80018f8:	2300      	movs	r3, #0
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	3710      	adds	r7, #16
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}

08001902 <L6474_SetStepMode>:


// --------------------------------------------------------------------------------------------------------------------
int L6474_SetStepMode(L6474_Handle_t h, L6474x_StepMode_t mode)
// --------------------------------------------------------------------------------------------------------------------
{
 8001902:	b580      	push	{r7, lr}
 8001904:	b084      	sub	sp, #16
 8001906:	af00      	add	r7, sp, #0
 8001908:	6078      	str	r0, [r7, #4]
 800190a:	460b      	mov	r3, r1
 800190c:	70fb      	strb	r3, [r7, #3]
	int val = 0;
 800190e:	2300      	movs	r3, #0
 8001910:	60fb      	str	r3, [r7, #12]

	if ( h == 0 )
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d102      	bne.n	800191e <L6474_SetStepMode+0x1c>
		return errcNULL_ARG;
 8001918:	f06f 0301 	mvn.w	r3, #1
 800191c:	e032      	b.n	8001984 <L6474_SetStepMode+0x82>

	if ( mode > smMICRO16 )
 800191e:	78fb      	ldrb	r3, [r7, #3]
 8001920:	2b04      	cmp	r3, #4
 8001922:	d902      	bls.n	800192a <L6474_SetStepMode+0x28>
		return errcINV_ARG;
 8001924:	f04f 33ff 	mov.w	r3, #4294967295
 8001928:	e02c      	b.n	8001984 <L6474_SetStepMode+0x82>

	// set this bit. is described in the spec.
	mode |= ( 1 << 3 );
 800192a:	78fb      	ldrb	r3, [r7, #3]
 800192c:	f043 0308 	orr.w	r3, r3, #8
 8001930:	70fb      	strb	r3, [r7, #3]

	if ( L6474_HelperLock(h) != 0 )
 8001932:	6878      	ldr	r0, [r7, #4]
 8001934:	f7ff fb94 	bl	8001060 <L6474_HelperLock>
 8001938:	4603      	mov	r3, r0
 800193a:	2b00      	cmp	r3, #0
 800193c:	d002      	beq.n	8001944 <L6474_SetStepMode+0x42>
		return errcLOCKING;
 800193e:	f06f 0304 	mvn.w	r3, #4
 8001942:	e01f      	b.n	8001984 <L6474_SetStepMode+0x82>

	// forces the device state to update
	L6474_GetStatusCommand(h);
 8001944:	6878      	ldr	r0, [r7, #4]
 8001946:	f7ff fba0 	bl	800108a <L6474_GetStatusCommand>

	if ( h->state == stRESET )
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	781b      	ldrb	r3, [r3, #0]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d105      	bne.n	800195e <L6474_SetStepMode+0x5c>
	{
		L6474_HelperUnlock(h);
 8001952:	6878      	ldr	r0, [r7, #4]
 8001954:	f7ff fb8f 	bl	8001076 <L6474_HelperUnlock>
		return errcINV_STATE;
 8001958:	f06f 0302 	mvn.w	r3, #2
 800195c:	e012      	b.n	8001984 <L6474_SetStepMode+0x82>
	}

	if ( ( val = L6474_SetParamCommand(h, STEP_REG_STEP_MODE, ( ( mode & STEP_MASK_STEP_MODE ) << STEP_OFFSET_STEP_MODE ) ) ) != 0 )
 800195e:	78fb      	ldrb	r3, [r7, #3]
 8001960:	461a      	mov	r2, r3
 8001962:	2116      	movs	r1, #22
 8001964:	6878      	ldr	r0, [r7, #4]
 8001966:	f7ff fc85 	bl	8001274 <L6474_SetParamCommand>
 800196a:	60f8      	str	r0, [r7, #12]
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d004      	beq.n	800197c <L6474_SetStepMode+0x7a>
	{
		L6474_HelperUnlock(h);
 8001972:	6878      	ldr	r0, [r7, #4]
 8001974:	f7ff fb7f 	bl	8001076 <L6474_HelperUnlock>
		return val;
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	e003      	b.n	8001984 <L6474_SetStepMode+0x82>
	}

	L6474_HelperUnlock(h);
 800197c:	6878      	ldr	r0, [r7, #4]
 800197e:	f7ff fb7a 	bl	8001076 <L6474_HelperUnlock>
	return errcNONE;
 8001982:	2300      	movs	r3, #0
}
 8001984:	4618      	mov	r0, r3
 8001986:	3710      	adds	r7, #16
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}

0800198c <L6474_SetPowerOutputs>:


// --------------------------------------------------------------------------------------------------------------------
int L6474_SetPowerOutputs(L6474_Handle_t h, int ena)
// --------------------------------------------------------------------------------------------------------------------
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b084      	sub	sp, #16
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
 8001994:	6039      	str	r1, [r7, #0]
	int val = 0;
 8001996:	2300      	movs	r3, #0
 8001998:	60fb      	str	r3, [r7, #12]

	if ( h == 0 )
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d102      	bne.n	80019a6 <L6474_SetPowerOutputs+0x1a>
		return errcNULL_ARG;
 80019a0:	f06f 0301 	mvn.w	r3, #1
 80019a4:	e02e      	b.n	8001a04 <L6474_SetPowerOutputs+0x78>

	if ( L6474_HelperLock(h) != 0 )
 80019a6:	6878      	ldr	r0, [r7, #4]
 80019a8:	f7ff fb5a 	bl	8001060 <L6474_HelperLock>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d002      	beq.n	80019b8 <L6474_SetPowerOutputs+0x2c>
		return errcLOCKING;
 80019b2:	f06f 0304 	mvn.w	r3, #4
 80019b6:	e025      	b.n	8001a04 <L6474_SetPowerOutputs+0x78>

	// forces the device state to update
	L6474_GetStatusCommand(h);
 80019b8:	6878      	ldr	r0, [r7, #4]
 80019ba:	f7ff fb66 	bl	800108a <L6474_GetStatusCommand>

	if ( h->state == stRESET )
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	781b      	ldrb	r3, [r3, #0]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d105      	bne.n	80019d2 <L6474_SetPowerOutputs+0x46>
	{
		L6474_HelperUnlock(h);
 80019c6:	6878      	ldr	r0, [r7, #4]
 80019c8:	f7ff fb55 	bl	8001076 <L6474_HelperUnlock>
		return errcINV_STATE;
 80019cc:	f06f 0302 	mvn.w	r3, #2
 80019d0:	e018      	b.n	8001a04 <L6474_SetPowerOutputs+0x78>
	}

	if ( ( val = ( ( ( !!ena ) == 0 ) ? L6474_DisableCommand(h) : L6474_EnableCommand(h) ) ) != 0 )
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d104      	bne.n	80019e2 <L6474_SetPowerOutputs+0x56>
 80019d8:	6878      	ldr	r0, [r7, #4]
 80019da:	f7ff fd4f 	bl	800147c <L6474_DisableCommand>
 80019de:	4603      	mov	r3, r0
 80019e0:	e003      	b.n	80019ea <L6474_SetPowerOutputs+0x5e>
 80019e2:	6878      	ldr	r0, [r7, #4]
 80019e4:	f7ff fd06 	bl	80013f4 <L6474_EnableCommand>
 80019e8:	4603      	mov	r3, r0
 80019ea:	60fb      	str	r3, [r7, #12]
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d004      	beq.n	80019fc <L6474_SetPowerOutputs+0x70>
	{
		L6474_HelperUnlock(h);
 80019f2:	6878      	ldr	r0, [r7, #4]
 80019f4:	f7ff fb3f 	bl	8001076 <L6474_HelperUnlock>
		return val;
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	e003      	b.n	8001a04 <L6474_SetPowerOutputs+0x78>
	}

	L6474_HelperUnlock(h);
 80019fc:	6878      	ldr	r0, [r7, #4]
 80019fe:	f7ff fb3a 	bl	8001076 <L6474_HelperUnlock>
	return errcNONE;
 8001a02:	2300      	movs	r3, #0
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	3710      	adds	r7, #16
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}

08001a0c <L6474_StepIncremental>:
}

// --------------------------------------------------------------------------------------------------------------------
int L6474_StepIncremental(L6474_Handle_t h, int steps )
// --------------------------------------------------------------------------------------------------------------------
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b084      	sub	sp, #16
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
 8001a14:	6039      	str	r1, [r7, #0]
	if ( h == 0 )
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d102      	bne.n	8001a22 <L6474_StepIncremental+0x16>
		return errcNULL_ARG;
 8001a1c:	f06f 0301 	mvn.w	r3, #1
 8001a20:	e047      	b.n	8001ab2 <L6474_StepIncremental+0xa6>

	if ( steps == 0 )
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d102      	bne.n	8001a2e <L6474_StepIncremental+0x22>
		return errcNULL_ARG;
 8001a28:	f06f 0301 	mvn.w	r3, #1
 8001a2c:	e041      	b.n	8001ab2 <L6474_StepIncremental+0xa6>

	if ( L6474_HelperLock(h) != 0 )
 8001a2e:	6878      	ldr	r0, [r7, #4]
 8001a30:	f7ff fb16 	bl	8001060 <L6474_HelperLock>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d002      	beq.n	8001a40 <L6474_StepIncremental+0x34>
		return errcLOCKING;
 8001a3a:	f06f 0304 	mvn.w	r3, #4
 8001a3e:	e038      	b.n	8001ab2 <L6474_StepIncremental+0xa6>

	// forces the device state to update
	L6474_GetStatusCommand(h);
 8001a40:	6878      	ldr	r0, [r7, #4]
 8001a42:	f7ff fb22 	bl	800108a <L6474_GetStatusCommand>

	if ( h->state != stENABLED )
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	781b      	ldrb	r3, [r3, #0]
 8001a4a:	2b02      	cmp	r3, #2
 8001a4c:	d005      	beq.n	8001a5a <L6474_StepIncremental+0x4e>
	{
		L6474_HelperUnlock(h);
 8001a4e:	6878      	ldr	r0, [r7, #4]
 8001a50:	f7ff fb11 	bl	8001076 <L6474_HelperUnlock>
		return errcINV_STATE;
 8001a54:	f06f 0302 	mvn.w	r3, #2
 8001a58:	e02b      	b.n	8001ab2 <L6474_StepIncremental+0xa6>
	}

	if ( h->pending != 0 )
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d005      	beq.n	8001a6e <L6474_StepIncremental+0x62>
	{
		L6474_HelperUnlock(h);
 8001a62:	6878      	ldr	r0, [r7, #4]
 8001a64:	f7ff fb07 	bl	8001076 <L6474_HelperUnlock>
		return errcPENDING;
 8001a68:	f06f 0306 	mvn.w	r3, #6
 8001a6c:	e021      	b.n	8001ab2 <L6474_StepIncremental+0xa6>
	}

	int ret = 0;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	60fb      	str	r3, [r7, #12]
	if ( ( ret = h->platform->stepAsync(h->pPWM, steps >= 0, ( ( steps < 0 ) ? -steps : steps ), L6474_HelperReleaseStep, h) ) != 0 )
	{
		h->pending = 0;
	}
#else
	h->pending = 1;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	2201      	movs	r2, #1
 8001a76:	605a      	str	r2, [r3, #4]
	(void)L6474_HelperReleaseStep;
	ret = h->platform->step(h->pPWM, ((steps < 0) ? -steps : steps), steps);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	695b      	ldr	r3, [r3, #20]
 8001a7c:	695b      	ldr	r3, [r3, #20]
 8001a7e:	687a      	ldr	r2, [r7, #4]
 8001a80:	6910      	ldr	r0, [r2, #16]
 8001a82:	683a      	ldr	r2, [r7, #0]
 8001a84:	ea82 71e2 	eor.w	r1, r2, r2, asr #31
 8001a88:	eba1 71e2 	sub.w	r1, r1, r2, asr #31
 8001a8c:	683a      	ldr	r2, [r7, #0]
 8001a8e:	4798      	blx	r3
 8001a90:	60f8      	str	r0, [r7, #12]
	h->pending = 0;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	2200      	movs	r2, #0
 8001a96:	605a      	str	r2, [r3, #4]
#endif

	if ( ret != 0 )
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d005      	beq.n	8001aaa <L6474_StepIncremental+0x9e>
	{
		L6474_HelperUnlock(h);
 8001a9e:	6878      	ldr	r0, [r7, #4]
 8001aa0:	f7ff fae9 	bl	8001076 <L6474_HelperUnlock>
		return errcINTERNAL;
 8001aa4:	f06f 0303 	mvn.w	r3, #3
 8001aa8:	e003      	b.n	8001ab2 <L6474_StepIncremental+0xa6>
	}

	L6474_HelperUnlock(h);
 8001aaa:	6878      	ldr	r0, [r7, #4]
 8001aac:	f7ff fae3 	bl	8001076 <L6474_HelperUnlock>
	return errcNONE;
 8001ab0:	2300      	movs	r3, #0
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3710      	adds	r7, #16
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}

08001aba <vApplicationMallocFailedHook>:
static void MX_TIM2_Init(void);
/* USER CODE BEGIN PFP */
extern void initialise_stdlib_abstraction( void );

void vApplicationMallocFailedHook( void )
{
 8001aba:	b480      	push	{r7}
 8001abc:	b083      	sub	sp, #12
 8001abe:	af00      	add	r7, sp, #0

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 8001ac0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001ac4:	b672      	cpsid	i
 8001ac6:	f383 8811 	msr	BASEPRI, r3
 8001aca:	f3bf 8f6f 	isb	sy
 8001ace:	f3bf 8f4f 	dsb	sy
 8001ad2:	b662      	cpsie	i
 8001ad4:	607b      	str	r3, [r7, #4]
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        "   cpsie i                                                 \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 8001ad6:	bf00      	nop
  taskDISABLE_INTERRUPTS();
  __asm volatile( "bkpt #0" );
 8001ad8:	be00      	bkpt	0x0000
  for (;;) {;}
 8001ada:	bf00      	nop
 8001adc:	e7fd      	b.n	8001ada <vApplicationMallocFailedHook+0x20>

08001ade <vApplicationStackOverflowHook>:
}
/*-----------------------------------------------------------*/

void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName )
{
 8001ade:	b480      	push	{r7}
 8001ae0:	b085      	sub	sp, #20
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	6078      	str	r0, [r7, #4]
 8001ae6:	6039      	str	r1, [r7, #0]
    __asm volatile
 8001ae8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001aec:	b672      	cpsid	i
 8001aee:	f383 8811 	msr	BASEPRI, r3
 8001af2:	f3bf 8f6f 	isb	sy
 8001af6:	f3bf 8f4f 	dsb	sy
 8001afa:	b662      	cpsie	i
 8001afc:	60fb      	str	r3, [r7, #12]
}
 8001afe:	bf00      	nop
  ( void ) pcTaskName;
  ( void ) pxTask;

  taskDISABLE_INTERRUPTS();
  __asm volatile( "bkpt #0" );
 8001b00:	be00      	bkpt	0x0000
  for (;;) {;}
 8001b02:	bf00      	nop
 8001b04:	e7fd      	b.n	8001b02 <vApplicationStackOverflowHook+0x24>

08001b06 <StepLibraryMalloc>:
//	return _write(2, pBuffer, num);
//}
/* USER CODE END 0 */
// Custom functions for stepper
static void* StepLibraryMalloc(unsigned int size)
{
 8001b06:	b580      	push	{r7, lr}
 8001b08:	b082      	sub	sp, #8
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	6078      	str	r0, [r7, #4]
  return pvPortMalloc(size); // Use FreeRTOS memory allocation
 8001b0e:	6878      	ldr	r0, [r7, #4]
 8001b10:	f000 ff78 	bl	8002a04 <pvPortMalloc>
 8001b14:	4603      	mov	r3, r0
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	3708      	adds	r7, #8
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}

08001b1e <StepLibraryFree>:

static void StepLibraryFree(const void* const pMem)
{
 8001b1e:	b580      	push	{r7, lr}
 8001b20:	b082      	sub	sp, #8
 8001b22:	af00      	add	r7, sp, #0
 8001b24:	6078      	str	r0, [r7, #4]
  vPortFree((void*)pMem); // Use FreeRTOS memory deallocation
 8001b26:	6878      	ldr	r0, [r7, #4]
 8001b28:	f000 ff7a 	bl	8002a20 <vPortFree>
}
 8001b2c:	bf00      	nop
 8001b2e:	3708      	adds	r7, #8
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd80      	pop	{r7, pc}

08001b34 <StepDriverSpiTransfer>:
static int StepDriverSpiTransfer(void* pIO, char* pRX, const char* pTX, unsigned int length)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b08a      	sub	sp, #40	@ 0x28
 8001b38:	af02      	add	r7, sp, #8
 8001b3a:	60f8      	str	r0, [r7, #12]
 8001b3c:	60b9      	str	r1, [r7, #8]
 8001b3e:	607a      	str	r2, [r7, #4]
 8001b40:	603b      	str	r3, [r7, #0]
  for (unsigned int i = 0; i < length; i++) {
 8001b42:	2300      	movs	r3, #0
 8001b44:	61fb      	str	r3, [r7, #28]
 8001b46:	e041      	b.n	8001bcc <StepDriverSpiTransfer+0x98>
    HAL_GPIO_WritePin(STEP_SPI_CS_GPIO_Port, STEP_SPI_CS_Pin, GPIO_PIN_RESET); // Select the SPI device
 8001b48:	2200      	movs	r2, #0
 8001b4a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001b4e:	4824      	ldr	r0, [pc, #144]	@ (8001be0 <StepDriverSpiTransfer+0xac>)
 8001b50:	f001 ffe0 	bl	8003b14 <HAL_GPIO_WritePin>
    if (HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&pTX[i], (uint8_t*)&pRX[i], 1, HAL_MAX_DELAY) != HAL_OK) {
 8001b54:	687a      	ldr	r2, [r7, #4]
 8001b56:	69fb      	ldr	r3, [r7, #28]
 8001b58:	18d1      	adds	r1, r2, r3
 8001b5a:	68ba      	ldr	r2, [r7, #8]
 8001b5c:	69fb      	ldr	r3, [r7, #28]
 8001b5e:	441a      	add	r2, r3
 8001b60:	f04f 33ff 	mov.w	r3, #4294967295
 8001b64:	9300      	str	r3, [sp, #0]
 8001b66:	2301      	movs	r3, #1
 8001b68:	481e      	ldr	r0, [pc, #120]	@ (8001be4 <StepDriverSpiTransfer+0xb0>)
 8001b6a:	f003 ffeb 	bl	8005b44 <HAL_SPI_TransmitReceive>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d008      	beq.n	8001b86 <StepDriverSpiTransfer+0x52>
      HAL_GPIO_WritePin(STEP_SPI_CS_GPIO_Port, STEP_SPI_CS_Pin, GPIO_PIN_SET); // Deselect the SPI device
 8001b74:	2201      	movs	r2, #1
 8001b76:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001b7a:	4819      	ldr	r0, [pc, #100]	@ (8001be0 <StepDriverSpiTransfer+0xac>)
 8001b7c:	f001 ffca 	bl	8003b14 <HAL_GPIO_WritePin>
      return -1; // Error during SPI transfer
 8001b80:	f04f 33ff 	mov.w	r3, #4294967295
 8001b84:	e027      	b.n	8001bd6 <StepDriverSpiTransfer+0xa2>
    }
    HAL_GPIO_WritePin(STEP_SPI_CS_GPIO_Port, STEP_SPI_CS_Pin, GPIO_PIN_SET); // Deselect the SPI device
 8001b86:	2201      	movs	r2, #1
 8001b88:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001b8c:	4814      	ldr	r0, [pc, #80]	@ (8001be0 <StepDriverSpiTransfer+0xac>)
 8001b8e:	f001 ffc1 	bl	8003b14 <HAL_GPIO_WritePin>
    //code for 800ns delay lol

    // Calculate the clock speed in Hz
    uint32_t clockSpeedHz = HAL_RCC_GetSysClockFreq();
 8001b92:	f002 fced 	bl	8004570 <HAL_RCC_GetSysClockFreq>
 8001b96:	61b8      	str	r0, [r7, #24]

    // Calculate the number of NOPs needed for 800ns delay
    // Each NOP takes 1 clock cycle, so calculate cycles for 800ns
    uint32_t nopsNeeded = (clockSpeedHz / 1000000000) * 800;  
 8001b98:	69bb      	ldr	r3, [r7, #24]
 8001b9a:	0a5b      	lsrs	r3, r3, #9
 8001b9c:	4a12      	ldr	r2, [pc, #72]	@ (8001be8 <StepDriverSpiTransfer+0xb4>)
 8001b9e:	fba2 2303 	umull	r2, r3, r2, r3
 8001ba2:	09db      	lsrs	r3, r3, #7
 8001ba4:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8001ba8:	fb02 f303 	mul.w	r3, r2, r3
 8001bac:	617b      	str	r3, [r7, #20]

    // Perform the NOPs
    for (volatile uint32_t i = 0; i < nopsNeeded + 1; i++) { //+1 for safety (better wait longer!)
 8001bae:	2300      	movs	r3, #0
 8001bb0:	613b      	str	r3, [r7, #16]
 8001bb2:	e003      	b.n	8001bbc <StepDriverSpiTransfer+0x88>
      __NOP(); // idle machine
 8001bb4:	bf00      	nop
    for (volatile uint32_t i = 0; i < nopsNeeded + 1; i++) { //+1 for safety (better wait longer!)
 8001bb6:	693b      	ldr	r3, [r7, #16]
 8001bb8:	3301      	adds	r3, #1
 8001bba:	613b      	str	r3, [r7, #16]
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	1c5a      	adds	r2, r3, #1
 8001bc0:	693b      	ldr	r3, [r7, #16]
 8001bc2:	429a      	cmp	r2, r3
 8001bc4:	d8f6      	bhi.n	8001bb4 <StepDriverSpiTransfer+0x80>
  for (unsigned int i = 0; i < length; i++) {
 8001bc6:	69fb      	ldr	r3, [r7, #28]
 8001bc8:	3301      	adds	r3, #1
 8001bca:	61fb      	str	r3, [r7, #28]
 8001bcc:	69fa      	ldr	r2, [r7, #28]
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	429a      	cmp	r2, r3
 8001bd2:	d3b9      	bcc.n	8001b48 <StepDriverSpiTransfer+0x14>
    }
  }
  return 0; // Success
 8001bd4:	2300      	movs	r3, #0
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	3720      	adds	r7, #32
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	40020c00 	.word	0x40020c00
 8001be4:	200001f8 	.word	0x200001f8
 8001be8:	00044b83 	.word	0x00044b83

08001bec <StepDriverReset>:

  HAL_GPIO_WritePin(STEP_SPI_CS_GPIO_Port, STEP_SPI_CS_Pin, GPIO_PIN_SET); // Deselect the SPI device
  return 0; // Success*/

static void StepDriverReset(void* pGPO, const int ena)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b082      	sub	sp, #8
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
 8001bf4:	6039      	str	r1, [r7, #0]
  (void)pGPO; // Unused in this implementation
  HAL_GPIO_WritePin(STEP_RSTN_GPIO_Port, STEP_RSTN_Pin, ena ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	bf14      	ite	ne
 8001bfc:	2301      	movne	r3, #1
 8001bfe:	2300      	moveq	r3, #0
 8001c00:	b2db      	uxtb	r3, r3
 8001c02:	461a      	mov	r2, r3
 8001c04:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001c08:	4803      	ldr	r0, [pc, #12]	@ (8001c18 <StepDriverReset+0x2c>)
 8001c0a:	f001 ff83 	bl	8003b14 <HAL_GPIO_WritePin>
}
 8001c0e:	bf00      	nop
 8001c10:	3708      	adds	r7, #8
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	40021400 	.word	0x40021400

08001c1c <StepLibraryDelay>:

static void StepLibraryDelay(unsigned int ms)
{
 8001c1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001c20:	b082      	sub	sp, #8
 8001c22:	af00      	add	r7, sp, #0
 8001c24:	6078      	str	r0, [r7, #4]
  vTaskDelay(pdMS_TO_TICKS(ms)); // Delay using FreeRTOS
 8001c26:	6879      	ldr	r1, [r7, #4]
 8001c28:	2000      	movs	r0, #0
 8001c2a:	460c      	mov	r4, r1
 8001c2c:	4605      	mov	r5, r0
 8001c2e:	4620      	mov	r0, r4
 8001c30:	4629      	mov	r1, r5
 8001c32:	f04f 0a00 	mov.w	sl, #0
 8001c36:	f04f 0b00 	mov.w	fp, #0
 8001c3a:	ea4f 1b41 	mov.w	fp, r1, lsl #5
 8001c3e:	ea4b 6bd0 	orr.w	fp, fp, r0, lsr #27
 8001c42:	ea4f 1a40 	mov.w	sl, r0, lsl #5
 8001c46:	4650      	mov	r0, sl
 8001c48:	4659      	mov	r1, fp
 8001c4a:	1b02      	subs	r2, r0, r4
 8001c4c:	eb61 0305 	sbc.w	r3, r1, r5
 8001c50:	f04f 0000 	mov.w	r0, #0
 8001c54:	f04f 0100 	mov.w	r1, #0
 8001c58:	0099      	lsls	r1, r3, #2
 8001c5a:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8001c5e:	0090      	lsls	r0, r2, #2
 8001c60:	4602      	mov	r2, r0
 8001c62:	460b      	mov	r3, r1
 8001c64:	eb12 0804 	adds.w	r8, r2, r4
 8001c68:	eb43 0905 	adc.w	r9, r3, r5
 8001c6c:	f04f 0200 	mov.w	r2, #0
 8001c70:	f04f 0300 	mov.w	r3, #0
 8001c74:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001c78:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001c7c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001c80:	4690      	mov	r8, r2
 8001c82:	4699      	mov	r9, r3
 8001c84:	4640      	mov	r0, r8
 8001c86:	4649      	mov	r1, r9
 8001c88:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001c8c:	f04f 0300 	mov.w	r3, #0
 8001c90:	f7ff f81a 	bl	8000cc8 <__aeabi_uldivmod>
 8001c94:	4602      	mov	r2, r0
 8001c96:	460b      	mov	r3, r1
 8001c98:	4613      	mov	r3, r2
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f008 f932 	bl	8009f04 <vTaskDelay>
}
 8001ca0:	bf00      	nop
 8001ca2:	3708      	adds	r7, #8
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08001cac <StepSynchronous>:
    );

    return (res == pdPASS) ? 0 : -1;
}

static int StepSynchronous(void* pPWM, int dir, unsigned int numPulses) {
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b086      	sub	sp, #24
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	60f8      	str	r0, [r7, #12]
 8001cb4:	60b9      	str	r1, [r7, #8]
 8001cb6:	607a      	str	r2, [r7, #4]
  (void)pPWM; // Unused in this implementation

  // Set direction pin
  HAL_GPIO_WritePin(STEP_DIR_GPIO_Port, STEP_DIR_Pin, dir ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	bf14      	ite	ne
 8001cbe:	2301      	movne	r3, #1
 8001cc0:	2300      	moveq	r3, #0
 8001cc2:	b2db      	uxtb	r3, r3
 8001cc4:	461a      	mov	r2, r3
 8001cc6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001cca:	4812      	ldr	r0, [pc, #72]	@ (8001d14 <StepSynchronous+0x68>)
 8001ccc:	f001 ff22 	bl	8003b14 <HAL_GPIO_WritePin>

  // Generate pulses
  for (unsigned int i = 0; i < numPulses; ++i) {
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	617b      	str	r3, [r7, #20]
 8001cd4:	e014      	b.n	8001d00 <StepSynchronous+0x54>
    // Set STEP_PULSE pin high
    HAL_GPIO_WritePin(STEP_PULSE_GPIO_Port, STEP_PULSE_Pin, GPIO_PIN_SET);
 8001cd6:	2201      	movs	r2, #1
 8001cd8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001cdc:	480e      	ldr	r0, [pc, #56]	@ (8001d18 <StepSynchronous+0x6c>)
 8001cde:	f001 ff19 	bl	8003b14 <HAL_GPIO_WritePin>
    StepLibraryDelay(1); // 1 ms High
 8001ce2:	2001      	movs	r0, #1
 8001ce4:	f7ff ff9a 	bl	8001c1c <StepLibraryDelay>

    // Set STEP_PULSE pin low
    HAL_GPIO_WritePin(STEP_PULSE_GPIO_Port, STEP_PULSE_Pin, GPIO_PIN_RESET);
 8001ce8:	2200      	movs	r2, #0
 8001cea:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001cee:	480a      	ldr	r0, [pc, #40]	@ (8001d18 <StepSynchronous+0x6c>)
 8001cf0:	f001 ff10 	bl	8003b14 <HAL_GPIO_WritePin>
    StepLibraryDelay(1); // 1 ms Low
 8001cf4:	2001      	movs	r0, #1
 8001cf6:	f7ff ff91 	bl	8001c1c <StepLibraryDelay>
  for (unsigned int i = 0; i < numPulses; ++i) {
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	617b      	str	r3, [r7, #20]
 8001d00:	697a      	ldr	r2, [r7, #20]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	429a      	cmp	r2, r3
 8001d06:	d3e6      	bcc.n	8001cd6 <StepSynchronous+0x2a>
  }

  return 0; // Success
 8001d08:	2300      	movs	r3, #0
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	3718      	adds	r7, #24
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	40021400 	.word	0x40021400
 8001d18:	40020c00 	.word	0x40020c00

08001d1c <StepperTask>:

void StepperTask(void *pvParameters)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b08e      	sub	sp, #56	@ 0x38
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
    // Allocate memory for the StepperTaskArgs_t structure
    StepperTaskArgs_t* stepperArgs = pvPortMalloc(sizeof(StepperTaskArgs_t));
 8001d24:	2018      	movs	r0, #24
 8001d26:	f000 fe6d 	bl	8002a04 <pvPortMalloc>
 8001d2a:	6378      	str	r0, [r7, #52]	@ 0x34
    if (!stepperArgs) {
 8001d2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d104      	bne.n	8001d3c <StepperTask+0x20>
        printf("Failed to allocate memory for StepperTaskArgs_t\r\n");
 8001d32:	4844      	ldr	r0, [pc, #272]	@ (8001e44 <StepperTask+0x128>)
 8001d34:	f00b fe86 	bl	800da44 <puts>
        Error_Handler();
 8001d38:	f000 fbf3 	bl	8002522 <Error_Handler>
    }

    // Initialize the StepperTaskArgs_t structure
    stepperArgs->pPWM = NULL; // Placeholder for PWM context, if needed
 8001d3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d3e:	2200      	movs	r2, #0
 8001d40:	601a      	str	r2, [r3, #0]
    stepperArgs->dir = 0;     // Default direction
 8001d42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d44:	2200      	movs	r2, #0
 8001d46:	605a      	str	r2, [r3, #4]
    stepperArgs->numPulses = 0;
 8001d48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	609a      	str	r2, [r3, #8]
    stepperArgs->doneClb = NULL;
 8001d4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d50:	2200      	movs	r2, #0
 8001d52:	60da      	str	r2, [r3, #12]
    stepperArgs->h = NULL;
 8001d54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d56:	2200      	movs	r2, #0
 8001d58:	611a      	str	r2, [r3, #16]
    stepperArgs->taskHandle = NULL;
 8001d5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	615a      	str	r2, [r3, #20]

    // Pass all function pointers required by the stepper library
    // to a separate platform abstraction structure
    L6474x_Platform_t p;
    p.malloc     = StepLibraryMalloc;
 8001d60:	4b39      	ldr	r3, [pc, #228]	@ (8001e48 <StepperTask+0x12c>)
 8001d62:	617b      	str	r3, [r7, #20]
    p.free       = StepLibraryFree;
 8001d64:	4b39      	ldr	r3, [pc, #228]	@ (8001e4c <StepperTask+0x130>)
 8001d66:	61bb      	str	r3, [r7, #24]
    p.transfer   = StepDriverSpiTransfer;
 8001d68:	4b39      	ldr	r3, [pc, #228]	@ (8001e50 <StepperTask+0x134>)
 8001d6a:	61fb      	str	r3, [r7, #28]
    p.reset      = StepDriverReset;
 8001d6c:	4b39      	ldr	r3, [pc, #228]	@ (8001e54 <StepperTask+0x138>)
 8001d6e:	623b      	str	r3, [r7, #32]
    p.sleep      = StepLibraryDelay;
 8001d70:	4b39      	ldr	r3, [pc, #228]	@ (8001e58 <StepperTask+0x13c>)
 8001d72:	627b      	str	r3, [r7, #36]	@ 0x24
    //p.stepAsync  = StepTimerAsync;
    p.step       = StepSynchronous;
 8001d74:	4b39      	ldr	r3, [pc, #228]	@ (8001e5c <StepperTask+0x140>)
 8001d76:	62bb      	str	r3, [r7, #40]	@ 0x28
    //p.cancelStep = StepTimerCancelAsync;

    // Now create the handle, passing the stepperArgs as the pPWM parameter
    L6474_Handle_t h = L6474_CreateInstance(&p, NULL, NULL, stepperArgs);
 8001d78:	f107 0014 	add.w	r0, r7, #20
 8001d7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d7e:	2200      	movs	r2, #0
 8001d80:	2100      	movs	r1, #0
 8001d82:	f7ff fbb9 	bl	80014f8 <L6474_CreateInstance>
 8001d86:	6338      	str	r0, [r7, #48]	@ 0x30

    if (h == NULL) {
 8001d88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d108      	bne.n	8001da0 <StepperTask+0x84>
        printf("Failed to create L6474 instance\r\n");
 8001d8e:	4834      	ldr	r0, [pc, #208]	@ (8001e60 <StepperTask+0x144>)
 8001d90:	f00b fe58 	bl	800da44 <puts>
        vPortFree(stepperArgs); // Free memory if instance creation fails
 8001d94:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001d96:	f000 fe43 	bl	8002a20 <vPortFree>
        Error_Handler();
 8001d9a:	f000 fbc2 	bl	8002522 <Error_Handler>
 8001d9e:	e002      	b.n	8001da6 <StepperTask+0x8a>
    } else {
        printf("Stepper motor instance created\r\n");
 8001da0:	4830      	ldr	r0, [pc, #192]	@ (8001e64 <StepperTask+0x148>)
 8001da2:	f00b fe4f 	bl	800da44 <puts>
    }

    stepperArgs->h = h; // Store the handle in the arguments structure
 8001da6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001da8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001daa:	611a      	str	r2, [r3, #16]

    int result = 0;
 8001dac:	2300      	movs	r3, #0
 8001dae:	62fb      	str	r3, [r7, #44]	@ 0x2c

    // Create base parameter structure
    L6474_BaseParameter_t baseParam = {
 8001db0:	4a2d      	ldr	r2, [pc, #180]	@ (8001e68 <StepperTask+0x14c>)
 8001db2:	f107 030c 	add.w	r3, r7, #12
 8001db6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001dba:	6018      	str	r0, [r3, #0]
 8001dbc:	3304      	adds	r3, #4
 8001dbe:	8019      	strh	r1, [r3, #0]
        .TorqueVal  = 80,              // 80% des max. Drehmoments
        .TFast      = 5                // s  Schaltzeitoptimierung
    };

    // Set default base parameters
    result |= L6474_SetBaseParameter(&baseParam);
 8001dc0:	f107 030c 	add.w	r3, r7, #12
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f7ff fc28 	bl	800161a <L6474_SetBaseParameter>
 8001dca:	4602      	mov	r2, r0
 8001dcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	62fb      	str	r3, [r7, #44]	@ 0x2c

    // Initialize the driver with the base parameters
    result |= L6474_Initialize(h, &baseParam);
 8001dd2:	f107 030c 	add.w	r3, r7, #12
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001dda:	f7ff fc41 	bl	8001660 <L6474_Initialize>
 8001dde:	4602      	mov	r2, r0
 8001de0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001de2:	4313      	orrs	r3, r2
 8001de4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    result |= L6474_SetPowerOutputs(h, 1);
 8001de6:	2101      	movs	r1, #1
 8001de8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001dea:	f7ff fdcf 	bl	800198c <L6474_SetPowerOutputs>
 8001dee:	4602      	mov	r2, r0
 8001df0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001df2:	4313      	orrs	r3, r2
 8001df4:	62fb      	str	r3, [r7, #44]	@ 0x2c

    // In case we have no error, we can enable the drivers
    // and then we step a bit
    if (result == 0) {
 8001df6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d113      	bne.n	8001e24 <StepperTask+0x108>
        result |= L6474_StepIncremental(h, 1000);
 8001dfc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001e00:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001e02:	f7ff fe03 	bl	8001a0c <L6474_StepIncremental>
 8001e06:	4602      	mov	r2, r0
 8001e08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        if (result == 0) {
 8001e0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d103      	bne.n	8001e1c <StepperTask+0x100>
            printf("Stepper motor moved 1000 steps\r\n");
 8001e14:	4815      	ldr	r0, [pc, #84]	@ (8001e6c <StepperTask+0x150>)
 8001e16:	f00b fe15 	bl	800da44 <puts>
 8001e1a:	e009      	b.n	8001e30 <StepperTask+0x114>
        } else {
            printf("Error during step operation\r\n");
 8001e1c:	4814      	ldr	r0, [pc, #80]	@ (8001e70 <StepperTask+0x154>)
 8001e1e:	f00b fe11 	bl	800da44 <puts>
 8001e22:	e005      	b.n	8001e30 <StepperTask+0x114>
        }
    } else {
        // Error handling
        printf("Error during initialization: %d\r\n", result);
 8001e24:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001e26:	4813      	ldr	r0, [pc, #76]	@ (8001e74 <StepperTask+0x158>)
 8001e28:	f00b fda4 	bl	800d974 <iprintf>
        Error_Handler();
 8001e2c:	f000 fb79 	bl	8002522 <Error_Handler>
    }

    // Free the memory for stepperArgs after use
    vPortFree(stepperArgs);
 8001e30:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001e32:	f000 fdf5 	bl	8002a20 <vPortFree>

    // Delete the task after initialization
    vTaskDelete(NULL);
 8001e36:	2000      	movs	r0, #0
 8001e38:	f007 ffba 	bl	8009db0 <vTaskDelete>
}
 8001e3c:	bf00      	nop
 8001e3e:	3738      	adds	r7, #56	@ 0x38
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}
 8001e44:	08010578 	.word	0x08010578
 8001e48:	08001b07 	.word	0x08001b07
 8001e4c:	08001b1f 	.word	0x08001b1f
 8001e50:	08001b35 	.word	0x08001b35
 8001e54:	08001bed 	.word	0x08001bed
 8001e58:	08001c1d 	.word	0x08001c1d
 8001e5c:	08001cad 	.word	0x08001cad
 8001e60:	080105ac 	.word	0x080105ac
 8001e64:	080105d0 	.word	0x080105d0
 8001e68:	08010654 	.word	0x08010654
 8001e6c:	080105f0 	.word	0x080105f0
 8001e70:	08010610 	.word	0x08010610
 8001e74:	08010630 	.word	0x08010630

08001e78 <main>:


int main(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b082      	sub	sp, #8
 8001e7c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */
  
  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001e7e:	f000 fb11 	bl	80024a4 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e82:	f000 ff8a 	bl	8002d9a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e86:	f000 f82b 	bl	8001ee0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e8a:	f000 f97f 	bl	800218c <MX_GPIO_Init>
  MX_SPI1_Init();
 8001e8e:	f000 f88d 	bl	8001fac <MX_SPI1_Init>
  MX_USART3_UART_Init();
 8001e92:	f000 f94b 	bl	800212c <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8001e96:	f000 f8c7 	bl	8002028 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */


  // Create the task
  if (xTaskCreate(StepperTask, "StepperTask", 256, NULL, tskIDLE_PRIORITY + 1, NULL) != pdPASS) {
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	9301      	str	r3, [sp, #4]
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	9300      	str	r3, [sp, #0]
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001ea8:	4909      	ldr	r1, [pc, #36]	@ (8001ed0 <main+0x58>)
 8001eaa:	480a      	ldr	r0, [pc, #40]	@ (8001ed4 <main+0x5c>)
 8001eac:	f007 fe0e 	bl	8009acc <xTaskCreate>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	2b01      	cmp	r3, #1
 8001eb4:	d004      	beq.n	8001ec0 <main+0x48>
      printf("Failed to create StepperTask\r\n");
 8001eb6:	4808      	ldr	r0, [pc, #32]	@ (8001ed8 <main+0x60>)
 8001eb8:	f00b fdc4 	bl	800da44 <puts>
      Error_Handler();
 8001ebc:	f000 fb31 	bl	8002522 <Error_Handler>
  }

  printf("Hallo Welt\r\n");
 8001ec0:	4806      	ldr	r0, [pc, #24]	@ (8001edc <main+0x64>)
 8001ec2:	f00b fdbf 	bl	800da44 <puts>
  (void)CapabilityFunc;
  vTaskStartScheduler();
 8001ec6:	f008 f8a5 	bl	800a014 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001eca:	bf00      	nop
 8001ecc:	e7fd      	b.n	8001eca <main+0x52>
 8001ece:	bf00      	nop
 8001ed0:	0801056c 	.word	0x0801056c
 8001ed4:	08001d1d 	.word	0x08001d1d
 8001ed8:	0801065c 	.word	0x0801065c
 8001edc:	0801067c 	.word	0x0801067c

08001ee0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b094      	sub	sp, #80	@ 0x50
 8001ee4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ee6:	f107 0320 	add.w	r3, r7, #32
 8001eea:	2230      	movs	r2, #48	@ 0x30
 8001eec:	2100      	movs	r1, #0
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f00b feaa 	bl	800dc48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ef4:	f107 030c 	add.w	r3, r7, #12
 8001ef8:	2200      	movs	r2, #0
 8001efa:	601a      	str	r2, [r3, #0]
 8001efc:	605a      	str	r2, [r3, #4]
 8001efe:	609a      	str	r2, [r3, #8]
 8001f00:	60da      	str	r2, [r3, #12]
 8001f02:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f04:	4b27      	ldr	r3, [pc, #156]	@ (8001fa4 <SystemClock_Config+0xc4>)
 8001f06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f08:	4a26      	ldr	r2, [pc, #152]	@ (8001fa4 <SystemClock_Config+0xc4>)
 8001f0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f0e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f10:	4b24      	ldr	r3, [pc, #144]	@ (8001fa4 <SystemClock_Config+0xc4>)
 8001f12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f18:	60bb      	str	r3, [r7, #8]
 8001f1a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f1c:	4b22      	ldr	r3, [pc, #136]	@ (8001fa8 <SystemClock_Config+0xc8>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a21      	ldr	r2, [pc, #132]	@ (8001fa8 <SystemClock_Config+0xc8>)
 8001f22:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001f26:	6013      	str	r3, [r2, #0]
 8001f28:	4b1f      	ldr	r3, [pc, #124]	@ (8001fa8 <SystemClock_Config+0xc8>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001f30:	607b      	str	r3, [r7, #4]
 8001f32:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001f34:	2302      	movs	r3, #2
 8001f36:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001f3c:	2310      	movs	r3, #16
 8001f3e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f40:	2302      	movs	r3, #2
 8001f42:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001f44:	2300      	movs	r3, #0
 8001f46:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001f48:	2308      	movs	r3, #8
 8001f4a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001f4c:	23b4      	movs	r3, #180	@ 0xb4
 8001f4e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001f50:	2302      	movs	r3, #2
 8001f52:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001f54:	2302      	movs	r3, #2
 8001f56:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f58:	f107 0320 	add.w	r3, r7, #32
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f001 fe05 	bl	8003b6c <HAL_RCC_OscConfig>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d001      	beq.n	8001f6c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001f68:	f000 fadb 	bl	8002522 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f6c:	230f      	movs	r3, #15
 8001f6e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f70:	2302      	movs	r3, #2
 8001f72:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f74:	2300      	movs	r3, #0
 8001f76:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001f78:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001f7c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001f7e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f82:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001f84:	f107 030c 	add.w	r3, r7, #12
 8001f88:	2105      	movs	r1, #5
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f002 f948 	bl	8004220 <HAL_RCC_ClockConfig>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d001      	beq.n	8001f9a <SystemClock_Config+0xba>
  {
    Error_Handler();
 8001f96:	f000 fac4 	bl	8002522 <Error_Handler>
  }
}
 8001f9a:	bf00      	nop
 8001f9c:	3750      	adds	r7, #80	@ 0x50
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	40023800 	.word	0x40023800
 8001fa8:	40007000 	.word	0x40007000

08001fac <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001fb0:	4b1b      	ldr	r3, [pc, #108]	@ (8002020 <MX_SPI1_Init+0x74>)
 8001fb2:	4a1c      	ldr	r2, [pc, #112]	@ (8002024 <MX_SPI1_Init+0x78>)
 8001fb4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001fb6:	4b1a      	ldr	r3, [pc, #104]	@ (8002020 <MX_SPI1_Init+0x74>)
 8001fb8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001fbc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001fbe:	4b18      	ldr	r3, [pc, #96]	@ (8002020 <MX_SPI1_Init+0x74>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001fc4:	4b16      	ldr	r3, [pc, #88]	@ (8002020 <MX_SPI1_Init+0x74>)
 8001fc6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001fca:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001fcc:	4b14      	ldr	r3, [pc, #80]	@ (8002020 <MX_SPI1_Init+0x74>)
 8001fce:	2202      	movs	r2, #2
 8001fd0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001fd2:	4b13      	ldr	r3, [pc, #76]	@ (8002020 <MX_SPI1_Init+0x74>)
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001fd8:	4b11      	ldr	r3, [pc, #68]	@ (8002020 <MX_SPI1_Init+0x74>)
 8001fda:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001fde:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001fe0:	4b0f      	ldr	r3, [pc, #60]	@ (8002020 <MX_SPI1_Init+0x74>)
 8001fe2:	2220      	movs	r2, #32
 8001fe4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001fe6:	4b0e      	ldr	r3, [pc, #56]	@ (8002020 <MX_SPI1_Init+0x74>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001fec:	4b0c      	ldr	r3, [pc, #48]	@ (8002020 <MX_SPI1_Init+0x74>)
 8001fee:	2200      	movs	r2, #0
 8001ff0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ff2:	4b0b      	ldr	r3, [pc, #44]	@ (8002020 <MX_SPI1_Init+0x74>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001ff8:	4b09      	ldr	r3, [pc, #36]	@ (8002020 <MX_SPI1_Init+0x74>)
 8001ffa:	2207      	movs	r2, #7
 8001ffc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001ffe:	4b08      	ldr	r3, [pc, #32]	@ (8002020 <MX_SPI1_Init+0x74>)
 8002000:	2200      	movs	r2, #0
 8002002:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002004:	4b06      	ldr	r3, [pc, #24]	@ (8002020 <MX_SPI1_Init+0x74>)
 8002006:	2200      	movs	r2, #0
 8002008:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800200a:	4805      	ldr	r0, [pc, #20]	@ (8002020 <MX_SPI1_Init+0x74>)
 800200c:	f003 fb8e 	bl	800572c <HAL_SPI_Init>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d001      	beq.n	800201a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002016:	f000 fa84 	bl	8002522 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800201a:	bf00      	nop
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	200001f8 	.word	0x200001f8
 8002024:	40013000 	.word	0x40013000

08002028 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b08e      	sub	sp, #56	@ 0x38
 800202c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800202e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002032:	2200      	movs	r2, #0
 8002034:	601a      	str	r2, [r3, #0]
 8002036:	605a      	str	r2, [r3, #4]
 8002038:	609a      	str	r2, [r3, #8]
 800203a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800203c:	f107 031c 	add.w	r3, r7, #28
 8002040:	2200      	movs	r2, #0
 8002042:	601a      	str	r2, [r3, #0]
 8002044:	605a      	str	r2, [r3, #4]
 8002046:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002048:	463b      	mov	r3, r7
 800204a:	2200      	movs	r2, #0
 800204c:	601a      	str	r2, [r3, #0]
 800204e:	605a      	str	r2, [r3, #4]
 8002050:	609a      	str	r2, [r3, #8]
 8002052:	60da      	str	r2, [r3, #12]
 8002054:	611a      	str	r2, [r3, #16]
 8002056:	615a      	str	r2, [r3, #20]
 8002058:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800205a:	4b33      	ldr	r3, [pc, #204]	@ (8002128 <MX_TIM2_Init+0x100>)
 800205c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002060:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002062:	4b31      	ldr	r3, [pc, #196]	@ (8002128 <MX_TIM2_Init+0x100>)
 8002064:	2200      	movs	r2, #0
 8002066:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002068:	4b2f      	ldr	r3, [pc, #188]	@ (8002128 <MX_TIM2_Init+0x100>)
 800206a:	2200      	movs	r2, #0
 800206c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4499;
 800206e:	4b2e      	ldr	r3, [pc, #184]	@ (8002128 <MX_TIM2_Init+0x100>)
 8002070:	f241 1293 	movw	r2, #4499	@ 0x1193
 8002074:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002076:	4b2c      	ldr	r3, [pc, #176]	@ (8002128 <MX_TIM2_Init+0x100>)
 8002078:	2200      	movs	r2, #0
 800207a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800207c:	4b2a      	ldr	r3, [pc, #168]	@ (8002128 <MX_TIM2_Init+0x100>)
 800207e:	2200      	movs	r2, #0
 8002080:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002082:	4829      	ldr	r0, [pc, #164]	@ (8002128 <MX_TIM2_Init+0x100>)
 8002084:	f004 fa34 	bl	80064f0 <HAL_TIM_Base_Init>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800208e:	f000 fa48 	bl	8002522 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002092:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002096:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002098:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800209c:	4619      	mov	r1, r3
 800209e:	4822      	ldr	r0, [pc, #136]	@ (8002128 <MX_TIM2_Init+0x100>)
 80020a0:	f004 fed8 	bl	8006e54 <HAL_TIM_ConfigClockSource>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d001      	beq.n	80020ae <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80020aa:	f000 fa3a 	bl	8002522 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80020ae:	481e      	ldr	r0, [pc, #120]	@ (8002128 <MX_TIM2_Init+0x100>)
 80020b0:	f004 fb3e 	bl	8006730 <HAL_TIM_PWM_Init>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d001      	beq.n	80020be <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80020ba:	f000 fa32 	bl	8002522 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020be:	2300      	movs	r3, #0
 80020c0:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020c2:	2300      	movs	r3, #0
 80020c4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80020c6:	f107 031c 	add.w	r3, r7, #28
 80020ca:	4619      	mov	r1, r3
 80020cc:	4816      	ldr	r0, [pc, #88]	@ (8002128 <MX_TIM2_Init+0x100>)
 80020ce:	f005 fe41 	bl	8007d54 <HAL_TIMEx_MasterConfigSynchronization>
 80020d2:	4603      	mov	r3, r0
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d001      	beq.n	80020dc <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80020d8:	f000 fa23 	bl	8002522 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80020dc:	2360      	movs	r3, #96	@ 0x60
 80020de:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80020e0:	2300      	movs	r3, #0
 80020e2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020e4:	2300      	movs	r3, #0
 80020e6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020e8:	2300      	movs	r3, #0
 80020ea:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80020ec:	463b      	mov	r3, r7
 80020ee:	2208      	movs	r2, #8
 80020f0:	4619      	mov	r1, r3
 80020f2:	480d      	ldr	r0, [pc, #52]	@ (8002128 <MX_TIM2_Init+0x100>)
 80020f4:	f004 fc46 	bl	8006984 <HAL_TIM_PWM_ConfigChannel>
 80020f8:	4603      	mov	r3, r0
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d001      	beq.n	8002102 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80020fe:	f000 fa10 	bl	8002522 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002102:	463b      	mov	r3, r7
 8002104:	220c      	movs	r2, #12
 8002106:	4619      	mov	r1, r3
 8002108:	4807      	ldr	r0, [pc, #28]	@ (8002128 <MX_TIM2_Init+0x100>)
 800210a:	f004 fc3b 	bl	8006984 <HAL_TIM_PWM_ConfigChannel>
 800210e:	4603      	mov	r3, r0
 8002110:	2b00      	cmp	r3, #0
 8002112:	d001      	beq.n	8002118 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8002114:	f000 fa05 	bl	8002522 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002118:	4803      	ldr	r0, [pc, #12]	@ (8002128 <MX_TIM2_Init+0x100>)
 800211a:	f000 fd3f 	bl	8002b9c <HAL_TIM_MspPostInit>

}
 800211e:	bf00      	nop
 8002120:	3738      	adds	r7, #56	@ 0x38
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	2000025c 	.word	0x2000025c

0800212c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002130:	4b14      	ldr	r3, [pc, #80]	@ (8002184 <MX_USART3_UART_Init+0x58>)
 8002132:	4a15      	ldr	r2, [pc, #84]	@ (8002188 <MX_USART3_UART_Init+0x5c>)
 8002134:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002136:	4b13      	ldr	r3, [pc, #76]	@ (8002184 <MX_USART3_UART_Init+0x58>)
 8002138:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800213c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800213e:	4b11      	ldr	r3, [pc, #68]	@ (8002184 <MX_USART3_UART_Init+0x58>)
 8002140:	2200      	movs	r2, #0
 8002142:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002144:	4b0f      	ldr	r3, [pc, #60]	@ (8002184 <MX_USART3_UART_Init+0x58>)
 8002146:	2200      	movs	r2, #0
 8002148:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800214a:	4b0e      	ldr	r3, [pc, #56]	@ (8002184 <MX_USART3_UART_Init+0x58>)
 800214c:	2200      	movs	r2, #0
 800214e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002150:	4b0c      	ldr	r3, [pc, #48]	@ (8002184 <MX_USART3_UART_Init+0x58>)
 8002152:	220c      	movs	r2, #12
 8002154:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002156:	4b0b      	ldr	r3, [pc, #44]	@ (8002184 <MX_USART3_UART_Init+0x58>)
 8002158:	2200      	movs	r2, #0
 800215a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800215c:	4b09      	ldr	r3, [pc, #36]	@ (8002184 <MX_USART3_UART_Init+0x58>)
 800215e:	2200      	movs	r2, #0
 8002160:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002162:	4b08      	ldr	r3, [pc, #32]	@ (8002184 <MX_USART3_UART_Init+0x58>)
 8002164:	2200      	movs	r2, #0
 8002166:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002168:	4b06      	ldr	r3, [pc, #24]	@ (8002184 <MX_USART3_UART_Init+0x58>)
 800216a:	2200      	movs	r2, #0
 800216c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800216e:	4805      	ldr	r0, [pc, #20]	@ (8002184 <MX_USART3_UART_Init+0x58>)
 8002170:	f005 ff48 	bl	8008004 <HAL_UART_Init>
 8002174:	4603      	mov	r3, r0
 8002176:	2b00      	cmp	r3, #0
 8002178:	d001      	beq.n	800217e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800217a:	f000 f9d2 	bl	8002522 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800217e:	bf00      	nop
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	200002a8 	.word	0x200002a8
 8002188:	40004800 	.word	0x40004800

0800218c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b08c      	sub	sp, #48	@ 0x30
 8002190:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002192:	f107 031c 	add.w	r3, r7, #28
 8002196:	2200      	movs	r2, #0
 8002198:	601a      	str	r2, [r3, #0]
 800219a:	605a      	str	r2, [r3, #4]
 800219c:	609a      	str	r2, [r3, #8]
 800219e:	60da      	str	r2, [r3, #12]
 80021a0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021a2:	4b81      	ldr	r3, [pc, #516]	@ (80023a8 <MX_GPIO_Init+0x21c>)
 80021a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a6:	4a80      	ldr	r2, [pc, #512]	@ (80023a8 <MX_GPIO_Init+0x21c>)
 80021a8:	f043 0304 	orr.w	r3, r3, #4
 80021ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80021ae:	4b7e      	ldr	r3, [pc, #504]	@ (80023a8 <MX_GPIO_Init+0x21c>)
 80021b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021b2:	f003 0304 	and.w	r3, r3, #4
 80021b6:	61bb      	str	r3, [r7, #24]
 80021b8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021ba:	4b7b      	ldr	r3, [pc, #492]	@ (80023a8 <MX_GPIO_Init+0x21c>)
 80021bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021be:	4a7a      	ldr	r2, [pc, #488]	@ (80023a8 <MX_GPIO_Init+0x21c>)
 80021c0:	f043 0301 	orr.w	r3, r3, #1
 80021c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80021c6:	4b78      	ldr	r3, [pc, #480]	@ (80023a8 <MX_GPIO_Init+0x21c>)
 80021c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ca:	f003 0301 	and.w	r3, r3, #1
 80021ce:	617b      	str	r3, [r7, #20]
 80021d0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021d2:	4b75      	ldr	r3, [pc, #468]	@ (80023a8 <MX_GPIO_Init+0x21c>)
 80021d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021d6:	4a74      	ldr	r2, [pc, #464]	@ (80023a8 <MX_GPIO_Init+0x21c>)
 80021d8:	f043 0302 	orr.w	r3, r3, #2
 80021dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80021de:	4b72      	ldr	r3, [pc, #456]	@ (80023a8 <MX_GPIO_Init+0x21c>)
 80021e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021e2:	f003 0302 	and.w	r3, r3, #2
 80021e6:	613b      	str	r3, [r7, #16]
 80021e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80021ea:	4b6f      	ldr	r3, [pc, #444]	@ (80023a8 <MX_GPIO_Init+0x21c>)
 80021ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ee:	4a6e      	ldr	r2, [pc, #440]	@ (80023a8 <MX_GPIO_Init+0x21c>)
 80021f0:	f043 0320 	orr.w	r3, r3, #32
 80021f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80021f6:	4b6c      	ldr	r3, [pc, #432]	@ (80023a8 <MX_GPIO_Init+0x21c>)
 80021f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021fa:	f003 0320 	and.w	r3, r3, #32
 80021fe:	60fb      	str	r3, [r7, #12]
 8002200:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002202:	4b69      	ldr	r3, [pc, #420]	@ (80023a8 <MX_GPIO_Init+0x21c>)
 8002204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002206:	4a68      	ldr	r2, [pc, #416]	@ (80023a8 <MX_GPIO_Init+0x21c>)
 8002208:	f043 0310 	orr.w	r3, r3, #16
 800220c:	6313      	str	r3, [r2, #48]	@ 0x30
 800220e:	4b66      	ldr	r3, [pc, #408]	@ (80023a8 <MX_GPIO_Init+0x21c>)
 8002210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002212:	f003 0310 	and.w	r3, r3, #16
 8002216:	60bb      	str	r3, [r7, #8]
 8002218:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800221a:	4b63      	ldr	r3, [pc, #396]	@ (80023a8 <MX_GPIO_Init+0x21c>)
 800221c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800221e:	4a62      	ldr	r2, [pc, #392]	@ (80023a8 <MX_GPIO_Init+0x21c>)
 8002220:	f043 0308 	orr.w	r3, r3, #8
 8002224:	6313      	str	r3, [r2, #48]	@ 0x30
 8002226:	4b60      	ldr	r3, [pc, #384]	@ (80023a8 <MX_GPIO_Init+0x21c>)
 8002228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800222a:	f003 0308 	and.w	r3, r3, #8
 800222e:	607b      	str	r3, [r7, #4]
 8002230:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_GREEN_Pin|LED_RED_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 8002232:	2200      	movs	r2, #0
 8002234:	f244 0181 	movw	r1, #16513	@ 0x4081
 8002238:	485c      	ldr	r0, [pc, #368]	@ (80023ac <MX_GPIO_Init+0x220>)
 800223a:	f001 fc6b 	bl	8003b14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, STEP_RSTN_Pin|STEP_DIR_Pin, GPIO_PIN_RESET);
 800223e:	2200      	movs	r2, #0
 8002240:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8002244:	485a      	ldr	r0, [pc, #360]	@ (80023b0 <MX_GPIO_Init+0x224>)
 8002246:	f001 fc65 	bl	8003b14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, SPINDLE_ENA_L_Pin|SPINDLE_ENA_R_Pin, GPIO_PIN_RESET);
 800224a:	2200      	movs	r2, #0
 800224c:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8002250:	4858      	ldr	r0, [pc, #352]	@ (80023b4 <MX_GPIO_Init+0x228>)
 8002252:	f001 fc5f 	bl	8003b14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STEP_SPI_CS_GPIO_Port, STEP_SPI_CS_Pin, GPIO_PIN_SET);
 8002256:	2201      	movs	r2, #1
 8002258:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800225c:	4856      	ldr	r0, [pc, #344]	@ (80023b8 <MX_GPIO_Init+0x22c>)
 800225e:	f001 fc59 	bl	8003b14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STEP_PULSE_GPIO_Port, STEP_PULSE_Pin, GPIO_PIN_RESET);
 8002262:	2200      	movs	r2, #0
 8002264:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002268:	4853      	ldr	r0, [pc, #332]	@ (80023b8 <MX_GPIO_Init+0x22c>)
 800226a:	f001 fc53 	bl	8003b14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USR_BUTTON_Pin */
  GPIO_InitStruct.Pin = USR_BUTTON_Pin;
 800226e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002272:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002274:	2300      	movs	r3, #0
 8002276:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002278:	2300      	movs	r3, #0
 800227a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USR_BUTTON_GPIO_Port, &GPIO_InitStruct);
 800227c:	f107 031c 	add.w	r3, r7, #28
 8002280:	4619      	mov	r1, r3
 8002282:	484e      	ldr	r0, [pc, #312]	@ (80023bc <MX_GPIO_Init+0x230>)
 8002284:	f001 f8d6 	bl	8003434 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPINDLE_SI_R_Pin */
  GPIO_InitStruct.Pin = SPINDLE_SI_R_Pin;
 8002288:	2301      	movs	r3, #1
 800228a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800228c:	2300      	movs	r3, #0
 800228e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002290:	2300      	movs	r3, #0
 8002292:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(SPINDLE_SI_R_GPIO_Port, &GPIO_InitStruct);
 8002294:	f107 031c 	add.w	r3, r7, #28
 8002298:	4619      	mov	r1, r3
 800229a:	4849      	ldr	r0, [pc, #292]	@ (80023c0 <MX_GPIO_Init+0x234>)
 800229c:	f001 f8ca 	bl	8003434 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_GREEN_Pin LED_RED_Pin LED_BLUE_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_RED_Pin|LED_BLUE_Pin;
 80022a0:	f244 0381 	movw	r3, #16513	@ 0x4081
 80022a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022a6:	2301      	movs	r3, #1
 80022a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022aa:	2300      	movs	r3, #0
 80022ac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ae:	2300      	movs	r3, #0
 80022b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022b2:	f107 031c 	add.w	r3, r7, #28
 80022b6:	4619      	mov	r1, r3
 80022b8:	483c      	ldr	r0, [pc, #240]	@ (80023ac <MX_GPIO_Init+0x220>)
 80022ba:	f001 f8bb 	bl	8003434 <HAL_GPIO_Init>

  /*Configure GPIO pin : STEP_RSTN_Pin */
  GPIO_InitStruct.Pin = STEP_RSTN_Pin;
 80022be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80022c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022c4:	2301      	movs	r3, #1
 80022c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c8:	2300      	movs	r3, #0
 80022ca:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022cc:	2300      	movs	r3, #0
 80022ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(STEP_RSTN_GPIO_Port, &GPIO_InitStruct);
 80022d0:	f107 031c 	add.w	r3, r7, #28
 80022d4:	4619      	mov	r1, r3
 80022d6:	4836      	ldr	r0, [pc, #216]	@ (80023b0 <MX_GPIO_Init+0x224>)
 80022d8:	f001 f8ac 	bl	8003434 <HAL_GPIO_Init>

  /*Configure GPIO pin : STEP_DIR_Pin */
  GPIO_InitStruct.Pin = STEP_DIR_Pin;
 80022dc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80022e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022e2:	2301      	movs	r3, #1
 80022e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e6:	2300      	movs	r3, #0
 80022e8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022ea:	2303      	movs	r3, #3
 80022ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(STEP_DIR_GPIO_Port, &GPIO_InitStruct);
 80022ee:	f107 031c 	add.w	r3, r7, #28
 80022f2:	4619      	mov	r1, r3
 80022f4:	482e      	ldr	r0, [pc, #184]	@ (80023b0 <MX_GPIO_Init+0x224>)
 80022f6:	f001 f89d 	bl	8003434 <HAL_GPIO_Init>

  /*Configure GPIO pin : STEP_FLAG_Pin */
  GPIO_InitStruct.Pin = STEP_FLAG_Pin;
 80022fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80022fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002300:	2300      	movs	r3, #0
 8002302:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002304:	2301      	movs	r3, #1
 8002306:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(STEP_FLAG_GPIO_Port, &GPIO_InitStruct);
 8002308:	f107 031c 	add.w	r3, r7, #28
 800230c:	4619      	mov	r1, r3
 800230e:	4828      	ldr	r0, [pc, #160]	@ (80023b0 <MX_GPIO_Init+0x224>)
 8002310:	f001 f890 	bl	8003434 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPINDLE_ENA_L_Pin SPINDLE_ENA_R_Pin */
  GPIO_InitStruct.Pin = SPINDLE_ENA_L_Pin|SPINDLE_ENA_R_Pin;
 8002314:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002318:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800231a:	2301      	movs	r3, #1
 800231c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800231e:	2300      	movs	r3, #0
 8002320:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002322:	2300      	movs	r3, #0
 8002324:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002326:	f107 031c 	add.w	r3, r7, #28
 800232a:	4619      	mov	r1, r3
 800232c:	4821      	ldr	r0, [pc, #132]	@ (80023b4 <MX_GPIO_Init+0x228>)
 800232e:	f001 f881 	bl	8003434 <HAL_GPIO_Init>

  /*Configure GPIO pin : STEP_SPI_CS_Pin */
  GPIO_InitStruct.Pin = STEP_SPI_CS_Pin;
 8002332:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002336:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002338:	2301      	movs	r3, #1
 800233a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800233c:	2300      	movs	r3, #0
 800233e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002340:	2303      	movs	r3, #3
 8002342:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(STEP_SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8002344:	f107 031c 	add.w	r3, r7, #28
 8002348:	4619      	mov	r1, r3
 800234a:	481b      	ldr	r0, [pc, #108]	@ (80023b8 <MX_GPIO_Init+0x22c>)
 800234c:	f001 f872 	bl	8003434 <HAL_GPIO_Init>

  /*Configure GPIO pin : STEP_PULSE_Pin */
  GPIO_InitStruct.Pin = STEP_PULSE_Pin;
 8002350:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002354:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002356:	2301      	movs	r3, #1
 8002358:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800235a:	2300      	movs	r3, #0
 800235c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800235e:	2300      	movs	r3, #0
 8002360:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(STEP_PULSE_GPIO_Port, &GPIO_InitStruct);
 8002362:	f107 031c 	add.w	r3, r7, #28
 8002366:	4619      	mov	r1, r3
 8002368:	4813      	ldr	r0, [pc, #76]	@ (80023b8 <MX_GPIO_Init+0x22c>)
 800236a:	f001 f863 	bl	8003434 <HAL_GPIO_Init>

  /*Configure GPIO pins : REFERENCE_MARK_Pin LIMIT_SWITCH_Pin */
  GPIO_InitStruct.Pin = REFERENCE_MARK_Pin|LIMIT_SWITCH_Pin;
 800236e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002372:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002374:	2300      	movs	r3, #0
 8002376:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002378:	2300      	movs	r3, #0
 800237a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800237c:	f107 031c 	add.w	r3, r7, #28
 8002380:	4619      	mov	r1, r3
 8002382:	480a      	ldr	r0, [pc, #40]	@ (80023ac <MX_GPIO_Init+0x220>)
 8002384:	f001 f856 	bl	8003434 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPINDLE_SI_L_Pin */
  GPIO_InitStruct.Pin = SPINDLE_SI_L_Pin;
 8002388:	2301      	movs	r3, #1
 800238a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800238c:	2300      	movs	r3, #0
 800238e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002390:	2300      	movs	r3, #0
 8002392:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(SPINDLE_SI_L_GPIO_Port, &GPIO_InitStruct);
 8002394:	f107 031c 	add.w	r3, r7, #28
 8002398:	4619      	mov	r1, r3
 800239a:	4806      	ldr	r0, [pc, #24]	@ (80023b4 <MX_GPIO_Init+0x228>)
 800239c:	f001 f84a 	bl	8003434 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80023a0:	bf00      	nop
 80023a2:	3730      	adds	r7, #48	@ 0x30
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}
 80023a8:	40023800 	.word	0x40023800
 80023ac:	40020400 	.word	0x40020400
 80023b0:	40021400 	.word	0x40021400
 80023b4:	40021000 	.word	0x40021000
 80023b8:	40020c00 	.word	0x40020c00
 80023bc:	40020800 	.word	0x40020800
 80023c0:	40020000 	.word	0x40020000

080023c4 <vAssertCalled>:

/* USER CODE BEGIN 4 */
void vAssertCalled( const char * const pcFileName, unsigned long ulLine )
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b084      	sub	sp, #16
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
 80023cc:	6039      	str	r1, [r7, #0]
volatile uint32_t ulSetToNonZeroInDebuggerToContinue = 0;
 80023ce:	2300      	movs	r3, #0
 80023d0:	60fb      	str	r3, [r7, #12]

    /* Parameters are not used. */
    ( void ) ulLine;
    ( void ) pcFileName;

    taskENTER_CRITICAL();
 80023d2:	f009 fb05 	bl	800b9e0 <vPortEnterCritical>
    {
        /* You can step out of this function to debug the assertion by using
        the debugger to set ulSetToNonZeroInDebuggerToContinue to a non-zero
        value. */
        while( ulSetToNonZeroInDebuggerToContinue == 0 )
 80023d6:	bf00      	nop
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d0fc      	beq.n	80023d8 <vAssertCalled+0x14>
        {
        }
    }
    taskEXIT_CRITICAL();
 80023de:	f009 fb37 	bl	800ba50 <vPortExitCritical>
}
 80023e2:	bf00      	nop
 80023e4:	3710      	adds	r7, #16
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
	...

080023ec <__stdout_put_char>:

int __stdout_put_char(int ch)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b085      	sub	sp, #20
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
	uint8_t val = ch;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	73fb      	strb	r3, [r7, #15]
	while((huart3.Instance->ISR & UART_FLAG_TXE) == 0);
 80023f8:	bf00      	nop
 80023fa:	4b0d      	ldr	r3, [pc, #52]	@ (8002430 <__stdout_put_char+0x44>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	69db      	ldr	r3, [r3, #28]
 8002400:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002404:	2b00      	cmp	r3, #0
 8002406:	d0f8      	beq.n	80023fa <__stdout_put_char+0xe>
	huart3.Instance->TDR = val;
 8002408:	4b09      	ldr	r3, [pc, #36]	@ (8002430 <__stdout_put_char+0x44>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	7bfa      	ldrb	r2, [r7, #15]
 800240e:	629a      	str	r2, [r3, #40]	@ 0x28
	while((huart3.Instance->ISR & UART_FLAG_TC) == 0);
 8002410:	bf00      	nop
 8002412:	4b07      	ldr	r3, [pc, #28]	@ (8002430 <__stdout_put_char+0x44>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	69db      	ldr	r3, [r3, #28]
 8002418:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800241c:	2b00      	cmp	r3, #0
 800241e:	d0f8      	beq.n	8002412 <__stdout_put_char+0x26>
	return 0;
 8002420:	2300      	movs	r3, #0
}
 8002422:	4618      	mov	r0, r3
 8002424:	3714      	adds	r7, #20
 8002426:	46bd      	mov	sp, r7
 8002428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242c:	4770      	bx	lr
 800242e:	bf00      	nop
 8002430:	200002a8 	.word	0x200002a8

08002434 <__stdin_get_char>:

int __stdin_get_char(void)
{
 8002434:	b480      	push	{r7}
 8002436:	af00      	add	r7, sp, #0
	if (huart3.Instance->ISR & UART_FLAG_ORE)
 8002438:	4b19      	ldr	r3, [pc, #100]	@ (80024a0 <__stdin_get_char+0x6c>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	69db      	ldr	r3, [r3, #28]
 800243e:	f003 0308 	and.w	r3, r3, #8
 8002442:	2b00      	cmp	r3, #0
 8002444:	d003      	beq.n	800244e <__stdin_get_char+0x1a>
		huart3.Instance->ICR = UART_CLEAR_OREF;
 8002446:	4b16      	ldr	r3, [pc, #88]	@ (80024a0 <__stdin_get_char+0x6c>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	2208      	movs	r2, #8
 800244c:	621a      	str	r2, [r3, #32]

	if (huart3.Instance->ISR & UART_FLAG_NE)
 800244e:	4b14      	ldr	r3, [pc, #80]	@ (80024a0 <__stdin_get_char+0x6c>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	69db      	ldr	r3, [r3, #28]
 8002454:	f003 0304 	and.w	r3, r3, #4
 8002458:	2b00      	cmp	r3, #0
 800245a:	d003      	beq.n	8002464 <__stdin_get_char+0x30>
		huart3.Instance->ICR = UART_CLEAR_NEF;
 800245c:	4b10      	ldr	r3, [pc, #64]	@ (80024a0 <__stdin_get_char+0x6c>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	2204      	movs	r2, #4
 8002462:	621a      	str	r2, [r3, #32]

	if (huart3.Instance->ISR & UART_FLAG_FE)
 8002464:	4b0e      	ldr	r3, [pc, #56]	@ (80024a0 <__stdin_get_char+0x6c>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	69db      	ldr	r3, [r3, #28]
 800246a:	f003 0302 	and.w	r3, r3, #2
 800246e:	2b00      	cmp	r3, #0
 8002470:	d003      	beq.n	800247a <__stdin_get_char+0x46>
		huart3.Instance->ICR = UART_CLEAR_FEF;
 8002472:	4b0b      	ldr	r3, [pc, #44]	@ (80024a0 <__stdin_get_char+0x6c>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	2202      	movs	r2, #2
 8002478:	621a      	str	r2, [r3, #32]

	if ((huart3.Instance->ISR & UART_FLAG_RXNE) == 0) return -1;
 800247a:	4b09      	ldr	r3, [pc, #36]	@ (80024a0 <__stdin_get_char+0x6c>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	69db      	ldr	r3, [r3, #28]
 8002480:	f003 0320 	and.w	r3, r3, #32
 8002484:	2b00      	cmp	r3, #0
 8002486:	d102      	bne.n	800248e <__stdin_get_char+0x5a>
 8002488:	f04f 33ff 	mov.w	r3, #4294967295
 800248c:	e002      	b.n	8002494 <__stdin_get_char+0x60>
	return huart3.Instance->RDR;
 800248e:	4b04      	ldr	r3, [pc, #16]	@ (80024a0 <__stdin_get_char+0x6c>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 8002494:	4618      	mov	r0, r3
 8002496:	46bd      	mov	sp, r7
 8002498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249c:	4770      	bx	lr
 800249e:	bf00      	nop
 80024a0:	200002a8 	.word	0x200002a8

080024a4 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b084      	sub	sp, #16
 80024a8:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80024aa:	463b      	mov	r3, r7
 80024ac:	2200      	movs	r2, #0
 80024ae:	601a      	str	r2, [r3, #0]
 80024b0:	605a      	str	r2, [r3, #4]
 80024b2:	609a      	str	r2, [r3, #8]
 80024b4:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80024b6:	f000 fe0d 	bl	80030d4 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80024ba:	2301      	movs	r3, #1
 80024bc:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80024be:	2300      	movs	r3, #0
 80024c0:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80024c2:	2300      	movs	r3, #0
 80024c4:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_16KB;
 80024c6:	230d      	movs	r3, #13
 80024c8:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 80024ca:	2300      	movs	r3, #0
 80024cc:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80024ce:	2300      	movs	r3, #0
 80024d0:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_PRIV_RO_URO;
 80024d2:	2306      	movs	r3, #6
 80024d4:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 80024d6:	2300      	movs	r3, #0
 80024d8:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 80024da:	2300      	movs	r3, #0
 80024dc:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80024de:	2300      	movs	r3, #0
 80024e0:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80024e2:	2300      	movs	r3, #0
 80024e4:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80024e6:	463b      	mov	r3, r7
 80024e8:	4618      	mov	r0, r3
 80024ea:	f000 fe2b 	bl	8003144 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 80024ee:	2301      	movs	r3, #1
 80024f0:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x60000000;
 80024f2:	f04f 43c0 	mov.w	r3, #1610612736	@ 0x60000000
 80024f6:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80024f8:	231f      	movs	r3, #31
 80024fa:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80024fc:	2387      	movs	r3, #135	@ 0x87
 80024fe:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8002500:	2300      	movs	r3, #0
 8002502:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8002504:	2301      	movs	r3, #1
 8002506:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8002508:	2301      	movs	r3, #1
 800250a:	737b      	strb	r3, [r7, #13]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800250c:	463b      	mov	r3, r7
 800250e:	4618      	mov	r0, r3
 8002510:	f000 fe18 	bl	8003144 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8002514:	2004      	movs	r0, #4
 8002516:	f000 fdf5 	bl	8003104 <HAL_MPU_Enable>

}
 800251a:	bf00      	nop
 800251c:	3710      	adds	r7, #16
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}

08002522 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002522:	b480      	push	{r7}
 8002524:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002526:	b672      	cpsid	i
}
 8002528:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800252a:	bf00      	nop
 800252c:	e7fd      	b.n	800252a <Error_Handler+0x8>
	...

08002530 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b082      	sub	sp, #8
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	portENTER_CRITICAL();
 800253a:	f009 fa51 	bl	800b9e0 <vPortEnterCritical>

	printf("HAL_ASSERT: %s:::%u\r\n", (char*)file, (unsigned int)line);
 800253e:	683a      	ldr	r2, [r7, #0]
 8002540:	6879      	ldr	r1, [r7, #4]
 8002542:	4805      	ldr	r0, [pc, #20]	@ (8002558 <assert_failed+0x28>)
 8002544:	f00b fa16 	bl	800d974 <iprintf>
	assert(0);
 8002548:	4b04      	ldr	r3, [pc, #16]	@ (800255c <assert_failed+0x2c>)
 800254a:	4a05      	ldr	r2, [pc, #20]	@ (8002560 <assert_failed+0x30>)
 800254c:	f240 3153 	movw	r1, #851	@ 0x353
 8002550:	4804      	ldr	r0, [pc, #16]	@ (8002564 <assert_failed+0x34>)
 8002552:	f009 fb35 	bl	800bbc0 <__assert_func>
 8002556:	bf00      	nop
 8002558:	08010688 	.word	0x08010688
 800255c:	080106a0 	.word	0x080106a0
 8002560:	08010e0c 	.word	0x08010e0c
 8002564:	080106a4 	.word	0x080106a4

08002568 <initialise_monitor_handles>:
 * is called. afterwards main would be called.
 */
// ----------------------------------------------------------------------------
void initialise_monitor_handles( void )
// ----------------------------------------------------------------------------
{
 8002568:	b480      	push	{r7}
 800256a:	af00      	add	r7, sp, #0

}
 800256c:	bf00      	nop
 800256e:	46bd      	mov	sp, r7
 8002570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002574:	4770      	bx	lr
	...

08002578 <initialise_stdlib_abstraction>:
 */
// ----------------------------------------------------------------------------
__attribute__((constructor))
void initialise_stdlib_abstraction( void )
// ----------------------------------------------------------------------------
{
 8002578:	b580      	push	{r7, lr}
 800257a:	af00      	add	r7, sp, #0
    initialise_monitor_handles();
 800257c:	f7ff fff4 	bl	8002568 <initialise_monitor_handles>

#if defined(INC_FREERTOS_H) && defined(MV_SYSCALL_USE_EXCLUSIVE_LOCK_FOR_STDOUT)
    stdioSemaphore = xSemaphoreCreateRecursiveMutex();
 8002580:	2004      	movs	r0, #4
 8002582:	f006 fd5a 	bl	800903a <xQueueCreateMutex>
 8002586:	4603      	mov	r3, r0
 8002588:	4a15      	ldr	r2, [pc, #84]	@ (80025e0 <initialise_stdlib_abstraction+0x68>)
 800258a:	6013      	str	r3, [r2, #0]

    if ( stdioSemaphore == 0 )
 800258c:	4b14      	ldr	r3, [pc, #80]	@ (80025e0 <initialise_stdlib_abstraction+0x68>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d104      	bne.n	800259e <initialise_stdlib_abstraction+0x26>
    {
        vAssertCalled( __FILE__, __LINE__ );
 8002594:	f240 110b 	movw	r1, #267	@ 0x10b
 8002598:	4812      	ldr	r0, [pc, #72]	@ (80025e4 <initialise_stdlib_abstraction+0x6c>)
 800259a:	f7ff ff13 	bl	80023c4 <vAssertCalled>
    }
#endif
#if defined(INC_FREERTOS_H) && defined(MV_SYSCALL_USE_EXCLUSIVE_LOCK_FOR_MALLOC)
    mallocSemaphore = xSemaphoreCreateRecursiveMutex();
 800259e:	2004      	movs	r0, #4
 80025a0:	f006 fd4b 	bl	800903a <xQueueCreateMutex>
 80025a4:	4603      	mov	r3, r0
 80025a6:	4a10      	ldr	r2, [pc, #64]	@ (80025e8 <initialise_stdlib_abstraction+0x70>)
 80025a8:	6013      	str	r3, [r2, #0]

    if ( mallocSemaphore == 0 )
 80025aa:	4b0f      	ldr	r3, [pc, #60]	@ (80025e8 <initialise_stdlib_abstraction+0x70>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d104      	bne.n	80025bc <initialise_stdlib_abstraction+0x44>
    {
        vAssertCalled( __FILE__, __LINE__ );
 80025b2:	f240 1113 	movw	r1, #275	@ 0x113
 80025b6:	480b      	ldr	r0, [pc, #44]	@ (80025e4 <initialise_stdlib_abstraction+0x6c>)
 80025b8:	f7ff ff04 	bl	80023c4 <vAssertCalled>
    }
#endif
#if defined(INC_FREERTOS_H) && defined(MV_SYSCALL_USE_EXCLUSIVE_LOCK_FOR_ENV)
    envSemaphore = xSemaphoreCreateRecursiveMutex();
 80025bc:	2004      	movs	r0, #4
 80025be:	f006 fd3c 	bl	800903a <xQueueCreateMutex>
 80025c2:	4603      	mov	r3, r0
 80025c4:	4a09      	ldr	r2, [pc, #36]	@ (80025ec <initialise_stdlib_abstraction+0x74>)
 80025c6:	6013      	str	r3, [r2, #0]

    if ( envSemaphore == 0 )
 80025c8:	4b08      	ldr	r3, [pc, #32]	@ (80025ec <initialise_stdlib_abstraction+0x74>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d104      	bne.n	80025da <initialise_stdlib_abstraction+0x62>
    {
        vAssertCalled( __FILE__, __LINE__ );
 80025d0:	f240 111b 	movw	r1, #283	@ 0x11b
 80025d4:	4803      	ldr	r0, [pc, #12]	@ (80025e4 <initialise_stdlib_abstraction+0x6c>)
 80025d6:	f7ff fef5 	bl	80023c4 <vAssertCalled>
    }
#endif
}
 80025da:	bf00      	nop
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	bf00      	nop
 80025e0:	20000330 	.word	0x20000330
 80025e4:	0801077c 	.word	0x0801077c
 80025e8:	20000334 	.word	0x20000334
 80025ec:	20000338 	.word	0x20000338

080025f0 <_getpid>:
 * "machine mode"
 */
// ----------------------------------------------------------------------------
int _getpid( void )
// ----------------------------------------------------------------------------
{
 80025f0:	b480      	push	{r7}
 80025f2:	af00      	add	r7, sp, #0
    return 1;
 80025f4:	2301      	movs	r3, #1
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	46bd      	mov	sp, r7
 80025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fe:	4770      	bx	lr

08002600 <_kill>:
 * process with PID 1
 */
// ----------------------------------------------------------------------------
int _kill( int pid, int sig )
// ----------------------------------------------------------------------------
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b082      	sub	sp, #8
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
 8002608:	6039      	str	r1, [r7, #0]
    ( void )pid;
    ( void )sig;

    if ( _impure_ptr != 0 )
 800260a:	4b09      	ldr	r3, [pc, #36]	@ (8002630 <_kill+0x30>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d003      	beq.n	800261a <_kill+0x1a>
    {
        _impure_ptr->_errno = EINVAL;
 8002612:	4b07      	ldr	r3, [pc, #28]	@ (8002630 <_kill+0x30>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	2216      	movs	r2, #22
 8002618:	601a      	str	r2, [r3, #0]
    }
    errno = EINVAL;
 800261a:	f00b fbd7 	bl	800ddcc <__errno>
 800261e:	4603      	mov	r3, r0
 8002620:	2216      	movs	r2, #22
 8002622:	601a      	str	r2, [r3, #0]
    return -1;
 8002624:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002628:	4618      	mov	r0, r3
 800262a:	3708      	adds	r7, #8
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}
 8002630:	2000018c 	.word	0x2000018c

08002634 <_exit>:
 */
// ----------------------------------------------------------------------------
__attribute__( ( noreturn ) )
void _exit ( int status )
// ----------------------------------------------------------------------------
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b082      	sub	sp, #8
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
    _kill( status, -1 );
 800263c:	f04f 31ff 	mov.w	r1, #4294967295
 8002640:	6878      	ldr	r0, [r7, #4]
 8002642:	f7ff ffdd 	bl	8002600 <_kill>
    while ( 1 ) {}
 8002646:	bf00      	nop
 8002648:	e7fd      	b.n	8002646 <_exit+0x12>
	...

0800264c <_read>:
 * An example can be seen in altera board support packages with the "dev" struct
 */
// ----------------------------------------------------------------------------
int _read( int file, char* ptr, int len )
// ----------------------------------------------------------------------------
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b088      	sub	sp, #32
 8002650:	af00      	add	r7, sp, #0
 8002652:	60f8      	str	r0, [r7, #12]
 8002654:	60b9      	str	r1, [r7, #8]
 8002656:	607a      	str	r2, [r7, #4]
    ( void )file;

    int DataIdx;
    int resLen = 0;
 8002658:	2300      	movs	r3, #0
 800265a:	61bb      	str	r3, [r7, #24]

    if ( file == STDIN_FILENO )
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d121      	bne.n	80026a6 <_read+0x5a>
    {
        for ( DataIdx = 0; DataIdx < len; )
 8002662:	2300      	movs	r3, #0
 8002664:	61fb      	str	r3, [r7, #28]
 8002666:	e019      	b.n	800269c <_read+0x50>
        {
            int result = __stdin_get_char();
 8002668:	f7ff fee4 	bl	8002434 <__stdin_get_char>
 800266c:	6178      	str	r0, [r7, #20]
            if ( result == EOF )
 800266e:	697b      	ldr	r3, [r7, #20]
 8002670:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002674:	d106      	bne.n	8002684 <_read+0x38>
            {
                if ( resLen == 0 )
 8002676:	69bb      	ldr	r3, [r7, #24]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d124      	bne.n	80026c6 <_read+0x7a>
                {
                    resLen = EOF;
 800267c:	f04f 33ff 	mov.w	r3, #4294967295
 8002680:	61bb      	str	r3, [r7, #24]
                }
                break;
 8002682:	e020      	b.n	80026c6 <_read+0x7a>
            }

            *ptr++ = ( char )result;
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	1c5a      	adds	r2, r3, #1
 8002688:	60ba      	str	r2, [r7, #8]
 800268a:	697a      	ldr	r2, [r7, #20]
 800268c:	b2d2      	uxtb	r2, r2
 800268e:	701a      	strb	r2, [r3, #0]
            resLen++;
 8002690:	69bb      	ldr	r3, [r7, #24]
 8002692:	3301      	adds	r3, #1
 8002694:	61bb      	str	r3, [r7, #24]
            DataIdx++;
 8002696:	69fb      	ldr	r3, [r7, #28]
 8002698:	3301      	adds	r3, #1
 800269a:	61fb      	str	r3, [r7, #28]
        for ( DataIdx = 0; DataIdx < len; )
 800269c:	69fa      	ldr	r2, [r7, #28]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	429a      	cmp	r2, r3
 80026a2:	dbe1      	blt.n	8002668 <_read+0x1c>
 80026a4:	e010      	b.n	80026c8 <_read+0x7c>

        }
    }
    else
    {
        if ( _impure_ptr != 0 )
 80026a6:	4b0b      	ldr	r3, [pc, #44]	@ (80026d4 <_read+0x88>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d003      	beq.n	80026b6 <_read+0x6a>
        {
            _impure_ptr->_errno = EBADF;
 80026ae:	4b09      	ldr	r3, [pc, #36]	@ (80026d4 <_read+0x88>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	2209      	movs	r2, #9
 80026b4:	601a      	str	r2, [r3, #0]
        }
        errno = EBADF;
 80026b6:	f00b fb89 	bl	800ddcc <__errno>
 80026ba:	4603      	mov	r3, r0
 80026bc:	2209      	movs	r2, #9
 80026be:	601a      	str	r2, [r3, #0]
        return -1;
 80026c0:	f04f 33ff 	mov.w	r3, #4294967295
 80026c4:	e001      	b.n	80026ca <_read+0x7e>
                break;
 80026c6:	bf00      	nop
    }

    return resLen;
 80026c8:	69bb      	ldr	r3, [r7, #24]
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	3720      	adds	r7, #32
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	bf00      	nop
 80026d4:	2000018c 	.word	0x2000018c

080026d8 <_write>:
 * An example can be seen in altera board support packages with the "dev" struct
 */
// ----------------------------------------------------------------------------
int _write( int file, char* ptr, int len )
// ----------------------------------------------------------------------------
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b086      	sub	sp, #24
 80026dc:	af00      	add	r7, sp, #0
 80026de:	60f8      	str	r0, [r7, #12]
 80026e0:	60b9      	str	r1, [r7, #8]
 80026e2:	607a      	str	r2, [r7, #4]
    ( void )file;

    int DataIdx, locked = 0;
 80026e4:	2300      	movs	r3, #0
 80026e6:	613b      	str	r3, [r7, #16]

    if ( file == STDOUT_FILENO || file == STDERR_FILENO )
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	2b01      	cmp	r3, #1
 80026ec:	d002      	beq.n	80026f4 <_write+0x1c>
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	2b02      	cmp	r3, #2
 80026f2:	d149      	bne.n	8002788 <_write+0xb0>
    {

#if  defined(INC_FREERTOS_H) && defined(MV_SYSCALL_USE_EXCLUSIVE_LOCK_FOR_STDOUT)
        if ( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80026f4:	f008 fa96 	bl	800ac24 <xTaskGetSchedulerState>
 80026f8:	4603      	mov	r3, r0
 80026fa:	2b02      	cmp	r3, #2
 80026fc:	d108      	bne.n	8002710 <_write+0x38>
        {
            xSemaphoreTakeRecursive( stdioSemaphore, -1 );
 80026fe:	4b2c      	ldr	r3, [pc, #176]	@ (80027b0 <_write+0xd8>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f04f 31ff 	mov.w	r1, #4294967295
 8002706:	4618      	mov	r0, r3
 8002708:	f006 fcec 	bl	80090e4 <xQueueTakeMutexRecursive>
            locked = 1;
 800270c:	2301      	movs	r3, #1
 800270e:	613b      	str	r3, [r7, #16]
        }
#endif

        if (file == STDERR_FILENO)
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	2b02      	cmp	r3, #2
 8002714:	d10e      	bne.n	8002734 <_write+0x5c>
        {
        	__stdout_put_char('\033');
 8002716:	201b      	movs	r0, #27
 8002718:	f7ff fe68 	bl	80023ec <__stdout_put_char>
        	__stdout_put_char('[');
 800271c:	205b      	movs	r0, #91	@ 0x5b
 800271e:	f7ff fe65 	bl	80023ec <__stdout_put_char>
        	__stdout_put_char('3');
 8002722:	2033      	movs	r0, #51	@ 0x33
 8002724:	f7ff fe62 	bl	80023ec <__stdout_put_char>
        	__stdout_put_char('1');
 8002728:	2031      	movs	r0, #49	@ 0x31
 800272a:	f7ff fe5f 	bl	80023ec <__stdout_put_char>
        	__stdout_put_char('m');
 800272e:	206d      	movs	r0, #109	@ 0x6d
 8002730:	f7ff fe5c 	bl	80023ec <__stdout_put_char>
        }
        for ( DataIdx = 0; DataIdx < len; DataIdx++ )
 8002734:	2300      	movs	r3, #0
 8002736:	617b      	str	r3, [r7, #20]
 8002738:	e009      	b.n	800274e <_write+0x76>
        {
            __stdout_put_char( ptr[DataIdx] );
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	68ba      	ldr	r2, [r7, #8]
 800273e:	4413      	add	r3, r2
 8002740:	781b      	ldrb	r3, [r3, #0]
 8002742:	4618      	mov	r0, r3
 8002744:	f7ff fe52 	bl	80023ec <__stdout_put_char>
        for ( DataIdx = 0; DataIdx < len; DataIdx++ )
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	3301      	adds	r3, #1
 800274c:	617b      	str	r3, [r7, #20]
 800274e:	697a      	ldr	r2, [r7, #20]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	429a      	cmp	r2, r3
 8002754:	dbf1      	blt.n	800273a <_write+0x62>
        }
        if (file == STDERR_FILENO)
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	2b02      	cmp	r3, #2
 800275a:	d10b      	bne.n	8002774 <_write+0x9c>
        {
        	__stdout_put_char('\033');
 800275c:	201b      	movs	r0, #27
 800275e:	f7ff fe45 	bl	80023ec <__stdout_put_char>
        	__stdout_put_char('[');
 8002762:	205b      	movs	r0, #91	@ 0x5b
 8002764:	f7ff fe42 	bl	80023ec <__stdout_put_char>
        	__stdout_put_char('0');
 8002768:	2030      	movs	r0, #48	@ 0x30
 800276a:	f7ff fe3f 	bl	80023ec <__stdout_put_char>
        	__stdout_put_char('m');
 800276e:	206d      	movs	r0, #109	@ 0x6d
 8002770:	f7ff fe3c 	bl	80023ec <__stdout_put_char>
        }

#if defined(INC_FREERTOS_H) && defined(MV_SYSCALL_USE_EXCLUSIVE_LOCK_FOR_STDOUT)
        if ( locked )
 8002774:	693b      	ldr	r3, [r7, #16]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d004      	beq.n	8002784 <_write+0xac>
        {
            xSemaphoreGiveRecursive( stdioSemaphore );
 800277a:	4b0d      	ldr	r3, [pc, #52]	@ (80027b0 <_write+0xd8>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4618      	mov	r0, r3
 8002780:	f006 fc74 	bl	800906c <xQueueGiveMutexRecursive>
        }
#endif

        return len;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	e00e      	b.n	80027a6 <_write+0xce>
    }
    else
    {
        if ( _impure_ptr != 0 )
 8002788:	4b0a      	ldr	r3, [pc, #40]	@ (80027b4 <_write+0xdc>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d003      	beq.n	8002798 <_write+0xc0>
        {
            _impure_ptr->_errno = EBADF;
 8002790:	4b08      	ldr	r3, [pc, #32]	@ (80027b4 <_write+0xdc>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	2209      	movs	r2, #9
 8002796:	601a      	str	r2, [r3, #0]
        }
        errno = EBADF;
 8002798:	f00b fb18 	bl	800ddcc <__errno>
 800279c:	4603      	mov	r3, r0
 800279e:	2209      	movs	r2, #9
 80027a0:	601a      	str	r2, [r3, #0]
        return -1;
 80027a2:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3718      	adds	r7, #24
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	20000330 	.word	0x20000330
 80027b4:	2000018c 	.word	0x2000018c

080027b8 <_close>:
 * An example can be seen in altera board support packages with the "dev" struct
 */
// ----------------------------------------------------------------------------
int _close( int file )
// ----------------------------------------------------------------------------
{
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
    ( void )file;

    return -1;
 80027c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	370c      	adds	r7, #12
 80027c8:	46bd      	mov	sp, r7
 80027ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ce:	4770      	bx	lr

080027d0 <_fstat>:
 * An example can be seen in altera board support packages with the "dev" struct
 */
// ----------------------------------------------------------------------------
int _fstat( int file, struct stat* st )
// ----------------------------------------------------------------------------
{
 80027d0:	b480      	push	{r7}
 80027d2:	b083      	sub	sp, #12
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
 80027d8:	6039      	str	r1, [r7, #0]
    st->st_dev    = file;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	b21a      	sxth	r2, r3
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	801a      	strh	r2, [r3, #0]
    st->st_size   = 0;
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	2200      	movs	r2, #0
 80027e6:	611a      	str	r2, [r3, #16]
    st->st_blocks = 0;
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	2200      	movs	r2, #0
 80027ec:	64da      	str	r2, [r3, #76]	@ 0x4c

    if ( file >= 1 && file <= 3 )
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	dd08      	ble.n	8002806 <_fstat+0x36>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2b03      	cmp	r3, #3
 80027f8:	dc05      	bgt.n	8002806 <_fstat+0x36>
    {
        st->st_mode = S_IFCHR;
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002800:	605a      	str	r2, [r3, #4]
        return 0;
 8002802:	2300      	movs	r3, #0
 8002804:	e005      	b.n	8002812 <_fstat+0x42>
    }
    else
    {
        st->st_mode = S_IFREG;
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800280c:	605a      	str	r2, [r3, #4]
        return -1;
 800280e:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 8002812:	4618      	mov	r0, r3
 8002814:	370c      	adds	r7, #12
 8002816:	46bd      	mov	sp, r7
 8002818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281c:	4770      	bx	lr

0800281e <_isatty>:
 * An example can be seen in altera board support packages with the "dev" struct
 */
// ----------------------------------------------------------------------------
int _isatty( int file )
// ----------------------------------------------------------------------------
{
 800281e:	b480      	push	{r7}
 8002820:	b083      	sub	sp, #12
 8002822:	af00      	add	r7, sp, #0
 8002824:	6078      	str	r0, [r7, #4]
    // is stdin, stdout or stderror
    if ( file >= 0 && file <= 2 )
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2b00      	cmp	r3, #0
 800282a:	db04      	blt.n	8002836 <_isatty+0x18>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2b02      	cmp	r3, #2
 8002830:	dc01      	bgt.n	8002836 <_isatty+0x18>
    {
        return file;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	e000      	b.n	8002838 <_isatty+0x1a>
    }
    return 0;
 8002836:	2300      	movs	r3, #0
}
 8002838:	4618      	mov	r0, r3
 800283a:	370c      	adds	r7, #12
 800283c:	46bd      	mov	sp, r7
 800283e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002842:	4770      	bx	lr

08002844 <_lseek>:

// ----------------------------------------------------------------------------
int _lseek( int file, int ptr, int dir )
// ----------------------------------------------------------------------------
{
 8002844:	b480      	push	{r7}
 8002846:	b085      	sub	sp, #20
 8002848:	af00      	add	r7, sp, #0
 800284a:	60f8      	str	r0, [r7, #12]
 800284c:	60b9      	str	r1, [r7, #8]
 800284e:	607a      	str	r2, [r7, #4]
    ( void )file;
    ( void )ptr;
    ( void )dir;

    return 0;
 8002850:	2300      	movs	r3, #0
}
 8002852:	4618      	mov	r0, r3
 8002854:	3714      	adds	r7, #20
 8002856:	46bd      	mov	sp, r7
 8002858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285c:	4770      	bx	lr
	...

08002860 <_sbrk_r>:
static UBaseType_t malLock_uxSavedInterruptStatus;

// ----------------------------------------------------------------------------
void* _sbrk_r( struct _reent* pReent, int incr )
// ----------------------------------------------------------------------------
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b088      	sub	sp, #32
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
 8002868:	6039      	str	r1, [r7, #0]
    ( void )pReent;
    ( void )incr;
    register char* stack_ptr asm( "sp" );

    // make sure to calculate the correct heap size and bytes remaining at the first call!
    if( TotalHeapSize == 0 )
 800286a:	4b37      	ldr	r3, [pc, #220]	@ (8002948 <_sbrk_r+0xe8>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d113      	bne.n	800289a <_sbrk_r+0x3a>
    {
        TotalHeapSize = heapBytesRemaining = stickyHeapBytesRemaining
                                             = ( int )( ( &__HeapLimit ) - ( &__HeapBase ) )
 8002872:	4a36      	ldr	r2, [pc, #216]	@ (800294c <_sbrk_r+0xec>)
 8002874:	4b36      	ldr	r3, [pc, #216]	@ (8002950 <_sbrk_r+0xf0>)
 8002876:	1ad3      	subs	r3, r2, r3
#ifdef configISR_STACK_SIZE_WORDS
                                               - ( configISR_STACK_SIZE_WORDS * 4 )
 8002878:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 800287c:	461a      	mov	r2, r3
                                             = ( int )( ( &__HeapLimit ) - ( &__HeapBase ) )
 800287e:	4b35      	ldr	r3, [pc, #212]	@ (8002954 <_sbrk_r+0xf4>)
 8002880:	601a      	str	r2, [r3, #0]
 8002882:	4a32      	ldr	r2, [pc, #200]	@ (800294c <_sbrk_r+0xec>)
 8002884:	4b32      	ldr	r3, [pc, #200]	@ (8002950 <_sbrk_r+0xf0>)
 8002886:	1ad3      	subs	r3, r2, r3
                                               - ( configISR_STACK_SIZE_WORDS * 4 )
 8002888:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
        TotalHeapSize = heapBytesRemaining = stickyHeapBytesRemaining
 800288c:	4a32      	ldr	r2, [pc, #200]	@ (8002958 <_sbrk_r+0xf8>)
 800288e:	6013      	str	r3, [r2, #0]
 8002890:	4b31      	ldr	r3, [pc, #196]	@ (8002958 <_sbrk_r+0xf8>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	461a      	mov	r2, r3
 8002896:	4b2c      	ldr	r3, [pc, #176]	@ (8002948 <_sbrk_r+0xe8>)
 8002898:	601a      	str	r2, [r3, #0]
#endif
                                               ;
    };
    static char* currentHeapEnd = &__HeapBase;
    char* limit = ( xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED ) ?
 800289a:	f008 f9c3 	bl	800ac24 <xTaskGetSchedulerState>
 800289e:	4603      	mov	r3, r0
                  stack_ptr   :  // Before scheduler is started, limit is stack pointer (risky!)
 80028a0:	2b01      	cmp	r3, #1
 80028a2:	d101      	bne.n	80028a8 <_sbrk_r+0x48>
 80028a4:	466b      	mov	r3, sp
 80028a6:	e000      	b.n	80028aa <_sbrk_r+0x4a>
 80028a8:	4b2c      	ldr	r3, [pc, #176]	@ (800295c <_sbrk_r+0xfc>)
    char* limit = ( xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED ) ?
 80028aa:	61fb      	str	r3, [r7, #28]
    __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 80028ac:	f3ef 8305 	mrs	r3, IPSR
 80028b0:	613b      	str	r3, [r7, #16]
    if( ulCurrentInterrupt == 0 )
 80028b2:	693b      	ldr	r3, [r7, #16]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d102      	bne.n	80028be <_sbrk_r+0x5e>
        xReturn = pdFALSE;
 80028b8:	2300      	movs	r3, #0
 80028ba:	60fb      	str	r3, [r7, #12]
 80028bc:	e001      	b.n	80028c2 <_sbrk_r+0x62>
        xReturn = pdTRUE;
 80028be:	2301      	movs	r3, #1
 80028c0:	60fb      	str	r3, [r7, #12]
    return xReturn;
 80028c2:	68fb      	ldr	r3, [r7, #12]
                  &__HeapLimit
#ifdef configISR_STACK_SIZE_WORDS
                  - ( configISR_STACK_SIZE_WORDS * 4 )
#endif
                  ; // Once running, OK to reuse all remaining RAM except ISR stack (MSP) stack
    DRN_ENTER_CRITICAL_SECTION( malLock_uxSavedInterruptStatus );
 80028c4:	61bb      	str	r3, [r7, #24]
 80028c6:	69bb      	ldr	r3, [r7, #24]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d010      	beq.n	80028ee <_sbrk_r+0x8e>
    __asm volatile
 80028cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028d0:	b672      	cpsid	i
 80028d2:	f383 8811 	msr	BASEPRI, r3
 80028d6:	f3bf 8f6f 	isb	sy
 80028da:	f3bf 8f4f 	dsb	sy
 80028de:	b662      	cpsie	i
 80028e0:	60bb      	str	r3, [r7, #8]
}
 80028e2:	bf00      	nop
 80028e4:	f240 21c1 	movw	r1, #705	@ 0x2c1
 80028e8:	481d      	ldr	r0, [pc, #116]	@ (8002960 <_sbrk_r+0x100>)
 80028ea:	f7ff fd6b 	bl	80023c4 <vAssertCalled>
    if ( currentHeapEnd + incr > limit )
 80028ee:	4b1d      	ldr	r3, [pc, #116]	@ (8002964 <_sbrk_r+0x104>)
 80028f0:	681a      	ldr	r2, [r3, #0]
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	4413      	add	r3, r2
 80028f6:	69fa      	ldr	r2, [r7, #28]
 80028f8:	429a      	cmp	r2, r3
 80028fa:	d204      	bcs.n	8002906 <_sbrk_r+0xa6>
        // Ooops, no more memory available...
#if( configUSE_MALLOC_FAILED_HOOK == 1 )
        {
            extern void vApplicationMallocFailedHook( void );
            DRN_EXIT_CRITICAL_SECTION( malLock_uxSavedInterruptStatus );
            vApplicationMallocFailedHook();
 80028fc:	f7ff f8dd 	bl	8001aba <vApplicationMallocFailedHook>
#else
        // Default, if you prefer to believe your application will gracefully trap out-of-memory...
        pReent->_errno = ENOMEM; // newlib's thread-specific errno
        DRN_EXIT_CRITICAL_SECTION( malLock_uxSavedInterruptStatus );
#endif
        return ( char* ) -1; // the malloc-family routine that called sbrk will return 0
 8002900:	f04f 33ff 	mov.w	r3, #4294967295
 8002904:	e01b      	b.n	800293e <_sbrk_r+0xde>
    }

    char* previousHeapEnd = currentHeapEnd;
 8002906:	4b17      	ldr	r3, [pc, #92]	@ (8002964 <_sbrk_r+0x104>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	617b      	str	r3, [r7, #20]
    currentHeapEnd += incr;
 800290c:	4b15      	ldr	r3, [pc, #84]	@ (8002964 <_sbrk_r+0x104>)
 800290e:	681a      	ldr	r2, [r3, #0]
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	4413      	add	r3, r2
 8002914:	4a13      	ldr	r2, [pc, #76]	@ (8002964 <_sbrk_r+0x104>)
 8002916:	6013      	str	r3, [r2, #0]
    heapBytesRemaining -= incr;
 8002918:	4b0f      	ldr	r3, [pc, #60]	@ (8002958 <_sbrk_r+0xf8>)
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	1ad3      	subs	r3, r2, r3
 8002920:	4a0d      	ldr	r2, [pc, #52]	@ (8002958 <_sbrk_r+0xf8>)
 8002922:	6013      	str	r3, [r2, #0]

    // implement the statistical feature to provide the minimum free heap size feature
    // of FreeRTOS statistics
    if ( stickyHeapBytesRemaining > xPortGetFreeHeapSize() )
 8002924:	f000 f888 	bl	8002a38 <xPortGetFreeHeapSize>
 8002928:	4602      	mov	r2, r0
 800292a:	4b0a      	ldr	r3, [pc, #40]	@ (8002954 <_sbrk_r+0xf4>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	429a      	cmp	r2, r3
 8002930:	d204      	bcs.n	800293c <_sbrk_r+0xdc>
    {
        stickyHeapBytesRemaining = xPortGetFreeHeapSize();
 8002932:	f000 f881 	bl	8002a38 <xPortGetFreeHeapSize>
 8002936:	4603      	mov	r3, r0
 8002938:	4a06      	ldr	r2, [pc, #24]	@ (8002954 <_sbrk_r+0xf4>)
 800293a:	6013      	str	r3, [r2, #0]
    }

    DRN_EXIT_CRITICAL_SECTION( malLock_uxSavedInterruptStatus );
    return ( char* ) previousHeapEnd;
 800293c:	697b      	ldr	r3, [r7, #20]
}
 800293e:	4618      	mov	r0, r3
 8002940:	3720      	adds	r7, #32
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}
 8002946:	bf00      	nop
 8002948:	20000344 	.word	0x20000344
 800294c:	20050000 	.word	0x20050000
 8002950:	20000640 	.word	0x20000640
 8002954:	20000340 	.word	0x20000340
 8002958:	2000033c 	.word	0x2000033c
 800295c:	2004c000 	.word	0x2004c000
 8002960:	0801077c 	.word	0x0801077c
 8002964:	20000000 	.word	0x20000000

08002968 <__malloc_lock>:
}

// ----------------------------------------------------------------------------
__attribute__( ( weak ) ) void __malloc_lock( struct _reent* r )
// ----------------------------------------------------------------------------
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b086      	sub	sp, #24
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
    ( void )r;

#if  defined(INC_FREERTOS_H) && defined(MV_SYSCALL_USE_EXCLUSIVE_LOCK_FOR_MALLOC)
    if ( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING  )
 8002970:	f008 f958 	bl	800ac24 <xTaskGetSchedulerState>
 8002974:	4603      	mov	r3, r0
 8002976:	2b02      	cmp	r3, #2
 8002978:	d106      	bne.n	8002988 <__malloc_lock+0x20>
    {
        xSemaphoreTakeRecursive( mallocSemaphore, -1 );
 800297a:	4b16      	ldr	r3, [pc, #88]	@ (80029d4 <__malloc_lock+0x6c>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f04f 31ff 	mov.w	r1, #4294967295
 8002982:	4618      	mov	r0, r3
 8002984:	f006 fbae 	bl	80090e4 <xQueueTakeMutexRecursive>
    __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8002988:	f3ef 8305 	mrs	r3, IPSR
 800298c:	613b      	str	r3, [r7, #16]
    if( ulCurrentInterrupt == 0 )
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d102      	bne.n	800299a <__malloc_lock+0x32>
        xReturn = pdFALSE;
 8002994:	2300      	movs	r3, #0
 8002996:	60fb      	str	r3, [r7, #12]
 8002998:	e001      	b.n	800299e <__malloc_lock+0x36>
        xReturn = pdTRUE;
 800299a:	2301      	movs	r3, #1
 800299c:	60fb      	str	r3, [r7, #12]
    return xReturn;
 800299e:	68fb      	ldr	r3, [r7, #12]
    }
#endif

    DRN_ENTER_CRITICAL_SECTION( malLock_uxSavedInterruptStatus );
 80029a0:	617b      	str	r3, [r7, #20]
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d010      	beq.n	80029ca <__malloc_lock+0x62>
    __asm volatile
 80029a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029ac:	b672      	cpsid	i
 80029ae:	f383 8811 	msr	BASEPRI, r3
 80029b2:	f3bf 8f6f 	isb	sy
 80029b6:	f3bf 8f4f 	dsb	sy
 80029ba:	b662      	cpsie	i
 80029bc:	60bb      	str	r3, [r7, #8]
}
 80029be:	bf00      	nop
 80029c0:	f44f 7142 	mov.w	r1, #776	@ 0x308
 80029c4:	4804      	ldr	r0, [pc, #16]	@ (80029d8 <__malloc_lock+0x70>)
 80029c6:	f7ff fcfd 	bl	80023c4 <vAssertCalled>
}
 80029ca:	bf00      	nop
 80029cc:	3718      	adds	r7, #24
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	bf00      	nop
 80029d4:	20000334 	.word	0x20000334
 80029d8:	0801077c 	.word	0x0801077c

080029dc <__malloc_unlock>:

// ----------------------------------------------------------------------------
__attribute__( ( weak ) ) void __malloc_unlock( struct _reent* r )
// ----------------------------------------------------------------------------
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b082      	sub	sp, #8
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
    ( void )r;

#if  defined(INC_FREERTOS_H) && defined(MV_SYSCALL_USE_EXCLUSIVE_LOCK_FOR_MALLOC)
    if ( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80029e4:	f008 f91e 	bl	800ac24 <xTaskGetSchedulerState>
 80029e8:	4603      	mov	r3, r0
 80029ea:	2b02      	cmp	r3, #2
 80029ec:	d104      	bne.n	80029f8 <__malloc_unlock+0x1c>
    {
        xSemaphoreGiveRecursive( mallocSemaphore );
 80029ee:	4b04      	ldr	r3, [pc, #16]	@ (8002a00 <__malloc_unlock+0x24>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4618      	mov	r0, r3
 80029f4:	f006 fb3a 	bl	800906c <xQueueGiveMutexRecursive>
    }
#endif

    DRN_EXIT_CRITICAL_SECTION( malLock_uxSavedInterruptStatus );
}
 80029f8:	bf00      	nop
 80029fa:	3708      	adds	r7, #8
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}
 8002a00:	20000334 	.word	0x20000334

08002a04 <pvPortMalloc>:
}

// ----------------------------------------------------------------------------
void* pvPortMalloc( size_t xSize )
// ----------------------------------------------------------------------------
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b084      	sub	sp, #16
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
    void* p = malloc( xSize );
 8002a0c:	6878      	ldr	r0, [r7, #4]
 8002a0e:	f009 f909 	bl	800bc24 <malloc>
 8002a12:	4603      	mov	r3, r0
 8002a14:	60fb      	str	r3, [r7, #12]
    return p;
 8002a16:	68fb      	ldr	r3, [r7, #12]
}
 8002a18:	4618      	mov	r0, r3
 8002a1a:	3710      	adds	r7, #16
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bd80      	pop	{r7, pc}

08002a20 <vPortFree>:

// ----------------------------------------------------------------------------
void vPortFree( void* pv )
// ----------------------------------------------------------------------------
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b082      	sub	sp, #8
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
    free( pv );
 8002a28:	6878      	ldr	r0, [r7, #4]
 8002a2a:	f009 f903 	bl	800bc34 <free>
}
 8002a2e:	bf00      	nop
 8002a30:	3708      	adds	r7, #8
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}
	...

08002a38 <xPortGetFreeHeapSize>:

// ----------------------------------------------------------------------------
size_t xPortGetFreeHeapSize( void )
// ----------------------------------------------------------------------------
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b08c      	sub	sp, #48	@ 0x30
 8002a3c:	af00      	add	r7, sp, #0
	static int lockGuard = 0;
	if ( lockGuard != 0 ) return stickyHeapBytesRemaining;
 8002a3e:	4b0d      	ldr	r3, [pc, #52]	@ (8002a74 <xPortGetFreeHeapSize+0x3c>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d002      	beq.n	8002a4c <xPortGetFreeHeapSize+0x14>
 8002a46:	4b0c      	ldr	r3, [pc, #48]	@ (8002a78 <xPortGetFreeHeapSize+0x40>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	e00f      	b.n	8002a6c <xPortGetFreeHeapSize+0x34>
	lockGuard = 1;
 8002a4c:	4b09      	ldr	r3, [pc, #36]	@ (8002a74 <xPortGetFreeHeapSize+0x3c>)
 8002a4e:	2201      	movs	r2, #1
 8002a50:	601a      	str	r2, [r3, #0]
    struct mallinfo mi = mallinfo();
 8002a52:	1d3b      	adds	r3, r7, #4
 8002a54:	4618      	mov	r0, r3
 8002a56:	f009 f997 	bl	800bd88 <mallinfo>
    size_t result = mi.fordblks + heapBytesRemaining;
 8002a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a5c:	4a07      	ldr	r2, [pc, #28]	@ (8002a7c <xPortGetFreeHeapSize+0x44>)
 8002a5e:	6812      	ldr	r2, [r2, #0]
 8002a60:	4413      	add	r3, r2
 8002a62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    lockGuard = 0;
 8002a64:	4b03      	ldr	r3, [pc, #12]	@ (8002a74 <xPortGetFreeHeapSize+0x3c>)
 8002a66:	2200      	movs	r2, #0
 8002a68:	601a      	str	r2, [r3, #0]
    return result;
 8002a6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

}
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	3730      	adds	r7, #48	@ 0x30
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}
 8002a74:	20000348 	.word	0x20000348
 8002a78:	20000340 	.word	0x20000340
 8002a7c:	2000033c 	.word	0x2000033c

08002a80 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b083      	sub	sp, #12
 8002a84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002a86:	4b0f      	ldr	r3, [pc, #60]	@ (8002ac4 <HAL_MspInit+0x44>)
 8002a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a8a:	4a0e      	ldr	r2, [pc, #56]	@ (8002ac4 <HAL_MspInit+0x44>)
 8002a8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a90:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a92:	4b0c      	ldr	r3, [pc, #48]	@ (8002ac4 <HAL_MspInit+0x44>)
 8002a94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a9a:	607b      	str	r3, [r7, #4]
 8002a9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a9e:	4b09      	ldr	r3, [pc, #36]	@ (8002ac4 <HAL_MspInit+0x44>)
 8002aa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aa2:	4a08      	ldr	r2, [pc, #32]	@ (8002ac4 <HAL_MspInit+0x44>)
 8002aa4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002aa8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002aaa:	4b06      	ldr	r3, [pc, #24]	@ (8002ac4 <HAL_MspInit+0x44>)
 8002aac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ab2:	603b      	str	r3, [r7, #0]
 8002ab4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ab6:	bf00      	nop
 8002ab8:	370c      	adds	r7, #12
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr
 8002ac2:	bf00      	nop
 8002ac4:	40023800 	.word	0x40023800

08002ac8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b08a      	sub	sp, #40	@ 0x28
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ad0:	f107 0314 	add.w	r3, r7, #20
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	601a      	str	r2, [r3, #0]
 8002ad8:	605a      	str	r2, [r3, #4]
 8002ada:	609a      	str	r2, [r3, #8]
 8002adc:	60da      	str	r2, [r3, #12]
 8002ade:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a1b      	ldr	r2, [pc, #108]	@ (8002b54 <HAL_SPI_MspInit+0x8c>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d12f      	bne.n	8002b4a <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002aea:	4b1b      	ldr	r3, [pc, #108]	@ (8002b58 <HAL_SPI_MspInit+0x90>)
 8002aec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aee:	4a1a      	ldr	r2, [pc, #104]	@ (8002b58 <HAL_SPI_MspInit+0x90>)
 8002af0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002af4:	6453      	str	r3, [r2, #68]	@ 0x44
 8002af6:	4b18      	ldr	r3, [pc, #96]	@ (8002b58 <HAL_SPI_MspInit+0x90>)
 8002af8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002afa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002afe:	613b      	str	r3, [r7, #16]
 8002b00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b02:	4b15      	ldr	r3, [pc, #84]	@ (8002b58 <HAL_SPI_MspInit+0x90>)
 8002b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b06:	4a14      	ldr	r2, [pc, #80]	@ (8002b58 <HAL_SPI_MspInit+0x90>)
 8002b08:	f043 0301 	orr.w	r3, r3, #1
 8002b0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b0e:	4b12      	ldr	r3, [pc, #72]	@ (8002b58 <HAL_SPI_MspInit+0x90>)
 8002b10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b12:	f003 0301 	and.w	r3, r3, #1
 8002b16:	60fb      	str	r3, [r7, #12]
 8002b18:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = STEP_SPI_SCK_Pin|STEP_SPI_MISO_Pin|STEP_SPI_MOSI_Pin;
 8002b1a:	23e0      	movs	r3, #224	@ 0xe0
 8002b1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b1e:	2302      	movs	r3, #2
 8002b20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b22:	2300      	movs	r3, #0
 8002b24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b26:	2303      	movs	r3, #3
 8002b28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002b2a:	2305      	movs	r3, #5
 8002b2c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b2e:	f107 0314 	add.w	r3, r7, #20
 8002b32:	4619      	mov	r1, r3
 8002b34:	4809      	ldr	r0, [pc, #36]	@ (8002b5c <HAL_SPI_MspInit+0x94>)
 8002b36:	f000 fc7d 	bl	8003434 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	2105      	movs	r1, #5
 8002b3e:	2023      	movs	r0, #35	@ 0x23
 8002b40:	f000 fa78 	bl	8003034 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002b44:	2023      	movs	r0, #35	@ 0x23
 8002b46:	f000 faa1 	bl	800308c <HAL_NVIC_EnableIRQ>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002b4a:	bf00      	nop
 8002b4c:	3728      	adds	r7, #40	@ 0x28
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	40013000 	.word	0x40013000
 8002b58:	40023800 	.word	0x40023800
 8002b5c:	40020000 	.word	0x40020000

08002b60 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b085      	sub	sp, #20
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b70:	d10b      	bne.n	8002b8a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002b72:	4b09      	ldr	r3, [pc, #36]	@ (8002b98 <HAL_TIM_Base_MspInit+0x38>)
 8002b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b76:	4a08      	ldr	r2, [pc, #32]	@ (8002b98 <HAL_TIM_Base_MspInit+0x38>)
 8002b78:	f043 0301 	orr.w	r3, r3, #1
 8002b7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b7e:	4b06      	ldr	r3, [pc, #24]	@ (8002b98 <HAL_TIM_Base_MspInit+0x38>)
 8002b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b82:	f003 0301 	and.w	r3, r3, #1
 8002b86:	60fb      	str	r3, [r7, #12]
 8002b88:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002b8a:	bf00      	nop
 8002b8c:	3714      	adds	r7, #20
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b94:	4770      	bx	lr
 8002b96:	bf00      	nop
 8002b98:	40023800 	.word	0x40023800

08002b9c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b088      	sub	sp, #32
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ba4:	f107 030c 	add.w	r3, r7, #12
 8002ba8:	2200      	movs	r2, #0
 8002baa:	601a      	str	r2, [r3, #0]
 8002bac:	605a      	str	r2, [r3, #4]
 8002bae:	609a      	str	r2, [r3, #8]
 8002bb0:	60da      	str	r2, [r3, #12]
 8002bb2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002bbc:	d11c      	bne.n	8002bf8 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bbe:	4b10      	ldr	r3, [pc, #64]	@ (8002c00 <HAL_TIM_MspPostInit+0x64>)
 8002bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bc2:	4a0f      	ldr	r2, [pc, #60]	@ (8002c00 <HAL_TIM_MspPostInit+0x64>)
 8002bc4:	f043 0302 	orr.w	r3, r3, #2
 8002bc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bca:	4b0d      	ldr	r3, [pc, #52]	@ (8002c00 <HAL_TIM_MspPostInit+0x64>)
 8002bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bce:	f003 0302 	and.w	r3, r3, #2
 8002bd2:	60bb      	str	r3, [r7, #8]
 8002bd4:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = SPINDLE_PWM_L_Pin|SPINDLE_PWM_R_Pin;
 8002bd6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002bda:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bdc:	2302      	movs	r3, #2
 8002bde:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002be0:	2300      	movs	r3, #0
 8002be2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002be4:	2300      	movs	r3, #0
 8002be6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002be8:	2301      	movs	r3, #1
 8002bea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bec:	f107 030c 	add.w	r3, r7, #12
 8002bf0:	4619      	mov	r1, r3
 8002bf2:	4804      	ldr	r0, [pc, #16]	@ (8002c04 <HAL_TIM_MspPostInit+0x68>)
 8002bf4:	f000 fc1e 	bl	8003434 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002bf8:	bf00      	nop
 8002bfa:	3720      	adds	r7, #32
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}
 8002c00:	40023800 	.word	0x40023800
 8002c04:	40020400 	.word	0x40020400

08002c08 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b0aa      	sub	sp, #168	@ 0xa8
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c10:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002c14:	2200      	movs	r2, #0
 8002c16:	601a      	str	r2, [r3, #0]
 8002c18:	605a      	str	r2, [r3, #4]
 8002c1a:	609a      	str	r2, [r3, #8]
 8002c1c:	60da      	str	r2, [r3, #12]
 8002c1e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002c20:	f107 0310 	add.w	r3, r7, #16
 8002c24:	2284      	movs	r2, #132	@ 0x84
 8002c26:	2100      	movs	r1, #0
 8002c28:	4618      	mov	r0, r3
 8002c2a:	f00b f80d 	bl	800dc48 <memset>
  if(huart->Instance==USART3)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a22      	ldr	r2, [pc, #136]	@ (8002cbc <HAL_UART_MspInit+0xb4>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d13c      	bne.n	8002cb2 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002c38:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002c3c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002c42:	f107 0310 	add.w	r3, r7, #16
 8002c46:	4618      	mov	r0, r3
 8002c48:	f001 fd8c 	bl	8004764 <HAL_RCCEx_PeriphCLKConfig>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d001      	beq.n	8002c56 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002c52:	f7ff fc66 	bl	8002522 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002c56:	4b1a      	ldr	r3, [pc, #104]	@ (8002cc0 <HAL_UART_MspInit+0xb8>)
 8002c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c5a:	4a19      	ldr	r2, [pc, #100]	@ (8002cc0 <HAL_UART_MspInit+0xb8>)
 8002c5c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c60:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c62:	4b17      	ldr	r3, [pc, #92]	@ (8002cc0 <HAL_UART_MspInit+0xb8>)
 8002c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c66:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c6a:	60fb      	str	r3, [r7, #12]
 8002c6c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002c6e:	4b14      	ldr	r3, [pc, #80]	@ (8002cc0 <HAL_UART_MspInit+0xb8>)
 8002c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c72:	4a13      	ldr	r2, [pc, #76]	@ (8002cc0 <HAL_UART_MspInit+0xb8>)
 8002c74:	f043 0308 	orr.w	r3, r3, #8
 8002c78:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c7a:	4b11      	ldr	r3, [pc, #68]	@ (8002cc0 <HAL_UART_MspInit+0xb8>)
 8002c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c7e:	f003 0308 	and.w	r3, r3, #8
 8002c82:	60bb      	str	r3, [r7, #8]
 8002c84:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = DEBUG_UART_TX_Pin|DEBUG_UART_RX_Pin;
 8002c86:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002c8a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c8e:	2302      	movs	r3, #2
 8002c90:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c94:	2300      	movs	r3, #0
 8002c96:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c9a:	2303      	movs	r3, #3
 8002c9c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002ca0:	2307      	movs	r3, #7
 8002ca2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ca6:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002caa:	4619      	mov	r1, r3
 8002cac:	4805      	ldr	r0, [pc, #20]	@ (8002cc4 <HAL_UART_MspInit+0xbc>)
 8002cae:	f000 fbc1 	bl	8003434 <HAL_GPIO_Init>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8002cb2:	bf00      	nop
 8002cb4:	37a8      	adds	r7, #168	@ 0xa8
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}
 8002cba:	bf00      	nop
 8002cbc:	40004800 	.word	0x40004800
 8002cc0:	40023800 	.word	0x40023800
 8002cc4:	40020c00 	.word	0x40020c00

08002cc8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002ccc:	bf00      	nop
 8002cce:	e7fd      	b.n	8002ccc <NMI_Handler+0x4>

08002cd0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002cd4:	bf00      	nop
 8002cd6:	e7fd      	b.n	8002cd4 <HardFault_Handler+0x4>

08002cd8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002cdc:	bf00      	nop
 8002cde:	e7fd      	b.n	8002cdc <MemManage_Handler+0x4>

08002ce0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ce4:	bf00      	nop
 8002ce6:	e7fd      	b.n	8002ce4 <BusFault_Handler+0x4>

08002ce8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002cec:	bf00      	nop
 8002cee:	e7fd      	b.n	8002cec <UsageFault_Handler+0x4>

08002cf0 <DebugMon_Handler>:
void DebugMon_Handler(void)
{
  /* USER CODE BEGIN DebugMonitor_IRQn 0 */
#endif
void DebugMon_Handler(void)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	af00      	add	r7, sp, #0
  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */
}
 8002cf4:	bf00      	nop
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfc:	4770      	bx	lr

08002cfe <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */
#endif
void SysTick_Handler(void)
{
 8002cfe:	b580      	push	{r7, lr}
 8002d00:	af00      	add	r7, sp, #0
  extern void xPortSysTickHandler( void );
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d02:	f000 f887 	bl	8002e14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  xPortSysTickHandler();
 8002d06:	f008 ff07 	bl	800bb18 <xPortSysTickHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 8002d0a:	bf00      	nop
 8002d0c:	bd80      	pop	{r7, pc}
	...

08002d10 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002d14:	4802      	ldr	r0, [pc, #8]	@ (8002d20 <SPI1_IRQHandler+0x10>)
 8002d16:	f003 f943 	bl	8005fa0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002d1a:	bf00      	nop
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	bf00      	nop
 8002d20:	200001f8 	.word	0x200001f8

08002d24 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002d24:	b480      	push	{r7}
 8002d26:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002d28:	4b06      	ldr	r3, [pc, #24]	@ (8002d44 <SystemInit+0x20>)
 8002d2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d2e:	4a05      	ldr	r2, [pc, #20]	@ (8002d44 <SystemInit+0x20>)
 8002d30:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002d34:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d38:	bf00      	nop
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d40:	4770      	bx	lr
 8002d42:	bf00      	nop
 8002d44:	e000ed00 	.word	0xe000ed00

08002d48 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
	  ldr   sp, =_estack      /* set stack pointer */
 8002d48:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002d80 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002d4c:	f7ff ffea 	bl	8002d24 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002d50:	480c      	ldr	r0, [pc, #48]	@ (8002d84 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002d52:	490d      	ldr	r1, [pc, #52]	@ (8002d88 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002d54:	4a0d      	ldr	r2, [pc, #52]	@ (8002d8c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002d56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d58:	e002      	b.n	8002d60 <LoopCopyDataInit>

08002d5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d5e:	3304      	adds	r3, #4

08002d60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d64:	d3f9      	bcc.n	8002d5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d66:	4a0a      	ldr	r2, [pc, #40]	@ (8002d90 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002d68:	4c0a      	ldr	r4, [pc, #40]	@ (8002d94 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002d6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d6c:	e001      	b.n	8002d72 <LoopFillZerobss>

08002d6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d70:	3204      	adds	r2, #4

08002d72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d74:	d3fb      	bcc.n	8002d6e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002d76:	f00b f82f 	bl	800ddd8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d7a:	f7ff f87d 	bl	8001e78 <main>
  bx  lr    
 8002d7e:	4770      	bx	lr
	  ldr   sp, =_estack      /* set stack pointer */
 8002d80:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002d84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d88:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002d8c:	08011278 	.word	0x08011278
  ldr r2, =_sbss
 8002d90:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002d94:	2000063c 	.word	0x2000063c

08002d98 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d98:	e7fe      	b.n	8002d98 <ADC_IRQHandler>

08002d9a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d9a:	b580      	push	{r7, lr}
 8002d9c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d9e:	2003      	movs	r0, #3
 8002da0:	f000 f928 	bl	8002ff4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002da4:	200f      	movs	r0, #15
 8002da6:	f000 f805 	bl	8002db4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002daa:	f7ff fe69 	bl	8002a80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002dae:	2300      	movs	r3, #0
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	bd80      	pop	{r7, pc}

08002db4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b082      	sub	sp, #8
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002dbc:	4b12      	ldr	r3, [pc, #72]	@ (8002e08 <HAL_InitTick+0x54>)
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	4b12      	ldr	r3, [pc, #72]	@ (8002e0c <HAL_InitTick+0x58>)
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	4619      	mov	r1, r3
 8002dc6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002dca:	fbb3 f3f1 	udiv	r3, r3, r1
 8002dce:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f000 f972 	bl	80030bc <HAL_SYSTICK_Config>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d001      	beq.n	8002de2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002dde:	2301      	movs	r3, #1
 8002de0:	e00e      	b.n	8002e00 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2b0f      	cmp	r3, #15
 8002de6:	d80a      	bhi.n	8002dfe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002de8:	2200      	movs	r2, #0
 8002dea:	6879      	ldr	r1, [r7, #4]
 8002dec:	f04f 30ff 	mov.w	r0, #4294967295
 8002df0:	f000 f920 	bl	8003034 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002df4:	4a06      	ldr	r2, [pc, #24]	@ (8002e10 <HAL_InitTick+0x5c>)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	e000      	b.n	8002e00 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
}
 8002e00:	4618      	mov	r0, r3
 8002e02:	3708      	adds	r7, #8
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}
 8002e08:	20000004 	.word	0x20000004
 8002e0c:	2000000c 	.word	0x2000000c
 8002e10:	20000008 	.word	0x20000008

08002e14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e14:	b480      	push	{r7}
 8002e16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e18:	4b06      	ldr	r3, [pc, #24]	@ (8002e34 <HAL_IncTick+0x20>)
 8002e1a:	781b      	ldrb	r3, [r3, #0]
 8002e1c:	461a      	mov	r2, r3
 8002e1e:	4b06      	ldr	r3, [pc, #24]	@ (8002e38 <HAL_IncTick+0x24>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4413      	add	r3, r2
 8002e24:	4a04      	ldr	r2, [pc, #16]	@ (8002e38 <HAL_IncTick+0x24>)
 8002e26:	6013      	str	r3, [r2, #0]
}
 8002e28:	bf00      	nop
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e30:	4770      	bx	lr
 8002e32:	bf00      	nop
 8002e34:	2000000c 	.word	0x2000000c
 8002e38:	2000034c 	.word	0x2000034c

08002e3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	af00      	add	r7, sp, #0
  return uwTick;
 8002e40:	4b03      	ldr	r3, [pc, #12]	@ (8002e50 <HAL_GetTick+0x14>)
 8002e42:	681b      	ldr	r3, [r3, #0]
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	46bd      	mov	sp, r7
 8002e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4c:	4770      	bx	lr
 8002e4e:	bf00      	nop
 8002e50:	2000034c 	.word	0x2000034c

08002e54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b085      	sub	sp, #20
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	f003 0307 	and.w	r3, r3, #7
 8002e62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e64:	4b0b      	ldr	r3, [pc, #44]	@ (8002e94 <__NVIC_SetPriorityGrouping+0x40>)
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e6a:	68ba      	ldr	r2, [r7, #8]
 8002e6c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e70:	4013      	ands	r3, r2
 8002e72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002e7c:	4b06      	ldr	r3, [pc, #24]	@ (8002e98 <__NVIC_SetPriorityGrouping+0x44>)
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e82:	4a04      	ldr	r2, [pc, #16]	@ (8002e94 <__NVIC_SetPriorityGrouping+0x40>)
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	60d3      	str	r3, [r2, #12]
}
 8002e88:	bf00      	nop
 8002e8a:	3714      	adds	r7, #20
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e92:	4770      	bx	lr
 8002e94:	e000ed00 	.word	0xe000ed00
 8002e98:	05fa0000 	.word	0x05fa0000

08002e9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ea0:	4b04      	ldr	r3, [pc, #16]	@ (8002eb4 <__NVIC_GetPriorityGrouping+0x18>)
 8002ea2:	68db      	ldr	r3, [r3, #12]
 8002ea4:	0a1b      	lsrs	r3, r3, #8
 8002ea6:	f003 0307 	and.w	r3, r3, #7
}
 8002eaa:	4618      	mov	r0, r3
 8002eac:	46bd      	mov	sp, r7
 8002eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb2:	4770      	bx	lr
 8002eb4:	e000ed00 	.word	0xe000ed00

08002eb8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b083      	sub	sp, #12
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ec2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	db0b      	blt.n	8002ee2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002eca:	79fb      	ldrb	r3, [r7, #7]
 8002ecc:	f003 021f 	and.w	r2, r3, #31
 8002ed0:	4907      	ldr	r1, [pc, #28]	@ (8002ef0 <__NVIC_EnableIRQ+0x38>)
 8002ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ed6:	095b      	lsrs	r3, r3, #5
 8002ed8:	2001      	movs	r0, #1
 8002eda:	fa00 f202 	lsl.w	r2, r0, r2
 8002ede:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002ee2:	bf00      	nop
 8002ee4:	370c      	adds	r7, #12
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eec:	4770      	bx	lr
 8002eee:	bf00      	nop
 8002ef0:	e000e100 	.word	0xe000e100

08002ef4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b083      	sub	sp, #12
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	4603      	mov	r3, r0
 8002efc:	6039      	str	r1, [r7, #0]
 8002efe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	db0a      	blt.n	8002f1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	b2da      	uxtb	r2, r3
 8002f0c:	490c      	ldr	r1, [pc, #48]	@ (8002f40 <__NVIC_SetPriority+0x4c>)
 8002f0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f12:	0112      	lsls	r2, r2, #4
 8002f14:	b2d2      	uxtb	r2, r2
 8002f16:	440b      	add	r3, r1
 8002f18:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f1c:	e00a      	b.n	8002f34 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	b2da      	uxtb	r2, r3
 8002f22:	4908      	ldr	r1, [pc, #32]	@ (8002f44 <__NVIC_SetPriority+0x50>)
 8002f24:	79fb      	ldrb	r3, [r7, #7]
 8002f26:	f003 030f 	and.w	r3, r3, #15
 8002f2a:	3b04      	subs	r3, #4
 8002f2c:	0112      	lsls	r2, r2, #4
 8002f2e:	b2d2      	uxtb	r2, r2
 8002f30:	440b      	add	r3, r1
 8002f32:	761a      	strb	r2, [r3, #24]
}
 8002f34:	bf00      	nop
 8002f36:	370c      	adds	r7, #12
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3e:	4770      	bx	lr
 8002f40:	e000e100 	.word	0xe000e100
 8002f44:	e000ed00 	.word	0xe000ed00

08002f48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b089      	sub	sp, #36	@ 0x24
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	60f8      	str	r0, [r7, #12]
 8002f50:	60b9      	str	r1, [r7, #8]
 8002f52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	f003 0307 	and.w	r3, r3, #7
 8002f5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f5c:	69fb      	ldr	r3, [r7, #28]
 8002f5e:	f1c3 0307 	rsb	r3, r3, #7
 8002f62:	2b04      	cmp	r3, #4
 8002f64:	bf28      	it	cs
 8002f66:	2304      	movcs	r3, #4
 8002f68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f6a:	69fb      	ldr	r3, [r7, #28]
 8002f6c:	3304      	adds	r3, #4
 8002f6e:	2b06      	cmp	r3, #6
 8002f70:	d902      	bls.n	8002f78 <NVIC_EncodePriority+0x30>
 8002f72:	69fb      	ldr	r3, [r7, #28]
 8002f74:	3b03      	subs	r3, #3
 8002f76:	e000      	b.n	8002f7a <NVIC_EncodePriority+0x32>
 8002f78:	2300      	movs	r3, #0
 8002f7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f7c:	f04f 32ff 	mov.w	r2, #4294967295
 8002f80:	69bb      	ldr	r3, [r7, #24]
 8002f82:	fa02 f303 	lsl.w	r3, r2, r3
 8002f86:	43da      	mvns	r2, r3
 8002f88:	68bb      	ldr	r3, [r7, #8]
 8002f8a:	401a      	ands	r2, r3
 8002f8c:	697b      	ldr	r3, [r7, #20]
 8002f8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f90:	f04f 31ff 	mov.w	r1, #4294967295
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	fa01 f303 	lsl.w	r3, r1, r3
 8002f9a:	43d9      	mvns	r1, r3
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fa0:	4313      	orrs	r3, r2
         );
}
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	3724      	adds	r7, #36	@ 0x24
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fac:	4770      	bx	lr
	...

08002fb0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b082      	sub	sp, #8
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	3b01      	subs	r3, #1
 8002fbc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002fc0:	d301      	bcc.n	8002fc6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e00f      	b.n	8002fe6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002fc6:	4a0a      	ldr	r2, [pc, #40]	@ (8002ff0 <SysTick_Config+0x40>)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	3b01      	subs	r3, #1
 8002fcc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002fce:	210f      	movs	r1, #15
 8002fd0:	f04f 30ff 	mov.w	r0, #4294967295
 8002fd4:	f7ff ff8e 	bl	8002ef4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fd8:	4b05      	ldr	r3, [pc, #20]	@ (8002ff0 <SysTick_Config+0x40>)
 8002fda:	2200      	movs	r2, #0
 8002fdc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fde:	4b04      	ldr	r3, [pc, #16]	@ (8002ff0 <SysTick_Config+0x40>)
 8002fe0:	2207      	movs	r2, #7
 8002fe2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002fe4:	2300      	movs	r3, #0
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	3708      	adds	r7, #8
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}
 8002fee:	bf00      	nop
 8002ff0:	e000e010 	.word	0xe000e010

08002ff4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b082      	sub	sp, #8
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2b07      	cmp	r3, #7
 8003000:	d00f      	beq.n	8003022 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2b06      	cmp	r3, #6
 8003006:	d00c      	beq.n	8003022 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2b05      	cmp	r3, #5
 800300c:	d009      	beq.n	8003022 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2b04      	cmp	r3, #4
 8003012:	d006      	beq.n	8003022 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2b03      	cmp	r3, #3
 8003018:	d003      	beq.n	8003022 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800301a:	2191      	movs	r1, #145	@ 0x91
 800301c:	4804      	ldr	r0, [pc, #16]	@ (8003030 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 800301e:	f7ff fa87 	bl	8002530 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003022:	6878      	ldr	r0, [r7, #4]
 8003024:	f7ff ff16 	bl	8002e54 <__NVIC_SetPriorityGrouping>
}
 8003028:	bf00      	nop
 800302a:	3708      	adds	r7, #8
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}
 8003030:	08010798 	.word	0x08010798

08003034 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003034:	b580      	push	{r7, lr}
 8003036:	b086      	sub	sp, #24
 8003038:	af00      	add	r7, sp, #0
 800303a:	4603      	mov	r3, r0
 800303c:	60b9      	str	r1, [r7, #8]
 800303e:	607a      	str	r2, [r7, #4]
 8003040:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003042:	2300      	movs	r3, #0
 8003044:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2b0f      	cmp	r3, #15
 800304a:	d903      	bls.n	8003054 <HAL_NVIC_SetPriority+0x20>
 800304c:	21a9      	movs	r1, #169	@ 0xa9
 800304e:	480e      	ldr	r0, [pc, #56]	@ (8003088 <HAL_NVIC_SetPriority+0x54>)
 8003050:	f7ff fa6e 	bl	8002530 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	2b0f      	cmp	r3, #15
 8003058:	d903      	bls.n	8003062 <HAL_NVIC_SetPriority+0x2e>
 800305a:	21aa      	movs	r1, #170	@ 0xaa
 800305c:	480a      	ldr	r0, [pc, #40]	@ (8003088 <HAL_NVIC_SetPriority+0x54>)
 800305e:	f7ff fa67 	bl	8002530 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003062:	f7ff ff1b 	bl	8002e9c <__NVIC_GetPriorityGrouping>
 8003066:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003068:	687a      	ldr	r2, [r7, #4]
 800306a:	68b9      	ldr	r1, [r7, #8]
 800306c:	6978      	ldr	r0, [r7, #20]
 800306e:	f7ff ff6b 	bl	8002f48 <NVIC_EncodePriority>
 8003072:	4602      	mov	r2, r0
 8003074:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003078:	4611      	mov	r1, r2
 800307a:	4618      	mov	r0, r3
 800307c:	f7ff ff3a 	bl	8002ef4 <__NVIC_SetPriority>
}
 8003080:	bf00      	nop
 8003082:	3718      	adds	r7, #24
 8003084:	46bd      	mov	sp, r7
 8003086:	bd80      	pop	{r7, pc}
 8003088:	08010798 	.word	0x08010798

0800308c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b082      	sub	sp, #8
 8003090:	af00      	add	r7, sp, #0
 8003092:	4603      	mov	r3, r0
 8003094:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8003096:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800309a:	2b00      	cmp	r3, #0
 800309c:	da03      	bge.n	80030a6 <HAL_NVIC_EnableIRQ+0x1a>
 800309e:	21bd      	movs	r1, #189	@ 0xbd
 80030a0:	4805      	ldr	r0, [pc, #20]	@ (80030b8 <HAL_NVIC_EnableIRQ+0x2c>)
 80030a2:	f7ff fa45 	bl	8002530 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030aa:	4618      	mov	r0, r3
 80030ac:	f7ff ff04 	bl	8002eb8 <__NVIC_EnableIRQ>
}
 80030b0:	bf00      	nop
 80030b2:	3708      	adds	r7, #8
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bd80      	pop	{r7, pc}
 80030b8:	08010798 	.word	0x08010798

080030bc <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b082      	sub	sp, #8
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80030c4:	6878      	ldr	r0, [r7, #4]
 80030c6:	f7ff ff73 	bl	8002fb0 <SysTick_Config>
 80030ca:	4603      	mov	r3, r0
}
 80030cc:	4618      	mov	r0, r3
 80030ce:	3708      	adds	r7, #8
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bd80      	pop	{r7, pc}

080030d4 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80030d4:	b480      	push	{r7}
 80030d6:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80030d8:	f3bf 8f5f 	dmb	sy
}
 80030dc:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80030de:	4b07      	ldr	r3, [pc, #28]	@ (80030fc <HAL_MPU_Disable+0x28>)
 80030e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030e2:	4a06      	ldr	r2, [pc, #24]	@ (80030fc <HAL_MPU_Disable+0x28>)
 80030e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80030e8:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80030ea:	4b05      	ldr	r3, [pc, #20]	@ (8003100 <HAL_MPU_Disable+0x2c>)
 80030ec:	2200      	movs	r2, #0
 80030ee:	605a      	str	r2, [r3, #4]
}
 80030f0:	bf00      	nop
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr
 80030fa:	bf00      	nop
 80030fc:	e000ed00 	.word	0xe000ed00
 8003100:	e000ed90 	.word	0xe000ed90

08003104 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8003104:	b480      	push	{r7}
 8003106:	b083      	sub	sp, #12
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 800310c:	4a0b      	ldr	r2, [pc, #44]	@ (800313c <HAL_MPU_Enable+0x38>)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	f043 0301 	orr.w	r3, r3, #1
 8003114:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8003116:	4b0a      	ldr	r3, [pc, #40]	@ (8003140 <HAL_MPU_Enable+0x3c>)
 8003118:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800311a:	4a09      	ldr	r2, [pc, #36]	@ (8003140 <HAL_MPU_Enable+0x3c>)
 800311c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003120:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8003122:	f3bf 8f4f 	dsb	sy
}
 8003126:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003128:	f3bf 8f6f 	isb	sy
}
 800312c:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800312e:	bf00      	nop
 8003130:	370c      	adds	r7, #12
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr
 800313a:	bf00      	nop
 800313c:	e000ed90 	.word	0xe000ed90
 8003140:	e000ed00 	.word	0xe000ed00

08003144 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b082      	sub	sp, #8
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	785b      	ldrb	r3, [r3, #1]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d020      	beq.n	8003196 <HAL_MPU_ConfigRegion+0x52>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	785b      	ldrb	r3, [r3, #1]
 8003158:	2b01      	cmp	r3, #1
 800315a:	d01c      	beq.n	8003196 <HAL_MPU_ConfigRegion+0x52>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	785b      	ldrb	r3, [r3, #1]
 8003160:	2b02      	cmp	r3, #2
 8003162:	d018      	beq.n	8003196 <HAL_MPU_ConfigRegion+0x52>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	785b      	ldrb	r3, [r3, #1]
 8003168:	2b03      	cmp	r3, #3
 800316a:	d014      	beq.n	8003196 <HAL_MPU_ConfigRegion+0x52>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	785b      	ldrb	r3, [r3, #1]
 8003170:	2b04      	cmp	r3, #4
 8003172:	d010      	beq.n	8003196 <HAL_MPU_ConfigRegion+0x52>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	785b      	ldrb	r3, [r3, #1]
 8003178:	2b05      	cmp	r3, #5
 800317a:	d00c      	beq.n	8003196 <HAL_MPU_ConfigRegion+0x52>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	785b      	ldrb	r3, [r3, #1]
 8003180:	2b06      	cmp	r3, #6
 8003182:	d008      	beq.n	8003196 <HAL_MPU_ConfigRegion+0x52>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	785b      	ldrb	r3, [r3, #1]
 8003188:	2b07      	cmp	r3, #7
 800318a:	d004      	beq.n	8003196 <HAL_MPU_ConfigRegion+0x52>
 800318c:	f44f 71a7 	mov.w	r1, #334	@ 0x14e
 8003190:	488c      	ldr	r0, [pc, #560]	@ (80033c4 <HAL_MPU_ConfigRegion+0x280>)
 8003192:	f7ff f9cd 	bl	8002530 <assert_failed>
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	781b      	ldrb	r3, [r3, #0]
 800319a:	2b01      	cmp	r3, #1
 800319c:	d008      	beq.n	80031b0 <HAL_MPU_ConfigRegion+0x6c>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	781b      	ldrb	r3, [r3, #0]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d004      	beq.n	80031b0 <HAL_MPU_ConfigRegion+0x6c>
 80031a6:	f240 114f 	movw	r1, #335	@ 0x14f
 80031aa:	4886      	ldr	r0, [pc, #536]	@ (80033c4 <HAL_MPU_ConfigRegion+0x280>)
 80031ac:	f7ff f9c0 	bl	8002530 <assert_failed>
  assert_param(IS_MPU_INSTRUCTION_ACCESS(MPU_Init->DisableExec));
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	7b1b      	ldrb	r3, [r3, #12]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d008      	beq.n	80031ca <HAL_MPU_ConfigRegion+0x86>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	7b1b      	ldrb	r3, [r3, #12]
 80031bc:	2b01      	cmp	r3, #1
 80031be:	d004      	beq.n	80031ca <HAL_MPU_ConfigRegion+0x86>
 80031c0:	f44f 71a8 	mov.w	r1, #336	@ 0x150
 80031c4:	487f      	ldr	r0, [pc, #508]	@ (80033c4 <HAL_MPU_ConfigRegion+0x280>)
 80031c6:	f7ff f9b3 	bl	8002530 <assert_failed>
  assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(MPU_Init->AccessPermission));
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	7adb      	ldrb	r3, [r3, #11]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d018      	beq.n	8003204 <HAL_MPU_ConfigRegion+0xc0>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	7adb      	ldrb	r3, [r3, #11]
 80031d6:	2b01      	cmp	r3, #1
 80031d8:	d014      	beq.n	8003204 <HAL_MPU_ConfigRegion+0xc0>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	7adb      	ldrb	r3, [r3, #11]
 80031de:	2b02      	cmp	r3, #2
 80031e0:	d010      	beq.n	8003204 <HAL_MPU_ConfigRegion+0xc0>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	7adb      	ldrb	r3, [r3, #11]
 80031e6:	2b03      	cmp	r3, #3
 80031e8:	d00c      	beq.n	8003204 <HAL_MPU_ConfigRegion+0xc0>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	7adb      	ldrb	r3, [r3, #11]
 80031ee:	2b05      	cmp	r3, #5
 80031f0:	d008      	beq.n	8003204 <HAL_MPU_ConfigRegion+0xc0>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	7adb      	ldrb	r3, [r3, #11]
 80031f6:	2b06      	cmp	r3, #6
 80031f8:	d004      	beq.n	8003204 <HAL_MPU_ConfigRegion+0xc0>
 80031fa:	f240 1151 	movw	r1, #337	@ 0x151
 80031fe:	4871      	ldr	r0, [pc, #452]	@ (80033c4 <HAL_MPU_ConfigRegion+0x280>)
 8003200:	f7ff f996 	bl	8002530 <assert_failed>
  assert_param(IS_MPU_TEX_LEVEL(MPU_Init->TypeExtField));
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	7a9b      	ldrb	r3, [r3, #10]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d00c      	beq.n	8003226 <HAL_MPU_ConfigRegion+0xe2>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	7a9b      	ldrb	r3, [r3, #10]
 8003210:	2b01      	cmp	r3, #1
 8003212:	d008      	beq.n	8003226 <HAL_MPU_ConfigRegion+0xe2>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	7a9b      	ldrb	r3, [r3, #10]
 8003218:	2b02      	cmp	r3, #2
 800321a:	d004      	beq.n	8003226 <HAL_MPU_ConfigRegion+0xe2>
 800321c:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 8003220:	4868      	ldr	r0, [pc, #416]	@ (80033c4 <HAL_MPU_ConfigRegion+0x280>)
 8003222:	f7ff f985 	bl	8002530 <assert_failed>
  assert_param(IS_MPU_ACCESS_SHAREABLE(MPU_Init->IsShareable));
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	7b5b      	ldrb	r3, [r3, #13]
 800322a:	2b01      	cmp	r3, #1
 800322c:	d008      	beq.n	8003240 <HAL_MPU_ConfigRegion+0xfc>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	7b5b      	ldrb	r3, [r3, #13]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d004      	beq.n	8003240 <HAL_MPU_ConfigRegion+0xfc>
 8003236:	f240 1153 	movw	r1, #339	@ 0x153
 800323a:	4862      	ldr	r0, [pc, #392]	@ (80033c4 <HAL_MPU_ConfigRegion+0x280>)
 800323c:	f7ff f978 	bl	8002530 <assert_failed>
  assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	7b9b      	ldrb	r3, [r3, #14]
 8003244:	2b01      	cmp	r3, #1
 8003246:	d008      	beq.n	800325a <HAL_MPU_ConfigRegion+0x116>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	7b9b      	ldrb	r3, [r3, #14]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d004      	beq.n	800325a <HAL_MPU_ConfigRegion+0x116>
 8003250:	f44f 71aa 	mov.w	r1, #340	@ 0x154
 8003254:	485b      	ldr	r0, [pc, #364]	@ (80033c4 <HAL_MPU_ConfigRegion+0x280>)
 8003256:	f7ff f96b 	bl	8002530 <assert_failed>
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	7bdb      	ldrb	r3, [r3, #15]
 800325e:	2b01      	cmp	r3, #1
 8003260:	d008      	beq.n	8003274 <HAL_MPU_ConfigRegion+0x130>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	7bdb      	ldrb	r3, [r3, #15]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d004      	beq.n	8003274 <HAL_MPU_ConfigRegion+0x130>
 800326a:	f240 1155 	movw	r1, #341	@ 0x155
 800326e:	4855      	ldr	r0, [pc, #340]	@ (80033c4 <HAL_MPU_ConfigRegion+0x280>)
 8003270:	f7ff f95e 	bl	8002530 <assert_failed>
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	7a5b      	ldrb	r3, [r3, #9]
 8003278:	2bff      	cmp	r3, #255	@ 0xff
 800327a:	d104      	bne.n	8003286 <HAL_MPU_ConfigRegion+0x142>
 800327c:	f44f 71ab 	mov.w	r1, #342	@ 0x156
 8003280:	4850      	ldr	r0, [pc, #320]	@ (80033c4 <HAL_MPU_ConfigRegion+0x280>)
 8003282:	f7ff f955 	bl	8002530 <assert_failed>
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	7a1b      	ldrb	r3, [r3, #8]
 800328a:	2b04      	cmp	r3, #4
 800328c:	d070      	beq.n	8003370 <HAL_MPU_ConfigRegion+0x22c>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	7a1b      	ldrb	r3, [r3, #8]
 8003292:	2b05      	cmp	r3, #5
 8003294:	d06c      	beq.n	8003370 <HAL_MPU_ConfigRegion+0x22c>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	7a1b      	ldrb	r3, [r3, #8]
 800329a:	2b06      	cmp	r3, #6
 800329c:	d068      	beq.n	8003370 <HAL_MPU_ConfigRegion+0x22c>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	7a1b      	ldrb	r3, [r3, #8]
 80032a2:	2b07      	cmp	r3, #7
 80032a4:	d064      	beq.n	8003370 <HAL_MPU_ConfigRegion+0x22c>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	7a1b      	ldrb	r3, [r3, #8]
 80032aa:	2b08      	cmp	r3, #8
 80032ac:	d060      	beq.n	8003370 <HAL_MPU_ConfigRegion+0x22c>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	7a1b      	ldrb	r3, [r3, #8]
 80032b2:	2b09      	cmp	r3, #9
 80032b4:	d05c      	beq.n	8003370 <HAL_MPU_ConfigRegion+0x22c>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	7a1b      	ldrb	r3, [r3, #8]
 80032ba:	2b0a      	cmp	r3, #10
 80032bc:	d058      	beq.n	8003370 <HAL_MPU_ConfigRegion+0x22c>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	7a1b      	ldrb	r3, [r3, #8]
 80032c2:	2b0b      	cmp	r3, #11
 80032c4:	d054      	beq.n	8003370 <HAL_MPU_ConfigRegion+0x22c>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	7a1b      	ldrb	r3, [r3, #8]
 80032ca:	2b0c      	cmp	r3, #12
 80032cc:	d050      	beq.n	8003370 <HAL_MPU_ConfigRegion+0x22c>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	7a1b      	ldrb	r3, [r3, #8]
 80032d2:	2b0d      	cmp	r3, #13
 80032d4:	d04c      	beq.n	8003370 <HAL_MPU_ConfigRegion+0x22c>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	7a1b      	ldrb	r3, [r3, #8]
 80032da:	2b0e      	cmp	r3, #14
 80032dc:	d048      	beq.n	8003370 <HAL_MPU_ConfigRegion+0x22c>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	7a1b      	ldrb	r3, [r3, #8]
 80032e2:	2b0f      	cmp	r3, #15
 80032e4:	d044      	beq.n	8003370 <HAL_MPU_ConfigRegion+0x22c>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	7a1b      	ldrb	r3, [r3, #8]
 80032ea:	2b10      	cmp	r3, #16
 80032ec:	d040      	beq.n	8003370 <HAL_MPU_ConfigRegion+0x22c>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	7a1b      	ldrb	r3, [r3, #8]
 80032f2:	2b11      	cmp	r3, #17
 80032f4:	d03c      	beq.n	8003370 <HAL_MPU_ConfigRegion+0x22c>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	7a1b      	ldrb	r3, [r3, #8]
 80032fa:	2b12      	cmp	r3, #18
 80032fc:	d038      	beq.n	8003370 <HAL_MPU_ConfigRegion+0x22c>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	7a1b      	ldrb	r3, [r3, #8]
 8003302:	2b13      	cmp	r3, #19
 8003304:	d034      	beq.n	8003370 <HAL_MPU_ConfigRegion+0x22c>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	7a1b      	ldrb	r3, [r3, #8]
 800330a:	2b14      	cmp	r3, #20
 800330c:	d030      	beq.n	8003370 <HAL_MPU_ConfigRegion+0x22c>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	7a1b      	ldrb	r3, [r3, #8]
 8003312:	2b15      	cmp	r3, #21
 8003314:	d02c      	beq.n	8003370 <HAL_MPU_ConfigRegion+0x22c>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	7a1b      	ldrb	r3, [r3, #8]
 800331a:	2b16      	cmp	r3, #22
 800331c:	d028      	beq.n	8003370 <HAL_MPU_ConfigRegion+0x22c>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	7a1b      	ldrb	r3, [r3, #8]
 8003322:	2b17      	cmp	r3, #23
 8003324:	d024      	beq.n	8003370 <HAL_MPU_ConfigRegion+0x22c>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	7a1b      	ldrb	r3, [r3, #8]
 800332a:	2b18      	cmp	r3, #24
 800332c:	d020      	beq.n	8003370 <HAL_MPU_ConfigRegion+0x22c>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	7a1b      	ldrb	r3, [r3, #8]
 8003332:	2b19      	cmp	r3, #25
 8003334:	d01c      	beq.n	8003370 <HAL_MPU_ConfigRegion+0x22c>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	7a1b      	ldrb	r3, [r3, #8]
 800333a:	2b1a      	cmp	r3, #26
 800333c:	d018      	beq.n	8003370 <HAL_MPU_ConfigRegion+0x22c>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	7a1b      	ldrb	r3, [r3, #8]
 8003342:	2b1b      	cmp	r3, #27
 8003344:	d014      	beq.n	8003370 <HAL_MPU_ConfigRegion+0x22c>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	7a1b      	ldrb	r3, [r3, #8]
 800334a:	2b1c      	cmp	r3, #28
 800334c:	d010      	beq.n	8003370 <HAL_MPU_ConfigRegion+0x22c>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	7a1b      	ldrb	r3, [r3, #8]
 8003352:	2b1d      	cmp	r3, #29
 8003354:	d00c      	beq.n	8003370 <HAL_MPU_ConfigRegion+0x22c>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	7a1b      	ldrb	r3, [r3, #8]
 800335a:	2b1e      	cmp	r3, #30
 800335c:	d008      	beq.n	8003370 <HAL_MPU_ConfigRegion+0x22c>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	7a1b      	ldrb	r3, [r3, #8]
 8003362:	2b1f      	cmp	r3, #31
 8003364:	d004      	beq.n	8003370 <HAL_MPU_ConfigRegion+0x22c>
 8003366:	f240 1157 	movw	r1, #343	@ 0x157
 800336a:	4816      	ldr	r0, [pc, #88]	@ (80033c4 <HAL_MPU_ConfigRegion+0x280>)
 800336c:	f7ff f8e0 	bl	8002530 <assert_failed>

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	785a      	ldrb	r2, [r3, #1]
 8003374:	4b14      	ldr	r3, [pc, #80]	@ (80033c8 <HAL_MPU_ConfigRegion+0x284>)
 8003376:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8003378:	4b13      	ldr	r3, [pc, #76]	@ (80033c8 <HAL_MPU_ConfigRegion+0x284>)
 800337a:	691b      	ldr	r3, [r3, #16]
 800337c:	4a12      	ldr	r2, [pc, #72]	@ (80033c8 <HAL_MPU_ConfigRegion+0x284>)
 800337e:	f023 0301 	bic.w	r3, r3, #1
 8003382:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8003384:	4a10      	ldr	r2, [pc, #64]	@ (80033c8 <HAL_MPU_ConfigRegion+0x284>)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	7b1b      	ldrb	r3, [r3, #12]
 8003390:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	7adb      	ldrb	r3, [r3, #11]
 8003396:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003398:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	7a9b      	ldrb	r3, [r3, #10]
 800339e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80033a0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	7b5b      	ldrb	r3, [r3, #13]
 80033a6:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80033a8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	7b9b      	ldrb	r3, [r3, #14]
 80033ae:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80033b0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	7bdb      	ldrb	r3, [r3, #15]
 80033b6:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80033b8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	7a5b      	ldrb	r3, [r3, #9]
 80033be:	021b      	lsls	r3, r3, #8
 80033c0:	e004      	b.n	80033cc <HAL_MPU_ConfigRegion+0x288>
 80033c2:	bf00      	nop
 80033c4:	08010798 	.word	0x08010798
 80033c8:	e000ed90 	.word	0xe000ed90
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80033cc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	7a1b      	ldrb	r3, [r3, #8]
 80033d2:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80033d4:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80033d6:	687a      	ldr	r2, [r7, #4]
 80033d8:	7812      	ldrb	r2, [r2, #0]
 80033da:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80033dc:	4a03      	ldr	r2, [pc, #12]	@ (80033ec <HAL_MPU_ConfigRegion+0x2a8>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80033de:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80033e0:	6113      	str	r3, [r2, #16]
}
 80033e2:	bf00      	nop
 80033e4:	3708      	adds	r7, #8
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}
 80033ea:	bf00      	nop
 80033ec:	e000ed90 	.word	0xe000ed90

080033f0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b083      	sub	sp, #12
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80033fe:	b2db      	uxtb	r3, r3
 8003400:	2b02      	cmp	r3, #2
 8003402:	d004      	beq.n	800340e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2280      	movs	r2, #128	@ 0x80
 8003408:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	e00c      	b.n	8003428 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2205      	movs	r2, #5
 8003412:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	681a      	ldr	r2, [r3, #0]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f022 0201 	bic.w	r2, r2, #1
 8003424:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003426:	2300      	movs	r3, #0
}
 8003428:	4618      	mov	r0, r3
 800342a:	370c      	adds	r7, #12
 800342c:	46bd      	mov	sp, r7
 800342e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003432:	4770      	bx	lr

08003434 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b088      	sub	sp, #32
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
 800343c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800343e:	2300      	movs	r3, #0
 8003440:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003442:	2300      	movs	r3, #0
 8003444:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003446:	2300      	movs	r3, #0
 8003448:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800344a:	2300      	movs	r3, #0
 800344c:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	4a3a      	ldr	r2, [pc, #232]	@ (800353c <HAL_GPIO_Init+0x108>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d02b      	beq.n	80034ae <HAL_GPIO_Init+0x7a>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	4a39      	ldr	r2, [pc, #228]	@ (8003540 <HAL_GPIO_Init+0x10c>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d027      	beq.n	80034ae <HAL_GPIO_Init+0x7a>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	4a38      	ldr	r2, [pc, #224]	@ (8003544 <HAL_GPIO_Init+0x110>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d023      	beq.n	80034ae <HAL_GPIO_Init+0x7a>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	4a37      	ldr	r2, [pc, #220]	@ (8003548 <HAL_GPIO_Init+0x114>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d01f      	beq.n	80034ae <HAL_GPIO_Init+0x7a>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	4a36      	ldr	r2, [pc, #216]	@ (800354c <HAL_GPIO_Init+0x118>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d01b      	beq.n	80034ae <HAL_GPIO_Init+0x7a>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	4a35      	ldr	r2, [pc, #212]	@ (8003550 <HAL_GPIO_Init+0x11c>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d017      	beq.n	80034ae <HAL_GPIO_Init+0x7a>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	4a34      	ldr	r2, [pc, #208]	@ (8003554 <HAL_GPIO_Init+0x120>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d013      	beq.n	80034ae <HAL_GPIO_Init+0x7a>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	4a33      	ldr	r2, [pc, #204]	@ (8003558 <HAL_GPIO_Init+0x124>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d00f      	beq.n	80034ae <HAL_GPIO_Init+0x7a>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	4a32      	ldr	r2, [pc, #200]	@ (800355c <HAL_GPIO_Init+0x128>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d00b      	beq.n	80034ae <HAL_GPIO_Init+0x7a>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	4a31      	ldr	r2, [pc, #196]	@ (8003560 <HAL_GPIO_Init+0x12c>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d007      	beq.n	80034ae <HAL_GPIO_Init+0x7a>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	4a30      	ldr	r2, [pc, #192]	@ (8003564 <HAL_GPIO_Init+0x130>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d003      	beq.n	80034ae <HAL_GPIO_Init+0x7a>
 80034a6:	21aa      	movs	r1, #170	@ 0xaa
 80034a8:	482f      	ldr	r0, [pc, #188]	@ (8003568 <HAL_GPIO_Init+0x134>)
 80034aa:	f7ff f841 	bl	8002530 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	b29b      	uxth	r3, r3
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d103      	bne.n	80034c0 <HAL_GPIO_Init+0x8c>
 80034b8:	21ab      	movs	r1, #171	@ 0xab
 80034ba:	482b      	ldr	r0, [pc, #172]	@ (8003568 <HAL_GPIO_Init+0x134>)
 80034bc:	f7ff f838 	bl	8002530 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d035      	beq.n	8003534 <HAL_GPIO_Init+0x100>
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	2b01      	cmp	r3, #1
 80034ce:	d031      	beq.n	8003534 <HAL_GPIO_Init+0x100>
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	2b11      	cmp	r3, #17
 80034d6:	d02d      	beq.n	8003534 <HAL_GPIO_Init+0x100>
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	2b02      	cmp	r3, #2
 80034de:	d029      	beq.n	8003534 <HAL_GPIO_Init+0x100>
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	2b12      	cmp	r3, #18
 80034e6:	d025      	beq.n	8003534 <HAL_GPIO_Init+0x100>
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 80034f0:	d020      	beq.n	8003534 <HAL_GPIO_Init+0x100>
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 80034fa:	d01b      	beq.n	8003534 <HAL_GPIO_Init+0x100>
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 8003504:	d016      	beq.n	8003534 <HAL_GPIO_Init+0x100>
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 800350e:	d011      	beq.n	8003534 <HAL_GPIO_Init+0x100>
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 8003518:	d00c      	beq.n	8003534 <HAL_GPIO_Init+0x100>
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 8003522:	d007      	beq.n	8003534 <HAL_GPIO_Init+0x100>
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	2b03      	cmp	r3, #3
 800352a:	d003      	beq.n	8003534 <HAL_GPIO_Init+0x100>
 800352c:	21ac      	movs	r1, #172	@ 0xac
 800352e:	480e      	ldr	r0, [pc, #56]	@ (8003568 <HAL_GPIO_Init+0x134>)
 8003530:	f7fe fffe 	bl	8002530 <assert_failed>

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8003534:	2300      	movs	r3, #0
 8003536:	61fb      	str	r3, [r7, #28]
 8003538:	e2c7      	b.n	8003aca <HAL_GPIO_Init+0x696>
 800353a:	bf00      	nop
 800353c:	40020000 	.word	0x40020000
 8003540:	40020400 	.word	0x40020400
 8003544:	40020800 	.word	0x40020800
 8003548:	40020c00 	.word	0x40020c00
 800354c:	40021000 	.word	0x40021000
 8003550:	40021400 	.word	0x40021400
 8003554:	40021800 	.word	0x40021800
 8003558:	40021c00 	.word	0x40021c00
 800355c:	40022000 	.word	0x40022000
 8003560:	40022400 	.word	0x40022400
 8003564:	40022800 	.word	0x40022800
 8003568:	080107d4 	.word	0x080107d4
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800356c:	2201      	movs	r2, #1
 800356e:	69fb      	ldr	r3, [r7, #28]
 8003570:	fa02 f303 	lsl.w	r3, r2, r3
 8003574:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	697a      	ldr	r2, [r7, #20]
 800357c:	4013      	ands	r3, r2
 800357e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8003580:	693a      	ldr	r2, [r7, #16]
 8003582:	697b      	ldr	r3, [r7, #20]
 8003584:	429a      	cmp	r2, r3
 8003586:	f040 829d 	bne.w	8003ac4 <HAL_GPIO_Init+0x690>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	f003 0303 	and.w	r3, r3, #3
 8003592:	2b01      	cmp	r3, #1
 8003594:	d005      	beq.n	80035a2 <HAL_GPIO_Init+0x16e>
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	f003 0303 	and.w	r3, r3, #3
 800359e:	2b02      	cmp	r3, #2
 80035a0:	d144      	bne.n	800362c <HAL_GPIO_Init+0x1f8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	68db      	ldr	r3, [r3, #12]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d00f      	beq.n	80035ca <HAL_GPIO_Init+0x196>
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	68db      	ldr	r3, [r3, #12]
 80035ae:	2b01      	cmp	r3, #1
 80035b0:	d00b      	beq.n	80035ca <HAL_GPIO_Init+0x196>
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	68db      	ldr	r3, [r3, #12]
 80035b6:	2b02      	cmp	r3, #2
 80035b8:	d007      	beq.n	80035ca <HAL_GPIO_Init+0x196>
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	68db      	ldr	r3, [r3, #12]
 80035be:	2b03      	cmp	r3, #3
 80035c0:	d003      	beq.n	80035ca <HAL_GPIO_Init+0x196>
 80035c2:	21bd      	movs	r1, #189	@ 0xbd
 80035c4:	4831      	ldr	r0, [pc, #196]	@ (800368c <HAL_GPIO_Init+0x258>)
 80035c6:	f7fe ffb3 	bl	8002530 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	689b      	ldr	r3, [r3, #8]
 80035ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80035d0:	69fb      	ldr	r3, [r7, #28]
 80035d2:	005b      	lsls	r3, r3, #1
 80035d4:	2203      	movs	r2, #3
 80035d6:	fa02 f303 	lsl.w	r3, r2, r3
 80035da:	43db      	mvns	r3, r3
 80035dc:	69ba      	ldr	r2, [r7, #24]
 80035de:	4013      	ands	r3, r2
 80035e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	68da      	ldr	r2, [r3, #12]
 80035e6:	69fb      	ldr	r3, [r7, #28]
 80035e8:	005b      	lsls	r3, r3, #1
 80035ea:	fa02 f303 	lsl.w	r3, r2, r3
 80035ee:	69ba      	ldr	r2, [r7, #24]
 80035f0:	4313      	orrs	r3, r2
 80035f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	69ba      	ldr	r2, [r7, #24]
 80035f8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003600:	2201      	movs	r2, #1
 8003602:	69fb      	ldr	r3, [r7, #28]
 8003604:	fa02 f303 	lsl.w	r3, r2, r3
 8003608:	43db      	mvns	r3, r3
 800360a:	69ba      	ldr	r2, [r7, #24]
 800360c:	4013      	ands	r3, r2
 800360e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	091b      	lsrs	r3, r3, #4
 8003616:	f003 0201 	and.w	r2, r3, #1
 800361a:	69fb      	ldr	r3, [r7, #28]
 800361c:	fa02 f303 	lsl.w	r3, r2, r3
 8003620:	69ba      	ldr	r2, [r7, #24]
 8003622:	4313      	orrs	r3, r2
 8003624:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	69ba      	ldr	r2, [r7, #24]
 800362a:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	f003 0303 	and.w	r3, r3, #3
 8003634:	2b03      	cmp	r3, #3
 8003636:	d02b      	beq.n	8003690 <HAL_GPIO_Init+0x25c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d00b      	beq.n	8003658 <HAL_GPIO_Init+0x224>
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	689b      	ldr	r3, [r3, #8]
 8003644:	2b01      	cmp	r3, #1
 8003646:	d007      	beq.n	8003658 <HAL_GPIO_Init+0x224>
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	2b02      	cmp	r3, #2
 800364e:	d003      	beq.n	8003658 <HAL_GPIO_Init+0x224>
 8003650:	21ce      	movs	r1, #206	@ 0xce
 8003652:	480e      	ldr	r0, [pc, #56]	@ (800368c <HAL_GPIO_Init+0x258>)
 8003654:	f7fe ff6c 	bl	8002530 <assert_failed>

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800365e:	69fb      	ldr	r3, [r7, #28]
 8003660:	005b      	lsls	r3, r3, #1
 8003662:	2203      	movs	r2, #3
 8003664:	fa02 f303 	lsl.w	r3, r2, r3
 8003668:	43db      	mvns	r3, r3
 800366a:	69ba      	ldr	r2, [r7, #24]
 800366c:	4013      	ands	r3, r2
 800366e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	689a      	ldr	r2, [r3, #8]
 8003674:	69fb      	ldr	r3, [r7, #28]
 8003676:	005b      	lsls	r3, r3, #1
 8003678:	fa02 f303 	lsl.w	r3, r2, r3
 800367c:	69ba      	ldr	r2, [r7, #24]
 800367e:	4313      	orrs	r3, r2
 8003680:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	69ba      	ldr	r2, [r7, #24]
 8003686:	60da      	str	r2, [r3, #12]
 8003688:	e002      	b.n	8003690 <HAL_GPIO_Init+0x25c>
 800368a:	bf00      	nop
 800368c:	080107d4 	.word	0x080107d4
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	f003 0303 	and.w	r3, r3, #3
 8003698:	2b02      	cmp	r3, #2
 800369a:	f040 8134 	bne.w	8003906 <HAL_GPIO_Init+0x4d2>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	691b      	ldr	r3, [r3, #16]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	f000 810b 	beq.w	80038be <HAL_GPIO_Init+0x48a>
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	691b      	ldr	r3, [r3, #16]
 80036ac:	2b01      	cmp	r3, #1
 80036ae:	f000 8106 	beq.w	80038be <HAL_GPIO_Init+0x48a>
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	691b      	ldr	r3, [r3, #16]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	f000 8101 	beq.w	80038be <HAL_GPIO_Init+0x48a>
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	691b      	ldr	r3, [r3, #16]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	f000 80fc 	beq.w	80038be <HAL_GPIO_Init+0x48a>
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	691b      	ldr	r3, [r3, #16]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	f000 80f7 	beq.w	80038be <HAL_GPIO_Init+0x48a>
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	691b      	ldr	r3, [r3, #16]
 80036d4:	2b01      	cmp	r3, #1
 80036d6:	f000 80f2 	beq.w	80038be <HAL_GPIO_Init+0x48a>
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	691b      	ldr	r3, [r3, #16]
 80036de:	2b02      	cmp	r3, #2
 80036e0:	f000 80ed 	beq.w	80038be <HAL_GPIO_Init+0x48a>
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	691b      	ldr	r3, [r3, #16]
 80036e8:	2b02      	cmp	r3, #2
 80036ea:	f000 80e8 	beq.w	80038be <HAL_GPIO_Init+0x48a>
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	691b      	ldr	r3, [r3, #16]
 80036f2:	2b02      	cmp	r3, #2
 80036f4:	f000 80e3 	beq.w	80038be <HAL_GPIO_Init+0x48a>
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	691b      	ldr	r3, [r3, #16]
 80036fc:	2b03      	cmp	r3, #3
 80036fe:	f000 80de 	beq.w	80038be <HAL_GPIO_Init+0x48a>
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	691b      	ldr	r3, [r3, #16]
 8003706:	2b03      	cmp	r3, #3
 8003708:	f000 80d9 	beq.w	80038be <HAL_GPIO_Init+0x48a>
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	691b      	ldr	r3, [r3, #16]
 8003710:	2b03      	cmp	r3, #3
 8003712:	f000 80d4 	beq.w	80038be <HAL_GPIO_Init+0x48a>
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	691b      	ldr	r3, [r3, #16]
 800371a:	2b03      	cmp	r3, #3
 800371c:	f000 80cf 	beq.w	80038be <HAL_GPIO_Init+0x48a>
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	691b      	ldr	r3, [r3, #16]
 8003724:	2b03      	cmp	r3, #3
 8003726:	f000 80ca 	beq.w	80038be <HAL_GPIO_Init+0x48a>
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	691b      	ldr	r3, [r3, #16]
 800372e:	2b03      	cmp	r3, #3
 8003730:	f000 80c5 	beq.w	80038be <HAL_GPIO_Init+0x48a>
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	691b      	ldr	r3, [r3, #16]
 8003738:	2b04      	cmp	r3, #4
 800373a:	f000 80c0 	beq.w	80038be <HAL_GPIO_Init+0x48a>
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	691b      	ldr	r3, [r3, #16]
 8003742:	2b04      	cmp	r3, #4
 8003744:	f000 80bb 	beq.w	80038be <HAL_GPIO_Init+0x48a>
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	691b      	ldr	r3, [r3, #16]
 800374c:	2b04      	cmp	r3, #4
 800374e:	f000 80b6 	beq.w	80038be <HAL_GPIO_Init+0x48a>
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	691b      	ldr	r3, [r3, #16]
 8003756:	2b04      	cmp	r3, #4
 8003758:	f000 80b1 	beq.w	80038be <HAL_GPIO_Init+0x48a>
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	691b      	ldr	r3, [r3, #16]
 8003760:	2b04      	cmp	r3, #4
 8003762:	f000 80ac 	beq.w	80038be <HAL_GPIO_Init+0x48a>
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	691b      	ldr	r3, [r3, #16]
 800376a:	2b05      	cmp	r3, #5
 800376c:	f000 80a7 	beq.w	80038be <HAL_GPIO_Init+0x48a>
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	691b      	ldr	r3, [r3, #16]
 8003774:	2b05      	cmp	r3, #5
 8003776:	f000 80a2 	beq.w	80038be <HAL_GPIO_Init+0x48a>
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	691b      	ldr	r3, [r3, #16]
 800377e:	2b05      	cmp	r3, #5
 8003780:	f000 809d 	beq.w	80038be <HAL_GPIO_Init+0x48a>
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	691b      	ldr	r3, [r3, #16]
 8003788:	2b05      	cmp	r3, #5
 800378a:	f000 8098 	beq.w	80038be <HAL_GPIO_Init+0x48a>
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	691b      	ldr	r3, [r3, #16]
 8003792:	2b05      	cmp	r3, #5
 8003794:	f000 8093 	beq.w	80038be <HAL_GPIO_Init+0x48a>
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	691b      	ldr	r3, [r3, #16]
 800379c:	2b05      	cmp	r3, #5
 800379e:	f000 808e 	beq.w	80038be <HAL_GPIO_Init+0x48a>
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	691b      	ldr	r3, [r3, #16]
 80037a6:	2b06      	cmp	r3, #6
 80037a8:	f000 8089 	beq.w	80038be <HAL_GPIO_Init+0x48a>
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	691b      	ldr	r3, [r3, #16]
 80037b0:	2b06      	cmp	r3, #6
 80037b2:	f000 8084 	beq.w	80038be <HAL_GPIO_Init+0x48a>
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	691b      	ldr	r3, [r3, #16]
 80037ba:	2b07      	cmp	r3, #7
 80037bc:	d07f      	beq.n	80038be <HAL_GPIO_Init+0x48a>
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	691b      	ldr	r3, [r3, #16]
 80037c2:	2b07      	cmp	r3, #7
 80037c4:	d07b      	beq.n	80038be <HAL_GPIO_Init+0x48a>
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	691b      	ldr	r3, [r3, #16]
 80037ca:	2b07      	cmp	r3, #7
 80037cc:	d077      	beq.n	80038be <HAL_GPIO_Init+0x48a>
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	691b      	ldr	r3, [r3, #16]
 80037d2:	2b07      	cmp	r3, #7
 80037d4:	d073      	beq.n	80038be <HAL_GPIO_Init+0x48a>
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	691b      	ldr	r3, [r3, #16]
 80037da:	2b07      	cmp	r3, #7
 80037dc:	d06f      	beq.n	80038be <HAL_GPIO_Init+0x48a>
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	691b      	ldr	r3, [r3, #16]
 80037e2:	2b07      	cmp	r3, #7
 80037e4:	d06b      	beq.n	80038be <HAL_GPIO_Init+0x48a>
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	691b      	ldr	r3, [r3, #16]
 80037ea:	2b07      	cmp	r3, #7
 80037ec:	d067      	beq.n	80038be <HAL_GPIO_Init+0x48a>
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	691b      	ldr	r3, [r3, #16]
 80037f2:	2b08      	cmp	r3, #8
 80037f4:	d063      	beq.n	80038be <HAL_GPIO_Init+0x48a>
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	691b      	ldr	r3, [r3, #16]
 80037fa:	2b08      	cmp	r3, #8
 80037fc:	d05f      	beq.n	80038be <HAL_GPIO_Init+0x48a>
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	691b      	ldr	r3, [r3, #16]
 8003802:	2b08      	cmp	r3, #8
 8003804:	d05b      	beq.n	80038be <HAL_GPIO_Init+0x48a>
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	691b      	ldr	r3, [r3, #16]
 800380a:	2b08      	cmp	r3, #8
 800380c:	d057      	beq.n	80038be <HAL_GPIO_Init+0x48a>
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	691b      	ldr	r3, [r3, #16]
 8003812:	2b08      	cmp	r3, #8
 8003814:	d053      	beq.n	80038be <HAL_GPIO_Init+0x48a>
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	691b      	ldr	r3, [r3, #16]
 800381a:	2b08      	cmp	r3, #8
 800381c:	d04f      	beq.n	80038be <HAL_GPIO_Init+0x48a>
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	691b      	ldr	r3, [r3, #16]
 8003822:	2b08      	cmp	r3, #8
 8003824:	d04b      	beq.n	80038be <HAL_GPIO_Init+0x48a>
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	691b      	ldr	r3, [r3, #16]
 800382a:	2b09      	cmp	r3, #9
 800382c:	d047      	beq.n	80038be <HAL_GPIO_Init+0x48a>
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	691b      	ldr	r3, [r3, #16]
 8003832:	2b09      	cmp	r3, #9
 8003834:	d043      	beq.n	80038be <HAL_GPIO_Init+0x48a>
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	691b      	ldr	r3, [r3, #16]
 800383a:	2b09      	cmp	r3, #9
 800383c:	d03f      	beq.n	80038be <HAL_GPIO_Init+0x48a>
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	691b      	ldr	r3, [r3, #16]
 8003842:	2b09      	cmp	r3, #9
 8003844:	d03b      	beq.n	80038be <HAL_GPIO_Init+0x48a>
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	691b      	ldr	r3, [r3, #16]
 800384a:	2b09      	cmp	r3, #9
 800384c:	d037      	beq.n	80038be <HAL_GPIO_Init+0x48a>
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	691b      	ldr	r3, [r3, #16]
 8003852:	2b09      	cmp	r3, #9
 8003854:	d033      	beq.n	80038be <HAL_GPIO_Init+0x48a>
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	691b      	ldr	r3, [r3, #16]
 800385a:	2b09      	cmp	r3, #9
 800385c:	d02f      	beq.n	80038be <HAL_GPIO_Init+0x48a>
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	691b      	ldr	r3, [r3, #16]
 8003862:	2b0a      	cmp	r3, #10
 8003864:	d02b      	beq.n	80038be <HAL_GPIO_Init+0x48a>
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	691b      	ldr	r3, [r3, #16]
 800386a:	2b0a      	cmp	r3, #10
 800386c:	d027      	beq.n	80038be <HAL_GPIO_Init+0x48a>
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	691b      	ldr	r3, [r3, #16]
 8003872:	2b0a      	cmp	r3, #10
 8003874:	d023      	beq.n	80038be <HAL_GPIO_Init+0x48a>
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	691b      	ldr	r3, [r3, #16]
 800387a:	2b0a      	cmp	r3, #10
 800387c:	d01f      	beq.n	80038be <HAL_GPIO_Init+0x48a>
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	691b      	ldr	r3, [r3, #16]
 8003882:	2b0b      	cmp	r3, #11
 8003884:	d01b      	beq.n	80038be <HAL_GPIO_Init+0x48a>
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	691b      	ldr	r3, [r3, #16]
 800388a:	2b0c      	cmp	r3, #12
 800388c:	d017      	beq.n	80038be <HAL_GPIO_Init+0x48a>
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	691b      	ldr	r3, [r3, #16]
 8003892:	2b0c      	cmp	r3, #12
 8003894:	d013      	beq.n	80038be <HAL_GPIO_Init+0x48a>
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	691b      	ldr	r3, [r3, #16]
 800389a:	2b0c      	cmp	r3, #12
 800389c:	d00f      	beq.n	80038be <HAL_GPIO_Init+0x48a>
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	691b      	ldr	r3, [r3, #16]
 80038a2:	2b0f      	cmp	r3, #15
 80038a4:	d00b      	beq.n	80038be <HAL_GPIO_Init+0x48a>
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	691b      	ldr	r3, [r3, #16]
 80038aa:	2b0d      	cmp	r3, #13
 80038ac:	d007      	beq.n	80038be <HAL_GPIO_Init+0x48a>
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	691b      	ldr	r3, [r3, #16]
 80038b2:	2b0e      	cmp	r3, #14
 80038b4:	d003      	beq.n	80038be <HAL_GPIO_Init+0x48a>
 80038b6:	21db      	movs	r1, #219	@ 0xdb
 80038b8:	4888      	ldr	r0, [pc, #544]	@ (8003adc <HAL_GPIO_Init+0x6a8>)
 80038ba:	f7fe fe39 	bl	8002530 <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80038be:	69fb      	ldr	r3, [r7, #28]
 80038c0:	08da      	lsrs	r2, r3, #3
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	3208      	adds	r2, #8
 80038c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80038cc:	69fb      	ldr	r3, [r7, #28]
 80038ce:	f003 0307 	and.w	r3, r3, #7
 80038d2:	009b      	lsls	r3, r3, #2
 80038d4:	220f      	movs	r2, #15
 80038d6:	fa02 f303 	lsl.w	r3, r2, r3
 80038da:	43db      	mvns	r3, r3
 80038dc:	69ba      	ldr	r2, [r7, #24]
 80038de:	4013      	ands	r3, r2
 80038e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	691a      	ldr	r2, [r3, #16]
 80038e6:	69fb      	ldr	r3, [r7, #28]
 80038e8:	f003 0307 	and.w	r3, r3, #7
 80038ec:	009b      	lsls	r3, r3, #2
 80038ee:	fa02 f303 	lsl.w	r3, r2, r3
 80038f2:	69ba      	ldr	r2, [r7, #24]
 80038f4:	4313      	orrs	r3, r2
 80038f6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80038f8:	69fb      	ldr	r3, [r7, #28]
 80038fa:	08da      	lsrs	r2, r3, #3
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	3208      	adds	r2, #8
 8003900:	69b9      	ldr	r1, [r7, #24]
 8003902:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800390c:	69fb      	ldr	r3, [r7, #28]
 800390e:	005b      	lsls	r3, r3, #1
 8003910:	2203      	movs	r2, #3
 8003912:	fa02 f303 	lsl.w	r3, r2, r3
 8003916:	43db      	mvns	r3, r3
 8003918:	69ba      	ldr	r2, [r7, #24]
 800391a:	4013      	ands	r3, r2
 800391c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	f003 0203 	and.w	r2, r3, #3
 8003926:	69fb      	ldr	r3, [r7, #28]
 8003928:	005b      	lsls	r3, r3, #1
 800392a:	fa02 f303 	lsl.w	r3, r2, r3
 800392e:	69ba      	ldr	r2, [r7, #24]
 8003930:	4313      	orrs	r3, r2
 8003932:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	69ba      	ldr	r2, [r7, #24]
 8003938:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003942:	2b00      	cmp	r3, #0
 8003944:	f000 80be 	beq.w	8003ac4 <HAL_GPIO_Init+0x690>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003948:	4b65      	ldr	r3, [pc, #404]	@ (8003ae0 <HAL_GPIO_Init+0x6ac>)
 800394a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800394c:	4a64      	ldr	r2, [pc, #400]	@ (8003ae0 <HAL_GPIO_Init+0x6ac>)
 800394e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003952:	6453      	str	r3, [r2, #68]	@ 0x44
 8003954:	4b62      	ldr	r3, [pc, #392]	@ (8003ae0 <HAL_GPIO_Init+0x6ac>)
 8003956:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003958:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800395c:	60fb      	str	r3, [r7, #12]
 800395e:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003960:	4a60      	ldr	r2, [pc, #384]	@ (8003ae4 <HAL_GPIO_Init+0x6b0>)
 8003962:	69fb      	ldr	r3, [r7, #28]
 8003964:	089b      	lsrs	r3, r3, #2
 8003966:	3302      	adds	r3, #2
 8003968:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800396c:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800396e:	69fb      	ldr	r3, [r7, #28]
 8003970:	f003 0303 	and.w	r3, r3, #3
 8003974:	009b      	lsls	r3, r3, #2
 8003976:	220f      	movs	r2, #15
 8003978:	fa02 f303 	lsl.w	r3, r2, r3
 800397c:	43db      	mvns	r3, r3
 800397e:	69ba      	ldr	r2, [r7, #24]
 8003980:	4013      	ands	r3, r2
 8003982:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	4a58      	ldr	r2, [pc, #352]	@ (8003ae8 <HAL_GPIO_Init+0x6b4>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d037      	beq.n	80039fc <HAL_GPIO_Init+0x5c8>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	4a57      	ldr	r2, [pc, #348]	@ (8003aec <HAL_GPIO_Init+0x6b8>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d031      	beq.n	80039f8 <HAL_GPIO_Init+0x5c4>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	4a56      	ldr	r2, [pc, #344]	@ (8003af0 <HAL_GPIO_Init+0x6bc>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d02b      	beq.n	80039f4 <HAL_GPIO_Init+0x5c0>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	4a55      	ldr	r2, [pc, #340]	@ (8003af4 <HAL_GPIO_Init+0x6c0>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d025      	beq.n	80039f0 <HAL_GPIO_Init+0x5bc>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	4a54      	ldr	r2, [pc, #336]	@ (8003af8 <HAL_GPIO_Init+0x6c4>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d01f      	beq.n	80039ec <HAL_GPIO_Init+0x5b8>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	4a53      	ldr	r2, [pc, #332]	@ (8003afc <HAL_GPIO_Init+0x6c8>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d019      	beq.n	80039e8 <HAL_GPIO_Init+0x5b4>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	4a52      	ldr	r2, [pc, #328]	@ (8003b00 <HAL_GPIO_Init+0x6cc>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d013      	beq.n	80039e4 <HAL_GPIO_Init+0x5b0>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	4a51      	ldr	r2, [pc, #324]	@ (8003b04 <HAL_GPIO_Init+0x6d0>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d00d      	beq.n	80039e0 <HAL_GPIO_Init+0x5ac>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	4a50      	ldr	r2, [pc, #320]	@ (8003b08 <HAL_GPIO_Init+0x6d4>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d007      	beq.n	80039dc <HAL_GPIO_Init+0x5a8>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	4a4f      	ldr	r2, [pc, #316]	@ (8003b0c <HAL_GPIO_Init+0x6d8>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d101      	bne.n	80039d8 <HAL_GPIO_Init+0x5a4>
 80039d4:	2309      	movs	r3, #9
 80039d6:	e012      	b.n	80039fe <HAL_GPIO_Init+0x5ca>
 80039d8:	230a      	movs	r3, #10
 80039da:	e010      	b.n	80039fe <HAL_GPIO_Init+0x5ca>
 80039dc:	2308      	movs	r3, #8
 80039de:	e00e      	b.n	80039fe <HAL_GPIO_Init+0x5ca>
 80039e0:	2307      	movs	r3, #7
 80039e2:	e00c      	b.n	80039fe <HAL_GPIO_Init+0x5ca>
 80039e4:	2306      	movs	r3, #6
 80039e6:	e00a      	b.n	80039fe <HAL_GPIO_Init+0x5ca>
 80039e8:	2305      	movs	r3, #5
 80039ea:	e008      	b.n	80039fe <HAL_GPIO_Init+0x5ca>
 80039ec:	2304      	movs	r3, #4
 80039ee:	e006      	b.n	80039fe <HAL_GPIO_Init+0x5ca>
 80039f0:	2303      	movs	r3, #3
 80039f2:	e004      	b.n	80039fe <HAL_GPIO_Init+0x5ca>
 80039f4:	2302      	movs	r3, #2
 80039f6:	e002      	b.n	80039fe <HAL_GPIO_Init+0x5ca>
 80039f8:	2301      	movs	r3, #1
 80039fa:	e000      	b.n	80039fe <HAL_GPIO_Init+0x5ca>
 80039fc:	2300      	movs	r3, #0
 80039fe:	69fa      	ldr	r2, [r7, #28]
 8003a00:	f002 0203 	and.w	r2, r2, #3
 8003a04:	0092      	lsls	r2, r2, #2
 8003a06:	4093      	lsls	r3, r2
 8003a08:	69ba      	ldr	r2, [r7, #24]
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003a0e:	4935      	ldr	r1, [pc, #212]	@ (8003ae4 <HAL_GPIO_Init+0x6b0>)
 8003a10:	69fb      	ldr	r3, [r7, #28]
 8003a12:	089b      	lsrs	r3, r3, #2
 8003a14:	3302      	adds	r3, #2
 8003a16:	69ba      	ldr	r2, [r7, #24]
 8003a18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a1c:	4b3c      	ldr	r3, [pc, #240]	@ (8003b10 <HAL_GPIO_Init+0x6dc>)
 8003a1e:	689b      	ldr	r3, [r3, #8]
 8003a20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	43db      	mvns	r3, r3
 8003a26:	69ba      	ldr	r2, [r7, #24]
 8003a28:	4013      	ands	r3, r2
 8003a2a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d003      	beq.n	8003a40 <HAL_GPIO_Init+0x60c>
        {
          temp |= iocurrent;
 8003a38:	69ba      	ldr	r2, [r7, #24]
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003a40:	4a33      	ldr	r2, [pc, #204]	@ (8003b10 <HAL_GPIO_Init+0x6dc>)
 8003a42:	69bb      	ldr	r3, [r7, #24]
 8003a44:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003a46:	4b32      	ldr	r3, [pc, #200]	@ (8003b10 <HAL_GPIO_Init+0x6dc>)
 8003a48:	68db      	ldr	r3, [r3, #12]
 8003a4a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	43db      	mvns	r3, r3
 8003a50:	69ba      	ldr	r2, [r7, #24]
 8003a52:	4013      	ands	r3, r2
 8003a54:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d003      	beq.n	8003a6a <HAL_GPIO_Init+0x636>
        {
          temp |= iocurrent;
 8003a62:	69ba      	ldr	r2, [r7, #24]
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	4313      	orrs	r3, r2
 8003a68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003a6a:	4a29      	ldr	r2, [pc, #164]	@ (8003b10 <HAL_GPIO_Init+0x6dc>)
 8003a6c:	69bb      	ldr	r3, [r7, #24]
 8003a6e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003a70:	4b27      	ldr	r3, [pc, #156]	@ (8003b10 <HAL_GPIO_Init+0x6dc>)
 8003a72:	685b      	ldr	r3, [r3, #4]
 8003a74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	43db      	mvns	r3, r3
 8003a7a:	69ba      	ldr	r2, [r7, #24]
 8003a7c:	4013      	ands	r3, r2
 8003a7e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d003      	beq.n	8003a94 <HAL_GPIO_Init+0x660>
        {
          temp |= iocurrent;
 8003a8c:	69ba      	ldr	r2, [r7, #24]
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	4313      	orrs	r3, r2
 8003a92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003a94:	4a1e      	ldr	r2, [pc, #120]	@ (8003b10 <HAL_GPIO_Init+0x6dc>)
 8003a96:	69bb      	ldr	r3, [r7, #24]
 8003a98:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a9a:	4b1d      	ldr	r3, [pc, #116]	@ (8003b10 <HAL_GPIO_Init+0x6dc>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003aa0:	693b      	ldr	r3, [r7, #16]
 8003aa2:	43db      	mvns	r3, r3
 8003aa4:	69ba      	ldr	r2, [r7, #24]
 8003aa6:	4013      	ands	r3, r2
 8003aa8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d003      	beq.n	8003abe <HAL_GPIO_Init+0x68a>
        {
          temp |= iocurrent;
 8003ab6:	69ba      	ldr	r2, [r7, #24]
 8003ab8:	693b      	ldr	r3, [r7, #16]
 8003aba:	4313      	orrs	r3, r2
 8003abc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003abe:	4a14      	ldr	r2, [pc, #80]	@ (8003b10 <HAL_GPIO_Init+0x6dc>)
 8003ac0:	69bb      	ldr	r3, [r7, #24]
 8003ac2:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8003ac4:	69fb      	ldr	r3, [r7, #28]
 8003ac6:	3301      	adds	r3, #1
 8003ac8:	61fb      	str	r3, [r7, #28]
 8003aca:	69fb      	ldr	r3, [r7, #28]
 8003acc:	2b0f      	cmp	r3, #15
 8003ace:	f67f ad4d 	bls.w	800356c <HAL_GPIO_Init+0x138>
      }
    }
  }
}
 8003ad2:	bf00      	nop
 8003ad4:	bf00      	nop
 8003ad6:	3720      	adds	r7, #32
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bd80      	pop	{r7, pc}
 8003adc:	080107d4 	.word	0x080107d4
 8003ae0:	40023800 	.word	0x40023800
 8003ae4:	40013800 	.word	0x40013800
 8003ae8:	40020000 	.word	0x40020000
 8003aec:	40020400 	.word	0x40020400
 8003af0:	40020800 	.word	0x40020800
 8003af4:	40020c00 	.word	0x40020c00
 8003af8:	40021000 	.word	0x40021000
 8003afc:	40021400 	.word	0x40021400
 8003b00:	40021800 	.word	0x40021800
 8003b04:	40021c00 	.word	0x40021c00
 8003b08:	40022000 	.word	0x40022000
 8003b0c:	40022400 	.word	0x40022400
 8003b10:	40013c00 	.word	0x40013c00

08003b14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b082      	sub	sp, #8
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
 8003b1c:	460b      	mov	r3, r1
 8003b1e:	807b      	strh	r3, [r7, #2]
 8003b20:	4613      	mov	r3, r2
 8003b22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003b24:	887b      	ldrh	r3, [r7, #2]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d104      	bne.n	8003b34 <HAL_GPIO_WritePin+0x20>
 8003b2a:	f240 1197 	movw	r1, #407	@ 0x197
 8003b2e:	480e      	ldr	r0, [pc, #56]	@ (8003b68 <HAL_GPIO_WritePin+0x54>)
 8003b30:	f7fe fcfe 	bl	8002530 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8003b34:	787b      	ldrb	r3, [r7, #1]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d007      	beq.n	8003b4a <HAL_GPIO_WritePin+0x36>
 8003b3a:	787b      	ldrb	r3, [r7, #1]
 8003b3c:	2b01      	cmp	r3, #1
 8003b3e:	d004      	beq.n	8003b4a <HAL_GPIO_WritePin+0x36>
 8003b40:	f44f 71cc 	mov.w	r1, #408	@ 0x198
 8003b44:	4808      	ldr	r0, [pc, #32]	@ (8003b68 <HAL_GPIO_WritePin+0x54>)
 8003b46:	f7fe fcf3 	bl	8002530 <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 8003b4a:	787b      	ldrb	r3, [r7, #1]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d003      	beq.n	8003b58 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b50:	887a      	ldrh	r2, [r7, #2]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003b56:	e003      	b.n	8003b60 <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003b58:	887b      	ldrh	r3, [r7, #2]
 8003b5a:	041a      	lsls	r2, r3, #16
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	619a      	str	r2, [r3, #24]
}
 8003b60:	bf00      	nop
 8003b62:	3708      	adds	r7, #8
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bd80      	pop	{r7, pc}
 8003b68:	080107d4 	.word	0x080107d4

08003b6c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b086      	sub	sp, #24
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003b74:	2300      	movs	r3, #0
 8003b76:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d101      	bne.n	8003b82 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e345      	b.n	800420e <HAL_RCC_OscConfig+0x6a2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	2b0f      	cmp	r3, #15
 8003b88:	d904      	bls.n	8003b94 <HAL_RCC_OscConfig+0x28>
 8003b8a:	f240 1163 	movw	r1, #355	@ 0x163
 8003b8e:	4892      	ldr	r0, [pc, #584]	@ (8003dd8 <HAL_RCC_OscConfig+0x26c>)
 8003b90:	f7fe fcce 	bl	8002530 <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f003 0301 	and.w	r3, r3, #1
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	f000 809a 	beq.w	8003cd6 <HAL_RCC_OscConfig+0x16a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d00e      	beq.n	8003bc8 <HAL_RCC_OscConfig+0x5c>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bb2:	d009      	beq.n	8003bc8 <HAL_RCC_OscConfig+0x5c>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003bbc:	d004      	beq.n	8003bc8 <HAL_RCC_OscConfig+0x5c>
 8003bbe:	f240 1169 	movw	r1, #361	@ 0x169
 8003bc2:	4885      	ldr	r0, [pc, #532]	@ (8003dd8 <HAL_RCC_OscConfig+0x26c>)
 8003bc4:	f7fe fcb4 	bl	8002530 <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003bc8:	4b84      	ldr	r3, [pc, #528]	@ (8003ddc <HAL_RCC_OscConfig+0x270>)
 8003bca:	689b      	ldr	r3, [r3, #8]
 8003bcc:	f003 030c 	and.w	r3, r3, #12
 8003bd0:	2b04      	cmp	r3, #4
 8003bd2:	d00c      	beq.n	8003bee <HAL_RCC_OscConfig+0x82>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003bd4:	4b81      	ldr	r3, [pc, #516]	@ (8003ddc <HAL_RCC_OscConfig+0x270>)
 8003bd6:	689b      	ldr	r3, [r3, #8]
 8003bd8:	f003 030c 	and.w	r3, r3, #12
 8003bdc:	2b08      	cmp	r3, #8
 8003bde:	d112      	bne.n	8003c06 <HAL_RCC_OscConfig+0x9a>
 8003be0:	4b7e      	ldr	r3, [pc, #504]	@ (8003ddc <HAL_RCC_OscConfig+0x270>)
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003be8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003bec:	d10b      	bne.n	8003c06 <HAL_RCC_OscConfig+0x9a>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bee:	4b7b      	ldr	r3, [pc, #492]	@ (8003ddc <HAL_RCC_OscConfig+0x270>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d06c      	beq.n	8003cd4 <HAL_RCC_OscConfig+0x168>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d168      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x168>
      {
        return HAL_ERROR;
 8003c02:	2301      	movs	r3, #1
 8003c04:	e303      	b.n	800420e <HAL_RCC_OscConfig+0x6a2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c0e:	d106      	bne.n	8003c1e <HAL_RCC_OscConfig+0xb2>
 8003c10:	4b72      	ldr	r3, [pc, #456]	@ (8003ddc <HAL_RCC_OscConfig+0x270>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a71      	ldr	r2, [pc, #452]	@ (8003ddc <HAL_RCC_OscConfig+0x270>)
 8003c16:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c1a:	6013      	str	r3, [r2, #0]
 8003c1c:	e02e      	b.n	8003c7c <HAL_RCC_OscConfig+0x110>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d10c      	bne.n	8003c40 <HAL_RCC_OscConfig+0xd4>
 8003c26:	4b6d      	ldr	r3, [pc, #436]	@ (8003ddc <HAL_RCC_OscConfig+0x270>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4a6c      	ldr	r2, [pc, #432]	@ (8003ddc <HAL_RCC_OscConfig+0x270>)
 8003c2c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c30:	6013      	str	r3, [r2, #0]
 8003c32:	4b6a      	ldr	r3, [pc, #424]	@ (8003ddc <HAL_RCC_OscConfig+0x270>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4a69      	ldr	r2, [pc, #420]	@ (8003ddc <HAL_RCC_OscConfig+0x270>)
 8003c38:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c3c:	6013      	str	r3, [r2, #0]
 8003c3e:	e01d      	b.n	8003c7c <HAL_RCC_OscConfig+0x110>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c48:	d10c      	bne.n	8003c64 <HAL_RCC_OscConfig+0xf8>
 8003c4a:	4b64      	ldr	r3, [pc, #400]	@ (8003ddc <HAL_RCC_OscConfig+0x270>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4a63      	ldr	r2, [pc, #396]	@ (8003ddc <HAL_RCC_OscConfig+0x270>)
 8003c50:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c54:	6013      	str	r3, [r2, #0]
 8003c56:	4b61      	ldr	r3, [pc, #388]	@ (8003ddc <HAL_RCC_OscConfig+0x270>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a60      	ldr	r2, [pc, #384]	@ (8003ddc <HAL_RCC_OscConfig+0x270>)
 8003c5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c60:	6013      	str	r3, [r2, #0]
 8003c62:	e00b      	b.n	8003c7c <HAL_RCC_OscConfig+0x110>
 8003c64:	4b5d      	ldr	r3, [pc, #372]	@ (8003ddc <HAL_RCC_OscConfig+0x270>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a5c      	ldr	r2, [pc, #368]	@ (8003ddc <HAL_RCC_OscConfig+0x270>)
 8003c6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c6e:	6013      	str	r3, [r2, #0]
 8003c70:	4b5a      	ldr	r3, [pc, #360]	@ (8003ddc <HAL_RCC_OscConfig+0x270>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a59      	ldr	r2, [pc, #356]	@ (8003ddc <HAL_RCC_OscConfig+0x270>)
 8003c76:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d013      	beq.n	8003cac <HAL_RCC_OscConfig+0x140>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c84:	f7ff f8da 	bl	8002e3c <HAL_GetTick>
 8003c88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c8a:	e008      	b.n	8003c9e <HAL_RCC_OscConfig+0x132>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c8c:	f7ff f8d6 	bl	8002e3c <HAL_GetTick>
 8003c90:	4602      	mov	r2, r0
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	1ad3      	subs	r3, r2, r3
 8003c96:	2b64      	cmp	r3, #100	@ 0x64
 8003c98:	d901      	bls.n	8003c9e <HAL_RCC_OscConfig+0x132>
          {
            return HAL_TIMEOUT;
 8003c9a:	2303      	movs	r3, #3
 8003c9c:	e2b7      	b.n	800420e <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c9e:	4b4f      	ldr	r3, [pc, #316]	@ (8003ddc <HAL_RCC_OscConfig+0x270>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d0f0      	beq.n	8003c8c <HAL_RCC_OscConfig+0x120>
 8003caa:	e014      	b.n	8003cd6 <HAL_RCC_OscConfig+0x16a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cac:	f7ff f8c6 	bl	8002e3c <HAL_GetTick>
 8003cb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cb2:	e008      	b.n	8003cc6 <HAL_RCC_OscConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cb4:	f7ff f8c2 	bl	8002e3c <HAL_GetTick>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	1ad3      	subs	r3, r2, r3
 8003cbe:	2b64      	cmp	r3, #100	@ 0x64
 8003cc0:	d901      	bls.n	8003cc6 <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8003cc2:	2303      	movs	r3, #3
 8003cc4:	e2a3      	b.n	800420e <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cc6:	4b45      	ldr	r3, [pc, #276]	@ (8003ddc <HAL_RCC_OscConfig+0x270>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d1f0      	bne.n	8003cb4 <HAL_RCC_OscConfig+0x148>
 8003cd2:	e000      	b.n	8003cd6 <HAL_RCC_OscConfig+0x16a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cd4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f003 0302 	and.w	r3, r3, #2
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	f000 8084 	beq.w	8003dec <HAL_RCC_OscConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	68db      	ldr	r3, [r3, #12]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d008      	beq.n	8003cfe <HAL_RCC_OscConfig+0x192>
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	68db      	ldr	r3, [r3, #12]
 8003cf0:	2b01      	cmp	r3, #1
 8003cf2:	d004      	beq.n	8003cfe <HAL_RCC_OscConfig+0x192>
 8003cf4:	f240 119b 	movw	r1, #411	@ 0x19b
 8003cf8:	4837      	ldr	r0, [pc, #220]	@ (8003dd8 <HAL_RCC_OscConfig+0x26c>)
 8003cfa:	f7fe fc19 	bl	8002530 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	691b      	ldr	r3, [r3, #16]
 8003d02:	2b1f      	cmp	r3, #31
 8003d04:	d904      	bls.n	8003d10 <HAL_RCC_OscConfig+0x1a4>
 8003d06:	f44f 71ce 	mov.w	r1, #412	@ 0x19c
 8003d0a:	4833      	ldr	r0, [pc, #204]	@ (8003dd8 <HAL_RCC_OscConfig+0x26c>)
 8003d0c:	f7fe fc10 	bl	8002530 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003d10:	4b32      	ldr	r3, [pc, #200]	@ (8003ddc <HAL_RCC_OscConfig+0x270>)
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	f003 030c 	and.w	r3, r3, #12
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d00b      	beq.n	8003d34 <HAL_RCC_OscConfig+0x1c8>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d1c:	4b2f      	ldr	r3, [pc, #188]	@ (8003ddc <HAL_RCC_OscConfig+0x270>)
 8003d1e:	689b      	ldr	r3, [r3, #8]
 8003d20:	f003 030c 	and.w	r3, r3, #12
 8003d24:	2b08      	cmp	r3, #8
 8003d26:	d11c      	bne.n	8003d62 <HAL_RCC_OscConfig+0x1f6>
 8003d28:	4b2c      	ldr	r3, [pc, #176]	@ (8003ddc <HAL_RCC_OscConfig+0x270>)
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d116      	bne.n	8003d62 <HAL_RCC_OscConfig+0x1f6>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d34:	4b29      	ldr	r3, [pc, #164]	@ (8003ddc <HAL_RCC_OscConfig+0x270>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 0302 	and.w	r3, r3, #2
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d005      	beq.n	8003d4c <HAL_RCC_OscConfig+0x1e0>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	68db      	ldr	r3, [r3, #12]
 8003d44:	2b01      	cmp	r3, #1
 8003d46:	d001      	beq.n	8003d4c <HAL_RCC_OscConfig+0x1e0>
      {
        return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e260      	b.n	800420e <HAL_RCC_OscConfig+0x6a2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d4c:	4b23      	ldr	r3, [pc, #140]	@ (8003ddc <HAL_RCC_OscConfig+0x270>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	691b      	ldr	r3, [r3, #16]
 8003d58:	00db      	lsls	r3, r3, #3
 8003d5a:	4920      	ldr	r1, [pc, #128]	@ (8003ddc <HAL_RCC_OscConfig+0x270>)
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d60:	e044      	b.n	8003dec <HAL_RCC_OscConfig+0x280>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	68db      	ldr	r3, [r3, #12]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d023      	beq.n	8003db2 <HAL_RCC_OscConfig+0x246>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d6a:	4b1c      	ldr	r3, [pc, #112]	@ (8003ddc <HAL_RCC_OscConfig+0x270>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a1b      	ldr	r2, [pc, #108]	@ (8003ddc <HAL_RCC_OscConfig+0x270>)
 8003d70:	f043 0301 	orr.w	r3, r3, #1
 8003d74:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d76:	f7ff f861 	bl	8002e3c <HAL_GetTick>
 8003d7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d7c:	e008      	b.n	8003d90 <HAL_RCC_OscConfig+0x224>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d7e:	f7ff f85d 	bl	8002e3c <HAL_GetTick>
 8003d82:	4602      	mov	r2, r0
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	1ad3      	subs	r3, r2, r3
 8003d88:	2b02      	cmp	r3, #2
 8003d8a:	d901      	bls.n	8003d90 <HAL_RCC_OscConfig+0x224>
          {
            return HAL_TIMEOUT;
 8003d8c:	2303      	movs	r3, #3
 8003d8e:	e23e      	b.n	800420e <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d90:	4b12      	ldr	r3, [pc, #72]	@ (8003ddc <HAL_RCC_OscConfig+0x270>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f003 0302 	and.w	r3, r3, #2
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d0f0      	beq.n	8003d7e <HAL_RCC_OscConfig+0x212>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d9c:	4b0f      	ldr	r3, [pc, #60]	@ (8003ddc <HAL_RCC_OscConfig+0x270>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	691b      	ldr	r3, [r3, #16]
 8003da8:	00db      	lsls	r3, r3, #3
 8003daa:	490c      	ldr	r1, [pc, #48]	@ (8003ddc <HAL_RCC_OscConfig+0x270>)
 8003dac:	4313      	orrs	r3, r2
 8003dae:	600b      	str	r3, [r1, #0]
 8003db0:	e01c      	b.n	8003dec <HAL_RCC_OscConfig+0x280>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003db2:	4b0a      	ldr	r3, [pc, #40]	@ (8003ddc <HAL_RCC_OscConfig+0x270>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a09      	ldr	r2, [pc, #36]	@ (8003ddc <HAL_RCC_OscConfig+0x270>)
 8003db8:	f023 0301 	bic.w	r3, r3, #1
 8003dbc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dbe:	f7ff f83d 	bl	8002e3c <HAL_GetTick>
 8003dc2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003dc4:	e00c      	b.n	8003de0 <HAL_RCC_OscConfig+0x274>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003dc6:	f7ff f839 	bl	8002e3c <HAL_GetTick>
 8003dca:	4602      	mov	r2, r0
 8003dcc:	693b      	ldr	r3, [r7, #16]
 8003dce:	1ad3      	subs	r3, r2, r3
 8003dd0:	2b02      	cmp	r3, #2
 8003dd2:	d905      	bls.n	8003de0 <HAL_RCC_OscConfig+0x274>
          {
            return HAL_TIMEOUT;
 8003dd4:	2303      	movs	r3, #3
 8003dd6:	e21a      	b.n	800420e <HAL_RCC_OscConfig+0x6a2>
 8003dd8:	08010810 	.word	0x08010810
 8003ddc:	40023800 	.word	0x40023800
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003de0:	4b7e      	ldr	r3, [pc, #504]	@ (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 0302 	and.w	r3, r3, #2
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d1ec      	bne.n	8003dc6 <HAL_RCC_OscConfig+0x25a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f003 0308 	and.w	r3, r3, #8
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d043      	beq.n	8003e80 <HAL_RCC_OscConfig+0x314>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	695b      	ldr	r3, [r3, #20]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d008      	beq.n	8003e12 <HAL_RCC_OscConfig+0x2a6>
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	695b      	ldr	r3, [r3, #20]
 8003e04:	2b01      	cmp	r3, #1
 8003e06:	d004      	beq.n	8003e12 <HAL_RCC_OscConfig+0x2a6>
 8003e08:	f44f 71ee 	mov.w	r1, #476	@ 0x1dc
 8003e0c:	4874      	ldr	r0, [pc, #464]	@ (8003fe0 <HAL_RCC_OscConfig+0x474>)
 8003e0e:	f7fe fb8f 	bl	8002530 <assert_failed>

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	695b      	ldr	r3, [r3, #20]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d019      	beq.n	8003e4e <HAL_RCC_OscConfig+0x2e2>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e1a:	4b70      	ldr	r3, [pc, #448]	@ (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003e1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e1e:	4a6f      	ldr	r2, [pc, #444]	@ (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003e20:	f043 0301 	orr.w	r3, r3, #1
 8003e24:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e26:	f7ff f809 	bl	8002e3c <HAL_GetTick>
 8003e2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e2c:	e008      	b.n	8003e40 <HAL_RCC_OscConfig+0x2d4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e2e:	f7ff f805 	bl	8002e3c <HAL_GetTick>
 8003e32:	4602      	mov	r2, r0
 8003e34:	693b      	ldr	r3, [r7, #16]
 8003e36:	1ad3      	subs	r3, r2, r3
 8003e38:	2b02      	cmp	r3, #2
 8003e3a:	d901      	bls.n	8003e40 <HAL_RCC_OscConfig+0x2d4>
        {
          return HAL_TIMEOUT;
 8003e3c:	2303      	movs	r3, #3
 8003e3e:	e1e6      	b.n	800420e <HAL_RCC_OscConfig+0x6a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e40:	4b66      	ldr	r3, [pc, #408]	@ (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003e42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e44:	f003 0302 	and.w	r3, r3, #2
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d0f0      	beq.n	8003e2e <HAL_RCC_OscConfig+0x2c2>
 8003e4c:	e018      	b.n	8003e80 <HAL_RCC_OscConfig+0x314>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e4e:	4b63      	ldr	r3, [pc, #396]	@ (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003e50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e52:	4a62      	ldr	r2, [pc, #392]	@ (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003e54:	f023 0301 	bic.w	r3, r3, #1
 8003e58:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e5a:	f7fe ffef 	bl	8002e3c <HAL_GetTick>
 8003e5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e60:	e008      	b.n	8003e74 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e62:	f7fe ffeb 	bl	8002e3c <HAL_GetTick>
 8003e66:	4602      	mov	r2, r0
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	1ad3      	subs	r3, r2, r3
 8003e6c:	2b02      	cmp	r3, #2
 8003e6e:	d901      	bls.n	8003e74 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003e70:	2303      	movs	r3, #3
 8003e72:	e1cc      	b.n	800420e <HAL_RCC_OscConfig+0x6a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e74:	4b59      	ldr	r3, [pc, #356]	@ (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003e76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e78:	f003 0302 	and.w	r3, r3, #2
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d1f0      	bne.n	8003e62 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f003 0304 	and.w	r3, r3, #4
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	f000 80bc 	beq.w	8004006 <HAL_RCC_OscConfig+0x49a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	689b      	ldr	r3, [r3, #8]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d00c      	beq.n	8003eb0 <HAL_RCC_OscConfig+0x344>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	689b      	ldr	r3, [r3, #8]
 8003e9a:	2b01      	cmp	r3, #1
 8003e9c:	d008      	beq.n	8003eb0 <HAL_RCC_OscConfig+0x344>
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	689b      	ldr	r3, [r3, #8]
 8003ea2:	2b05      	cmp	r3, #5
 8003ea4:	d004      	beq.n	8003eb0 <HAL_RCC_OscConfig+0x344>
 8003ea6:	f240 2106 	movw	r1, #518	@ 0x206
 8003eaa:	484d      	ldr	r0, [pc, #308]	@ (8003fe0 <HAL_RCC_OscConfig+0x474>)
 8003eac:	f7fe fb40 	bl	8002530 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003eb0:	4b4a      	ldr	r3, [pc, #296]	@ (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003eb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eb4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d10d      	bne.n	8003ed8 <HAL_RCC_OscConfig+0x36c>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ebc:	4b47      	ldr	r3, [pc, #284]	@ (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003ebe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ec0:	4a46      	ldr	r2, [pc, #280]	@ (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003ec2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ec6:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ec8:	4b44      	ldr	r3, [pc, #272]	@ (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ecc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ed0:	60bb      	str	r3, [r7, #8]
 8003ed2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ed8:	4b42      	ldr	r3, [pc, #264]	@ (8003fe4 <HAL_RCC_OscConfig+0x478>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d118      	bne.n	8003f16 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003ee4:	4b3f      	ldr	r3, [pc, #252]	@ (8003fe4 <HAL_RCC_OscConfig+0x478>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a3e      	ldr	r2, [pc, #248]	@ (8003fe4 <HAL_RCC_OscConfig+0x478>)
 8003eea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003eee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ef0:	f7fe ffa4 	bl	8002e3c <HAL_GetTick>
 8003ef4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ef6:	e008      	b.n	8003f0a <HAL_RCC_OscConfig+0x39e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ef8:	f7fe ffa0 	bl	8002e3c <HAL_GetTick>
 8003efc:	4602      	mov	r2, r0
 8003efe:	693b      	ldr	r3, [r7, #16]
 8003f00:	1ad3      	subs	r3, r2, r3
 8003f02:	2b64      	cmp	r3, #100	@ 0x64
 8003f04:	d901      	bls.n	8003f0a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003f06:	2303      	movs	r3, #3
 8003f08:	e181      	b.n	800420e <HAL_RCC_OscConfig+0x6a2>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f0a:	4b36      	ldr	r3, [pc, #216]	@ (8003fe4 <HAL_RCC_OscConfig+0x478>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d0f0      	beq.n	8003ef8 <HAL_RCC_OscConfig+0x38c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d106      	bne.n	8003f2c <HAL_RCC_OscConfig+0x3c0>
 8003f1e:	4b2f      	ldr	r3, [pc, #188]	@ (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003f20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f22:	4a2e      	ldr	r2, [pc, #184]	@ (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003f24:	f043 0301 	orr.w	r3, r3, #1
 8003f28:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f2a:	e02d      	b.n	8003f88 <HAL_RCC_OscConfig+0x41c>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d10c      	bne.n	8003f4e <HAL_RCC_OscConfig+0x3e2>
 8003f34:	4b29      	ldr	r3, [pc, #164]	@ (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003f36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f38:	4a28      	ldr	r2, [pc, #160]	@ (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003f3a:	f023 0301 	bic.w	r3, r3, #1
 8003f3e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f40:	4b26      	ldr	r3, [pc, #152]	@ (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003f42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f44:	4a25      	ldr	r2, [pc, #148]	@ (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003f46:	f023 0304 	bic.w	r3, r3, #4
 8003f4a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f4c:	e01c      	b.n	8003f88 <HAL_RCC_OscConfig+0x41c>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	2b05      	cmp	r3, #5
 8003f54:	d10c      	bne.n	8003f70 <HAL_RCC_OscConfig+0x404>
 8003f56:	4b21      	ldr	r3, [pc, #132]	@ (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003f58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f5a:	4a20      	ldr	r2, [pc, #128]	@ (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003f5c:	f043 0304 	orr.w	r3, r3, #4
 8003f60:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f62:	4b1e      	ldr	r3, [pc, #120]	@ (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003f64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f66:	4a1d      	ldr	r2, [pc, #116]	@ (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003f68:	f043 0301 	orr.w	r3, r3, #1
 8003f6c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f6e:	e00b      	b.n	8003f88 <HAL_RCC_OscConfig+0x41c>
 8003f70:	4b1a      	ldr	r3, [pc, #104]	@ (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003f72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f74:	4a19      	ldr	r2, [pc, #100]	@ (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003f76:	f023 0301 	bic.w	r3, r3, #1
 8003f7a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f7c:	4b17      	ldr	r3, [pc, #92]	@ (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003f7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f80:	4a16      	ldr	r2, [pc, #88]	@ (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003f82:	f023 0304 	bic.w	r3, r3, #4
 8003f86:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	689b      	ldr	r3, [r3, #8]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d015      	beq.n	8003fbc <HAL_RCC_OscConfig+0x450>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f90:	f7fe ff54 	bl	8002e3c <HAL_GetTick>
 8003f94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f96:	e00a      	b.n	8003fae <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f98:	f7fe ff50 	bl	8002e3c <HAL_GetTick>
 8003f9c:	4602      	mov	r2, r0
 8003f9e:	693b      	ldr	r3, [r7, #16]
 8003fa0:	1ad3      	subs	r3, r2, r3
 8003fa2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d901      	bls.n	8003fae <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8003faa:	2303      	movs	r3, #3
 8003fac:	e12f      	b.n	800420e <HAL_RCC_OscConfig+0x6a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fae:	4b0b      	ldr	r3, [pc, #44]	@ (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003fb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fb2:	f003 0302 	and.w	r3, r3, #2
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d0ee      	beq.n	8003f98 <HAL_RCC_OscConfig+0x42c>
 8003fba:	e01b      	b.n	8003ff4 <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fbc:	f7fe ff3e 	bl	8002e3c <HAL_GetTick>
 8003fc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fc2:	e011      	b.n	8003fe8 <HAL_RCC_OscConfig+0x47c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fc4:	f7fe ff3a 	bl	8002e3c <HAL_GetTick>
 8003fc8:	4602      	mov	r2, r0
 8003fca:	693b      	ldr	r3, [r7, #16]
 8003fcc:	1ad3      	subs	r3, r2, r3
 8003fce:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d908      	bls.n	8003fe8 <HAL_RCC_OscConfig+0x47c>
        {
          return HAL_TIMEOUT;
 8003fd6:	2303      	movs	r3, #3
 8003fd8:	e119      	b.n	800420e <HAL_RCC_OscConfig+0x6a2>
 8003fda:	bf00      	nop
 8003fdc:	40023800 	.word	0x40023800
 8003fe0:	08010810 	.word	0x08010810
 8003fe4:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fe8:	4b8b      	ldr	r3, [pc, #556]	@ (8004218 <HAL_RCC_OscConfig+0x6ac>)
 8003fea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fec:	f003 0302 	and.w	r3, r3, #2
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d1e7      	bne.n	8003fc4 <HAL_RCC_OscConfig+0x458>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003ff4:	7dfb      	ldrb	r3, [r7, #23]
 8003ff6:	2b01      	cmp	r3, #1
 8003ff8:	d105      	bne.n	8004006 <HAL_RCC_OscConfig+0x49a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ffa:	4b87      	ldr	r3, [pc, #540]	@ (8004218 <HAL_RCC_OscConfig+0x6ac>)
 8003ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ffe:	4a86      	ldr	r2, [pc, #536]	@ (8004218 <HAL_RCC_OscConfig+0x6ac>)
 8004000:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004004:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	699b      	ldr	r3, [r3, #24]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d00c      	beq.n	8004028 <HAL_RCC_OscConfig+0x4bc>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	699b      	ldr	r3, [r3, #24]
 8004012:	2b01      	cmp	r3, #1
 8004014:	d008      	beq.n	8004028 <HAL_RCC_OscConfig+0x4bc>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	699b      	ldr	r3, [r3, #24]
 800401a:	2b02      	cmp	r3, #2
 800401c:	d004      	beq.n	8004028 <HAL_RCC_OscConfig+0x4bc>
 800401e:	f240 214a 	movw	r1, #586	@ 0x24a
 8004022:	487e      	ldr	r0, [pc, #504]	@ (800421c <HAL_RCC_OscConfig+0x6b0>)
 8004024:	f7fe fa84 	bl	8002530 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	699b      	ldr	r3, [r3, #24]
 800402c:	2b00      	cmp	r3, #0
 800402e:	f000 80ed 	beq.w	800420c <HAL_RCC_OscConfig+0x6a0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004032:	4b79      	ldr	r3, [pc, #484]	@ (8004218 <HAL_RCC_OscConfig+0x6ac>)
 8004034:	689b      	ldr	r3, [r3, #8]
 8004036:	f003 030c 	and.w	r3, r3, #12
 800403a:	2b08      	cmp	r3, #8
 800403c:	f000 80b4 	beq.w	80041a8 <HAL_RCC_OscConfig+0x63c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	699b      	ldr	r3, [r3, #24]
 8004044:	2b02      	cmp	r3, #2
 8004046:	f040 8095 	bne.w	8004174 <HAL_RCC_OscConfig+0x608>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	69db      	ldr	r3, [r3, #28]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d009      	beq.n	8004066 <HAL_RCC_OscConfig+0x4fa>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	69db      	ldr	r3, [r3, #28]
 8004056:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800405a:	d004      	beq.n	8004066 <HAL_RCC_OscConfig+0x4fa>
 800405c:	f240 2153 	movw	r1, #595	@ 0x253
 8004060:	486e      	ldr	r0, [pc, #440]	@ (800421c <HAL_RCC_OscConfig+0x6b0>)
 8004062:	f7fe fa65 	bl	8002530 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6a1b      	ldr	r3, [r3, #32]
 800406a:	2b01      	cmp	r3, #1
 800406c:	d903      	bls.n	8004076 <HAL_RCC_OscConfig+0x50a>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6a1b      	ldr	r3, [r3, #32]
 8004072:	2b3f      	cmp	r3, #63	@ 0x3f
 8004074:	d904      	bls.n	8004080 <HAL_RCC_OscConfig+0x514>
 8004076:	f44f 7115 	mov.w	r1, #596	@ 0x254
 800407a:	4868      	ldr	r0, [pc, #416]	@ (800421c <HAL_RCC_OscConfig+0x6b0>)
 800407c:	f7fe fa58 	bl	8002530 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004084:	2b31      	cmp	r3, #49	@ 0x31
 8004086:	d904      	bls.n	8004092 <HAL_RCC_OscConfig+0x526>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800408c:	f5b3 7fd8 	cmp.w	r3, #432	@ 0x1b0
 8004090:	d904      	bls.n	800409c <HAL_RCC_OscConfig+0x530>
 8004092:	f240 2155 	movw	r1, #597	@ 0x255
 8004096:	4861      	ldr	r0, [pc, #388]	@ (800421c <HAL_RCC_OscConfig+0x6b0>)
 8004098:	f7fe fa4a 	bl	8002530 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040a0:	2b02      	cmp	r3, #2
 80040a2:	d010      	beq.n	80040c6 <HAL_RCC_OscConfig+0x55a>
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040a8:	2b04      	cmp	r3, #4
 80040aa:	d00c      	beq.n	80040c6 <HAL_RCC_OscConfig+0x55a>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040b0:	2b06      	cmp	r3, #6
 80040b2:	d008      	beq.n	80040c6 <HAL_RCC_OscConfig+0x55a>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040b8:	2b08      	cmp	r3, #8
 80040ba:	d004      	beq.n	80040c6 <HAL_RCC_OscConfig+0x55a>
 80040bc:	f240 2156 	movw	r1, #598	@ 0x256
 80040c0:	4856      	ldr	r0, [pc, #344]	@ (800421c <HAL_RCC_OscConfig+0x6b0>)
 80040c2:	f7fe fa35 	bl	8002530 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040ca:	2b01      	cmp	r3, #1
 80040cc:	d903      	bls.n	80040d6 <HAL_RCC_OscConfig+0x56a>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040d2:	2b0f      	cmp	r3, #15
 80040d4:	d904      	bls.n	80040e0 <HAL_RCC_OscConfig+0x574>
 80040d6:	f240 2157 	movw	r1, #599	@ 0x257
 80040da:	4850      	ldr	r0, [pc, #320]	@ (800421c <HAL_RCC_OscConfig+0x6b0>)
 80040dc:	f7fe fa28 	bl	8002530 <assert_failed>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040e0:	4b4d      	ldr	r3, [pc, #308]	@ (8004218 <HAL_RCC_OscConfig+0x6ac>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a4c      	ldr	r2, [pc, #304]	@ (8004218 <HAL_RCC_OscConfig+0x6ac>)
 80040e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80040ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040ec:	f7fe fea6 	bl	8002e3c <HAL_GetTick>
 80040f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040f2:	e008      	b.n	8004106 <HAL_RCC_OscConfig+0x59a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040f4:	f7fe fea2 	bl	8002e3c <HAL_GetTick>
 80040f8:	4602      	mov	r2, r0
 80040fa:	693b      	ldr	r3, [r7, #16]
 80040fc:	1ad3      	subs	r3, r2, r3
 80040fe:	2b02      	cmp	r3, #2
 8004100:	d901      	bls.n	8004106 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8004102:	2303      	movs	r3, #3
 8004104:	e083      	b.n	800420e <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004106:	4b44      	ldr	r3, [pc, #272]	@ (8004218 <HAL_RCC_OscConfig+0x6ac>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800410e:	2b00      	cmp	r3, #0
 8004110:	d1f0      	bne.n	80040f4 <HAL_RCC_OscConfig+0x588>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	69da      	ldr	r2, [r3, #28]
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6a1b      	ldr	r3, [r3, #32]
 800411a:	431a      	orrs	r2, r3
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004120:	019b      	lsls	r3, r3, #6
 8004122:	431a      	orrs	r2, r3
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004128:	085b      	lsrs	r3, r3, #1
 800412a:	3b01      	subs	r3, #1
 800412c:	041b      	lsls	r3, r3, #16
 800412e:	431a      	orrs	r2, r3
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004134:	061b      	lsls	r3, r3, #24
 8004136:	4313      	orrs	r3, r2
 8004138:	4a37      	ldr	r2, [pc, #220]	@ (8004218 <HAL_RCC_OscConfig+0x6ac>)
 800413a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800413e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004140:	4b35      	ldr	r3, [pc, #212]	@ (8004218 <HAL_RCC_OscConfig+0x6ac>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a34      	ldr	r2, [pc, #208]	@ (8004218 <HAL_RCC_OscConfig+0x6ac>)
 8004146:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800414a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800414c:	f7fe fe76 	bl	8002e3c <HAL_GetTick>
 8004150:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004152:	e008      	b.n	8004166 <HAL_RCC_OscConfig+0x5fa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004154:	f7fe fe72 	bl	8002e3c <HAL_GetTick>
 8004158:	4602      	mov	r2, r0
 800415a:	693b      	ldr	r3, [r7, #16]
 800415c:	1ad3      	subs	r3, r2, r3
 800415e:	2b02      	cmp	r3, #2
 8004160:	d901      	bls.n	8004166 <HAL_RCC_OscConfig+0x5fa>
          {
            return HAL_TIMEOUT;
 8004162:	2303      	movs	r3, #3
 8004164:	e053      	b.n	800420e <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004166:	4b2c      	ldr	r3, [pc, #176]	@ (8004218 <HAL_RCC_OscConfig+0x6ac>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800416e:	2b00      	cmp	r3, #0
 8004170:	d0f0      	beq.n	8004154 <HAL_RCC_OscConfig+0x5e8>
 8004172:	e04b      	b.n	800420c <HAL_RCC_OscConfig+0x6a0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004174:	4b28      	ldr	r3, [pc, #160]	@ (8004218 <HAL_RCC_OscConfig+0x6ac>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a27      	ldr	r2, [pc, #156]	@ (8004218 <HAL_RCC_OscConfig+0x6ac>)
 800417a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800417e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004180:	f7fe fe5c 	bl	8002e3c <HAL_GetTick>
 8004184:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004186:	e008      	b.n	800419a <HAL_RCC_OscConfig+0x62e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004188:	f7fe fe58 	bl	8002e3c <HAL_GetTick>
 800418c:	4602      	mov	r2, r0
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	1ad3      	subs	r3, r2, r3
 8004192:	2b02      	cmp	r3, #2
 8004194:	d901      	bls.n	800419a <HAL_RCC_OscConfig+0x62e>
          {
            return HAL_TIMEOUT;
 8004196:	2303      	movs	r3, #3
 8004198:	e039      	b.n	800420e <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800419a:	4b1f      	ldr	r3, [pc, #124]	@ (8004218 <HAL_RCC_OscConfig+0x6ac>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d1f0      	bne.n	8004188 <HAL_RCC_OscConfig+0x61c>
 80041a6:	e031      	b.n	800420c <HAL_RCC_OscConfig+0x6a0>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80041a8:	4b1b      	ldr	r3, [pc, #108]	@ (8004218 <HAL_RCC_OscConfig+0x6ac>)
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	699b      	ldr	r3, [r3, #24]
 80041b2:	2b01      	cmp	r3, #1
 80041b4:	d028      	beq.n	8004208 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041c0:	429a      	cmp	r2, r3
 80041c2:	d121      	bne.n	8004208 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041ce:	429a      	cmp	r2, r3
 80041d0:	d11a      	bne.n	8004208 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80041d2:	68fa      	ldr	r2, [r7, #12]
 80041d4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80041d8:	4013      	ands	r3, r2
 80041da:	687a      	ldr	r2, [r7, #4]
 80041dc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80041de:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d111      	bne.n	8004208 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041ee:	085b      	lsrs	r3, r3, #1
 80041f0:	3b01      	subs	r3, #1
 80041f2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80041f4:	429a      	cmp	r2, r3
 80041f6:	d107      	bne.n	8004208 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004202:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004204:	429a      	cmp	r2, r3
 8004206:	d001      	beq.n	800420c <HAL_RCC_OscConfig+0x6a0>
#endif
      {
        return HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	e000      	b.n	800420e <HAL_RCC_OscConfig+0x6a2>
      }
    }
  }
  return HAL_OK;
 800420c:	2300      	movs	r3, #0
}
 800420e:	4618      	mov	r0, r3
 8004210:	3718      	adds	r7, #24
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}
 8004216:	bf00      	nop
 8004218:	40023800 	.word	0x40023800
 800421c:	08010810 	.word	0x08010810

08004220 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b084      	sub	sp, #16
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
 8004228:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800422a:	2300      	movs	r3, #0
 800422c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d101      	bne.n	8004238 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004234:	2301      	movs	r3, #1
 8004236:	e18c      	b.n	8004552 <HAL_RCC_ClockConfig+0x332>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d003      	beq.n	8004248 <HAL_RCC_ClockConfig+0x28>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	2b0f      	cmp	r3, #15
 8004246:	d904      	bls.n	8004252 <HAL_RCC_ClockConfig+0x32>
 8004248:	f240 21dd 	movw	r1, #733	@ 0x2dd
 800424c:	4887      	ldr	r0, [pc, #540]	@ (800446c <HAL_RCC_ClockConfig+0x24c>)
 800424e:	f7fe f96f 	bl	8002530 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d031      	beq.n	80042bc <HAL_RCC_ClockConfig+0x9c>
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	2b01      	cmp	r3, #1
 800425c:	d02e      	beq.n	80042bc <HAL_RCC_ClockConfig+0x9c>
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	2b02      	cmp	r3, #2
 8004262:	d02b      	beq.n	80042bc <HAL_RCC_ClockConfig+0x9c>
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	2b03      	cmp	r3, #3
 8004268:	d028      	beq.n	80042bc <HAL_RCC_ClockConfig+0x9c>
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	2b04      	cmp	r3, #4
 800426e:	d025      	beq.n	80042bc <HAL_RCC_ClockConfig+0x9c>
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	2b05      	cmp	r3, #5
 8004274:	d022      	beq.n	80042bc <HAL_RCC_ClockConfig+0x9c>
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	2b06      	cmp	r3, #6
 800427a:	d01f      	beq.n	80042bc <HAL_RCC_ClockConfig+0x9c>
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	2b07      	cmp	r3, #7
 8004280:	d01c      	beq.n	80042bc <HAL_RCC_ClockConfig+0x9c>
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	2b08      	cmp	r3, #8
 8004286:	d019      	beq.n	80042bc <HAL_RCC_ClockConfig+0x9c>
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	2b09      	cmp	r3, #9
 800428c:	d016      	beq.n	80042bc <HAL_RCC_ClockConfig+0x9c>
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	2b0a      	cmp	r3, #10
 8004292:	d013      	beq.n	80042bc <HAL_RCC_ClockConfig+0x9c>
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	2b0b      	cmp	r3, #11
 8004298:	d010      	beq.n	80042bc <HAL_RCC_ClockConfig+0x9c>
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	2b0c      	cmp	r3, #12
 800429e:	d00d      	beq.n	80042bc <HAL_RCC_ClockConfig+0x9c>
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	2b0d      	cmp	r3, #13
 80042a4:	d00a      	beq.n	80042bc <HAL_RCC_ClockConfig+0x9c>
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	2b0e      	cmp	r3, #14
 80042aa:	d007      	beq.n	80042bc <HAL_RCC_ClockConfig+0x9c>
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	2b0f      	cmp	r3, #15
 80042b0:	d004      	beq.n	80042bc <HAL_RCC_ClockConfig+0x9c>
 80042b2:	f240 21de 	movw	r1, #734	@ 0x2de
 80042b6:	486d      	ldr	r0, [pc, #436]	@ (800446c <HAL_RCC_ClockConfig+0x24c>)
 80042b8:	f7fe f93a 	bl	8002530 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80042bc:	4b6c      	ldr	r3, [pc, #432]	@ (8004470 <HAL_RCC_ClockConfig+0x250>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f003 030f 	and.w	r3, r3, #15
 80042c4:	683a      	ldr	r2, [r7, #0]
 80042c6:	429a      	cmp	r2, r3
 80042c8:	d910      	bls.n	80042ec <HAL_RCC_ClockConfig+0xcc>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042ca:	4b69      	ldr	r3, [pc, #420]	@ (8004470 <HAL_RCC_ClockConfig+0x250>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f023 020f 	bic.w	r2, r3, #15
 80042d2:	4967      	ldr	r1, [pc, #412]	@ (8004470 <HAL_RCC_ClockConfig+0x250>)
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	4313      	orrs	r3, r2
 80042d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042da:	4b65      	ldr	r3, [pc, #404]	@ (8004470 <HAL_RCC_ClockConfig+0x250>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f003 030f 	and.w	r3, r3, #15
 80042e2:	683a      	ldr	r2, [r7, #0]
 80042e4:	429a      	cmp	r2, r3
 80042e6:	d001      	beq.n	80042ec <HAL_RCC_ClockConfig+0xcc>
    {
      return HAL_ERROR;
 80042e8:	2301      	movs	r3, #1
 80042ea:	e132      	b.n	8004552 <HAL_RCC_ClockConfig+0x332>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f003 0302 	and.w	r3, r3, #2
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d049      	beq.n	800438c <HAL_RCC_ClockConfig+0x16c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f003 0304 	and.w	r3, r3, #4
 8004300:	2b00      	cmp	r3, #0
 8004302:	d005      	beq.n	8004310 <HAL_RCC_ClockConfig+0xf0>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004304:	4b5b      	ldr	r3, [pc, #364]	@ (8004474 <HAL_RCC_ClockConfig+0x254>)
 8004306:	689b      	ldr	r3, [r3, #8]
 8004308:	4a5a      	ldr	r2, [pc, #360]	@ (8004474 <HAL_RCC_ClockConfig+0x254>)
 800430a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800430e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f003 0308 	and.w	r3, r3, #8
 8004318:	2b00      	cmp	r3, #0
 800431a:	d005      	beq.n	8004328 <HAL_RCC_ClockConfig+0x108>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800431c:	4b55      	ldr	r3, [pc, #340]	@ (8004474 <HAL_RCC_ClockConfig+0x254>)
 800431e:	689b      	ldr	r3, [r3, #8]
 8004320:	4a54      	ldr	r2, [pc, #336]	@ (8004474 <HAL_RCC_ClockConfig+0x254>)
 8004322:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004326:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d024      	beq.n	800437a <HAL_RCC_ClockConfig+0x15a>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	689b      	ldr	r3, [r3, #8]
 8004334:	2b80      	cmp	r3, #128	@ 0x80
 8004336:	d020      	beq.n	800437a <HAL_RCC_ClockConfig+0x15a>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	689b      	ldr	r3, [r3, #8]
 800433c:	2b90      	cmp	r3, #144	@ 0x90
 800433e:	d01c      	beq.n	800437a <HAL_RCC_ClockConfig+0x15a>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	2ba0      	cmp	r3, #160	@ 0xa0
 8004346:	d018      	beq.n	800437a <HAL_RCC_ClockConfig+0x15a>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	689b      	ldr	r3, [r3, #8]
 800434c:	2bb0      	cmp	r3, #176	@ 0xb0
 800434e:	d014      	beq.n	800437a <HAL_RCC_ClockConfig+0x15a>
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	689b      	ldr	r3, [r3, #8]
 8004354:	2bc0      	cmp	r3, #192	@ 0xc0
 8004356:	d010      	beq.n	800437a <HAL_RCC_ClockConfig+0x15a>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	2bd0      	cmp	r3, #208	@ 0xd0
 800435e:	d00c      	beq.n	800437a <HAL_RCC_ClockConfig+0x15a>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	2be0      	cmp	r3, #224	@ 0xe0
 8004366:	d008      	beq.n	800437a <HAL_RCC_ClockConfig+0x15a>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	689b      	ldr	r3, [r3, #8]
 800436c:	2bf0      	cmp	r3, #240	@ 0xf0
 800436e:	d004      	beq.n	800437a <HAL_RCC_ClockConfig+0x15a>
 8004370:	f240 3102 	movw	r1, #770	@ 0x302
 8004374:	483d      	ldr	r0, [pc, #244]	@ (800446c <HAL_RCC_ClockConfig+0x24c>)
 8004376:	f7fe f8db 	bl	8002530 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800437a:	4b3e      	ldr	r3, [pc, #248]	@ (8004474 <HAL_RCC_ClockConfig+0x254>)
 800437c:	689b      	ldr	r3, [r3, #8]
 800437e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	689b      	ldr	r3, [r3, #8]
 8004386:	493b      	ldr	r1, [pc, #236]	@ (8004474 <HAL_RCC_ClockConfig+0x254>)
 8004388:	4313      	orrs	r3, r2
 800438a:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f003 0301 	and.w	r3, r3, #1
 8004394:	2b00      	cmp	r3, #0
 8004396:	d051      	beq.n	800443c <HAL_RCC_ClockConfig+0x21c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	2b00      	cmp	r3, #0
 800439e:	d00c      	beq.n	80043ba <HAL_RCC_ClockConfig+0x19a>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	d008      	beq.n	80043ba <HAL_RCC_ClockConfig+0x19a>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	2b02      	cmp	r3, #2
 80043ae:	d004      	beq.n	80043ba <HAL_RCC_ClockConfig+0x19a>
 80043b0:	f240 3109 	movw	r1, #777	@ 0x309
 80043b4:	482d      	ldr	r0, [pc, #180]	@ (800446c <HAL_RCC_ClockConfig+0x24c>)
 80043b6:	f7fe f8bb 	bl	8002530 <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	2b01      	cmp	r3, #1
 80043c0:	d107      	bne.n	80043d2 <HAL_RCC_ClockConfig+0x1b2>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043c2:	4b2c      	ldr	r3, [pc, #176]	@ (8004474 <HAL_RCC_ClockConfig+0x254>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d115      	bne.n	80043fa <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80043ce:	2301      	movs	r3, #1
 80043d0:	e0bf      	b.n	8004552 <HAL_RCC_ClockConfig+0x332>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	2b02      	cmp	r3, #2
 80043d8:	d107      	bne.n	80043ea <HAL_RCC_ClockConfig+0x1ca>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043da:	4b26      	ldr	r3, [pc, #152]	@ (8004474 <HAL_RCC_ClockConfig+0x254>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d109      	bne.n	80043fa <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	e0b3      	b.n	8004552 <HAL_RCC_ClockConfig+0x332>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043ea:	4b22      	ldr	r3, [pc, #136]	@ (8004474 <HAL_RCC_ClockConfig+0x254>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f003 0302 	and.w	r3, r3, #2
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d101      	bne.n	80043fa <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	e0ab      	b.n	8004552 <HAL_RCC_ClockConfig+0x332>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80043fa:	4b1e      	ldr	r3, [pc, #120]	@ (8004474 <HAL_RCC_ClockConfig+0x254>)
 80043fc:	689b      	ldr	r3, [r3, #8]
 80043fe:	f023 0203 	bic.w	r2, r3, #3
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	491b      	ldr	r1, [pc, #108]	@ (8004474 <HAL_RCC_ClockConfig+0x254>)
 8004408:	4313      	orrs	r3, r2
 800440a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800440c:	f7fe fd16 	bl	8002e3c <HAL_GetTick>
 8004410:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004412:	e00a      	b.n	800442a <HAL_RCC_ClockConfig+0x20a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004414:	f7fe fd12 	bl	8002e3c <HAL_GetTick>
 8004418:	4602      	mov	r2, r0
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	1ad3      	subs	r3, r2, r3
 800441e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004422:	4293      	cmp	r3, r2
 8004424:	d901      	bls.n	800442a <HAL_RCC_ClockConfig+0x20a>
      {
        return HAL_TIMEOUT;
 8004426:	2303      	movs	r3, #3
 8004428:	e093      	b.n	8004552 <HAL_RCC_ClockConfig+0x332>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800442a:	4b12      	ldr	r3, [pc, #72]	@ (8004474 <HAL_RCC_ClockConfig+0x254>)
 800442c:	689b      	ldr	r3, [r3, #8]
 800442e:	f003 020c 	and.w	r2, r3, #12
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	685b      	ldr	r3, [r3, #4]
 8004436:	009b      	lsls	r3, r3, #2
 8004438:	429a      	cmp	r2, r3
 800443a:	d1eb      	bne.n	8004414 <HAL_RCC_ClockConfig+0x1f4>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800443c:	4b0c      	ldr	r3, [pc, #48]	@ (8004470 <HAL_RCC_ClockConfig+0x250>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f003 030f 	and.w	r3, r3, #15
 8004444:	683a      	ldr	r2, [r7, #0]
 8004446:	429a      	cmp	r2, r3
 8004448:	d216      	bcs.n	8004478 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800444a:	4b09      	ldr	r3, [pc, #36]	@ (8004470 <HAL_RCC_ClockConfig+0x250>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f023 020f 	bic.w	r2, r3, #15
 8004452:	4907      	ldr	r1, [pc, #28]	@ (8004470 <HAL_RCC_ClockConfig+0x250>)
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	4313      	orrs	r3, r2
 8004458:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800445a:	4b05      	ldr	r3, [pc, #20]	@ (8004470 <HAL_RCC_ClockConfig+0x250>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f003 030f 	and.w	r3, r3, #15
 8004462:	683a      	ldr	r2, [r7, #0]
 8004464:	429a      	cmp	r2, r3
 8004466:	d007      	beq.n	8004478 <HAL_RCC_ClockConfig+0x258>
    {
      return HAL_ERROR;
 8004468:	2301      	movs	r3, #1
 800446a:	e072      	b.n	8004552 <HAL_RCC_ClockConfig+0x332>
 800446c:	08010810 	.word	0x08010810
 8004470:	40023c00 	.word	0x40023c00
 8004474:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f003 0304 	and.w	r3, r3, #4
 8004480:	2b00      	cmp	r3, #0
 8004482:	d025      	beq.n	80044d0 <HAL_RCC_ClockConfig+0x2b0>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	68db      	ldr	r3, [r3, #12]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d018      	beq.n	80044be <HAL_RCC_ClockConfig+0x29e>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	68db      	ldr	r3, [r3, #12]
 8004490:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004494:	d013      	beq.n	80044be <HAL_RCC_ClockConfig+0x29e>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	68db      	ldr	r3, [r3, #12]
 800449a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800449e:	d00e      	beq.n	80044be <HAL_RCC_ClockConfig+0x29e>
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	68db      	ldr	r3, [r3, #12]
 80044a4:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 80044a8:	d009      	beq.n	80044be <HAL_RCC_ClockConfig+0x29e>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	68db      	ldr	r3, [r3, #12]
 80044ae:	f5b3 5fe0 	cmp.w	r3, #7168	@ 0x1c00
 80044b2:	d004      	beq.n	80044be <HAL_RCC_ClockConfig+0x29e>
 80044b4:	f240 3146 	movw	r1, #838	@ 0x346
 80044b8:	4828      	ldr	r0, [pc, #160]	@ (800455c <HAL_RCC_ClockConfig+0x33c>)
 80044ba:	f7fe f839 	bl	8002530 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80044be:	4b28      	ldr	r3, [pc, #160]	@ (8004560 <HAL_RCC_ClockConfig+0x340>)
 80044c0:	689b      	ldr	r3, [r3, #8]
 80044c2:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	68db      	ldr	r3, [r3, #12]
 80044ca:	4925      	ldr	r1, [pc, #148]	@ (8004560 <HAL_RCC_ClockConfig+0x340>)
 80044cc:	4313      	orrs	r3, r2
 80044ce:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f003 0308 	and.w	r3, r3, #8
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d026      	beq.n	800452a <HAL_RCC_ClockConfig+0x30a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	691b      	ldr	r3, [r3, #16]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d018      	beq.n	8004516 <HAL_RCC_ClockConfig+0x2f6>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	691b      	ldr	r3, [r3, #16]
 80044e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044ec:	d013      	beq.n	8004516 <HAL_RCC_ClockConfig+0x2f6>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	691b      	ldr	r3, [r3, #16]
 80044f2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80044f6:	d00e      	beq.n	8004516 <HAL_RCC_ClockConfig+0x2f6>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	691b      	ldr	r3, [r3, #16]
 80044fc:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 8004500:	d009      	beq.n	8004516 <HAL_RCC_ClockConfig+0x2f6>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	691b      	ldr	r3, [r3, #16]
 8004506:	f5b3 5fe0 	cmp.w	r3, #7168	@ 0x1c00
 800450a:	d004      	beq.n	8004516 <HAL_RCC_ClockConfig+0x2f6>
 800450c:	f240 314d 	movw	r1, #845	@ 0x34d
 8004510:	4812      	ldr	r0, [pc, #72]	@ (800455c <HAL_RCC_ClockConfig+0x33c>)
 8004512:	f7fe f80d 	bl	8002530 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004516:	4b12      	ldr	r3, [pc, #72]	@ (8004560 <HAL_RCC_ClockConfig+0x340>)
 8004518:	689b      	ldr	r3, [r3, #8]
 800451a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	691b      	ldr	r3, [r3, #16]
 8004522:	00db      	lsls	r3, r3, #3
 8004524:	490e      	ldr	r1, [pc, #56]	@ (8004560 <HAL_RCC_ClockConfig+0x340>)
 8004526:	4313      	orrs	r3, r2
 8004528:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800452a:	f000 f821 	bl	8004570 <HAL_RCC_GetSysClockFreq>
 800452e:	4602      	mov	r2, r0
 8004530:	4b0b      	ldr	r3, [pc, #44]	@ (8004560 <HAL_RCC_ClockConfig+0x340>)
 8004532:	689b      	ldr	r3, [r3, #8]
 8004534:	091b      	lsrs	r3, r3, #4
 8004536:	f003 030f 	and.w	r3, r3, #15
 800453a:	490a      	ldr	r1, [pc, #40]	@ (8004564 <HAL_RCC_ClockConfig+0x344>)
 800453c:	5ccb      	ldrb	r3, [r1, r3]
 800453e:	fa22 f303 	lsr.w	r3, r2, r3
 8004542:	4a09      	ldr	r2, [pc, #36]	@ (8004568 <HAL_RCC_ClockConfig+0x348>)
 8004544:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004546:	4b09      	ldr	r3, [pc, #36]	@ (800456c <HAL_RCC_ClockConfig+0x34c>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4618      	mov	r0, r3
 800454c:	f7fe fc32 	bl	8002db4 <HAL_InitTick>

  return HAL_OK;
 8004550:	2300      	movs	r3, #0
}
 8004552:	4618      	mov	r0, r3
 8004554:	3710      	adds	r7, #16
 8004556:	46bd      	mov	sp, r7
 8004558:	bd80      	pop	{r7, pc}
 800455a:	bf00      	nop
 800455c:	08010810 	.word	0x08010810
 8004560:	40023800 	.word	0x40023800
 8004564:	08010e1c 	.word	0x08010e1c
 8004568:	20000004 	.word	0x20000004
 800456c:	20000008 	.word	0x20000008

08004570 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004570:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004574:	b090      	sub	sp, #64	@ 0x40
 8004576:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004578:	2300      	movs	r3, #0
 800457a:	637b      	str	r3, [r7, #52]	@ 0x34
 800457c:	2300      	movs	r3, #0
 800457e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004580:	2300      	movs	r3, #0
 8004582:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8004584:	2300      	movs	r3, #0
 8004586:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004588:	4b59      	ldr	r3, [pc, #356]	@ (80046f0 <HAL_RCC_GetSysClockFreq+0x180>)
 800458a:	689b      	ldr	r3, [r3, #8]
 800458c:	f003 030c 	and.w	r3, r3, #12
 8004590:	2b08      	cmp	r3, #8
 8004592:	d00d      	beq.n	80045b0 <HAL_RCC_GetSysClockFreq+0x40>
 8004594:	2b08      	cmp	r3, #8
 8004596:	f200 80a1 	bhi.w	80046dc <HAL_RCC_GetSysClockFreq+0x16c>
 800459a:	2b00      	cmp	r3, #0
 800459c:	d002      	beq.n	80045a4 <HAL_RCC_GetSysClockFreq+0x34>
 800459e:	2b04      	cmp	r3, #4
 80045a0:	d003      	beq.n	80045aa <HAL_RCC_GetSysClockFreq+0x3a>
 80045a2:	e09b      	b.n	80046dc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80045a4:	4b53      	ldr	r3, [pc, #332]	@ (80046f4 <HAL_RCC_GetSysClockFreq+0x184>)
 80045a6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80045a8:	e09b      	b.n	80046e2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80045aa:	4b53      	ldr	r3, [pc, #332]	@ (80046f8 <HAL_RCC_GetSysClockFreq+0x188>)
 80045ac:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80045ae:	e098      	b.n	80046e2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80045b0:	4b4f      	ldr	r3, [pc, #316]	@ (80046f0 <HAL_RCC_GetSysClockFreq+0x180>)
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80045b8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80045ba:	4b4d      	ldr	r3, [pc, #308]	@ (80046f0 <HAL_RCC_GetSysClockFreq+0x180>)
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d028      	beq.n	8004618 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80045c6:	4b4a      	ldr	r3, [pc, #296]	@ (80046f0 <HAL_RCC_GetSysClockFreq+0x180>)
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	099b      	lsrs	r3, r3, #6
 80045cc:	2200      	movs	r2, #0
 80045ce:	623b      	str	r3, [r7, #32]
 80045d0:	627a      	str	r2, [r7, #36]	@ 0x24
 80045d2:	6a3b      	ldr	r3, [r7, #32]
 80045d4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80045d8:	2100      	movs	r1, #0
 80045da:	4b47      	ldr	r3, [pc, #284]	@ (80046f8 <HAL_RCC_GetSysClockFreq+0x188>)
 80045dc:	fb03 f201 	mul.w	r2, r3, r1
 80045e0:	2300      	movs	r3, #0
 80045e2:	fb00 f303 	mul.w	r3, r0, r3
 80045e6:	4413      	add	r3, r2
 80045e8:	4a43      	ldr	r2, [pc, #268]	@ (80046f8 <HAL_RCC_GetSysClockFreq+0x188>)
 80045ea:	fba0 1202 	umull	r1, r2, r0, r2
 80045ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80045f0:	460a      	mov	r2, r1
 80045f2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80045f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80045f6:	4413      	add	r3, r2
 80045f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80045fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045fc:	2200      	movs	r2, #0
 80045fe:	61bb      	str	r3, [r7, #24]
 8004600:	61fa      	str	r2, [r7, #28]
 8004602:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004606:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800460a:	f7fc fb5d 	bl	8000cc8 <__aeabi_uldivmod>
 800460e:	4602      	mov	r2, r0
 8004610:	460b      	mov	r3, r1
 8004612:	4613      	mov	r3, r2
 8004614:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004616:	e053      	b.n	80046c0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004618:	4b35      	ldr	r3, [pc, #212]	@ (80046f0 <HAL_RCC_GetSysClockFreq+0x180>)
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	099b      	lsrs	r3, r3, #6
 800461e:	2200      	movs	r2, #0
 8004620:	613b      	str	r3, [r7, #16]
 8004622:	617a      	str	r2, [r7, #20]
 8004624:	693b      	ldr	r3, [r7, #16]
 8004626:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800462a:	f04f 0b00 	mov.w	fp, #0
 800462e:	4652      	mov	r2, sl
 8004630:	465b      	mov	r3, fp
 8004632:	f04f 0000 	mov.w	r0, #0
 8004636:	f04f 0100 	mov.w	r1, #0
 800463a:	0159      	lsls	r1, r3, #5
 800463c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004640:	0150      	lsls	r0, r2, #5
 8004642:	4602      	mov	r2, r0
 8004644:	460b      	mov	r3, r1
 8004646:	ebb2 080a 	subs.w	r8, r2, sl
 800464a:	eb63 090b 	sbc.w	r9, r3, fp
 800464e:	f04f 0200 	mov.w	r2, #0
 8004652:	f04f 0300 	mov.w	r3, #0
 8004656:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800465a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800465e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004662:	ebb2 0408 	subs.w	r4, r2, r8
 8004666:	eb63 0509 	sbc.w	r5, r3, r9
 800466a:	f04f 0200 	mov.w	r2, #0
 800466e:	f04f 0300 	mov.w	r3, #0
 8004672:	00eb      	lsls	r3, r5, #3
 8004674:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004678:	00e2      	lsls	r2, r4, #3
 800467a:	4614      	mov	r4, r2
 800467c:	461d      	mov	r5, r3
 800467e:	eb14 030a 	adds.w	r3, r4, sl
 8004682:	603b      	str	r3, [r7, #0]
 8004684:	eb45 030b 	adc.w	r3, r5, fp
 8004688:	607b      	str	r3, [r7, #4]
 800468a:	f04f 0200 	mov.w	r2, #0
 800468e:	f04f 0300 	mov.w	r3, #0
 8004692:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004696:	4629      	mov	r1, r5
 8004698:	028b      	lsls	r3, r1, #10
 800469a:	4621      	mov	r1, r4
 800469c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80046a0:	4621      	mov	r1, r4
 80046a2:	028a      	lsls	r2, r1, #10
 80046a4:	4610      	mov	r0, r2
 80046a6:	4619      	mov	r1, r3
 80046a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046aa:	2200      	movs	r2, #0
 80046ac:	60bb      	str	r3, [r7, #8]
 80046ae:	60fa      	str	r2, [r7, #12]
 80046b0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80046b4:	f7fc fb08 	bl	8000cc8 <__aeabi_uldivmod>
 80046b8:	4602      	mov	r2, r0
 80046ba:	460b      	mov	r3, r1
 80046bc:	4613      	mov	r3, r2
 80046be:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80046c0:	4b0b      	ldr	r3, [pc, #44]	@ (80046f0 <HAL_RCC_GetSysClockFreq+0x180>)
 80046c2:	685b      	ldr	r3, [r3, #4]
 80046c4:	0c1b      	lsrs	r3, r3, #16
 80046c6:	f003 0303 	and.w	r3, r3, #3
 80046ca:	3301      	adds	r3, #1
 80046cc:	005b      	lsls	r3, r3, #1
 80046ce:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80046d0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80046d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80046d8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80046da:	e002      	b.n	80046e2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80046dc:	4b05      	ldr	r3, [pc, #20]	@ (80046f4 <HAL_RCC_GetSysClockFreq+0x184>)
 80046de:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80046e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80046e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80046e4:	4618      	mov	r0, r3
 80046e6:	3740      	adds	r7, #64	@ 0x40
 80046e8:	46bd      	mov	sp, r7
 80046ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80046ee:	bf00      	nop
 80046f0:	40023800 	.word	0x40023800
 80046f4:	00f42400 	.word	0x00f42400
 80046f8:	017d7840 	.word	0x017d7840

080046fc <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80046fc:	b480      	push	{r7}
 80046fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004700:	4b03      	ldr	r3, [pc, #12]	@ (8004710 <HAL_RCC_GetHCLKFreq+0x14>)
 8004702:	681b      	ldr	r3, [r3, #0]
}
 8004704:	4618      	mov	r0, r3
 8004706:	46bd      	mov	sp, r7
 8004708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470c:	4770      	bx	lr
 800470e:	bf00      	nop
 8004710:	20000004 	.word	0x20000004

08004714 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004718:	f7ff fff0 	bl	80046fc <HAL_RCC_GetHCLKFreq>
 800471c:	4602      	mov	r2, r0
 800471e:	4b05      	ldr	r3, [pc, #20]	@ (8004734 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004720:	689b      	ldr	r3, [r3, #8]
 8004722:	0a9b      	lsrs	r3, r3, #10
 8004724:	f003 0307 	and.w	r3, r3, #7
 8004728:	4903      	ldr	r1, [pc, #12]	@ (8004738 <HAL_RCC_GetPCLK1Freq+0x24>)
 800472a:	5ccb      	ldrb	r3, [r1, r3]
 800472c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004730:	4618      	mov	r0, r3
 8004732:	bd80      	pop	{r7, pc}
 8004734:	40023800 	.word	0x40023800
 8004738:	08010e2c 	.word	0x08010e2c

0800473c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004740:	f7ff ffdc 	bl	80046fc <HAL_RCC_GetHCLKFreq>
 8004744:	4602      	mov	r2, r0
 8004746:	4b05      	ldr	r3, [pc, #20]	@ (800475c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004748:	689b      	ldr	r3, [r3, #8]
 800474a:	0b5b      	lsrs	r3, r3, #13
 800474c:	f003 0307 	and.w	r3, r3, #7
 8004750:	4903      	ldr	r1, [pc, #12]	@ (8004760 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004752:	5ccb      	ldrb	r3, [r1, r3]
 8004754:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004758:	4618      	mov	r0, r3
 800475a:	bd80      	pop	{r7, pc}
 800475c:	40023800 	.word	0x40023800
 8004760:	08010e2c 	.word	0x08010e2c

08004764 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b088      	sub	sp, #32
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800476c:	2300      	movs	r3, #0
 800476e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004770:	2300      	movs	r3, #0
 8004772:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004774:	2300      	movs	r3, #0
 8004776:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004778:	2300      	movs	r3, #0
 800477a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800477c:	2300      	movs	r3, #0
 800477e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f003 0301 	and.w	r3, r3, #1
 8004788:	2b00      	cmp	r3, #0
 800478a:	f040 8089 	bne.w	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f003 0308 	and.w	r3, r3, #8
 8004796:	2b00      	cmp	r3, #0
 8004798:	f040 8082 	bne.w	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f003 0310 	and.w	r3, r3, #16
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d17b      	bne.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d175      	bne.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d16f      	bne.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d169      	bne.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d163      	bne.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d15d      	bne.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d157      	bne.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d151      	bne.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004804:	2b00      	cmp	r3, #0
 8004806:	d14b      	bne.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004810:	2b00      	cmp	r3, #0
 8004812:	d145      	bne.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800481c:	2b00      	cmp	r3, #0
 800481e:	d13f      	bne.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004828:	2b00      	cmp	r3, #0
 800482a:	d139      	bne.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004834:	2b00      	cmp	r3, #0
 8004836:	d133      	bne.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004840:	2b00      	cmp	r3, #0
 8004842:	d12d      	bne.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800484c:	2b00      	cmp	r3, #0
 800484e:	d127      	bne.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004858:	2b00      	cmp	r3, #0
 800485a:	d121      	bne.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004864:	2b00      	cmp	r3, #0
 8004866:	d11b      	bne.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004870:	2b00      	cmp	r3, #0
 8004872:	d115      	bne.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800487c:	2b00      	cmp	r3, #0
 800487e:	d10f      	bne.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004888:	2b00      	cmp	r3, #0
 800488a:	d109      	bne.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f003 0320 	and.w	r3, r3, #32
 8004894:	2b00      	cmp	r3, #0
 8004896:	d103      	bne.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004898:	2172      	movs	r1, #114	@ 0x72
 800489a:	4895      	ldr	r0, [pc, #596]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x38c>)
 800489c:	f7fd fe48 	bl	8002530 <assert_failed>

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f003 0301 	and.w	r3, r3, #1
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d01f      	beq.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d008      	beq.n	80048c6 <HAL_RCCEx_PeriphCLKConfig+0x162>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048b8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80048bc:	d003      	beq.n	80048c6 <HAL_RCCEx_PeriphCLKConfig+0x162>
 80048be:	2178      	movs	r1, #120	@ 0x78
 80048c0:	488b      	ldr	r0, [pc, #556]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x38c>)
 80048c2:	f7fd fe35 	bl	8002530 <assert_failed>

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80048c6:	4b8b      	ldr	r3, [pc, #556]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	4a8a      	ldr	r2, [pc, #552]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 80048cc:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80048d0:	6093      	str	r3, [r2, #8]
 80048d2:	4b88      	ldr	r3, [pc, #544]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 80048d4:	689a      	ldr	r2, [r3, #8]
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048da:	4986      	ldr	r1, [pc, #536]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 80048dc:	4313      	orrs	r3, r2
 80048de:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d101      	bne.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0x188>
    {
      plli2sused = 1;
 80048e8:	2301      	movs	r3, #1
 80048ea:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d029      	beq.n	800494c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d00d      	beq.n	800491c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004904:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004908:	d008      	beq.n	800491c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800490e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004912:	d003      	beq.n	800491c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8004914:	2188      	movs	r1, #136	@ 0x88
 8004916:	4876      	ldr	r0, [pc, #472]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x38c>)
 8004918:	f7fd fe0a 	bl	8002530 <assert_failed>

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800491c:	4b75      	ldr	r3, [pc, #468]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 800491e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004922:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800492a:	4972      	ldr	r1, [pc, #456]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 800492c:	4313      	orrs	r3, r2
 800492e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004936:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800493a:	d101      	bne.n	8004940 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      plli2sused = 1;
 800493c:	2301      	movs	r3, #1
 800493e:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004944:	2b00      	cmp	r3, #0
 8004946:	d101      	bne.n	800494c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
    {
      pllsaiused = 1;
 8004948:	2301      	movs	r3, #1
 800494a:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004954:	2b00      	cmp	r3, #0
 8004956:	d029      	beq.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800495c:	2b00      	cmp	r3, #0
 800495e:	d00d      	beq.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x218>
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004964:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004968:	d008      	beq.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x218>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800496e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004972:	d003      	beq.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x218>
 8004974:	219c      	movs	r1, #156	@ 0x9c
 8004976:	485e      	ldr	r0, [pc, #376]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x38c>)
 8004978:	f7fd fdda 	bl	8002530 <assert_failed>

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800497c:	4b5d      	ldr	r3, [pc, #372]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 800497e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004982:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800498a:	495a      	ldr	r1, [pc, #360]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 800498c:	4313      	orrs	r3, r2
 800498e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004996:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800499a:	d101      	bne.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
    {
      plli2sused = 1;
 800499c:	2301      	movs	r3, #1
 800499e:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d101      	bne.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      pllsaiused = 1;
 80049a8:	2301      	movs	r3, #1
 80049aa:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d001      	beq.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
      plli2sused = 1;
 80049b8:	2301      	movs	r3, #1
 80049ba:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f003 0320 	and.w	r3, r3, #32
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	f000 8186 	beq.w	8004cd6 <HAL_RCCEx_PeriphCLKConfig+0x572>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80049d2:	f000 80e4 	beq.w	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80049de:	f000 80de 	beq.w	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049e6:	4a44      	ldr	r2, [pc, #272]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x394>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	f000 80d8 	beq.w	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049f2:	4a42      	ldr	r2, [pc, #264]	@ (8004afc <HAL_RCCEx_PeriphCLKConfig+0x398>)
 80049f4:	4293      	cmp	r3, r2
 80049f6:	f000 80d2 	beq.w	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049fe:	4a40      	ldr	r2, [pc, #256]	@ (8004b00 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	f000 80cc 	beq.w	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a0a:	4a3e      	ldr	r2, [pc, #248]	@ (8004b04 <HAL_RCCEx_PeriphCLKConfig+0x3a0>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	f000 80c6 	beq.w	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a16:	4a3c      	ldr	r2, [pc, #240]	@ (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x3a4>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	f000 80c0 	beq.w	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a22:	4a3a      	ldr	r2, [pc, #232]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x3a8>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	f000 80ba 	beq.w	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a2e:	4a38      	ldr	r2, [pc, #224]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x3ac>)
 8004a30:	4293      	cmp	r3, r2
 8004a32:	f000 80b4 	beq.w	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a3a:	4a36      	ldr	r2, [pc, #216]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x3b0>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	f000 80ae 	beq.w	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a46:	4a34      	ldr	r2, [pc, #208]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x3b4>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	f000 80a8 	beq.w	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a52:	4a32      	ldr	r2, [pc, #200]	@ (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x3b8>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	f000 80a2 	beq.w	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a5e:	4a30      	ldr	r2, [pc, #192]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x3bc>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	f000 809c 	beq.w	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a6a:	4a2e      	ldr	r2, [pc, #184]	@ (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x3c0>)
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	f000 8096 	beq.w	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a76:	4a2c      	ldr	r2, [pc, #176]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3c4>)
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	f000 8090 	beq.w	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a82:	4a2a      	ldr	r2, [pc, #168]	@ (8004b2c <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	f000 808a 	beq.w	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a8e:	4a28      	ldr	r2, [pc, #160]	@ (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	f000 8084 	beq.w	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a9a:	4a26      	ldr	r2, [pc, #152]	@ (8004b34 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d07e      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aa4:	4a24      	ldr	r2, [pc, #144]	@ (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d079      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aae:	4a23      	ldr	r2, [pc, #140]	@ (8004b3c <HAL_RCCEx_PeriphCLKConfig+0x3d8>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d074      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ab8:	4a21      	ldr	r2, [pc, #132]	@ (8004b40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d06f      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ac2:	4a20      	ldr	r2, [pc, #128]	@ (8004b44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d06a      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004acc:	4a1e      	ldr	r2, [pc, #120]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d065      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ad6:	4a1d      	ldr	r2, [pc, #116]	@ (8004b4c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d060      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ae0:	4a1b      	ldr	r2, [pc, #108]	@ (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d05b      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aea:	4a1a      	ldr	r2, [pc, #104]	@ (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x3f0>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	e033      	b.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 8004af0:	08010848 	.word	0x08010848
 8004af4:	40023800 	.word	0x40023800
 8004af8:	00020300 	.word	0x00020300
 8004afc:	00030300 	.word	0x00030300
 8004b00:	00040300 	.word	0x00040300
 8004b04:	00050300 	.word	0x00050300
 8004b08:	00060300 	.word	0x00060300
 8004b0c:	00070300 	.word	0x00070300
 8004b10:	00080300 	.word	0x00080300
 8004b14:	00090300 	.word	0x00090300
 8004b18:	000a0300 	.word	0x000a0300
 8004b1c:	000b0300 	.word	0x000b0300
 8004b20:	000c0300 	.word	0x000c0300
 8004b24:	000d0300 	.word	0x000d0300
 8004b28:	000e0300 	.word	0x000e0300
 8004b2c:	000f0300 	.word	0x000f0300
 8004b30:	00100300 	.word	0x00100300
 8004b34:	00110300 	.word	0x00110300
 8004b38:	00120300 	.word	0x00120300
 8004b3c:	00130300 	.word	0x00130300
 8004b40:	00140300 	.word	0x00140300
 8004b44:	00150300 	.word	0x00150300
 8004b48:	00160300 	.word	0x00160300
 8004b4c:	00170300 	.word	0x00170300
 8004b50:	00180300 	.word	0x00180300
 8004b54:	00190300 	.word	0x00190300
 8004b58:	d021      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b5e:	4a4c      	ldr	r2, [pc, #304]	@ (8004c90 <HAL_RCCEx_PeriphCLKConfig+0x52c>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d01c      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b68:	4a4a      	ldr	r2, [pc, #296]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d017      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b72:	4a49      	ldr	r2, [pc, #292]	@ (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x534>)
 8004b74:	4293      	cmp	r3, r2
 8004b76:	d012      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b7c:	4a47      	ldr	r2, [pc, #284]	@ (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d00d      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b86:	4a46      	ldr	r2, [pc, #280]	@ (8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d008      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b90:	4a44      	ldr	r2, [pc, #272]	@ (8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d003      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8004b96:	21b7      	movs	r1, #183	@ 0xb7
 8004b98:	4843      	ldr	r0, [pc, #268]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x544>)
 8004b9a:	f7fd fcc9 	bl	8002530 <assert_failed>

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004b9e:	4b43      	ldr	r3, [pc, #268]	@ (8004cac <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ba2:	4a42      	ldr	r2, [pc, #264]	@ (8004cac <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004ba4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ba8:	6413      	str	r3, [r2, #64]	@ 0x40
 8004baa:	4b40      	ldr	r3, [pc, #256]	@ (8004cac <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004bb2:	60bb      	str	r3, [r7, #8]
 8004bb4:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004bb6:	4b3e      	ldr	r3, [pc, #248]	@ (8004cb0 <HAL_RCCEx_PeriphCLKConfig+0x54c>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	4a3d      	ldr	r2, [pc, #244]	@ (8004cb0 <HAL_RCCEx_PeriphCLKConfig+0x54c>)
 8004bbc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004bc0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004bc2:	f7fe f93b 	bl	8002e3c <HAL_GetTick>
 8004bc6:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004bc8:	e009      	b.n	8004bde <HAL_RCCEx_PeriphCLKConfig+0x47a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004bca:	f7fe f937 	bl	8002e3c <HAL_GetTick>
 8004bce:	4602      	mov	r2, r0
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	1ad3      	subs	r3, r2, r3
 8004bd4:	2b64      	cmp	r3, #100	@ 0x64
 8004bd6:	d902      	bls.n	8004bde <HAL_RCCEx_PeriphCLKConfig+0x47a>
      {
        return HAL_TIMEOUT;
 8004bd8:	2303      	movs	r3, #3
 8004bda:	f000 bd9f 	b.w	800571c <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004bde:	4b34      	ldr	r3, [pc, #208]	@ (8004cb0 <HAL_RCCEx_PeriphCLKConfig+0x54c>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d0ef      	beq.n	8004bca <HAL_RCCEx_PeriphCLKConfig+0x466>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004bea:	4b30      	ldr	r3, [pc, #192]	@ (8004cac <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004bec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004bf2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004bf4:	693b      	ldr	r3, [r7, #16]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d036      	beq.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bfe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c02:	693a      	ldr	r2, [r7, #16]
 8004c04:	429a      	cmp	r2, r3
 8004c06:	d02f      	beq.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004c08:	4b28      	ldr	r3, [pc, #160]	@ (8004cac <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004c0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c10:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004c12:	4b26      	ldr	r3, [pc, #152]	@ (8004cac <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004c14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c16:	4a25      	ldr	r2, [pc, #148]	@ (8004cac <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004c18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c1c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004c1e:	4b23      	ldr	r3, [pc, #140]	@ (8004cac <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004c20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c22:	4a22      	ldr	r2, [pc, #136]	@ (8004cac <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004c24:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c28:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004c2a:	4a20      	ldr	r2, [pc, #128]	@ (8004cac <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004c2c:	693b      	ldr	r3, [r7, #16]
 8004c2e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004c30:	4b1e      	ldr	r3, [pc, #120]	@ (8004cac <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004c32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c34:	f003 0301 	and.w	r3, r3, #1
 8004c38:	2b01      	cmp	r3, #1
 8004c3a:	d115      	bne.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0x504>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c3c:	f7fe f8fe 	bl	8002e3c <HAL_GetTick>
 8004c40:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c42:	e00b      	b.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x4f8>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c44:	f7fe f8fa 	bl	8002e3c <HAL_GetTick>
 8004c48:	4602      	mov	r2, r0
 8004c4a:	697b      	ldr	r3, [r7, #20]
 8004c4c:	1ad3      	subs	r3, r2, r3
 8004c4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d902      	bls.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8004c56:	2303      	movs	r3, #3
 8004c58:	f000 bd60 	b.w	800571c <HAL_RCCEx_PeriphCLKConfig+0xfb8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c5c:	4b13      	ldr	r3, [pc, #76]	@ (8004cac <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004c5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c60:	f003 0302 	and.w	r3, r3, #2
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d0ed      	beq.n	8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c6c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c70:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c74:	d120      	bne.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x554>
 8004c76:	4b0d      	ldr	r3, [pc, #52]	@ (8004cac <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004c78:	689b      	ldr	r3, [r3, #8]
 8004c7a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004c82:	4b0c      	ldr	r3, [pc, #48]	@ (8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8004c84:	400b      	ands	r3, r1
 8004c86:	4909      	ldr	r1, [pc, #36]	@ (8004cac <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	608b      	str	r3, [r1, #8]
 8004c8c:	e01a      	b.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x560>
 8004c8e:	bf00      	nop
 8004c90:	001a0300 	.word	0x001a0300
 8004c94:	001b0300 	.word	0x001b0300
 8004c98:	001c0300 	.word	0x001c0300
 8004c9c:	001d0300 	.word	0x001d0300
 8004ca0:	001e0300 	.word	0x001e0300
 8004ca4:	001f0300 	.word	0x001f0300
 8004ca8:	08010848 	.word	0x08010848
 8004cac:	40023800 	.word	0x40023800
 8004cb0:	40007000 	.word	0x40007000
 8004cb4:	0ffffcff 	.word	0x0ffffcff
 8004cb8:	4b9a      	ldr	r3, [pc, #616]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	4a99      	ldr	r2, [pc, #612]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004cbe:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004cc2:	6093      	str	r3, [r2, #8]
 8004cc4:	4b97      	ldr	r3, [pc, #604]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004cc6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ccc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cd0:	4994      	ldr	r1, [pc, #592]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f003 0310 	and.w	r3, r3, #16
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d01d      	beq.n	8004d1e <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d008      	beq.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0x598>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004cf2:	d003      	beq.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0x598>
 8004cf4:	21f1      	movs	r1, #241	@ 0xf1
 8004cf6:	488c      	ldr	r0, [pc, #560]	@ (8004f28 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 8004cf8:	f7fd fc1a 	bl	8002530 <assert_failed>

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004cfc:	4b89      	ldr	r3, [pc, #548]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004cfe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004d02:	4a88      	ldr	r2, [pc, #544]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004d04:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d08:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004d0c:	4b85      	ldr	r3, [pc, #532]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004d0e:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d16:	4983      	ldr	r1, [pc, #524]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d01c      	beq.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0x600>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d00d      	beq.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x5ea>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004d36:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d3a:	d008      	beq.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x5ea>
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004d40:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004d44:	d003      	beq.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x5ea>
 8004d46:	21fb      	movs	r1, #251	@ 0xfb
 8004d48:	4877      	ldr	r0, [pc, #476]	@ (8004f28 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 8004d4a:	f7fd fbf1 	bl	8002530 <assert_failed>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004d4e:	4b75      	ldr	r3, [pc, #468]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004d50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d54:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004d5c:	4971      	ldr	r1, [pc, #452]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d01d      	beq.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0x648>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d00e      	beq.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0x632>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d7c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004d80:	d009      	beq.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0x632>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d86:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004d8a:	d004      	beq.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0x632>
 8004d8c:	f240 1105 	movw	r1, #261	@ 0x105
 8004d90:	4865      	ldr	r0, [pc, #404]	@ (8004f28 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 8004d92:	f7fd fbcd 	bl	8002530 <assert_failed>

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004d96:	4b63      	ldr	r3, [pc, #396]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004d98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d9c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004da4:	495f      	ldr	r1, [pc, #380]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004da6:	4313      	orrs	r3, r2
 8004da8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d01d      	beq.n	8004df4 <HAL_RCCEx_PeriphCLKConfig+0x690>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d00e      	beq.n	8004dde <HAL_RCCEx_PeriphCLKConfig+0x67a>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004dc4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004dc8:	d009      	beq.n	8004dde <HAL_RCCEx_PeriphCLKConfig+0x67a>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004dce:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004dd2:	d004      	beq.n	8004dde <HAL_RCCEx_PeriphCLKConfig+0x67a>
 8004dd4:	f240 110f 	movw	r1, #271	@ 0x10f
 8004dd8:	4853      	ldr	r0, [pc, #332]	@ (8004f28 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 8004dda:	f7fd fba9 	bl	8002530 <assert_failed>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004dde:	4b51      	ldr	r3, [pc, #324]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004de0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004de4:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004dec:	494d      	ldr	r1, [pc, #308]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004dee:	4313      	orrs	r3, r2
 8004df0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d01d      	beq.n	8004e3c <HAL_RCCEx_PeriphCLKConfig+0x6d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d00e      	beq.n	8004e26 <HAL_RCCEx_PeriphCLKConfig+0x6c2>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e0c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e10:	d009      	beq.n	8004e26 <HAL_RCCEx_PeriphCLKConfig+0x6c2>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e16:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004e1a:	d004      	beq.n	8004e26 <HAL_RCCEx_PeriphCLKConfig+0x6c2>
 8004e1c:	f240 1119 	movw	r1, #281	@ 0x119
 8004e20:	4841      	ldr	r0, [pc, #260]	@ (8004f28 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 8004e22:	f7fd fb85 	bl	8002530 <assert_failed>

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004e26:	4b3f      	ldr	r3, [pc, #252]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004e28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e2c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e34:	493b      	ldr	r1, [pc, #236]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004e36:	4313      	orrs	r3, r2
 8004e38:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d01f      	beq.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x724>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d010      	beq.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x70e>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e54:	2b01      	cmp	r3, #1
 8004e56:	d00c      	beq.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x70e>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e5c:	2b03      	cmp	r3, #3
 8004e5e:	d008      	beq.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x70e>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e64:	2b02      	cmp	r3, #2
 8004e66:	d004      	beq.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x70e>
 8004e68:	f240 1123 	movw	r1, #291	@ 0x123
 8004e6c:	482e      	ldr	r0, [pc, #184]	@ (8004f28 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 8004e6e:	f7fd fb5f 	bl	8002530 <assert_failed>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004e72:	4b2c      	ldr	r3, [pc, #176]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004e74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e78:	f023 0203 	bic.w	r2, r3, #3
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e80:	4928      	ldr	r1, [pc, #160]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004e82:	4313      	orrs	r3, r2
 8004e84:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d01f      	beq.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x770>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d010      	beq.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x75a>
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ea0:	2b04      	cmp	r3, #4
 8004ea2:	d00c      	beq.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x75a>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ea8:	2b0c      	cmp	r3, #12
 8004eaa:	d008      	beq.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x75a>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004eb0:	2b08      	cmp	r3, #8
 8004eb2:	d004      	beq.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x75a>
 8004eb4:	f240 112d 	movw	r1, #301	@ 0x12d
 8004eb8:	481b      	ldr	r0, [pc, #108]	@ (8004f28 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 8004eba:	f7fd fb39 	bl	8002530 <assert_failed>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004ebe:	4b19      	ldr	r3, [pc, #100]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004ec0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ec4:	f023 020c 	bic.w	r2, r3, #12
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ecc:	4915      	ldr	r1, [pc, #84]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d025      	beq.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x7c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d010      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x7a6>
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004eec:	2b10      	cmp	r3, #16
 8004eee:	d00c      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x7a6>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ef4:	2b30      	cmp	r3, #48	@ 0x30
 8004ef6:	d008      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x7a6>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004efc:	2b20      	cmp	r3, #32
 8004efe:	d004      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x7a6>
 8004f00:	f240 1137 	movw	r1, #311	@ 0x137
 8004f04:	4808      	ldr	r0, [pc, #32]	@ (8004f28 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 8004f06:	f7fd fb13 	bl	8002530 <assert_failed>

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004f0a:	4b06      	ldr	r3, [pc, #24]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004f0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f10:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f18:	4902      	ldr	r1, [pc, #8]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004f20:	e004      	b.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x7c8>
 8004f22:	bf00      	nop
 8004f24:	40023800 	.word	0x40023800
 8004f28:	08010848 	.word	0x08010848
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d01f      	beq.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x814>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d010      	beq.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f44:	2b40      	cmp	r3, #64	@ 0x40
 8004f46:	d00c      	beq.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f4c:	2bc0      	cmp	r3, #192	@ 0xc0
 8004f4e:	d008      	beq.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f54:	2b80      	cmp	r3, #128	@ 0x80
 8004f56:	d004      	beq.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 8004f58:	f240 1141 	movw	r1, #321	@ 0x141
 8004f5c:	48a0      	ldr	r0, [pc, #640]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 8004f5e:	f7fd fae7 	bl	8002530 <assert_failed>

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004f62:	4ba0      	ldr	r3, [pc, #640]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8004f64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f68:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f70:	499c      	ldr	r1, [pc, #624]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8004f72:	4313      	orrs	r3, r2
 8004f74:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d022      	beq.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x866>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d013      	beq.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x850>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f90:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f94:	d00e      	beq.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x850>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f9a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004f9e:	d009      	beq.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x850>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fa4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004fa8:	d004      	beq.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x850>
 8004faa:	f240 114b 	movw	r1, #331	@ 0x14b
 8004fae:	488c      	ldr	r0, [pc, #560]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 8004fb0:	f7fd fabe 	bl	8002530 <assert_failed>

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004fb4:	4b8b      	ldr	r3, [pc, #556]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8004fb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fba:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fc2:	4988      	ldr	r1, [pc, #544]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d022      	beq.n	800501c <HAL_RCCEx_PeriphCLKConfig+0x8b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d013      	beq.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fe2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fe6:	d00e      	beq.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fec:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004ff0:	d009      	beq.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ff6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ffa:	d004      	beq.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 8004ffc:	f240 1155 	movw	r1, #341	@ 0x155
 8005000:	4877      	ldr	r0, [pc, #476]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 8005002:	f7fd fa95 	bl	8002530 <assert_failed>

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005006:	4b77      	ldr	r3, [pc, #476]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8005008:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800500c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005014:	4973      	ldr	r1, [pc, #460]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8005016:	4313      	orrs	r3, r2
 8005018:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005024:	2b00      	cmp	r3, #0
 8005026:	d022      	beq.n	800506e <HAL_RCCEx_PeriphCLKConfig+0x90a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800502c:	2b00      	cmp	r3, #0
 800502e:	d013      	beq.n	8005058 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005034:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005038:	d00e      	beq.n	8005058 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800503e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005042:	d009      	beq.n	8005058 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005048:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800504c:	d004      	beq.n	8005058 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 800504e:	f240 115f 	movw	r1, #351	@ 0x15f
 8005052:	4863      	ldr	r0, [pc, #396]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 8005054:	f7fd fa6c 	bl	8002530 <assert_failed>

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005058:	4b62      	ldr	r3, [pc, #392]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 800505a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800505e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005066:	495f      	ldr	r1, [pc, #380]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8005068:	4313      	orrs	r3, r2
 800506a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005076:	2b00      	cmp	r3, #0
 8005078:	d022      	beq.n	80050c0 <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800507e:	2b00      	cmp	r3, #0
 8005080:	d013      	beq.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0x946>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005086:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800508a:	d00e      	beq.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0x946>
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005090:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005094:	d009      	beq.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0x946>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800509a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800509e:	d004      	beq.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0x946>
 80050a0:	f240 1169 	movw	r1, #361	@ 0x169
 80050a4:	484e      	ldr	r0, [pc, #312]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 80050a6:	f7fd fa43 	bl	8002530 <assert_failed>

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80050aa:	4b4e      	ldr	r3, [pc, #312]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80050ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050b0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050b8:	494a      	ldr	r1, [pc, #296]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80050ba:	4313      	orrs	r3, r2
 80050bc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d018      	beq.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x99a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80050d0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80050d4:	d008      	beq.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x984>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d004      	beq.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x984>
 80050de:	f240 1173 	movw	r1, #371	@ 0x173
 80050e2:	483f      	ldr	r0, [pc, #252]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 80050e4:	f7fd fa24 	bl	8002530 <assert_failed>

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80050e8:	4b3e      	ldr	r3, [pc, #248]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80050ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050ee:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80050f6:	493b      	ldr	r1, [pc, #236]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80050f8:	4313      	orrs	r3, r2
 80050fa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005106:	2b00      	cmp	r3, #0
 8005108:	d01f      	beq.n	800514a <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800510e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005112:	d008      	beq.n	8005126 <HAL_RCCEx_PeriphCLKConfig+0x9c2>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005118:	2b00      	cmp	r3, #0
 800511a:	d004      	beq.n	8005126 <HAL_RCCEx_PeriphCLKConfig+0x9c2>
 800511c:	f240 117d 	movw	r1, #381	@ 0x17d
 8005120:	482f      	ldr	r0, [pc, #188]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 8005122:	f7fd fa05 	bl	8002530 <assert_failed>

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005126:	4b2f      	ldr	r3, [pc, #188]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8005128:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800512c:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005134:	492b      	ldr	r1, [pc, #172]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8005136:	4313      	orrs	r3, r2
 8005138:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005140:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005144:	d101      	bne.n	800514a <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    {
      pllsaiused = 1;
 8005146:	2301      	movs	r3, #1
 8005148:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f003 0308 	and.w	r3, r3, #8
 8005152:	2b00      	cmp	r3, #0
 8005154:	d001      	beq.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x9f6>
  {
    pllsaiused = 1;
 8005156:	2301      	movs	r3, #1
 8005158:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005162:	2b00      	cmp	r3, #0
 8005164:	d022      	beq.n	80051ac <HAL_RCCEx_PeriphCLKConfig+0xa48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800516a:	2b00      	cmp	r3, #0
 800516c:	d013      	beq.n	8005196 <HAL_RCCEx_PeriphCLKConfig+0xa32>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005172:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005176:	d00e      	beq.n	8005196 <HAL_RCCEx_PeriphCLKConfig+0xa32>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800517c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005180:	d009      	beq.n	8005196 <HAL_RCCEx_PeriphCLKConfig+0xa32>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005186:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800518a:	d004      	beq.n	8005196 <HAL_RCCEx_PeriphCLKConfig+0xa32>
 800518c:	f240 1195 	movw	r1, #405	@ 0x195
 8005190:	4813      	ldr	r0, [pc, #76]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 8005192:	f7fd f9cd 	bl	8002530 <assert_failed>

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005196:	4b13      	ldr	r3, [pc, #76]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8005198:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800519c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051a4:	490f      	ldr	r1, [pc, #60]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80051a6:	4313      	orrs	r3, r2
 80051a8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d020      	beq.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0xa96>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80051be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80051c2:	d009      	beq.n	80051d8 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d004      	beq.n	80051d8 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 80051ce:	f240 119f 	movw	r1, #415	@ 0x19f
 80051d2:	4803      	ldr	r0, [pc, #12]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 80051d4:	f7fd f9ac 	bl	8002530 <assert_failed>

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80051d8:	4b02      	ldr	r3, [pc, #8]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80051da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051de:	e003      	b.n	80051e8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
 80051e0:	08010848 	.word	0x08010848
 80051e4:	40023800 	.word	0x40023800
 80051e8:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80051f2:	4910      	ldr	r1, [pc, #64]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0xad0>)
 80051f4:	4313      	orrs	r3, r2
 80051f6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80051fa:	69fb      	ldr	r3, [r7, #28]
 80051fc:	2b01      	cmp	r3, #1
 80051fe:	d006      	beq.n	800520e <HAL_RCCEx_PeriphCLKConfig+0xaaa>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005208:	2b00      	cmp	r3, #0
 800520a:	f000 8155 	beq.w	80054b8 <HAL_RCCEx_PeriphCLKConfig+0xd54>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800520e:	4b09      	ldr	r3, [pc, #36]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0xad0>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	4a08      	ldr	r2, [pc, #32]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0xad0>)
 8005214:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005218:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800521a:	f7fd fe0f 	bl	8002e3c <HAL_GetTick>
 800521e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005220:	e00a      	b.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0xad4>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005222:	f7fd fe0b 	bl	8002e3c <HAL_GetTick>
 8005226:	4602      	mov	r2, r0
 8005228:	697b      	ldr	r3, [r7, #20]
 800522a:	1ad3      	subs	r3, r2, r3
 800522c:	2b64      	cmp	r3, #100	@ 0x64
 800522e:	d903      	bls.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0xad4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005230:	2303      	movs	r3, #3
 8005232:	e273      	b.n	800571c <HAL_RCCEx_PeriphCLKConfig+0xfb8>
 8005234:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005238:	4b9a      	ldr	r3, [pc, #616]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005240:	2b00      	cmp	r3, #0
 8005242:	d1ee      	bne.n	8005222 <HAL_RCCEx_PeriphCLKConfig+0xabe>
      }
    }

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	2b31      	cmp	r3, #49	@ 0x31
 800524a:	d904      	bls.n	8005256 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	685b      	ldr	r3, [r3, #4]
 8005250:	f5b3 7fd8 	cmp.w	r3, #432	@ 0x1b0
 8005254:	d904      	bls.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0xafc>
 8005256:	f44f 71ed 	mov.w	r1, #474	@ 0x1da
 800525a:	4893      	ldr	r0, [pc, #588]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 800525c:	f7fd f968 	bl	8002530 <assert_failed>

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f003 0301 	and.w	r3, r3, #1
 8005268:	2b00      	cmp	r3, #0
 800526a:	d02e      	beq.n	80052ca <HAL_RCCEx_PeriphCLKConfig+0xb66>
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005270:	2b00      	cmp	r3, #0
 8005272:	d12a      	bne.n	80052ca <HAL_RCCEx_PeriphCLKConfig+0xb66>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	689b      	ldr	r3, [r3, #8]
 8005278:	2b01      	cmp	r3, #1
 800527a:	d903      	bls.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0xb20>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	689b      	ldr	r3, [r3, #8]
 8005280:	2b07      	cmp	r3, #7
 8005282:	d904      	bls.n	800528e <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 8005284:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8005288:	4887      	ldr	r0, [pc, #540]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 800528a:	f7fd f951 	bl	8002530 <assert_failed>

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800528e:	4b85      	ldr	r3, [pc, #532]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8005290:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005294:	0c1b      	lsrs	r3, r3, #16
 8005296:	f003 0303 	and.w	r3, r3, #3
 800529a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800529c:	4b81      	ldr	r3, [pc, #516]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 800529e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052a2:	0e1b      	lsrs	r3, r3, #24
 80052a4:	f003 030f 	and.w	r3, r3, #15
 80052a8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	685b      	ldr	r3, [r3, #4]
 80052ae:	019a      	lsls	r2, r3, #6
 80052b0:	693b      	ldr	r3, [r7, #16]
 80052b2:	041b      	lsls	r3, r3, #16
 80052b4:	431a      	orrs	r2, r3
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	061b      	lsls	r3, r3, #24
 80052ba:	431a      	orrs	r2, r3
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	689b      	ldr	r3, [r3, #8]
 80052c0:	071b      	lsls	r3, r3, #28
 80052c2:	4978      	ldr	r1, [pc, #480]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 80052c4:	4313      	orrs	r3, r2
 80052c6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d004      	beq.n	80052e0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052da:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80052de:	d00a      	beq.n	80052f6 <HAL_RCCEx_PeriphCLKConfig+0xb92>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d048      	beq.n	800537e <HAL_RCCEx_PeriphCLKConfig+0xc1a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052f0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80052f4:	d143      	bne.n	800537e <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {
      /* Check for PLLI2S Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	68db      	ldr	r3, [r3, #12]
 80052fa:	2b01      	cmp	r3, #1
 80052fc:	d903      	bls.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0xba2>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	68db      	ldr	r3, [r3, #12]
 8005302:	2b0f      	cmp	r3, #15
 8005304:	d904      	bls.n	8005310 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8005306:	f44f 71f8 	mov.w	r1, #496	@ 0x1f0
 800530a:	4867      	ldr	r0, [pc, #412]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 800530c:	f7fd f910 	bl	8002530 <assert_failed>
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005314:	2b00      	cmp	r3, #0
 8005316:	d003      	beq.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0xbbc>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800531c:	2b20      	cmp	r3, #32
 800531e:	d904      	bls.n	800532a <HAL_RCCEx_PeriphCLKConfig+0xbc6>
 8005320:	f44f 71f9 	mov.w	r1, #498	@ 0x1f2
 8005324:	4860      	ldr	r0, [pc, #384]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 8005326:	f7fd f903 	bl	8002530 <assert_failed>

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800532a:	4b5e      	ldr	r3, [pc, #376]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 800532c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005330:	0c1b      	lsrs	r3, r3, #16
 8005332:	f003 0303 	and.w	r3, r3, #3
 8005336:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005338:	4b5a      	ldr	r3, [pc, #360]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 800533a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800533e:	0f1b      	lsrs	r3, r3, #28
 8005340:	f003 0307 	and.w	r3, r3, #7
 8005344:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	019a      	lsls	r2, r3, #6
 800534c:	693b      	ldr	r3, [r7, #16]
 800534e:	041b      	lsls	r3, r3, #16
 8005350:	431a      	orrs	r2, r3
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	68db      	ldr	r3, [r3, #12]
 8005356:	061b      	lsls	r3, r3, #24
 8005358:	431a      	orrs	r2, r3
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	071b      	lsls	r3, r3, #28
 800535e:	4951      	ldr	r1, [pc, #324]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8005360:	4313      	orrs	r3, r2
 8005362:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005366:	4b4f      	ldr	r3, [pc, #316]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8005368:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800536c:	f023 021f 	bic.w	r2, r3, #31
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005374:	3b01      	subs	r3, #1
 8005376:	494b      	ldr	r1, [pc, #300]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8005378:	4313      	orrs	r3, r2
 800537a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005386:	2b00      	cmp	r3, #0
 8005388:	d032      	beq.n	80053f0 <HAL_RCCEx_PeriphCLKConfig+0xc8c>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	691b      	ldr	r3, [r3, #16]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d010      	beq.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0xc50>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	691b      	ldr	r3, [r3, #16]
 8005396:	2b01      	cmp	r3, #1
 8005398:	d00c      	beq.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0xc50>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	691b      	ldr	r3, [r3, #16]
 800539e:	2b02      	cmp	r3, #2
 80053a0:	d008      	beq.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0xc50>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	691b      	ldr	r3, [r3, #16]
 80053a6:	2b03      	cmp	r3, #3
 80053a8:	d004      	beq.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0xc50>
 80053aa:	f240 2105 	movw	r1, #517	@ 0x205
 80053ae:	483e      	ldr	r0, [pc, #248]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 80053b0:	f7fd f8be 	bl	8002530 <assert_failed>

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80053b4:	4b3b      	ldr	r3, [pc, #236]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 80053b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80053ba:	0e1b      	lsrs	r3, r3, #24
 80053bc:	f003 030f 	and.w	r3, r3, #15
 80053c0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80053c2:	4b38      	ldr	r3, [pc, #224]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 80053c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80053c8:	0f1b      	lsrs	r3, r3, #28
 80053ca:	f003 0307 	and.w	r3, r3, #7
 80053ce:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	685b      	ldr	r3, [r3, #4]
 80053d4:	019a      	lsls	r2, r3, #6
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	691b      	ldr	r3, [r3, #16]
 80053da:	041b      	lsls	r3, r3, #16
 80053dc:	431a      	orrs	r2, r3
 80053de:	693b      	ldr	r3, [r7, #16]
 80053e0:	061b      	lsls	r3, r3, #24
 80053e2:	431a      	orrs	r2, r3
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	071b      	lsls	r3, r3, #28
 80053e8:	492e      	ldr	r1, [pc, #184]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 80053ea:	4313      	orrs	r3, r2
 80053ec:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d040      	beq.n	800547e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	691b      	ldr	r3, [r3, #16]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d010      	beq.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	691b      	ldr	r3, [r3, #16]
 8005408:	2b01      	cmp	r3, #1
 800540a:	d00c      	beq.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	691b      	ldr	r3, [r3, #16]
 8005410:	2b02      	cmp	r3, #2
 8005412:	d008      	beq.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	691b      	ldr	r3, [r3, #16]
 8005418:	2b03      	cmp	r3, #3
 800541a:	d004      	beq.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 800541c:	f44f 7105 	mov.w	r1, #532	@ 0x214
 8005420:	4821      	ldr	r0, [pc, #132]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 8005422:	f7fd f885 	bl	8002530 <assert_failed>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	689b      	ldr	r3, [r3, #8]
 800542a:	2b01      	cmp	r3, #1
 800542c:	d903      	bls.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0xcd2>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	689b      	ldr	r3, [r3, #8]
 8005432:	2b07      	cmp	r3, #7
 8005434:	d904      	bls.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 8005436:	f240 2115 	movw	r1, #533	@ 0x215
 800543a:	481b      	ldr	r0, [pc, #108]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 800543c:	f7fd f878 	bl	8002530 <assert_failed>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	68db      	ldr	r3, [r3, #12]
 8005444:	2b01      	cmp	r3, #1
 8005446:	d903      	bls.n	8005450 <HAL_RCCEx_PeriphCLKConfig+0xcec>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	68db      	ldr	r3, [r3, #12]
 800544c:	2b0f      	cmp	r3, #15
 800544e:	d904      	bls.n	800545a <HAL_RCCEx_PeriphCLKConfig+0xcf6>
 8005450:	f240 2116 	movw	r1, #534	@ 0x216
 8005454:	4814      	ldr	r0, [pc, #80]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 8005456:	f7fd f86b 	bl	8002530 <assert_failed>

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	685b      	ldr	r3, [r3, #4]
 800545e:	019a      	lsls	r2, r3, #6
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	691b      	ldr	r3, [r3, #16]
 8005464:	041b      	lsls	r3, r3, #16
 8005466:	431a      	orrs	r2, r3
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	68db      	ldr	r3, [r3, #12]
 800546c:	061b      	lsls	r3, r3, #24
 800546e:	431a      	orrs	r2, r3
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	689b      	ldr	r3, [r3, #8]
 8005474:	071b      	lsls	r3, r3, #28
 8005476:	490b      	ldr	r1, [pc, #44]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8005478:	4313      	orrs	r3, r2
 800547a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800547e:	4b09      	ldr	r3, [pc, #36]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	4a08      	ldr	r2, [pc, #32]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8005484:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005488:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800548a:	f7fd fcd7 	bl	8002e3c <HAL_GetTick>
 800548e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005490:	e00c      	b.n	80054ac <HAL_RCCEx_PeriphCLKConfig+0xd48>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005492:	f7fd fcd3 	bl	8002e3c <HAL_GetTick>
 8005496:	4602      	mov	r2, r0
 8005498:	697b      	ldr	r3, [r7, #20]
 800549a:	1ad3      	subs	r3, r2, r3
 800549c:	2b64      	cmp	r3, #100	@ 0x64
 800549e:	d905      	bls.n	80054ac <HAL_RCCEx_PeriphCLKConfig+0xd48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80054a0:	2303      	movs	r3, #3
 80054a2:	e13b      	b.n	800571c <HAL_RCCEx_PeriphCLKConfig+0xfb8>
 80054a4:	40023800 	.word	0x40023800
 80054a8:	08010848 	.word	0x08010848
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80054ac:	4b9d      	ldr	r3, [pc, #628]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d0ec      	beq.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0xd2e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80054b8:	69bb      	ldr	r3, [r7, #24]
 80054ba:	2b01      	cmp	r3, #1
 80054bc:	f040 812d 	bne.w	800571a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80054c0:	4b98      	ldr	r3, [pc, #608]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	4a97      	ldr	r2, [pc, #604]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 80054c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80054ca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054cc:	f7fd fcb6 	bl	8002e3c <HAL_GetTick>
 80054d0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80054d2:	e008      	b.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0xd82>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80054d4:	f7fd fcb2 	bl	8002e3c <HAL_GetTick>
 80054d8:	4602      	mov	r2, r0
 80054da:	697b      	ldr	r3, [r7, #20]
 80054dc:	1ad3      	subs	r3, r2, r3
 80054de:	2b64      	cmp	r3, #100	@ 0x64
 80054e0:	d901      	bls.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0xd82>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80054e2:	2303      	movs	r3, #3
 80054e4:	e11a      	b.n	800571c <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80054e6:	4b8f      	ldr	r3, [pc, #572]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80054ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80054f2:	d0ef      	beq.n	80054d4 <HAL_RCCEx_PeriphCLKConfig+0xd70>
      }
    }

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	695b      	ldr	r3, [r3, #20]
 80054f8:	2b31      	cmp	r3, #49	@ 0x31
 80054fa:	d904      	bls.n	8005506 <HAL_RCCEx_PeriphCLKConfig+0xda2>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	695b      	ldr	r3, [r3, #20]
 8005500:	f5b3 7fd8 	cmp.w	r3, #432	@ 0x1b0
 8005504:	d904      	bls.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0xdac>
 8005506:	f44f 7111 	mov.w	r1, #580	@ 0x244
 800550a:	4887      	ldr	r0, [pc, #540]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 800550c:	f7fd f810 	bl	8002530 <assert_failed>

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005518:	2b00      	cmp	r3, #0
 800551a:	d003      	beq.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005520:	2b00      	cmp	r3, #0
 8005522:	d009      	beq.n	8005538 <HAL_RCCEx_PeriphCLKConfig+0xdd4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800552c:	2b00      	cmp	r3, #0
 800552e:	d048      	beq.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0xe5e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005534:	2b00      	cmp	r3, #0
 8005536:	d144      	bne.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0xe5e>
    {
      /* check for PLLSAIQ Parameter */
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	699b      	ldr	r3, [r3, #24]
 800553c:	2b01      	cmp	r3, #1
 800553e:	d903      	bls.n	8005548 <HAL_RCCEx_PeriphCLKConfig+0xde4>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	699b      	ldr	r3, [r3, #24]
 8005544:	2b0f      	cmp	r3, #15
 8005546:	d904      	bls.n	8005552 <HAL_RCCEx_PeriphCLKConfig+0xdee>
 8005548:	f240 214b 	movw	r1, #587	@ 0x24b
 800554c:	4876      	ldr	r0, [pc, #472]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 800554e:	f7fc ffef 	bl	8002530 <assert_failed>
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005556:	2b00      	cmp	r3, #0
 8005558:	d003      	beq.n	8005562 <HAL_RCCEx_PeriphCLKConfig+0xdfe>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800555e:	2b20      	cmp	r3, #32
 8005560:	d904      	bls.n	800556c <HAL_RCCEx_PeriphCLKConfig+0xe08>
 8005562:	f240 214d 	movw	r1, #589	@ 0x24d
 8005566:	4870      	ldr	r0, [pc, #448]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 8005568:	f7fc ffe2 	bl	8002530 <assert_failed>

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800556c:	4b6d      	ldr	r3, [pc, #436]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 800556e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005572:	0c1b      	lsrs	r3, r3, #16
 8005574:	f003 0303 	and.w	r3, r3, #3
 8005578:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800557a:	4b6a      	ldr	r3, [pc, #424]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 800557c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005580:	0f1b      	lsrs	r3, r3, #28
 8005582:	f003 0307 	and.w	r3, r3, #7
 8005586:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	695b      	ldr	r3, [r3, #20]
 800558c:	019a      	lsls	r2, r3, #6
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	041b      	lsls	r3, r3, #16
 8005592:	431a      	orrs	r2, r3
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	699b      	ldr	r3, [r3, #24]
 8005598:	061b      	lsls	r3, r3, #24
 800559a:	431a      	orrs	r2, r3
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	071b      	lsls	r3, r3, #28
 80055a0:	4960      	ldr	r1, [pc, #384]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 80055a2:	4313      	orrs	r3, r2
 80055a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80055a8:	4b5e      	ldr	r3, [pc, #376]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 80055aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80055ae:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055b6:	3b01      	subs	r3, #1
 80055b8:	021b      	lsls	r3, r3, #8
 80055ba:	495a      	ldr	r1, [pc, #360]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 80055bc:	4313      	orrs	r3, r2
 80055be:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d037      	beq.n	800563e <HAL_RCCEx_PeriphCLKConfig+0xeda>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80055d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80055d6:	d132      	bne.n	800563e <HAL_RCCEx_PeriphCLKConfig+0xeda>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6a1b      	ldr	r3, [r3, #32]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d010      	beq.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6a1b      	ldr	r3, [r3, #32]
 80055e4:	2b01      	cmp	r3, #1
 80055e6:	d00c      	beq.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6a1b      	ldr	r3, [r3, #32]
 80055ec:	2b02      	cmp	r3, #2
 80055ee:	d008      	beq.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6a1b      	ldr	r3, [r3, #32]
 80055f4:	2b03      	cmp	r3, #3
 80055f6:	d004      	beq.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 80055f8:	f44f 7118 	mov.w	r1, #608	@ 0x260
 80055fc:	484a      	ldr	r0, [pc, #296]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 80055fe:	f7fc ff97 	bl	8002530 <assert_failed>
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005602:	4b48      	ldr	r3, [pc, #288]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8005604:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005608:	0e1b      	lsrs	r3, r3, #24
 800560a:	f003 030f 	and.w	r3, r3, #15
 800560e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005610:	4b44      	ldr	r3, [pc, #272]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8005612:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005616:	0f1b      	lsrs	r3, r3, #28
 8005618:	f003 0307 	and.w	r3, r3, #7
 800561c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	695b      	ldr	r3, [r3, #20]
 8005622:	019a      	lsls	r2, r3, #6
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6a1b      	ldr	r3, [r3, #32]
 8005628:	041b      	lsls	r3, r3, #16
 800562a:	431a      	orrs	r2, r3
 800562c:	693b      	ldr	r3, [r7, #16]
 800562e:	061b      	lsls	r3, r3, #24
 8005630:	431a      	orrs	r2, r3
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	071b      	lsls	r3, r3, #28
 8005636:	493b      	ldr	r1, [pc, #236]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8005638:	4313      	orrs	r3, r2
 800563a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f003 0308 	and.w	r3, r3, #8
 8005646:	2b00      	cmp	r3, #0
 8005648:	d04d      	beq.n	80056e6 <HAL_RCCEx_PeriphCLKConfig+0xf82>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	69db      	ldr	r3, [r3, #28]
 800564e:	2b01      	cmp	r3, #1
 8005650:	d903      	bls.n	800565a <HAL_RCCEx_PeriphCLKConfig+0xef6>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	69db      	ldr	r3, [r3, #28]
 8005656:	2b07      	cmp	r3, #7
 8005658:	d904      	bls.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0xf00>
 800565a:	f240 216f 	movw	r1, #623	@ 0x26f
 800565e:	4832      	ldr	r0, [pc, #200]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 8005660:	f7fc ff66 	bl	8002530 <assert_failed>
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005668:	2b00      	cmp	r3, #0
 800566a:	d013      	beq.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0xf30>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005670:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005674:	d00e      	beq.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0xf30>
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800567a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800567e:	d009      	beq.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0xf30>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005684:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005688:	d004      	beq.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0xf30>
 800568a:	f44f 711c 	mov.w	r1, #624	@ 0x270
 800568e:	4826      	ldr	r0, [pc, #152]	@ (8005728 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 8005690:	f7fc ff4e 	bl	8002530 <assert_failed>

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005694:	4b23      	ldr	r3, [pc, #140]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8005696:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800569a:	0e1b      	lsrs	r3, r3, #24
 800569c:	f003 030f 	and.w	r3, r3, #15
 80056a0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80056a2:	4b20      	ldr	r3, [pc, #128]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 80056a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056a8:	0c1b      	lsrs	r3, r3, #16
 80056aa:	f003 0303 	and.w	r3, r3, #3
 80056ae:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	695b      	ldr	r3, [r3, #20]
 80056b4:	019a      	lsls	r2, r3, #6
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	041b      	lsls	r3, r3, #16
 80056ba:	431a      	orrs	r2, r3
 80056bc:	693b      	ldr	r3, [r7, #16]
 80056be:	061b      	lsls	r3, r3, #24
 80056c0:	431a      	orrs	r2, r3
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	69db      	ldr	r3, [r3, #28]
 80056c6:	071b      	lsls	r3, r3, #28
 80056c8:	4916      	ldr	r1, [pc, #88]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 80056ca:	4313      	orrs	r3, r2
 80056cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80056d0:	4b14      	ldr	r3, [pc, #80]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 80056d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80056d6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056de:	4911      	ldr	r1, [pc, #68]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 80056e0:	4313      	orrs	r3, r2
 80056e2:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80056e6:	4b0f      	ldr	r3, [pc, #60]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	4a0e      	ldr	r2, [pc, #56]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 80056ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80056f0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80056f2:	f7fd fba3 	bl	8002e3c <HAL_GetTick>
 80056f6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80056f8:	e008      	b.n	800570c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80056fa:	f7fd fb9f 	bl	8002e3c <HAL_GetTick>
 80056fe:	4602      	mov	r2, r0
 8005700:	697b      	ldr	r3, [r7, #20]
 8005702:	1ad3      	subs	r3, r2, r3
 8005704:	2b64      	cmp	r3, #100	@ 0x64
 8005706:	d901      	bls.n	800570c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005708:	2303      	movs	r3, #3
 800570a:	e007      	b.n	800571c <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800570c:	4b05      	ldr	r3, [pc, #20]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005714:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005718:	d1ef      	bne.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0xf96>
      }
    }
  }
  return HAL_OK;
 800571a:	2300      	movs	r3, #0
}
 800571c:	4618      	mov	r0, r3
 800571e:	3720      	adds	r7, #32
 8005720:	46bd      	mov	sp, r7
 8005722:	bd80      	pop	{r7, pc}
 8005724:	40023800 	.word	0x40023800
 8005728:	08010848 	.word	0x08010848

0800572c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b084      	sub	sp, #16
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d101      	bne.n	800573e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800573a:	2301      	movs	r3, #1
 800573c:	e1fb      	b.n	8005b36 <HAL_SPI_Init+0x40a>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	4a83      	ldr	r2, [pc, #524]	@ (8005950 <HAL_SPI_Init+0x224>)
 8005744:	4293      	cmp	r3, r2
 8005746:	d01d      	beq.n	8005784 <HAL_SPI_Init+0x58>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	4a81      	ldr	r2, [pc, #516]	@ (8005954 <HAL_SPI_Init+0x228>)
 800574e:	4293      	cmp	r3, r2
 8005750:	d018      	beq.n	8005784 <HAL_SPI_Init+0x58>
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	4a80      	ldr	r2, [pc, #512]	@ (8005958 <HAL_SPI_Init+0x22c>)
 8005758:	4293      	cmp	r3, r2
 800575a:	d013      	beq.n	8005784 <HAL_SPI_Init+0x58>
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	4a7e      	ldr	r2, [pc, #504]	@ (800595c <HAL_SPI_Init+0x230>)
 8005762:	4293      	cmp	r3, r2
 8005764:	d00e      	beq.n	8005784 <HAL_SPI_Init+0x58>
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	4a7d      	ldr	r2, [pc, #500]	@ (8005960 <HAL_SPI_Init+0x234>)
 800576c:	4293      	cmp	r3, r2
 800576e:	d009      	beq.n	8005784 <HAL_SPI_Init+0x58>
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4a7b      	ldr	r2, [pc, #492]	@ (8005964 <HAL_SPI_Init+0x238>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d004      	beq.n	8005784 <HAL_SPI_Init+0x58>
 800577a:	f44f 71a3 	mov.w	r1, #326	@ 0x146
 800577e:	487a      	ldr	r0, [pc, #488]	@ (8005968 <HAL_SPI_Init+0x23c>)
 8005780:	f7fc fed6 	bl	8002530 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	685b      	ldr	r3, [r3, #4]
 8005788:	2b00      	cmp	r3, #0
 800578a:	d009      	beq.n	80057a0 <HAL_SPI_Init+0x74>
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005794:	d004      	beq.n	80057a0 <HAL_SPI_Init+0x74>
 8005796:	f240 1147 	movw	r1, #327	@ 0x147
 800579a:	4873      	ldr	r0, [pc, #460]	@ (8005968 <HAL_SPI_Init+0x23c>)
 800579c:	f7fc fec8 	bl	8002530 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	689b      	ldr	r3, [r3, #8]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d00e      	beq.n	80057c6 <HAL_SPI_Init+0x9a>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	689b      	ldr	r3, [r3, #8]
 80057ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80057b0:	d009      	beq.n	80057c6 <HAL_SPI_Init+0x9a>
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	689b      	ldr	r3, [r3, #8]
 80057b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057ba:	d004      	beq.n	80057c6 <HAL_SPI_Init+0x9a>
 80057bc:	f44f 71a4 	mov.w	r1, #328	@ 0x148
 80057c0:	4869      	ldr	r0, [pc, #420]	@ (8005968 <HAL_SPI_Init+0x23c>)
 80057c2:	f7fc feb5 	bl	8002530 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	68db      	ldr	r3, [r3, #12]
 80057ca:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80057ce:	d040      	beq.n	8005852 <HAL_SPI_Init+0x126>
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	68db      	ldr	r3, [r3, #12]
 80057d4:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 80057d8:	d03b      	beq.n	8005852 <HAL_SPI_Init+0x126>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	68db      	ldr	r3, [r3, #12]
 80057de:	f5b3 6f50 	cmp.w	r3, #3328	@ 0xd00
 80057e2:	d036      	beq.n	8005852 <HAL_SPI_Init+0x126>
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	68db      	ldr	r3, [r3, #12]
 80057e8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80057ec:	d031      	beq.n	8005852 <HAL_SPI_Init+0x126>
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	68db      	ldr	r3, [r3, #12]
 80057f2:	f5b3 6f30 	cmp.w	r3, #2816	@ 0xb00
 80057f6:	d02c      	beq.n	8005852 <HAL_SPI_Init+0x126>
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	68db      	ldr	r3, [r3, #12]
 80057fc:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8005800:	d027      	beq.n	8005852 <HAL_SPI_Init+0x126>
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	68db      	ldr	r3, [r3, #12]
 8005806:	f5b3 6f10 	cmp.w	r3, #2304	@ 0x900
 800580a:	d022      	beq.n	8005852 <HAL_SPI_Init+0x126>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	68db      	ldr	r3, [r3, #12]
 8005810:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005814:	d01d      	beq.n	8005852 <HAL_SPI_Init+0x126>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	68db      	ldr	r3, [r3, #12]
 800581a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800581e:	d018      	beq.n	8005852 <HAL_SPI_Init+0x126>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	68db      	ldr	r3, [r3, #12]
 8005824:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005828:	d013      	beq.n	8005852 <HAL_SPI_Init+0x126>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	68db      	ldr	r3, [r3, #12]
 800582e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8005832:	d00e      	beq.n	8005852 <HAL_SPI_Init+0x126>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	68db      	ldr	r3, [r3, #12]
 8005838:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800583c:	d009      	beq.n	8005852 <HAL_SPI_Init+0x126>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	68db      	ldr	r3, [r3, #12]
 8005842:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005846:	d004      	beq.n	8005852 <HAL_SPI_Init+0x126>
 8005848:	f240 1149 	movw	r1, #329	@ 0x149
 800584c:	4846      	ldr	r0, [pc, #280]	@ (8005968 <HAL_SPI_Init+0x23c>)
 800584e:	f7fc fe6f 	bl	8002530 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	699b      	ldr	r3, [r3, #24]
 8005856:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800585a:	d00d      	beq.n	8005878 <HAL_SPI_Init+0x14c>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	699b      	ldr	r3, [r3, #24]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d009      	beq.n	8005878 <HAL_SPI_Init+0x14c>
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	699b      	ldr	r3, [r3, #24]
 8005868:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800586c:	d004      	beq.n	8005878 <HAL_SPI_Init+0x14c>
 800586e:	f44f 71a5 	mov.w	r1, #330	@ 0x14a
 8005872:	483d      	ldr	r0, [pc, #244]	@ (8005968 <HAL_SPI_Init+0x23c>)
 8005874:	f7fc fe5c 	bl	8002530 <assert_failed>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800587c:	2b08      	cmp	r3, #8
 800587e:	d008      	beq.n	8005892 <HAL_SPI_Init+0x166>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005884:	2b00      	cmp	r3, #0
 8005886:	d004      	beq.n	8005892 <HAL_SPI_Init+0x166>
 8005888:	f240 114b 	movw	r1, #331	@ 0x14b
 800588c:	4836      	ldr	r0, [pc, #216]	@ (8005968 <HAL_SPI_Init+0x23c>)
 800588e:	f7fc fe4f 	bl	8002530 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	69db      	ldr	r3, [r3, #28]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d020      	beq.n	80058dc <HAL_SPI_Init+0x1b0>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	69db      	ldr	r3, [r3, #28]
 800589e:	2b08      	cmp	r3, #8
 80058a0:	d01c      	beq.n	80058dc <HAL_SPI_Init+0x1b0>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	69db      	ldr	r3, [r3, #28]
 80058a6:	2b10      	cmp	r3, #16
 80058a8:	d018      	beq.n	80058dc <HAL_SPI_Init+0x1b0>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	69db      	ldr	r3, [r3, #28]
 80058ae:	2b18      	cmp	r3, #24
 80058b0:	d014      	beq.n	80058dc <HAL_SPI_Init+0x1b0>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	69db      	ldr	r3, [r3, #28]
 80058b6:	2b20      	cmp	r3, #32
 80058b8:	d010      	beq.n	80058dc <HAL_SPI_Init+0x1b0>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	69db      	ldr	r3, [r3, #28]
 80058be:	2b28      	cmp	r3, #40	@ 0x28
 80058c0:	d00c      	beq.n	80058dc <HAL_SPI_Init+0x1b0>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	69db      	ldr	r3, [r3, #28]
 80058c6:	2b30      	cmp	r3, #48	@ 0x30
 80058c8:	d008      	beq.n	80058dc <HAL_SPI_Init+0x1b0>
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	69db      	ldr	r3, [r3, #28]
 80058ce:	2b38      	cmp	r3, #56	@ 0x38
 80058d0:	d004      	beq.n	80058dc <HAL_SPI_Init+0x1b0>
 80058d2:	f44f 71a6 	mov.w	r1, #332	@ 0x14c
 80058d6:	4824      	ldr	r0, [pc, #144]	@ (8005968 <HAL_SPI_Init+0x23c>)
 80058d8:	f7fc fe2a 	bl	8002530 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6a1b      	ldr	r3, [r3, #32]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d008      	beq.n	80058f6 <HAL_SPI_Init+0x1ca>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6a1b      	ldr	r3, [r3, #32]
 80058e8:	2b80      	cmp	r3, #128	@ 0x80
 80058ea:	d004      	beq.n	80058f6 <HAL_SPI_Init+0x1ca>
 80058ec:	f240 114d 	movw	r1, #333	@ 0x14d
 80058f0:	481d      	ldr	r0, [pc, #116]	@ (8005968 <HAL_SPI_Init+0x23c>)
 80058f2:	f7fc fe1d 	bl	8002530 <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d008      	beq.n	8005910 <HAL_SPI_Init+0x1e4>
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005902:	2b10      	cmp	r3, #16
 8005904:	d004      	beq.n	8005910 <HAL_SPI_Init+0x1e4>
 8005906:	f44f 71a7 	mov.w	r1, #334	@ 0x14e
 800590a:	4817      	ldr	r0, [pc, #92]	@ (8005968 <HAL_SPI_Init+0x23c>)
 800590c:	f7fc fe10 	bl	8002530 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005914:	2b00      	cmp	r3, #0
 8005916:	d158      	bne.n	80059ca <HAL_SPI_Init+0x29e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	691b      	ldr	r3, [r3, #16]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d008      	beq.n	8005932 <HAL_SPI_Init+0x206>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	691b      	ldr	r3, [r3, #16]
 8005924:	2b02      	cmp	r3, #2
 8005926:	d004      	beq.n	8005932 <HAL_SPI_Init+0x206>
 8005928:	f240 1151 	movw	r1, #337	@ 0x151
 800592c:	480e      	ldr	r0, [pc, #56]	@ (8005968 <HAL_SPI_Init+0x23c>)
 800592e:	f7fc fdff 	bl	8002530 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	695b      	ldr	r3, [r3, #20]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d018      	beq.n	800596c <HAL_SPI_Init+0x240>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	695b      	ldr	r3, [r3, #20]
 800593e:	2b01      	cmp	r3, #1
 8005940:	d014      	beq.n	800596c <HAL_SPI_Init+0x240>
 8005942:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 8005946:	4808      	ldr	r0, [pc, #32]	@ (8005968 <HAL_SPI_Init+0x23c>)
 8005948:	f7fc fdf2 	bl	8002530 <assert_failed>
 800594c:	e00e      	b.n	800596c <HAL_SPI_Init+0x240>
 800594e:	bf00      	nop
 8005950:	40013000 	.word	0x40013000
 8005954:	40003800 	.word	0x40003800
 8005958:	40003c00 	.word	0x40003c00
 800595c:	40013400 	.word	0x40013400
 8005960:	40015000 	.word	0x40015000
 8005964:	40015400 	.word	0x40015400
 8005968:	08010884 	.word	0x08010884

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	685b      	ldr	r3, [r3, #4]
 8005970:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005974:	d125      	bne.n	80059c2 <HAL_SPI_Init+0x296>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	69db      	ldr	r3, [r3, #28]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d050      	beq.n	8005a20 <HAL_SPI_Init+0x2f4>
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	69db      	ldr	r3, [r3, #28]
 8005982:	2b08      	cmp	r3, #8
 8005984:	d04c      	beq.n	8005a20 <HAL_SPI_Init+0x2f4>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	69db      	ldr	r3, [r3, #28]
 800598a:	2b10      	cmp	r3, #16
 800598c:	d048      	beq.n	8005a20 <HAL_SPI_Init+0x2f4>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	69db      	ldr	r3, [r3, #28]
 8005992:	2b18      	cmp	r3, #24
 8005994:	d044      	beq.n	8005a20 <HAL_SPI_Init+0x2f4>
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	69db      	ldr	r3, [r3, #28]
 800599a:	2b20      	cmp	r3, #32
 800599c:	d040      	beq.n	8005a20 <HAL_SPI_Init+0x2f4>
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	69db      	ldr	r3, [r3, #28]
 80059a2:	2b28      	cmp	r3, #40	@ 0x28
 80059a4:	d03c      	beq.n	8005a20 <HAL_SPI_Init+0x2f4>
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	69db      	ldr	r3, [r3, #28]
 80059aa:	2b30      	cmp	r3, #48	@ 0x30
 80059ac:	d038      	beq.n	8005a20 <HAL_SPI_Init+0x2f4>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	69db      	ldr	r3, [r3, #28]
 80059b2:	2b38      	cmp	r3, #56	@ 0x38
 80059b4:	d034      	beq.n	8005a20 <HAL_SPI_Init+0x2f4>
 80059b6:	f44f 71ab 	mov.w	r1, #342	@ 0x156
 80059ba:	4861      	ldr	r0, [pc, #388]	@ (8005b40 <HAL_SPI_Init+0x414>)
 80059bc:	f7fc fdb8 	bl	8002530 <assert_failed>
 80059c0:	e02e      	b.n	8005a20 <HAL_SPI_Init+0x2f4>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2200      	movs	r2, #0
 80059c6:	61da      	str	r2, [r3, #28]
 80059c8:	e02a      	b.n	8005a20 <HAL_SPI_Init+0x2f4>
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	69db      	ldr	r3, [r3, #28]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d020      	beq.n	8005a14 <HAL_SPI_Init+0x2e8>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	69db      	ldr	r3, [r3, #28]
 80059d6:	2b08      	cmp	r3, #8
 80059d8:	d01c      	beq.n	8005a14 <HAL_SPI_Init+0x2e8>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	69db      	ldr	r3, [r3, #28]
 80059de:	2b10      	cmp	r3, #16
 80059e0:	d018      	beq.n	8005a14 <HAL_SPI_Init+0x2e8>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	69db      	ldr	r3, [r3, #28]
 80059e6:	2b18      	cmp	r3, #24
 80059e8:	d014      	beq.n	8005a14 <HAL_SPI_Init+0x2e8>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	69db      	ldr	r3, [r3, #28]
 80059ee:	2b20      	cmp	r3, #32
 80059f0:	d010      	beq.n	8005a14 <HAL_SPI_Init+0x2e8>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	69db      	ldr	r3, [r3, #28]
 80059f6:	2b28      	cmp	r3, #40	@ 0x28
 80059f8:	d00c      	beq.n	8005a14 <HAL_SPI_Init+0x2e8>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	69db      	ldr	r3, [r3, #28]
 80059fe:	2b30      	cmp	r3, #48	@ 0x30
 8005a00:	d008      	beq.n	8005a14 <HAL_SPI_Init+0x2e8>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	69db      	ldr	r3, [r3, #28]
 8005a06:	2b38      	cmp	r3, #56	@ 0x38
 8005a08:	d004      	beq.n	8005a14 <HAL_SPI_Init+0x2e8>
 8005a0a:	f44f 71b0 	mov.w	r1, #352	@ 0x160
 8005a0e:	484c      	ldr	r0, [pc, #304]	@ (8005b40 <HAL_SPI_Init+0x414>)
 8005a10:	f7fc fd8e 	bl	8002530 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2200      	movs	r2, #0
 8005a18:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2200      	movs	r2, #0
 8005a24:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005a2c:	b2db      	uxtb	r3, r3
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d106      	bne.n	8005a40 <HAL_SPI_Init+0x314>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2200      	movs	r2, #0
 8005a36:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005a3a:	6878      	ldr	r0, [r7, #4]
 8005a3c:	f7fd f844 	bl	8002ac8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2202      	movs	r2, #2
 8005a44:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	681a      	ldr	r2, [r3, #0]
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005a56:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	68db      	ldr	r3, [r3, #12]
 8005a5c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005a60:	d902      	bls.n	8005a68 <HAL_SPI_Init+0x33c>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005a62:	2300      	movs	r3, #0
 8005a64:	60fb      	str	r3, [r7, #12]
 8005a66:	e002      	b.n	8005a6e <HAL_SPI_Init+0x342>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005a68:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005a6c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	68db      	ldr	r3, [r3, #12]
 8005a72:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005a76:	d007      	beq.n	8005a88 <HAL_SPI_Init+0x35c>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	68db      	ldr	r3, [r3, #12]
 8005a7c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005a80:	d002      	beq.n	8005a88 <HAL_SPI_Init+0x35c>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2200      	movs	r2, #0
 8005a86:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	689b      	ldr	r3, [r3, #8]
 8005a94:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005a98:	431a      	orrs	r2, r3
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	691b      	ldr	r3, [r3, #16]
 8005a9e:	f003 0302 	and.w	r3, r3, #2
 8005aa2:	431a      	orrs	r2, r3
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	695b      	ldr	r3, [r3, #20]
 8005aa8:	f003 0301 	and.w	r3, r3, #1
 8005aac:	431a      	orrs	r2, r3
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	699b      	ldr	r3, [r3, #24]
 8005ab2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ab6:	431a      	orrs	r2, r3
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	69db      	ldr	r3, [r3, #28]
 8005abc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005ac0:	431a      	orrs	r2, r3
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6a1b      	ldr	r3, [r3, #32]
 8005ac6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005aca:	ea42 0103 	orr.w	r1, r2, r3
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ad2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	430a      	orrs	r2, r1
 8005adc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	699b      	ldr	r3, [r3, #24]
 8005ae2:	0c1b      	lsrs	r3, r3, #16
 8005ae4:	f003 0204 	and.w	r2, r3, #4
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005aec:	f003 0310 	and.w	r3, r3, #16
 8005af0:	431a      	orrs	r2, r3
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005af6:	f003 0308 	and.w	r3, r3, #8
 8005afa:	431a      	orrs	r2, r3
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	68db      	ldr	r3, [r3, #12]
 8005b00:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005b04:	ea42 0103 	orr.w	r1, r2, r3
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	430a      	orrs	r2, r1
 8005b14:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	69da      	ldr	r2, [r3, #28]
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005b24:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2200      	movs	r2, #0
 8005b2a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2201      	movs	r2, #1
 8005b30:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005b34:	2300      	movs	r3, #0
}
 8005b36:	4618      	mov	r0, r3
 8005b38:	3710      	adds	r7, #16
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	bd80      	pop	{r7, pc}
 8005b3e:	bf00      	nop
 8005b40:	08010884 	.word	0x08010884

08005b44 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b08a      	sub	sp, #40	@ 0x28
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	60f8      	str	r0, [r7, #12]
 8005b4c:	60b9      	str	r1, [r7, #8]
 8005b4e:	607a      	str	r2, [r7, #4]
 8005b50:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005b52:	2301      	movs	r3, #1
 8005b54:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005b56:	2300      	movs	r3, #0
 8005b58:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	689b      	ldr	r3, [r3, #8]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d004      	beq.n	8005b6e <HAL_SPI_TransmitReceive+0x2a>
 8005b64:	f240 41fe 	movw	r1, #1278	@ 0x4fe
 8005b68:	4888      	ldr	r0, [pc, #544]	@ (8005d8c <HAL_SPI_TransmitReceive+0x248>)
 8005b6a:	f7fc fce1 	bl	8002530 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005b74:	2b01      	cmp	r3, #1
 8005b76:	d101      	bne.n	8005b7c <HAL_SPI_TransmitReceive+0x38>
 8005b78:	2302      	movs	r3, #2
 8005b7a:	e20d      	b.n	8005f98 <HAL_SPI_TransmitReceive+0x454>
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	2201      	movs	r2, #1
 8005b80:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005b84:	f7fd f95a 	bl	8002e3c <HAL_GetTick>
 8005b88:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005b90:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	685b      	ldr	r3, [r3, #4]
 8005b96:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005b98:	887b      	ldrh	r3, [r7, #2]
 8005b9a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8005b9c:	887b      	ldrh	r3, [r7, #2]
 8005b9e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005ba0:	7efb      	ldrb	r3, [r7, #27]
 8005ba2:	2b01      	cmp	r3, #1
 8005ba4:	d00e      	beq.n	8005bc4 <HAL_SPI_TransmitReceive+0x80>
 8005ba6:	697b      	ldr	r3, [r7, #20]
 8005ba8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005bac:	d106      	bne.n	8005bbc <HAL_SPI_TransmitReceive+0x78>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	689b      	ldr	r3, [r3, #8]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d102      	bne.n	8005bbc <HAL_SPI_TransmitReceive+0x78>
 8005bb6:	7efb      	ldrb	r3, [r7, #27]
 8005bb8:	2b04      	cmp	r3, #4
 8005bba:	d003      	beq.n	8005bc4 <HAL_SPI_TransmitReceive+0x80>
  {
    errorcode = HAL_BUSY;
 8005bbc:	2302      	movs	r3, #2
 8005bbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8005bc2:	e1e3      	b.n	8005f8c <HAL_SPI_TransmitReceive+0x448>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005bc4:	68bb      	ldr	r3, [r7, #8]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d005      	beq.n	8005bd6 <HAL_SPI_TransmitReceive+0x92>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d002      	beq.n	8005bd6 <HAL_SPI_TransmitReceive+0x92>
 8005bd0:	887b      	ldrh	r3, [r7, #2]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d103      	bne.n	8005bde <HAL_SPI_TransmitReceive+0x9a>
  {
    errorcode = HAL_ERROR;
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8005bdc:	e1d6      	b.n	8005f8c <HAL_SPI_TransmitReceive+0x448>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005be4:	b2db      	uxtb	r3, r3
 8005be6:	2b04      	cmp	r3, #4
 8005be8:	d003      	beq.n	8005bf2 <HAL_SPI_TransmitReceive+0xae>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	2205      	movs	r2, #5
 8005bee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	687a      	ldr	r2, [r7, #4]
 8005bfc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	887a      	ldrh	r2, [r7, #2]
 8005c02:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	887a      	ldrh	r2, [r7, #2]
 8005c0a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	68ba      	ldr	r2, [r7, #8]
 8005c12:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	887a      	ldrh	r2, [r7, #2]
 8005c18:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	887a      	ldrh	r2, [r7, #2]
 8005c1e:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	2200      	movs	r2, #0
 8005c24:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	2200      	movs	r2, #0
 8005c2a:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	68db      	ldr	r3, [r3, #12]
 8005c30:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005c34:	d802      	bhi.n	8005c3c <HAL_SPI_TransmitReceive+0xf8>
 8005c36:	8a3b      	ldrh	r3, [r7, #16]
 8005c38:	2b01      	cmp	r3, #1
 8005c3a:	d908      	bls.n	8005c4e <HAL_SPI_TransmitReceive+0x10a>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	685a      	ldr	r2, [r3, #4]
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005c4a:	605a      	str	r2, [r3, #4]
 8005c4c:	e007      	b.n	8005c5e <HAL_SPI_TransmitReceive+0x11a>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	685a      	ldr	r2, [r3, #4]
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005c5c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c68:	2b40      	cmp	r3, #64	@ 0x40
 8005c6a:	d007      	beq.n	8005c7c <HAL_SPI_TransmitReceive+0x138>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	681a      	ldr	r2, [r3, #0]
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005c7a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	68db      	ldr	r3, [r3, #12]
 8005c80:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005c84:	f240 8084 	bls.w	8005d90 <HAL_SPI_TransmitReceive+0x24c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	685b      	ldr	r3, [r3, #4]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d002      	beq.n	8005c96 <HAL_SPI_TransmitReceive+0x152>
 8005c90:	8a7b      	ldrh	r3, [r7, #18]
 8005c92:	2b01      	cmp	r3, #1
 8005c94:	d16d      	bne.n	8005d72 <HAL_SPI_TransmitReceive+0x22e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c9a:	881a      	ldrh	r2, [r3, #0]
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ca6:	1c9a      	adds	r2, r3, #2
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005cb0:	b29b      	uxth	r3, r3
 8005cb2:	3b01      	subs	r3, #1
 8005cb4:	b29a      	uxth	r2, r3
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005cba:	e05a      	b.n	8005d72 <HAL_SPI_TransmitReceive+0x22e>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	689b      	ldr	r3, [r3, #8]
 8005cc2:	f003 0302 	and.w	r3, r3, #2
 8005cc6:	2b02      	cmp	r3, #2
 8005cc8:	d11b      	bne.n	8005d02 <HAL_SPI_TransmitReceive+0x1be>
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005cce:	b29b      	uxth	r3, r3
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d016      	beq.n	8005d02 <HAL_SPI_TransmitReceive+0x1be>
 8005cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd6:	2b01      	cmp	r3, #1
 8005cd8:	d113      	bne.n	8005d02 <HAL_SPI_TransmitReceive+0x1be>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cde:	881a      	ldrh	r2, [r3, #0]
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cea:	1c9a      	adds	r2, r3, #2
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005cf4:	b29b      	uxth	r3, r3
 8005cf6:	3b01      	subs	r3, #1
 8005cf8:	b29a      	uxth	r2, r3
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005cfe:	2300      	movs	r3, #0
 8005d00:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	689b      	ldr	r3, [r3, #8]
 8005d08:	f003 0301 	and.w	r3, r3, #1
 8005d0c:	2b01      	cmp	r3, #1
 8005d0e:	d11c      	bne.n	8005d4a <HAL_SPI_TransmitReceive+0x206>
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005d16:	b29b      	uxth	r3, r3
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d016      	beq.n	8005d4a <HAL_SPI_TransmitReceive+0x206>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	68da      	ldr	r2, [r3, #12]
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d26:	b292      	uxth	r2, r2
 8005d28:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d2e:	1c9a      	adds	r2, r3, #2
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005d3a:	b29b      	uxth	r3, r3
 8005d3c:	3b01      	subs	r3, #1
 8005d3e:	b29a      	uxth	r2, r3
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005d46:	2301      	movs	r3, #1
 8005d48:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005d4a:	f7fd f877 	bl	8002e3c <HAL_GetTick>
 8005d4e:	4602      	mov	r2, r0
 8005d50:	69fb      	ldr	r3, [r7, #28]
 8005d52:	1ad3      	subs	r3, r2, r3
 8005d54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d56:	429a      	cmp	r2, r3
 8005d58:	d80b      	bhi.n	8005d72 <HAL_SPI_TransmitReceive+0x22e>
 8005d5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d60:	d007      	beq.n	8005d72 <HAL_SPI_TransmitReceive+0x22e>
      {
        errorcode = HAL_TIMEOUT;
 8005d62:	2303      	movs	r3, #3
 8005d64:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8005d70:	e10c      	b.n	8005f8c <HAL_SPI_TransmitReceive+0x448>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d76:	b29b      	uxth	r3, r3
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d19f      	bne.n	8005cbc <HAL_SPI_TransmitReceive+0x178>
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005d82:	b29b      	uxth	r3, r3
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d199      	bne.n	8005cbc <HAL_SPI_TransmitReceive+0x178>
 8005d88:	e0e6      	b.n	8005f58 <HAL_SPI_TransmitReceive+0x414>
 8005d8a:	bf00      	nop
 8005d8c:	08010884 	.word	0x08010884
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d003      	beq.n	8005da0 <HAL_SPI_TransmitReceive+0x25c>
 8005d98:	8a7b      	ldrh	r3, [r7, #18]
 8005d9a:	2b01      	cmp	r3, #1
 8005d9c:	f040 80cf 	bne.w	8005f3e <HAL_SPI_TransmitReceive+0x3fa>
    {
      if (hspi->TxXferCount > 1U)
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005da4:	b29b      	uxth	r3, r3
 8005da6:	2b01      	cmp	r3, #1
 8005da8:	d912      	bls.n	8005dd0 <HAL_SPI_TransmitReceive+0x28c>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dae:	881a      	ldrh	r2, [r3, #0]
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dba:	1c9a      	adds	r2, r3, #2
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005dc4:	b29b      	uxth	r3, r3
 8005dc6:	3b02      	subs	r3, #2
 8005dc8:	b29a      	uxth	r2, r3
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005dce:	e0b6      	b.n	8005f3e <HAL_SPI_TransmitReceive+0x3fa>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	330c      	adds	r3, #12
 8005dda:	7812      	ldrb	r2, [r2, #0]
 8005ddc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005de2:	1c5a      	adds	r2, r3, #1
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005dec:	b29b      	uxth	r3, r3
 8005dee:	3b01      	subs	r3, #1
 8005df0:	b29a      	uxth	r2, r3
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005df6:	e0a2      	b.n	8005f3e <HAL_SPI_TransmitReceive+0x3fa>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	689b      	ldr	r3, [r3, #8]
 8005dfe:	f003 0302 	and.w	r3, r3, #2
 8005e02:	2b02      	cmp	r3, #2
 8005e04:	d134      	bne.n	8005e70 <HAL_SPI_TransmitReceive+0x32c>
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e0a:	b29b      	uxth	r3, r3
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d02f      	beq.n	8005e70 <HAL_SPI_TransmitReceive+0x32c>
 8005e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e12:	2b01      	cmp	r3, #1
 8005e14:	d12c      	bne.n	8005e70 <HAL_SPI_TransmitReceive+0x32c>
      {
        if (hspi->TxXferCount > 1U)
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e1a:	b29b      	uxth	r3, r3
 8005e1c:	2b01      	cmp	r3, #1
 8005e1e:	d912      	bls.n	8005e46 <HAL_SPI_TransmitReceive+0x302>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e24:	881a      	ldrh	r2, [r3, #0]
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e30:	1c9a      	adds	r2, r3, #2
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e3a:	b29b      	uxth	r3, r3
 8005e3c:	3b02      	subs	r3, #2
 8005e3e:	b29a      	uxth	r2, r3
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005e44:	e012      	b.n	8005e6c <HAL_SPI_TransmitReceive+0x328>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	330c      	adds	r3, #12
 8005e50:	7812      	ldrb	r2, [r2, #0]
 8005e52:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e58:	1c5a      	adds	r2, r3, #1
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e62:	b29b      	uxth	r3, r3
 8005e64:	3b01      	subs	r3, #1
 8005e66:	b29a      	uxth	r2, r3
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005e6c:	2300      	movs	r3, #0
 8005e6e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	689b      	ldr	r3, [r3, #8]
 8005e76:	f003 0301 	and.w	r3, r3, #1
 8005e7a:	2b01      	cmp	r3, #1
 8005e7c:	d148      	bne.n	8005f10 <HAL_SPI_TransmitReceive+0x3cc>
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005e84:	b29b      	uxth	r3, r3
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d042      	beq.n	8005f10 <HAL_SPI_TransmitReceive+0x3cc>
      {
        if (hspi->RxXferCount > 1U)
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005e90:	b29b      	uxth	r3, r3
 8005e92:	2b01      	cmp	r3, #1
 8005e94:	d923      	bls.n	8005ede <HAL_SPI_TransmitReceive+0x39a>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	68da      	ldr	r2, [r3, #12]
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ea0:	b292      	uxth	r2, r2
 8005ea2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ea8:	1c9a      	adds	r2, r3, #2
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005eb4:	b29b      	uxth	r3, r3
 8005eb6:	3b02      	subs	r3, #2
 8005eb8:	b29a      	uxth	r2, r3
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005ec6:	b29b      	uxth	r3, r3
 8005ec8:	2b01      	cmp	r3, #1
 8005eca:	d81f      	bhi.n	8005f0c <HAL_SPI_TransmitReceive+0x3c8>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	685a      	ldr	r2, [r3, #4]
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005eda:	605a      	str	r2, [r3, #4]
 8005edc:	e016      	b.n	8005f0c <HAL_SPI_TransmitReceive+0x3c8>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f103 020c 	add.w	r2, r3, #12
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eea:	7812      	ldrb	r2, [r2, #0]
 8005eec:	b2d2      	uxtb	r2, r2
 8005eee:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ef4:	1c5a      	adds	r2, r3, #1
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005f00:	b29b      	uxth	r3, r3
 8005f02:	3b01      	subs	r3, #1
 8005f04:	b29a      	uxth	r2, r3
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005f0c:	2301      	movs	r3, #1
 8005f0e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005f10:	f7fc ff94 	bl	8002e3c <HAL_GetTick>
 8005f14:	4602      	mov	r2, r0
 8005f16:	69fb      	ldr	r3, [r7, #28]
 8005f18:	1ad3      	subs	r3, r2, r3
 8005f1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f1c:	429a      	cmp	r2, r3
 8005f1e:	d803      	bhi.n	8005f28 <HAL_SPI_TransmitReceive+0x3e4>
 8005f20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f26:	d102      	bne.n	8005f2e <HAL_SPI_TransmitReceive+0x3ea>
 8005f28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d107      	bne.n	8005f3e <HAL_SPI_TransmitReceive+0x3fa>
      {
        errorcode = HAL_TIMEOUT;
 8005f2e:	2303      	movs	r3, #3
 8005f30:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	2201      	movs	r2, #1
 8005f38:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8005f3c:	e026      	b.n	8005f8c <HAL_SPI_TransmitReceive+0x448>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f42:	b29b      	uxth	r3, r3
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	f47f af57 	bne.w	8005df8 <HAL_SPI_TransmitReceive+0x2b4>
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005f50:	b29b      	uxth	r3, r3
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	f47f af50 	bne.w	8005df8 <HAL_SPI_TransmitReceive+0x2b4>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005f58:	69fa      	ldr	r2, [r7, #28]
 8005f5a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005f5c:	68f8      	ldr	r0, [r7, #12]
 8005f5e:	f000 fa5d 	bl	800641c <SPI_EndRxTxTransaction>
 8005f62:	4603      	mov	r3, r0
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d005      	beq.n	8005f74 <HAL_SPI_TransmitReceive+0x430>
  {
    errorcode = HAL_ERROR;
 8005f68:	2301      	movs	r3, #1
 8005f6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	2220      	movs	r2, #32
 8005f72:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d003      	beq.n	8005f84 <HAL_SPI_TransmitReceive+0x440>
  {
    errorcode = HAL_ERROR;
 8005f7c:	2301      	movs	r3, #1
 8005f7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f82:	e003      	b.n	8005f8c <HAL_SPI_TransmitReceive+0x448>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	2201      	movs	r2, #1
 8005f88:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	2200      	movs	r2, #0
 8005f90:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8005f94:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8005f98:	4618      	mov	r0, r3
 8005f9a:	3728      	adds	r7, #40	@ 0x28
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	bd80      	pop	{r7, pc}

08005fa0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b088      	sub	sp, #32
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	685b      	ldr	r3, [r3, #4]
 8005fae:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	689b      	ldr	r3, [r3, #8]
 8005fb6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005fb8:	69bb      	ldr	r3, [r7, #24]
 8005fba:	099b      	lsrs	r3, r3, #6
 8005fbc:	f003 0301 	and.w	r3, r3, #1
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d10f      	bne.n	8005fe4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005fc4:	69bb      	ldr	r3, [r7, #24]
 8005fc6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d00a      	beq.n	8005fe4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005fce:	69fb      	ldr	r3, [r7, #28]
 8005fd0:	099b      	lsrs	r3, r3, #6
 8005fd2:	f003 0301 	and.w	r3, r3, #1
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d004      	beq.n	8005fe4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005fde:	6878      	ldr	r0, [r7, #4]
 8005fe0:	4798      	blx	r3
    return;
 8005fe2:	e0d7      	b.n	8006194 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005fe4:	69bb      	ldr	r3, [r7, #24]
 8005fe6:	085b      	lsrs	r3, r3, #1
 8005fe8:	f003 0301 	and.w	r3, r3, #1
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d00a      	beq.n	8006006 <HAL_SPI_IRQHandler+0x66>
 8005ff0:	69fb      	ldr	r3, [r7, #28]
 8005ff2:	09db      	lsrs	r3, r3, #7
 8005ff4:	f003 0301 	and.w	r3, r3, #1
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d004      	beq.n	8006006 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006000:	6878      	ldr	r0, [r7, #4]
 8006002:	4798      	blx	r3
    return;
 8006004:	e0c6      	b.n	8006194 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006006:	69bb      	ldr	r3, [r7, #24]
 8006008:	095b      	lsrs	r3, r3, #5
 800600a:	f003 0301 	and.w	r3, r3, #1
 800600e:	2b00      	cmp	r3, #0
 8006010:	d10c      	bne.n	800602c <HAL_SPI_IRQHandler+0x8c>
 8006012:	69bb      	ldr	r3, [r7, #24]
 8006014:	099b      	lsrs	r3, r3, #6
 8006016:	f003 0301 	and.w	r3, r3, #1
 800601a:	2b00      	cmp	r3, #0
 800601c:	d106      	bne.n	800602c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800601e:	69bb      	ldr	r3, [r7, #24]
 8006020:	0a1b      	lsrs	r3, r3, #8
 8006022:	f003 0301 	and.w	r3, r3, #1
 8006026:	2b00      	cmp	r3, #0
 8006028:	f000 80b4 	beq.w	8006194 <HAL_SPI_IRQHandler+0x1f4>
 800602c:	69fb      	ldr	r3, [r7, #28]
 800602e:	095b      	lsrs	r3, r3, #5
 8006030:	f003 0301 	and.w	r3, r3, #1
 8006034:	2b00      	cmp	r3, #0
 8006036:	f000 80ad 	beq.w	8006194 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800603a:	69bb      	ldr	r3, [r7, #24]
 800603c:	099b      	lsrs	r3, r3, #6
 800603e:	f003 0301 	and.w	r3, r3, #1
 8006042:	2b00      	cmp	r3, #0
 8006044:	d023      	beq.n	800608e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800604c:	b2db      	uxtb	r3, r3
 800604e:	2b03      	cmp	r3, #3
 8006050:	d011      	beq.n	8006076 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006056:	f043 0204 	orr.w	r2, r3, #4
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800605e:	2300      	movs	r3, #0
 8006060:	617b      	str	r3, [r7, #20]
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	68db      	ldr	r3, [r3, #12]
 8006068:	617b      	str	r3, [r7, #20]
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	689b      	ldr	r3, [r3, #8]
 8006070:	617b      	str	r3, [r7, #20]
 8006072:	697b      	ldr	r3, [r7, #20]
 8006074:	e00b      	b.n	800608e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006076:	2300      	movs	r3, #0
 8006078:	613b      	str	r3, [r7, #16]
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	68db      	ldr	r3, [r3, #12]
 8006080:	613b      	str	r3, [r7, #16]
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	689b      	ldr	r3, [r3, #8]
 8006088:	613b      	str	r3, [r7, #16]
 800608a:	693b      	ldr	r3, [r7, #16]
        return;
 800608c:	e082      	b.n	8006194 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800608e:	69bb      	ldr	r3, [r7, #24]
 8006090:	095b      	lsrs	r3, r3, #5
 8006092:	f003 0301 	and.w	r3, r3, #1
 8006096:	2b00      	cmp	r3, #0
 8006098:	d014      	beq.n	80060c4 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800609e:	f043 0201 	orr.w	r2, r3, #1
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80060a6:	2300      	movs	r3, #0
 80060a8:	60fb      	str	r3, [r7, #12]
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	689b      	ldr	r3, [r3, #8]
 80060b0:	60fb      	str	r3, [r7, #12]
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	681a      	ldr	r2, [r3, #0]
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80060c0:	601a      	str	r2, [r3, #0]
 80060c2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80060c4:	69bb      	ldr	r3, [r7, #24]
 80060c6:	0a1b      	lsrs	r3, r3, #8
 80060c8:	f003 0301 	and.w	r3, r3, #1
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d00c      	beq.n	80060ea <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060d4:	f043 0208 	orr.w	r2, r3, #8
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80060dc:	2300      	movs	r3, #0
 80060de:	60bb      	str	r3, [r7, #8]
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	689b      	ldr	r3, [r3, #8]
 80060e6:	60bb      	str	r3, [r7, #8]
 80060e8:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d04f      	beq.n	8006192 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	685a      	ldr	r2, [r3, #4]
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006100:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2201      	movs	r2, #1
 8006106:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800610a:	69fb      	ldr	r3, [r7, #28]
 800610c:	f003 0302 	and.w	r3, r3, #2
 8006110:	2b00      	cmp	r3, #0
 8006112:	d104      	bne.n	800611e <HAL_SPI_IRQHandler+0x17e>
 8006114:	69fb      	ldr	r3, [r7, #28]
 8006116:	f003 0301 	and.w	r3, r3, #1
 800611a:	2b00      	cmp	r3, #0
 800611c:	d034      	beq.n	8006188 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	685a      	ldr	r2, [r3, #4]
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f022 0203 	bic.w	r2, r2, #3
 800612c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006132:	2b00      	cmp	r3, #0
 8006134:	d011      	beq.n	800615a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800613a:	4a18      	ldr	r2, [pc, #96]	@ (800619c <HAL_SPI_IRQHandler+0x1fc>)
 800613c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006142:	4618      	mov	r0, r3
 8006144:	f7fd f954 	bl	80033f0 <HAL_DMA_Abort_IT>
 8006148:	4603      	mov	r3, r0
 800614a:	2b00      	cmp	r3, #0
 800614c:	d005      	beq.n	800615a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006152:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800615e:	2b00      	cmp	r3, #0
 8006160:	d016      	beq.n	8006190 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006166:	4a0d      	ldr	r2, [pc, #52]	@ (800619c <HAL_SPI_IRQHandler+0x1fc>)
 8006168:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800616e:	4618      	mov	r0, r3
 8006170:	f7fd f93e 	bl	80033f0 <HAL_DMA_Abort_IT>
 8006174:	4603      	mov	r3, r0
 8006176:	2b00      	cmp	r3, #0
 8006178:	d00a      	beq.n	8006190 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800617e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8006186:	e003      	b.n	8006190 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006188:	6878      	ldr	r0, [r7, #4]
 800618a:	f000 f809 	bl	80061a0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800618e:	e000      	b.n	8006192 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8006190:	bf00      	nop
    return;
 8006192:	bf00      	nop
  }
}
 8006194:	3720      	adds	r7, #32
 8006196:	46bd      	mov	sp, r7
 8006198:	bd80      	pop	{r7, pc}
 800619a:	bf00      	nop
 800619c:	080061b5 	.word	0x080061b5

080061a0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80061a0:	b480      	push	{r7}
 80061a2:	b083      	sub	sp, #12
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80061a8:	bf00      	nop
 80061aa:	370c      	adds	r7, #12
 80061ac:	46bd      	mov	sp, r7
 80061ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b2:	4770      	bx	lr

080061b4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	b084      	sub	sp, #16
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061c0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	2200      	movs	r2, #0
 80061c6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	2200      	movs	r2, #0
 80061ce:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80061d0:	68f8      	ldr	r0, [r7, #12]
 80061d2:	f7ff ffe5 	bl	80061a0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80061d6:	bf00      	nop
 80061d8:	3710      	adds	r7, #16
 80061da:	46bd      	mov	sp, r7
 80061dc:	bd80      	pop	{r7, pc}
	...

080061e0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b088      	sub	sp, #32
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	60f8      	str	r0, [r7, #12]
 80061e8:	60b9      	str	r1, [r7, #8]
 80061ea:	603b      	str	r3, [r7, #0]
 80061ec:	4613      	mov	r3, r2
 80061ee:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80061f0:	f7fc fe24 	bl	8002e3c <HAL_GetTick>
 80061f4:	4602      	mov	r2, r0
 80061f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061f8:	1a9b      	subs	r3, r3, r2
 80061fa:	683a      	ldr	r2, [r7, #0]
 80061fc:	4413      	add	r3, r2
 80061fe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006200:	f7fc fe1c 	bl	8002e3c <HAL_GetTick>
 8006204:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006206:	4b39      	ldr	r3, [pc, #228]	@ (80062ec <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	015b      	lsls	r3, r3, #5
 800620c:	0d1b      	lsrs	r3, r3, #20
 800620e:	69fa      	ldr	r2, [r7, #28]
 8006210:	fb02 f303 	mul.w	r3, r2, r3
 8006214:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006216:	e054      	b.n	80062c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800621e:	d050      	beq.n	80062c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006220:	f7fc fe0c 	bl	8002e3c <HAL_GetTick>
 8006224:	4602      	mov	r2, r0
 8006226:	69bb      	ldr	r3, [r7, #24]
 8006228:	1ad3      	subs	r3, r2, r3
 800622a:	69fa      	ldr	r2, [r7, #28]
 800622c:	429a      	cmp	r2, r3
 800622e:	d902      	bls.n	8006236 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006230:	69fb      	ldr	r3, [r7, #28]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d13d      	bne.n	80062b2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	685a      	ldr	r2, [r3, #4]
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006244:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	685b      	ldr	r3, [r3, #4]
 800624a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800624e:	d111      	bne.n	8006274 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	689b      	ldr	r3, [r3, #8]
 8006254:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006258:	d004      	beq.n	8006264 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	689b      	ldr	r3, [r3, #8]
 800625e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006262:	d107      	bne.n	8006274 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	681a      	ldr	r2, [r3, #0]
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006272:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006278:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800627c:	d10f      	bne.n	800629e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	681a      	ldr	r2, [r3, #0]
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800628c:	601a      	str	r2, [r3, #0]
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	681a      	ldr	r2, [r3, #0]
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800629c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	2201      	movs	r2, #1
 80062a2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	2200      	movs	r2, #0
 80062aa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80062ae:	2303      	movs	r3, #3
 80062b0:	e017      	b.n	80062e2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80062b2:	697b      	ldr	r3, [r7, #20]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d101      	bne.n	80062bc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80062b8:	2300      	movs	r3, #0
 80062ba:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80062bc:	697b      	ldr	r3, [r7, #20]
 80062be:	3b01      	subs	r3, #1
 80062c0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	689a      	ldr	r2, [r3, #8]
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	4013      	ands	r3, r2
 80062cc:	68ba      	ldr	r2, [r7, #8]
 80062ce:	429a      	cmp	r2, r3
 80062d0:	bf0c      	ite	eq
 80062d2:	2301      	moveq	r3, #1
 80062d4:	2300      	movne	r3, #0
 80062d6:	b2db      	uxtb	r3, r3
 80062d8:	461a      	mov	r2, r3
 80062da:	79fb      	ldrb	r3, [r7, #7]
 80062dc:	429a      	cmp	r2, r3
 80062de:	d19b      	bne.n	8006218 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80062e0:	2300      	movs	r3, #0
}
 80062e2:	4618      	mov	r0, r3
 80062e4:	3720      	adds	r7, #32
 80062e6:	46bd      	mov	sp, r7
 80062e8:	bd80      	pop	{r7, pc}
 80062ea:	bf00      	nop
 80062ec:	20000004 	.word	0x20000004

080062f0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b08a      	sub	sp, #40	@ 0x28
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	60f8      	str	r0, [r7, #12]
 80062f8:	60b9      	str	r1, [r7, #8]
 80062fa:	607a      	str	r2, [r7, #4]
 80062fc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80062fe:	2300      	movs	r3, #0
 8006300:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006302:	f7fc fd9b 	bl	8002e3c <HAL_GetTick>
 8006306:	4602      	mov	r2, r0
 8006308:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800630a:	1a9b      	subs	r3, r3, r2
 800630c:	683a      	ldr	r2, [r7, #0]
 800630e:	4413      	add	r3, r2
 8006310:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8006312:	f7fc fd93 	bl	8002e3c <HAL_GetTick>
 8006316:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	330c      	adds	r3, #12
 800631e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006320:	4b3d      	ldr	r3, [pc, #244]	@ (8006418 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006322:	681a      	ldr	r2, [r3, #0]
 8006324:	4613      	mov	r3, r2
 8006326:	009b      	lsls	r3, r3, #2
 8006328:	4413      	add	r3, r2
 800632a:	00da      	lsls	r2, r3, #3
 800632c:	1ad3      	subs	r3, r2, r3
 800632e:	0d1b      	lsrs	r3, r3, #20
 8006330:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006332:	fb02 f303 	mul.w	r3, r2, r3
 8006336:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006338:	e060      	b.n	80063fc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800633a:	68bb      	ldr	r3, [r7, #8]
 800633c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006340:	d107      	bne.n	8006352 <SPI_WaitFifoStateUntilTimeout+0x62>
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d104      	bne.n	8006352 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006348:	69fb      	ldr	r3, [r7, #28]
 800634a:	781b      	ldrb	r3, [r3, #0]
 800634c:	b2db      	uxtb	r3, r3
 800634e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006350:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006358:	d050      	beq.n	80063fc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800635a:	f7fc fd6f 	bl	8002e3c <HAL_GetTick>
 800635e:	4602      	mov	r2, r0
 8006360:	6a3b      	ldr	r3, [r7, #32]
 8006362:	1ad3      	subs	r3, r2, r3
 8006364:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006366:	429a      	cmp	r2, r3
 8006368:	d902      	bls.n	8006370 <SPI_WaitFifoStateUntilTimeout+0x80>
 800636a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800636c:	2b00      	cmp	r3, #0
 800636e:	d13d      	bne.n	80063ec <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	685a      	ldr	r2, [r3, #4]
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800637e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	685b      	ldr	r3, [r3, #4]
 8006384:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006388:	d111      	bne.n	80063ae <SPI_WaitFifoStateUntilTimeout+0xbe>
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	689b      	ldr	r3, [r3, #8]
 800638e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006392:	d004      	beq.n	800639e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	689b      	ldr	r3, [r3, #8]
 8006398:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800639c:	d107      	bne.n	80063ae <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	681a      	ldr	r2, [r3, #0]
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80063ac:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80063b6:	d10f      	bne.n	80063d8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	681a      	ldr	r2, [r3, #0]
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80063c6:	601a      	str	r2, [r3, #0]
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	681a      	ldr	r2, [r3, #0]
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80063d6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	2201      	movs	r2, #1
 80063dc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	2200      	movs	r2, #0
 80063e4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80063e8:	2303      	movs	r3, #3
 80063ea:	e010      	b.n	800640e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80063ec:	69bb      	ldr	r3, [r7, #24]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d101      	bne.n	80063f6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80063f2:	2300      	movs	r3, #0
 80063f4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80063f6:	69bb      	ldr	r3, [r7, #24]
 80063f8:	3b01      	subs	r3, #1
 80063fa:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	689a      	ldr	r2, [r3, #8]
 8006402:	68bb      	ldr	r3, [r7, #8]
 8006404:	4013      	ands	r3, r2
 8006406:	687a      	ldr	r2, [r7, #4]
 8006408:	429a      	cmp	r2, r3
 800640a:	d196      	bne.n	800633a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800640c:	2300      	movs	r3, #0
}
 800640e:	4618      	mov	r0, r3
 8006410:	3728      	adds	r7, #40	@ 0x28
 8006412:	46bd      	mov	sp, r7
 8006414:	bd80      	pop	{r7, pc}
 8006416:	bf00      	nop
 8006418:	20000004 	.word	0x20000004

0800641c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b088      	sub	sp, #32
 8006420:	af02      	add	r7, sp, #8
 8006422:	60f8      	str	r0, [r7, #12]
 8006424:	60b9      	str	r1, [r7, #8]
 8006426:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	9300      	str	r3, [sp, #0]
 800642c:	68bb      	ldr	r3, [r7, #8]
 800642e:	2200      	movs	r2, #0
 8006430:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006434:	68f8      	ldr	r0, [r7, #12]
 8006436:	f7ff ff5b 	bl	80062f0 <SPI_WaitFifoStateUntilTimeout>
 800643a:	4603      	mov	r3, r0
 800643c:	2b00      	cmp	r3, #0
 800643e:	d007      	beq.n	8006450 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006444:	f043 0220 	orr.w	r2, r3, #32
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800644c:	2303      	movs	r3, #3
 800644e:	e046      	b.n	80064de <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006450:	4b25      	ldr	r3, [pc, #148]	@ (80064e8 <SPI_EndRxTxTransaction+0xcc>)
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	4a25      	ldr	r2, [pc, #148]	@ (80064ec <SPI_EndRxTxTransaction+0xd0>)
 8006456:	fba2 2303 	umull	r2, r3, r2, r3
 800645a:	0d5b      	lsrs	r3, r3, #21
 800645c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006460:	fb02 f303 	mul.w	r3, r2, r3
 8006464:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	685b      	ldr	r3, [r3, #4]
 800646a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800646e:	d112      	bne.n	8006496 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	9300      	str	r3, [sp, #0]
 8006474:	68bb      	ldr	r3, [r7, #8]
 8006476:	2200      	movs	r2, #0
 8006478:	2180      	movs	r1, #128	@ 0x80
 800647a:	68f8      	ldr	r0, [r7, #12]
 800647c:	f7ff feb0 	bl	80061e0 <SPI_WaitFlagStateUntilTimeout>
 8006480:	4603      	mov	r3, r0
 8006482:	2b00      	cmp	r3, #0
 8006484:	d016      	beq.n	80064b4 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800648a:	f043 0220 	orr.w	r2, r3, #32
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8006492:	2303      	movs	r3, #3
 8006494:	e023      	b.n	80064de <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006496:	697b      	ldr	r3, [r7, #20]
 8006498:	2b00      	cmp	r3, #0
 800649a:	d00a      	beq.n	80064b2 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 800649c:	697b      	ldr	r3, [r7, #20]
 800649e:	3b01      	subs	r3, #1
 80064a0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	689b      	ldr	r3, [r3, #8]
 80064a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064ac:	2b80      	cmp	r3, #128	@ 0x80
 80064ae:	d0f2      	beq.n	8006496 <SPI_EndRxTxTransaction+0x7a>
 80064b0:	e000      	b.n	80064b4 <SPI_EndRxTxTransaction+0x98>
        break;
 80064b2:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	9300      	str	r3, [sp, #0]
 80064b8:	68bb      	ldr	r3, [r7, #8]
 80064ba:	2200      	movs	r2, #0
 80064bc:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80064c0:	68f8      	ldr	r0, [r7, #12]
 80064c2:	f7ff ff15 	bl	80062f0 <SPI_WaitFifoStateUntilTimeout>
 80064c6:	4603      	mov	r3, r0
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d007      	beq.n	80064dc <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064d0:	f043 0220 	orr.w	r2, r3, #32
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80064d8:	2303      	movs	r3, #3
 80064da:	e000      	b.n	80064de <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 80064dc:	2300      	movs	r3, #0
}
 80064de:	4618      	mov	r0, r3
 80064e0:	3718      	adds	r7, #24
 80064e2:	46bd      	mov	sp, r7
 80064e4:	bd80      	pop	{r7, pc}
 80064e6:	bf00      	nop
 80064e8:	20000004 	.word	0x20000004
 80064ec:	165e9f81 	.word	0x165e9f81

080064f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b082      	sub	sp, #8
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d101      	bne.n	8006502 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80064fe:	2301      	movs	r3, #1
 8006500:	e0f5      	b.n	80066ee <HAL_TIM_Base_Init+0x1fe>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	4a7c      	ldr	r2, [pc, #496]	@ (80066f8 <HAL_TIM_Base_Init+0x208>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d045      	beq.n	8006598 <HAL_TIM_Base_Init+0xa8>
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006514:	d040      	beq.n	8006598 <HAL_TIM_Base_Init+0xa8>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	4a78      	ldr	r2, [pc, #480]	@ (80066fc <HAL_TIM_Base_Init+0x20c>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d03b      	beq.n	8006598 <HAL_TIM_Base_Init+0xa8>
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	4a76      	ldr	r2, [pc, #472]	@ (8006700 <HAL_TIM_Base_Init+0x210>)
 8006526:	4293      	cmp	r3, r2
 8006528:	d036      	beq.n	8006598 <HAL_TIM_Base_Init+0xa8>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	4a75      	ldr	r2, [pc, #468]	@ (8006704 <HAL_TIM_Base_Init+0x214>)
 8006530:	4293      	cmp	r3, r2
 8006532:	d031      	beq.n	8006598 <HAL_TIM_Base_Init+0xa8>
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	4a73      	ldr	r2, [pc, #460]	@ (8006708 <HAL_TIM_Base_Init+0x218>)
 800653a:	4293      	cmp	r3, r2
 800653c:	d02c      	beq.n	8006598 <HAL_TIM_Base_Init+0xa8>
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	4a72      	ldr	r2, [pc, #456]	@ (800670c <HAL_TIM_Base_Init+0x21c>)
 8006544:	4293      	cmp	r3, r2
 8006546:	d027      	beq.n	8006598 <HAL_TIM_Base_Init+0xa8>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	4a70      	ldr	r2, [pc, #448]	@ (8006710 <HAL_TIM_Base_Init+0x220>)
 800654e:	4293      	cmp	r3, r2
 8006550:	d022      	beq.n	8006598 <HAL_TIM_Base_Init+0xa8>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	4a6f      	ldr	r2, [pc, #444]	@ (8006714 <HAL_TIM_Base_Init+0x224>)
 8006558:	4293      	cmp	r3, r2
 800655a:	d01d      	beq.n	8006598 <HAL_TIM_Base_Init+0xa8>
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	4a6d      	ldr	r2, [pc, #436]	@ (8006718 <HAL_TIM_Base_Init+0x228>)
 8006562:	4293      	cmp	r3, r2
 8006564:	d018      	beq.n	8006598 <HAL_TIM_Base_Init+0xa8>
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	4a6c      	ldr	r2, [pc, #432]	@ (800671c <HAL_TIM_Base_Init+0x22c>)
 800656c:	4293      	cmp	r3, r2
 800656e:	d013      	beq.n	8006598 <HAL_TIM_Base_Init+0xa8>
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	4a6a      	ldr	r2, [pc, #424]	@ (8006720 <HAL_TIM_Base_Init+0x230>)
 8006576:	4293      	cmp	r3, r2
 8006578:	d00e      	beq.n	8006598 <HAL_TIM_Base_Init+0xa8>
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	4a69      	ldr	r2, [pc, #420]	@ (8006724 <HAL_TIM_Base_Init+0x234>)
 8006580:	4293      	cmp	r3, r2
 8006582:	d009      	beq.n	8006598 <HAL_TIM_Base_Init+0xa8>
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	4a67      	ldr	r2, [pc, #412]	@ (8006728 <HAL_TIM_Base_Init+0x238>)
 800658a:	4293      	cmp	r3, r2
 800658c:	d004      	beq.n	8006598 <HAL_TIM_Base_Init+0xa8>
 800658e:	f44f 718b 	mov.w	r1, #278	@ 0x116
 8006592:	4866      	ldr	r0, [pc, #408]	@ (800672c <HAL_TIM_Base_Init+0x23c>)
 8006594:	f7fb ffcc 	bl	8002530 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	689b      	ldr	r3, [r3, #8]
 800659c:	2b00      	cmp	r3, #0
 800659e:	d014      	beq.n	80065ca <HAL_TIM_Base_Init+0xda>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	689b      	ldr	r3, [r3, #8]
 80065a4:	2b10      	cmp	r3, #16
 80065a6:	d010      	beq.n	80065ca <HAL_TIM_Base_Init+0xda>
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	689b      	ldr	r3, [r3, #8]
 80065ac:	2b20      	cmp	r3, #32
 80065ae:	d00c      	beq.n	80065ca <HAL_TIM_Base_Init+0xda>
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	689b      	ldr	r3, [r3, #8]
 80065b4:	2b40      	cmp	r3, #64	@ 0x40
 80065b6:	d008      	beq.n	80065ca <HAL_TIM_Base_Init+0xda>
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	689b      	ldr	r3, [r3, #8]
 80065bc:	2b60      	cmp	r3, #96	@ 0x60
 80065be:	d004      	beq.n	80065ca <HAL_TIM_Base_Init+0xda>
 80065c0:	f240 1117 	movw	r1, #279	@ 0x117
 80065c4:	4859      	ldr	r0, [pc, #356]	@ (800672c <HAL_TIM_Base_Init+0x23c>)
 80065c6:	f7fb ffb3 	bl	8002530 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	691b      	ldr	r3, [r3, #16]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d00e      	beq.n	80065f0 <HAL_TIM_Base_Init+0x100>
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	691b      	ldr	r3, [r3, #16]
 80065d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80065da:	d009      	beq.n	80065f0 <HAL_TIM_Base_Init+0x100>
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	691b      	ldr	r3, [r3, #16]
 80065e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80065e4:	d004      	beq.n	80065f0 <HAL_TIM_Base_Init+0x100>
 80065e6:	f44f 718c 	mov.w	r1, #280	@ 0x118
 80065ea:	4850      	ldr	r0, [pc, #320]	@ (800672c <HAL_TIM_Base_Init+0x23c>)
 80065ec:	f7fb ffa0 	bl	8002530 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065f8:	d004      	beq.n	8006604 <HAL_TIM_Base_Init+0x114>
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	4a41      	ldr	r2, [pc, #260]	@ (8006704 <HAL_TIM_Base_Init+0x214>)
 8006600:	4293      	cmp	r3, r2
 8006602:	d107      	bne.n	8006614 <HAL_TIM_Base_Init+0x124>
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	68db      	ldr	r3, [r3, #12]
 8006608:	2b00      	cmp	r3, #0
 800660a:	bf14      	ite	ne
 800660c:	2301      	movne	r3, #1
 800660e:	2300      	moveq	r3, #0
 8006610:	b2db      	uxtb	r3, r3
 8006612:	e00e      	b.n	8006632 <HAL_TIM_Base_Init+0x142>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	68db      	ldr	r3, [r3, #12]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d006      	beq.n	800662a <HAL_TIM_Base_Init+0x13a>
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	68db      	ldr	r3, [r3, #12]
 8006620:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006624:	d201      	bcs.n	800662a <HAL_TIM_Base_Init+0x13a>
 8006626:	2301      	movs	r3, #1
 8006628:	e000      	b.n	800662c <HAL_TIM_Base_Init+0x13c>
 800662a:	2300      	movs	r3, #0
 800662c:	f003 0301 	and.w	r3, r3, #1
 8006630:	b2db      	uxtb	r3, r3
 8006632:	2b00      	cmp	r3, #0
 8006634:	d104      	bne.n	8006640 <HAL_TIM_Base_Init+0x150>
 8006636:	f240 1119 	movw	r1, #281	@ 0x119
 800663a:	483c      	ldr	r0, [pc, #240]	@ (800672c <HAL_TIM_Base_Init+0x23c>)
 800663c:	f7fb ff78 	bl	8002530 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	699b      	ldr	r3, [r3, #24]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d008      	beq.n	800665a <HAL_TIM_Base_Init+0x16a>
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	699b      	ldr	r3, [r3, #24]
 800664c:	2b80      	cmp	r3, #128	@ 0x80
 800664e:	d004      	beq.n	800665a <HAL_TIM_Base_Init+0x16a>
 8006650:	f44f 718d 	mov.w	r1, #282	@ 0x11a
 8006654:	4835      	ldr	r0, [pc, #212]	@ (800672c <HAL_TIM_Base_Init+0x23c>)
 8006656:	f7fb ff6b 	bl	8002530 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006660:	b2db      	uxtb	r3, r3
 8006662:	2b00      	cmp	r3, #0
 8006664:	d106      	bne.n	8006674 <HAL_TIM_Base_Init+0x184>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2200      	movs	r2, #0
 800666a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800666e:	6878      	ldr	r0, [r7, #4]
 8006670:	f7fc fa76 	bl	8002b60 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2202      	movs	r2, #2
 8006678:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681a      	ldr	r2, [r3, #0]
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	3304      	adds	r3, #4
 8006684:	4619      	mov	r1, r3
 8006686:	4610      	mov	r0, r2
 8006688:	f000 ff36 	bl	80074f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2201      	movs	r2, #1
 8006690:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2201      	movs	r2, #1
 8006698:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2201      	movs	r2, #1
 80066a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2201      	movs	r2, #1
 80066a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2201      	movs	r2, #1
 80066b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2201      	movs	r2, #1
 80066b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2201      	movs	r2, #1
 80066c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2201      	movs	r2, #1
 80066c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2201      	movs	r2, #1
 80066d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2201      	movs	r2, #1
 80066d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2201      	movs	r2, #1
 80066e0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2201      	movs	r2, #1
 80066e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80066ec:	2300      	movs	r3, #0
}
 80066ee:	4618      	mov	r0, r3
 80066f0:	3708      	adds	r7, #8
 80066f2:	46bd      	mov	sp, r7
 80066f4:	bd80      	pop	{r7, pc}
 80066f6:	bf00      	nop
 80066f8:	40010000 	.word	0x40010000
 80066fc:	40000400 	.word	0x40000400
 8006700:	40000800 	.word	0x40000800
 8006704:	40000c00 	.word	0x40000c00
 8006708:	40001000 	.word	0x40001000
 800670c:	40001400 	.word	0x40001400
 8006710:	40010400 	.word	0x40010400
 8006714:	40014000 	.word	0x40014000
 8006718:	40014400 	.word	0x40014400
 800671c:	40014800 	.word	0x40014800
 8006720:	40001800 	.word	0x40001800
 8006724:	40001c00 	.word	0x40001c00
 8006728:	40002000 	.word	0x40002000
 800672c:	080108bc 	.word	0x080108bc

08006730 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b082      	sub	sp, #8
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d101      	bne.n	8006742 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800673e:	2301      	movs	r3, #1
 8006740:	e0f5      	b.n	800692e <HAL_TIM_PWM_Init+0x1fe>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	4a7c      	ldr	r2, [pc, #496]	@ (8006938 <HAL_TIM_PWM_Init+0x208>)
 8006748:	4293      	cmp	r3, r2
 800674a:	d045      	beq.n	80067d8 <HAL_TIM_PWM_Init+0xa8>
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006754:	d040      	beq.n	80067d8 <HAL_TIM_PWM_Init+0xa8>
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4a78      	ldr	r2, [pc, #480]	@ (800693c <HAL_TIM_PWM_Init+0x20c>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d03b      	beq.n	80067d8 <HAL_TIM_PWM_Init+0xa8>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	4a76      	ldr	r2, [pc, #472]	@ (8006940 <HAL_TIM_PWM_Init+0x210>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d036      	beq.n	80067d8 <HAL_TIM_PWM_Init+0xa8>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	4a75      	ldr	r2, [pc, #468]	@ (8006944 <HAL_TIM_PWM_Init+0x214>)
 8006770:	4293      	cmp	r3, r2
 8006772:	d031      	beq.n	80067d8 <HAL_TIM_PWM_Init+0xa8>
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4a73      	ldr	r2, [pc, #460]	@ (8006948 <HAL_TIM_PWM_Init+0x218>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d02c      	beq.n	80067d8 <HAL_TIM_PWM_Init+0xa8>
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	4a72      	ldr	r2, [pc, #456]	@ (800694c <HAL_TIM_PWM_Init+0x21c>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d027      	beq.n	80067d8 <HAL_TIM_PWM_Init+0xa8>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	4a70      	ldr	r2, [pc, #448]	@ (8006950 <HAL_TIM_PWM_Init+0x220>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d022      	beq.n	80067d8 <HAL_TIM_PWM_Init+0xa8>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4a6f      	ldr	r2, [pc, #444]	@ (8006954 <HAL_TIM_PWM_Init+0x224>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d01d      	beq.n	80067d8 <HAL_TIM_PWM_Init+0xa8>
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	4a6d      	ldr	r2, [pc, #436]	@ (8006958 <HAL_TIM_PWM_Init+0x228>)
 80067a2:	4293      	cmp	r3, r2
 80067a4:	d018      	beq.n	80067d8 <HAL_TIM_PWM_Init+0xa8>
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	4a6c      	ldr	r2, [pc, #432]	@ (800695c <HAL_TIM_PWM_Init+0x22c>)
 80067ac:	4293      	cmp	r3, r2
 80067ae:	d013      	beq.n	80067d8 <HAL_TIM_PWM_Init+0xa8>
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	4a6a      	ldr	r2, [pc, #424]	@ (8006960 <HAL_TIM_PWM_Init+0x230>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d00e      	beq.n	80067d8 <HAL_TIM_PWM_Init+0xa8>
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	4a69      	ldr	r2, [pc, #420]	@ (8006964 <HAL_TIM_PWM_Init+0x234>)
 80067c0:	4293      	cmp	r3, r2
 80067c2:	d009      	beq.n	80067d8 <HAL_TIM_PWM_Init+0xa8>
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	4a67      	ldr	r2, [pc, #412]	@ (8006968 <HAL_TIM_PWM_Init+0x238>)
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d004      	beq.n	80067d8 <HAL_TIM_PWM_Init+0xa8>
 80067ce:	f240 5133 	movw	r1, #1331	@ 0x533
 80067d2:	4866      	ldr	r0, [pc, #408]	@ (800696c <HAL_TIM_PWM_Init+0x23c>)
 80067d4:	f7fb feac 	bl	8002530 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	689b      	ldr	r3, [r3, #8]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d014      	beq.n	800680a <HAL_TIM_PWM_Init+0xda>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	689b      	ldr	r3, [r3, #8]
 80067e4:	2b10      	cmp	r3, #16
 80067e6:	d010      	beq.n	800680a <HAL_TIM_PWM_Init+0xda>
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	689b      	ldr	r3, [r3, #8]
 80067ec:	2b20      	cmp	r3, #32
 80067ee:	d00c      	beq.n	800680a <HAL_TIM_PWM_Init+0xda>
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	689b      	ldr	r3, [r3, #8]
 80067f4:	2b40      	cmp	r3, #64	@ 0x40
 80067f6:	d008      	beq.n	800680a <HAL_TIM_PWM_Init+0xda>
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	689b      	ldr	r3, [r3, #8]
 80067fc:	2b60      	cmp	r3, #96	@ 0x60
 80067fe:	d004      	beq.n	800680a <HAL_TIM_PWM_Init+0xda>
 8006800:	f240 5134 	movw	r1, #1332	@ 0x534
 8006804:	4859      	ldr	r0, [pc, #356]	@ (800696c <HAL_TIM_PWM_Init+0x23c>)
 8006806:	f7fb fe93 	bl	8002530 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	691b      	ldr	r3, [r3, #16]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d00e      	beq.n	8006830 <HAL_TIM_PWM_Init+0x100>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	691b      	ldr	r3, [r3, #16]
 8006816:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800681a:	d009      	beq.n	8006830 <HAL_TIM_PWM_Init+0x100>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	691b      	ldr	r3, [r3, #16]
 8006820:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006824:	d004      	beq.n	8006830 <HAL_TIM_PWM_Init+0x100>
 8006826:	f240 5135 	movw	r1, #1333	@ 0x535
 800682a:	4850      	ldr	r0, [pc, #320]	@ (800696c <HAL_TIM_PWM_Init+0x23c>)
 800682c:	f7fb fe80 	bl	8002530 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006838:	d004      	beq.n	8006844 <HAL_TIM_PWM_Init+0x114>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	4a41      	ldr	r2, [pc, #260]	@ (8006944 <HAL_TIM_PWM_Init+0x214>)
 8006840:	4293      	cmp	r3, r2
 8006842:	d107      	bne.n	8006854 <HAL_TIM_PWM_Init+0x124>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	68db      	ldr	r3, [r3, #12]
 8006848:	2b00      	cmp	r3, #0
 800684a:	bf14      	ite	ne
 800684c:	2301      	movne	r3, #1
 800684e:	2300      	moveq	r3, #0
 8006850:	b2db      	uxtb	r3, r3
 8006852:	e00e      	b.n	8006872 <HAL_TIM_PWM_Init+0x142>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	68db      	ldr	r3, [r3, #12]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d006      	beq.n	800686a <HAL_TIM_PWM_Init+0x13a>
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	68db      	ldr	r3, [r3, #12]
 8006860:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006864:	d201      	bcs.n	800686a <HAL_TIM_PWM_Init+0x13a>
 8006866:	2301      	movs	r3, #1
 8006868:	e000      	b.n	800686c <HAL_TIM_PWM_Init+0x13c>
 800686a:	2300      	movs	r3, #0
 800686c:	f003 0301 	and.w	r3, r3, #1
 8006870:	b2db      	uxtb	r3, r3
 8006872:	2b00      	cmp	r3, #0
 8006874:	d104      	bne.n	8006880 <HAL_TIM_PWM_Init+0x150>
 8006876:	f240 5136 	movw	r1, #1334	@ 0x536
 800687a:	483c      	ldr	r0, [pc, #240]	@ (800696c <HAL_TIM_PWM_Init+0x23c>)
 800687c:	f7fb fe58 	bl	8002530 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	699b      	ldr	r3, [r3, #24]
 8006884:	2b00      	cmp	r3, #0
 8006886:	d008      	beq.n	800689a <HAL_TIM_PWM_Init+0x16a>
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	699b      	ldr	r3, [r3, #24]
 800688c:	2b80      	cmp	r3, #128	@ 0x80
 800688e:	d004      	beq.n	800689a <HAL_TIM_PWM_Init+0x16a>
 8006890:	f240 5137 	movw	r1, #1335	@ 0x537
 8006894:	4835      	ldr	r0, [pc, #212]	@ (800696c <HAL_TIM_PWM_Init+0x23c>)
 8006896:	f7fb fe4b 	bl	8002530 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80068a0:	b2db      	uxtb	r3, r3
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d106      	bne.n	80068b4 <HAL_TIM_PWM_Init+0x184>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2200      	movs	r2, #0
 80068aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80068ae:	6878      	ldr	r0, [r7, #4]
 80068b0:	f000 f85e 	bl	8006970 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2202      	movs	r2, #2
 80068b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681a      	ldr	r2, [r3, #0]
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	3304      	adds	r3, #4
 80068c4:	4619      	mov	r1, r3
 80068c6:	4610      	mov	r0, r2
 80068c8:	f000 fe16 	bl	80074f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2201      	movs	r2, #1
 80068d0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2201      	movs	r2, #1
 80068d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2201      	movs	r2, #1
 80068e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2201      	movs	r2, #1
 80068e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2201      	movs	r2, #1
 80068f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2201      	movs	r2, #1
 80068f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2201      	movs	r2, #1
 8006900:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	2201      	movs	r2, #1
 8006908:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2201      	movs	r2, #1
 8006910:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2201      	movs	r2, #1
 8006918:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2201      	movs	r2, #1
 8006920:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2201      	movs	r2, #1
 8006928:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800692c:	2300      	movs	r3, #0
}
 800692e:	4618      	mov	r0, r3
 8006930:	3708      	adds	r7, #8
 8006932:	46bd      	mov	sp, r7
 8006934:	bd80      	pop	{r7, pc}
 8006936:	bf00      	nop
 8006938:	40010000 	.word	0x40010000
 800693c:	40000400 	.word	0x40000400
 8006940:	40000800 	.word	0x40000800
 8006944:	40000c00 	.word	0x40000c00
 8006948:	40001000 	.word	0x40001000
 800694c:	40001400 	.word	0x40001400
 8006950:	40010400 	.word	0x40010400
 8006954:	40014000 	.word	0x40014000
 8006958:	40014400 	.word	0x40014400
 800695c:	40014800 	.word	0x40014800
 8006960:	40001800 	.word	0x40001800
 8006964:	40001c00 	.word	0x40001c00
 8006968:	40002000 	.word	0x40002000
 800696c:	080108bc 	.word	0x080108bc

08006970 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006970:	b480      	push	{r7}
 8006972:	b083      	sub	sp, #12
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006978:	bf00      	nop
 800697a:	370c      	adds	r7, #12
 800697c:	46bd      	mov	sp, r7
 800697e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006982:	4770      	bx	lr

08006984 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006984:	b580      	push	{r7, lr}
 8006986:	b086      	sub	sp, #24
 8006988:	af00      	add	r7, sp, #0
 800698a:	60f8      	str	r0, [r7, #12]
 800698c:	60b9      	str	r1, [r7, #8]
 800698e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006990:	2300      	movs	r3, #0
 8006992:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2b00      	cmp	r3, #0
 8006998:	d016      	beq.n	80069c8 <HAL_TIM_PWM_ConfigChannel+0x44>
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2b04      	cmp	r3, #4
 800699e:	d013      	beq.n	80069c8 <HAL_TIM_PWM_ConfigChannel+0x44>
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2b08      	cmp	r3, #8
 80069a4:	d010      	beq.n	80069c8 <HAL_TIM_PWM_ConfigChannel+0x44>
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2b0c      	cmp	r3, #12
 80069aa:	d00d      	beq.n	80069c8 <HAL_TIM_PWM_ConfigChannel+0x44>
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2b10      	cmp	r3, #16
 80069b0:	d00a      	beq.n	80069c8 <HAL_TIM_PWM_ConfigChannel+0x44>
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2b14      	cmp	r3, #20
 80069b6:	d007      	beq.n	80069c8 <HAL_TIM_PWM_ConfigChannel+0x44>
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2b3c      	cmp	r3, #60	@ 0x3c
 80069bc:	d004      	beq.n	80069c8 <HAL_TIM_PWM_ConfigChannel+0x44>
 80069be:	f241 01b3 	movw	r1, #4275	@ 0x10b3
 80069c2:	4895      	ldr	r0, [pc, #596]	@ (8006c18 <HAL_TIM_PWM_ConfigChannel+0x294>)
 80069c4:	f7fb fdb4 	bl	8002530 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	2b60      	cmp	r3, #96	@ 0x60
 80069ce:	d01c      	beq.n	8006a0a <HAL_TIM_PWM_ConfigChannel+0x86>
 80069d0:	68bb      	ldr	r3, [r7, #8]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	2b70      	cmp	r3, #112	@ 0x70
 80069d6:	d018      	beq.n	8006a0a <HAL_TIM_PWM_ConfigChannel+0x86>
 80069d8:	68bb      	ldr	r3, [r7, #8]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	4a8f      	ldr	r2, [pc, #572]	@ (8006c1c <HAL_TIM_PWM_ConfigChannel+0x298>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d013      	beq.n	8006a0a <HAL_TIM_PWM_ConfigChannel+0x86>
 80069e2:	68bb      	ldr	r3, [r7, #8]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	4a8e      	ldr	r2, [pc, #568]	@ (8006c20 <HAL_TIM_PWM_ConfigChannel+0x29c>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d00e      	beq.n	8006a0a <HAL_TIM_PWM_ConfigChannel+0x86>
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4a8c      	ldr	r2, [pc, #560]	@ (8006c24 <HAL_TIM_PWM_ConfigChannel+0x2a0>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d009      	beq.n	8006a0a <HAL_TIM_PWM_ConfigChannel+0x86>
 80069f6:	68bb      	ldr	r3, [r7, #8]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	4a8b      	ldr	r2, [pc, #556]	@ (8006c28 <HAL_TIM_PWM_ConfigChannel+0x2a4>)
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d004      	beq.n	8006a0a <HAL_TIM_PWM_ConfigChannel+0x86>
 8006a00:	f241 01b4 	movw	r1, #4276	@ 0x10b4
 8006a04:	4884      	ldr	r0, [pc, #528]	@ (8006c18 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8006a06:	f7fb fd93 	bl	8002530 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8006a0a:	68bb      	ldr	r3, [r7, #8]
 8006a0c:	689b      	ldr	r3, [r3, #8]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d008      	beq.n	8006a24 <HAL_TIM_PWM_ConfigChannel+0xa0>
 8006a12:	68bb      	ldr	r3, [r7, #8]
 8006a14:	689b      	ldr	r3, [r3, #8]
 8006a16:	2b02      	cmp	r3, #2
 8006a18:	d004      	beq.n	8006a24 <HAL_TIM_PWM_ConfigChannel+0xa0>
 8006a1a:	f241 01b5 	movw	r1, #4277	@ 0x10b5
 8006a1e:	487e      	ldr	r0, [pc, #504]	@ (8006c18 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8006a20:	f7fb fd86 	bl	8002530 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	691b      	ldr	r3, [r3, #16]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d008      	beq.n	8006a3e <HAL_TIM_PWM_ConfigChannel+0xba>
 8006a2c:	68bb      	ldr	r3, [r7, #8]
 8006a2e:	691b      	ldr	r3, [r3, #16]
 8006a30:	2b04      	cmp	r3, #4
 8006a32:	d004      	beq.n	8006a3e <HAL_TIM_PWM_ConfigChannel+0xba>
 8006a34:	f241 01b6 	movw	r1, #4278	@ 0x10b6
 8006a38:	4877      	ldr	r0, [pc, #476]	@ (8006c18 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8006a3a:	f7fb fd79 	bl	8002530 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a44:	2b01      	cmp	r3, #1
 8006a46:	d101      	bne.n	8006a4c <HAL_TIM_PWM_ConfigChannel+0xc8>
 8006a48:	2302      	movs	r3, #2
 8006a4a:	e1f3      	b.n	8006e34 <HAL_TIM_PWM_ConfigChannel+0x4b0>
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	2201      	movs	r2, #1
 8006a50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2b14      	cmp	r3, #20
 8006a58:	f200 81e4 	bhi.w	8006e24 <HAL_TIM_PWM_ConfigChannel+0x4a0>
 8006a5c:	a201      	add	r2, pc, #4	@ (adr r2, 8006a64 <HAL_TIM_PWM_ConfigChannel+0xe0>)
 8006a5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a62:	bf00      	nop
 8006a64:	08006ab9 	.word	0x08006ab9
 8006a68:	08006e25 	.word	0x08006e25
 8006a6c:	08006e25 	.word	0x08006e25
 8006a70:	08006e25 	.word	0x08006e25
 8006a74:	08006b7b 	.word	0x08006b7b
 8006a78:	08006e25 	.word	0x08006e25
 8006a7c:	08006e25 	.word	0x08006e25
 8006a80:	08006e25 	.word	0x08006e25
 8006a84:	08006c59 	.word	0x08006c59
 8006a88:	08006e25 	.word	0x08006e25
 8006a8c:	08006e25 	.word	0x08006e25
 8006a90:	08006e25 	.word	0x08006e25
 8006a94:	08006cdf 	.word	0x08006cdf
 8006a98:	08006e25 	.word	0x08006e25
 8006a9c:	08006e25 	.word	0x08006e25
 8006aa0:	08006e25 	.word	0x08006e25
 8006aa4:	08006d67 	.word	0x08006d67
 8006aa8:	08006e25 	.word	0x08006e25
 8006aac:	08006e25 	.word	0x08006e25
 8006ab0:	08006e25 	.word	0x08006e25
 8006ab4:	08006dc5 	.word	0x08006dc5
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	4a5b      	ldr	r2, [pc, #364]	@ (8006c2c <HAL_TIM_PWM_ConfigChannel+0x2a8>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d03b      	beq.n	8006b3a <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006aca:	d036      	beq.n	8006b3a <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	4a57      	ldr	r2, [pc, #348]	@ (8006c30 <HAL_TIM_PWM_ConfigChannel+0x2ac>)
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d031      	beq.n	8006b3a <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	4a56      	ldr	r2, [pc, #344]	@ (8006c34 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8006adc:	4293      	cmp	r3, r2
 8006ade:	d02c      	beq.n	8006b3a <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	4a54      	ldr	r2, [pc, #336]	@ (8006c38 <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d027      	beq.n	8006b3a <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	4a53      	ldr	r2, [pc, #332]	@ (8006c3c <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d022      	beq.n	8006b3a <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	4a51      	ldr	r2, [pc, #324]	@ (8006c40 <HAL_TIM_PWM_ConfigChannel+0x2bc>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d01d      	beq.n	8006b3a <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	4a50      	ldr	r2, [pc, #320]	@ (8006c44 <HAL_TIM_PWM_ConfigChannel+0x2c0>)
 8006b04:	4293      	cmp	r3, r2
 8006b06:	d018      	beq.n	8006b3a <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	4a4e      	ldr	r2, [pc, #312]	@ (8006c48 <HAL_TIM_PWM_ConfigChannel+0x2c4>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d013      	beq.n	8006b3a <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	4a4d      	ldr	r2, [pc, #308]	@ (8006c4c <HAL_TIM_PWM_ConfigChannel+0x2c8>)
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	d00e      	beq.n	8006b3a <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4a4b      	ldr	r2, [pc, #300]	@ (8006c50 <HAL_TIM_PWM_ConfigChannel+0x2cc>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d009      	beq.n	8006b3a <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	4a4a      	ldr	r2, [pc, #296]	@ (8006c54 <HAL_TIM_PWM_ConfigChannel+0x2d0>)
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d004      	beq.n	8006b3a <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8006b30:	f44f 5186 	mov.w	r1, #4288	@ 0x10c0
 8006b34:	4838      	ldr	r0, [pc, #224]	@ (8006c18 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8006b36:	f7fb fcfb 	bl	8002530 <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	68b9      	ldr	r1, [r7, #8]
 8006b40:	4618      	mov	r0, r3
 8006b42:	f000 fd85 	bl	8007650 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	699a      	ldr	r2, [r3, #24]
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f042 0208 	orr.w	r2, r2, #8
 8006b54:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	699a      	ldr	r2, [r3, #24]
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f022 0204 	bic.w	r2, r2, #4
 8006b64:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	6999      	ldr	r1, [r3, #24]
 8006b6c:	68bb      	ldr	r3, [r7, #8]
 8006b6e:	691a      	ldr	r2, [r3, #16]
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	430a      	orrs	r2, r1
 8006b76:	619a      	str	r2, [r3, #24]
      break;
 8006b78:	e157      	b.n	8006e2a <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	4a2b      	ldr	r2, [pc, #172]	@ (8006c2c <HAL_TIM_PWM_ConfigChannel+0x2a8>)
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d027      	beq.n	8006bd4 <HAL_TIM_PWM_ConfigChannel+0x250>
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b8c:	d022      	beq.n	8006bd4 <HAL_TIM_PWM_ConfigChannel+0x250>
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	4a27      	ldr	r2, [pc, #156]	@ (8006c30 <HAL_TIM_PWM_ConfigChannel+0x2ac>)
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d01d      	beq.n	8006bd4 <HAL_TIM_PWM_ConfigChannel+0x250>
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	4a25      	ldr	r2, [pc, #148]	@ (8006c34 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d018      	beq.n	8006bd4 <HAL_TIM_PWM_ConfigChannel+0x250>
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	4a24      	ldr	r2, [pc, #144]	@ (8006c38 <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	d013      	beq.n	8006bd4 <HAL_TIM_PWM_ConfigChannel+0x250>
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	4a22      	ldr	r2, [pc, #136]	@ (8006c3c <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d00e      	beq.n	8006bd4 <HAL_TIM_PWM_ConfigChannel+0x250>
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	4a21      	ldr	r2, [pc, #132]	@ (8006c40 <HAL_TIM_PWM_ConfigChannel+0x2bc>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d009      	beq.n	8006bd4 <HAL_TIM_PWM_ConfigChannel+0x250>
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	4a21      	ldr	r2, [pc, #132]	@ (8006c4c <HAL_TIM_PWM_ConfigChannel+0x2c8>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d004      	beq.n	8006bd4 <HAL_TIM_PWM_ConfigChannel+0x250>
 8006bca:	f241 01d1 	movw	r1, #4305	@ 0x10d1
 8006bce:	4812      	ldr	r0, [pc, #72]	@ (8006c18 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8006bd0:	f7fb fcae 	bl	8002530 <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	68b9      	ldr	r1, [r7, #8]
 8006bda:	4618      	mov	r0, r3
 8006bdc:	f000 fdd4 	bl	8007788 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	699a      	ldr	r2, [r3, #24]
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006bee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	699a      	ldr	r2, [r3, #24]
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006bfe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	6999      	ldr	r1, [r3, #24]
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	691b      	ldr	r3, [r3, #16]
 8006c0a:	021a      	lsls	r2, r3, #8
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	430a      	orrs	r2, r1
 8006c12:	619a      	str	r2, [r3, #24]
      break;
 8006c14:	e109      	b.n	8006e2a <HAL_TIM_PWM_ConfigChannel+0x4a6>
 8006c16:	bf00      	nop
 8006c18:	080108bc 	.word	0x080108bc
 8006c1c:	00010040 	.word	0x00010040
 8006c20:	00010050 	.word	0x00010050
 8006c24:	00010060 	.word	0x00010060
 8006c28:	00010070 	.word	0x00010070
 8006c2c:	40010000 	.word	0x40010000
 8006c30:	40000400 	.word	0x40000400
 8006c34:	40000800 	.word	0x40000800
 8006c38:	40000c00 	.word	0x40000c00
 8006c3c:	40010400 	.word	0x40010400
 8006c40:	40014000 	.word	0x40014000
 8006c44:	40014400 	.word	0x40014400
 8006c48:	40014800 	.word	0x40014800
 8006c4c:	40001800 	.word	0x40001800
 8006c50:	40001c00 	.word	0x40001c00
 8006c54:	40002000 	.word	0x40002000
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	4a77      	ldr	r2, [pc, #476]	@ (8006e3c <HAL_TIM_PWM_ConfigChannel+0x4b8>)
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d01d      	beq.n	8006c9e <HAL_TIM_PWM_ConfigChannel+0x31a>
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c6a:	d018      	beq.n	8006c9e <HAL_TIM_PWM_ConfigChannel+0x31a>
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	4a73      	ldr	r2, [pc, #460]	@ (8006e40 <HAL_TIM_PWM_ConfigChannel+0x4bc>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d013      	beq.n	8006c9e <HAL_TIM_PWM_ConfigChannel+0x31a>
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	4a72      	ldr	r2, [pc, #456]	@ (8006e44 <HAL_TIM_PWM_ConfigChannel+0x4c0>)
 8006c7c:	4293      	cmp	r3, r2
 8006c7e:	d00e      	beq.n	8006c9e <HAL_TIM_PWM_ConfigChannel+0x31a>
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	4a70      	ldr	r2, [pc, #448]	@ (8006e48 <HAL_TIM_PWM_ConfigChannel+0x4c4>)
 8006c86:	4293      	cmp	r3, r2
 8006c88:	d009      	beq.n	8006c9e <HAL_TIM_PWM_ConfigChannel+0x31a>
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	4a6f      	ldr	r2, [pc, #444]	@ (8006e4c <HAL_TIM_PWM_ConfigChannel+0x4c8>)
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d004      	beq.n	8006c9e <HAL_TIM_PWM_ConfigChannel+0x31a>
 8006c94:	f241 01e2 	movw	r1, #4322	@ 0x10e2
 8006c98:	486d      	ldr	r0, [pc, #436]	@ (8006e50 <HAL_TIM_PWM_ConfigChannel+0x4cc>)
 8006c9a:	f7fb fc49 	bl	8002530 <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	68b9      	ldr	r1, [r7, #8]
 8006ca4:	4618      	mov	r0, r3
 8006ca6:	f000 fe0f 	bl	80078c8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	69da      	ldr	r2, [r3, #28]
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f042 0208 	orr.w	r2, r2, #8
 8006cb8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	69da      	ldr	r2, [r3, #28]
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f022 0204 	bic.w	r2, r2, #4
 8006cc8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	69d9      	ldr	r1, [r3, #28]
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	691a      	ldr	r2, [r3, #16]
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	430a      	orrs	r2, r1
 8006cda:	61da      	str	r2, [r3, #28]
      break;
 8006cdc:	e0a5      	b.n	8006e2a <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	4a56      	ldr	r2, [pc, #344]	@ (8006e3c <HAL_TIM_PWM_ConfigChannel+0x4b8>)
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	d01d      	beq.n	8006d24 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006cf0:	d018      	beq.n	8006d24 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	4a52      	ldr	r2, [pc, #328]	@ (8006e40 <HAL_TIM_PWM_ConfigChannel+0x4bc>)
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d013      	beq.n	8006d24 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	4a50      	ldr	r2, [pc, #320]	@ (8006e44 <HAL_TIM_PWM_ConfigChannel+0x4c0>)
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d00e      	beq.n	8006d24 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	4a4f      	ldr	r2, [pc, #316]	@ (8006e48 <HAL_TIM_PWM_ConfigChannel+0x4c4>)
 8006d0c:	4293      	cmp	r3, r2
 8006d0e:	d009      	beq.n	8006d24 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	4a4d      	ldr	r2, [pc, #308]	@ (8006e4c <HAL_TIM_PWM_ConfigChannel+0x4c8>)
 8006d16:	4293      	cmp	r3, r2
 8006d18:	d004      	beq.n	8006d24 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8006d1a:	f241 01f3 	movw	r1, #4339	@ 0x10f3
 8006d1e:	484c      	ldr	r0, [pc, #304]	@ (8006e50 <HAL_TIM_PWM_ConfigChannel+0x4cc>)
 8006d20:	f7fb fc06 	bl	8002530 <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	68b9      	ldr	r1, [r7, #8]
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	f000 fe6c 	bl	8007a08 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	69da      	ldr	r2, [r3, #28]
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006d3e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	69da      	ldr	r2, [r3, #28]
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006d4e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	69d9      	ldr	r1, [r3, #28]
 8006d56:	68bb      	ldr	r3, [r7, #8]
 8006d58:	691b      	ldr	r3, [r3, #16]
 8006d5a:	021a      	lsls	r2, r3, #8
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	430a      	orrs	r2, r1
 8006d62:	61da      	str	r2, [r3, #28]
      break;
 8006d64:	e061      	b.n	8006e2a <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    case TIM_CHANNEL_5:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	4a34      	ldr	r2, [pc, #208]	@ (8006e3c <HAL_TIM_PWM_ConfigChannel+0x4b8>)
 8006d6c:	4293      	cmp	r3, r2
 8006d6e:	d009      	beq.n	8006d84 <HAL_TIM_PWM_ConfigChannel+0x400>
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	4a35      	ldr	r2, [pc, #212]	@ (8006e4c <HAL_TIM_PWM_ConfigChannel+0x4c8>)
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d004      	beq.n	8006d84 <HAL_TIM_PWM_ConfigChannel+0x400>
 8006d7a:	f241 1104 	movw	r1, #4356	@ 0x1104
 8006d7e:	4834      	ldr	r0, [pc, #208]	@ (8006e50 <HAL_TIM_PWM_ConfigChannel+0x4cc>)
 8006d80:	f7fb fbd6 	bl	8002530 <assert_failed>

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	68b9      	ldr	r1, [r7, #8]
 8006d8a:	4618      	mov	r0, r3
 8006d8c:	f000 fea2 	bl	8007ad4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f042 0208 	orr.w	r2, r2, #8
 8006d9e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f022 0204 	bic.w	r2, r2, #4
 8006dae:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006db6:	68bb      	ldr	r3, [r7, #8]
 8006db8:	691a      	ldr	r2, [r3, #16]
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	430a      	orrs	r2, r1
 8006dc0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006dc2:	e032      	b.n	8006e2a <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    case TIM_CHANNEL_6:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	4a1c      	ldr	r2, [pc, #112]	@ (8006e3c <HAL_TIM_PWM_ConfigChannel+0x4b8>)
 8006dca:	4293      	cmp	r3, r2
 8006dcc:	d009      	beq.n	8006de2 <HAL_TIM_PWM_ConfigChannel+0x45e>
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	4a1e      	ldr	r2, [pc, #120]	@ (8006e4c <HAL_TIM_PWM_ConfigChannel+0x4c8>)
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	d004      	beq.n	8006de2 <HAL_TIM_PWM_ConfigChannel+0x45e>
 8006dd8:	f241 1115 	movw	r1, #4373	@ 0x1115
 8006ddc:	481c      	ldr	r0, [pc, #112]	@ (8006e50 <HAL_TIM_PWM_ConfigChannel+0x4cc>)
 8006dde:	f7fb fba7 	bl	8002530 <assert_failed>

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	68b9      	ldr	r1, [r7, #8]
 8006de8:	4618      	mov	r0, r3
 8006dea:	f000 fec5 	bl	8007b78 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006dfc:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006e0c:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	691b      	ldr	r3, [r3, #16]
 8006e18:	021a      	lsls	r2, r3, #8
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	430a      	orrs	r2, r1
 8006e20:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006e22:	e002      	b.n	8006e2a <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    default:
      status = HAL_ERROR;
 8006e24:	2301      	movs	r3, #1
 8006e26:	75fb      	strb	r3, [r7, #23]
      break;
 8006e28:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006e32:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e34:	4618      	mov	r0, r3
 8006e36:	3718      	adds	r7, #24
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	bd80      	pop	{r7, pc}
 8006e3c:	40010000 	.word	0x40010000
 8006e40:	40000400 	.word	0x40000400
 8006e44:	40000800 	.word	0x40000800
 8006e48:	40000c00 	.word	0x40000c00
 8006e4c:	40010400 	.word	0x40010400
 8006e50:	080108bc 	.word	0x080108bc

08006e54 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b084      	sub	sp, #16
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
 8006e5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006e5e:	2300      	movs	r3, #0
 8006e60:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006e68:	2b01      	cmp	r3, #1
 8006e6a:	d101      	bne.n	8006e70 <HAL_TIM_ConfigClockSource+0x1c>
 8006e6c:	2302      	movs	r3, #2
 8006e6e:	e332      	b.n	80074d6 <HAL_TIM_ConfigClockSource+0x682>
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2201      	movs	r2, #1
 8006e74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2202      	movs	r2, #2
 8006e7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e88:	d029      	beq.n	8006ede <HAL_TIM_ConfigClockSource+0x8a>
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	2b70      	cmp	r3, #112	@ 0x70
 8006e90:	d025      	beq.n	8006ede <HAL_TIM_ConfigClockSource+0x8a>
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e9a:	d020      	beq.n	8006ede <HAL_TIM_ConfigClockSource+0x8a>
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	2b40      	cmp	r3, #64	@ 0x40
 8006ea2:	d01c      	beq.n	8006ede <HAL_TIM_ConfigClockSource+0x8a>
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	2b50      	cmp	r3, #80	@ 0x50
 8006eaa:	d018      	beq.n	8006ede <HAL_TIM_ConfigClockSource+0x8a>
 8006eac:	683b      	ldr	r3, [r7, #0]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	2b60      	cmp	r3, #96	@ 0x60
 8006eb2:	d014      	beq.n	8006ede <HAL_TIM_ConfigClockSource+0x8a>
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d010      	beq.n	8006ede <HAL_TIM_ConfigClockSource+0x8a>
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	2b10      	cmp	r3, #16
 8006ec2:	d00c      	beq.n	8006ede <HAL_TIM_ConfigClockSource+0x8a>
 8006ec4:	683b      	ldr	r3, [r7, #0]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	2b20      	cmp	r3, #32
 8006eca:	d008      	beq.n	8006ede <HAL_TIM_ConfigClockSource+0x8a>
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	2b30      	cmp	r3, #48	@ 0x30
 8006ed2:	d004      	beq.n	8006ede <HAL_TIM_ConfigClockSource+0x8a>
 8006ed4:	f241 5151 	movw	r1, #5457	@ 0x1551
 8006ed8:	4893      	ldr	r0, [pc, #588]	@ (8007128 <HAL_TIM_ConfigClockSource+0x2d4>)
 8006eda:	f7fb fb29 	bl	8002530 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	689b      	ldr	r3, [r3, #8]
 8006ee4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006ee6:	68ba      	ldr	r2, [r7, #8]
 8006ee8:	4b90      	ldr	r3, [pc, #576]	@ (800712c <HAL_TIM_ConfigClockSource+0x2d8>)
 8006eea:	4013      	ands	r3, r2
 8006eec:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006eee:	68bb      	ldr	r3, [r7, #8]
 8006ef0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006ef4:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	68ba      	ldr	r2, [r7, #8]
 8006efc:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f06:	f000 812d 	beq.w	8007164 <HAL_TIM_ConfigClockSource+0x310>
 8006f0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f0e:	f200 82d5 	bhi.w	80074bc <HAL_TIM_ConfigClockSource+0x668>
 8006f12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f16:	d02e      	beq.n	8006f76 <HAL_TIM_ConfigClockSource+0x122>
 8006f18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f1c:	f200 82ce 	bhi.w	80074bc <HAL_TIM_ConfigClockSource+0x668>
 8006f20:	2b70      	cmp	r3, #112	@ 0x70
 8006f22:	f000 8082 	beq.w	800702a <HAL_TIM_ConfigClockSource+0x1d6>
 8006f26:	2b70      	cmp	r3, #112	@ 0x70
 8006f28:	f200 82c8 	bhi.w	80074bc <HAL_TIM_ConfigClockSource+0x668>
 8006f2c:	2b60      	cmp	r3, #96	@ 0x60
 8006f2e:	f000 81e0 	beq.w	80072f2 <HAL_TIM_ConfigClockSource+0x49e>
 8006f32:	2b60      	cmp	r3, #96	@ 0x60
 8006f34:	f200 82c2 	bhi.w	80074bc <HAL_TIM_ConfigClockSource+0x668>
 8006f38:	2b50      	cmp	r3, #80	@ 0x50
 8006f3a:	f000 8184 	beq.w	8007246 <HAL_TIM_ConfigClockSource+0x3f2>
 8006f3e:	2b50      	cmp	r3, #80	@ 0x50
 8006f40:	f200 82bc 	bhi.w	80074bc <HAL_TIM_ConfigClockSource+0x668>
 8006f44:	2b40      	cmp	r3, #64	@ 0x40
 8006f46:	f000 8237 	beq.w	80073b8 <HAL_TIM_ConfigClockSource+0x564>
 8006f4a:	2b40      	cmp	r3, #64	@ 0x40
 8006f4c:	f200 82b6 	bhi.w	80074bc <HAL_TIM_ConfigClockSource+0x668>
 8006f50:	2b30      	cmp	r3, #48	@ 0x30
 8006f52:	f000 8287 	beq.w	8007464 <HAL_TIM_ConfigClockSource+0x610>
 8006f56:	2b30      	cmp	r3, #48	@ 0x30
 8006f58:	f200 82b0 	bhi.w	80074bc <HAL_TIM_ConfigClockSource+0x668>
 8006f5c:	2b20      	cmp	r3, #32
 8006f5e:	f000 8281 	beq.w	8007464 <HAL_TIM_ConfigClockSource+0x610>
 8006f62:	2b20      	cmp	r3, #32
 8006f64:	f200 82aa 	bhi.w	80074bc <HAL_TIM_ConfigClockSource+0x668>
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	f000 827b 	beq.w	8007464 <HAL_TIM_ConfigClockSource+0x610>
 8006f6e:	2b10      	cmp	r3, #16
 8006f70:	f000 8278 	beq.w	8007464 <HAL_TIM_ConfigClockSource+0x610>
 8006f74:	e2a2      	b.n	80074bc <HAL_TIM_ConfigClockSource+0x668>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	4a6d      	ldr	r2, [pc, #436]	@ (8007130 <HAL_TIM_ConfigClockSource+0x2dc>)
 8006f7c:	4293      	cmp	r3, r2
 8006f7e:	f000 82a0 	beq.w	80074c2 <HAL_TIM_ConfigClockSource+0x66e>
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f8a:	f000 829a 	beq.w	80074c2 <HAL_TIM_ConfigClockSource+0x66e>
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	4a68      	ldr	r2, [pc, #416]	@ (8007134 <HAL_TIM_ConfigClockSource+0x2e0>)
 8006f94:	4293      	cmp	r3, r2
 8006f96:	f000 8294 	beq.w	80074c2 <HAL_TIM_ConfigClockSource+0x66e>
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	4a66      	ldr	r2, [pc, #408]	@ (8007138 <HAL_TIM_ConfigClockSource+0x2e4>)
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	f000 828e 	beq.w	80074c2 <HAL_TIM_ConfigClockSource+0x66e>
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	4a64      	ldr	r2, [pc, #400]	@ (800713c <HAL_TIM_ConfigClockSource+0x2e8>)
 8006fac:	4293      	cmp	r3, r2
 8006fae:	f000 8288 	beq.w	80074c2 <HAL_TIM_ConfigClockSource+0x66e>
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	4a62      	ldr	r2, [pc, #392]	@ (8007140 <HAL_TIM_ConfigClockSource+0x2ec>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	f000 8282 	beq.w	80074c2 <HAL_TIM_ConfigClockSource+0x66e>
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	4a60      	ldr	r2, [pc, #384]	@ (8007144 <HAL_TIM_ConfigClockSource+0x2f0>)
 8006fc4:	4293      	cmp	r3, r2
 8006fc6:	f000 827c 	beq.w	80074c2 <HAL_TIM_ConfigClockSource+0x66e>
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	4a5e      	ldr	r2, [pc, #376]	@ (8007148 <HAL_TIM_ConfigClockSource+0x2f4>)
 8006fd0:	4293      	cmp	r3, r2
 8006fd2:	f000 8276 	beq.w	80074c2 <HAL_TIM_ConfigClockSource+0x66e>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	4a5c      	ldr	r2, [pc, #368]	@ (800714c <HAL_TIM_ConfigClockSource+0x2f8>)
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	f000 8270 	beq.w	80074c2 <HAL_TIM_ConfigClockSource+0x66e>
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	4a5a      	ldr	r2, [pc, #360]	@ (8007150 <HAL_TIM_ConfigClockSource+0x2fc>)
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	f000 826a 	beq.w	80074c2 <HAL_TIM_ConfigClockSource+0x66e>
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	4a58      	ldr	r2, [pc, #352]	@ (8007154 <HAL_TIM_ConfigClockSource+0x300>)
 8006ff4:	4293      	cmp	r3, r2
 8006ff6:	f000 8264 	beq.w	80074c2 <HAL_TIM_ConfigClockSource+0x66e>
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	4a56      	ldr	r2, [pc, #344]	@ (8007158 <HAL_TIM_ConfigClockSource+0x304>)
 8007000:	4293      	cmp	r3, r2
 8007002:	f000 825e 	beq.w	80074c2 <HAL_TIM_ConfigClockSource+0x66e>
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	4a54      	ldr	r2, [pc, #336]	@ (800715c <HAL_TIM_ConfigClockSource+0x308>)
 800700c:	4293      	cmp	r3, r2
 800700e:	f000 8258 	beq.w	80074c2 <HAL_TIM_ConfigClockSource+0x66e>
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	4a52      	ldr	r2, [pc, #328]	@ (8007160 <HAL_TIM_ConfigClockSource+0x30c>)
 8007018:	4293      	cmp	r3, r2
 800701a:	f000 8252 	beq.w	80074c2 <HAL_TIM_ConfigClockSource+0x66e>
 800701e:	f241 515d 	movw	r1, #5469	@ 0x155d
 8007022:	4841      	ldr	r0, [pc, #260]	@ (8007128 <HAL_TIM_ConfigClockSource+0x2d4>)
 8007024:	f7fb fa84 	bl	8002530 <assert_failed>
      break;
 8007028:	e24b      	b.n	80074c2 <HAL_TIM_ConfigClockSource+0x66e>
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	4a40      	ldr	r2, [pc, #256]	@ (8007130 <HAL_TIM_ConfigClockSource+0x2dc>)
 8007030:	4293      	cmp	r3, r2
 8007032:	d027      	beq.n	8007084 <HAL_TIM_ConfigClockSource+0x230>
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800703c:	d022      	beq.n	8007084 <HAL_TIM_ConfigClockSource+0x230>
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	4a3c      	ldr	r2, [pc, #240]	@ (8007134 <HAL_TIM_ConfigClockSource+0x2e0>)
 8007044:	4293      	cmp	r3, r2
 8007046:	d01d      	beq.n	8007084 <HAL_TIM_ConfigClockSource+0x230>
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	4a3a      	ldr	r2, [pc, #232]	@ (8007138 <HAL_TIM_ConfigClockSource+0x2e4>)
 800704e:	4293      	cmp	r3, r2
 8007050:	d018      	beq.n	8007084 <HAL_TIM_ConfigClockSource+0x230>
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	4a39      	ldr	r2, [pc, #228]	@ (800713c <HAL_TIM_ConfigClockSource+0x2e8>)
 8007058:	4293      	cmp	r3, r2
 800705a:	d013      	beq.n	8007084 <HAL_TIM_ConfigClockSource+0x230>
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	4a39      	ldr	r2, [pc, #228]	@ (8007148 <HAL_TIM_ConfigClockSource+0x2f4>)
 8007062:	4293      	cmp	r3, r2
 8007064:	d00e      	beq.n	8007084 <HAL_TIM_ConfigClockSource+0x230>
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	4a38      	ldr	r2, [pc, #224]	@ (800714c <HAL_TIM_ConfigClockSource+0x2f8>)
 800706c:	4293      	cmp	r3, r2
 800706e:	d009      	beq.n	8007084 <HAL_TIM_ConfigClockSource+0x230>
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	4a38      	ldr	r2, [pc, #224]	@ (8007158 <HAL_TIM_ConfigClockSource+0x304>)
 8007076:	4293      	cmp	r3, r2
 8007078:	d004      	beq.n	8007084 <HAL_TIM_ConfigClockSource+0x230>
 800707a:	f241 5164 	movw	r1, #5476	@ 0x1564
 800707e:	482a      	ldr	r0, [pc, #168]	@ (8007128 <HAL_TIM_ConfigClockSource+0x2d4>)
 8007080:	f7fb fa56 	bl	8002530 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	689b      	ldr	r3, [r3, #8]
 8007088:	2b00      	cmp	r3, #0
 800708a:	d013      	beq.n	80070b4 <HAL_TIM_ConfigClockSource+0x260>
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	689b      	ldr	r3, [r3, #8]
 8007090:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007094:	d00e      	beq.n	80070b4 <HAL_TIM_ConfigClockSource+0x260>
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	689b      	ldr	r3, [r3, #8]
 800709a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800709e:	d009      	beq.n	80070b4 <HAL_TIM_ConfigClockSource+0x260>
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	689b      	ldr	r3, [r3, #8]
 80070a4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80070a8:	d004      	beq.n	80070b4 <HAL_TIM_ConfigClockSource+0x260>
 80070aa:	f241 5167 	movw	r1, #5479	@ 0x1567
 80070ae:	481e      	ldr	r0, [pc, #120]	@ (8007128 <HAL_TIM_ConfigClockSource+0x2d4>)
 80070b0:	f7fb fa3e 	bl	8002530 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	685b      	ldr	r3, [r3, #4]
 80070b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80070bc:	d014      	beq.n	80070e8 <HAL_TIM_ConfigClockSource+0x294>
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	685b      	ldr	r3, [r3, #4]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d010      	beq.n	80070e8 <HAL_TIM_ConfigClockSource+0x294>
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	685b      	ldr	r3, [r3, #4]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d00c      	beq.n	80070e8 <HAL_TIM_ConfigClockSource+0x294>
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	685b      	ldr	r3, [r3, #4]
 80070d2:	2b02      	cmp	r3, #2
 80070d4:	d008      	beq.n	80070e8 <HAL_TIM_ConfigClockSource+0x294>
 80070d6:	683b      	ldr	r3, [r7, #0]
 80070d8:	685b      	ldr	r3, [r3, #4]
 80070da:	2b0a      	cmp	r3, #10
 80070dc:	d004      	beq.n	80070e8 <HAL_TIM_ConfigClockSource+0x294>
 80070de:	f241 5168 	movw	r1, #5480	@ 0x1568
 80070e2:	4811      	ldr	r0, [pc, #68]	@ (8007128 <HAL_TIM_ConfigClockSource+0x2d4>)
 80070e4:	f7fb fa24 	bl	8002530 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80070e8:	683b      	ldr	r3, [r7, #0]
 80070ea:	68db      	ldr	r3, [r3, #12]
 80070ec:	2b0f      	cmp	r3, #15
 80070ee:	d904      	bls.n	80070fa <HAL_TIM_ConfigClockSource+0x2a6>
 80070f0:	f241 5169 	movw	r1, #5481	@ 0x1569
 80070f4:	480c      	ldr	r0, [pc, #48]	@ (8007128 <HAL_TIM_ConfigClockSource+0x2d4>)
 80070f6:	f7fb fa1b 	bl	8002530 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80070fe:	683b      	ldr	r3, [r7, #0]
 8007100:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007102:	683b      	ldr	r3, [r7, #0]
 8007104:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007106:	683b      	ldr	r3, [r7, #0]
 8007108:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800710a:	f000 fe03 	bl	8007d14 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	689b      	ldr	r3, [r3, #8]
 8007114:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007116:	68bb      	ldr	r3, [r7, #8]
 8007118:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800711c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	68ba      	ldr	r2, [r7, #8]
 8007124:	609a      	str	r2, [r3, #8]
      break;
 8007126:	e1cd      	b.n	80074c4 <HAL_TIM_ConfigClockSource+0x670>
 8007128:	080108bc 	.word	0x080108bc
 800712c:	fffeff88 	.word	0xfffeff88
 8007130:	40010000 	.word	0x40010000
 8007134:	40000400 	.word	0x40000400
 8007138:	40000800 	.word	0x40000800
 800713c:	40000c00 	.word	0x40000c00
 8007140:	40001000 	.word	0x40001000
 8007144:	40001400 	.word	0x40001400
 8007148:	40010400 	.word	0x40010400
 800714c:	40014000 	.word	0x40014000
 8007150:	40014400 	.word	0x40014400
 8007154:	40014800 	.word	0x40014800
 8007158:	40001800 	.word	0x40001800
 800715c:	40001c00 	.word	0x40001c00
 8007160:	40002000 	.word	0x40002000
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	4a8d      	ldr	r2, [pc, #564]	@ (80073a0 <HAL_TIM_ConfigClockSource+0x54c>)
 800716a:	4293      	cmp	r3, r2
 800716c:	d01d      	beq.n	80071aa <HAL_TIM_ConfigClockSource+0x356>
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007176:	d018      	beq.n	80071aa <HAL_TIM_ConfigClockSource+0x356>
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	4a89      	ldr	r2, [pc, #548]	@ (80073a4 <HAL_TIM_ConfigClockSource+0x550>)
 800717e:	4293      	cmp	r3, r2
 8007180:	d013      	beq.n	80071aa <HAL_TIM_ConfigClockSource+0x356>
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	4a88      	ldr	r2, [pc, #544]	@ (80073a8 <HAL_TIM_ConfigClockSource+0x554>)
 8007188:	4293      	cmp	r3, r2
 800718a:	d00e      	beq.n	80071aa <HAL_TIM_ConfigClockSource+0x356>
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	4a86      	ldr	r2, [pc, #536]	@ (80073ac <HAL_TIM_ConfigClockSource+0x558>)
 8007192:	4293      	cmp	r3, r2
 8007194:	d009      	beq.n	80071aa <HAL_TIM_ConfigClockSource+0x356>
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	4a85      	ldr	r2, [pc, #532]	@ (80073b0 <HAL_TIM_ConfigClockSource+0x55c>)
 800719c:	4293      	cmp	r3, r2
 800719e:	d004      	beq.n	80071aa <HAL_TIM_ConfigClockSource+0x356>
 80071a0:	f241 517c 	movw	r1, #5500	@ 0x157c
 80071a4:	4883      	ldr	r0, [pc, #524]	@ (80073b4 <HAL_TIM_ConfigClockSource+0x560>)
 80071a6:	f7fb f9c3 	bl	8002530 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	689b      	ldr	r3, [r3, #8]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d013      	beq.n	80071da <HAL_TIM_ConfigClockSource+0x386>
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	689b      	ldr	r3, [r3, #8]
 80071b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80071ba:	d00e      	beq.n	80071da <HAL_TIM_ConfigClockSource+0x386>
 80071bc:	683b      	ldr	r3, [r7, #0]
 80071be:	689b      	ldr	r3, [r3, #8]
 80071c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80071c4:	d009      	beq.n	80071da <HAL_TIM_ConfigClockSource+0x386>
 80071c6:	683b      	ldr	r3, [r7, #0]
 80071c8:	689b      	ldr	r3, [r3, #8]
 80071ca:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80071ce:	d004      	beq.n	80071da <HAL_TIM_ConfigClockSource+0x386>
 80071d0:	f241 517f 	movw	r1, #5503	@ 0x157f
 80071d4:	4877      	ldr	r0, [pc, #476]	@ (80073b4 <HAL_TIM_ConfigClockSource+0x560>)
 80071d6:	f7fb f9ab 	bl	8002530 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80071da:	683b      	ldr	r3, [r7, #0]
 80071dc:	685b      	ldr	r3, [r3, #4]
 80071de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80071e2:	d014      	beq.n	800720e <HAL_TIM_ConfigClockSource+0x3ba>
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	685b      	ldr	r3, [r3, #4]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d010      	beq.n	800720e <HAL_TIM_ConfigClockSource+0x3ba>
 80071ec:	683b      	ldr	r3, [r7, #0]
 80071ee:	685b      	ldr	r3, [r3, #4]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d00c      	beq.n	800720e <HAL_TIM_ConfigClockSource+0x3ba>
 80071f4:	683b      	ldr	r3, [r7, #0]
 80071f6:	685b      	ldr	r3, [r3, #4]
 80071f8:	2b02      	cmp	r3, #2
 80071fa:	d008      	beq.n	800720e <HAL_TIM_ConfigClockSource+0x3ba>
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	685b      	ldr	r3, [r3, #4]
 8007200:	2b0a      	cmp	r3, #10
 8007202:	d004      	beq.n	800720e <HAL_TIM_ConfigClockSource+0x3ba>
 8007204:	f44f 51ac 	mov.w	r1, #5504	@ 0x1580
 8007208:	486a      	ldr	r0, [pc, #424]	@ (80073b4 <HAL_TIM_ConfigClockSource+0x560>)
 800720a:	f7fb f991 	bl	8002530 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800720e:	683b      	ldr	r3, [r7, #0]
 8007210:	68db      	ldr	r3, [r3, #12]
 8007212:	2b0f      	cmp	r3, #15
 8007214:	d904      	bls.n	8007220 <HAL_TIM_ConfigClockSource+0x3cc>
 8007216:	f241 5181 	movw	r1, #5505	@ 0x1581
 800721a:	4866      	ldr	r0, [pc, #408]	@ (80073b4 <HAL_TIM_ConfigClockSource+0x560>)
 800721c:	f7fb f988 	bl	8002530 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007228:	683b      	ldr	r3, [r7, #0]
 800722a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800722c:	683b      	ldr	r3, [r7, #0]
 800722e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007230:	f000 fd70 	bl	8007d14 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	689a      	ldr	r2, [r3, #8]
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007242:	609a      	str	r2, [r3, #8]
      break;
 8007244:	e13e      	b.n	80074c4 <HAL_TIM_ConfigClockSource+0x670>
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	4a55      	ldr	r2, [pc, #340]	@ (80073a0 <HAL_TIM_ConfigClockSource+0x54c>)
 800724c:	4293      	cmp	r3, r2
 800724e:	d01d      	beq.n	800728c <HAL_TIM_ConfigClockSource+0x438>
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007258:	d018      	beq.n	800728c <HAL_TIM_ConfigClockSource+0x438>
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	4a51      	ldr	r2, [pc, #324]	@ (80073a4 <HAL_TIM_ConfigClockSource+0x550>)
 8007260:	4293      	cmp	r3, r2
 8007262:	d013      	beq.n	800728c <HAL_TIM_ConfigClockSource+0x438>
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	4a4f      	ldr	r2, [pc, #316]	@ (80073a8 <HAL_TIM_ConfigClockSource+0x554>)
 800726a:	4293      	cmp	r3, r2
 800726c:	d00e      	beq.n	800728c <HAL_TIM_ConfigClockSource+0x438>
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	4a4e      	ldr	r2, [pc, #312]	@ (80073ac <HAL_TIM_ConfigClockSource+0x558>)
 8007274:	4293      	cmp	r3, r2
 8007276:	d009      	beq.n	800728c <HAL_TIM_ConfigClockSource+0x438>
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	4a4c      	ldr	r2, [pc, #304]	@ (80073b0 <HAL_TIM_ConfigClockSource+0x55c>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d004      	beq.n	800728c <HAL_TIM_ConfigClockSource+0x438>
 8007282:	f241 5190 	movw	r1, #5520	@ 0x1590
 8007286:	484b      	ldr	r0, [pc, #300]	@ (80073b4 <HAL_TIM_ConfigClockSource+0x560>)
 8007288:	f7fb f952 	bl	8002530 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	685b      	ldr	r3, [r3, #4]
 8007290:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007294:	d014      	beq.n	80072c0 <HAL_TIM_ConfigClockSource+0x46c>
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	685b      	ldr	r3, [r3, #4]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d010      	beq.n	80072c0 <HAL_TIM_ConfigClockSource+0x46c>
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	685b      	ldr	r3, [r3, #4]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d00c      	beq.n	80072c0 <HAL_TIM_ConfigClockSource+0x46c>
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	685b      	ldr	r3, [r3, #4]
 80072aa:	2b02      	cmp	r3, #2
 80072ac:	d008      	beq.n	80072c0 <HAL_TIM_ConfigClockSource+0x46c>
 80072ae:	683b      	ldr	r3, [r7, #0]
 80072b0:	685b      	ldr	r3, [r3, #4]
 80072b2:	2b0a      	cmp	r3, #10
 80072b4:	d004      	beq.n	80072c0 <HAL_TIM_ConfigClockSource+0x46c>
 80072b6:	f241 5193 	movw	r1, #5523	@ 0x1593
 80072ba:	483e      	ldr	r0, [pc, #248]	@ (80073b4 <HAL_TIM_ConfigClockSource+0x560>)
 80072bc:	f7fb f938 	bl	8002530 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80072c0:	683b      	ldr	r3, [r7, #0]
 80072c2:	68db      	ldr	r3, [r3, #12]
 80072c4:	2b0f      	cmp	r3, #15
 80072c6:	d904      	bls.n	80072d2 <HAL_TIM_ConfigClockSource+0x47e>
 80072c8:	f241 5194 	movw	r1, #5524	@ 0x1594
 80072cc:	4839      	ldr	r0, [pc, #228]	@ (80073b4 <HAL_TIM_ConfigClockSource+0x560>)
 80072ce:	f7fb f92f 	bl	8002530 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80072da:	683b      	ldr	r3, [r7, #0]
 80072dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80072de:	461a      	mov	r2, r3
 80072e0:	f000 fc9e 	bl	8007c20 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	2150      	movs	r1, #80	@ 0x50
 80072ea:	4618      	mov	r0, r3
 80072ec:	f000 fcf7 	bl	8007cde <TIM_ITRx_SetConfig>
      break;
 80072f0:	e0e8      	b.n	80074c4 <HAL_TIM_ConfigClockSource+0x670>
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	4a2a      	ldr	r2, [pc, #168]	@ (80073a0 <HAL_TIM_ConfigClockSource+0x54c>)
 80072f8:	4293      	cmp	r3, r2
 80072fa:	d01d      	beq.n	8007338 <HAL_TIM_ConfigClockSource+0x4e4>
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007304:	d018      	beq.n	8007338 <HAL_TIM_ConfigClockSource+0x4e4>
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	4a26      	ldr	r2, [pc, #152]	@ (80073a4 <HAL_TIM_ConfigClockSource+0x550>)
 800730c:	4293      	cmp	r3, r2
 800730e:	d013      	beq.n	8007338 <HAL_TIM_ConfigClockSource+0x4e4>
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	4a24      	ldr	r2, [pc, #144]	@ (80073a8 <HAL_TIM_ConfigClockSource+0x554>)
 8007316:	4293      	cmp	r3, r2
 8007318:	d00e      	beq.n	8007338 <HAL_TIM_ConfigClockSource+0x4e4>
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	4a23      	ldr	r2, [pc, #140]	@ (80073ac <HAL_TIM_ConfigClockSource+0x558>)
 8007320:	4293      	cmp	r3, r2
 8007322:	d009      	beq.n	8007338 <HAL_TIM_ConfigClockSource+0x4e4>
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	4a21      	ldr	r2, [pc, #132]	@ (80073b0 <HAL_TIM_ConfigClockSource+0x55c>)
 800732a:	4293      	cmp	r3, r2
 800732c:	d004      	beq.n	8007338 <HAL_TIM_ConfigClockSource+0x4e4>
 800732e:	f44f 51ad 	mov.w	r1, #5536	@ 0x15a0
 8007332:	4820      	ldr	r0, [pc, #128]	@ (80073b4 <HAL_TIM_ConfigClockSource+0x560>)
 8007334:	f7fb f8fc 	bl	8002530 <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8007338:	683b      	ldr	r3, [r7, #0]
 800733a:	685b      	ldr	r3, [r3, #4]
 800733c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007340:	d014      	beq.n	800736c <HAL_TIM_ConfigClockSource+0x518>
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	685b      	ldr	r3, [r3, #4]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d010      	beq.n	800736c <HAL_TIM_ConfigClockSource+0x518>
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	685b      	ldr	r3, [r3, #4]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d00c      	beq.n	800736c <HAL_TIM_ConfigClockSource+0x518>
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	685b      	ldr	r3, [r3, #4]
 8007356:	2b02      	cmp	r3, #2
 8007358:	d008      	beq.n	800736c <HAL_TIM_ConfigClockSource+0x518>
 800735a:	683b      	ldr	r3, [r7, #0]
 800735c:	685b      	ldr	r3, [r3, #4]
 800735e:	2b0a      	cmp	r3, #10
 8007360:	d004      	beq.n	800736c <HAL_TIM_ConfigClockSource+0x518>
 8007362:	f241 51a3 	movw	r1, #5539	@ 0x15a3
 8007366:	4813      	ldr	r0, [pc, #76]	@ (80073b4 <HAL_TIM_ConfigClockSource+0x560>)
 8007368:	f7fb f8e2 	bl	8002530 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	68db      	ldr	r3, [r3, #12]
 8007370:	2b0f      	cmp	r3, #15
 8007372:	d904      	bls.n	800737e <HAL_TIM_ConfigClockSource+0x52a>
 8007374:	f241 51a4 	movw	r1, #5540	@ 0x15a4
 8007378:	480e      	ldr	r0, [pc, #56]	@ (80073b4 <HAL_TIM_ConfigClockSource+0x560>)
 800737a:	f7fb f8d9 	bl	8002530 <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007382:	683b      	ldr	r3, [r7, #0]
 8007384:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800738a:	461a      	mov	r2, r3
 800738c:	f000 fc77 	bl	8007c7e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	2160      	movs	r1, #96	@ 0x60
 8007396:	4618      	mov	r0, r3
 8007398:	f000 fca1 	bl	8007cde <TIM_ITRx_SetConfig>
      break;
 800739c:	e092      	b.n	80074c4 <HAL_TIM_ConfigClockSource+0x670>
 800739e:	bf00      	nop
 80073a0:	40010000 	.word	0x40010000
 80073a4:	40000400 	.word	0x40000400
 80073a8:	40000800 	.word	0x40000800
 80073ac:	40000c00 	.word	0x40000c00
 80073b0:	40010400 	.word	0x40010400
 80073b4:	080108bc 	.word	0x080108bc
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	4a48      	ldr	r2, [pc, #288]	@ (80074e0 <HAL_TIM_ConfigClockSource+0x68c>)
 80073be:	4293      	cmp	r3, r2
 80073c0:	d01d      	beq.n	80073fe <HAL_TIM_ConfigClockSource+0x5aa>
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073ca:	d018      	beq.n	80073fe <HAL_TIM_ConfigClockSource+0x5aa>
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	4a44      	ldr	r2, [pc, #272]	@ (80074e4 <HAL_TIM_ConfigClockSource+0x690>)
 80073d2:	4293      	cmp	r3, r2
 80073d4:	d013      	beq.n	80073fe <HAL_TIM_ConfigClockSource+0x5aa>
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	4a43      	ldr	r2, [pc, #268]	@ (80074e8 <HAL_TIM_ConfigClockSource+0x694>)
 80073dc:	4293      	cmp	r3, r2
 80073de:	d00e      	beq.n	80073fe <HAL_TIM_ConfigClockSource+0x5aa>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	4a41      	ldr	r2, [pc, #260]	@ (80074ec <HAL_TIM_ConfigClockSource+0x698>)
 80073e6:	4293      	cmp	r3, r2
 80073e8:	d009      	beq.n	80073fe <HAL_TIM_ConfigClockSource+0x5aa>
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	4a40      	ldr	r2, [pc, #256]	@ (80074f0 <HAL_TIM_ConfigClockSource+0x69c>)
 80073f0:	4293      	cmp	r3, r2
 80073f2:	d004      	beq.n	80073fe <HAL_TIM_ConfigClockSource+0x5aa>
 80073f4:	f241 51b0 	movw	r1, #5552	@ 0x15b0
 80073f8:	483e      	ldr	r0, [pc, #248]	@ (80074f4 <HAL_TIM_ConfigClockSource+0x6a0>)
 80073fa:	f7fb f899 	bl	8002530 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80073fe:	683b      	ldr	r3, [r7, #0]
 8007400:	685b      	ldr	r3, [r3, #4]
 8007402:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007406:	d014      	beq.n	8007432 <HAL_TIM_ConfigClockSource+0x5de>
 8007408:	683b      	ldr	r3, [r7, #0]
 800740a:	685b      	ldr	r3, [r3, #4]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d010      	beq.n	8007432 <HAL_TIM_ConfigClockSource+0x5de>
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	685b      	ldr	r3, [r3, #4]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d00c      	beq.n	8007432 <HAL_TIM_ConfigClockSource+0x5de>
 8007418:	683b      	ldr	r3, [r7, #0]
 800741a:	685b      	ldr	r3, [r3, #4]
 800741c:	2b02      	cmp	r3, #2
 800741e:	d008      	beq.n	8007432 <HAL_TIM_ConfigClockSource+0x5de>
 8007420:	683b      	ldr	r3, [r7, #0]
 8007422:	685b      	ldr	r3, [r3, #4]
 8007424:	2b0a      	cmp	r3, #10
 8007426:	d004      	beq.n	8007432 <HAL_TIM_ConfigClockSource+0x5de>
 8007428:	f241 51b3 	movw	r1, #5555	@ 0x15b3
 800742c:	4831      	ldr	r0, [pc, #196]	@ (80074f4 <HAL_TIM_ConfigClockSource+0x6a0>)
 800742e:	f7fb f87f 	bl	8002530 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8007432:	683b      	ldr	r3, [r7, #0]
 8007434:	68db      	ldr	r3, [r3, #12]
 8007436:	2b0f      	cmp	r3, #15
 8007438:	d904      	bls.n	8007444 <HAL_TIM_ConfigClockSource+0x5f0>
 800743a:	f241 51b4 	movw	r1, #5556	@ 0x15b4
 800743e:	482d      	ldr	r0, [pc, #180]	@ (80074f4 <HAL_TIM_ConfigClockSource+0x6a0>)
 8007440:	f7fb f876 	bl	8002530 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007450:	461a      	mov	r2, r3
 8007452:	f000 fbe5 	bl	8007c20 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	2140      	movs	r1, #64	@ 0x40
 800745c:	4618      	mov	r0, r3
 800745e:	f000 fc3e 	bl	8007cde <TIM_ITRx_SetConfig>
      break;
 8007462:	e02f      	b.n	80074c4 <HAL_TIM_ConfigClockSource+0x670>
    case TIM_CLOCKSOURCE_ITR1:
    case TIM_CLOCKSOURCE_ITR2:
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	4a1d      	ldr	r2, [pc, #116]	@ (80074e0 <HAL_TIM_ConfigClockSource+0x68c>)
 800746a:	4293      	cmp	r3, r2
 800746c:	d01d      	beq.n	80074aa <HAL_TIM_ConfigClockSource+0x656>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007476:	d018      	beq.n	80074aa <HAL_TIM_ConfigClockSource+0x656>
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	4a19      	ldr	r2, [pc, #100]	@ (80074e4 <HAL_TIM_ConfigClockSource+0x690>)
 800747e:	4293      	cmp	r3, r2
 8007480:	d013      	beq.n	80074aa <HAL_TIM_ConfigClockSource+0x656>
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	4a18      	ldr	r2, [pc, #96]	@ (80074e8 <HAL_TIM_ConfigClockSource+0x694>)
 8007488:	4293      	cmp	r3, r2
 800748a:	d00e      	beq.n	80074aa <HAL_TIM_ConfigClockSource+0x656>
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	4a16      	ldr	r2, [pc, #88]	@ (80074ec <HAL_TIM_ConfigClockSource+0x698>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d009      	beq.n	80074aa <HAL_TIM_ConfigClockSource+0x656>
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	4a15      	ldr	r2, [pc, #84]	@ (80074f0 <HAL_TIM_ConfigClockSource+0x69c>)
 800749c:	4293      	cmp	r3, r2
 800749e:	d004      	beq.n	80074aa <HAL_TIM_ConfigClockSource+0x656>
 80074a0:	f241 51c3 	movw	r1, #5571	@ 0x15c3
 80074a4:	4813      	ldr	r0, [pc, #76]	@ (80074f4 <HAL_TIM_ConfigClockSource+0x6a0>)
 80074a6:	f7fb f843 	bl	8002530 <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681a      	ldr	r2, [r3, #0]
 80074ae:	683b      	ldr	r3, [r7, #0]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	4619      	mov	r1, r3
 80074b4:	4610      	mov	r0, r2
 80074b6:	f000 fc12 	bl	8007cde <TIM_ITRx_SetConfig>
      break;
 80074ba:	e003      	b.n	80074c4 <HAL_TIM_ConfigClockSource+0x670>
    }

    default:
      status = HAL_ERROR;
 80074bc:	2301      	movs	r3, #1
 80074be:	73fb      	strb	r3, [r7, #15]
      break;
 80074c0:	e000      	b.n	80074c4 <HAL_TIM_ConfigClockSource+0x670>
      break;
 80074c2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2201      	movs	r2, #1
 80074c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2200      	movs	r2, #0
 80074d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80074d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80074d6:	4618      	mov	r0, r3
 80074d8:	3710      	adds	r7, #16
 80074da:	46bd      	mov	sp, r7
 80074dc:	bd80      	pop	{r7, pc}
 80074de:	bf00      	nop
 80074e0:	40010000 	.word	0x40010000
 80074e4:	40000400 	.word	0x40000400
 80074e8:	40000800 	.word	0x40000800
 80074ec:	40000c00 	.word	0x40000c00
 80074f0:	40010400 	.word	0x40010400
 80074f4:	080108bc 	.word	0x080108bc

080074f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80074f8:	b480      	push	{r7}
 80074fa:	b085      	sub	sp, #20
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
 8007500:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	4a46      	ldr	r2, [pc, #280]	@ (8007624 <TIM_Base_SetConfig+0x12c>)
 800750c:	4293      	cmp	r3, r2
 800750e:	d013      	beq.n	8007538 <TIM_Base_SetConfig+0x40>
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007516:	d00f      	beq.n	8007538 <TIM_Base_SetConfig+0x40>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	4a43      	ldr	r2, [pc, #268]	@ (8007628 <TIM_Base_SetConfig+0x130>)
 800751c:	4293      	cmp	r3, r2
 800751e:	d00b      	beq.n	8007538 <TIM_Base_SetConfig+0x40>
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	4a42      	ldr	r2, [pc, #264]	@ (800762c <TIM_Base_SetConfig+0x134>)
 8007524:	4293      	cmp	r3, r2
 8007526:	d007      	beq.n	8007538 <TIM_Base_SetConfig+0x40>
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	4a41      	ldr	r2, [pc, #260]	@ (8007630 <TIM_Base_SetConfig+0x138>)
 800752c:	4293      	cmp	r3, r2
 800752e:	d003      	beq.n	8007538 <TIM_Base_SetConfig+0x40>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	4a40      	ldr	r2, [pc, #256]	@ (8007634 <TIM_Base_SetConfig+0x13c>)
 8007534:	4293      	cmp	r3, r2
 8007536:	d108      	bne.n	800754a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800753e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	685b      	ldr	r3, [r3, #4]
 8007544:	68fa      	ldr	r2, [r7, #12]
 8007546:	4313      	orrs	r3, r2
 8007548:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	4a35      	ldr	r2, [pc, #212]	@ (8007624 <TIM_Base_SetConfig+0x12c>)
 800754e:	4293      	cmp	r3, r2
 8007550:	d02b      	beq.n	80075aa <TIM_Base_SetConfig+0xb2>
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007558:	d027      	beq.n	80075aa <TIM_Base_SetConfig+0xb2>
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	4a32      	ldr	r2, [pc, #200]	@ (8007628 <TIM_Base_SetConfig+0x130>)
 800755e:	4293      	cmp	r3, r2
 8007560:	d023      	beq.n	80075aa <TIM_Base_SetConfig+0xb2>
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	4a31      	ldr	r2, [pc, #196]	@ (800762c <TIM_Base_SetConfig+0x134>)
 8007566:	4293      	cmp	r3, r2
 8007568:	d01f      	beq.n	80075aa <TIM_Base_SetConfig+0xb2>
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	4a30      	ldr	r2, [pc, #192]	@ (8007630 <TIM_Base_SetConfig+0x138>)
 800756e:	4293      	cmp	r3, r2
 8007570:	d01b      	beq.n	80075aa <TIM_Base_SetConfig+0xb2>
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	4a2f      	ldr	r2, [pc, #188]	@ (8007634 <TIM_Base_SetConfig+0x13c>)
 8007576:	4293      	cmp	r3, r2
 8007578:	d017      	beq.n	80075aa <TIM_Base_SetConfig+0xb2>
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	4a2e      	ldr	r2, [pc, #184]	@ (8007638 <TIM_Base_SetConfig+0x140>)
 800757e:	4293      	cmp	r3, r2
 8007580:	d013      	beq.n	80075aa <TIM_Base_SetConfig+0xb2>
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	4a2d      	ldr	r2, [pc, #180]	@ (800763c <TIM_Base_SetConfig+0x144>)
 8007586:	4293      	cmp	r3, r2
 8007588:	d00f      	beq.n	80075aa <TIM_Base_SetConfig+0xb2>
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	4a2c      	ldr	r2, [pc, #176]	@ (8007640 <TIM_Base_SetConfig+0x148>)
 800758e:	4293      	cmp	r3, r2
 8007590:	d00b      	beq.n	80075aa <TIM_Base_SetConfig+0xb2>
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	4a2b      	ldr	r2, [pc, #172]	@ (8007644 <TIM_Base_SetConfig+0x14c>)
 8007596:	4293      	cmp	r3, r2
 8007598:	d007      	beq.n	80075aa <TIM_Base_SetConfig+0xb2>
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	4a2a      	ldr	r2, [pc, #168]	@ (8007648 <TIM_Base_SetConfig+0x150>)
 800759e:	4293      	cmp	r3, r2
 80075a0:	d003      	beq.n	80075aa <TIM_Base_SetConfig+0xb2>
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	4a29      	ldr	r2, [pc, #164]	@ (800764c <TIM_Base_SetConfig+0x154>)
 80075a6:	4293      	cmp	r3, r2
 80075a8:	d108      	bne.n	80075bc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80075b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80075b2:	683b      	ldr	r3, [r7, #0]
 80075b4:	68db      	ldr	r3, [r3, #12]
 80075b6:	68fa      	ldr	r2, [r7, #12]
 80075b8:	4313      	orrs	r3, r2
 80075ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80075c2:	683b      	ldr	r3, [r7, #0]
 80075c4:	695b      	ldr	r3, [r3, #20]
 80075c6:	4313      	orrs	r3, r2
 80075c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	68fa      	ldr	r2, [r7, #12]
 80075ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80075d0:	683b      	ldr	r3, [r7, #0]
 80075d2:	689a      	ldr	r2, [r3, #8]
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80075d8:	683b      	ldr	r3, [r7, #0]
 80075da:	681a      	ldr	r2, [r3, #0]
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	4a10      	ldr	r2, [pc, #64]	@ (8007624 <TIM_Base_SetConfig+0x12c>)
 80075e4:	4293      	cmp	r3, r2
 80075e6:	d003      	beq.n	80075f0 <TIM_Base_SetConfig+0xf8>
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	4a12      	ldr	r2, [pc, #72]	@ (8007634 <TIM_Base_SetConfig+0x13c>)
 80075ec:	4293      	cmp	r3, r2
 80075ee:	d103      	bne.n	80075f8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	691a      	ldr	r2, [r3, #16]
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2201      	movs	r2, #1
 80075fc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	691b      	ldr	r3, [r3, #16]
 8007602:	f003 0301 	and.w	r3, r3, #1
 8007606:	2b01      	cmp	r3, #1
 8007608:	d105      	bne.n	8007616 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	691b      	ldr	r3, [r3, #16]
 800760e:	f023 0201 	bic.w	r2, r3, #1
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	611a      	str	r2, [r3, #16]
  }
}
 8007616:	bf00      	nop
 8007618:	3714      	adds	r7, #20
 800761a:	46bd      	mov	sp, r7
 800761c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007620:	4770      	bx	lr
 8007622:	bf00      	nop
 8007624:	40010000 	.word	0x40010000
 8007628:	40000400 	.word	0x40000400
 800762c:	40000800 	.word	0x40000800
 8007630:	40000c00 	.word	0x40000c00
 8007634:	40010400 	.word	0x40010400
 8007638:	40014000 	.word	0x40014000
 800763c:	40014400 	.word	0x40014400
 8007640:	40014800 	.word	0x40014800
 8007644:	40001800 	.word	0x40001800
 8007648:	40001c00 	.word	0x40001c00
 800764c:	40002000 	.word	0x40002000

08007650 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007650:	b580      	push	{r7, lr}
 8007652:	b086      	sub	sp, #24
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
 8007658:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	6a1b      	ldr	r3, [r3, #32]
 800765e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	6a1b      	ldr	r3, [r3, #32]
 8007664:	f023 0201 	bic.w	r2, r3, #1
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	685b      	ldr	r3, [r3, #4]
 8007670:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	699b      	ldr	r3, [r3, #24]
 8007676:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007678:	68fa      	ldr	r2, [r7, #12]
 800767a:	4b3f      	ldr	r3, [pc, #252]	@ (8007778 <TIM_OC1_SetConfig+0x128>)
 800767c:	4013      	ands	r3, r2
 800767e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	f023 0303 	bic.w	r3, r3, #3
 8007686:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007688:	683b      	ldr	r3, [r7, #0]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	68fa      	ldr	r2, [r7, #12]
 800768e:	4313      	orrs	r3, r2
 8007690:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007692:	697b      	ldr	r3, [r7, #20]
 8007694:	f023 0302 	bic.w	r3, r3, #2
 8007698:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	689b      	ldr	r3, [r3, #8]
 800769e:	697a      	ldr	r2, [r7, #20]
 80076a0:	4313      	orrs	r3, r2
 80076a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	4a35      	ldr	r2, [pc, #212]	@ (800777c <TIM_OC1_SetConfig+0x12c>)
 80076a8:	4293      	cmp	r3, r2
 80076aa:	d003      	beq.n	80076b4 <TIM_OC1_SetConfig+0x64>
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	4a34      	ldr	r2, [pc, #208]	@ (8007780 <TIM_OC1_SetConfig+0x130>)
 80076b0:	4293      	cmp	r3, r2
 80076b2:	d119      	bne.n	80076e8 <TIM_OC1_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80076b4:	683b      	ldr	r3, [r7, #0]
 80076b6:	68db      	ldr	r3, [r3, #12]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d008      	beq.n	80076ce <TIM_OC1_SetConfig+0x7e>
 80076bc:	683b      	ldr	r3, [r7, #0]
 80076be:	68db      	ldr	r3, [r3, #12]
 80076c0:	2b08      	cmp	r3, #8
 80076c2:	d004      	beq.n	80076ce <TIM_OC1_SetConfig+0x7e>
 80076c4:	f641 3169 	movw	r1, #7017	@ 0x1b69
 80076c8:	482e      	ldr	r0, [pc, #184]	@ (8007784 <TIM_OC1_SetConfig+0x134>)
 80076ca:	f7fa ff31 	bl	8002530 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80076ce:	697b      	ldr	r3, [r7, #20]
 80076d0:	f023 0308 	bic.w	r3, r3, #8
 80076d4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80076d6:	683b      	ldr	r3, [r7, #0]
 80076d8:	68db      	ldr	r3, [r3, #12]
 80076da:	697a      	ldr	r2, [r7, #20]
 80076dc:	4313      	orrs	r3, r2
 80076de:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80076e0:	697b      	ldr	r3, [r7, #20]
 80076e2:	f023 0304 	bic.w	r3, r3, #4
 80076e6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	4a24      	ldr	r2, [pc, #144]	@ (800777c <TIM_OC1_SetConfig+0x12c>)
 80076ec:	4293      	cmp	r3, r2
 80076ee:	d003      	beq.n	80076f8 <TIM_OC1_SetConfig+0xa8>
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	4a23      	ldr	r2, [pc, #140]	@ (8007780 <TIM_OC1_SetConfig+0x130>)
 80076f4:	4293      	cmp	r3, r2
 80076f6:	d12d      	bne.n	8007754 <TIM_OC1_SetConfig+0x104>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	699b      	ldr	r3, [r3, #24]
 80076fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007700:	d008      	beq.n	8007714 <TIM_OC1_SetConfig+0xc4>
 8007702:	683b      	ldr	r3, [r7, #0]
 8007704:	699b      	ldr	r3, [r3, #24]
 8007706:	2b00      	cmp	r3, #0
 8007708:	d004      	beq.n	8007714 <TIM_OC1_SetConfig+0xc4>
 800770a:	f641 3176 	movw	r1, #7030	@ 0x1b76
 800770e:	481d      	ldr	r0, [pc, #116]	@ (8007784 <TIM_OC1_SetConfig+0x134>)
 8007710:	f7fa ff0e 	bl	8002530 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8007714:	683b      	ldr	r3, [r7, #0]
 8007716:	695b      	ldr	r3, [r3, #20]
 8007718:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800771c:	d008      	beq.n	8007730 <TIM_OC1_SetConfig+0xe0>
 800771e:	683b      	ldr	r3, [r7, #0]
 8007720:	695b      	ldr	r3, [r3, #20]
 8007722:	2b00      	cmp	r3, #0
 8007724:	d004      	beq.n	8007730 <TIM_OC1_SetConfig+0xe0>
 8007726:	f641 3177 	movw	r1, #7031	@ 0x1b77
 800772a:	4816      	ldr	r0, [pc, #88]	@ (8007784 <TIM_OC1_SetConfig+0x134>)
 800772c:	f7fa ff00 	bl	8002530 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007730:	693b      	ldr	r3, [r7, #16]
 8007732:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007736:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007738:	693b      	ldr	r3, [r7, #16]
 800773a:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800773e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	695b      	ldr	r3, [r3, #20]
 8007744:	693a      	ldr	r2, [r7, #16]
 8007746:	4313      	orrs	r3, r2
 8007748:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	699b      	ldr	r3, [r3, #24]
 800774e:	693a      	ldr	r2, [r7, #16]
 8007750:	4313      	orrs	r3, r2
 8007752:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	693a      	ldr	r2, [r7, #16]
 8007758:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	68fa      	ldr	r2, [r7, #12]
 800775e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	685a      	ldr	r2, [r3, #4]
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	697a      	ldr	r2, [r7, #20]
 800776c:	621a      	str	r2, [r3, #32]
}
 800776e:	bf00      	nop
 8007770:	3718      	adds	r7, #24
 8007772:	46bd      	mov	sp, r7
 8007774:	bd80      	pop	{r7, pc}
 8007776:	bf00      	nop
 8007778:	fffeff8f 	.word	0xfffeff8f
 800777c:	40010000 	.word	0x40010000
 8007780:	40010400 	.word	0x40010400
 8007784:	080108bc 	.word	0x080108bc

08007788 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007788:	b580      	push	{r7, lr}
 800778a:	b086      	sub	sp, #24
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]
 8007790:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	6a1b      	ldr	r3, [r3, #32]
 8007796:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	6a1b      	ldr	r3, [r3, #32]
 800779c:	f023 0210 	bic.w	r2, r3, #16
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	685b      	ldr	r3, [r3, #4]
 80077a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	699b      	ldr	r3, [r3, #24]
 80077ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80077b0:	68fa      	ldr	r2, [r7, #12]
 80077b2:	4b41      	ldr	r3, [pc, #260]	@ (80078b8 <TIM_OC2_SetConfig+0x130>)
 80077b4:	4013      	ands	r3, r2
 80077b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80077be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80077c0:	683b      	ldr	r3, [r7, #0]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	021b      	lsls	r3, r3, #8
 80077c6:	68fa      	ldr	r2, [r7, #12]
 80077c8:	4313      	orrs	r3, r2
 80077ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80077cc:	697b      	ldr	r3, [r7, #20]
 80077ce:	f023 0320 	bic.w	r3, r3, #32
 80077d2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80077d4:	683b      	ldr	r3, [r7, #0]
 80077d6:	689b      	ldr	r3, [r3, #8]
 80077d8:	011b      	lsls	r3, r3, #4
 80077da:	697a      	ldr	r2, [r7, #20]
 80077dc:	4313      	orrs	r3, r2
 80077de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	4a36      	ldr	r2, [pc, #216]	@ (80078bc <TIM_OC2_SetConfig+0x134>)
 80077e4:	4293      	cmp	r3, r2
 80077e6:	d003      	beq.n	80077f0 <TIM_OC2_SetConfig+0x68>
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	4a35      	ldr	r2, [pc, #212]	@ (80078c0 <TIM_OC2_SetConfig+0x138>)
 80077ec:	4293      	cmp	r3, r2
 80077ee:	d11a      	bne.n	8007826 <TIM_OC2_SetConfig+0x9e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	68db      	ldr	r3, [r3, #12]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d008      	beq.n	800780a <TIM_OC2_SetConfig+0x82>
 80077f8:	683b      	ldr	r3, [r7, #0]
 80077fa:	68db      	ldr	r3, [r3, #12]
 80077fc:	2b08      	cmp	r3, #8
 80077fe:	d004      	beq.n	800780a <TIM_OC2_SetConfig+0x82>
 8007800:	f641 31b5 	movw	r1, #7093	@ 0x1bb5
 8007804:	482f      	ldr	r0, [pc, #188]	@ (80078c4 <TIM_OC2_SetConfig+0x13c>)
 8007806:	f7fa fe93 	bl	8002530 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800780a:	697b      	ldr	r3, [r7, #20]
 800780c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007810:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007812:	683b      	ldr	r3, [r7, #0]
 8007814:	68db      	ldr	r3, [r3, #12]
 8007816:	011b      	lsls	r3, r3, #4
 8007818:	697a      	ldr	r2, [r7, #20]
 800781a:	4313      	orrs	r3, r2
 800781c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800781e:	697b      	ldr	r3, [r7, #20]
 8007820:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007824:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	4a24      	ldr	r2, [pc, #144]	@ (80078bc <TIM_OC2_SetConfig+0x134>)
 800782a:	4293      	cmp	r3, r2
 800782c:	d003      	beq.n	8007836 <TIM_OC2_SetConfig+0xae>
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	4a23      	ldr	r2, [pc, #140]	@ (80078c0 <TIM_OC2_SetConfig+0x138>)
 8007832:	4293      	cmp	r3, r2
 8007834:	d12f      	bne.n	8007896 <TIM_OC2_SetConfig+0x10e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8007836:	683b      	ldr	r3, [r7, #0]
 8007838:	699b      	ldr	r3, [r3, #24]
 800783a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800783e:	d008      	beq.n	8007852 <TIM_OC2_SetConfig+0xca>
 8007840:	683b      	ldr	r3, [r7, #0]
 8007842:	699b      	ldr	r3, [r3, #24]
 8007844:	2b00      	cmp	r3, #0
 8007846:	d004      	beq.n	8007852 <TIM_OC2_SetConfig+0xca>
 8007848:	f641 31c2 	movw	r1, #7106	@ 0x1bc2
 800784c:	481d      	ldr	r0, [pc, #116]	@ (80078c4 <TIM_OC2_SetConfig+0x13c>)
 800784e:	f7fa fe6f 	bl	8002530 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8007852:	683b      	ldr	r3, [r7, #0]
 8007854:	695b      	ldr	r3, [r3, #20]
 8007856:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800785a:	d008      	beq.n	800786e <TIM_OC2_SetConfig+0xe6>
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	695b      	ldr	r3, [r3, #20]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d004      	beq.n	800786e <TIM_OC2_SetConfig+0xe6>
 8007864:	f641 31c3 	movw	r1, #7107	@ 0x1bc3
 8007868:	4816      	ldr	r0, [pc, #88]	@ (80078c4 <TIM_OC2_SetConfig+0x13c>)
 800786a:	f7fa fe61 	bl	8002530 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800786e:	693b      	ldr	r3, [r7, #16]
 8007870:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007874:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007876:	693b      	ldr	r3, [r7, #16]
 8007878:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800787c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	695b      	ldr	r3, [r3, #20]
 8007882:	009b      	lsls	r3, r3, #2
 8007884:	693a      	ldr	r2, [r7, #16]
 8007886:	4313      	orrs	r3, r2
 8007888:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	699b      	ldr	r3, [r3, #24]
 800788e:	009b      	lsls	r3, r3, #2
 8007890:	693a      	ldr	r2, [r7, #16]
 8007892:	4313      	orrs	r3, r2
 8007894:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	693a      	ldr	r2, [r7, #16]
 800789a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	68fa      	ldr	r2, [r7, #12]
 80078a0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80078a2:	683b      	ldr	r3, [r7, #0]
 80078a4:	685a      	ldr	r2, [r3, #4]
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	697a      	ldr	r2, [r7, #20]
 80078ae:	621a      	str	r2, [r3, #32]
}
 80078b0:	bf00      	nop
 80078b2:	3718      	adds	r7, #24
 80078b4:	46bd      	mov	sp, r7
 80078b6:	bd80      	pop	{r7, pc}
 80078b8:	feff8fff 	.word	0xfeff8fff
 80078bc:	40010000 	.word	0x40010000
 80078c0:	40010400 	.word	0x40010400
 80078c4:	080108bc 	.word	0x080108bc

080078c8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80078c8:	b580      	push	{r7, lr}
 80078ca:	b086      	sub	sp, #24
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
 80078d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	6a1b      	ldr	r3, [r3, #32]
 80078d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	6a1b      	ldr	r3, [r3, #32]
 80078dc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	685b      	ldr	r3, [r3, #4]
 80078e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	69db      	ldr	r3, [r3, #28]
 80078ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80078f0:	68fa      	ldr	r2, [r7, #12]
 80078f2:	4b41      	ldr	r3, [pc, #260]	@ (80079f8 <TIM_OC3_SetConfig+0x130>)
 80078f4:	4013      	ands	r3, r2
 80078f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	f023 0303 	bic.w	r3, r3, #3
 80078fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007900:	683b      	ldr	r3, [r7, #0]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	68fa      	ldr	r2, [r7, #12]
 8007906:	4313      	orrs	r3, r2
 8007908:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800790a:	697b      	ldr	r3, [r7, #20]
 800790c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007910:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007912:	683b      	ldr	r3, [r7, #0]
 8007914:	689b      	ldr	r3, [r3, #8]
 8007916:	021b      	lsls	r3, r3, #8
 8007918:	697a      	ldr	r2, [r7, #20]
 800791a:	4313      	orrs	r3, r2
 800791c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	4a36      	ldr	r2, [pc, #216]	@ (80079fc <TIM_OC3_SetConfig+0x134>)
 8007922:	4293      	cmp	r3, r2
 8007924:	d003      	beq.n	800792e <TIM_OC3_SetConfig+0x66>
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	4a35      	ldr	r2, [pc, #212]	@ (8007a00 <TIM_OC3_SetConfig+0x138>)
 800792a:	4293      	cmp	r3, r2
 800792c:	d11a      	bne.n	8007964 <TIM_OC3_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	68db      	ldr	r3, [r3, #12]
 8007932:	2b00      	cmp	r3, #0
 8007934:	d008      	beq.n	8007948 <TIM_OC3_SetConfig+0x80>
 8007936:	683b      	ldr	r3, [r7, #0]
 8007938:	68db      	ldr	r3, [r3, #12]
 800793a:	2b08      	cmp	r3, #8
 800793c:	d004      	beq.n	8007948 <TIM_OC3_SetConfig+0x80>
 800793e:	f44f 51e0 	mov.w	r1, #7168	@ 0x1c00
 8007942:	4830      	ldr	r0, [pc, #192]	@ (8007a04 <TIM_OC3_SetConfig+0x13c>)
 8007944:	f7fa fdf4 	bl	8002530 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007948:	697b      	ldr	r3, [r7, #20]
 800794a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800794e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007950:	683b      	ldr	r3, [r7, #0]
 8007952:	68db      	ldr	r3, [r3, #12]
 8007954:	021b      	lsls	r3, r3, #8
 8007956:	697a      	ldr	r2, [r7, #20]
 8007958:	4313      	orrs	r3, r2
 800795a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800795c:	697b      	ldr	r3, [r7, #20]
 800795e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007962:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	4a25      	ldr	r2, [pc, #148]	@ (80079fc <TIM_OC3_SetConfig+0x134>)
 8007968:	4293      	cmp	r3, r2
 800796a:	d003      	beq.n	8007974 <TIM_OC3_SetConfig+0xac>
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	4a24      	ldr	r2, [pc, #144]	@ (8007a00 <TIM_OC3_SetConfig+0x138>)
 8007970:	4293      	cmp	r3, r2
 8007972:	d12f      	bne.n	80079d4 <TIM_OC3_SetConfig+0x10c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8007974:	683b      	ldr	r3, [r7, #0]
 8007976:	699b      	ldr	r3, [r3, #24]
 8007978:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800797c:	d008      	beq.n	8007990 <TIM_OC3_SetConfig+0xc8>
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	699b      	ldr	r3, [r3, #24]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d004      	beq.n	8007990 <TIM_OC3_SetConfig+0xc8>
 8007986:	f641 410d 	movw	r1, #7181	@ 0x1c0d
 800798a:	481e      	ldr	r0, [pc, #120]	@ (8007a04 <TIM_OC3_SetConfig+0x13c>)
 800798c:	f7fa fdd0 	bl	8002530 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	695b      	ldr	r3, [r3, #20]
 8007994:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007998:	d008      	beq.n	80079ac <TIM_OC3_SetConfig+0xe4>
 800799a:	683b      	ldr	r3, [r7, #0]
 800799c:	695b      	ldr	r3, [r3, #20]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d004      	beq.n	80079ac <TIM_OC3_SetConfig+0xe4>
 80079a2:	f641 410e 	movw	r1, #7182	@ 0x1c0e
 80079a6:	4817      	ldr	r0, [pc, #92]	@ (8007a04 <TIM_OC3_SetConfig+0x13c>)
 80079a8:	f7fa fdc2 	bl	8002530 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80079ac:	693b      	ldr	r3, [r7, #16]
 80079ae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80079b2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80079b4:	693b      	ldr	r3, [r7, #16]
 80079b6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80079ba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80079bc:	683b      	ldr	r3, [r7, #0]
 80079be:	695b      	ldr	r3, [r3, #20]
 80079c0:	011b      	lsls	r3, r3, #4
 80079c2:	693a      	ldr	r2, [r7, #16]
 80079c4:	4313      	orrs	r3, r2
 80079c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80079c8:	683b      	ldr	r3, [r7, #0]
 80079ca:	699b      	ldr	r3, [r3, #24]
 80079cc:	011b      	lsls	r3, r3, #4
 80079ce:	693a      	ldr	r2, [r7, #16]
 80079d0:	4313      	orrs	r3, r2
 80079d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	693a      	ldr	r2, [r7, #16]
 80079d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	68fa      	ldr	r2, [r7, #12]
 80079de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	685a      	ldr	r2, [r3, #4]
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	697a      	ldr	r2, [r7, #20]
 80079ec:	621a      	str	r2, [r3, #32]
}
 80079ee:	bf00      	nop
 80079f0:	3718      	adds	r7, #24
 80079f2:	46bd      	mov	sp, r7
 80079f4:	bd80      	pop	{r7, pc}
 80079f6:	bf00      	nop
 80079f8:	fffeff8f 	.word	0xfffeff8f
 80079fc:	40010000 	.word	0x40010000
 8007a00:	40010400 	.word	0x40010400
 8007a04:	080108bc 	.word	0x080108bc

08007a08 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	b086      	sub	sp, #24
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
 8007a10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	6a1b      	ldr	r3, [r3, #32]
 8007a16:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	6a1b      	ldr	r3, [r3, #32]
 8007a1c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	685b      	ldr	r3, [r3, #4]
 8007a28:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	69db      	ldr	r3, [r3, #28]
 8007a2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007a30:	68fa      	ldr	r2, [r7, #12]
 8007a32:	4b24      	ldr	r3, [pc, #144]	@ (8007ac4 <TIM_OC4_SetConfig+0xbc>)
 8007a34:	4013      	ands	r3, r2
 8007a36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a40:	683b      	ldr	r3, [r7, #0]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	021b      	lsls	r3, r3, #8
 8007a46:	68fa      	ldr	r2, [r7, #12]
 8007a48:	4313      	orrs	r3, r2
 8007a4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007a4c:	693b      	ldr	r3, [r7, #16]
 8007a4e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007a52:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	689b      	ldr	r3, [r3, #8]
 8007a58:	031b      	lsls	r3, r3, #12
 8007a5a:	693a      	ldr	r2, [r7, #16]
 8007a5c:	4313      	orrs	r3, r2
 8007a5e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	4a19      	ldr	r2, [pc, #100]	@ (8007ac8 <TIM_OC4_SetConfig+0xc0>)
 8007a64:	4293      	cmp	r3, r2
 8007a66:	d003      	beq.n	8007a70 <TIM_OC4_SetConfig+0x68>
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	4a18      	ldr	r2, [pc, #96]	@ (8007acc <TIM_OC4_SetConfig+0xc4>)
 8007a6c:	4293      	cmp	r3, r2
 8007a6e:	d117      	bne.n	8007aa0 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8007a70:	683b      	ldr	r3, [r7, #0]
 8007a72:	695b      	ldr	r3, [r3, #20]
 8007a74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a78:	d008      	beq.n	8007a8c <TIM_OC4_SetConfig+0x84>
 8007a7a:	683b      	ldr	r3, [r7, #0]
 8007a7c:	695b      	ldr	r3, [r3, #20]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d004      	beq.n	8007a8c <TIM_OC4_SetConfig+0x84>
 8007a82:	f641 414d 	movw	r1, #7245	@ 0x1c4d
 8007a86:	4812      	ldr	r0, [pc, #72]	@ (8007ad0 <TIM_OC4_SetConfig+0xc8>)
 8007a88:	f7fa fd52 	bl	8002530 <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007a8c:	697b      	ldr	r3, [r7, #20]
 8007a8e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007a92:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	695b      	ldr	r3, [r3, #20]
 8007a98:	019b      	lsls	r3, r3, #6
 8007a9a:	697a      	ldr	r2, [r7, #20]
 8007a9c:	4313      	orrs	r3, r2
 8007a9e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	697a      	ldr	r2, [r7, #20]
 8007aa4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	68fa      	ldr	r2, [r7, #12]
 8007aaa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	685a      	ldr	r2, [r3, #4]
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	693a      	ldr	r2, [r7, #16]
 8007ab8:	621a      	str	r2, [r3, #32]
}
 8007aba:	bf00      	nop
 8007abc:	3718      	adds	r7, #24
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	bd80      	pop	{r7, pc}
 8007ac2:	bf00      	nop
 8007ac4:	feff8fff 	.word	0xfeff8fff
 8007ac8:	40010000 	.word	0x40010000
 8007acc:	40010400 	.word	0x40010400
 8007ad0:	080108bc 	.word	0x080108bc

08007ad4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007ad4:	b480      	push	{r7}
 8007ad6:	b087      	sub	sp, #28
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
 8007adc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6a1b      	ldr	r3, [r3, #32]
 8007ae2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	6a1b      	ldr	r3, [r3, #32]
 8007ae8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	685b      	ldr	r3, [r3, #4]
 8007af4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007afa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007afc:	68fa      	ldr	r2, [r7, #12]
 8007afe:	4b1b      	ldr	r3, [pc, #108]	@ (8007b6c <TIM_OC5_SetConfig+0x98>)
 8007b00:	4013      	ands	r3, r2
 8007b02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	68fa      	ldr	r2, [r7, #12]
 8007b0a:	4313      	orrs	r3, r2
 8007b0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007b0e:	693b      	ldr	r3, [r7, #16]
 8007b10:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8007b14:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	689b      	ldr	r3, [r3, #8]
 8007b1a:	041b      	lsls	r3, r3, #16
 8007b1c:	693a      	ldr	r2, [r7, #16]
 8007b1e:	4313      	orrs	r3, r2
 8007b20:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	4a12      	ldr	r2, [pc, #72]	@ (8007b70 <TIM_OC5_SetConfig+0x9c>)
 8007b26:	4293      	cmp	r3, r2
 8007b28:	d003      	beq.n	8007b32 <TIM_OC5_SetConfig+0x5e>
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	4a11      	ldr	r2, [pc, #68]	@ (8007b74 <TIM_OC5_SetConfig+0xa0>)
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d109      	bne.n	8007b46 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007b32:	697b      	ldr	r3, [r7, #20]
 8007b34:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007b38:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	695b      	ldr	r3, [r3, #20]
 8007b3e:	021b      	lsls	r3, r3, #8
 8007b40:	697a      	ldr	r2, [r7, #20]
 8007b42:	4313      	orrs	r3, r2
 8007b44:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	697a      	ldr	r2, [r7, #20]
 8007b4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	68fa      	ldr	r2, [r7, #12]
 8007b50:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007b52:	683b      	ldr	r3, [r7, #0]
 8007b54:	685a      	ldr	r2, [r3, #4]
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	693a      	ldr	r2, [r7, #16]
 8007b5e:	621a      	str	r2, [r3, #32]
}
 8007b60:	bf00      	nop
 8007b62:	371c      	adds	r7, #28
 8007b64:	46bd      	mov	sp, r7
 8007b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6a:	4770      	bx	lr
 8007b6c:	fffeff8f 	.word	0xfffeff8f
 8007b70:	40010000 	.word	0x40010000
 8007b74:	40010400 	.word	0x40010400

08007b78 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007b78:	b480      	push	{r7}
 8007b7a:	b087      	sub	sp, #28
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
 8007b80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	6a1b      	ldr	r3, [r3, #32]
 8007b86:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	6a1b      	ldr	r3, [r3, #32]
 8007b8c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	685b      	ldr	r3, [r3, #4]
 8007b98:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007ba0:	68fa      	ldr	r2, [r7, #12]
 8007ba2:	4b1c      	ldr	r3, [pc, #112]	@ (8007c14 <TIM_OC6_SetConfig+0x9c>)
 8007ba4:	4013      	ands	r3, r2
 8007ba6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ba8:	683b      	ldr	r3, [r7, #0]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	021b      	lsls	r3, r3, #8
 8007bae:	68fa      	ldr	r2, [r7, #12]
 8007bb0:	4313      	orrs	r3, r2
 8007bb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007bb4:	693b      	ldr	r3, [r7, #16]
 8007bb6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007bba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007bbc:	683b      	ldr	r3, [r7, #0]
 8007bbe:	689b      	ldr	r3, [r3, #8]
 8007bc0:	051b      	lsls	r3, r3, #20
 8007bc2:	693a      	ldr	r2, [r7, #16]
 8007bc4:	4313      	orrs	r3, r2
 8007bc6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	4a13      	ldr	r2, [pc, #76]	@ (8007c18 <TIM_OC6_SetConfig+0xa0>)
 8007bcc:	4293      	cmp	r3, r2
 8007bce:	d003      	beq.n	8007bd8 <TIM_OC6_SetConfig+0x60>
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	4a12      	ldr	r2, [pc, #72]	@ (8007c1c <TIM_OC6_SetConfig+0xa4>)
 8007bd4:	4293      	cmp	r3, r2
 8007bd6:	d109      	bne.n	8007bec <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007bd8:	697b      	ldr	r3, [r7, #20]
 8007bda:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007bde:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007be0:	683b      	ldr	r3, [r7, #0]
 8007be2:	695b      	ldr	r3, [r3, #20]
 8007be4:	029b      	lsls	r3, r3, #10
 8007be6:	697a      	ldr	r2, [r7, #20]
 8007be8:	4313      	orrs	r3, r2
 8007bea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	697a      	ldr	r2, [r7, #20]
 8007bf0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	68fa      	ldr	r2, [r7, #12]
 8007bf6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007bf8:	683b      	ldr	r3, [r7, #0]
 8007bfa:	685a      	ldr	r2, [r3, #4]
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	693a      	ldr	r2, [r7, #16]
 8007c04:	621a      	str	r2, [r3, #32]
}
 8007c06:	bf00      	nop
 8007c08:	371c      	adds	r7, #28
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c10:	4770      	bx	lr
 8007c12:	bf00      	nop
 8007c14:	feff8fff 	.word	0xfeff8fff
 8007c18:	40010000 	.word	0x40010000
 8007c1c:	40010400 	.word	0x40010400

08007c20 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007c20:	b480      	push	{r7}
 8007c22:	b087      	sub	sp, #28
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	60f8      	str	r0, [r7, #12]
 8007c28:	60b9      	str	r1, [r7, #8]
 8007c2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	6a1b      	ldr	r3, [r3, #32]
 8007c30:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	6a1b      	ldr	r3, [r3, #32]
 8007c36:	f023 0201 	bic.w	r2, r3, #1
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	699b      	ldr	r3, [r3, #24]
 8007c42:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007c44:	693b      	ldr	r3, [r7, #16]
 8007c46:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007c4a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	011b      	lsls	r3, r3, #4
 8007c50:	693a      	ldr	r2, [r7, #16]
 8007c52:	4313      	orrs	r3, r2
 8007c54:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007c56:	697b      	ldr	r3, [r7, #20]
 8007c58:	f023 030a 	bic.w	r3, r3, #10
 8007c5c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007c5e:	697a      	ldr	r2, [r7, #20]
 8007c60:	68bb      	ldr	r3, [r7, #8]
 8007c62:	4313      	orrs	r3, r2
 8007c64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	693a      	ldr	r2, [r7, #16]
 8007c6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	697a      	ldr	r2, [r7, #20]
 8007c70:	621a      	str	r2, [r3, #32]
}
 8007c72:	bf00      	nop
 8007c74:	371c      	adds	r7, #28
 8007c76:	46bd      	mov	sp, r7
 8007c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7c:	4770      	bx	lr

08007c7e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007c7e:	b480      	push	{r7}
 8007c80:	b087      	sub	sp, #28
 8007c82:	af00      	add	r7, sp, #0
 8007c84:	60f8      	str	r0, [r7, #12]
 8007c86:	60b9      	str	r1, [r7, #8]
 8007c88:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	6a1b      	ldr	r3, [r3, #32]
 8007c8e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	6a1b      	ldr	r3, [r3, #32]
 8007c94:	f023 0210 	bic.w	r2, r3, #16
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	699b      	ldr	r3, [r3, #24]
 8007ca0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007ca2:	693b      	ldr	r3, [r7, #16]
 8007ca4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007ca8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	031b      	lsls	r3, r3, #12
 8007cae:	693a      	ldr	r2, [r7, #16]
 8007cb0:	4313      	orrs	r3, r2
 8007cb2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007cb4:	697b      	ldr	r3, [r7, #20]
 8007cb6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007cba:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007cbc:	68bb      	ldr	r3, [r7, #8]
 8007cbe:	011b      	lsls	r3, r3, #4
 8007cc0:	697a      	ldr	r2, [r7, #20]
 8007cc2:	4313      	orrs	r3, r2
 8007cc4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	693a      	ldr	r2, [r7, #16]
 8007cca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	697a      	ldr	r2, [r7, #20]
 8007cd0:	621a      	str	r2, [r3, #32]
}
 8007cd2:	bf00      	nop
 8007cd4:	371c      	adds	r7, #28
 8007cd6:	46bd      	mov	sp, r7
 8007cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cdc:	4770      	bx	lr

08007cde <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007cde:	b480      	push	{r7}
 8007ce0:	b085      	sub	sp, #20
 8007ce2:	af00      	add	r7, sp, #0
 8007ce4:	6078      	str	r0, [r7, #4]
 8007ce6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	689b      	ldr	r3, [r3, #8]
 8007cec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007cf4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007cf6:	683a      	ldr	r2, [r7, #0]
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	4313      	orrs	r3, r2
 8007cfc:	f043 0307 	orr.w	r3, r3, #7
 8007d00:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	68fa      	ldr	r2, [r7, #12]
 8007d06:	609a      	str	r2, [r3, #8]
}
 8007d08:	bf00      	nop
 8007d0a:	3714      	adds	r7, #20
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d12:	4770      	bx	lr

08007d14 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007d14:	b480      	push	{r7}
 8007d16:	b087      	sub	sp, #28
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	60f8      	str	r0, [r7, #12]
 8007d1c:	60b9      	str	r1, [r7, #8]
 8007d1e:	607a      	str	r2, [r7, #4]
 8007d20:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	689b      	ldr	r3, [r3, #8]
 8007d26:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007d28:	697b      	ldr	r3, [r7, #20]
 8007d2a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007d2e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007d30:	683b      	ldr	r3, [r7, #0]
 8007d32:	021a      	lsls	r2, r3, #8
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	431a      	orrs	r2, r3
 8007d38:	68bb      	ldr	r3, [r7, #8]
 8007d3a:	4313      	orrs	r3, r2
 8007d3c:	697a      	ldr	r2, [r7, #20]
 8007d3e:	4313      	orrs	r3, r2
 8007d40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	697a      	ldr	r2, [r7, #20]
 8007d46:	609a      	str	r2, [r3, #8]
}
 8007d48:	bf00      	nop
 8007d4a:	371c      	adds	r7, #28
 8007d4c:	46bd      	mov	sp, r7
 8007d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d52:	4770      	bx	lr

08007d54 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007d54:	b580      	push	{r7, lr}
 8007d56:	b084      	sub	sp, #16
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
 8007d5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	4a32      	ldr	r2, [pc, #200]	@ (8007e2c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007d64:	4293      	cmp	r3, r2
 8007d66:	d027      	beq.n	8007db8 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d70:	d022      	beq.n	8007db8 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	4a2e      	ldr	r2, [pc, #184]	@ (8007e30 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007d78:	4293      	cmp	r3, r2
 8007d7a:	d01d      	beq.n	8007db8 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	4a2c      	ldr	r2, [pc, #176]	@ (8007e34 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007d82:	4293      	cmp	r3, r2
 8007d84:	d018      	beq.n	8007db8 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	4a2b      	ldr	r2, [pc, #172]	@ (8007e38 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d013      	beq.n	8007db8 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	4a29      	ldr	r2, [pc, #164]	@ (8007e3c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007d96:	4293      	cmp	r3, r2
 8007d98:	d00e      	beq.n	8007db8 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	4a28      	ldr	r2, [pc, #160]	@ (8007e40 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007da0:	4293      	cmp	r3, r2
 8007da2:	d009      	beq.n	8007db8 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	4a26      	ldr	r2, [pc, #152]	@ (8007e44 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007daa:	4293      	cmp	r3, r2
 8007dac:	d004      	beq.n	8007db8 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007dae:	f240 71ab 	movw	r1, #1963	@ 0x7ab
 8007db2:	4825      	ldr	r0, [pc, #148]	@ (8007e48 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007db4:	f7fa fbbc 	bl	8002530 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8007db8:	683b      	ldr	r3, [r7, #0]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d020      	beq.n	8007e02 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	2b10      	cmp	r3, #16
 8007dc6:	d01c      	beq.n	8007e02 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007dc8:	683b      	ldr	r3, [r7, #0]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	2b20      	cmp	r3, #32
 8007dce:	d018      	beq.n	8007e02 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007dd0:	683b      	ldr	r3, [r7, #0]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	2b30      	cmp	r3, #48	@ 0x30
 8007dd6:	d014      	beq.n	8007e02 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	2b40      	cmp	r3, #64	@ 0x40
 8007dde:	d010      	beq.n	8007e02 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007de0:	683b      	ldr	r3, [r7, #0]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	2b50      	cmp	r3, #80	@ 0x50
 8007de6:	d00c      	beq.n	8007e02 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007de8:	683b      	ldr	r3, [r7, #0]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	2b60      	cmp	r3, #96	@ 0x60
 8007dee:	d008      	beq.n	8007e02 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007df0:	683b      	ldr	r3, [r7, #0]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	2b70      	cmp	r3, #112	@ 0x70
 8007df6:	d004      	beq.n	8007e02 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007df8:	f240 71ac 	movw	r1, #1964	@ 0x7ac
 8007dfc:	4812      	ldr	r0, [pc, #72]	@ (8007e48 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007dfe:	f7fa fb97 	bl	8002530 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	689b      	ldr	r3, [r3, #8]
 8007e06:	2b80      	cmp	r3, #128	@ 0x80
 8007e08:	d008      	beq.n	8007e1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007e0a:	683b      	ldr	r3, [r7, #0]
 8007e0c:	689b      	ldr	r3, [r3, #8]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d004      	beq.n	8007e1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007e12:	f240 71ad 	movw	r1, #1965	@ 0x7ad
 8007e16:	480c      	ldr	r0, [pc, #48]	@ (8007e48 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007e18:	f7fa fb8a 	bl	8002530 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007e22:	2b01      	cmp	r3, #1
 8007e24:	d112      	bne.n	8007e4c <HAL_TIMEx_MasterConfigSynchronization+0xf8>
 8007e26:	2302      	movs	r3, #2
 8007e28:	e0d7      	b.n	8007fda <HAL_TIMEx_MasterConfigSynchronization+0x286>
 8007e2a:	bf00      	nop
 8007e2c:	40010000 	.word	0x40010000
 8007e30:	40000400 	.word	0x40000400
 8007e34:	40000800 	.word	0x40000800
 8007e38:	40000c00 	.word	0x40000c00
 8007e3c:	40001000 	.word	0x40001000
 8007e40:	40001400 	.word	0x40001400
 8007e44:	40010400 	.word	0x40010400
 8007e48:	080108f4 	.word	0x080108f4
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2201      	movs	r2, #1
 8007e50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2202      	movs	r2, #2
 8007e58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	685b      	ldr	r3, [r3, #4]
 8007e62:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	689b      	ldr	r3, [r3, #8]
 8007e6a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	4a5c      	ldr	r2, [pc, #368]	@ (8007fe4 <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 8007e72:	4293      	cmp	r3, r2
 8007e74:	d004      	beq.n	8007e80 <HAL_TIMEx_MasterConfigSynchronization+0x12c>
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	4a5b      	ldr	r2, [pc, #364]	@ (8007fe8 <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 8007e7c:	4293      	cmp	r3, r2
 8007e7e:	d161      	bne.n	8007f44 <HAL_TIMEx_MasterConfigSynchronization+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 8007e80:	683b      	ldr	r3, [r7, #0]
 8007e82:	685b      	ldr	r3, [r3, #4]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d054      	beq.n	8007f32 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8007e88:	683b      	ldr	r3, [r7, #0]
 8007e8a:	685b      	ldr	r3, [r3, #4]
 8007e8c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007e90:	d04f      	beq.n	8007f32 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	685b      	ldr	r3, [r3, #4]
 8007e96:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007e9a:	d04a      	beq.n	8007f32 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8007e9c:	683b      	ldr	r3, [r7, #0]
 8007e9e:	685b      	ldr	r3, [r3, #4]
 8007ea0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007ea4:	d045      	beq.n	8007f32 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	685b      	ldr	r3, [r3, #4]
 8007eaa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007eae:	d040      	beq.n	8007f32 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	685b      	ldr	r3, [r3, #4]
 8007eb4:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8007eb8:	d03b      	beq.n	8007f32 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8007eba:	683b      	ldr	r3, [r7, #0]
 8007ebc:	685b      	ldr	r3, [r3, #4]
 8007ebe:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007ec2:	d036      	beq.n	8007f32 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8007ec4:	683b      	ldr	r3, [r7, #0]
 8007ec6:	685b      	ldr	r3, [r3, #4]
 8007ec8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007ecc:	d031      	beq.n	8007f32 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	685b      	ldr	r3, [r3, #4]
 8007ed2:	f5b3 0fe0 	cmp.w	r3, #7340032	@ 0x700000
 8007ed6:	d02c      	beq.n	8007f32 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8007ed8:	683b      	ldr	r3, [r7, #0]
 8007eda:	685b      	ldr	r3, [r3, #4]
 8007edc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007ee0:	d027      	beq.n	8007f32 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	685b      	ldr	r3, [r3, #4]
 8007ee6:	f5b3 0f10 	cmp.w	r3, #9437184	@ 0x900000
 8007eea:	d022      	beq.n	8007f32 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8007eec:	683b      	ldr	r3, [r7, #0]
 8007eee:	685b      	ldr	r3, [r3, #4]
 8007ef0:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8007ef4:	d01d      	beq.n	8007f32 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8007ef6:	683b      	ldr	r3, [r7, #0]
 8007ef8:	685b      	ldr	r3, [r3, #4]
 8007efa:	f5b3 0f30 	cmp.w	r3, #11534336	@ 0xb00000
 8007efe:	d018      	beq.n	8007f32 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8007f00:	683b      	ldr	r3, [r7, #0]
 8007f02:	685b      	ldr	r3, [r3, #4]
 8007f04:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007f08:	d013      	beq.n	8007f32 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8007f0a:	683b      	ldr	r3, [r7, #0]
 8007f0c:	685b      	ldr	r3, [r3, #4]
 8007f0e:	f5b3 0f50 	cmp.w	r3, #13631488	@ 0xd00000
 8007f12:	d00e      	beq.n	8007f32 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8007f14:	683b      	ldr	r3, [r7, #0]
 8007f16:	685b      	ldr	r3, [r3, #4]
 8007f18:	f5b3 0f60 	cmp.w	r3, #14680064	@ 0xe00000
 8007f1c:	d009      	beq.n	8007f32 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	685b      	ldr	r3, [r3, #4]
 8007f22:	f5b3 0f70 	cmp.w	r3, #15728640	@ 0xf00000
 8007f26:	d004      	beq.n	8007f32 <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8007f28:	f240 71bf 	movw	r1, #1983	@ 0x7bf
 8007f2c:	482f      	ldr	r0, [pc, #188]	@ (8007fec <HAL_TIMEx_MasterConfigSynchronization+0x298>)
 8007f2e:	f7fa faff 	bl	8002530 <assert_failed>

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007f38:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007f3a:	683b      	ldr	r3, [r7, #0]
 8007f3c:	685b      	ldr	r3, [r3, #4]
 8007f3e:	68fa      	ldr	r2, [r7, #12]
 8007f40:	4313      	orrs	r3, r2
 8007f42:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f4a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007f4c:	683b      	ldr	r3, [r7, #0]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	68fa      	ldr	r2, [r7, #12]
 8007f52:	4313      	orrs	r3, r2
 8007f54:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	68fa      	ldr	r2, [r7, #12]
 8007f5c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	4a20      	ldr	r2, [pc, #128]	@ (8007fe4 <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 8007f64:	4293      	cmp	r3, r2
 8007f66:	d022      	beq.n	8007fae <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f70:	d01d      	beq.n	8007fae <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	4a1e      	ldr	r2, [pc, #120]	@ (8007ff0 <HAL_TIMEx_MasterConfigSynchronization+0x29c>)
 8007f78:	4293      	cmp	r3, r2
 8007f7a:	d018      	beq.n	8007fae <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	4a1c      	ldr	r2, [pc, #112]	@ (8007ff4 <HAL_TIMEx_MasterConfigSynchronization+0x2a0>)
 8007f82:	4293      	cmp	r3, r2
 8007f84:	d013      	beq.n	8007fae <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	4a1b      	ldr	r2, [pc, #108]	@ (8007ff8 <HAL_TIMEx_MasterConfigSynchronization+0x2a4>)
 8007f8c:	4293      	cmp	r3, r2
 8007f8e:	d00e      	beq.n	8007fae <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	4a14      	ldr	r2, [pc, #80]	@ (8007fe8 <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 8007f96:	4293      	cmp	r3, r2
 8007f98:	d009      	beq.n	8007fae <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	4a17      	ldr	r2, [pc, #92]	@ (8007ffc <HAL_TIMEx_MasterConfigSynchronization+0x2a8>)
 8007fa0:	4293      	cmp	r3, r2
 8007fa2:	d004      	beq.n	8007fae <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	4a15      	ldr	r2, [pc, #84]	@ (8008000 <HAL_TIMEx_MasterConfigSynchronization+0x2ac>)
 8007faa:	4293      	cmp	r3, r2
 8007fac:	d10c      	bne.n	8007fc8 <HAL_TIMEx_MasterConfigSynchronization+0x274>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007fae:	68bb      	ldr	r3, [r7, #8]
 8007fb0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007fb4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007fb6:	683b      	ldr	r3, [r7, #0]
 8007fb8:	689b      	ldr	r3, [r3, #8]
 8007fba:	68ba      	ldr	r2, [r7, #8]
 8007fbc:	4313      	orrs	r3, r2
 8007fbe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	68ba      	ldr	r2, [r7, #8]
 8007fc6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	2201      	movs	r2, #1
 8007fcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007fd8:	2300      	movs	r3, #0
}
 8007fda:	4618      	mov	r0, r3
 8007fdc:	3710      	adds	r7, #16
 8007fde:	46bd      	mov	sp, r7
 8007fe0:	bd80      	pop	{r7, pc}
 8007fe2:	bf00      	nop
 8007fe4:	40010000 	.word	0x40010000
 8007fe8:	40010400 	.word	0x40010400
 8007fec:	080108f4 	.word	0x080108f4
 8007ff0:	40000400 	.word	0x40000400
 8007ff4:	40000800 	.word	0x40000800
 8007ff8:	40000c00 	.word	0x40000c00
 8007ffc:	40014000 	.word	0x40014000
 8008000:	40001800 	.word	0x40001800

08008004 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008004:	b580      	push	{r7, lr}
 8008006:	b082      	sub	sp, #8
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2b00      	cmp	r3, #0
 8008010:	d101      	bne.n	8008016 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008012:	2301      	movs	r3, #1
 8008014:	e09f      	b.n	8008156 <HAL_UART_Init+0x152>
  }

  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	699b      	ldr	r3, [r3, #24]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d02d      	beq.n	800807a <HAL_UART_Init+0x76>
  {
    /* Check the parameters */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	4a4f      	ldr	r2, [pc, #316]	@ (8008160 <HAL_UART_Init+0x15c>)
 8008024:	4293      	cmp	r3, r2
 8008026:	d055      	beq.n	80080d4 <HAL_UART_Init+0xd0>
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	4a4d      	ldr	r2, [pc, #308]	@ (8008164 <HAL_UART_Init+0x160>)
 800802e:	4293      	cmp	r3, r2
 8008030:	d050      	beq.n	80080d4 <HAL_UART_Init+0xd0>
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	4a4c      	ldr	r2, [pc, #304]	@ (8008168 <HAL_UART_Init+0x164>)
 8008038:	4293      	cmp	r3, r2
 800803a:	d04b      	beq.n	80080d4 <HAL_UART_Init+0xd0>
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	4a4a      	ldr	r2, [pc, #296]	@ (800816c <HAL_UART_Init+0x168>)
 8008042:	4293      	cmp	r3, r2
 8008044:	d046      	beq.n	80080d4 <HAL_UART_Init+0xd0>
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	4a49      	ldr	r2, [pc, #292]	@ (8008170 <HAL_UART_Init+0x16c>)
 800804c:	4293      	cmp	r3, r2
 800804e:	d041      	beq.n	80080d4 <HAL_UART_Init+0xd0>
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	4a47      	ldr	r2, [pc, #284]	@ (8008174 <HAL_UART_Init+0x170>)
 8008056:	4293      	cmp	r3, r2
 8008058:	d03c      	beq.n	80080d4 <HAL_UART_Init+0xd0>
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	4a46      	ldr	r2, [pc, #280]	@ (8008178 <HAL_UART_Init+0x174>)
 8008060:	4293      	cmp	r3, r2
 8008062:	d037      	beq.n	80080d4 <HAL_UART_Init+0xd0>
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	4a44      	ldr	r2, [pc, #272]	@ (800817c <HAL_UART_Init+0x178>)
 800806a:	4293      	cmp	r3, r2
 800806c:	d032      	beq.n	80080d4 <HAL_UART_Init+0xd0>
 800806e:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8008072:	4843      	ldr	r0, [pc, #268]	@ (8008180 <HAL_UART_Init+0x17c>)
 8008074:	f7fa fa5c 	bl	8002530 <assert_failed>
 8008078:	e02c      	b.n	80080d4 <HAL_UART_Init+0xd0>
  }
  else
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	4a38      	ldr	r2, [pc, #224]	@ (8008160 <HAL_UART_Init+0x15c>)
 8008080:	4293      	cmp	r3, r2
 8008082:	d027      	beq.n	80080d4 <HAL_UART_Init+0xd0>
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	4a36      	ldr	r2, [pc, #216]	@ (8008164 <HAL_UART_Init+0x160>)
 800808a:	4293      	cmp	r3, r2
 800808c:	d022      	beq.n	80080d4 <HAL_UART_Init+0xd0>
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	4a35      	ldr	r2, [pc, #212]	@ (8008168 <HAL_UART_Init+0x164>)
 8008094:	4293      	cmp	r3, r2
 8008096:	d01d      	beq.n	80080d4 <HAL_UART_Init+0xd0>
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	4a33      	ldr	r2, [pc, #204]	@ (800816c <HAL_UART_Init+0x168>)
 800809e:	4293      	cmp	r3, r2
 80080a0:	d018      	beq.n	80080d4 <HAL_UART_Init+0xd0>
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	4a32      	ldr	r2, [pc, #200]	@ (8008170 <HAL_UART_Init+0x16c>)
 80080a8:	4293      	cmp	r3, r2
 80080aa:	d013      	beq.n	80080d4 <HAL_UART_Init+0xd0>
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	4a30      	ldr	r2, [pc, #192]	@ (8008174 <HAL_UART_Init+0x170>)
 80080b2:	4293      	cmp	r3, r2
 80080b4:	d00e      	beq.n	80080d4 <HAL_UART_Init+0xd0>
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	4a2f      	ldr	r2, [pc, #188]	@ (8008178 <HAL_UART_Init+0x174>)
 80080bc:	4293      	cmp	r3, r2
 80080be:	d009      	beq.n	80080d4 <HAL_UART_Init+0xd0>
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	4a2d      	ldr	r2, [pc, #180]	@ (800817c <HAL_UART_Init+0x178>)
 80080c6:	4293      	cmp	r3, r2
 80080c8:	d004      	beq.n	80080d4 <HAL_UART_Init+0xd0>
 80080ca:	f240 1131 	movw	r1, #305	@ 0x131
 80080ce:	482c      	ldr	r0, [pc, #176]	@ (8008180 <HAL_UART_Init+0x17c>)
 80080d0:	f7fa fa2e 	bl	8002530 <assert_failed>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d106      	bne.n	80080ea <HAL_UART_Init+0xe6>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	2200      	movs	r2, #0
 80080e0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80080e4:	6878      	ldr	r0, [r7, #4]
 80080e6:	f7fa fd8f 	bl	8002c08 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	2224      	movs	r2, #36	@ 0x24
 80080ee:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	681a      	ldr	r2, [r3, #0]
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	f022 0201 	bic.w	r2, r2, #1
 80080fe:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008104:	2b00      	cmp	r3, #0
 8008106:	d002      	beq.n	800810e <HAL_UART_Init+0x10a>
  {
    UART_AdvFeatureConfig(huart);
 8008108:	6878      	ldr	r0, [r7, #4]
 800810a:	f000 fb31 	bl	8008770 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	f000 f838 	bl	8008184 <UART_SetConfig>
 8008114:	4603      	mov	r3, r0
 8008116:	2b01      	cmp	r3, #1
 8008118:	d101      	bne.n	800811e <HAL_UART_Init+0x11a>
  {
    return HAL_ERROR;
 800811a:	2301      	movs	r3, #1
 800811c:	e01b      	b.n	8008156 <HAL_UART_Init+0x152>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	685a      	ldr	r2, [r3, #4]
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800812c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	689a      	ldr	r2, [r3, #8]
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800813c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	681a      	ldr	r2, [r3, #0]
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	f042 0201 	orr.w	r2, r2, #1
 800814c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800814e:	6878      	ldr	r0, [r7, #4]
 8008150:	f000 fc66 	bl	8008a20 <UART_CheckIdleState>
 8008154:	4603      	mov	r3, r0
}
 8008156:	4618      	mov	r0, r3
 8008158:	3708      	adds	r7, #8
 800815a:	46bd      	mov	sp, r7
 800815c:	bd80      	pop	{r7, pc}
 800815e:	bf00      	nop
 8008160:	40011000 	.word	0x40011000
 8008164:	40004400 	.word	0x40004400
 8008168:	40004800 	.word	0x40004800
 800816c:	40004c00 	.word	0x40004c00
 8008170:	40005000 	.word	0x40005000
 8008174:	40011400 	.word	0x40011400
 8008178:	40007800 	.word	0x40007800
 800817c:	40007c00 	.word	0x40007c00
 8008180:	08010930 	.word	0x08010930

08008184 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008184:	b580      	push	{r7, lr}
 8008186:	b088      	sub	sp, #32
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800818c:	2300      	movs	r3, #0
 800818e:	77bb      	strb	r3, [r7, #30]
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	685b      	ldr	r3, [r3, #4]
 8008194:	4aa0      	ldr	r2, [pc, #640]	@ (8008418 <UART_SetConfig+0x294>)
 8008196:	4293      	cmp	r3, r2
 8008198:	d904      	bls.n	80081a4 <UART_SetConfig+0x20>
 800819a:	f640 315f 	movw	r1, #2911	@ 0xb5f
 800819e:	489f      	ldr	r0, [pc, #636]	@ (800841c <UART_SetConfig+0x298>)
 80081a0:	f7fa f9c6 	bl	8002530 <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	689b      	ldr	r3, [r3, #8]
 80081a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80081ac:	d00d      	beq.n	80081ca <UART_SetConfig+0x46>
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	689b      	ldr	r3, [r3, #8]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d009      	beq.n	80081ca <UART_SetConfig+0x46>
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	689b      	ldr	r3, [r3, #8]
 80081ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80081be:	d004      	beq.n	80081ca <UART_SetConfig+0x46>
 80081c0:	f44f 6136 	mov.w	r1, #2912	@ 0xb60
 80081c4:	4895      	ldr	r0, [pc, #596]	@ (800841c <UART_SetConfig+0x298>)
 80081c6:	f7fa f9b3 	bl	8002530 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	68db      	ldr	r3, [r3, #12]
 80081ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80081d2:	d012      	beq.n	80081fa <UART_SetConfig+0x76>
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	68db      	ldr	r3, [r3, #12]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d00e      	beq.n	80081fa <UART_SetConfig+0x76>
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	68db      	ldr	r3, [r3, #12]
 80081e0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80081e4:	d009      	beq.n	80081fa <UART_SetConfig+0x76>
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	68db      	ldr	r3, [r3, #12]
 80081ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80081ee:	d004      	beq.n	80081fa <UART_SetConfig+0x76>
 80081f0:	f640 3161 	movw	r1, #2913	@ 0xb61
 80081f4:	4889      	ldr	r0, [pc, #548]	@ (800841c <UART_SetConfig+0x298>)
 80081f6:	f7fa f99b 	bl	8002530 <assert_failed>
  assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	6a1b      	ldr	r3, [r3, #32]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d009      	beq.n	8008216 <UART_SetConfig+0x92>
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	6a1b      	ldr	r3, [r3, #32]
 8008206:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800820a:	d004      	beq.n	8008216 <UART_SetConfig+0x92>
 800820c:	f640 3162 	movw	r1, #2914	@ 0xb62
 8008210:	4882      	ldr	r0, [pc, #520]	@ (800841c <UART_SetConfig+0x298>)
 8008212:	f7fa f98d 	bl	8002530 <assert_failed>

  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	691b      	ldr	r3, [r3, #16]
 800821a:	2b00      	cmp	r3, #0
 800821c:	d00e      	beq.n	800823c <UART_SetConfig+0xb8>
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	691b      	ldr	r3, [r3, #16]
 8008222:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008226:	d009      	beq.n	800823c <UART_SetConfig+0xb8>
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	691b      	ldr	r3, [r3, #16]
 800822c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008230:	d004      	beq.n	800823c <UART_SetConfig+0xb8>
 8008232:	f640 3164 	movw	r1, #2916	@ 0xb64
 8008236:	4879      	ldr	r0, [pc, #484]	@ (800841c <UART_SetConfig+0x298>)
 8008238:	f7fa f97a 	bl	8002530 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	695b      	ldr	r3, [r3, #20]
 8008240:	f023 030c 	bic.w	r3, r3, #12
 8008244:	2b00      	cmp	r3, #0
 8008246:	d103      	bne.n	8008250 <UART_SetConfig+0xcc>
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	695b      	ldr	r3, [r3, #20]
 800824c:	2b00      	cmp	r3, #0
 800824e:	d104      	bne.n	800825a <UART_SetConfig+0xd6>
 8008250:	f640 3165 	movw	r1, #2917	@ 0xb65
 8008254:	4871      	ldr	r0, [pc, #452]	@ (800841c <UART_SetConfig+0x298>)
 8008256:	f7fa f96b 	bl	8002530 <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	699b      	ldr	r3, [r3, #24]
 800825e:	2b00      	cmp	r3, #0
 8008260:	d013      	beq.n	800828a <UART_SetConfig+0x106>
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	699b      	ldr	r3, [r3, #24]
 8008266:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800826a:	d00e      	beq.n	800828a <UART_SetConfig+0x106>
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	699b      	ldr	r3, [r3, #24]
 8008270:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008274:	d009      	beq.n	800828a <UART_SetConfig+0x106>
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	699b      	ldr	r3, [r3, #24]
 800827a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800827e:	d004      	beq.n	800828a <UART_SetConfig+0x106>
 8008280:	f640 3166 	movw	r1, #2918	@ 0xb66
 8008284:	4865      	ldr	r0, [pc, #404]	@ (800841c <UART_SetConfig+0x298>)
 8008286:	f7fa f953 	bl	8002530 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	69db      	ldr	r3, [r3, #28]
 800828e:	2b00      	cmp	r3, #0
 8008290:	d009      	beq.n	80082a6 <UART_SetConfig+0x122>
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	69db      	ldr	r3, [r3, #28]
 8008296:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800829a:	d004      	beq.n	80082a6 <UART_SetConfig+0x122>
 800829c:	f640 3167 	movw	r1, #2919	@ 0xb67
 80082a0:	485e      	ldr	r0, [pc, #376]	@ (800841c <UART_SetConfig+0x298>)
 80082a2:	f7fa f945 	bl	8002530 <assert_failed>
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	689a      	ldr	r2, [r3, #8]
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	691b      	ldr	r3, [r3, #16]
 80082ae:	431a      	orrs	r2, r3
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	695b      	ldr	r3, [r3, #20]
 80082b4:	431a      	orrs	r2, r3
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	69db      	ldr	r3, [r3, #28]
 80082ba:	4313      	orrs	r3, r2
 80082bc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	681a      	ldr	r2, [r3, #0]
 80082c4:	4b56      	ldr	r3, [pc, #344]	@ (8008420 <UART_SetConfig+0x29c>)
 80082c6:	4013      	ands	r3, r2
 80082c8:	687a      	ldr	r2, [r7, #4]
 80082ca:	6812      	ldr	r2, [r2, #0]
 80082cc:	6979      	ldr	r1, [r7, #20]
 80082ce:	430b      	orrs	r3, r1
 80082d0:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	685b      	ldr	r3, [r3, #4]
 80082d8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	68da      	ldr	r2, [r3, #12]
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	430a      	orrs	r2, r1
 80082e6:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	699b      	ldr	r3, [r3, #24]
 80082ec:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	6a1b      	ldr	r3, [r3, #32]
 80082f2:	697a      	ldr	r2, [r7, #20]
 80082f4:	4313      	orrs	r3, r2
 80082f6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	689b      	ldr	r3, [r3, #8]
 80082fe:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	697a      	ldr	r2, [r7, #20]
 8008308:	430a      	orrs	r2, r1
 800830a:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	4a44      	ldr	r2, [pc, #272]	@ (8008424 <UART_SetConfig+0x2a0>)
 8008312:	4293      	cmp	r3, r2
 8008314:	d121      	bne.n	800835a <UART_SetConfig+0x1d6>
 8008316:	4b44      	ldr	r3, [pc, #272]	@ (8008428 <UART_SetConfig+0x2a4>)
 8008318:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800831c:	f003 0303 	and.w	r3, r3, #3
 8008320:	2b03      	cmp	r3, #3
 8008322:	d817      	bhi.n	8008354 <UART_SetConfig+0x1d0>
 8008324:	a201      	add	r2, pc, #4	@ (adr r2, 800832c <UART_SetConfig+0x1a8>)
 8008326:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800832a:	bf00      	nop
 800832c:	0800833d 	.word	0x0800833d
 8008330:	08008349 	.word	0x08008349
 8008334:	08008343 	.word	0x08008343
 8008338:	0800834f 	.word	0x0800834f
 800833c:	2301      	movs	r3, #1
 800833e:	77fb      	strb	r3, [r7, #31]
 8008340:	e14c      	b.n	80085dc <UART_SetConfig+0x458>
 8008342:	2302      	movs	r3, #2
 8008344:	77fb      	strb	r3, [r7, #31]
 8008346:	e149      	b.n	80085dc <UART_SetConfig+0x458>
 8008348:	2304      	movs	r3, #4
 800834a:	77fb      	strb	r3, [r7, #31]
 800834c:	e146      	b.n	80085dc <UART_SetConfig+0x458>
 800834e:	2308      	movs	r3, #8
 8008350:	77fb      	strb	r3, [r7, #31]
 8008352:	e143      	b.n	80085dc <UART_SetConfig+0x458>
 8008354:	2310      	movs	r3, #16
 8008356:	77fb      	strb	r3, [r7, #31]
 8008358:	e140      	b.n	80085dc <UART_SetConfig+0x458>
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	4a33      	ldr	r2, [pc, #204]	@ (800842c <UART_SetConfig+0x2a8>)
 8008360:	4293      	cmp	r3, r2
 8008362:	d132      	bne.n	80083ca <UART_SetConfig+0x246>
 8008364:	4b30      	ldr	r3, [pc, #192]	@ (8008428 <UART_SetConfig+0x2a4>)
 8008366:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800836a:	f003 030c 	and.w	r3, r3, #12
 800836e:	2b0c      	cmp	r3, #12
 8008370:	d828      	bhi.n	80083c4 <UART_SetConfig+0x240>
 8008372:	a201      	add	r2, pc, #4	@ (adr r2, 8008378 <UART_SetConfig+0x1f4>)
 8008374:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008378:	080083ad 	.word	0x080083ad
 800837c:	080083c5 	.word	0x080083c5
 8008380:	080083c5 	.word	0x080083c5
 8008384:	080083c5 	.word	0x080083c5
 8008388:	080083b9 	.word	0x080083b9
 800838c:	080083c5 	.word	0x080083c5
 8008390:	080083c5 	.word	0x080083c5
 8008394:	080083c5 	.word	0x080083c5
 8008398:	080083b3 	.word	0x080083b3
 800839c:	080083c5 	.word	0x080083c5
 80083a0:	080083c5 	.word	0x080083c5
 80083a4:	080083c5 	.word	0x080083c5
 80083a8:	080083bf 	.word	0x080083bf
 80083ac:	2300      	movs	r3, #0
 80083ae:	77fb      	strb	r3, [r7, #31]
 80083b0:	e114      	b.n	80085dc <UART_SetConfig+0x458>
 80083b2:	2302      	movs	r3, #2
 80083b4:	77fb      	strb	r3, [r7, #31]
 80083b6:	e111      	b.n	80085dc <UART_SetConfig+0x458>
 80083b8:	2304      	movs	r3, #4
 80083ba:	77fb      	strb	r3, [r7, #31]
 80083bc:	e10e      	b.n	80085dc <UART_SetConfig+0x458>
 80083be:	2308      	movs	r3, #8
 80083c0:	77fb      	strb	r3, [r7, #31]
 80083c2:	e10b      	b.n	80085dc <UART_SetConfig+0x458>
 80083c4:	2310      	movs	r3, #16
 80083c6:	77fb      	strb	r3, [r7, #31]
 80083c8:	e108      	b.n	80085dc <UART_SetConfig+0x458>
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	4a18      	ldr	r2, [pc, #96]	@ (8008430 <UART_SetConfig+0x2ac>)
 80083d0:	4293      	cmp	r3, r2
 80083d2:	d12f      	bne.n	8008434 <UART_SetConfig+0x2b0>
 80083d4:	4b14      	ldr	r3, [pc, #80]	@ (8008428 <UART_SetConfig+0x2a4>)
 80083d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80083da:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80083de:	2b30      	cmp	r3, #48	@ 0x30
 80083e0:	d013      	beq.n	800840a <UART_SetConfig+0x286>
 80083e2:	2b30      	cmp	r3, #48	@ 0x30
 80083e4:	d814      	bhi.n	8008410 <UART_SetConfig+0x28c>
 80083e6:	2b20      	cmp	r3, #32
 80083e8:	d009      	beq.n	80083fe <UART_SetConfig+0x27a>
 80083ea:	2b20      	cmp	r3, #32
 80083ec:	d810      	bhi.n	8008410 <UART_SetConfig+0x28c>
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d002      	beq.n	80083f8 <UART_SetConfig+0x274>
 80083f2:	2b10      	cmp	r3, #16
 80083f4:	d006      	beq.n	8008404 <UART_SetConfig+0x280>
 80083f6:	e00b      	b.n	8008410 <UART_SetConfig+0x28c>
 80083f8:	2300      	movs	r3, #0
 80083fa:	77fb      	strb	r3, [r7, #31]
 80083fc:	e0ee      	b.n	80085dc <UART_SetConfig+0x458>
 80083fe:	2302      	movs	r3, #2
 8008400:	77fb      	strb	r3, [r7, #31]
 8008402:	e0eb      	b.n	80085dc <UART_SetConfig+0x458>
 8008404:	2304      	movs	r3, #4
 8008406:	77fb      	strb	r3, [r7, #31]
 8008408:	e0e8      	b.n	80085dc <UART_SetConfig+0x458>
 800840a:	2308      	movs	r3, #8
 800840c:	77fb      	strb	r3, [r7, #31]
 800840e:	e0e5      	b.n	80085dc <UART_SetConfig+0x458>
 8008410:	2310      	movs	r3, #16
 8008412:	77fb      	strb	r3, [r7, #31]
 8008414:	e0e2      	b.n	80085dc <UART_SetConfig+0x458>
 8008416:	bf00      	nop
 8008418:	019bfcc0 	.word	0x019bfcc0
 800841c:	08010930 	.word	0x08010930
 8008420:	efff69f3 	.word	0xefff69f3
 8008424:	40011000 	.word	0x40011000
 8008428:	40023800 	.word	0x40023800
 800842c:	40004400 	.word	0x40004400
 8008430:	40004800 	.word	0x40004800
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	4aa5      	ldr	r2, [pc, #660]	@ (80086d0 <UART_SetConfig+0x54c>)
 800843a:	4293      	cmp	r3, r2
 800843c:	d120      	bne.n	8008480 <UART_SetConfig+0x2fc>
 800843e:	4ba5      	ldr	r3, [pc, #660]	@ (80086d4 <UART_SetConfig+0x550>)
 8008440:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008444:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008448:	2bc0      	cmp	r3, #192	@ 0xc0
 800844a:	d013      	beq.n	8008474 <UART_SetConfig+0x2f0>
 800844c:	2bc0      	cmp	r3, #192	@ 0xc0
 800844e:	d814      	bhi.n	800847a <UART_SetConfig+0x2f6>
 8008450:	2b80      	cmp	r3, #128	@ 0x80
 8008452:	d009      	beq.n	8008468 <UART_SetConfig+0x2e4>
 8008454:	2b80      	cmp	r3, #128	@ 0x80
 8008456:	d810      	bhi.n	800847a <UART_SetConfig+0x2f6>
 8008458:	2b00      	cmp	r3, #0
 800845a:	d002      	beq.n	8008462 <UART_SetConfig+0x2de>
 800845c:	2b40      	cmp	r3, #64	@ 0x40
 800845e:	d006      	beq.n	800846e <UART_SetConfig+0x2ea>
 8008460:	e00b      	b.n	800847a <UART_SetConfig+0x2f6>
 8008462:	2300      	movs	r3, #0
 8008464:	77fb      	strb	r3, [r7, #31]
 8008466:	e0b9      	b.n	80085dc <UART_SetConfig+0x458>
 8008468:	2302      	movs	r3, #2
 800846a:	77fb      	strb	r3, [r7, #31]
 800846c:	e0b6      	b.n	80085dc <UART_SetConfig+0x458>
 800846e:	2304      	movs	r3, #4
 8008470:	77fb      	strb	r3, [r7, #31]
 8008472:	e0b3      	b.n	80085dc <UART_SetConfig+0x458>
 8008474:	2308      	movs	r3, #8
 8008476:	77fb      	strb	r3, [r7, #31]
 8008478:	e0b0      	b.n	80085dc <UART_SetConfig+0x458>
 800847a:	2310      	movs	r3, #16
 800847c:	77fb      	strb	r3, [r7, #31]
 800847e:	e0ad      	b.n	80085dc <UART_SetConfig+0x458>
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	4a94      	ldr	r2, [pc, #592]	@ (80086d8 <UART_SetConfig+0x554>)
 8008486:	4293      	cmp	r3, r2
 8008488:	d125      	bne.n	80084d6 <UART_SetConfig+0x352>
 800848a:	4b92      	ldr	r3, [pc, #584]	@ (80086d4 <UART_SetConfig+0x550>)
 800848c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008490:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008494:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008498:	d017      	beq.n	80084ca <UART_SetConfig+0x346>
 800849a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800849e:	d817      	bhi.n	80084d0 <UART_SetConfig+0x34c>
 80084a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80084a4:	d00b      	beq.n	80084be <UART_SetConfig+0x33a>
 80084a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80084aa:	d811      	bhi.n	80084d0 <UART_SetConfig+0x34c>
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d003      	beq.n	80084b8 <UART_SetConfig+0x334>
 80084b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80084b4:	d006      	beq.n	80084c4 <UART_SetConfig+0x340>
 80084b6:	e00b      	b.n	80084d0 <UART_SetConfig+0x34c>
 80084b8:	2300      	movs	r3, #0
 80084ba:	77fb      	strb	r3, [r7, #31]
 80084bc:	e08e      	b.n	80085dc <UART_SetConfig+0x458>
 80084be:	2302      	movs	r3, #2
 80084c0:	77fb      	strb	r3, [r7, #31]
 80084c2:	e08b      	b.n	80085dc <UART_SetConfig+0x458>
 80084c4:	2304      	movs	r3, #4
 80084c6:	77fb      	strb	r3, [r7, #31]
 80084c8:	e088      	b.n	80085dc <UART_SetConfig+0x458>
 80084ca:	2308      	movs	r3, #8
 80084cc:	77fb      	strb	r3, [r7, #31]
 80084ce:	e085      	b.n	80085dc <UART_SetConfig+0x458>
 80084d0:	2310      	movs	r3, #16
 80084d2:	77fb      	strb	r3, [r7, #31]
 80084d4:	e082      	b.n	80085dc <UART_SetConfig+0x458>
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	4a80      	ldr	r2, [pc, #512]	@ (80086dc <UART_SetConfig+0x558>)
 80084dc:	4293      	cmp	r3, r2
 80084de:	d125      	bne.n	800852c <UART_SetConfig+0x3a8>
 80084e0:	4b7c      	ldr	r3, [pc, #496]	@ (80086d4 <UART_SetConfig+0x550>)
 80084e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084e6:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80084ea:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80084ee:	d017      	beq.n	8008520 <UART_SetConfig+0x39c>
 80084f0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80084f4:	d817      	bhi.n	8008526 <UART_SetConfig+0x3a2>
 80084f6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80084fa:	d00b      	beq.n	8008514 <UART_SetConfig+0x390>
 80084fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008500:	d811      	bhi.n	8008526 <UART_SetConfig+0x3a2>
 8008502:	2b00      	cmp	r3, #0
 8008504:	d003      	beq.n	800850e <UART_SetConfig+0x38a>
 8008506:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800850a:	d006      	beq.n	800851a <UART_SetConfig+0x396>
 800850c:	e00b      	b.n	8008526 <UART_SetConfig+0x3a2>
 800850e:	2301      	movs	r3, #1
 8008510:	77fb      	strb	r3, [r7, #31]
 8008512:	e063      	b.n	80085dc <UART_SetConfig+0x458>
 8008514:	2302      	movs	r3, #2
 8008516:	77fb      	strb	r3, [r7, #31]
 8008518:	e060      	b.n	80085dc <UART_SetConfig+0x458>
 800851a:	2304      	movs	r3, #4
 800851c:	77fb      	strb	r3, [r7, #31]
 800851e:	e05d      	b.n	80085dc <UART_SetConfig+0x458>
 8008520:	2308      	movs	r3, #8
 8008522:	77fb      	strb	r3, [r7, #31]
 8008524:	e05a      	b.n	80085dc <UART_SetConfig+0x458>
 8008526:	2310      	movs	r3, #16
 8008528:	77fb      	strb	r3, [r7, #31]
 800852a:	e057      	b.n	80085dc <UART_SetConfig+0x458>
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	4a6b      	ldr	r2, [pc, #428]	@ (80086e0 <UART_SetConfig+0x55c>)
 8008532:	4293      	cmp	r3, r2
 8008534:	d125      	bne.n	8008582 <UART_SetConfig+0x3fe>
 8008536:	4b67      	ldr	r3, [pc, #412]	@ (80086d4 <UART_SetConfig+0x550>)
 8008538:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800853c:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8008540:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008544:	d017      	beq.n	8008576 <UART_SetConfig+0x3f2>
 8008546:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800854a:	d817      	bhi.n	800857c <UART_SetConfig+0x3f8>
 800854c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008550:	d00b      	beq.n	800856a <UART_SetConfig+0x3e6>
 8008552:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008556:	d811      	bhi.n	800857c <UART_SetConfig+0x3f8>
 8008558:	2b00      	cmp	r3, #0
 800855a:	d003      	beq.n	8008564 <UART_SetConfig+0x3e0>
 800855c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008560:	d006      	beq.n	8008570 <UART_SetConfig+0x3ec>
 8008562:	e00b      	b.n	800857c <UART_SetConfig+0x3f8>
 8008564:	2300      	movs	r3, #0
 8008566:	77fb      	strb	r3, [r7, #31]
 8008568:	e038      	b.n	80085dc <UART_SetConfig+0x458>
 800856a:	2302      	movs	r3, #2
 800856c:	77fb      	strb	r3, [r7, #31]
 800856e:	e035      	b.n	80085dc <UART_SetConfig+0x458>
 8008570:	2304      	movs	r3, #4
 8008572:	77fb      	strb	r3, [r7, #31]
 8008574:	e032      	b.n	80085dc <UART_SetConfig+0x458>
 8008576:	2308      	movs	r3, #8
 8008578:	77fb      	strb	r3, [r7, #31]
 800857a:	e02f      	b.n	80085dc <UART_SetConfig+0x458>
 800857c:	2310      	movs	r3, #16
 800857e:	77fb      	strb	r3, [r7, #31]
 8008580:	e02c      	b.n	80085dc <UART_SetConfig+0x458>
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	4a57      	ldr	r2, [pc, #348]	@ (80086e4 <UART_SetConfig+0x560>)
 8008588:	4293      	cmp	r3, r2
 800858a:	d125      	bne.n	80085d8 <UART_SetConfig+0x454>
 800858c:	4b51      	ldr	r3, [pc, #324]	@ (80086d4 <UART_SetConfig+0x550>)
 800858e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008592:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8008596:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800859a:	d017      	beq.n	80085cc <UART_SetConfig+0x448>
 800859c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80085a0:	d817      	bhi.n	80085d2 <UART_SetConfig+0x44e>
 80085a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80085a6:	d00b      	beq.n	80085c0 <UART_SetConfig+0x43c>
 80085a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80085ac:	d811      	bhi.n	80085d2 <UART_SetConfig+0x44e>
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d003      	beq.n	80085ba <UART_SetConfig+0x436>
 80085b2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80085b6:	d006      	beq.n	80085c6 <UART_SetConfig+0x442>
 80085b8:	e00b      	b.n	80085d2 <UART_SetConfig+0x44e>
 80085ba:	2300      	movs	r3, #0
 80085bc:	77fb      	strb	r3, [r7, #31]
 80085be:	e00d      	b.n	80085dc <UART_SetConfig+0x458>
 80085c0:	2302      	movs	r3, #2
 80085c2:	77fb      	strb	r3, [r7, #31]
 80085c4:	e00a      	b.n	80085dc <UART_SetConfig+0x458>
 80085c6:	2304      	movs	r3, #4
 80085c8:	77fb      	strb	r3, [r7, #31]
 80085ca:	e007      	b.n	80085dc <UART_SetConfig+0x458>
 80085cc:	2308      	movs	r3, #8
 80085ce:	77fb      	strb	r3, [r7, #31]
 80085d0:	e004      	b.n	80085dc <UART_SetConfig+0x458>
 80085d2:	2310      	movs	r3, #16
 80085d4:	77fb      	strb	r3, [r7, #31]
 80085d6:	e001      	b.n	80085dc <UART_SetConfig+0x458>
 80085d8:	2310      	movs	r3, #16
 80085da:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	69db      	ldr	r3, [r3, #28]
 80085e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80085e4:	d15c      	bne.n	80086a0 <UART_SetConfig+0x51c>
  {
    switch (clocksource)
 80085e6:	7ffb      	ldrb	r3, [r7, #31]
 80085e8:	2b08      	cmp	r3, #8
 80085ea:	d828      	bhi.n	800863e <UART_SetConfig+0x4ba>
 80085ec:	a201      	add	r2, pc, #4	@ (adr r2, 80085f4 <UART_SetConfig+0x470>)
 80085ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085f2:	bf00      	nop
 80085f4:	08008619 	.word	0x08008619
 80085f8:	08008621 	.word	0x08008621
 80085fc:	08008629 	.word	0x08008629
 8008600:	0800863f 	.word	0x0800863f
 8008604:	0800862f 	.word	0x0800862f
 8008608:	0800863f 	.word	0x0800863f
 800860c:	0800863f 	.word	0x0800863f
 8008610:	0800863f 	.word	0x0800863f
 8008614:	08008637 	.word	0x08008637
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008618:	f7fc f87c 	bl	8004714 <HAL_RCC_GetPCLK1Freq>
 800861c:	61b8      	str	r0, [r7, #24]
        break;
 800861e:	e013      	b.n	8008648 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008620:	f7fc f88c 	bl	800473c <HAL_RCC_GetPCLK2Freq>
 8008624:	61b8      	str	r0, [r7, #24]
        break;
 8008626:	e00f      	b.n	8008648 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008628:	4b2f      	ldr	r3, [pc, #188]	@ (80086e8 <UART_SetConfig+0x564>)
 800862a:	61bb      	str	r3, [r7, #24]
        break;
 800862c:	e00c      	b.n	8008648 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800862e:	f7fb ff9f 	bl	8004570 <HAL_RCC_GetSysClockFreq>
 8008632:	61b8      	str	r0, [r7, #24]
        break;
 8008634:	e008      	b.n	8008648 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008636:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800863a:	61bb      	str	r3, [r7, #24]
        break;
 800863c:	e004      	b.n	8008648 <UART_SetConfig+0x4c4>
      default:
        pclk = 0U;
 800863e:	2300      	movs	r3, #0
 8008640:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008642:	2301      	movs	r3, #1
 8008644:	77bb      	strb	r3, [r7, #30]
        break;
 8008646:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008648:	69bb      	ldr	r3, [r7, #24]
 800864a:	2b00      	cmp	r3, #0
 800864c:	f000 8082 	beq.w	8008754 <UART_SetConfig+0x5d0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008650:	69bb      	ldr	r3, [r7, #24]
 8008652:	005a      	lsls	r2, r3, #1
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	685b      	ldr	r3, [r3, #4]
 8008658:	085b      	lsrs	r3, r3, #1
 800865a:	441a      	add	r2, r3
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	685b      	ldr	r3, [r3, #4]
 8008660:	fbb2 f3f3 	udiv	r3, r2, r3
 8008664:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008666:	693b      	ldr	r3, [r7, #16]
 8008668:	2b0f      	cmp	r3, #15
 800866a:	d916      	bls.n	800869a <UART_SetConfig+0x516>
 800866c:	693b      	ldr	r3, [r7, #16]
 800866e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008672:	d212      	bcs.n	800869a <UART_SetConfig+0x516>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008674:	693b      	ldr	r3, [r7, #16]
 8008676:	b29b      	uxth	r3, r3
 8008678:	f023 030f 	bic.w	r3, r3, #15
 800867c:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800867e:	693b      	ldr	r3, [r7, #16]
 8008680:	085b      	lsrs	r3, r3, #1
 8008682:	b29b      	uxth	r3, r3
 8008684:	f003 0307 	and.w	r3, r3, #7
 8008688:	b29a      	uxth	r2, r3
 800868a:	89fb      	ldrh	r3, [r7, #14]
 800868c:	4313      	orrs	r3, r2
 800868e:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	89fa      	ldrh	r2, [r7, #14]
 8008696:	60da      	str	r2, [r3, #12]
 8008698:	e05c      	b.n	8008754 <UART_SetConfig+0x5d0>
      }
      else
      {
        ret = HAL_ERROR;
 800869a:	2301      	movs	r3, #1
 800869c:	77bb      	strb	r3, [r7, #30]
 800869e:	e059      	b.n	8008754 <UART_SetConfig+0x5d0>
      }
    }
  }
  else
  {
    switch (clocksource)
 80086a0:	7ffb      	ldrb	r3, [r7, #31]
 80086a2:	2b08      	cmp	r3, #8
 80086a4:	d835      	bhi.n	8008712 <UART_SetConfig+0x58e>
 80086a6:	a201      	add	r2, pc, #4	@ (adr r2, 80086ac <UART_SetConfig+0x528>)
 80086a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086ac:	080086ed 	.word	0x080086ed
 80086b0:	080086f5 	.word	0x080086f5
 80086b4:	080086fd 	.word	0x080086fd
 80086b8:	08008713 	.word	0x08008713
 80086bc:	08008703 	.word	0x08008703
 80086c0:	08008713 	.word	0x08008713
 80086c4:	08008713 	.word	0x08008713
 80086c8:	08008713 	.word	0x08008713
 80086cc:	0800870b 	.word	0x0800870b
 80086d0:	40004c00 	.word	0x40004c00
 80086d4:	40023800 	.word	0x40023800
 80086d8:	40005000 	.word	0x40005000
 80086dc:	40011400 	.word	0x40011400
 80086e0:	40007800 	.word	0x40007800
 80086e4:	40007c00 	.word	0x40007c00
 80086e8:	00f42400 	.word	0x00f42400
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80086ec:	f7fc f812 	bl	8004714 <HAL_RCC_GetPCLK1Freq>
 80086f0:	61b8      	str	r0, [r7, #24]
        break;
 80086f2:	e013      	b.n	800871c <UART_SetConfig+0x598>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80086f4:	f7fc f822 	bl	800473c <HAL_RCC_GetPCLK2Freq>
 80086f8:	61b8      	str	r0, [r7, #24]
        break;
 80086fa:	e00f      	b.n	800871c <UART_SetConfig+0x598>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80086fc:	4b1b      	ldr	r3, [pc, #108]	@ (800876c <UART_SetConfig+0x5e8>)
 80086fe:	61bb      	str	r3, [r7, #24]
        break;
 8008700:	e00c      	b.n	800871c <UART_SetConfig+0x598>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008702:	f7fb ff35 	bl	8004570 <HAL_RCC_GetSysClockFreq>
 8008706:	61b8      	str	r0, [r7, #24]
        break;
 8008708:	e008      	b.n	800871c <UART_SetConfig+0x598>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800870a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800870e:	61bb      	str	r3, [r7, #24]
        break;
 8008710:	e004      	b.n	800871c <UART_SetConfig+0x598>
      default:
        pclk = 0U;
 8008712:	2300      	movs	r3, #0
 8008714:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008716:	2301      	movs	r3, #1
 8008718:	77bb      	strb	r3, [r7, #30]
        break;
 800871a:	bf00      	nop
    }

    if (pclk != 0U)
 800871c:	69bb      	ldr	r3, [r7, #24]
 800871e:	2b00      	cmp	r3, #0
 8008720:	d018      	beq.n	8008754 <UART_SetConfig+0x5d0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	685b      	ldr	r3, [r3, #4]
 8008726:	085a      	lsrs	r2, r3, #1
 8008728:	69bb      	ldr	r3, [r7, #24]
 800872a:	441a      	add	r2, r3
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	685b      	ldr	r3, [r3, #4]
 8008730:	fbb2 f3f3 	udiv	r3, r2, r3
 8008734:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008736:	693b      	ldr	r3, [r7, #16]
 8008738:	2b0f      	cmp	r3, #15
 800873a:	d909      	bls.n	8008750 <UART_SetConfig+0x5cc>
 800873c:	693b      	ldr	r3, [r7, #16]
 800873e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008742:	d205      	bcs.n	8008750 <UART_SetConfig+0x5cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008744:	693b      	ldr	r3, [r7, #16]
 8008746:	b29a      	uxth	r2, r3
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	60da      	str	r2, [r3, #12]
 800874e:	e001      	b.n	8008754 <UART_SetConfig+0x5d0>
      }
      else
      {
        ret = HAL_ERROR;
 8008750:	2301      	movs	r3, #1
 8008752:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	2200      	movs	r2, #0
 8008758:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	2200      	movs	r2, #0
 800875e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8008760:	7fbb      	ldrb	r3, [r7, #30]
}
 8008762:	4618      	mov	r0, r3
 8008764:	3720      	adds	r7, #32
 8008766:	46bd      	mov	sp, r7
 8008768:	bd80      	pop	{r7, pc}
 800876a:	bf00      	nop
 800876c:	00f42400 	.word	0x00f42400

08008770 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008770:	b580      	push	{r7, lr}
 8008772:	b082      	sub	sp, #8
 8008774:	af00      	add	r7, sp, #0
 8008776:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800877c:	2bff      	cmp	r3, #255	@ 0xff
 800877e:	d904      	bls.n	800878a <UART_AdvFeatureConfig+0x1a>
 8008780:	f640 31e8 	movw	r1, #3048	@ 0xbe8
 8008784:	488e      	ldr	r0, [pc, #568]	@ (80089c0 <UART_AdvFeatureConfig+0x250>)
 8008786:	f7f9 fed3 	bl	8002530 <assert_failed>

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800878e:	f003 0308 	and.w	r3, r3, #8
 8008792:	2b00      	cmp	r3, #0
 8008794:	d018      	beq.n	80087c8 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800879a:	2b00      	cmp	r3, #0
 800879c:	d009      	beq.n	80087b2 <UART_AdvFeatureConfig+0x42>
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80087a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80087a6:	d004      	beq.n	80087b2 <UART_AdvFeatureConfig+0x42>
 80087a8:	f640 31ed 	movw	r1, #3053	@ 0xbed
 80087ac:	4884      	ldr	r0, [pc, #528]	@ (80089c0 <UART_AdvFeatureConfig+0x250>)
 80087ae:	f7f9 febf 	bl	8002530 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	685b      	ldr	r3, [r3, #4]
 80087b8:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	430a      	orrs	r2, r1
 80087c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087cc:	f003 0301 	and.w	r3, r3, #1
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d018      	beq.n	8008806 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d009      	beq.n	80087f0 <UART_AdvFeatureConfig+0x80>
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80087e4:	d004      	beq.n	80087f0 <UART_AdvFeatureConfig+0x80>
 80087e6:	f640 31f4 	movw	r1, #3060	@ 0xbf4
 80087ea:	4875      	ldr	r0, [pc, #468]	@ (80089c0 <UART_AdvFeatureConfig+0x250>)
 80087ec:	f7f9 fea0 	bl	8002530 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	685b      	ldr	r3, [r3, #4]
 80087f6:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	430a      	orrs	r2, r1
 8008804:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800880a:	f003 0302 	and.w	r3, r3, #2
 800880e:	2b00      	cmp	r3, #0
 8008810:	d018      	beq.n	8008844 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008816:	2b00      	cmp	r3, #0
 8008818:	d009      	beq.n	800882e <UART_AdvFeatureConfig+0xbe>
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800881e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008822:	d004      	beq.n	800882e <UART_AdvFeatureConfig+0xbe>
 8008824:	f640 31fb 	movw	r1, #3067	@ 0xbfb
 8008828:	4865      	ldr	r0, [pc, #404]	@ (80089c0 <UART_AdvFeatureConfig+0x250>)
 800882a:	f7f9 fe81 	bl	8002530 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	685b      	ldr	r3, [r3, #4]
 8008834:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	430a      	orrs	r2, r1
 8008842:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008848:	f003 0304 	and.w	r3, r3, #4
 800884c:	2b00      	cmp	r3, #0
 800884e:	d018      	beq.n	8008882 <UART_AdvFeatureConfig+0x112>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008854:	2b00      	cmp	r3, #0
 8008856:	d009      	beq.n	800886c <UART_AdvFeatureConfig+0xfc>
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800885c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008860:	d004      	beq.n	800886c <UART_AdvFeatureConfig+0xfc>
 8008862:	f640 4102 	movw	r1, #3074	@ 0xc02
 8008866:	4856      	ldr	r0, [pc, #344]	@ (80089c0 <UART_AdvFeatureConfig+0x250>)
 8008868:	f7f9 fe62 	bl	8002530 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	685b      	ldr	r3, [r3, #4]
 8008872:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	430a      	orrs	r2, r1
 8008880:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008886:	f003 0310 	and.w	r3, r3, #16
 800888a:	2b00      	cmp	r3, #0
 800888c:	d018      	beq.n	80088c0 <UART_AdvFeatureConfig+0x150>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008892:	2b00      	cmp	r3, #0
 8008894:	d009      	beq.n	80088aa <UART_AdvFeatureConfig+0x13a>
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800889a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800889e:	d004      	beq.n	80088aa <UART_AdvFeatureConfig+0x13a>
 80088a0:	f640 4109 	movw	r1, #3081	@ 0xc09
 80088a4:	4846      	ldr	r0, [pc, #280]	@ (80089c0 <UART_AdvFeatureConfig+0x250>)
 80088a6:	f7f9 fe43 	bl	8002530 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	689b      	ldr	r3, [r3, #8]
 80088b0:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	430a      	orrs	r2, r1
 80088be:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088c4:	f003 0320 	and.w	r3, r3, #32
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d018      	beq.n	80088fe <UART_AdvFeatureConfig+0x18e>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d009      	beq.n	80088e8 <UART_AdvFeatureConfig+0x178>
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80088dc:	d004      	beq.n	80088e8 <UART_AdvFeatureConfig+0x178>
 80088de:	f44f 6141 	mov.w	r1, #3088	@ 0xc10
 80088e2:	4837      	ldr	r0, [pc, #220]	@ (80089c0 <UART_AdvFeatureConfig+0x250>)
 80088e4:	f7f9 fe24 	bl	8002530 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	689b      	ldr	r3, [r3, #8]
 80088ee:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	430a      	orrs	r2, r1
 80088fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008902:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008906:	2b00      	cmp	r3, #0
 8008908:	d064      	beq.n	80089d4 <UART_AdvFeatureConfig+0x264>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	4a2d      	ldr	r2, [pc, #180]	@ (80089c4 <UART_AdvFeatureConfig+0x254>)
 8008910:	4293      	cmp	r3, r2
 8008912:	d013      	beq.n	800893c <UART_AdvFeatureConfig+0x1cc>
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	4a2b      	ldr	r2, [pc, #172]	@ (80089c8 <UART_AdvFeatureConfig+0x258>)
 800891a:	4293      	cmp	r3, r2
 800891c:	d00e      	beq.n	800893c <UART_AdvFeatureConfig+0x1cc>
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	4a2a      	ldr	r2, [pc, #168]	@ (80089cc <UART_AdvFeatureConfig+0x25c>)
 8008924:	4293      	cmp	r3, r2
 8008926:	d009      	beq.n	800893c <UART_AdvFeatureConfig+0x1cc>
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	4a28      	ldr	r2, [pc, #160]	@ (80089d0 <UART_AdvFeatureConfig+0x260>)
 800892e:	4293      	cmp	r3, r2
 8008930:	d004      	beq.n	800893c <UART_AdvFeatureConfig+0x1cc>
 8008932:	f640 4117 	movw	r1, #3095	@ 0xc17
 8008936:	4822      	ldr	r0, [pc, #136]	@ (80089c0 <UART_AdvFeatureConfig+0x250>)
 8008938:	f7f9 fdfa 	bl	8002530 <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008940:	2b00      	cmp	r3, #0
 8008942:	d009      	beq.n	8008958 <UART_AdvFeatureConfig+0x1e8>
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008948:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800894c:	d004      	beq.n	8008958 <UART_AdvFeatureConfig+0x1e8>
 800894e:	f640 4118 	movw	r1, #3096	@ 0xc18
 8008952:	481b      	ldr	r0, [pc, #108]	@ (80089c0 <UART_AdvFeatureConfig+0x250>)
 8008954:	f7f9 fdec 	bl	8002530 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	685b      	ldr	r3, [r3, #4]
 800895e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	430a      	orrs	r2, r1
 800896c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008972:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008976:	d12d      	bne.n	80089d4 <UART_AdvFeatureConfig+0x264>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800897c:	2b00      	cmp	r3, #0
 800897e:	d013      	beq.n	80089a8 <UART_AdvFeatureConfig+0x238>
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008984:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008988:	d00e      	beq.n	80089a8 <UART_AdvFeatureConfig+0x238>
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800898e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008992:	d009      	beq.n	80089a8 <UART_AdvFeatureConfig+0x238>
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008998:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800899c:	d004      	beq.n	80089a8 <UART_AdvFeatureConfig+0x238>
 800899e:	f640 411d 	movw	r1, #3101	@ 0xc1d
 80089a2:	4807      	ldr	r0, [pc, #28]	@ (80089c0 <UART_AdvFeatureConfig+0x250>)
 80089a4:	f7f9 fdc4 	bl	8002530 <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	685b      	ldr	r3, [r3, #4]
 80089ae:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	430a      	orrs	r2, r1
 80089bc:	605a      	str	r2, [r3, #4]
 80089be:	e009      	b.n	80089d4 <UART_AdvFeatureConfig+0x264>
 80089c0:	08010930 	.word	0x08010930
 80089c4:	40011000 	.word	0x40011000
 80089c8:	40004400 	.word	0x40004400
 80089cc:	40004800 	.word	0x40004800
 80089d0:	40011400 	.word	0x40011400
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d018      	beq.n	8008a12 <UART_AdvFeatureConfig+0x2a2>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d009      	beq.n	80089fc <UART_AdvFeatureConfig+0x28c>
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80089ec:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80089f0:	d004      	beq.n	80089fc <UART_AdvFeatureConfig+0x28c>
 80089f2:	f640 4125 	movw	r1, #3109	@ 0xc25
 80089f6:	4809      	ldr	r0, [pc, #36]	@ (8008a1c <UART_AdvFeatureConfig+0x2ac>)
 80089f8:	f7f9 fd9a 	bl	8002530 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	685b      	ldr	r3, [r3, #4]
 8008a02:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	430a      	orrs	r2, r1
 8008a10:	605a      	str	r2, [r3, #4]
  }
}
 8008a12:	bf00      	nop
 8008a14:	3708      	adds	r7, #8
 8008a16:	46bd      	mov	sp, r7
 8008a18:	bd80      	pop	{r7, pc}
 8008a1a:	bf00      	nop
 8008a1c:	08010930 	.word	0x08010930

08008a20 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008a20:	b580      	push	{r7, lr}
 8008a22:	b08c      	sub	sp, #48	@ 0x30
 8008a24:	af02      	add	r7, sp, #8
 8008a26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	2200      	movs	r2, #0
 8008a2c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008a30:	f7fa fa04 	bl	8002e3c <HAL_GetTick>
 8008a34:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	f003 0308 	and.w	r3, r3, #8
 8008a40:	2b08      	cmp	r3, #8
 8008a42:	d12e      	bne.n	8008aa2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008a44:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008a48:	9300      	str	r3, [sp, #0]
 8008a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a4c:	2200      	movs	r2, #0
 8008a4e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008a52:	6878      	ldr	r0, [r7, #4]
 8008a54:	f000 f83b 	bl	8008ace <UART_WaitOnFlagUntilTimeout>
 8008a58:	4603      	mov	r3, r0
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d021      	beq.n	8008aa2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a64:	693b      	ldr	r3, [r7, #16]
 8008a66:	e853 3f00 	ldrex	r3, [r3]
 8008a6a:	60fb      	str	r3, [r7, #12]
   return(result);
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008a72:	623b      	str	r3, [r7, #32]
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	461a      	mov	r2, r3
 8008a7a:	6a3b      	ldr	r3, [r7, #32]
 8008a7c:	61fb      	str	r3, [r7, #28]
 8008a7e:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a80:	69b9      	ldr	r1, [r7, #24]
 8008a82:	69fa      	ldr	r2, [r7, #28]
 8008a84:	e841 2300 	strex	r3, r2, [r1]
 8008a88:	617b      	str	r3, [r7, #20]
   return(result);
 8008a8a:	697b      	ldr	r3, [r7, #20]
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d1e6      	bne.n	8008a5e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	2220      	movs	r2, #32
 8008a94:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	2200      	movs	r2, #0
 8008a9a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008a9e:	2303      	movs	r3, #3
 8008aa0:	e011      	b.n	8008ac6 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	2220      	movs	r2, #32
 8008aa6:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	2220      	movs	r2, #32
 8008aac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	2200      	movs	r2, #0
 8008aba:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	2200      	movs	r2, #0
 8008ac0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8008ac4:	2300      	movs	r3, #0
}
 8008ac6:	4618      	mov	r0, r3
 8008ac8:	3728      	adds	r7, #40	@ 0x28
 8008aca:	46bd      	mov	sp, r7
 8008acc:	bd80      	pop	{r7, pc}

08008ace <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008ace:	b580      	push	{r7, lr}
 8008ad0:	b084      	sub	sp, #16
 8008ad2:	af00      	add	r7, sp, #0
 8008ad4:	60f8      	str	r0, [r7, #12]
 8008ad6:	60b9      	str	r1, [r7, #8]
 8008ad8:	603b      	str	r3, [r7, #0]
 8008ada:	4613      	mov	r3, r2
 8008adc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ade:	e04f      	b.n	8008b80 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008ae0:	69bb      	ldr	r3, [r7, #24]
 8008ae2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ae6:	d04b      	beq.n	8008b80 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ae8:	f7fa f9a8 	bl	8002e3c <HAL_GetTick>
 8008aec:	4602      	mov	r2, r0
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	1ad3      	subs	r3, r2, r3
 8008af2:	69ba      	ldr	r2, [r7, #24]
 8008af4:	429a      	cmp	r2, r3
 8008af6:	d302      	bcc.n	8008afe <UART_WaitOnFlagUntilTimeout+0x30>
 8008af8:	69bb      	ldr	r3, [r7, #24]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d101      	bne.n	8008b02 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008afe:	2303      	movs	r3, #3
 8008b00:	e04e      	b.n	8008ba0 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	f003 0304 	and.w	r3, r3, #4
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d037      	beq.n	8008b80 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008b10:	68bb      	ldr	r3, [r7, #8]
 8008b12:	2b80      	cmp	r3, #128	@ 0x80
 8008b14:	d034      	beq.n	8008b80 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008b16:	68bb      	ldr	r3, [r7, #8]
 8008b18:	2b40      	cmp	r3, #64	@ 0x40
 8008b1a:	d031      	beq.n	8008b80 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	69db      	ldr	r3, [r3, #28]
 8008b22:	f003 0308 	and.w	r3, r3, #8
 8008b26:	2b08      	cmp	r3, #8
 8008b28:	d110      	bne.n	8008b4c <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	2208      	movs	r2, #8
 8008b30:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008b32:	68f8      	ldr	r0, [r7, #12]
 8008b34:	f000 f838 	bl	8008ba8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	2208      	movs	r2, #8
 8008b3c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	2200      	movs	r2, #0
 8008b44:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8008b48:	2301      	movs	r3, #1
 8008b4a:	e029      	b.n	8008ba0 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	69db      	ldr	r3, [r3, #28]
 8008b52:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008b56:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008b5a:	d111      	bne.n	8008b80 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008b64:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008b66:	68f8      	ldr	r0, [r7, #12]
 8008b68:	f000 f81e 	bl	8008ba8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	2220      	movs	r2, #32
 8008b70:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	2200      	movs	r2, #0
 8008b78:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8008b7c:	2303      	movs	r3, #3
 8008b7e:	e00f      	b.n	8008ba0 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	69da      	ldr	r2, [r3, #28]
 8008b86:	68bb      	ldr	r3, [r7, #8]
 8008b88:	4013      	ands	r3, r2
 8008b8a:	68ba      	ldr	r2, [r7, #8]
 8008b8c:	429a      	cmp	r2, r3
 8008b8e:	bf0c      	ite	eq
 8008b90:	2301      	moveq	r3, #1
 8008b92:	2300      	movne	r3, #0
 8008b94:	b2db      	uxtb	r3, r3
 8008b96:	461a      	mov	r2, r3
 8008b98:	79fb      	ldrb	r3, [r7, #7]
 8008b9a:	429a      	cmp	r2, r3
 8008b9c:	d0a0      	beq.n	8008ae0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008b9e:	2300      	movs	r3, #0
}
 8008ba0:	4618      	mov	r0, r3
 8008ba2:	3710      	adds	r7, #16
 8008ba4:	46bd      	mov	sp, r7
 8008ba6:	bd80      	pop	{r7, pc}

08008ba8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008ba8:	b480      	push	{r7}
 8008baa:	b095      	sub	sp, #84	@ 0x54
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008bb8:	e853 3f00 	ldrex	r3, [r3]
 8008bbc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bc0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008bc4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	461a      	mov	r2, r3
 8008bcc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008bce:	643b      	str	r3, [r7, #64]	@ 0x40
 8008bd0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bd2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008bd4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008bd6:	e841 2300 	strex	r3, r2, [r1]
 8008bda:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008bdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d1e6      	bne.n	8008bb0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	3308      	adds	r3, #8
 8008be8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bea:	6a3b      	ldr	r3, [r7, #32]
 8008bec:	e853 3f00 	ldrex	r3, [r3]
 8008bf0:	61fb      	str	r3, [r7, #28]
   return(result);
 8008bf2:	69fb      	ldr	r3, [r7, #28]
 8008bf4:	f023 0301 	bic.w	r3, r3, #1
 8008bf8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	3308      	adds	r3, #8
 8008c00:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008c02:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008c04:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c06:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008c08:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008c0a:	e841 2300 	strex	r3, r2, [r1]
 8008c0e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d1e5      	bne.n	8008be2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008c1a:	2b01      	cmp	r3, #1
 8008c1c:	d118      	bne.n	8008c50 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	e853 3f00 	ldrex	r3, [r3]
 8008c2a:	60bb      	str	r3, [r7, #8]
   return(result);
 8008c2c:	68bb      	ldr	r3, [r7, #8]
 8008c2e:	f023 0310 	bic.w	r3, r3, #16
 8008c32:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	461a      	mov	r2, r3
 8008c3a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008c3c:	61bb      	str	r3, [r7, #24]
 8008c3e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c40:	6979      	ldr	r1, [r7, #20]
 8008c42:	69ba      	ldr	r2, [r7, #24]
 8008c44:	e841 2300 	strex	r3, r2, [r1]
 8008c48:	613b      	str	r3, [r7, #16]
   return(result);
 8008c4a:	693b      	ldr	r3, [r7, #16]
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d1e6      	bne.n	8008c1e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	2220      	movs	r2, #32
 8008c54:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	2200      	movs	r2, #0
 8008c62:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008c64:	bf00      	nop
 8008c66:	3754      	adds	r7, #84	@ 0x54
 8008c68:	46bd      	mov	sp, r7
 8008c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c6e:	4770      	bx	lr

08008c70 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008c70:	b480      	push	{r7}
 8008c72:	b083      	sub	sp, #12
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	f103 0208 	add.w	r2, r3, #8
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	f04f 32ff 	mov.w	r2, #4294967295
 8008c88:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	f103 0208 	add.w	r2, r3, #8
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	f103 0208 	add.w	r2, r3, #8
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	2200      	movs	r2, #0
 8008ca2:	601a      	str	r2, [r3, #0]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
}
 8008ca4:	bf00      	nop
 8008ca6:	370c      	adds	r7, #12
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cae:	4770      	bx	lr

08008cb0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008cb0:	b480      	push	{r7}
 8008cb2:	b083      	sub	sp, #12
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	2200      	movs	r2, #0
 8008cbc:	611a      	str	r2, [r3, #16]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
}
 8008cbe:	bf00      	nop
 8008cc0:	370c      	adds	r7, #12
 8008cc2:	46bd      	mov	sp, r7
 8008cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc8:	4770      	bx	lr

08008cca <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8008cca:	b480      	push	{r7}
 8008ccc:	b085      	sub	sp, #20
 8008cce:	af00      	add	r7, sp, #0
 8008cd0:	6078      	str	r0, [r7, #4]
 8008cd2:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	685b      	ldr	r3, [r3, #4]
 8008cd8:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8008cda:	683b      	ldr	r3, [r7, #0]
 8008cdc:	68fa      	ldr	r2, [r7, #12]
 8008cde:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	689a      	ldr	r2, [r3, #8]
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	689b      	ldr	r3, [r3, #8]
 8008cec:	683a      	ldr	r2, [r7, #0]
 8008cee:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	683a      	ldr	r2, [r7, #0]
 8008cf4:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8008cf6:	683b      	ldr	r3, [r7, #0]
 8008cf8:	687a      	ldr	r2, [r7, #4]
 8008cfa:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	1c5a      	adds	r2, r3, #1
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsertEnd();
}
 8008d06:	bf00      	nop
 8008d08:	3714      	adds	r7, #20
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d10:	4770      	bx	lr

08008d12 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8008d12:	b480      	push	{r7}
 8008d14:	b085      	sub	sp, #20
 8008d16:	af00      	add	r7, sp, #0
 8008d18:	6078      	str	r0, [r7, #4]
 8008d1a:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008d1c:	683b      	ldr	r3, [r7, #0]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8008d22:	68bb      	ldr	r3, [r7, #8]
 8008d24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d28:	d103      	bne.n	8008d32 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	691b      	ldr	r3, [r3, #16]
 8008d2e:	60fb      	str	r3, [r7, #12]
 8008d30:	e00c      	b.n	8008d4c <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	3308      	adds	r3, #8
 8008d36:	60fb      	str	r3, [r7, #12]
 8008d38:	e002      	b.n	8008d40 <vListInsert+0x2e>
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	685b      	ldr	r3, [r3, #4]
 8008d3e:	60fb      	str	r3, [r7, #12]
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	685b      	ldr	r3, [r3, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	68ba      	ldr	r2, [r7, #8]
 8008d48:	429a      	cmp	r2, r3
 8008d4a:	d2f6      	bcs.n	8008d3a <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	685a      	ldr	r2, [r3, #4]
 8008d50:	683b      	ldr	r3, [r7, #0]
 8008d52:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008d54:	683b      	ldr	r3, [r7, #0]
 8008d56:	685b      	ldr	r3, [r3, #4]
 8008d58:	683a      	ldr	r2, [r7, #0]
 8008d5a:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8008d5c:	683b      	ldr	r3, [r7, #0]
 8008d5e:	68fa      	ldr	r2, [r7, #12]
 8008d60:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	683a      	ldr	r2, [r7, #0]
 8008d66:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	687a      	ldr	r2, [r7, #4]
 8008d6c:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	1c5a      	adds	r2, r3, #1
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
}
 8008d78:	bf00      	nop
 8008d7a:	3714      	adds	r7, #20
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d82:	4770      	bx	lr

08008d84 <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008d84:	b480      	push	{r7}
 8008d86:	b085      	sub	sp, #20
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	691b      	ldr	r3, [r3, #16]
 8008d90:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	685b      	ldr	r3, [r3, #4]
 8008d96:	687a      	ldr	r2, [r7, #4]
 8008d98:	6892      	ldr	r2, [r2, #8]
 8008d9a:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	689b      	ldr	r3, [r3, #8]
 8008da0:	687a      	ldr	r2, [r7, #4]
 8008da2:	6852      	ldr	r2, [r2, #4]
 8008da4:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	685b      	ldr	r3, [r3, #4]
 8008daa:	687a      	ldr	r2, [r7, #4]
 8008dac:	429a      	cmp	r2, r3
 8008dae:	d103      	bne.n	8008db8 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	689a      	ldr	r2, [r3, #8]
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	2200      	movs	r2, #0
 8008dbc:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	1e5a      	subs	r2, r3, #1
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );

    return pxList->uxNumberOfItems;
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	681b      	ldr	r3, [r3, #0]
}
 8008dcc:	4618      	mov	r0, r3
 8008dce:	3714      	adds	r7, #20
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd6:	4770      	bx	lr

08008dd8 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	b086      	sub	sp, #24
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
 8008de0:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8008de2:	2301      	movs	r3, #1
 8008de4:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 8008dea:	693b      	ldr	r3, [r7, #16]
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d110      	bne.n	8008e12 <xQueueGenericReset+0x3a>
    __asm volatile
 8008df0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008df4:	b672      	cpsid	i
 8008df6:	f383 8811 	msr	BASEPRI, r3
 8008dfa:	f3bf 8f6f 	isb	sy
 8008dfe:	f3bf 8f4f 	dsb	sy
 8008e02:	b662      	cpsie	i
 8008e04:	60fb      	str	r3, [r7, #12]
}
 8008e06:	bf00      	nop
 8008e08:	f240 1137 	movw	r1, #311	@ 0x137
 8008e0c:	483f      	ldr	r0, [pc, #252]	@ (8008f0c <xQueueGenericReset+0x134>)
 8008e0e:	f7f9 fad9 	bl	80023c4 <vAssertCalled>

    if( ( pxQueue != NULL ) &&
 8008e12:	693b      	ldr	r3, [r7, #16]
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d05d      	beq.n	8008ed4 <xQueueGenericReset+0xfc>
        ( pxQueue->uxLength >= 1U ) &&
 8008e18:	693b      	ldr	r3, [r7, #16]
 8008e1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d059      	beq.n	8008ed4 <xQueueGenericReset+0xfc>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8008e20:	693b      	ldr	r3, [r7, #16]
 8008e22:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008e24:	693b      	ldr	r3, [r7, #16]
 8008e26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e28:	2100      	movs	r1, #0
 8008e2a:	fba3 2302 	umull	r2, r3, r3, r2
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d000      	beq.n	8008e34 <xQueueGenericReset+0x5c>
 8008e32:	2101      	movs	r1, #1
 8008e34:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d14c      	bne.n	8008ed4 <xQueueGenericReset+0xfc>
    {
        taskENTER_CRITICAL();
 8008e3a:	f002 fdd1 	bl	800b9e0 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8008e3e:	693b      	ldr	r3, [r7, #16]
 8008e40:	681a      	ldr	r2, [r3, #0]
 8008e42:	693b      	ldr	r3, [r7, #16]
 8008e44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e46:	6939      	ldr	r1, [r7, #16]
 8008e48:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008e4a:	fb01 f303 	mul.w	r3, r1, r3
 8008e4e:	441a      	add	r2, r3
 8008e50:	693b      	ldr	r3, [r7, #16]
 8008e52:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008e54:	693b      	ldr	r3, [r7, #16]
 8008e56:	2200      	movs	r2, #0
 8008e58:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8008e5a:	693b      	ldr	r3, [r7, #16]
 8008e5c:	681a      	ldr	r2, [r3, #0]
 8008e5e:	693b      	ldr	r3, [r7, #16]
 8008e60:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 8008e62:	693b      	ldr	r3, [r7, #16]
 8008e64:	681a      	ldr	r2, [r3, #0]
 8008e66:	693b      	ldr	r3, [r7, #16]
 8008e68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e6a:	3b01      	subs	r3, #1
 8008e6c:	6939      	ldr	r1, [r7, #16]
 8008e6e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008e70:	fb01 f303 	mul.w	r3, r1, r3
 8008e74:	441a      	add	r2, r3
 8008e76:	693b      	ldr	r3, [r7, #16]
 8008e78:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8008e7a:	693b      	ldr	r3, [r7, #16]
 8008e7c:	22ff      	movs	r2, #255	@ 0xff
 8008e7e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8008e82:	693b      	ldr	r3, [r7, #16]
 8008e84:	22ff      	movs	r2, #255	@ 0xff
 8008e86:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8008e8a:	683b      	ldr	r3, [r7, #0]
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d114      	bne.n	8008eba <xQueueGenericReset+0xe2>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008e90:	693b      	ldr	r3, [r7, #16]
 8008e92:	691b      	ldr	r3, [r3, #16]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d01a      	beq.n	8008ece <xQueueGenericReset+0xf6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008e98:	693b      	ldr	r3, [r7, #16]
 8008e9a:	3310      	adds	r3, #16
 8008e9c:	4618      	mov	r0, r3
 8008e9e:	f001 fc85 	bl	800a7ac <xTaskRemoveFromEventList>
 8008ea2:	4603      	mov	r3, r0
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d012      	beq.n	8008ece <xQueueGenericReset+0xf6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8008ea8:	4b19      	ldr	r3, [pc, #100]	@ (8008f10 <xQueueGenericReset+0x138>)
 8008eaa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008eae:	601a      	str	r2, [r3, #0]
 8008eb0:	f3bf 8f4f 	dsb	sy
 8008eb4:	f3bf 8f6f 	isb	sy
 8008eb8:	e009      	b.n	8008ece <xQueueGenericReset+0xf6>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008eba:	693b      	ldr	r3, [r7, #16]
 8008ebc:	3310      	adds	r3, #16
 8008ebe:	4618      	mov	r0, r3
 8008ec0:	f7ff fed6 	bl	8008c70 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008ec4:	693b      	ldr	r3, [r7, #16]
 8008ec6:	3324      	adds	r3, #36	@ 0x24
 8008ec8:	4618      	mov	r0, r3
 8008eca:	f7ff fed1 	bl	8008c70 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8008ece:	f002 fdbf 	bl	800ba50 <vPortExitCritical>
 8008ed2:	e001      	b.n	8008ed8 <xQueueGenericReset+0x100>
    }
    else
    {
        xReturn = pdFAIL;
 8008ed4:	2300      	movs	r3, #0
 8008ed6:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8008ed8:	697b      	ldr	r3, [r7, #20]
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d110      	bne.n	8008f00 <xQueueGenericReset+0x128>
    __asm volatile
 8008ede:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ee2:	b672      	cpsid	i
 8008ee4:	f383 8811 	msr	BASEPRI, r3
 8008ee8:	f3bf 8f6f 	isb	sy
 8008eec:	f3bf 8f4f 	dsb	sy
 8008ef0:	b662      	cpsie	i
 8008ef2:	60bb      	str	r3, [r7, #8]
}
 8008ef4:	bf00      	nop
 8008ef6:	f44f 71b6 	mov.w	r1, #364	@ 0x16c
 8008efa:	4804      	ldr	r0, [pc, #16]	@ (8008f0c <xQueueGenericReset+0x134>)
 8008efc:	f7f9 fa62 	bl	80023c4 <vAssertCalled>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );

    return xReturn;
 8008f00:	697b      	ldr	r3, [r7, #20]
}
 8008f02:	4618      	mov	r0, r3
 8008f04:	3718      	adds	r7, #24
 8008f06:	46bd      	mov	sp, r7
 8008f08:	bd80      	pop	{r7, pc}
 8008f0a:	bf00      	nop
 8008f0c:	0801096c 	.word	0x0801096c
 8008f10:	e000ed04 	.word	0xe000ed04

08008f14 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8008f14:	b580      	push	{r7, lr}
 8008f16:	b08a      	sub	sp, #40	@ 0x28
 8008f18:	af02      	add	r7, sp, #8
 8008f1a:	60f8      	str	r0, [r7, #12]
 8008f1c:	60b9      	str	r1, [r7, #8]
 8008f1e:	4613      	mov	r3, r2
 8008f20:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8008f22:	2300      	movs	r3, #0
 8008f24:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        traceENTER_xQueueGenericCreate( uxQueueLength, uxItemSize, ucQueueType );

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d02e      	beq.n	8008f8a <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8008f2c:	2100      	movs	r1, #0
 8008f2e:	68ba      	ldr	r2, [r7, #8]
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	fba3 2302 	umull	r2, r3, r3, r2
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d000      	beq.n	8008f3c <xQueueGenericCreate+0x28>
 8008f3a:	2101      	movs	r1, #1
 8008f3c:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d123      	bne.n	8008f8a <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	68ba      	ldr	r2, [r7, #8]
 8008f46:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8008f4a:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 8008f4e:	d81c      	bhi.n	8008f8a <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( ( size_t ) uxQueueLength * ( size_t ) uxItemSize );
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	68ba      	ldr	r2, [r7, #8]
 8008f54:	fb02 f303 	mul.w	r3, r2, r3
 8008f58:	61bb      	str	r3, [r7, #24]

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8008f5a:	69bb      	ldr	r3, [r7, #24]
 8008f5c:	3350      	adds	r3, #80	@ 0x50
 8008f5e:	4618      	mov	r0, r3
 8008f60:	f7f9 fd50 	bl	8002a04 <pvPortMalloc>
 8008f64:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8008f66:	69fb      	ldr	r3, [r7, #28]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d022      	beq.n	8008fb2 <xQueueGenericCreate+0x9e>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008f6c:	69fb      	ldr	r3, [r7, #28]
 8008f6e:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t );
 8008f70:	697b      	ldr	r3, [r7, #20]
 8008f72:	3350      	adds	r3, #80	@ 0x50
 8008f74:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008f76:	79fa      	ldrb	r2, [r7, #7]
 8008f78:	69fb      	ldr	r3, [r7, #28]
 8008f7a:	9300      	str	r3, [sp, #0]
 8008f7c:	4613      	mov	r3, r2
 8008f7e:	697a      	ldr	r2, [r7, #20]
 8008f80:	68b9      	ldr	r1, [r7, #8]
 8008f82:	68f8      	ldr	r0, [r7, #12]
 8008f84:	f000 f81c 	bl	8008fc0 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8008f88:	e013      	b.n	8008fb2 <xQueueGenericCreate+0x9e>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8008f8a:	69fb      	ldr	r3, [r7, #28]
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d110      	bne.n	8008fb2 <xQueueGenericCreate+0x9e>
    __asm volatile
 8008f90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f94:	b672      	cpsid	i
 8008f96:	f383 8811 	msr	BASEPRI, r3
 8008f9a:	f3bf 8f6f 	isb	sy
 8008f9e:	f3bf 8f4f 	dsb	sy
 8008fa2:	b662      	cpsie	i
 8008fa4:	613b      	str	r3, [r7, #16]
}
 8008fa6:	bf00      	nop
 8008fa8:	f240 212a 	movw	r1, #554	@ 0x22a
 8008fac:	4803      	ldr	r0, [pc, #12]	@ (8008fbc <xQueueGenericCreate+0xa8>)
 8008fae:	f7f9 fa09 	bl	80023c4 <vAssertCalled>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreate( pxNewQueue );

        return pxNewQueue;
 8008fb2:	69fb      	ldr	r3, [r7, #28]
    }
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	3720      	adds	r7, #32
 8008fb8:	46bd      	mov	sp, r7
 8008fba:	bd80      	pop	{r7, pc}
 8008fbc:	0801096c 	.word	0x0801096c

08008fc0 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8008fc0:	b580      	push	{r7, lr}
 8008fc2:	b084      	sub	sp, #16
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	60f8      	str	r0, [r7, #12]
 8008fc8:	60b9      	str	r1, [r7, #8]
 8008fca:	607a      	str	r2, [r7, #4]
 8008fcc:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8008fce:	68bb      	ldr	r3, [r7, #8]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d103      	bne.n	8008fdc <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008fd4:	69bb      	ldr	r3, [r7, #24]
 8008fd6:	69ba      	ldr	r2, [r7, #24]
 8008fd8:	601a      	str	r2, [r3, #0]
 8008fda:	e002      	b.n	8008fe2 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008fdc:	69bb      	ldr	r3, [r7, #24]
 8008fde:	687a      	ldr	r2, [r7, #4]
 8008fe0:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8008fe2:	69bb      	ldr	r3, [r7, #24]
 8008fe4:	68fa      	ldr	r2, [r7, #12]
 8008fe6:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8008fe8:	69bb      	ldr	r3, [r7, #24]
 8008fea:	68ba      	ldr	r2, [r7, #8]
 8008fec:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008fee:	2101      	movs	r1, #1
 8008ff0:	69b8      	ldr	r0, [r7, #24]
 8008ff2:	f7ff fef1 	bl	8008dd8 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8008ff6:	69bb      	ldr	r3, [r7, #24]
 8008ff8:	78fa      	ldrb	r2, [r7, #3]
 8008ffa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8008ffe:	bf00      	nop
 8009000:	3710      	adds	r7, #16
 8009002:	46bd      	mov	sp, r7
 8009004:	bd80      	pop	{r7, pc}

08009006 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static void prvInitialiseMutex( Queue_t * pxNewQueue )
    {
 8009006:	b580      	push	{r7, lr}
 8009008:	b082      	sub	sp, #8
 800900a:	af00      	add	r7, sp, #0
 800900c:	6078      	str	r0, [r7, #4]
        if( pxNewQueue != NULL )
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	2b00      	cmp	r3, #0
 8009012:	d00e      	beq.n	8009032 <prvInitialiseMutex+0x2c>
        {
            /* The queue create function will set all the queue structure members
            * correctly for a generic queue, but this function is creating a
            * mutex.  Overwrite those members that need to be set differently -
            * in particular the information required for priority inheritance. */
            pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	2200      	movs	r2, #0
 8009018:	609a      	str	r2, [r3, #8]
            pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	2200      	movs	r2, #0
 800901e:	601a      	str	r2, [r3, #0]

            /* In case this is a recursive mutex. */
            pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	2200      	movs	r2, #0
 8009024:	60da      	str	r2, [r3, #12]

            traceCREATE_MUTEX( pxNewQueue );

            /* Start with the semaphore in the expected state. */
            ( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8009026:	2300      	movs	r3, #0
 8009028:	2200      	movs	r2, #0
 800902a:	2100      	movs	r1, #0
 800902c:	6878      	ldr	r0, [r7, #4]
 800902e:	f000 f897 	bl	8009160 <xQueueGenericSend>
        }
        else
        {
            traceCREATE_MUTEX_FAILED();
        }
    }
 8009032:	bf00      	nop
 8009034:	3708      	adds	r7, #8
 8009036:	46bd      	mov	sp, r7
 8009038:	bd80      	pop	{r7, pc}

0800903a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

    QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
    {
 800903a:	b580      	push	{r7, lr}
 800903c:	b086      	sub	sp, #24
 800903e:	af00      	add	r7, sp, #0
 8009040:	4603      	mov	r3, r0
 8009042:	71fb      	strb	r3, [r7, #7]
        QueueHandle_t xNewQueue;
        const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8009044:	2301      	movs	r3, #1
 8009046:	617b      	str	r3, [r7, #20]
 8009048:	2300      	movs	r3, #0
 800904a:	613b      	str	r3, [r7, #16]

        traceENTER_xQueueCreateMutex( ucQueueType );

        xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800904c:	79fb      	ldrb	r3, [r7, #7]
 800904e:	461a      	mov	r2, r3
 8009050:	6939      	ldr	r1, [r7, #16]
 8009052:	6978      	ldr	r0, [r7, #20]
 8009054:	f7ff ff5e 	bl	8008f14 <xQueueGenericCreate>
 8009058:	60f8      	str	r0, [r7, #12]
        prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800905a:	68f8      	ldr	r0, [r7, #12]
 800905c:	f7ff ffd3 	bl	8009006 <prvInitialiseMutex>

        traceRETURN_xQueueCreateMutex( xNewQueue );

        return xNewQueue;
 8009060:	68fb      	ldr	r3, [r7, #12]
    }
 8009062:	4618      	mov	r0, r3
 8009064:	3718      	adds	r7, #24
 8009066:	46bd      	mov	sp, r7
 8009068:	bd80      	pop	{r7, pc}
	...

0800906c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

    BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
    {
 800906c:	b590      	push	{r4, r7, lr}
 800906e:	b087      	sub	sp, #28
 8009070:	af00      	add	r7, sp, #0
 8009072:	6078      	str	r0, [r7, #4]
        BaseType_t xReturn;
        Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	613b      	str	r3, [r7, #16]

        traceENTER_xQueueGiveMutexRecursive( xMutex );

        configASSERT( pxMutex );
 8009078:	693b      	ldr	r3, [r7, #16]
 800907a:	2b00      	cmp	r3, #0
 800907c:	d110      	bne.n	80090a0 <xQueueGiveMutexRecursive+0x34>
    __asm volatile
 800907e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009082:	b672      	cpsid	i
 8009084:	f383 8811 	msr	BASEPRI, r3
 8009088:	f3bf 8f6f 	isb	sy
 800908c:	f3bf 8f4f 	dsb	sy
 8009090:	b662      	cpsie	i
 8009092:	60fb      	str	r3, [r7, #12]
}
 8009094:	bf00      	nop
 8009096:	f240 21fb 	movw	r1, #763	@ 0x2fb
 800909a:	4811      	ldr	r0, [pc, #68]	@ (80090e0 <xQueueGiveMutexRecursive+0x74>)
 800909c:	f7f9 f992 	bl	80023c4 <vAssertCalled>
         * change outside of this task.  If this task does not hold the mutex then
         * pxMutexHolder can never coincidentally equal the tasks handle, and as
         * this is the only condition we are interested in it does not matter if
         * pxMutexHolder is accessed simultaneously by another task.  Therefore no
         * mutual exclusion is required to test the pxMutexHolder variable. */
        if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80090a0:	693b      	ldr	r3, [r7, #16]
 80090a2:	689c      	ldr	r4, [r3, #8]
 80090a4:	f001 fdae 	bl	800ac04 <xTaskGetCurrentTaskHandle>
 80090a8:	4603      	mov	r3, r0
 80090aa:	429c      	cmp	r4, r3
 80090ac:	d111      	bne.n	80090d2 <xQueueGiveMutexRecursive+0x66>
            /* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
             * the task handle, therefore no underflow check is required.  Also,
             * uxRecursiveCallCount is only modified by the mutex holder, and as
             * there can only be one, no mutual exclusion is required to modify the
             * uxRecursiveCallCount member. */
            ( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 80090ae:	693b      	ldr	r3, [r7, #16]
 80090b0:	68db      	ldr	r3, [r3, #12]
 80090b2:	1e5a      	subs	r2, r3, #1
 80090b4:	693b      	ldr	r3, [r7, #16]
 80090b6:	60da      	str	r2, [r3, #12]

            /* Has the recursive call count unwound to 0? */
            if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 80090b8:	693b      	ldr	r3, [r7, #16]
 80090ba:	68db      	ldr	r3, [r3, #12]
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d105      	bne.n	80090cc <xQueueGiveMutexRecursive+0x60>
            {
                /* Return the mutex.  This will automatically unblock any other
                 * task that might be waiting to access the mutex. */
                ( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 80090c0:	2300      	movs	r3, #0
 80090c2:	2200      	movs	r2, #0
 80090c4:	2100      	movs	r1, #0
 80090c6:	6938      	ldr	r0, [r7, #16]
 80090c8:	f000 f84a 	bl	8009160 <xQueueGenericSend>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }

            xReturn = pdPASS;
 80090cc:	2301      	movs	r3, #1
 80090ce:	617b      	str	r3, [r7, #20]
 80090d0:	e001      	b.n	80090d6 <xQueueGiveMutexRecursive+0x6a>
        }
        else
        {
            /* The mutex cannot be given because the calling task is not the
             * holder. */
            xReturn = pdFAIL;
 80090d2:	2300      	movs	r3, #0
 80090d4:	617b      	str	r3, [r7, #20]
            traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
        }

        traceRETURN_xQueueGiveMutexRecursive( xReturn );

        return xReturn;
 80090d6:	697b      	ldr	r3, [r7, #20]
    }
 80090d8:	4618      	mov	r0, r3
 80090da:	371c      	adds	r7, #28
 80090dc:	46bd      	mov	sp, r7
 80090de:	bd90      	pop	{r4, r7, pc}
 80090e0:	0801096c 	.word	0x0801096c

080090e4 <xQueueTakeMutexRecursive>:

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

    BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex,
                                         TickType_t xTicksToWait )
    {
 80090e4:	b590      	push	{r4, r7, lr}
 80090e6:	b087      	sub	sp, #28
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	6078      	str	r0, [r7, #4]
 80090ec:	6039      	str	r1, [r7, #0]
        BaseType_t xReturn;
        Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	613b      	str	r3, [r7, #16]

        traceENTER_xQueueTakeMutexRecursive( xMutex, xTicksToWait );

        configASSERT( pxMutex );
 80090f2:	693b      	ldr	r3, [r7, #16]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d110      	bne.n	800911a <xQueueTakeMutexRecursive+0x36>
    __asm volatile
 80090f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090fc:	b672      	cpsid	i
 80090fe:	f383 8811 	msr	BASEPRI, r3
 8009102:	f3bf 8f6f 	isb	sy
 8009106:	f3bf 8f4f 	dsb	sy
 800910a:	b662      	cpsie	i
 800910c:	60fb      	str	r3, [r7, #12]
}
 800910e:	bf00      	nop
 8009110:	f240 3137 	movw	r1, #823	@ 0x337
 8009114:	4811      	ldr	r0, [pc, #68]	@ (800915c <xQueueTakeMutexRecursive+0x78>)
 8009116:	f7f9 f955 	bl	80023c4 <vAssertCalled>
        /* Comments regarding mutual exclusion as per those within
         * xQueueGiveMutexRecursive(). */

        traceTAKE_MUTEX_RECURSIVE( pxMutex );

        if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800911a:	693b      	ldr	r3, [r7, #16]
 800911c:	689c      	ldr	r4, [r3, #8]
 800911e:	f001 fd71 	bl	800ac04 <xTaskGetCurrentTaskHandle>
 8009122:	4603      	mov	r3, r0
 8009124:	429c      	cmp	r4, r3
 8009126:	d107      	bne.n	8009138 <xQueueTakeMutexRecursive+0x54>
        {
            ( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8009128:	693b      	ldr	r3, [r7, #16]
 800912a:	68db      	ldr	r3, [r3, #12]
 800912c:	1c5a      	adds	r2, r3, #1
 800912e:	693b      	ldr	r3, [r7, #16]
 8009130:	60da      	str	r2, [r3, #12]
            xReturn = pdPASS;
 8009132:	2301      	movs	r3, #1
 8009134:	617b      	str	r3, [r7, #20]
 8009136:	e00c      	b.n	8009152 <xQueueTakeMutexRecursive+0x6e>
        }
        else
        {
            xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8009138:	6839      	ldr	r1, [r7, #0]
 800913a:	6938      	ldr	r0, [r7, #16]
 800913c:	f000 fa1c 	bl	8009578 <xQueueSemaphoreTake>
 8009140:	6178      	str	r0, [r7, #20]

            /* pdPASS will only be returned if the mutex was successfully
             * obtained.  The calling task may have entered the Blocked state
             * before reaching here. */
            if( xReturn != pdFAIL )
 8009142:	697b      	ldr	r3, [r7, #20]
 8009144:	2b00      	cmp	r3, #0
 8009146:	d004      	beq.n	8009152 <xQueueTakeMutexRecursive+0x6e>
            {
                ( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8009148:	693b      	ldr	r3, [r7, #16]
 800914a:	68db      	ldr	r3, [r3, #12]
 800914c:	1c5a      	adds	r2, r3, #1
 800914e:	693b      	ldr	r3, [r7, #16]
 8009150:	60da      	str	r2, [r3, #12]
            }
        }

        traceRETURN_xQueueTakeMutexRecursive( xReturn );

        return xReturn;
 8009152:	697b      	ldr	r3, [r7, #20]
    }
 8009154:	4618      	mov	r0, r3
 8009156:	371c      	adds	r7, #28
 8009158:	46bd      	mov	sp, r7
 800915a:	bd90      	pop	{r4, r7, pc}
 800915c:	0801096c 	.word	0x0801096c

08009160 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8009160:	b580      	push	{r7, lr}
 8009162:	b08e      	sub	sp, #56	@ 0x38
 8009164:	af00      	add	r7, sp, #0
 8009166:	60f8      	str	r0, [r7, #12]
 8009168:	60b9      	str	r1, [r7, #8]
 800916a:	607a      	str	r2, [r7, #4]
 800916c:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800916e:	2300      	movs	r3, #0
 8009170:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	633b      	str	r3, [r7, #48]	@ 0x30

    traceENTER_xQueueGenericSend( xQueue, pvItemToQueue, xTicksToWait, xCopyPosition );

    configASSERT( pxQueue );
 8009176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009178:	2b00      	cmp	r3, #0
 800917a:	d110      	bne.n	800919e <xQueueGenericSend+0x3e>
    __asm volatile
 800917c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009180:	b672      	cpsid	i
 8009182:	f383 8811 	msr	BASEPRI, r3
 8009186:	f3bf 8f6f 	isb	sy
 800918a:	f3bf 8f4f 	dsb	sy
 800918e:	b662      	cpsie	i
 8009190:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009192:	bf00      	nop
 8009194:	f240 31b6 	movw	r1, #950	@ 0x3b6
 8009198:	487b      	ldr	r0, [pc, #492]	@ (8009388 <xQueueGenericSend+0x228>)
 800919a:	f7f9 f913 	bl	80023c4 <vAssertCalled>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800919e:	68bb      	ldr	r3, [r7, #8]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d103      	bne.n	80091ac <xQueueGenericSend+0x4c>
 80091a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d101      	bne.n	80091b0 <xQueueGenericSend+0x50>
 80091ac:	2301      	movs	r3, #1
 80091ae:	e000      	b.n	80091b2 <xQueueGenericSend+0x52>
 80091b0:	2300      	movs	r3, #0
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d110      	bne.n	80091d8 <xQueueGenericSend+0x78>
    __asm volatile
 80091b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091ba:	b672      	cpsid	i
 80091bc:	f383 8811 	msr	BASEPRI, r3
 80091c0:	f3bf 8f6f 	isb	sy
 80091c4:	f3bf 8f4f 	dsb	sy
 80091c8:	b662      	cpsie	i
 80091ca:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80091cc:	bf00      	nop
 80091ce:	f240 31b7 	movw	r1, #951	@ 0x3b7
 80091d2:	486d      	ldr	r0, [pc, #436]	@ (8009388 <xQueueGenericSend+0x228>)
 80091d4:	f7f9 f8f6 	bl	80023c4 <vAssertCalled>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80091d8:	683b      	ldr	r3, [r7, #0]
 80091da:	2b02      	cmp	r3, #2
 80091dc:	d103      	bne.n	80091e6 <xQueueGenericSend+0x86>
 80091de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091e2:	2b01      	cmp	r3, #1
 80091e4:	d101      	bne.n	80091ea <xQueueGenericSend+0x8a>
 80091e6:	2301      	movs	r3, #1
 80091e8:	e000      	b.n	80091ec <xQueueGenericSend+0x8c>
 80091ea:	2300      	movs	r3, #0
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d110      	bne.n	8009212 <xQueueGenericSend+0xb2>
    __asm volatile
 80091f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091f4:	b672      	cpsid	i
 80091f6:	f383 8811 	msr	BASEPRI, r3
 80091fa:	f3bf 8f6f 	isb	sy
 80091fe:	f3bf 8f4f 	dsb	sy
 8009202:	b662      	cpsie	i
 8009204:	623b      	str	r3, [r7, #32]
}
 8009206:	bf00      	nop
 8009208:	f44f 716e 	mov.w	r1, #952	@ 0x3b8
 800920c:	485e      	ldr	r0, [pc, #376]	@ (8009388 <xQueueGenericSend+0x228>)
 800920e:	f7f9 f8d9 	bl	80023c4 <vAssertCalled>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009212:	f001 fd07 	bl	800ac24 <xTaskGetSchedulerState>
 8009216:	4603      	mov	r3, r0
 8009218:	2b00      	cmp	r3, #0
 800921a:	d102      	bne.n	8009222 <xQueueGenericSend+0xc2>
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	2b00      	cmp	r3, #0
 8009220:	d101      	bne.n	8009226 <xQueueGenericSend+0xc6>
 8009222:	2301      	movs	r3, #1
 8009224:	e000      	b.n	8009228 <xQueueGenericSend+0xc8>
 8009226:	2300      	movs	r3, #0
 8009228:	2b00      	cmp	r3, #0
 800922a:	d110      	bne.n	800924e <xQueueGenericSend+0xee>
    __asm volatile
 800922c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009230:	b672      	cpsid	i
 8009232:	f383 8811 	msr	BASEPRI, r3
 8009236:	f3bf 8f6f 	isb	sy
 800923a:	f3bf 8f4f 	dsb	sy
 800923e:	b662      	cpsie	i
 8009240:	61fb      	str	r3, [r7, #28]
}
 8009242:	bf00      	nop
 8009244:	f240 31bb 	movw	r1, #955	@ 0x3bb
 8009248:	484f      	ldr	r0, [pc, #316]	@ (8009388 <xQueueGenericSend+0x228>)
 800924a:	f7f9 f8bb 	bl	80023c4 <vAssertCalled>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 800924e:	f002 fbc7 	bl	800b9e0 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009254:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009258:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800925a:	429a      	cmp	r2, r3
 800925c:	d302      	bcc.n	8009264 <xQueueGenericSend+0x104>
 800925e:	683b      	ldr	r3, [r7, #0]
 8009260:	2b02      	cmp	r3, #2
 8009262:	d129      	bne.n	80092b8 <xQueueGenericSend+0x158>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009264:	683a      	ldr	r2, [r7, #0]
 8009266:	68b9      	ldr	r1, [r7, #8]
 8009268:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800926a:	f000 faaf 	bl	80097cc <prvCopyDataToQueue>
 800926e:	62f8      	str	r0, [r7, #44]	@ 0x2c

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009272:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009274:	2b00      	cmp	r3, #0
 8009276:	d010      	beq.n	800929a <xQueueGenericSend+0x13a>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009278:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800927a:	3324      	adds	r3, #36	@ 0x24
 800927c:	4618      	mov	r0, r3
 800927e:	f001 fa95 	bl	800a7ac <xTaskRemoveFromEventList>
 8009282:	4603      	mov	r3, r0
 8009284:	2b00      	cmp	r3, #0
 8009286:	d013      	beq.n	80092b0 <xQueueGenericSend+0x150>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 8009288:	4b40      	ldr	r3, [pc, #256]	@ (800938c <xQueueGenericSend+0x22c>)
 800928a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800928e:	601a      	str	r2, [r3, #0]
 8009290:	f3bf 8f4f 	dsb	sy
 8009294:	f3bf 8f6f 	isb	sy
 8009298:	e00a      	b.n	80092b0 <xQueueGenericSend+0x150>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 800929a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800929c:	2b00      	cmp	r3, #0
 800929e:	d007      	beq.n	80092b0 <xQueueGenericSend+0x150>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 80092a0:	4b3a      	ldr	r3, [pc, #232]	@ (800938c <xQueueGenericSend+0x22c>)
 80092a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80092a6:	601a      	str	r2, [r3, #0]
 80092a8:	f3bf 8f4f 	dsb	sy
 80092ac:	f3bf 8f6f 	isb	sy
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 80092b0:	f002 fbce 	bl	800ba50 <vPortExitCritical>

                traceRETURN_xQueueGenericSend( pdPASS );

                return pdPASS;
 80092b4:	2301      	movs	r3, #1
 80092b6:	e063      	b.n	8009380 <xQueueGenericSend+0x220>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d103      	bne.n	80092c6 <xQueueGenericSend+0x166>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80092be:	f002 fbc7 	bl	800ba50 <vPortExitCritical>
                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    traceRETURN_xQueueGenericSend( errQUEUE_FULL );

                    return errQUEUE_FULL;
 80092c2:	2300      	movs	r3, #0
 80092c4:	e05c      	b.n	8009380 <xQueueGenericSend+0x220>
                }
                else if( xEntryTimeSet == pdFALSE )
 80092c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d106      	bne.n	80092da <xQueueGenericSend+0x17a>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80092cc:	f107 0314 	add.w	r3, r7, #20
 80092d0:	4618      	mov	r0, r3
 80092d2:	f001 fb49 	bl	800a968 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80092d6:	2301      	movs	r3, #1
 80092d8:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80092da:	f002 fbb9 	bl	800ba50 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80092de:	f000 feef 	bl	800a0c0 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80092e2:	f002 fb7d 	bl	800b9e0 <vPortEnterCritical>
 80092e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092e8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80092ec:	b25b      	sxtb	r3, r3
 80092ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092f2:	d103      	bne.n	80092fc <xQueueGenericSend+0x19c>
 80092f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092f6:	2200      	movs	r2, #0
 80092f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80092fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092fe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009302:	b25b      	sxtb	r3, r3
 8009304:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009308:	d103      	bne.n	8009312 <xQueueGenericSend+0x1b2>
 800930a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800930c:	2200      	movs	r2, #0
 800930e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009312:	f002 fb9d 	bl	800ba50 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009316:	1d3a      	adds	r2, r7, #4
 8009318:	f107 0314 	add.w	r3, r7, #20
 800931c:	4611      	mov	r1, r2
 800931e:	4618      	mov	r0, r3
 8009320:	f001 fb38 	bl	800a994 <xTaskCheckForTimeOut>
 8009324:	4603      	mov	r3, r0
 8009326:	2b00      	cmp	r3, #0
 8009328:	d124      	bne.n	8009374 <xQueueGenericSend+0x214>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800932a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800932c:	f000 fb46 	bl	80099bc <prvIsQueueFull>
 8009330:	4603      	mov	r3, r0
 8009332:	2b00      	cmp	r3, #0
 8009334:	d018      	beq.n	8009368 <xQueueGenericSend+0x208>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009336:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009338:	3310      	adds	r3, #16
 800933a:	687a      	ldr	r2, [r7, #4]
 800933c:	4611      	mov	r1, r2
 800933e:	4618      	mov	r0, r3
 8009340:	f001 f9ba 	bl	800a6b8 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8009344:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009346:	f000 fad1 	bl	80098ec <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 800934a:	f000 fec7 	bl	800a0dc <xTaskResumeAll>
 800934e:	4603      	mov	r3, r0
 8009350:	2b00      	cmp	r3, #0
 8009352:	f47f af7c 	bne.w	800924e <xQueueGenericSend+0xee>
                {
                    taskYIELD_WITHIN_API();
 8009356:	4b0d      	ldr	r3, [pc, #52]	@ (800938c <xQueueGenericSend+0x22c>)
 8009358:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800935c:	601a      	str	r2, [r3, #0]
 800935e:	f3bf 8f4f 	dsb	sy
 8009362:	f3bf 8f6f 	isb	sy
 8009366:	e772      	b.n	800924e <xQueueGenericSend+0xee>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8009368:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800936a:	f000 fabf 	bl	80098ec <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800936e:	f000 feb5 	bl	800a0dc <xTaskResumeAll>
 8009372:	e76c      	b.n	800924e <xQueueGenericSend+0xee>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8009374:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009376:	f000 fab9 	bl	80098ec <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800937a:	f000 feaf 	bl	800a0dc <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            traceRETURN_xQueueGenericSend( errQUEUE_FULL );

            return errQUEUE_FULL;
 800937e:	2300      	movs	r3, #0
        }
    }
}
 8009380:	4618      	mov	r0, r3
 8009382:	3738      	adds	r7, #56	@ 0x38
 8009384:	46bd      	mov	sp, r7
 8009386:	bd80      	pop	{r7, pc}
 8009388:	0801096c 	.word	0x0801096c
 800938c:	e000ed04 	.word	0xe000ed04

08009390 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8009390:	b580      	push	{r7, lr}
 8009392:	b08c      	sub	sp, #48	@ 0x30
 8009394:	af00      	add	r7, sp, #0
 8009396:	60f8      	str	r0, [r7, #12]
 8009398:	60b9      	str	r1, [r7, #8]
 800939a:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 800939c:	2300      	movs	r3, #0
 800939e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	62bb      	str	r3, [r7, #40]	@ 0x28

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80093a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d110      	bne.n	80093cc <xQueueReceive+0x3c>
    __asm volatile
 80093aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093ae:	b672      	cpsid	i
 80093b0:	f383 8811 	msr	BASEPRI, r3
 80093b4:	f3bf 8f6f 	isb	sy
 80093b8:	f3bf 8f4f 	dsb	sy
 80093bc:	b662      	cpsie	i
 80093be:	623b      	str	r3, [r7, #32]
}
 80093c0:	bf00      	nop
 80093c2:	f240 51e9 	movw	r1, #1513	@ 0x5e9
 80093c6:	486a      	ldr	r0, [pc, #424]	@ (8009570 <xQueueReceive+0x1e0>)
 80093c8:	f7f8 fffc 	bl	80023c4 <vAssertCalled>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80093cc:	68bb      	ldr	r3, [r7, #8]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d103      	bne.n	80093da <xQueueReceive+0x4a>
 80093d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d101      	bne.n	80093de <xQueueReceive+0x4e>
 80093da:	2301      	movs	r3, #1
 80093dc:	e000      	b.n	80093e0 <xQueueReceive+0x50>
 80093de:	2300      	movs	r3, #0
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d110      	bne.n	8009406 <xQueueReceive+0x76>
    __asm volatile
 80093e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093e8:	b672      	cpsid	i
 80093ea:	f383 8811 	msr	BASEPRI, r3
 80093ee:	f3bf 8f6f 	isb	sy
 80093f2:	f3bf 8f4f 	dsb	sy
 80093f6:	b662      	cpsie	i
 80093f8:	61fb      	str	r3, [r7, #28]
}
 80093fa:	bf00      	nop
 80093fc:	f240 51ed 	movw	r1, #1517	@ 0x5ed
 8009400:	485b      	ldr	r0, [pc, #364]	@ (8009570 <xQueueReceive+0x1e0>)
 8009402:	f7f8 ffdf 	bl	80023c4 <vAssertCalled>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009406:	f001 fc0d 	bl	800ac24 <xTaskGetSchedulerState>
 800940a:	4603      	mov	r3, r0
 800940c:	2b00      	cmp	r3, #0
 800940e:	d102      	bne.n	8009416 <xQueueReceive+0x86>
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	2b00      	cmp	r3, #0
 8009414:	d101      	bne.n	800941a <xQueueReceive+0x8a>
 8009416:	2301      	movs	r3, #1
 8009418:	e000      	b.n	800941c <xQueueReceive+0x8c>
 800941a:	2300      	movs	r3, #0
 800941c:	2b00      	cmp	r3, #0
 800941e:	d110      	bne.n	8009442 <xQueueReceive+0xb2>
    __asm volatile
 8009420:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009424:	b672      	cpsid	i
 8009426:	f383 8811 	msr	BASEPRI, r3
 800942a:	f3bf 8f6f 	isb	sy
 800942e:	f3bf 8f4f 	dsb	sy
 8009432:	b662      	cpsie	i
 8009434:	61bb      	str	r3, [r7, #24]
}
 8009436:	bf00      	nop
 8009438:	f240 51f2 	movw	r1, #1522	@ 0x5f2
 800943c:	484c      	ldr	r0, [pc, #304]	@ (8009570 <xQueueReceive+0x1e0>)
 800943e:	f7f8 ffc1 	bl	80023c4 <vAssertCalled>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8009442:	f002 facd 	bl	800b9e0 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009446:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009448:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800944a:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800944c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800944e:	2b00      	cmp	r3, #0
 8009450:	d01f      	beq.n	8009492 <xQueueReceive+0x102>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009452:	68b9      	ldr	r1, [r7, #8]
 8009454:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009456:	f000 fa23 	bl	80098a0 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 800945a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800945c:	1e5a      	subs	r2, r3, #1
 800945e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009460:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009462:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009464:	691b      	ldr	r3, [r3, #16]
 8009466:	2b00      	cmp	r3, #0
 8009468:	d00f      	beq.n	800948a <xQueueReceive+0xfa>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800946a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800946c:	3310      	adds	r3, #16
 800946e:	4618      	mov	r0, r3
 8009470:	f001 f99c 	bl	800a7ac <xTaskRemoveFromEventList>
 8009474:	4603      	mov	r3, r0
 8009476:	2b00      	cmp	r3, #0
 8009478:	d007      	beq.n	800948a <xQueueReceive+0xfa>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800947a:	4b3e      	ldr	r3, [pc, #248]	@ (8009574 <xQueueReceive+0x1e4>)
 800947c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009480:	601a      	str	r2, [r3, #0]
 8009482:	f3bf 8f4f 	dsb	sy
 8009486:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 800948a:	f002 fae1 	bl	800ba50 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );

                return pdPASS;
 800948e:	2301      	movs	r3, #1
 8009490:	e069      	b.n	8009566 <xQueueReceive+0x1d6>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	2b00      	cmp	r3, #0
 8009496:	d103      	bne.n	80094a0 <xQueueReceive+0x110>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8009498:	f002 fada 	bl	800ba50 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                    return errQUEUE_EMPTY;
 800949c:	2300      	movs	r3, #0
 800949e:	e062      	b.n	8009566 <xQueueReceive+0x1d6>
                }
                else if( xEntryTimeSet == pdFALSE )
 80094a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d106      	bne.n	80094b4 <xQueueReceive+0x124>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80094a6:	f107 0310 	add.w	r3, r7, #16
 80094aa:	4618      	mov	r0, r3
 80094ac:	f001 fa5c 	bl	800a968 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80094b0:	2301      	movs	r3, #1
 80094b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80094b4:	f002 facc 	bl	800ba50 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80094b8:	f000 fe02 	bl	800a0c0 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80094bc:	f002 fa90 	bl	800b9e0 <vPortEnterCritical>
 80094c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094c2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80094c6:	b25b      	sxtb	r3, r3
 80094c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094cc:	d103      	bne.n	80094d6 <xQueueReceive+0x146>
 80094ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094d0:	2200      	movs	r2, #0
 80094d2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80094d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094d8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80094dc:	b25b      	sxtb	r3, r3
 80094de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094e2:	d103      	bne.n	80094ec <xQueueReceive+0x15c>
 80094e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094e6:	2200      	movs	r2, #0
 80094e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80094ec:	f002 fab0 	bl	800ba50 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80094f0:	1d3a      	adds	r2, r7, #4
 80094f2:	f107 0310 	add.w	r3, r7, #16
 80094f6:	4611      	mov	r1, r2
 80094f8:	4618      	mov	r0, r3
 80094fa:	f001 fa4b 	bl	800a994 <xTaskCheckForTimeOut>
 80094fe:	4603      	mov	r3, r0
 8009500:	2b00      	cmp	r3, #0
 8009502:	d123      	bne.n	800954c <xQueueReceive+0x1bc>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009504:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009506:	f000 fa43 	bl	8009990 <prvIsQueueEmpty>
 800950a:	4603      	mov	r3, r0
 800950c:	2b00      	cmp	r3, #0
 800950e:	d017      	beq.n	8009540 <xQueueReceive+0x1b0>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009510:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009512:	3324      	adds	r3, #36	@ 0x24
 8009514:	687a      	ldr	r2, [r7, #4]
 8009516:	4611      	mov	r1, r2
 8009518:	4618      	mov	r0, r3
 800951a:	f001 f8cd 	bl	800a6b8 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 800951e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009520:	f000 f9e4 	bl	80098ec <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8009524:	f000 fdda 	bl	800a0dc <xTaskResumeAll>
 8009528:	4603      	mov	r3, r0
 800952a:	2b00      	cmp	r3, #0
 800952c:	d189      	bne.n	8009442 <xQueueReceive+0xb2>
                {
                    taskYIELD_WITHIN_API();
 800952e:	4b11      	ldr	r3, [pc, #68]	@ (8009574 <xQueueReceive+0x1e4>)
 8009530:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009534:	601a      	str	r2, [r3, #0]
 8009536:	f3bf 8f4f 	dsb	sy
 800953a:	f3bf 8f6f 	isb	sy
 800953e:	e780      	b.n	8009442 <xQueueReceive+0xb2>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8009540:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009542:	f000 f9d3 	bl	80098ec <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8009546:	f000 fdc9 	bl	800a0dc <xTaskResumeAll>
 800954a:	e77a      	b.n	8009442 <xQueueReceive+0xb2>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 800954c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800954e:	f000 f9cd 	bl	80098ec <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8009552:	f000 fdc3 	bl	800a0dc <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009556:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009558:	f000 fa1a 	bl	8009990 <prvIsQueueEmpty>
 800955c:	4603      	mov	r3, r0
 800955e:	2b00      	cmp	r3, #0
 8009560:	f43f af6f 	beq.w	8009442 <xQueueReceive+0xb2>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                return errQUEUE_EMPTY;
 8009564:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8009566:	4618      	mov	r0, r3
 8009568:	3730      	adds	r7, #48	@ 0x30
 800956a:	46bd      	mov	sp, r7
 800956c:	bd80      	pop	{r7, pc}
 800956e:	bf00      	nop
 8009570:	0801096c 	.word	0x0801096c
 8009574:	e000ed04 	.word	0xe000ed04

08009578 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 8009578:	b580      	push	{r7, lr}
 800957a:	b08c      	sub	sp, #48	@ 0x30
 800957c:	af00      	add	r7, sp, #0
 800957e:	6078      	str	r0, [r7, #4]
 8009580:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 8009582:	2300      	movs	r3, #0
 8009584:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	627b      	str	r3, [r7, #36]	@ 0x24

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 800958a:	2300      	movs	r3, #0
 800958c:	62bb      	str	r3, [r7, #40]	@ 0x28
    #endif

    traceENTER_xQueueSemaphoreTake( xQueue, xTicksToWait );

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 800958e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009590:	2b00      	cmp	r3, #0
 8009592:	d110      	bne.n	80095b6 <xQueueSemaphoreTake+0x3e>
    __asm volatile
 8009594:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009598:	b672      	cpsid	i
 800959a:	f383 8811 	msr	BASEPRI, r3
 800959e:	f3bf 8f6f 	isb	sy
 80095a2:	f3bf 8f4f 	dsb	sy
 80095a6:	b662      	cpsie	i
 80095a8:	61bb      	str	r3, [r7, #24]
}
 80095aa:	bf00      	nop
 80095ac:	f240 6182 	movw	r1, #1666	@ 0x682
 80095b0:	4878      	ldr	r0, [pc, #480]	@ (8009794 <xQueueSemaphoreTake+0x21c>)
 80095b2:	f7f8 ff07 	bl	80023c4 <vAssertCalled>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 80095b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d010      	beq.n	80095e0 <xQueueSemaphoreTake+0x68>
    __asm volatile
 80095be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095c2:	b672      	cpsid	i
 80095c4:	f383 8811 	msr	BASEPRI, r3
 80095c8:	f3bf 8f6f 	isb	sy
 80095cc:	f3bf 8f4f 	dsb	sy
 80095d0:	b662      	cpsie	i
 80095d2:	617b      	str	r3, [r7, #20]
}
 80095d4:	bf00      	nop
 80095d6:	f240 6186 	movw	r1, #1670	@ 0x686
 80095da:	486e      	ldr	r0, [pc, #440]	@ (8009794 <xQueueSemaphoreTake+0x21c>)
 80095dc:	f7f8 fef2 	bl	80023c4 <vAssertCalled>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80095e0:	f001 fb20 	bl	800ac24 <xTaskGetSchedulerState>
 80095e4:	4603      	mov	r3, r0
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d102      	bne.n	80095f0 <xQueueSemaphoreTake+0x78>
 80095ea:	683b      	ldr	r3, [r7, #0]
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d101      	bne.n	80095f4 <xQueueSemaphoreTake+0x7c>
 80095f0:	2301      	movs	r3, #1
 80095f2:	e000      	b.n	80095f6 <xQueueSemaphoreTake+0x7e>
 80095f4:	2300      	movs	r3, #0
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d110      	bne.n	800961c <xQueueSemaphoreTake+0xa4>
    __asm volatile
 80095fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095fe:	b672      	cpsid	i
 8009600:	f383 8811 	msr	BASEPRI, r3
 8009604:	f3bf 8f6f 	isb	sy
 8009608:	f3bf 8f4f 	dsb	sy
 800960c:	b662      	cpsie	i
 800960e:	613b      	str	r3, [r7, #16]
}
 8009610:	bf00      	nop
 8009612:	f240 618b 	movw	r1, #1675	@ 0x68b
 8009616:	485f      	ldr	r0, [pc, #380]	@ (8009794 <xQueueSemaphoreTake+0x21c>)
 8009618:	f7f8 fed4 	bl	80023c4 <vAssertCalled>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 800961c:	f002 f9e0 	bl	800b9e0 <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8009620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009622:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009624:	623b      	str	r3, [r7, #32]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8009626:	6a3b      	ldr	r3, [r7, #32]
 8009628:	2b00      	cmp	r3, #0
 800962a:	d024      	beq.n	8009676 <xQueueSemaphoreTake+0xfe>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxSemaphoreCount - ( UBaseType_t ) 1 );
 800962c:	6a3b      	ldr	r3, [r7, #32]
 800962e:	1e5a      	subs	r2, r3, #1
 8009630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009632:	639a      	str	r2, [r3, #56]	@ 0x38

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	2b00      	cmp	r3, #0
 800963a:	d104      	bne.n	8009646 <xQueueSemaphoreTake+0xce>
                    {
                        /* Record the information required to implement
                         * priority inheritance should it become necessary. */
                        pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800963c:	f001 fd2e 	bl	800b09c <pvTaskIncrementMutexHeldCount>
 8009640:	4602      	mov	r2, r0
 8009642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009644:	609a      	str	r2, [r3, #8]
                }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009648:	691b      	ldr	r3, [r3, #16]
 800964a:	2b00      	cmp	r3, #0
 800964c:	d00f      	beq.n	800966e <xQueueSemaphoreTake+0xf6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800964e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009650:	3310      	adds	r3, #16
 8009652:	4618      	mov	r0, r3
 8009654:	f001 f8aa 	bl	800a7ac <xTaskRemoveFromEventList>
 8009658:	4603      	mov	r3, r0
 800965a:	2b00      	cmp	r3, #0
 800965c:	d007      	beq.n	800966e <xQueueSemaphoreTake+0xf6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800965e:	4b4e      	ldr	r3, [pc, #312]	@ (8009798 <xQueueSemaphoreTake+0x220>)
 8009660:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009664:	601a      	str	r2, [r3, #0]
 8009666:	f3bf 8f4f 	dsb	sy
 800966a:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 800966e:	f002 f9ef 	bl	800ba50 <vPortExitCritical>

                traceRETURN_xQueueSemaphoreTake( pdPASS );

                return pdPASS;
 8009672:	2301      	movs	r3, #1
 8009674:	e089      	b.n	800978a <xQueueSemaphoreTake+0x212>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8009676:	683b      	ldr	r3, [r7, #0]
 8009678:	2b00      	cmp	r3, #0
 800967a:	d103      	bne.n	8009684 <xQueueSemaphoreTake+0x10c>
                {
                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 800967c:	f002 f9e8 	bl	800ba50 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );

                    return errQUEUE_EMPTY;
 8009680:	2300      	movs	r3, #0
 8009682:	e082      	b.n	800978a <xQueueSemaphoreTake+0x212>
                }
                else if( xEntryTimeSet == pdFALSE )
 8009684:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009686:	2b00      	cmp	r3, #0
 8009688:	d106      	bne.n	8009698 <xQueueSemaphoreTake+0x120>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800968a:	f107 0308 	add.w	r3, r7, #8
 800968e:	4618      	mov	r0, r3
 8009690:	f001 f96a 	bl	800a968 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8009694:	2301      	movs	r3, #1
 8009696:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8009698:	f002 f9da 	bl	800ba50 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800969c:	f000 fd10 	bl	800a0c0 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80096a0:	f002 f99e 	bl	800b9e0 <vPortEnterCritical>
 80096a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096a6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80096aa:	b25b      	sxtb	r3, r3
 80096ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096b0:	d103      	bne.n	80096ba <xQueueSemaphoreTake+0x142>
 80096b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096b4:	2200      	movs	r2, #0
 80096b6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80096ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096bc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80096c0:	b25b      	sxtb	r3, r3
 80096c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096c6:	d103      	bne.n	80096d0 <xQueueSemaphoreTake+0x158>
 80096c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096ca:	2200      	movs	r2, #0
 80096cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80096d0:	f002 f9be 	bl	800ba50 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80096d4:	463a      	mov	r2, r7
 80096d6:	f107 0308 	add.w	r3, r7, #8
 80096da:	4611      	mov	r1, r2
 80096dc:	4618      	mov	r0, r3
 80096de:	f001 f959 	bl	800a994 <xTaskCheckForTimeOut>
 80096e2:	4603      	mov	r3, r0
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d132      	bne.n	800974e <xQueueSemaphoreTake+0x1d6>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80096e8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80096ea:	f000 f951 	bl	8009990 <prvIsQueueEmpty>
 80096ee:	4603      	mov	r3, r0
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d026      	beq.n	8009742 <xQueueSemaphoreTake+0x1ca>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80096f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d109      	bne.n	8009710 <xQueueSemaphoreTake+0x198>
                    {
                        taskENTER_CRITICAL();
 80096fc:	f002 f970 	bl	800b9e0 <vPortEnterCritical>
                        {
                            xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009700:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009702:	689b      	ldr	r3, [r3, #8]
 8009704:	4618      	mov	r0, r3
 8009706:	f001 faab 	bl	800ac60 <xTaskPriorityInherit>
 800970a:	62b8      	str	r0, [r7, #40]	@ 0x28
                        }
                        taskEXIT_CRITICAL();
 800970c:	f002 f9a0 	bl	800ba50 <vPortExitCritical>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009712:	3324      	adds	r3, #36	@ 0x24
 8009714:	683a      	ldr	r2, [r7, #0]
 8009716:	4611      	mov	r1, r2
 8009718:	4618      	mov	r0, r3
 800971a:	f000 ffcd 	bl	800a6b8 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 800971e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009720:	f000 f8e4 	bl	80098ec <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8009724:	f000 fcda 	bl	800a0dc <xTaskResumeAll>
 8009728:	4603      	mov	r3, r0
 800972a:	2b00      	cmp	r3, #0
 800972c:	f47f af76 	bne.w	800961c <xQueueSemaphoreTake+0xa4>
                {
                    taskYIELD_WITHIN_API();
 8009730:	4b19      	ldr	r3, [pc, #100]	@ (8009798 <xQueueSemaphoreTake+0x220>)
 8009732:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009736:	601a      	str	r2, [r3, #0]
 8009738:	f3bf 8f4f 	dsb	sy
 800973c:	f3bf 8f6f 	isb	sy
 8009740:	e76c      	b.n	800961c <xQueueSemaphoreTake+0xa4>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 8009742:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009744:	f000 f8d2 	bl	80098ec <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8009748:	f000 fcc8 	bl	800a0dc <xTaskResumeAll>
 800974c:	e766      	b.n	800961c <xQueueSemaphoreTake+0xa4>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 800974e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009750:	f000 f8cc 	bl	80098ec <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8009754:	f000 fcc2 	bl	800a0dc <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009758:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800975a:	f000 f919 	bl	8009990 <prvIsQueueEmpty>
 800975e:	4603      	mov	r3, r0
 8009760:	2b00      	cmp	r3, #0
 8009762:	f43f af5b 	beq.w	800961c <xQueueSemaphoreTake+0xa4>
                #if ( configUSE_MUTEXES == 1 )
                {
                    /* xInheritanceOccurred could only have be set if
                     * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                     * test the mutex type again to check it is actually a mutex. */
                    if( xInheritanceOccurred != pdFALSE )
 8009766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009768:	2b00      	cmp	r3, #0
 800976a:	d00d      	beq.n	8009788 <xQueueSemaphoreTake+0x210>
                    {
                        taskENTER_CRITICAL();
 800976c:	f002 f938 	bl	800b9e0 <vPortEnterCritical>
                            /* This task blocking on the mutex caused another
                             * task to inherit this task's priority.  Now this task
                             * has timed out the priority should be disinherited
                             * again, but only as low as the next highest priority
                             * task that is waiting for the same mutex. */
                            uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009770:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009772:	f000 f813 	bl	800979c <prvGetDisinheritPriorityAfterTimeout>
 8009776:	61f8      	str	r0, [r7, #28]
                             * mutex to the ready list for its new priority. Coverity thinks that
                             * it can result in out-of-bounds access which is not true because
                             * uxHighestWaitingPriority, as returned by prvGetDisinheritPriorityAfterTimeout,
                             * is capped at ( configMAX_PRIORITIES - 1 ). */
                            /* coverity[overrun] */
                            vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800977a:	689b      	ldr	r3, [r3, #8]
 800977c:	69f9      	ldr	r1, [r7, #28]
 800977e:	4618      	mov	r0, r3
 8009780:	f001 fbc2 	bl	800af08 <vTaskPriorityDisinheritAfterTimeout>
                        }
                        taskEXIT_CRITICAL();
 8009784:	f002 f964 	bl	800ba50 <vPortExitCritical>
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );

                return errQUEUE_EMPTY;
 8009788:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 800978a:	4618      	mov	r0, r3
 800978c:	3730      	adds	r7, #48	@ 0x30
 800978e:	46bd      	mov	sp, r7
 8009790:	bd80      	pop	{r7, pc}
 8009792:	bf00      	nop
 8009794:	0801096c 	.word	0x0801096c
 8009798:	e000ed04 	.word	0xe000ed04

0800979c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 800979c:	b480      	push	{r7}
 800979e:	b085      	sub	sp, #20
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d006      	beq.n	80097ba <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) ( ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) ) );
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	f1c3 0307 	rsb	r3, r3, #7
 80097b6:	60fb      	str	r3, [r7, #12]
 80097b8:	e001      	b.n	80097be <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80097ba:	2300      	movs	r3, #0
 80097bc:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 80097be:	68fb      	ldr	r3, [r7, #12]
    }
 80097c0:	4618      	mov	r0, r3
 80097c2:	3714      	adds	r7, #20
 80097c4:	46bd      	mov	sp, r7
 80097c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ca:	4770      	bx	lr

080097cc <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 80097cc:	b580      	push	{r7, lr}
 80097ce:	b086      	sub	sp, #24
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	60f8      	str	r0, [r7, #12]
 80097d4:	60b9      	str	r1, [r7, #8]
 80097d6:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 80097d8:	2300      	movs	r3, #0
 80097da:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097e0:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d10d      	bne.n	8009806 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d14d      	bne.n	800988e <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	689b      	ldr	r3, [r3, #8]
 80097f6:	4618      	mov	r0, r3
 80097f8:	f001 fad2 	bl	800ada0 <xTaskPriorityDisinherit>
 80097fc:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	2200      	movs	r2, #0
 8009802:	609a      	str	r2, [r3, #8]
 8009804:	e043      	b.n	800988e <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	2b00      	cmp	r3, #0
 800980a:	d119      	bne.n	8009840 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	6858      	ldr	r0, [r3, #4]
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009814:	461a      	mov	r2, r3
 8009816:	68b9      	ldr	r1, [r7, #8]
 8009818:	f004 fb05 	bl	800de26 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	685a      	ldr	r2, [r3, #4]
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009824:	441a      	add	r2, r3
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	685a      	ldr	r2, [r3, #4]
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	689b      	ldr	r3, [r3, #8]
 8009832:	429a      	cmp	r2, r3
 8009834:	d32b      	bcc.n	800988e <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	681a      	ldr	r2, [r3, #0]
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	605a      	str	r2, [r3, #4]
 800983e:	e026      	b.n	800988e <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	68d8      	ldr	r0, [r3, #12]
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009848:	461a      	mov	r2, r3
 800984a:	68b9      	ldr	r1, [r7, #8]
 800984c:	f004 faeb 	bl	800de26 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	68da      	ldr	r2, [r3, #12]
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009858:	425b      	negs	r3, r3
 800985a:	441a      	add	r2, r3
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead )
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	68da      	ldr	r2, [r3, #12]
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	429a      	cmp	r2, r3
 800986a:	d207      	bcs.n	800987c <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	689a      	ldr	r2, [r3, #8]
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009874:	425b      	negs	r3, r3
 8009876:	441a      	add	r2, r3
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	2b02      	cmp	r3, #2
 8009880:	d105      	bne.n	800988e <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009882:	693b      	ldr	r3, [r7, #16]
 8009884:	2b00      	cmp	r3, #0
 8009886:	d002      	beq.n	800988e <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8009888:	693b      	ldr	r3, [r7, #16]
 800988a:	3b01      	subs	r3, #1
 800988c:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 800988e:	693b      	ldr	r3, [r7, #16]
 8009890:	1c5a      	adds	r2, r3, #1
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8009896:	697b      	ldr	r3, [r7, #20]
}
 8009898:	4618      	mov	r0, r3
 800989a:	3718      	adds	r7, #24
 800989c:	46bd      	mov	sp, r7
 800989e:	bd80      	pop	{r7, pc}

080098a0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b082      	sub	sp, #8
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	6078      	str	r0, [r7, #4]
 80098a8:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d018      	beq.n	80098e4 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	68da      	ldr	r2, [r3, #12]
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098ba:	441a      	add	r2, r3
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	68da      	ldr	r2, [r3, #12]
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	689b      	ldr	r3, [r3, #8]
 80098c8:	429a      	cmp	r2, r3
 80098ca:	d303      	bcc.n	80098d4 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681a      	ldr	r2, [r3, #0]
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	68d9      	ldr	r1, [r3, #12]
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098dc:	461a      	mov	r2, r3
 80098de:	6838      	ldr	r0, [r7, #0]
 80098e0:	f004 faa1 	bl	800de26 <memcpy>
    }
}
 80098e4:	bf00      	nop
 80098e6:	3708      	adds	r7, #8
 80098e8:	46bd      	mov	sp, r7
 80098ea:	bd80      	pop	{r7, pc}

080098ec <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80098ec:	b580      	push	{r7, lr}
 80098ee:	b084      	sub	sp, #16
 80098f0:	af00      	add	r7, sp, #0
 80098f2:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 80098f4:	f002 f874 	bl	800b9e0 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80098fe:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8009900:	e011      	b.n	8009926 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009906:	2b00      	cmp	r3, #0
 8009908:	d012      	beq.n	8009930 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	3324      	adds	r3, #36	@ 0x24
 800990e:	4618      	mov	r0, r3
 8009910:	f000 ff4c 	bl	800a7ac <xTaskRemoveFromEventList>
 8009914:	4603      	mov	r3, r0
 8009916:	2b00      	cmp	r3, #0
 8009918:	d001      	beq.n	800991e <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 800991a:	f001 f8af 	bl	800aa7c <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 800991e:	7bfb      	ldrb	r3, [r7, #15]
 8009920:	3b01      	subs	r3, #1
 8009922:	b2db      	uxtb	r3, r3
 8009924:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8009926:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800992a:	2b00      	cmp	r3, #0
 800992c:	dce9      	bgt.n	8009902 <prvUnlockQueue+0x16>
 800992e:	e000      	b.n	8009932 <prvUnlockQueue+0x46>
                    break;
 8009930:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	22ff      	movs	r2, #255	@ 0xff
 8009936:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 800993a:	f002 f889 	bl	800ba50 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 800993e:	f002 f84f 	bl	800b9e0 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009948:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 800994a:	e011      	b.n	8009970 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	691b      	ldr	r3, [r3, #16]
 8009950:	2b00      	cmp	r3, #0
 8009952:	d012      	beq.n	800997a <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	3310      	adds	r3, #16
 8009958:	4618      	mov	r0, r3
 800995a:	f000 ff27 	bl	800a7ac <xTaskRemoveFromEventList>
 800995e:	4603      	mov	r3, r0
 8009960:	2b00      	cmp	r3, #0
 8009962:	d001      	beq.n	8009968 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8009964:	f001 f88a 	bl	800aa7c <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8009968:	7bbb      	ldrb	r3, [r7, #14]
 800996a:	3b01      	subs	r3, #1
 800996c:	b2db      	uxtb	r3, r3
 800996e:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8009970:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009974:	2b00      	cmp	r3, #0
 8009976:	dce9      	bgt.n	800994c <prvUnlockQueue+0x60>
 8009978:	e000      	b.n	800997c <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 800997a:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	22ff      	movs	r2, #255	@ 0xff
 8009980:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8009984:	f002 f864 	bl	800ba50 <vPortExitCritical>
}
 8009988:	bf00      	nop
 800998a:	3710      	adds	r7, #16
 800998c:	46bd      	mov	sp, r7
 800998e:	bd80      	pop	{r7, pc}

08009990 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8009990:	b580      	push	{r7, lr}
 8009992:	b084      	sub	sp, #16
 8009994:	af00      	add	r7, sp, #0
 8009996:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8009998:	f002 f822 	bl	800b9e0 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d102      	bne.n	80099aa <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 80099a4:	2301      	movs	r3, #1
 80099a6:	60fb      	str	r3, [r7, #12]
 80099a8:	e001      	b.n	80099ae <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80099aa:	2300      	movs	r3, #0
 80099ac:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80099ae:	f002 f84f 	bl	800ba50 <vPortExitCritical>

    return xReturn;
 80099b2:	68fb      	ldr	r3, [r7, #12]
}
 80099b4:	4618      	mov	r0, r3
 80099b6:	3710      	adds	r7, #16
 80099b8:	46bd      	mov	sp, r7
 80099ba:	bd80      	pop	{r7, pc}

080099bc <prvIsQueueFull>:
    return xReturn;
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 80099bc:	b580      	push	{r7, lr}
 80099be:	b084      	sub	sp, #16
 80099c0:	af00      	add	r7, sp, #0
 80099c2:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80099c4:	f002 f80c 	bl	800b9e0 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80099d0:	429a      	cmp	r2, r3
 80099d2:	d102      	bne.n	80099da <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 80099d4:	2301      	movs	r3, #1
 80099d6:	60fb      	str	r3, [r7, #12]
 80099d8:	e001      	b.n	80099de <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 80099da:	2300      	movs	r3, #0
 80099dc:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80099de:	f002 f837 	bl	800ba50 <vPortExitCritical>

    return xReturn;
 80099e2:	68fb      	ldr	r3, [r7, #12]
}
 80099e4:	4618      	mov	r0, r3
 80099e6:	3710      	adds	r7, #16
 80099e8:	46bd      	mov	sp, r7
 80099ea:	bd80      	pop	{r7, pc}

080099ec <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 80099ec:	b580      	push	{r7, lr}
 80099ee:	b086      	sub	sp, #24
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	60f8      	str	r0, [r7, #12]
 80099f4:	60b9      	str	r1, [r7, #8]
 80099f6:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 80099fc:	f001 fff0 	bl	800b9e0 <vPortEnterCritical>
 8009a00:	697b      	ldr	r3, [r7, #20]
 8009a02:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009a06:	b25b      	sxtb	r3, r3
 8009a08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a0c:	d103      	bne.n	8009a16 <vQueueWaitForMessageRestricted+0x2a>
 8009a0e:	697b      	ldr	r3, [r7, #20]
 8009a10:	2200      	movs	r2, #0
 8009a12:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009a16:	697b      	ldr	r3, [r7, #20]
 8009a18:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009a1c:	b25b      	sxtb	r3, r3
 8009a1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a22:	d103      	bne.n	8009a2c <vQueueWaitForMessageRestricted+0x40>
 8009a24:	697b      	ldr	r3, [r7, #20]
 8009a26:	2200      	movs	r2, #0
 8009a28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009a2c:	f002 f810 	bl	800ba50 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009a30:	697b      	ldr	r3, [r7, #20]
 8009a32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d106      	bne.n	8009a46 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009a38:	697b      	ldr	r3, [r7, #20]
 8009a3a:	3324      	adds	r3, #36	@ 0x24
 8009a3c:	687a      	ldr	r2, [r7, #4]
 8009a3e:	68b9      	ldr	r1, [r7, #8]
 8009a40:	4618      	mov	r0, r3
 8009a42:	f000 fe65 	bl	800a710 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8009a46:	6978      	ldr	r0, [r7, #20]
 8009a48:	f7ff ff50 	bl	80098ec <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
    }
 8009a4c:	bf00      	nop
 8009a4e:	3718      	adds	r7, #24
 8009a50:	46bd      	mov	sp, r7
 8009a52:	bd80      	pop	{r7, pc}

08009a54 <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 8009a54:	b580      	push	{r7, lr}
 8009a56:	b08a      	sub	sp, #40	@ 0x28
 8009a58:	af04      	add	r7, sp, #16
 8009a5a:	60f8      	str	r0, [r7, #12]
 8009a5c:	60b9      	str	r1, [r7, #8]
 8009a5e:	607a      	str	r2, [r7, #4]
 8009a60:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	009b      	lsls	r3, r3, #2
 8009a66:	4618      	mov	r0, r3
 8009a68:	f7f8 ffcc 	bl	8002a04 <pvPortMalloc>
 8009a6c:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 8009a6e:	693b      	ldr	r3, [r7, #16]
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d013      	beq.n	8009a9c <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 8009a74:	20b0      	movs	r0, #176	@ 0xb0
 8009a76:	f7f8 ffc5 	bl	8002a04 <pvPortMalloc>
 8009a7a:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 8009a7c:	697b      	ldr	r3, [r7, #20]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d008      	beq.n	8009a94 <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8009a82:	22b0      	movs	r2, #176	@ 0xb0
 8009a84:	2100      	movs	r1, #0
 8009a86:	6978      	ldr	r0, [r7, #20]
 8009a88:	f004 f8de 	bl	800dc48 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8009a8c:	697b      	ldr	r3, [r7, #20]
 8009a8e:	693a      	ldr	r2, [r7, #16]
 8009a90:	631a      	str	r2, [r3, #48]	@ 0x30
 8009a92:	e005      	b.n	8009aa0 <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8009a94:	6938      	ldr	r0, [r7, #16]
 8009a96:	f7f8 ffc3 	bl	8002a20 <vPortFree>
 8009a9a:	e001      	b.n	8009aa0 <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8009a9c:	2300      	movs	r3, #0
 8009a9e:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8009aa0:	697b      	ldr	r3, [r7, #20]
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d00d      	beq.n	8009ac2 <prvCreateTask+0x6e>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009aa6:	2300      	movs	r3, #0
 8009aa8:	9303      	str	r3, [sp, #12]
 8009aaa:	697b      	ldr	r3, [r7, #20]
 8009aac:	9302      	str	r3, [sp, #8]
 8009aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ab0:	9301      	str	r3, [sp, #4]
 8009ab2:	6a3b      	ldr	r3, [r7, #32]
 8009ab4:	9300      	str	r3, [sp, #0]
 8009ab6:	683b      	ldr	r3, [r7, #0]
 8009ab8:	687a      	ldr	r2, [r7, #4]
 8009aba:	68b9      	ldr	r1, [r7, #8]
 8009abc:	68f8      	ldr	r0, [r7, #12]
 8009abe:	f000 f829 	bl	8009b14 <prvInitialiseNewTask>
        }

        return pxNewTCB;
 8009ac2:	697b      	ldr	r3, [r7, #20]
    }
 8009ac4:	4618      	mov	r0, r3
 8009ac6:	3718      	adds	r7, #24
 8009ac8:	46bd      	mov	sp, r7
 8009aca:	bd80      	pop	{r7, pc}

08009acc <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8009acc:	b580      	push	{r7, lr}
 8009ace:	b088      	sub	sp, #32
 8009ad0:	af02      	add	r7, sp, #8
 8009ad2:	60f8      	str	r0, [r7, #12]
 8009ad4:	60b9      	str	r1, [r7, #8]
 8009ad6:	607a      	str	r2, [r7, #4]
 8009ad8:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 8009ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009adc:	9301      	str	r3, [sp, #4]
 8009ade:	6a3b      	ldr	r3, [r7, #32]
 8009ae0:	9300      	str	r3, [sp, #0]
 8009ae2:	683b      	ldr	r3, [r7, #0]
 8009ae4:	687a      	ldr	r2, [r7, #4]
 8009ae6:	68b9      	ldr	r1, [r7, #8]
 8009ae8:	68f8      	ldr	r0, [r7, #12]
 8009aea:	f7ff ffb3 	bl	8009a54 <prvCreateTask>
 8009aee:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 8009af0:	693b      	ldr	r3, [r7, #16]
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d005      	beq.n	8009b02 <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8009af6:	6938      	ldr	r0, [r7, #16]
 8009af8:	f000 f8c2 	bl	8009c80 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8009afc:	2301      	movs	r3, #1
 8009afe:	617b      	str	r3, [r7, #20]
 8009b00:	e002      	b.n	8009b08 <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009b02:	f04f 33ff 	mov.w	r3, #4294967295
 8009b06:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );

        return xReturn;
 8009b08:	697b      	ldr	r3, [r7, #20]
    }
 8009b0a:	4618      	mov	r0, r3
 8009b0c:	3718      	adds	r7, #24
 8009b0e:	46bd      	mov	sp, r7
 8009b10:	bd80      	pop	{r7, pc}
	...

08009b14 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8009b14:	b580      	push	{r7, lr}
 8009b16:	b088      	sub	sp, #32
 8009b18:	af00      	add	r7, sp, #0
 8009b1a:	60f8      	str	r0, [r7, #12]
 8009b1c:	60b9      	str	r1, [r7, #8]
 8009b1e:	607a      	str	r2, [r7, #4]
 8009b20:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 8009b22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b24:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	009b      	lsls	r3, r3, #2
 8009b2a:	461a      	mov	r2, r3
 8009b2c:	21a5      	movs	r1, #165	@ 0xa5
 8009b2e:	f004 f88b 	bl	800dc48 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 8009b32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b34:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009b36:	6879      	ldr	r1, [r7, #4]
 8009b38:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8009b3c:	440b      	add	r3, r1
 8009b3e:	009b      	lsls	r3, r3, #2
 8009b40:	4413      	add	r3, r2
 8009b42:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8009b44:	69bb      	ldr	r3, [r7, #24]
 8009b46:	f023 0307 	bic.w	r3, r3, #7
 8009b4a:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 8009b4c:	69bb      	ldr	r3, [r7, #24]
 8009b4e:	f003 0307 	and.w	r3, r3, #7
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d010      	beq.n	8009b78 <prvInitialiseNewTask+0x64>
    __asm volatile
 8009b56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b5a:	b672      	cpsid	i
 8009b5c:	f383 8811 	msr	BASEPRI, r3
 8009b60:	f3bf 8f6f 	isb	sy
 8009b64:	f3bf 8f4f 	dsb	sy
 8009b68:	b662      	cpsie	i
 8009b6a:	617b      	str	r3, [r7, #20]
}
 8009b6c:	bf00      	nop
 8009b6e:	f240 712e 	movw	r1, #1838	@ 0x72e
 8009b72:	483f      	ldr	r0, [pc, #252]	@ (8009c70 <prvInitialiseNewTask+0x15c>)
 8009b74:	f7f8 fc26 	bl	80023c4 <vAssertCalled>

        #if ( configRECORD_STACK_HIGH_ADDRESS == 1 )
        {
            /* Also record the stack's high address, which may assist
             * debugging. */
            pxNewTCB->pxEndOfStack = pxTopOfStack;
 8009b78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b7a:	69ba      	ldr	r2, [r7, #24]
 8009b7c:	645a      	str	r2, [r3, #68]	@ 0x44
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8009b7e:	68bb      	ldr	r3, [r7, #8]
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d01e      	beq.n	8009bc2 <prvInitialiseNewTask+0xae>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009b84:	2300      	movs	r3, #0
 8009b86:	61fb      	str	r3, [r7, #28]
 8009b88:	e012      	b.n	8009bb0 <prvInitialiseNewTask+0x9c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009b8a:	68ba      	ldr	r2, [r7, #8]
 8009b8c:	69fb      	ldr	r3, [r7, #28]
 8009b8e:	4413      	add	r3, r2
 8009b90:	7819      	ldrb	r1, [r3, #0]
 8009b92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b94:	69fb      	ldr	r3, [r7, #28]
 8009b96:	4413      	add	r3, r2
 8009b98:	3334      	adds	r3, #52	@ 0x34
 8009b9a:	460a      	mov	r2, r1
 8009b9c:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8009b9e:	68ba      	ldr	r2, [r7, #8]
 8009ba0:	69fb      	ldr	r3, [r7, #28]
 8009ba2:	4413      	add	r3, r2
 8009ba4:	781b      	ldrb	r3, [r3, #0]
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d006      	beq.n	8009bb8 <prvInitialiseNewTask+0xa4>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009baa:	69fb      	ldr	r3, [r7, #28]
 8009bac:	3301      	adds	r3, #1
 8009bae:	61fb      	str	r3, [r7, #28]
 8009bb0:	69fb      	ldr	r3, [r7, #28]
 8009bb2:	2b0f      	cmp	r3, #15
 8009bb4:	d9e9      	bls.n	8009b8a <prvInitialiseNewTask+0x76>
 8009bb6:	e000      	b.n	8009bba <prvInitialiseNewTask+0xa6>
            {
                break;
 8009bb8:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 8009bba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bbc:	2200      	movs	r2, #0
 8009bbe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8009bc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bc4:	2b06      	cmp	r3, #6
 8009bc6:	d910      	bls.n	8009bea <prvInitialiseNewTask+0xd6>
    __asm volatile
 8009bc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bcc:	b672      	cpsid	i
 8009bce:	f383 8811 	msr	BASEPRI, r3
 8009bd2:	f3bf 8f6f 	isb	sy
 8009bd6:	f3bf 8f4f 	dsb	sy
 8009bda:	b662      	cpsie	i
 8009bdc:	613b      	str	r3, [r7, #16]
}
 8009bde:	bf00      	nop
 8009be0:	f240 7164 	movw	r1, #1892	@ 0x764
 8009be4:	4822      	ldr	r0, [pc, #136]	@ (8009c70 <prvInitialiseNewTask+0x15c>)
 8009be6:	f7f8 fbed 	bl	80023c4 <vAssertCalled>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009bea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bec:	2b06      	cmp	r3, #6
 8009bee:	d901      	bls.n	8009bf4 <prvInitialiseNewTask+0xe0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009bf0:	2306      	movs	r3, #6
 8009bf2:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8009bf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bf6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009bf8:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8009bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bfc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009bfe:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009c00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c02:	3304      	adds	r3, #4
 8009c04:	4618      	mov	r0, r3
 8009c06:	f7ff f853 	bl	8008cb0 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c0c:	3318      	adds	r3, #24
 8009c0e:	4618      	mov	r0, r3
 8009c10:	f7ff f84e 	bl	8008cb0 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009c14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c18:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 8009c1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c1c:	f1c3 0207 	rsb	r2, r3, #7
 8009c20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c22:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009c24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c28:	625a      	str	r2, [r3, #36]	@ 0x24
    #endif

    #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
    {
        /* Allocate and initialize memory for the task's TLS Block. */
        configINIT_TLS_BLOCK( pxNewTCB->xTLSBlock, pxTopOfStack );
 8009c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c2c:	335c      	adds	r3, #92	@ 0x5c
 8009c2e:	224c      	movs	r2, #76	@ 0x4c
 8009c30:	2100      	movs	r1, #0
 8009c32:	4618      	mov	r0, r3
 8009c34:	f004 f808 	bl	800dc48 <memset>
 8009c38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c3a:	4a0e      	ldr	r2, [pc, #56]	@ (8009c74 <prvInitialiseNewTask+0x160>)
 8009c3c:	661a      	str	r2, [r3, #96]	@ 0x60
 8009c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c40:	4a0d      	ldr	r2, [pc, #52]	@ (8009c78 <prvInitialiseNewTask+0x164>)
 8009c42:	665a      	str	r2, [r3, #100]	@ 0x64
 8009c44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c46:	4a0d      	ldr	r2, [pc, #52]	@ (8009c7c <prvInitialiseNewTask+0x168>)
 8009c48:	669a      	str	r2, [r3, #104]	@ 0x68
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009c4a:	683a      	ldr	r2, [r7, #0]
 8009c4c:	68f9      	ldr	r1, [r7, #12]
 8009c4e:	69b8      	ldr	r0, [r7, #24]
 8009c50:	f001 fd50 	bl	800b6f4 <pxPortInitialiseStack>
 8009c54:	4602      	mov	r2, r0
 8009c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c58:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 8009c5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d002      	beq.n	8009c66 <prvInitialiseNewTask+0x152>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009c60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c64:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8009c66:	bf00      	nop
 8009c68:	3720      	adds	r7, #32
 8009c6a:	46bd      	mov	sp, r7
 8009c6c:	bd80      	pop	{r7, pc}
 8009c6e:	bf00      	nop
 8009c70:	08010a04 	.word	0x08010a04
 8009c74:	200004d0 	.word	0x200004d0
 8009c78:	20000538 	.word	0x20000538
 8009c7c:	200005a0 	.word	0x200005a0

08009c80 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 8009c80:	b580      	push	{r7, lr}
 8009c82:	b084      	sub	sp, #16
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 8009c88:	f001 feaa 	bl	800b9e0 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 8009c8c:	4b41      	ldr	r3, [pc, #260]	@ (8009d94 <prvAddNewTaskToReadyList+0x114>)
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	3301      	adds	r3, #1
 8009c92:	4a40      	ldr	r2, [pc, #256]	@ (8009d94 <prvAddNewTaskToReadyList+0x114>)
 8009c94:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 8009c96:	4b40      	ldr	r3, [pc, #256]	@ (8009d98 <prvAddNewTaskToReadyList+0x118>)
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d109      	bne.n	8009cb2 <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 8009c9e:	4a3e      	ldr	r2, [pc, #248]	@ (8009d98 <prvAddNewTaskToReadyList+0x118>)
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009ca4:	4b3b      	ldr	r3, [pc, #236]	@ (8009d94 <prvAddNewTaskToReadyList+0x114>)
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	2b01      	cmp	r3, #1
 8009caa:	d110      	bne.n	8009cce <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 8009cac:	f000 ff0a 	bl	800aac4 <prvInitialiseTaskLists>
 8009cb0:	e00d      	b.n	8009cce <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 8009cb2:	4b3a      	ldr	r3, [pc, #232]	@ (8009d9c <prvAddNewTaskToReadyList+0x11c>)
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d109      	bne.n	8009cce <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009cba:	4b37      	ldr	r3, [pc, #220]	@ (8009d98 <prvAddNewTaskToReadyList+0x118>)
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cc4:	429a      	cmp	r2, r3
 8009cc6:	d802      	bhi.n	8009cce <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 8009cc8:	4a33      	ldr	r2, [pc, #204]	@ (8009d98 <prvAddNewTaskToReadyList+0x118>)
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 8009cce:	4b34      	ldr	r3, [pc, #208]	@ (8009da0 <prvAddNewTaskToReadyList+0x120>)
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	3301      	adds	r3, #1
 8009cd4:	4a32      	ldr	r2, [pc, #200]	@ (8009da0 <prvAddNewTaskToReadyList+0x120>)
 8009cd6:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009cd8:	4b31      	ldr	r3, [pc, #196]	@ (8009da0 <prvAddNewTaskToReadyList+0x120>)
 8009cda:	681a      	ldr	r2, [r3, #0]
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	649a      	str	r2, [r3, #72]	@ 0x48
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );

            prvAddTaskToReadyList( pxNewTCB );
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ce4:	2201      	movs	r2, #1
 8009ce6:	409a      	lsls	r2, r3
 8009ce8:	4b2e      	ldr	r3, [pc, #184]	@ (8009da4 <prvAddNewTaskToReadyList+0x124>)
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	4313      	orrs	r3, r2
 8009cee:	4a2d      	ldr	r2, [pc, #180]	@ (8009da4 <prvAddNewTaskToReadyList+0x124>)
 8009cf0:	6013      	str	r3, [r2, #0]
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009cf6:	492c      	ldr	r1, [pc, #176]	@ (8009da8 <prvAddNewTaskToReadyList+0x128>)
 8009cf8:	4613      	mov	r3, r2
 8009cfa:	009b      	lsls	r3, r3, #2
 8009cfc:	4413      	add	r3, r2
 8009cfe:	009b      	lsls	r3, r3, #2
 8009d00:	440b      	add	r3, r1
 8009d02:	3304      	adds	r3, #4
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	60fb      	str	r3, [r7, #12]
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	68fa      	ldr	r2, [r7, #12]
 8009d0c:	609a      	str	r2, [r3, #8]
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	689a      	ldr	r2, [r3, #8]
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	60da      	str	r2, [r3, #12]
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	689b      	ldr	r3, [r3, #8]
 8009d1a:	687a      	ldr	r2, [r7, #4]
 8009d1c:	3204      	adds	r2, #4
 8009d1e:	605a      	str	r2, [r3, #4]
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	1d1a      	adds	r2, r3, #4
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	609a      	str	r2, [r3, #8]
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d2c:	4613      	mov	r3, r2
 8009d2e:	009b      	lsls	r3, r3, #2
 8009d30:	4413      	add	r3, r2
 8009d32:	009b      	lsls	r3, r3, #2
 8009d34:	4a1c      	ldr	r2, [pc, #112]	@ (8009da8 <prvAddNewTaskToReadyList+0x128>)
 8009d36:	441a      	add	r2, r3
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	615a      	str	r2, [r3, #20]
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d40:	4919      	ldr	r1, [pc, #100]	@ (8009da8 <prvAddNewTaskToReadyList+0x128>)
 8009d42:	4613      	mov	r3, r2
 8009d44:	009b      	lsls	r3, r3, #2
 8009d46:	4413      	add	r3, r2
 8009d48:	009b      	lsls	r3, r3, #2
 8009d4a:	440b      	add	r3, r1
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	687a      	ldr	r2, [r7, #4]
 8009d50:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8009d52:	1c59      	adds	r1, r3, #1
 8009d54:	4814      	ldr	r0, [pc, #80]	@ (8009da8 <prvAddNewTaskToReadyList+0x128>)
 8009d56:	4613      	mov	r3, r2
 8009d58:	009b      	lsls	r3, r3, #2
 8009d5a:	4413      	add	r3, r2
 8009d5c:	009b      	lsls	r3, r3, #2
 8009d5e:	4403      	add	r3, r0
 8009d60:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 8009d62:	f001 fe75 	bl	800ba50 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 8009d66:	4b0d      	ldr	r3, [pc, #52]	@ (8009d9c <prvAddNewTaskToReadyList+0x11c>)
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d00e      	beq.n	8009d8c <prvAddNewTaskToReadyList+0x10c>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 8009d6e:	4b0a      	ldr	r3, [pc, #40]	@ (8009d98 <prvAddNewTaskToReadyList+0x118>)
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d78:	429a      	cmp	r2, r3
 8009d7a:	d207      	bcs.n	8009d8c <prvAddNewTaskToReadyList+0x10c>
 8009d7c:	4b0b      	ldr	r3, [pc, #44]	@ (8009dac <prvAddNewTaskToReadyList+0x12c>)
 8009d7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009d82:	601a      	str	r2, [r3, #0]
 8009d84:	f3bf 8f4f 	dsb	sy
 8009d88:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8009d8c:	bf00      	nop
 8009d8e:	3710      	adds	r7, #16
 8009d90:	46bd      	mov	sp, r7
 8009d92:	bd80      	pop	{r7, pc}
 8009d94:	20000450 	.word	0x20000450
 8009d98:	20000350 	.word	0x20000350
 8009d9c:	2000045c 	.word	0x2000045c
 8009da0:	2000046c 	.word	0x2000046c
 8009da4:	20000458 	.word	0x20000458
 8009da8:	20000354 	.word	0x20000354
 8009dac:	e000ed04 	.word	0xe000ed04

08009db0 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    void vTaskDelete( TaskHandle_t xTaskToDelete )
    {
 8009db0:	b580      	push	{r7, lr}
 8009db2:	b086      	sub	sp, #24
 8009db4:	af00      	add	r7, sp, #0
 8009db6:	6078      	str	r0, [r7, #4]
        TCB_t * pxTCB;
        BaseType_t xDeleteTCBInIdleTask = pdFALSE;
 8009db8:	2300      	movs	r3, #0
 8009dba:	617b      	str	r3, [r7, #20]
        BaseType_t xTaskIsRunningOrYielding;

        traceENTER_vTaskDelete( xTaskToDelete );

        taskENTER_CRITICAL();
 8009dbc:	f001 fe10 	bl	800b9e0 <vPortEnterCritical>
        {
            /* If null is passed in here then it is the calling task that is
             * being deleted. */
            pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d102      	bne.n	8009dcc <vTaskDelete+0x1c>
 8009dc6:	4b44      	ldr	r3, [pc, #272]	@ (8009ed8 <vTaskDelete+0x128>)
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	e000      	b.n	8009dce <vTaskDelete+0x1e>
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	613b      	str	r3, [r7, #16]

            /* Remove task from the ready/delayed list. */
            if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009dd0:	693b      	ldr	r3, [r7, #16]
 8009dd2:	3304      	adds	r3, #4
 8009dd4:	4618      	mov	r0, r3
 8009dd6:	f7fe ffd5 	bl	8008d84 <uxListRemove>
 8009dda:	4603      	mov	r3, r0
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d115      	bne.n	8009e0c <vTaskDelete+0x5c>
            {
                taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8009de0:	693b      	ldr	r3, [r7, #16]
 8009de2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009de4:	493d      	ldr	r1, [pc, #244]	@ (8009edc <vTaskDelete+0x12c>)
 8009de6:	4613      	mov	r3, r2
 8009de8:	009b      	lsls	r3, r3, #2
 8009dea:	4413      	add	r3, r2
 8009dec:	009b      	lsls	r3, r3, #2
 8009dee:	440b      	add	r3, r1
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d10a      	bne.n	8009e0c <vTaskDelete+0x5c>
 8009df6:	693b      	ldr	r3, [r7, #16]
 8009df8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dfa:	2201      	movs	r2, #1
 8009dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8009e00:	43da      	mvns	r2, r3
 8009e02:	4b37      	ldr	r3, [pc, #220]	@ (8009ee0 <vTaskDelete+0x130>)
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	4013      	ands	r3, r2
 8009e08:	4a35      	ldr	r2, [pc, #212]	@ (8009ee0 <vTaskDelete+0x130>)
 8009e0a:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }

            /* Is the task waiting on an event also? */
            if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009e0c:	693b      	ldr	r3, [r7, #16]
 8009e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d004      	beq.n	8009e1e <vTaskDelete+0x6e>
            {
                ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009e14:	693b      	ldr	r3, [r7, #16]
 8009e16:	3318      	adds	r3, #24
 8009e18:	4618      	mov	r0, r3
 8009e1a:	f7fe ffb3 	bl	8008d84 <uxListRemove>

            /* Increment the uxTaskNumber also so kernel aware debuggers can
             * detect that the task lists need re-generating.  This is done before
             * portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
             * not return. */
            uxTaskNumber++;
 8009e1e:	4b31      	ldr	r3, [pc, #196]	@ (8009ee4 <vTaskDelete+0x134>)
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	3301      	adds	r3, #1
 8009e24:	4a2f      	ldr	r2, [pc, #188]	@ (8009ee4 <vTaskDelete+0x134>)
 8009e26:	6013      	str	r3, [r2, #0]

            /* Use temp variable as distinct sequence points for reading volatile
             * variables prior to a logical operator to ensure compliance with
             * MISRA C 2012 Rule 13.5. */
            xTaskIsRunningOrYielding = taskTASK_IS_RUNNING_OR_SCHEDULED_TO_YIELD( pxTCB );
 8009e28:	4b2b      	ldr	r3, [pc, #172]	@ (8009ed8 <vTaskDelete+0x128>)
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	693a      	ldr	r2, [r7, #16]
 8009e2e:	429a      	cmp	r2, r3
 8009e30:	d101      	bne.n	8009e36 <vTaskDelete+0x86>
 8009e32:	2301      	movs	r3, #1
 8009e34:	e000      	b.n	8009e38 <vTaskDelete+0x88>
 8009e36:	2300      	movs	r3, #0
 8009e38:	60fb      	str	r3, [r7, #12]

            /* If the task is running (or yielding), we must add it to the
             * termination list so that an idle task can delete it when it is
             * no longer running. */
            if( ( xSchedulerRunning != pdFALSE ) && ( xTaskIsRunningOrYielding != pdFALSE ) )
 8009e3a:	4b2b      	ldr	r3, [pc, #172]	@ (8009ee8 <vTaskDelete+0x138>)
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d010      	beq.n	8009e64 <vTaskDelete+0xb4>
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d00d      	beq.n	8009e64 <vTaskDelete+0xb4>
                 * deleted. This cannot complete when the task is still running
                 * on a core, as a context switch to another task is required.
                 * Place the task in the termination list. The idle task will check
                 * the termination list and free up any memory allocated by the
                 * scheduler for the TCB and stack of the deleted task. */
                vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8009e48:	693b      	ldr	r3, [r7, #16]
 8009e4a:	3304      	adds	r3, #4
 8009e4c:	4619      	mov	r1, r3
 8009e4e:	4827      	ldr	r0, [pc, #156]	@ (8009eec <vTaskDelete+0x13c>)
 8009e50:	f7fe ff3b 	bl	8008cca <vListInsertEnd>

                /* Increment the ucTasksDeleted variable so the idle task knows
                 * there is a task that has been deleted and that it should therefore
                 * check the xTasksWaitingTermination list. */
                ++uxDeletedTasksWaitingCleanUp;
 8009e54:	4b26      	ldr	r3, [pc, #152]	@ (8009ef0 <vTaskDelete+0x140>)
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	3301      	adds	r3, #1
 8009e5a:	4a25      	ldr	r2, [pc, #148]	@ (8009ef0 <vTaskDelete+0x140>)
 8009e5c:	6013      	str	r3, [r2, #0]
                /* Call the delete hook before portPRE_TASK_DELETE_HOOK() as
                 * portPRE_TASK_DELETE_HOOK() does not return in the Win32 port. */
                traceTASK_DELETE( pxTCB );

                /* Delete the task TCB in idle task. */
                xDeleteTCBInIdleTask = pdTRUE;
 8009e5e:	2301      	movs	r3, #1
 8009e60:	617b      	str	r3, [r7, #20]
 8009e62:	e006      	b.n	8009e72 <vTaskDelete+0xc2>
                }
                #endif /* #if ( configNUMBER_OF_CORES > 1 ) */
            }
            else
            {
                --uxCurrentNumberOfTasks;
 8009e64:	4b23      	ldr	r3, [pc, #140]	@ (8009ef4 <vTaskDelete+0x144>)
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	3b01      	subs	r3, #1
 8009e6a:	4a22      	ldr	r2, [pc, #136]	@ (8009ef4 <vTaskDelete+0x144>)
 8009e6c:	6013      	str	r3, [r2, #0]
                traceTASK_DELETE( pxTCB );

                /* Reset the next expected unblock time in case it referred to
                 * the task that has just been deleted. */
                prvResetNextTaskUnblockTime();
 8009e6e:	f000 fead 	bl	800abcc <prvResetNextTaskUnblockTime>
            }
        }
        taskEXIT_CRITICAL();
 8009e72:	f001 fded 	bl	800ba50 <vPortExitCritical>

        /* If the task is not deleting itself, call prvDeleteTCB from outside of
         * critical section. If a task deletes itself, prvDeleteTCB is called
         * from prvCheckTasksWaitingTermination which is called from Idle task. */
        if( xDeleteTCBInIdleTask != pdTRUE )
 8009e76:	697b      	ldr	r3, [r7, #20]
 8009e78:	2b01      	cmp	r3, #1
 8009e7a:	d002      	beq.n	8009e82 <vTaskDelete+0xd2>
        {
            prvDeleteTCB( pxTCB );
 8009e7c:	6938      	ldr	r0, [r7, #16]
 8009e7e:	f000 fe8f 	bl	800aba0 <prvDeleteTCB>

        /* Force a reschedule if it is the currently running task that has just
         * been deleted. */
        #if ( configNUMBER_OF_CORES == 1 )
        {
            if( xSchedulerRunning != pdFALSE )
 8009e82:	4b19      	ldr	r3, [pc, #100]	@ (8009ee8 <vTaskDelete+0x138>)
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d021      	beq.n	8009ece <vTaskDelete+0x11e>
            {
                if( pxTCB == pxCurrentTCB )
 8009e8a:	4b13      	ldr	r3, [pc, #76]	@ (8009ed8 <vTaskDelete+0x128>)
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	693a      	ldr	r2, [r7, #16]
 8009e90:	429a      	cmp	r2, r3
 8009e92:	d11c      	bne.n	8009ece <vTaskDelete+0x11e>
                {
                    configASSERT( uxSchedulerSuspended == 0 );
 8009e94:	4b18      	ldr	r3, [pc, #96]	@ (8009ef8 <vTaskDelete+0x148>)
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d010      	beq.n	8009ebe <vTaskDelete+0x10e>
    __asm volatile
 8009e9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ea0:	b672      	cpsid	i
 8009ea2:	f383 8811 	msr	BASEPRI, r3
 8009ea6:	f3bf 8f6f 	isb	sy
 8009eaa:	f3bf 8f4f 	dsb	sy
 8009eae:	b662      	cpsie	i
 8009eb0:	60bb      	str	r3, [r7, #8]
}
 8009eb2:	bf00      	nop
 8009eb4:	f640 1114 	movw	r1, #2324	@ 0x914
 8009eb8:	4810      	ldr	r0, [pc, #64]	@ (8009efc <vTaskDelete+0x14c>)
 8009eba:	f7f8 fa83 	bl	80023c4 <vAssertCalled>
                    taskYIELD_WITHIN_API();
 8009ebe:	4b10      	ldr	r3, [pc, #64]	@ (8009f00 <vTaskDelete+0x150>)
 8009ec0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ec4:	601a      	str	r2, [r3, #0]
 8009ec6:	f3bf 8f4f 	dsb	sy
 8009eca:	f3bf 8f6f 	isb	sy
            }
        }
        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

        traceRETURN_vTaskDelete();
    }
 8009ece:	bf00      	nop
 8009ed0:	3718      	adds	r7, #24
 8009ed2:	46bd      	mov	sp, r7
 8009ed4:	bd80      	pop	{r7, pc}
 8009ed6:	bf00      	nop
 8009ed8:	20000350 	.word	0x20000350
 8009edc:	20000354 	.word	0x20000354
 8009ee0:	20000458 	.word	0x20000458
 8009ee4:	2000046c 	.word	0x2000046c
 8009ee8:	2000045c 	.word	0x2000045c
 8009eec:	20000424 	.word	0x20000424
 8009ef0:	20000438 	.word	0x20000438
 8009ef4:	20000450 	.word	0x20000450
 8009ef8:	20000478 	.word	0x20000478
 8009efc:	08010a04 	.word	0x08010a04
 8009f00:	e000ed04 	.word	0xe000ed04

08009f04 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8009f04:	b580      	push	{r7, lr}
 8009f06:	b084      	sub	sp, #16
 8009f08:	af00      	add	r7, sp, #0
 8009f0a:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8009f0c:	2300      	movs	r3, #0
 8009f0e:	60fb      	str	r3, [r7, #12]

        traceENTER_vTaskDelay( xTicksToDelay );

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d01d      	beq.n	8009f52 <vTaskDelay+0x4e>
        {
            vTaskSuspendAll();
 8009f16:	f000 f8d3 	bl	800a0c0 <vTaskSuspendAll>
            {
                configASSERT( uxSchedulerSuspended == 1U );
 8009f1a:	4b15      	ldr	r3, [pc, #84]	@ (8009f70 <vTaskDelay+0x6c>)
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	2b01      	cmp	r3, #1
 8009f20:	d010      	beq.n	8009f44 <vTaskDelay+0x40>
    __asm volatile
 8009f22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f26:	b672      	cpsid	i
 8009f28:	f383 8811 	msr	BASEPRI, r3
 8009f2c:	f3bf 8f6f 	isb	sy
 8009f30:	f3bf 8f4f 	dsb	sy
 8009f34:	b662      	cpsie	i
 8009f36:	60bb      	str	r3, [r7, #8]
}
 8009f38:	bf00      	nop
 8009f3a:	f640 118e 	movw	r1, #2446	@ 0x98e
 8009f3e:	480d      	ldr	r0, [pc, #52]	@ (8009f74 <vTaskDelay+0x70>)
 8009f40:	f7f8 fa40 	bl	80023c4 <vAssertCalled>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009f44:	2100      	movs	r1, #0
 8009f46:	6878      	ldr	r0, [r7, #4]
 8009f48:	f001 f8c0 	bl	800b0cc <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8009f4c:	f000 f8c6 	bl	800a0dc <xTaskResumeAll>
 8009f50:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d107      	bne.n	8009f68 <vTaskDelay+0x64>
        {
            taskYIELD_WITHIN_API();
 8009f58:	4b07      	ldr	r3, [pc, #28]	@ (8009f78 <vTaskDelay+0x74>)
 8009f5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009f5e:	601a      	str	r2, [r3, #0]
 8009f60:	f3bf 8f4f 	dsb	sy
 8009f64:	f3bf 8f6f 	isb	sy
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskDelay();
    }
 8009f68:	bf00      	nop
 8009f6a:	3710      	adds	r7, #16
 8009f6c:	46bd      	mov	sp, r7
 8009f6e:	bd80      	pop	{r7, pc}
 8009f70:	20000478 	.word	0x20000478
 8009f74:	08010a04 	.word	0x08010a04
 8009f78:	e000ed04 	.word	0xe000ed04

08009f7c <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 8009f7c:	b580      	push	{r7, lr}
 8009f7e:	b08a      	sub	sp, #40	@ 0x28
 8009f80:	af02      	add	r7, sp, #8
    BaseType_t xReturn = pdPASS;
 8009f82:	2301      	movs	r3, #1
 8009f84:	61fb      	str	r3, [r7, #28]
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 8009f86:	2300      	movs	r3, #0
 8009f88:	613b      	str	r3, [r7, #16]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	617b      	str	r3, [r7, #20]
 8009f8e:	e011      	b.n	8009fb4 <prvCreateIdleTasks+0x38>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 8009f90:	4a1d      	ldr	r2, [pc, #116]	@ (800a008 <prvCreateIdleTasks+0x8c>)
 8009f92:	697b      	ldr	r3, [r7, #20]
 8009f94:	4413      	add	r3, r2
 8009f96:	7819      	ldrb	r1, [r3, #0]
 8009f98:	463a      	mov	r2, r7
 8009f9a:	697b      	ldr	r3, [r7, #20]
 8009f9c:	4413      	add	r3, r2
 8009f9e:	460a      	mov	r2, r1
 8009fa0:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 8009fa2:	463a      	mov	r2, r7
 8009fa4:	697b      	ldr	r3, [r7, #20]
 8009fa6:	4413      	add	r3, r2
 8009fa8:	781b      	ldrb	r3, [r3, #0]
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d006      	beq.n	8009fbc <prvCreateIdleTasks+0x40>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8009fae:	697b      	ldr	r3, [r7, #20]
 8009fb0:	3301      	adds	r3, #1
 8009fb2:	617b      	str	r3, [r7, #20]
 8009fb4:	697b      	ldr	r3, [r7, #20]
 8009fb6:	2b0f      	cmp	r3, #15
 8009fb8:	ddea      	ble.n	8009f90 <prvCreateIdleTasks+0x14>
 8009fba:	e000      	b.n	8009fbe <prvCreateIdleTasks+0x42>
        {
            break;
 8009fbc:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8009fbe:	2300      	movs	r3, #0
 8009fc0:	61bb      	str	r3, [r7, #24]
 8009fc2:	e016      	b.n	8009ff2 <prvCreateIdleTasks+0x76>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 8009fc4:	4b11      	ldr	r3, [pc, #68]	@ (800a00c <prvCreateIdleTasks+0x90>)
 8009fc6:	613b      	str	r3, [r7, #16]
            }
        }
        #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( pxIdleTaskFunction,
 8009fc8:	69bb      	ldr	r3, [r7, #24]
 8009fca:	009b      	lsls	r3, r3, #2
 8009fcc:	4a10      	ldr	r2, [pc, #64]	@ (800a010 <prvCreateIdleTasks+0x94>)
 8009fce:	4413      	add	r3, r2
 8009fd0:	4639      	mov	r1, r7
 8009fd2:	9301      	str	r3, [sp, #4]
 8009fd4:	2300      	movs	r3, #0
 8009fd6:	9300      	str	r3, [sp, #0]
 8009fd8:	2300      	movs	r3, #0
 8009fda:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009fde:	6938      	ldr	r0, [r7, #16]
 8009fe0:	f7ff fd74 	bl	8009acc <xTaskCreate>
 8009fe4:	61f8      	str	r0, [r7, #28]
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 8009fe6:	69fb      	ldr	r3, [r7, #28]
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d006      	beq.n	8009ffa <prvCreateIdleTasks+0x7e>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8009fec:	69bb      	ldr	r3, [r7, #24]
 8009fee:	3301      	adds	r3, #1
 8009ff0:	61bb      	str	r3, [r7, #24]
 8009ff2:	69bb      	ldr	r3, [r7, #24]
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	dde5      	ble.n	8009fc4 <prvCreateIdleTasks+0x48>
 8009ff8:	e000      	b.n	8009ffc <prvCreateIdleTasks+0x80>
        {
            break;
 8009ffa:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 8009ffc:	69fb      	ldr	r3, [r7, #28]
}
 8009ffe:	4618      	mov	r0, r3
 800a000:	3720      	adds	r7, #32
 800a002:	46bd      	mov	sp, r7
 800a004:	bd80      	pop	{r7, pc}
 800a006:	bf00      	nop
 800a008:	08010a9c 	.word	0x08010a9c
 800a00c:	0800aa95 	.word	0x0800aa95
 800a010:	20000474 	.word	0x20000474

0800a014 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a014:	b580      	push	{r7, lr}
 800a016:	b084      	sub	sp, #16
 800a018:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 800a01a:	f7ff ffaf 	bl	8009f7c <prvCreateIdleTasks>
 800a01e:	60f8      	str	r0, [r7, #12]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	2b01      	cmp	r3, #1
 800a024:	d102      	bne.n	800a02c <vTaskStartScheduler+0x18>
        {
            xReturn = xTimerCreateTimerTask();
 800a026:	f001 f8d3 	bl	800b1d0 <xTimerCreateTimerTask>
 800a02a:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	2b01      	cmp	r3, #1
 800a030:	d11d      	bne.n	800a06e <vTaskStartScheduler+0x5a>
    __asm volatile
 800a032:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a036:	b672      	cpsid	i
 800a038:	f383 8811 	msr	BASEPRI, r3
 800a03c:	f3bf 8f6f 	isb	sy
 800a040:	f3bf 8f4f 	dsb	sy
 800a044:	b662      	cpsie	i
 800a046:	60bb      	str	r3, [r7, #8]
}
 800a048:	bf00      	nop

        #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
        {
            /* Switch C-Runtime's TLS Block to point to the TLS
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
 800a04a:	4b16      	ldr	r3, [pc, #88]	@ (800a0a4 <vTaskStartScheduler+0x90>)
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	335c      	adds	r3, #92	@ 0x5c
 800a050:	4a15      	ldr	r2, [pc, #84]	@ (800a0a8 <vTaskStartScheduler+0x94>)
 800a052:	6013      	str	r3, [r2, #0]
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 800a054:	4b15      	ldr	r3, [pc, #84]	@ (800a0ac <vTaskStartScheduler+0x98>)
 800a056:	f04f 32ff 	mov.w	r2, #4294967295
 800a05a:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800a05c:	4b14      	ldr	r3, [pc, #80]	@ (800a0b0 <vTaskStartScheduler+0x9c>)
 800a05e:	2201      	movs	r2, #1
 800a060:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a062:	4b14      	ldr	r3, [pc, #80]	@ (800a0b4 <vTaskStartScheduler+0xa0>)
 800a064:	2200      	movs	r2, #0
 800a066:	601a      	str	r2, [r3, #0]
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 800a068:	f001 fbdc 	bl	800b824 <xPortStartScheduler>
 800a06c:	e014      	b.n	800a098 <vTaskStartScheduler+0x84>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a074:	d110      	bne.n	800a098 <vTaskStartScheduler+0x84>
    __asm volatile
 800a076:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a07a:	b672      	cpsid	i
 800a07c:	f383 8811 	msr	BASEPRI, r3
 800a080:	f3bf 8f6f 	isb	sy
 800a084:	f3bf 8f4f 	dsb	sy
 800a088:	b662      	cpsie	i
 800a08a:	607b      	str	r3, [r7, #4]
}
 800a08c:	bf00      	nop
 800a08e:	f640 61a9 	movw	r1, #3753	@ 0xea9
 800a092:	4809      	ldr	r0, [pc, #36]	@ (800a0b8 <vTaskStartScheduler+0xa4>)
 800a094:	f7f8 f996 	bl	80023c4 <vAssertCalled>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800a098:	4b08      	ldr	r3, [pc, #32]	@ (800a0bc <vTaskStartScheduler+0xa8>)
 800a09a:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
}
 800a09c:	bf00      	nop
 800a09e:	3710      	adds	r7, #16
 800a0a0:	46bd      	mov	sp, r7
 800a0a2:	bd80      	pop	{r7, pc}
 800a0a4:	20000350 	.word	0x20000350
 800a0a8:	2000018c 	.word	0x2000018c
 800a0ac:	20000470 	.word	0x20000470
 800a0b0:	2000045c 	.word	0x2000045c
 800a0b4:	20000454 	.word	0x20000454
 800a0b8:	08010a04 	.word	0x08010a04
 800a0bc:	08010e34 	.word	0x08010e34

0800a0c0 <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a0c0:	b480      	push	{r7}
 800a0c2:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 800a0c4:	4b04      	ldr	r3, [pc, #16]	@ (800a0d8 <vTaskSuspendAll+0x18>)
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	3301      	adds	r3, #1
 800a0ca:	4a03      	ldr	r2, [pc, #12]	@ (800a0d8 <vTaskSuspendAll+0x18>)
 800a0cc:	6013      	str	r3, [r2, #0]
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
}
 800a0ce:	bf00      	nop
 800a0d0:	46bd      	mov	sp, r7
 800a0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d6:	4770      	bx	lr
 800a0d8:	20000478 	.word	0x20000478

0800a0dc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a0dc:	b580      	push	{r7, lr}
 800a0de:	b088      	sub	sp, #32
 800a0e0:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800a0e2:	2300      	movs	r3, #0
 800a0e4:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 800a0e6:	2300      	movs	r3, #0
 800a0e8:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 800a0ea:	f001 fc79 	bl	800b9e0 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 800a0f2:	4b78      	ldr	r3, [pc, #480]	@ (800a2d4 <xTaskResumeAll+0x1f8>)
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d110      	bne.n	800a11c <xTaskResumeAll+0x40>
    __asm volatile
 800a0fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0fe:	b672      	cpsid	i
 800a100:	f383 8811 	msr	BASEPRI, r3
 800a104:	f3bf 8f6f 	isb	sy
 800a108:	f3bf 8f4f 	dsb	sy
 800a10c:	b662      	cpsie	i
 800a10e:	603b      	str	r3, [r7, #0]
}
 800a110:	bf00      	nop
 800a112:	f640 718b 	movw	r1, #3979	@ 0xf8b
 800a116:	4870      	ldr	r0, [pc, #448]	@ (800a2d8 <xTaskResumeAll+0x1fc>)
 800a118:	f7f8 f954 	bl	80023c4 <vAssertCalled>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 800a11c:	4b6d      	ldr	r3, [pc, #436]	@ (800a2d4 <xTaskResumeAll+0x1f8>)
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	3b01      	subs	r3, #1
 800a122:	4a6c      	ldr	r2, [pc, #432]	@ (800a2d4 <xTaskResumeAll+0x1f8>)
 800a124:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800a126:	4b6b      	ldr	r3, [pc, #428]	@ (800a2d4 <xTaskResumeAll+0x1f8>)
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	f040 80ca 	bne.w	800a2c4 <xTaskResumeAll+0x1e8>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a130:	4b6a      	ldr	r3, [pc, #424]	@ (800a2dc <xTaskResumeAll+0x200>)
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	2b00      	cmp	r3, #0
 800a136:	f000 80c5 	beq.w	800a2c4 <xTaskResumeAll+0x1e8>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a13a:	e08e      	b.n	800a25a <xTaskResumeAll+0x17e>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800a13c:	4b68      	ldr	r3, [pc, #416]	@ (800a2e0 <xTaskResumeAll+0x204>)
 800a13e:	68db      	ldr	r3, [r3, #12]
 800a140:	68db      	ldr	r3, [r3, #12]
 800a142:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800a144:	69fb      	ldr	r3, [r7, #28]
 800a146:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a148:	60fb      	str	r3, [r7, #12]
 800a14a:	69fb      	ldr	r3, [r7, #28]
 800a14c:	69db      	ldr	r3, [r3, #28]
 800a14e:	69fa      	ldr	r2, [r7, #28]
 800a150:	6a12      	ldr	r2, [r2, #32]
 800a152:	609a      	str	r2, [r3, #8]
 800a154:	69fb      	ldr	r3, [r7, #28]
 800a156:	6a1b      	ldr	r3, [r3, #32]
 800a158:	69fa      	ldr	r2, [r7, #28]
 800a15a:	69d2      	ldr	r2, [r2, #28]
 800a15c:	605a      	str	r2, [r3, #4]
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	685a      	ldr	r2, [r3, #4]
 800a162:	69fb      	ldr	r3, [r7, #28]
 800a164:	3318      	adds	r3, #24
 800a166:	429a      	cmp	r2, r3
 800a168:	d103      	bne.n	800a172 <xTaskResumeAll+0x96>
 800a16a:	69fb      	ldr	r3, [r7, #28]
 800a16c:	6a1a      	ldr	r2, [r3, #32]
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	605a      	str	r2, [r3, #4]
 800a172:	69fb      	ldr	r3, [r7, #28]
 800a174:	2200      	movs	r2, #0
 800a176:	629a      	str	r2, [r3, #40]	@ 0x28
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	1e5a      	subs	r2, r3, #1
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800a182:	69fb      	ldr	r3, [r7, #28]
 800a184:	695b      	ldr	r3, [r3, #20]
 800a186:	60bb      	str	r3, [r7, #8]
 800a188:	69fb      	ldr	r3, [r7, #28]
 800a18a:	689b      	ldr	r3, [r3, #8]
 800a18c:	69fa      	ldr	r2, [r7, #28]
 800a18e:	68d2      	ldr	r2, [r2, #12]
 800a190:	609a      	str	r2, [r3, #8]
 800a192:	69fb      	ldr	r3, [r7, #28]
 800a194:	68db      	ldr	r3, [r3, #12]
 800a196:	69fa      	ldr	r2, [r7, #28]
 800a198:	6892      	ldr	r2, [r2, #8]
 800a19a:	605a      	str	r2, [r3, #4]
 800a19c:	68bb      	ldr	r3, [r7, #8]
 800a19e:	685a      	ldr	r2, [r3, #4]
 800a1a0:	69fb      	ldr	r3, [r7, #28]
 800a1a2:	3304      	adds	r3, #4
 800a1a4:	429a      	cmp	r2, r3
 800a1a6:	d103      	bne.n	800a1b0 <xTaskResumeAll+0xd4>
 800a1a8:	69fb      	ldr	r3, [r7, #28]
 800a1aa:	68da      	ldr	r2, [r3, #12]
 800a1ac:	68bb      	ldr	r3, [r7, #8]
 800a1ae:	605a      	str	r2, [r3, #4]
 800a1b0:	69fb      	ldr	r3, [r7, #28]
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	615a      	str	r2, [r3, #20]
 800a1b6:	68bb      	ldr	r3, [r7, #8]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	1e5a      	subs	r2, r3, #1
 800a1bc:	68bb      	ldr	r3, [r7, #8]
 800a1be:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 800a1c0:	69fb      	ldr	r3, [r7, #28]
 800a1c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1c4:	2201      	movs	r2, #1
 800a1c6:	409a      	lsls	r2, r3
 800a1c8:	4b46      	ldr	r3, [pc, #280]	@ (800a2e4 <xTaskResumeAll+0x208>)
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	4313      	orrs	r3, r2
 800a1ce:	4a45      	ldr	r2, [pc, #276]	@ (800a2e4 <xTaskResumeAll+0x208>)
 800a1d0:	6013      	str	r3, [r2, #0]
 800a1d2:	69fb      	ldr	r3, [r7, #28]
 800a1d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1d6:	4944      	ldr	r1, [pc, #272]	@ (800a2e8 <xTaskResumeAll+0x20c>)
 800a1d8:	4613      	mov	r3, r2
 800a1da:	009b      	lsls	r3, r3, #2
 800a1dc:	4413      	add	r3, r2
 800a1de:	009b      	lsls	r3, r3, #2
 800a1e0:	440b      	add	r3, r1
 800a1e2:	3304      	adds	r3, #4
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	607b      	str	r3, [r7, #4]
 800a1e8:	69fb      	ldr	r3, [r7, #28]
 800a1ea:	687a      	ldr	r2, [r7, #4]
 800a1ec:	609a      	str	r2, [r3, #8]
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	689a      	ldr	r2, [r3, #8]
 800a1f2:	69fb      	ldr	r3, [r7, #28]
 800a1f4:	60da      	str	r2, [r3, #12]
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	689b      	ldr	r3, [r3, #8]
 800a1fa:	69fa      	ldr	r2, [r7, #28]
 800a1fc:	3204      	adds	r2, #4
 800a1fe:	605a      	str	r2, [r3, #4]
 800a200:	69fb      	ldr	r3, [r7, #28]
 800a202:	1d1a      	adds	r2, r3, #4
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	609a      	str	r2, [r3, #8]
 800a208:	69fb      	ldr	r3, [r7, #28]
 800a20a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a20c:	4613      	mov	r3, r2
 800a20e:	009b      	lsls	r3, r3, #2
 800a210:	4413      	add	r3, r2
 800a212:	009b      	lsls	r3, r3, #2
 800a214:	4a34      	ldr	r2, [pc, #208]	@ (800a2e8 <xTaskResumeAll+0x20c>)
 800a216:	441a      	add	r2, r3
 800a218:	69fb      	ldr	r3, [r7, #28]
 800a21a:	615a      	str	r2, [r3, #20]
 800a21c:	69fb      	ldr	r3, [r7, #28]
 800a21e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a220:	4931      	ldr	r1, [pc, #196]	@ (800a2e8 <xTaskResumeAll+0x20c>)
 800a222:	4613      	mov	r3, r2
 800a224:	009b      	lsls	r3, r3, #2
 800a226:	4413      	add	r3, r2
 800a228:	009b      	lsls	r3, r3, #2
 800a22a:	440b      	add	r3, r1
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	69fa      	ldr	r2, [r7, #28]
 800a230:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800a232:	1c59      	adds	r1, r3, #1
 800a234:	482c      	ldr	r0, [pc, #176]	@ (800a2e8 <xTaskResumeAll+0x20c>)
 800a236:	4613      	mov	r3, r2
 800a238:	009b      	lsls	r3, r3, #2
 800a23a:	4413      	add	r3, r2
 800a23c:	009b      	lsls	r3, r3, #2
 800a23e:	4403      	add	r3, r0
 800a240:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a242:	69fb      	ldr	r3, [r7, #28]
 800a244:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a246:	4b29      	ldr	r3, [pc, #164]	@ (800a2ec <xTaskResumeAll+0x210>)
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a24c:	429a      	cmp	r2, r3
 800a24e:	d904      	bls.n	800a25a <xTaskResumeAll+0x17e>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 800a250:	4a27      	ldr	r2, [pc, #156]	@ (800a2f0 <xTaskResumeAll+0x214>)
 800a252:	693b      	ldr	r3, [r7, #16]
 800a254:	2101      	movs	r1, #1
 800a256:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a25a:	4b21      	ldr	r3, [pc, #132]	@ (800a2e0 <xTaskResumeAll+0x204>)
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	f47f af6c 	bne.w	800a13c <xTaskResumeAll+0x60>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 800a264:	69fb      	ldr	r3, [r7, #28]
 800a266:	2b00      	cmp	r3, #0
 800a268:	d001      	beq.n	800a26e <xTaskResumeAll+0x192>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 800a26a:	f000 fcaf 	bl	800abcc <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a26e:	4b21      	ldr	r3, [pc, #132]	@ (800a2f4 <xTaskResumeAll+0x218>)
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 800a274:	697b      	ldr	r3, [r7, #20]
 800a276:	2b00      	cmp	r3, #0
 800a278:	d012      	beq.n	800a2a0 <xTaskResumeAll+0x1c4>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 800a27a:	f000 f84f 	bl	800a31c <xTaskIncrementTick>
 800a27e:	4603      	mov	r3, r0
 800a280:	2b00      	cmp	r3, #0
 800a282:	d004      	beq.n	800a28e <xTaskResumeAll+0x1b2>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 800a284:	4a1a      	ldr	r2, [pc, #104]	@ (800a2f0 <xTaskResumeAll+0x214>)
 800a286:	693b      	ldr	r3, [r7, #16]
 800a288:	2101      	movs	r1, #1
 800a28a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 800a28e:	697b      	ldr	r3, [r7, #20]
 800a290:	3b01      	subs	r3, #1
 800a292:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 800a294:	697b      	ldr	r3, [r7, #20]
 800a296:	2b00      	cmp	r3, #0
 800a298:	d1ef      	bne.n	800a27a <xTaskResumeAll+0x19e>

                            xPendedTicks = 0;
 800a29a:	4b16      	ldr	r3, [pc, #88]	@ (800a2f4 <xTaskResumeAll+0x218>)
 800a29c:	2200      	movs	r2, #0
 800a29e:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 800a2a0:	4a13      	ldr	r2, [pc, #76]	@ (800a2f0 <xTaskResumeAll+0x214>)
 800a2a2:	693b      	ldr	r3, [r7, #16]
 800a2a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d00b      	beq.n	800a2c4 <xTaskResumeAll+0x1e8>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 800a2ac:	2301      	movs	r3, #1
 800a2ae:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 800a2b0:	4b0e      	ldr	r3, [pc, #56]	@ (800a2ec <xTaskResumeAll+0x210>)
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	4b10      	ldr	r3, [pc, #64]	@ (800a2f8 <xTaskResumeAll+0x21c>)
 800a2b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a2ba:	601a      	str	r2, [r3, #0]
 800a2bc:	f3bf 8f4f 	dsb	sy
 800a2c0:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800a2c4:	f001 fbc4 	bl	800ba50 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );

    return xAlreadyYielded;
 800a2c8:	69bb      	ldr	r3, [r7, #24]
}
 800a2ca:	4618      	mov	r0, r3
 800a2cc:	3720      	adds	r7, #32
 800a2ce:	46bd      	mov	sp, r7
 800a2d0:	bd80      	pop	{r7, pc}
 800a2d2:	bf00      	nop
 800a2d4:	20000478 	.word	0x20000478
 800a2d8:	08010a04 	.word	0x08010a04
 800a2dc:	20000450 	.word	0x20000450
 800a2e0:	20000410 	.word	0x20000410
 800a2e4:	20000458 	.word	0x20000458
 800a2e8:	20000354 	.word	0x20000354
 800a2ec:	20000350 	.word	0x20000350
 800a2f0:	20000464 	.word	0x20000464
 800a2f4:	20000460 	.word	0x20000460
 800a2f8:	e000ed04 	.word	0xe000ed04

0800a2fc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a2fc:	b480      	push	{r7}
 800a2fe:	b083      	sub	sp, #12
 800a300:	af00      	add	r7, sp, #0
    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 800a302:	4b05      	ldr	r3, [pc, #20]	@ (800a318 <xTaskGetTickCount+0x1c>)
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    traceRETURN_xTaskGetTickCount( xTicks );

    return xTicks;
 800a308:	687b      	ldr	r3, [r7, #4]
}
 800a30a:	4618      	mov	r0, r3
 800a30c:	370c      	adds	r7, #12
 800a30e:	46bd      	mov	sp, r7
 800a310:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a314:	4770      	bx	lr
 800a316:	bf00      	nop
 800a318:	20000454 	.word	0x20000454

0800a31c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a31c:	b580      	push	{r7, lr}
 800a31e:	b08a      	sub	sp, #40	@ 0x28
 800a320:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800a322:	2300      	movs	r3, #0
 800a324:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800a326:	4b81      	ldr	r3, [pc, #516]	@ (800a52c <xTaskIncrementTick+0x210>)
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	f040 80f4 	bne.w	800a518 <xTaskIncrementTick+0x1fc>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a330:	4b7f      	ldr	r3, [pc, #508]	@ (800a530 <xTaskIncrementTick+0x214>)
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	3301      	adds	r3, #1
 800a336:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 800a338:	4a7d      	ldr	r2, [pc, #500]	@ (800a530 <xTaskIncrementTick+0x214>)
 800a33a:	6a3b      	ldr	r3, [r7, #32]
 800a33c:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 800a33e:	6a3b      	ldr	r3, [r7, #32]
 800a340:	2b00      	cmp	r3, #0
 800a342:	d126      	bne.n	800a392 <xTaskIncrementTick+0x76>
        {
            taskSWITCH_DELAYED_LISTS();
 800a344:	4b7b      	ldr	r3, [pc, #492]	@ (800a534 <xTaskIncrementTick+0x218>)
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d010      	beq.n	800a370 <xTaskIncrementTick+0x54>
    __asm volatile
 800a34e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a352:	b672      	cpsid	i
 800a354:	f383 8811 	msr	BASEPRI, r3
 800a358:	f3bf 8f6f 	isb	sy
 800a35c:	f3bf 8f4f 	dsb	sy
 800a360:	b662      	cpsie	i
 800a362:	607b      	str	r3, [r7, #4]
}
 800a364:	bf00      	nop
 800a366:	f241 215f 	movw	r1, #4703	@ 0x125f
 800a36a:	4873      	ldr	r0, [pc, #460]	@ (800a538 <xTaskIncrementTick+0x21c>)
 800a36c:	f7f8 f82a 	bl	80023c4 <vAssertCalled>
 800a370:	4b70      	ldr	r3, [pc, #448]	@ (800a534 <xTaskIncrementTick+0x218>)
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	61fb      	str	r3, [r7, #28]
 800a376:	4b71      	ldr	r3, [pc, #452]	@ (800a53c <xTaskIncrementTick+0x220>)
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	4a6e      	ldr	r2, [pc, #440]	@ (800a534 <xTaskIncrementTick+0x218>)
 800a37c:	6013      	str	r3, [r2, #0]
 800a37e:	4a6f      	ldr	r2, [pc, #444]	@ (800a53c <xTaskIncrementTick+0x220>)
 800a380:	69fb      	ldr	r3, [r7, #28]
 800a382:	6013      	str	r3, [r2, #0]
 800a384:	4b6e      	ldr	r3, [pc, #440]	@ (800a540 <xTaskIncrementTick+0x224>)
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	3301      	adds	r3, #1
 800a38a:	4a6d      	ldr	r2, [pc, #436]	@ (800a540 <xTaskIncrementTick+0x224>)
 800a38c:	6013      	str	r3, [r2, #0]
 800a38e:	f000 fc1d 	bl	800abcc <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 800a392:	4b6c      	ldr	r3, [pc, #432]	@ (800a544 <xTaskIncrementTick+0x228>)
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	6a3a      	ldr	r2, [r7, #32]
 800a398:	429a      	cmp	r2, r3
 800a39a:	f0c0 80a8 	bcc.w	800a4ee <xTaskIncrementTick+0x1d2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a39e:	4b65      	ldr	r3, [pc, #404]	@ (800a534 <xTaskIncrementTick+0x218>)
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d104      	bne.n	800a3b2 <xTaskIncrementTick+0x96>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 800a3a8:	4b66      	ldr	r3, [pc, #408]	@ (800a544 <xTaskIncrementTick+0x228>)
 800a3aa:	f04f 32ff 	mov.w	r2, #4294967295
 800a3ae:	601a      	str	r2, [r3, #0]
                    break;
 800a3b0:	e09d      	b.n	800a4ee <xTaskIncrementTick+0x1d2>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800a3b2:	4b60      	ldr	r3, [pc, #384]	@ (800a534 <xTaskIncrementTick+0x218>)
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	68db      	ldr	r3, [r3, #12]
 800a3b8:	68db      	ldr	r3, [r3, #12]
 800a3ba:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a3bc:	69bb      	ldr	r3, [r7, #24]
 800a3be:	685b      	ldr	r3, [r3, #4]
 800a3c0:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 800a3c2:	6a3a      	ldr	r2, [r7, #32]
 800a3c4:	697b      	ldr	r3, [r7, #20]
 800a3c6:	429a      	cmp	r2, r3
 800a3c8:	d203      	bcs.n	800a3d2 <xTaskIncrementTick+0xb6>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800a3ca:	4a5e      	ldr	r2, [pc, #376]	@ (800a544 <xTaskIncrementTick+0x228>)
 800a3cc:	697b      	ldr	r3, [r7, #20]
 800a3ce:	6013      	str	r3, [r2, #0]
                        break;
 800a3d0:	e08d      	b.n	800a4ee <xTaskIncrementTick+0x1d2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800a3d2:	69bb      	ldr	r3, [r7, #24]
 800a3d4:	695b      	ldr	r3, [r3, #20]
 800a3d6:	613b      	str	r3, [r7, #16]
 800a3d8:	69bb      	ldr	r3, [r7, #24]
 800a3da:	689b      	ldr	r3, [r3, #8]
 800a3dc:	69ba      	ldr	r2, [r7, #24]
 800a3de:	68d2      	ldr	r2, [r2, #12]
 800a3e0:	609a      	str	r2, [r3, #8]
 800a3e2:	69bb      	ldr	r3, [r7, #24]
 800a3e4:	68db      	ldr	r3, [r3, #12]
 800a3e6:	69ba      	ldr	r2, [r7, #24]
 800a3e8:	6892      	ldr	r2, [r2, #8]
 800a3ea:	605a      	str	r2, [r3, #4]
 800a3ec:	693b      	ldr	r3, [r7, #16]
 800a3ee:	685a      	ldr	r2, [r3, #4]
 800a3f0:	69bb      	ldr	r3, [r7, #24]
 800a3f2:	3304      	adds	r3, #4
 800a3f4:	429a      	cmp	r2, r3
 800a3f6:	d103      	bne.n	800a400 <xTaskIncrementTick+0xe4>
 800a3f8:	69bb      	ldr	r3, [r7, #24]
 800a3fa:	68da      	ldr	r2, [r3, #12]
 800a3fc:	693b      	ldr	r3, [r7, #16]
 800a3fe:	605a      	str	r2, [r3, #4]
 800a400:	69bb      	ldr	r3, [r7, #24]
 800a402:	2200      	movs	r2, #0
 800a404:	615a      	str	r2, [r3, #20]
 800a406:	693b      	ldr	r3, [r7, #16]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	1e5a      	subs	r2, r3, #1
 800a40c:	693b      	ldr	r3, [r7, #16]
 800a40e:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a410:	69bb      	ldr	r3, [r7, #24]
 800a412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a414:	2b00      	cmp	r3, #0
 800a416:	d01e      	beq.n	800a456 <xTaskIncrementTick+0x13a>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800a418:	69bb      	ldr	r3, [r7, #24]
 800a41a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a41c:	60fb      	str	r3, [r7, #12]
 800a41e:	69bb      	ldr	r3, [r7, #24]
 800a420:	69db      	ldr	r3, [r3, #28]
 800a422:	69ba      	ldr	r2, [r7, #24]
 800a424:	6a12      	ldr	r2, [r2, #32]
 800a426:	609a      	str	r2, [r3, #8]
 800a428:	69bb      	ldr	r3, [r7, #24]
 800a42a:	6a1b      	ldr	r3, [r3, #32]
 800a42c:	69ba      	ldr	r2, [r7, #24]
 800a42e:	69d2      	ldr	r2, [r2, #28]
 800a430:	605a      	str	r2, [r3, #4]
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	685a      	ldr	r2, [r3, #4]
 800a436:	69bb      	ldr	r3, [r7, #24]
 800a438:	3318      	adds	r3, #24
 800a43a:	429a      	cmp	r2, r3
 800a43c:	d103      	bne.n	800a446 <xTaskIncrementTick+0x12a>
 800a43e:	69bb      	ldr	r3, [r7, #24]
 800a440:	6a1a      	ldr	r2, [r3, #32]
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	605a      	str	r2, [r3, #4]
 800a446:	69bb      	ldr	r3, [r7, #24]
 800a448:	2200      	movs	r2, #0
 800a44a:	629a      	str	r2, [r3, #40]	@ 0x28
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	1e5a      	subs	r2, r3, #1
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 800a456:	69bb      	ldr	r3, [r7, #24]
 800a458:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a45a:	2201      	movs	r2, #1
 800a45c:	409a      	lsls	r2, r3
 800a45e:	4b3a      	ldr	r3, [pc, #232]	@ (800a548 <xTaskIncrementTick+0x22c>)
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	4313      	orrs	r3, r2
 800a464:	4a38      	ldr	r2, [pc, #224]	@ (800a548 <xTaskIncrementTick+0x22c>)
 800a466:	6013      	str	r3, [r2, #0]
 800a468:	69bb      	ldr	r3, [r7, #24]
 800a46a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a46c:	4937      	ldr	r1, [pc, #220]	@ (800a54c <xTaskIncrementTick+0x230>)
 800a46e:	4613      	mov	r3, r2
 800a470:	009b      	lsls	r3, r3, #2
 800a472:	4413      	add	r3, r2
 800a474:	009b      	lsls	r3, r3, #2
 800a476:	440b      	add	r3, r1
 800a478:	3304      	adds	r3, #4
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	60bb      	str	r3, [r7, #8]
 800a47e:	69bb      	ldr	r3, [r7, #24]
 800a480:	68ba      	ldr	r2, [r7, #8]
 800a482:	609a      	str	r2, [r3, #8]
 800a484:	68bb      	ldr	r3, [r7, #8]
 800a486:	689a      	ldr	r2, [r3, #8]
 800a488:	69bb      	ldr	r3, [r7, #24]
 800a48a:	60da      	str	r2, [r3, #12]
 800a48c:	68bb      	ldr	r3, [r7, #8]
 800a48e:	689b      	ldr	r3, [r3, #8]
 800a490:	69ba      	ldr	r2, [r7, #24]
 800a492:	3204      	adds	r2, #4
 800a494:	605a      	str	r2, [r3, #4]
 800a496:	69bb      	ldr	r3, [r7, #24]
 800a498:	1d1a      	adds	r2, r3, #4
 800a49a:	68bb      	ldr	r3, [r7, #8]
 800a49c:	609a      	str	r2, [r3, #8]
 800a49e:	69bb      	ldr	r3, [r7, #24]
 800a4a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4a2:	4613      	mov	r3, r2
 800a4a4:	009b      	lsls	r3, r3, #2
 800a4a6:	4413      	add	r3, r2
 800a4a8:	009b      	lsls	r3, r3, #2
 800a4aa:	4a28      	ldr	r2, [pc, #160]	@ (800a54c <xTaskIncrementTick+0x230>)
 800a4ac:	441a      	add	r2, r3
 800a4ae:	69bb      	ldr	r3, [r7, #24]
 800a4b0:	615a      	str	r2, [r3, #20]
 800a4b2:	69bb      	ldr	r3, [r7, #24]
 800a4b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4b6:	4925      	ldr	r1, [pc, #148]	@ (800a54c <xTaskIncrementTick+0x230>)
 800a4b8:	4613      	mov	r3, r2
 800a4ba:	009b      	lsls	r3, r3, #2
 800a4bc:	4413      	add	r3, r2
 800a4be:	009b      	lsls	r3, r3, #2
 800a4c0:	440b      	add	r3, r1
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	69ba      	ldr	r2, [r7, #24]
 800a4c6:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800a4c8:	1c59      	adds	r1, r3, #1
 800a4ca:	4820      	ldr	r0, [pc, #128]	@ (800a54c <xTaskIncrementTick+0x230>)
 800a4cc:	4613      	mov	r3, r2
 800a4ce:	009b      	lsls	r3, r3, #2
 800a4d0:	4413      	add	r3, r2
 800a4d2:	009b      	lsls	r3, r3, #2
 800a4d4:	4403      	add	r3, r0
 800a4d6:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a4d8:	69bb      	ldr	r3, [r7, #24]
 800a4da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4dc:	4b1c      	ldr	r3, [pc, #112]	@ (800a550 <xTaskIncrementTick+0x234>)
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4e2:	429a      	cmp	r2, r3
 800a4e4:	f67f af5b 	bls.w	800a39e <xTaskIncrementTick+0x82>
                            {
                                xSwitchRequired = pdTRUE;
 800a4e8:	2301      	movs	r3, #1
 800a4ea:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a4ec:	e757      	b.n	800a39e <xTaskIncrementTick+0x82>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 800a4ee:	4b18      	ldr	r3, [pc, #96]	@ (800a550 <xTaskIncrementTick+0x234>)
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4f4:	4915      	ldr	r1, [pc, #84]	@ (800a54c <xTaskIncrementTick+0x230>)
 800a4f6:	4613      	mov	r3, r2
 800a4f8:	009b      	lsls	r3, r3, #2
 800a4fa:	4413      	add	r3, r2
 800a4fc:	009b      	lsls	r3, r3, #2
 800a4fe:	440b      	add	r3, r1
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	2b01      	cmp	r3, #1
 800a504:	d901      	bls.n	800a50a <xTaskIncrementTick+0x1ee>
                {
                    xSwitchRequired = pdTRUE;
 800a506:	2301      	movs	r3, #1
 800a508:	627b      	str	r3, [r7, #36]	@ 0x24
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 800a50a:	4b12      	ldr	r3, [pc, #72]	@ (800a554 <xTaskIncrementTick+0x238>)
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d007      	beq.n	800a522 <xTaskIncrementTick+0x206>
                {
                    xSwitchRequired = pdTRUE;
 800a512:	2301      	movs	r3, #1
 800a514:	627b      	str	r3, [r7, #36]	@ 0x24
 800a516:	e004      	b.n	800a522 <xTaskIncrementTick+0x206>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 800a518:	4b0f      	ldr	r3, [pc, #60]	@ (800a558 <xTaskIncrementTick+0x23c>)
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	3301      	adds	r3, #1
 800a51e:	4a0e      	ldr	r2, [pc, #56]	@ (800a558 <xTaskIncrementTick+0x23c>)
 800a520:	6013      	str	r3, [r2, #0]
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );

    return xSwitchRequired;
 800a522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a524:	4618      	mov	r0, r3
 800a526:	3728      	adds	r7, #40	@ 0x28
 800a528:	46bd      	mov	sp, r7
 800a52a:	bd80      	pop	{r7, pc}
 800a52c:	20000478 	.word	0x20000478
 800a530:	20000454 	.word	0x20000454
 800a534:	20000408 	.word	0x20000408
 800a538:	08010a04 	.word	0x08010a04
 800a53c:	2000040c 	.word	0x2000040c
 800a540:	20000468 	.word	0x20000468
 800a544:	20000470 	.word	0x20000470
 800a548:	20000458 	.word	0x20000458
 800a54c:	20000354 	.word	0x20000354
 800a550:	20000350 	.word	0x20000350
 800a554:	20000464 	.word	0x20000464
 800a558:	20000460 	.word	0x20000460

0800a55c <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 800a55c:	b580      	push	{r7, lr}
 800a55e:	b088      	sub	sp, #32
 800a560:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 800a562:	4b4c      	ldr	r3, [pc, #304]	@ (800a694 <vTaskSwitchContext+0x138>)
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	2b00      	cmp	r3, #0
 800a568:	d003      	beq.n	800a572 <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 800a56a:	4b4b      	ldr	r3, [pc, #300]	@ (800a698 <vTaskSwitchContext+0x13c>)
 800a56c:	2201      	movs	r2, #1
 800a56e:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 800a570:	e08c      	b.n	800a68c <vTaskSwitchContext+0x130>
            xYieldPendings[ 0 ] = pdFALSE;
 800a572:	4b49      	ldr	r3, [pc, #292]	@ (800a698 <vTaskSwitchContext+0x13c>)
 800a574:	2200      	movs	r2, #0
 800a576:	601a      	str	r2, [r3, #0]
                    ulTotalRunTime[ 0 ] = portGET_RUN_TIME_COUNTER_VALUE();
 800a578:	f7ff fec0 	bl	800a2fc <xTaskGetTickCount>
 800a57c:	4603      	mov	r3, r0
 800a57e:	4a47      	ldr	r2, [pc, #284]	@ (800a69c <vTaskSwitchContext+0x140>)
 800a580:	6013      	str	r3, [r2, #0]
                if( ulTotalRunTime[ 0 ] > ulTaskSwitchedInTime[ 0 ] )
 800a582:	4b46      	ldr	r3, [pc, #280]	@ (800a69c <vTaskSwitchContext+0x140>)
 800a584:	681a      	ldr	r2, [r3, #0]
 800a586:	4b46      	ldr	r3, [pc, #280]	@ (800a6a0 <vTaskSwitchContext+0x144>)
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	429a      	cmp	r2, r3
 800a58c:	d909      	bls.n	800a5a2 <vTaskSwitchContext+0x46>
                    pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime[ 0 ] - ulTaskSwitchedInTime[ 0 ] );
 800a58e:	4b43      	ldr	r3, [pc, #268]	@ (800a69c <vTaskSwitchContext+0x140>)
 800a590:	681a      	ldr	r2, [r3, #0]
 800a592:	4b43      	ldr	r3, [pc, #268]	@ (800a6a0 <vTaskSwitchContext+0x144>)
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	1ad1      	subs	r1, r2, r3
 800a598:	4b42      	ldr	r3, [pc, #264]	@ (800a6a4 <vTaskSwitchContext+0x148>)
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800a59e:	440a      	add	r2, r1
 800a5a0:	659a      	str	r2, [r3, #88]	@ 0x58
                ulTaskSwitchedInTime[ 0 ] = ulTotalRunTime[ 0 ];
 800a5a2:	4b3e      	ldr	r3, [pc, #248]	@ (800a69c <vTaskSwitchContext+0x140>)
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	4a3e      	ldr	r2, [pc, #248]	@ (800a6a0 <vTaskSwitchContext+0x144>)
 800a5a8:	6013      	str	r3, [r2, #0]
            taskCHECK_FOR_STACK_OVERFLOW();
 800a5aa:	4b3e      	ldr	r3, [pc, #248]	@ (800a6a4 <vTaskSwitchContext+0x148>)
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5b0:	61fb      	str	r3, [r7, #28]
 800a5b2:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 800a5b6:	61bb      	str	r3, [r7, #24]
 800a5b8:	69fb      	ldr	r3, [r7, #28]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	69ba      	ldr	r2, [r7, #24]
 800a5be:	429a      	cmp	r2, r3
 800a5c0:	d111      	bne.n	800a5e6 <vTaskSwitchContext+0x8a>
 800a5c2:	69fb      	ldr	r3, [r7, #28]
 800a5c4:	3304      	adds	r3, #4
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	69ba      	ldr	r2, [r7, #24]
 800a5ca:	429a      	cmp	r2, r3
 800a5cc:	d10b      	bne.n	800a5e6 <vTaskSwitchContext+0x8a>
 800a5ce:	69fb      	ldr	r3, [r7, #28]
 800a5d0:	3308      	adds	r3, #8
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	69ba      	ldr	r2, [r7, #24]
 800a5d6:	429a      	cmp	r2, r3
 800a5d8:	d105      	bne.n	800a5e6 <vTaskSwitchContext+0x8a>
 800a5da:	69fb      	ldr	r3, [r7, #28]
 800a5dc:	330c      	adds	r3, #12
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	69ba      	ldr	r2, [r7, #24]
 800a5e2:	429a      	cmp	r2, r3
 800a5e4:	d009      	beq.n	800a5fa <vTaskSwitchContext+0x9e>
 800a5e6:	4b2f      	ldr	r3, [pc, #188]	@ (800a6a4 <vTaskSwitchContext+0x148>)
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	3334      	adds	r3, #52	@ 0x34
 800a5ec:	617b      	str	r3, [r7, #20]
 800a5ee:	4b2d      	ldr	r3, [pc, #180]	@ (800a6a4 <vTaskSwitchContext+0x148>)
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	6979      	ldr	r1, [r7, #20]
 800a5f4:	4618      	mov	r0, r3
 800a5f6:	f7f7 fa72 	bl	8001ade <vApplicationStackOverflowHook>
            taskSELECT_HIGHEST_PRIORITY_TASK();
 800a5fa:	4b2b      	ldr	r3, [pc, #172]	@ (800a6a8 <vTaskSwitchContext+0x14c>)
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	60bb      	str	r3, [r7, #8]
        __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800a600:	68bb      	ldr	r3, [r7, #8]
 800a602:	fab3 f383 	clz	r3, r3
 800a606:	71fb      	strb	r3, [r7, #7]
        return ucReturn;
 800a608:	79fb      	ldrb	r3, [r7, #7]
 800a60a:	f1c3 031f 	rsb	r3, r3, #31
 800a60e:	613b      	str	r3, [r7, #16]
 800a610:	4926      	ldr	r1, [pc, #152]	@ (800a6ac <vTaskSwitchContext+0x150>)
 800a612:	693a      	ldr	r2, [r7, #16]
 800a614:	4613      	mov	r3, r2
 800a616:	009b      	lsls	r3, r3, #2
 800a618:	4413      	add	r3, r2
 800a61a:	009b      	lsls	r3, r3, #2
 800a61c:	440b      	add	r3, r1
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	2b00      	cmp	r3, #0
 800a622:	d110      	bne.n	800a646 <vTaskSwitchContext+0xea>
    __asm volatile
 800a624:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a628:	b672      	cpsid	i
 800a62a:	f383 8811 	msr	BASEPRI, r3
 800a62e:	f3bf 8f6f 	isb	sy
 800a632:	f3bf 8f4f 	dsb	sy
 800a636:	b662      	cpsie	i
 800a638:	603b      	str	r3, [r7, #0]
}
 800a63a:	bf00      	nop
 800a63c:	f241 31fa 	movw	r1, #5114	@ 0x13fa
 800a640:	481b      	ldr	r0, [pc, #108]	@ (800a6b0 <vTaskSwitchContext+0x154>)
 800a642:	f7f7 febf 	bl	80023c4 <vAssertCalled>
 800a646:	693a      	ldr	r2, [r7, #16]
 800a648:	4613      	mov	r3, r2
 800a64a:	009b      	lsls	r3, r3, #2
 800a64c:	4413      	add	r3, r2
 800a64e:	009b      	lsls	r3, r3, #2
 800a650:	4a16      	ldr	r2, [pc, #88]	@ (800a6ac <vTaskSwitchContext+0x150>)
 800a652:	4413      	add	r3, r2
 800a654:	60fb      	str	r3, [r7, #12]
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	685b      	ldr	r3, [r3, #4]
 800a65a:	685a      	ldr	r2, [r3, #4]
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	605a      	str	r2, [r3, #4]
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	685a      	ldr	r2, [r3, #4]
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	3308      	adds	r3, #8
 800a668:	429a      	cmp	r2, r3
 800a66a:	d103      	bne.n	800a674 <vTaskSwitchContext+0x118>
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	68da      	ldr	r2, [r3, #12]
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	605a      	str	r2, [r3, #4]
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	685b      	ldr	r3, [r3, #4]
 800a678:	68db      	ldr	r3, [r3, #12]
 800a67a:	4a0a      	ldr	r2, [pc, #40]	@ (800a6a4 <vTaskSwitchContext+0x148>)
 800a67c:	6013      	str	r3, [r2, #0]
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 800a67e:	4b09      	ldr	r3, [pc, #36]	@ (800a6a4 <vTaskSwitchContext+0x148>)
 800a680:	681b      	ldr	r3, [r3, #0]
                configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
 800a682:	4b08      	ldr	r3, [pc, #32]	@ (800a6a4 <vTaskSwitchContext+0x148>)
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	335c      	adds	r3, #92	@ 0x5c
 800a688:	4a0a      	ldr	r2, [pc, #40]	@ (800a6b4 <vTaskSwitchContext+0x158>)
 800a68a:	6013      	str	r3, [r2, #0]
    }
 800a68c:	bf00      	nop
 800a68e:	3720      	adds	r7, #32
 800a690:	46bd      	mov	sp, r7
 800a692:	bd80      	pop	{r7, pc}
 800a694:	20000478 	.word	0x20000478
 800a698:	20000464 	.word	0x20000464
 800a69c:	20000480 	.word	0x20000480
 800a6a0:	2000047c 	.word	0x2000047c
 800a6a4:	20000350 	.word	0x20000350
 800a6a8:	20000458 	.word	0x20000458
 800a6ac:	20000354 	.word	0x20000354
 800a6b0:	08010a04 	.word	0x08010a04
 800a6b4:	2000018c 	.word	0x2000018c

0800a6b8 <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 800a6b8:	b580      	push	{r7, lr}
 800a6ba:	b084      	sub	sp, #16
 800a6bc:	af00      	add	r7, sp, #0
 800a6be:	6078      	str	r0, [r7, #4]
 800a6c0:	6039      	str	r1, [r7, #0]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d110      	bne.n	800a6ea <vTaskPlaceOnEventList+0x32>
    __asm volatile
 800a6c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6cc:	b672      	cpsid	i
 800a6ce:	f383 8811 	msr	BASEPRI, r3
 800a6d2:	f3bf 8f6f 	isb	sy
 800a6d6:	f3bf 8f4f 	dsb	sy
 800a6da:	b662      	cpsie	i
 800a6dc:	60fb      	str	r3, [r7, #12]
}
 800a6de:	bf00      	nop
 800a6e0:	f44f 51a4 	mov.w	r1, #5248	@ 0x1480
 800a6e4:	4808      	ldr	r0, [pc, #32]	@ (800a708 <vTaskPlaceOnEventList+0x50>)
 800a6e6:	f7f7 fe6d 	bl	80023c4 <vAssertCalled>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a6ea:	4b08      	ldr	r3, [pc, #32]	@ (800a70c <vTaskPlaceOnEventList+0x54>)
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	3318      	adds	r3, #24
 800a6f0:	4619      	mov	r1, r3
 800a6f2:	6878      	ldr	r0, [r7, #4]
 800a6f4:	f7fe fb0d 	bl	8008d12 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a6f8:	2101      	movs	r1, #1
 800a6fa:	6838      	ldr	r0, [r7, #0]
 800a6fc:	f000 fce6 	bl	800b0cc <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
}
 800a700:	bf00      	nop
 800a702:	3710      	adds	r7, #16
 800a704:	46bd      	mov	sp, r7
 800a706:	bd80      	pop	{r7, pc}
 800a708:	08010a04 	.word	0x08010a04
 800a70c:	20000350 	.word	0x20000350

0800a710 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 800a710:	b580      	push	{r7, lr}
 800a712:	b086      	sub	sp, #24
 800a714:	af00      	add	r7, sp, #0
 800a716:	60f8      	str	r0, [r7, #12]
 800a718:	60b9      	str	r1, [r7, #8]
 800a71a:	607a      	str	r2, [r7, #4]
        traceENTER_vTaskPlaceOnEventListRestricted( pxEventList, xTicksToWait, xWaitIndefinitely );

        configASSERT( pxEventList );
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d110      	bne.n	800a744 <vTaskPlaceOnEventListRestricted+0x34>
    __asm volatile
 800a722:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a726:	b672      	cpsid	i
 800a728:	f383 8811 	msr	BASEPRI, r3
 800a72c:	f3bf 8f6f 	isb	sy
 800a730:	f3bf 8f4f 	dsb	sy
 800a734:	b662      	cpsie	i
 800a736:	613b      	str	r3, [r7, #16]
}
 800a738:	bf00      	nop
 800a73a:	f241 41be 	movw	r1, #5310	@ 0x14be
 800a73e:	4819      	ldr	r0, [pc, #100]	@ (800a7a4 <vTaskPlaceOnEventListRestricted+0x94>)
 800a740:	f7f7 fe40 	bl	80023c4 <vAssertCalled>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	685b      	ldr	r3, [r3, #4]
 800a748:	617b      	str	r3, [r7, #20]
 800a74a:	4b17      	ldr	r3, [pc, #92]	@ (800a7a8 <vTaskPlaceOnEventListRestricted+0x98>)
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	697a      	ldr	r2, [r7, #20]
 800a750:	61da      	str	r2, [r3, #28]
 800a752:	4b15      	ldr	r3, [pc, #84]	@ (800a7a8 <vTaskPlaceOnEventListRestricted+0x98>)
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	697a      	ldr	r2, [r7, #20]
 800a758:	6892      	ldr	r2, [r2, #8]
 800a75a:	621a      	str	r2, [r3, #32]
 800a75c:	4b12      	ldr	r3, [pc, #72]	@ (800a7a8 <vTaskPlaceOnEventListRestricted+0x98>)
 800a75e:	681a      	ldr	r2, [r3, #0]
 800a760:	697b      	ldr	r3, [r7, #20]
 800a762:	689b      	ldr	r3, [r3, #8]
 800a764:	3218      	adds	r2, #24
 800a766:	605a      	str	r2, [r3, #4]
 800a768:	4b0f      	ldr	r3, [pc, #60]	@ (800a7a8 <vTaskPlaceOnEventListRestricted+0x98>)
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	f103 0218 	add.w	r2, r3, #24
 800a770:	697b      	ldr	r3, [r7, #20]
 800a772:	609a      	str	r2, [r3, #8]
 800a774:	4b0c      	ldr	r3, [pc, #48]	@ (800a7a8 <vTaskPlaceOnEventListRestricted+0x98>)
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	68fa      	ldr	r2, [r7, #12]
 800a77a:	629a      	str	r2, [r3, #40]	@ 0x28
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	1c5a      	adds	r2, r3, #1
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d002      	beq.n	800a792 <vTaskPlaceOnEventListRestricted+0x82>
        {
            xTicksToWait = portMAX_DELAY;
 800a78c:	f04f 33ff 	mov.w	r3, #4294967295
 800a790:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a792:	6879      	ldr	r1, [r7, #4]
 800a794:	68b8      	ldr	r0, [r7, #8]
 800a796:	f000 fc99 	bl	800b0cc <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
    }
 800a79a:	bf00      	nop
 800a79c:	3718      	adds	r7, #24
 800a79e:	46bd      	mov	sp, r7
 800a7a0:	bd80      	pop	{r7, pc}
 800a7a2:	bf00      	nop
 800a7a4:	08010a04 	.word	0x08010a04
 800a7a8:	20000350 	.word	0x20000350

0800a7ac <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a7ac:	b580      	push	{r7, lr}
 800a7ae:	b08a      	sub	sp, #40	@ 0x28
 800a7b0:	af00      	add	r7, sp, #0
 800a7b2:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	68db      	ldr	r3, [r3, #12]
 800a7b8:	68db      	ldr	r3, [r3, #12]
 800a7ba:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 800a7bc:	6a3b      	ldr	r3, [r7, #32]
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d110      	bne.n	800a7e4 <xTaskRemoveFromEventList+0x38>
    __asm volatile
 800a7c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7c6:	b672      	cpsid	i
 800a7c8:	f383 8811 	msr	BASEPRI, r3
 800a7cc:	f3bf 8f6f 	isb	sy
 800a7d0:	f3bf 8f4f 	dsb	sy
 800a7d4:	b662      	cpsie	i
 800a7d6:	60fb      	str	r3, [r7, #12]
}
 800a7d8:	bf00      	nop
 800a7da:	f241 41f5 	movw	r1, #5365	@ 0x14f5
 800a7de:	485b      	ldr	r0, [pc, #364]	@ (800a94c <xTaskRemoveFromEventList+0x1a0>)
 800a7e0:	f7f7 fdf0 	bl	80023c4 <vAssertCalled>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 800a7e4:	6a3b      	ldr	r3, [r7, #32]
 800a7e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7e8:	61fb      	str	r3, [r7, #28]
 800a7ea:	6a3b      	ldr	r3, [r7, #32]
 800a7ec:	69db      	ldr	r3, [r3, #28]
 800a7ee:	6a3a      	ldr	r2, [r7, #32]
 800a7f0:	6a12      	ldr	r2, [r2, #32]
 800a7f2:	609a      	str	r2, [r3, #8]
 800a7f4:	6a3b      	ldr	r3, [r7, #32]
 800a7f6:	6a1b      	ldr	r3, [r3, #32]
 800a7f8:	6a3a      	ldr	r2, [r7, #32]
 800a7fa:	69d2      	ldr	r2, [r2, #28]
 800a7fc:	605a      	str	r2, [r3, #4]
 800a7fe:	69fb      	ldr	r3, [r7, #28]
 800a800:	685a      	ldr	r2, [r3, #4]
 800a802:	6a3b      	ldr	r3, [r7, #32]
 800a804:	3318      	adds	r3, #24
 800a806:	429a      	cmp	r2, r3
 800a808:	d103      	bne.n	800a812 <xTaskRemoveFromEventList+0x66>
 800a80a:	6a3b      	ldr	r3, [r7, #32]
 800a80c:	6a1a      	ldr	r2, [r3, #32]
 800a80e:	69fb      	ldr	r3, [r7, #28]
 800a810:	605a      	str	r2, [r3, #4]
 800a812:	6a3b      	ldr	r3, [r7, #32]
 800a814:	2200      	movs	r2, #0
 800a816:	629a      	str	r2, [r3, #40]	@ 0x28
 800a818:	69fb      	ldr	r3, [r7, #28]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	1e5a      	subs	r2, r3, #1
 800a81e:	69fb      	ldr	r3, [r7, #28]
 800a820:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800a822:	4b4b      	ldr	r3, [pc, #300]	@ (800a950 <xTaskRemoveFromEventList+0x1a4>)
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	2b00      	cmp	r3, #0
 800a828:	d160      	bne.n	800a8ec <xTaskRemoveFromEventList+0x140>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 800a82a:	6a3b      	ldr	r3, [r7, #32]
 800a82c:	695b      	ldr	r3, [r3, #20]
 800a82e:	617b      	str	r3, [r7, #20]
 800a830:	6a3b      	ldr	r3, [r7, #32]
 800a832:	689b      	ldr	r3, [r3, #8]
 800a834:	6a3a      	ldr	r2, [r7, #32]
 800a836:	68d2      	ldr	r2, [r2, #12]
 800a838:	609a      	str	r2, [r3, #8]
 800a83a:	6a3b      	ldr	r3, [r7, #32]
 800a83c:	68db      	ldr	r3, [r3, #12]
 800a83e:	6a3a      	ldr	r2, [r7, #32]
 800a840:	6892      	ldr	r2, [r2, #8]
 800a842:	605a      	str	r2, [r3, #4]
 800a844:	697b      	ldr	r3, [r7, #20]
 800a846:	685a      	ldr	r2, [r3, #4]
 800a848:	6a3b      	ldr	r3, [r7, #32]
 800a84a:	3304      	adds	r3, #4
 800a84c:	429a      	cmp	r2, r3
 800a84e:	d103      	bne.n	800a858 <xTaskRemoveFromEventList+0xac>
 800a850:	6a3b      	ldr	r3, [r7, #32]
 800a852:	68da      	ldr	r2, [r3, #12]
 800a854:	697b      	ldr	r3, [r7, #20]
 800a856:	605a      	str	r2, [r3, #4]
 800a858:	6a3b      	ldr	r3, [r7, #32]
 800a85a:	2200      	movs	r2, #0
 800a85c:	615a      	str	r2, [r3, #20]
 800a85e:	697b      	ldr	r3, [r7, #20]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	1e5a      	subs	r2, r3, #1
 800a864:	697b      	ldr	r3, [r7, #20]
 800a866:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 800a868:	6a3b      	ldr	r3, [r7, #32]
 800a86a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a86c:	2201      	movs	r2, #1
 800a86e:	409a      	lsls	r2, r3
 800a870:	4b38      	ldr	r3, [pc, #224]	@ (800a954 <xTaskRemoveFromEventList+0x1a8>)
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	4313      	orrs	r3, r2
 800a876:	4a37      	ldr	r2, [pc, #220]	@ (800a954 <xTaskRemoveFromEventList+0x1a8>)
 800a878:	6013      	str	r3, [r2, #0]
 800a87a:	6a3b      	ldr	r3, [r7, #32]
 800a87c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a87e:	4936      	ldr	r1, [pc, #216]	@ (800a958 <xTaskRemoveFromEventList+0x1ac>)
 800a880:	4613      	mov	r3, r2
 800a882:	009b      	lsls	r3, r3, #2
 800a884:	4413      	add	r3, r2
 800a886:	009b      	lsls	r3, r3, #2
 800a888:	440b      	add	r3, r1
 800a88a:	3304      	adds	r3, #4
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	613b      	str	r3, [r7, #16]
 800a890:	6a3b      	ldr	r3, [r7, #32]
 800a892:	693a      	ldr	r2, [r7, #16]
 800a894:	609a      	str	r2, [r3, #8]
 800a896:	693b      	ldr	r3, [r7, #16]
 800a898:	689a      	ldr	r2, [r3, #8]
 800a89a:	6a3b      	ldr	r3, [r7, #32]
 800a89c:	60da      	str	r2, [r3, #12]
 800a89e:	693b      	ldr	r3, [r7, #16]
 800a8a0:	689b      	ldr	r3, [r3, #8]
 800a8a2:	6a3a      	ldr	r2, [r7, #32]
 800a8a4:	3204      	adds	r2, #4
 800a8a6:	605a      	str	r2, [r3, #4]
 800a8a8:	6a3b      	ldr	r3, [r7, #32]
 800a8aa:	1d1a      	adds	r2, r3, #4
 800a8ac:	693b      	ldr	r3, [r7, #16]
 800a8ae:	609a      	str	r2, [r3, #8]
 800a8b0:	6a3b      	ldr	r3, [r7, #32]
 800a8b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a8b4:	4613      	mov	r3, r2
 800a8b6:	009b      	lsls	r3, r3, #2
 800a8b8:	4413      	add	r3, r2
 800a8ba:	009b      	lsls	r3, r3, #2
 800a8bc:	4a26      	ldr	r2, [pc, #152]	@ (800a958 <xTaskRemoveFromEventList+0x1ac>)
 800a8be:	441a      	add	r2, r3
 800a8c0:	6a3b      	ldr	r3, [r7, #32]
 800a8c2:	615a      	str	r2, [r3, #20]
 800a8c4:	6a3b      	ldr	r3, [r7, #32]
 800a8c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a8c8:	4923      	ldr	r1, [pc, #140]	@ (800a958 <xTaskRemoveFromEventList+0x1ac>)
 800a8ca:	4613      	mov	r3, r2
 800a8cc:	009b      	lsls	r3, r3, #2
 800a8ce:	4413      	add	r3, r2
 800a8d0:	009b      	lsls	r3, r3, #2
 800a8d2:	440b      	add	r3, r1
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	6a3a      	ldr	r2, [r7, #32]
 800a8d8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800a8da:	1c59      	adds	r1, r3, #1
 800a8dc:	481e      	ldr	r0, [pc, #120]	@ (800a958 <xTaskRemoveFromEventList+0x1ac>)
 800a8de:	4613      	mov	r3, r2
 800a8e0:	009b      	lsls	r3, r3, #2
 800a8e2:	4413      	add	r3, r2
 800a8e4:	009b      	lsls	r3, r3, #2
 800a8e6:	4403      	add	r3, r0
 800a8e8:	6019      	str	r1, [r3, #0]
 800a8ea:	e01b      	b.n	800a924 <xTaskRemoveFromEventList+0x178>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a8ec:	4b1b      	ldr	r3, [pc, #108]	@ (800a95c <xTaskRemoveFromEventList+0x1b0>)
 800a8ee:	685b      	ldr	r3, [r3, #4]
 800a8f0:	61bb      	str	r3, [r7, #24]
 800a8f2:	6a3b      	ldr	r3, [r7, #32]
 800a8f4:	69ba      	ldr	r2, [r7, #24]
 800a8f6:	61da      	str	r2, [r3, #28]
 800a8f8:	69bb      	ldr	r3, [r7, #24]
 800a8fa:	689a      	ldr	r2, [r3, #8]
 800a8fc:	6a3b      	ldr	r3, [r7, #32]
 800a8fe:	621a      	str	r2, [r3, #32]
 800a900:	69bb      	ldr	r3, [r7, #24]
 800a902:	689b      	ldr	r3, [r3, #8]
 800a904:	6a3a      	ldr	r2, [r7, #32]
 800a906:	3218      	adds	r2, #24
 800a908:	605a      	str	r2, [r3, #4]
 800a90a:	6a3b      	ldr	r3, [r7, #32]
 800a90c:	f103 0218 	add.w	r2, r3, #24
 800a910:	69bb      	ldr	r3, [r7, #24]
 800a912:	609a      	str	r2, [r3, #8]
 800a914:	6a3b      	ldr	r3, [r7, #32]
 800a916:	4a11      	ldr	r2, [pc, #68]	@ (800a95c <xTaskRemoveFromEventList+0x1b0>)
 800a918:	629a      	str	r2, [r3, #40]	@ 0x28
 800a91a:	4b10      	ldr	r3, [pc, #64]	@ (800a95c <xTaskRemoveFromEventList+0x1b0>)
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	3301      	adds	r3, #1
 800a920:	4a0e      	ldr	r2, [pc, #56]	@ (800a95c <xTaskRemoveFromEventList+0x1b0>)
 800a922:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a924:	6a3b      	ldr	r3, [r7, #32]
 800a926:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a928:	4b0d      	ldr	r3, [pc, #52]	@ (800a960 <xTaskRemoveFromEventList+0x1b4>)
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a92e:	429a      	cmp	r2, r3
 800a930:	d905      	bls.n	800a93e <xTaskRemoveFromEventList+0x192>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 800a932:	2301      	movs	r3, #1
 800a934:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 800a936:	4b0b      	ldr	r3, [pc, #44]	@ (800a964 <xTaskRemoveFromEventList+0x1b8>)
 800a938:	2201      	movs	r2, #1
 800a93a:	601a      	str	r2, [r3, #0]
 800a93c:	e001      	b.n	800a942 <xTaskRemoveFromEventList+0x196>
        }
        else
        {
            xReturn = pdFALSE;
 800a93e:	2300      	movs	r3, #0
 800a940:	627b      	str	r3, [r7, #36]	@ 0x24
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
    return xReturn;
 800a942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a944:	4618      	mov	r0, r3
 800a946:	3728      	adds	r7, #40	@ 0x28
 800a948:	46bd      	mov	sp, r7
 800a94a:	bd80      	pop	{r7, pc}
 800a94c:	08010a04 	.word	0x08010a04
 800a950:	20000478 	.word	0x20000478
 800a954:	20000458 	.word	0x20000458
 800a958:	20000354 	.word	0x20000354
 800a95c:	20000410 	.word	0x20000410
 800a960:	20000350 	.word	0x20000350
 800a964:	20000464 	.word	0x20000464

0800a968 <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a968:	b480      	push	{r7}
 800a96a:	b083      	sub	sp, #12
 800a96c:	af00      	add	r7, sp, #0
 800a96e:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a970:	4b06      	ldr	r3, [pc, #24]	@ (800a98c <vTaskInternalSetTimeOutState+0x24>)
 800a972:	681a      	ldr	r2, [r3, #0]
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 800a978:	4b05      	ldr	r3, [pc, #20]	@ (800a990 <vTaskInternalSetTimeOutState+0x28>)
 800a97a:	681a      	ldr	r2, [r3, #0]
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	605a      	str	r2, [r3, #4]

    traceRETURN_vTaskInternalSetTimeOutState();
}
 800a980:	bf00      	nop
 800a982:	370c      	adds	r7, #12
 800a984:	46bd      	mov	sp, r7
 800a986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a98a:	4770      	bx	lr
 800a98c:	20000468 	.word	0x20000468
 800a990:	20000454 	.word	0x20000454

0800a994 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 800a994:	b580      	push	{r7, lr}
 800a996:	b088      	sub	sp, #32
 800a998:	af00      	add	r7, sp, #0
 800a99a:	6078      	str	r0, [r7, #4]
 800a99c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d110      	bne.n	800a9c6 <xTaskCheckForTimeOut+0x32>
    __asm volatile
 800a9a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9a8:	b672      	cpsid	i
 800a9aa:	f383 8811 	msr	BASEPRI, r3
 800a9ae:	f3bf 8f6f 	isb	sy
 800a9b2:	f3bf 8f4f 	dsb	sy
 800a9b6:	b662      	cpsie	i
 800a9b8:	613b      	str	r3, [r7, #16]
}
 800a9ba:	bf00      	nop
 800a9bc:	f241 51a5 	movw	r1, #5541	@ 0x15a5
 800a9c0:	482b      	ldr	r0, [pc, #172]	@ (800aa70 <xTaskCheckForTimeOut+0xdc>)
 800a9c2:	f7f7 fcff 	bl	80023c4 <vAssertCalled>
    configASSERT( pxTicksToWait );
 800a9c6:	683b      	ldr	r3, [r7, #0]
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d110      	bne.n	800a9ee <xTaskCheckForTimeOut+0x5a>
    __asm volatile
 800a9cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9d0:	b672      	cpsid	i
 800a9d2:	f383 8811 	msr	BASEPRI, r3
 800a9d6:	f3bf 8f6f 	isb	sy
 800a9da:	f3bf 8f4f 	dsb	sy
 800a9de:	b662      	cpsie	i
 800a9e0:	60fb      	str	r3, [r7, #12]
}
 800a9e2:	bf00      	nop
 800a9e4:	f241 51a6 	movw	r1, #5542	@ 0x15a6
 800a9e8:	4821      	ldr	r0, [pc, #132]	@ (800aa70 <xTaskCheckForTimeOut+0xdc>)
 800a9ea:	f7f7 fceb 	bl	80023c4 <vAssertCalled>

    taskENTER_CRITICAL();
 800a9ee:	f000 fff7 	bl	800b9e0 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 800a9f2:	4b20      	ldr	r3, [pc, #128]	@ (800aa74 <xTaskCheckForTimeOut+0xe0>)
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	685b      	ldr	r3, [r3, #4]
 800a9fc:	69ba      	ldr	r2, [r7, #24]
 800a9fe:	1ad3      	subs	r3, r2, r3
 800aa00:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 800aa02:	683b      	ldr	r3, [r7, #0]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa0a:	d102      	bne.n	800aa12 <xTaskCheckForTimeOut+0x7e>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	61fb      	str	r3, [r7, #28]
 800aa10:	e026      	b.n	800aa60 <xTaskCheckForTimeOut+0xcc>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	681a      	ldr	r2, [r3, #0]
 800aa16:	4b18      	ldr	r3, [pc, #96]	@ (800aa78 <xTaskCheckForTimeOut+0xe4>)
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	429a      	cmp	r2, r3
 800aa1c:	d00a      	beq.n	800aa34 <xTaskCheckForTimeOut+0xa0>
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	685b      	ldr	r3, [r3, #4]
 800aa22:	69ba      	ldr	r2, [r7, #24]
 800aa24:	429a      	cmp	r2, r3
 800aa26:	d305      	bcc.n	800aa34 <xTaskCheckForTimeOut+0xa0>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 800aa28:	2301      	movs	r3, #1
 800aa2a:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 800aa2c:	683b      	ldr	r3, [r7, #0]
 800aa2e:	2200      	movs	r2, #0
 800aa30:	601a      	str	r2, [r3, #0]
 800aa32:	e015      	b.n	800aa60 <xTaskCheckForTimeOut+0xcc>
        }
        else if( xElapsedTime < *pxTicksToWait )
 800aa34:	683b      	ldr	r3, [r7, #0]
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	697a      	ldr	r2, [r7, #20]
 800aa3a:	429a      	cmp	r2, r3
 800aa3c:	d20b      	bcs.n	800aa56 <xTaskCheckForTimeOut+0xc2>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 800aa3e:	683b      	ldr	r3, [r7, #0]
 800aa40:	681a      	ldr	r2, [r3, #0]
 800aa42:	697b      	ldr	r3, [r7, #20]
 800aa44:	1ad2      	subs	r2, r2, r3
 800aa46:	683b      	ldr	r3, [r7, #0]
 800aa48:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800aa4a:	6878      	ldr	r0, [r7, #4]
 800aa4c:	f7ff ff8c 	bl	800a968 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 800aa50:	2300      	movs	r3, #0
 800aa52:	61fb      	str	r3, [r7, #28]
 800aa54:	e004      	b.n	800aa60 <xTaskCheckForTimeOut+0xcc>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800aa56:	683b      	ldr	r3, [r7, #0]
 800aa58:	2200      	movs	r2, #0
 800aa5a:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 800aa5c:	2301      	movs	r3, #1
 800aa5e:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 800aa60:	f000 fff6 	bl	800ba50 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );

    return xReturn;
 800aa64:	69fb      	ldr	r3, [r7, #28]
}
 800aa66:	4618      	mov	r0, r3
 800aa68:	3720      	adds	r7, #32
 800aa6a:	46bd      	mov	sp, r7
 800aa6c:	bd80      	pop	{r7, pc}
 800aa6e:	bf00      	nop
 800aa70:	08010a04 	.word	0x08010a04
 800aa74:	20000454 	.word	0x20000454
 800aa78:	20000468 	.word	0x20000468

0800aa7c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800aa7c:	b480      	push	{r7}
 800aa7e:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 800aa80:	4b03      	ldr	r3, [pc, #12]	@ (800aa90 <vTaskMissedYield+0x14>)
 800aa82:	2201      	movs	r2, #1
 800aa84:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
}
 800aa86:	bf00      	nop
 800aa88:	46bd      	mov	sp, r7
 800aa8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa8e:	4770      	bx	lr
 800aa90:	20000464 	.word	0x20000464

0800aa94 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800aa94:	b580      	push	{r7, lr}
 800aa96:	b082      	sub	sp, #8
 800aa98:	af00      	add	r7, sp, #0
 800aa9a:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 800aa9c:	f000 f852 	bl	800ab44 <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 800aaa0:	4b06      	ldr	r3, [pc, #24]	@ (800aabc <prvIdleTask+0x28>)
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	2b01      	cmp	r3, #1
 800aaa6:	d9f9      	bls.n	800aa9c <prvIdleTask+0x8>
            {
                taskYIELD();
 800aaa8:	4b05      	ldr	r3, [pc, #20]	@ (800aac0 <prvIdleTask+0x2c>)
 800aaaa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aaae:	601a      	str	r2, [r3, #0]
 800aab0:	f3bf 8f4f 	dsb	sy
 800aab4:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 800aab8:	e7f0      	b.n	800aa9c <prvIdleTask+0x8>
 800aaba:	bf00      	nop
 800aabc:	20000354 	.word	0x20000354
 800aac0:	e000ed04 	.word	0xe000ed04

0800aac4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800aac4:	b580      	push	{r7, lr}
 800aac6:	b082      	sub	sp, #8
 800aac8:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800aaca:	2300      	movs	r3, #0
 800aacc:	607b      	str	r3, [r7, #4]
 800aace:	e00c      	b.n	800aaea <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800aad0:	687a      	ldr	r2, [r7, #4]
 800aad2:	4613      	mov	r3, r2
 800aad4:	009b      	lsls	r3, r3, #2
 800aad6:	4413      	add	r3, r2
 800aad8:	009b      	lsls	r3, r3, #2
 800aada:	4a12      	ldr	r2, [pc, #72]	@ (800ab24 <prvInitialiseTaskLists+0x60>)
 800aadc:	4413      	add	r3, r2
 800aade:	4618      	mov	r0, r3
 800aae0:	f7fe f8c6 	bl	8008c70 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	3301      	adds	r3, #1
 800aae8:	607b      	str	r3, [r7, #4]
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	2b06      	cmp	r3, #6
 800aaee:	d9ef      	bls.n	800aad0 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 800aaf0:	480d      	ldr	r0, [pc, #52]	@ (800ab28 <prvInitialiseTaskLists+0x64>)
 800aaf2:	f7fe f8bd 	bl	8008c70 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800aaf6:	480d      	ldr	r0, [pc, #52]	@ (800ab2c <prvInitialiseTaskLists+0x68>)
 800aaf8:	f7fe f8ba 	bl	8008c70 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 800aafc:	480c      	ldr	r0, [pc, #48]	@ (800ab30 <prvInitialiseTaskLists+0x6c>)
 800aafe:	f7fe f8b7 	bl	8008c70 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 800ab02:	480c      	ldr	r0, [pc, #48]	@ (800ab34 <prvInitialiseTaskLists+0x70>)
 800ab04:	f7fe f8b4 	bl	8008c70 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 800ab08:	480b      	ldr	r0, [pc, #44]	@ (800ab38 <prvInitialiseTaskLists+0x74>)
 800ab0a:	f7fe f8b1 	bl	8008c70 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800ab0e:	4b0b      	ldr	r3, [pc, #44]	@ (800ab3c <prvInitialiseTaskLists+0x78>)
 800ab10:	4a05      	ldr	r2, [pc, #20]	@ (800ab28 <prvInitialiseTaskLists+0x64>)
 800ab12:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ab14:	4b0a      	ldr	r3, [pc, #40]	@ (800ab40 <prvInitialiseTaskLists+0x7c>)
 800ab16:	4a05      	ldr	r2, [pc, #20]	@ (800ab2c <prvInitialiseTaskLists+0x68>)
 800ab18:	601a      	str	r2, [r3, #0]
}
 800ab1a:	bf00      	nop
 800ab1c:	3708      	adds	r7, #8
 800ab1e:	46bd      	mov	sp, r7
 800ab20:	bd80      	pop	{r7, pc}
 800ab22:	bf00      	nop
 800ab24:	20000354 	.word	0x20000354
 800ab28:	200003e0 	.word	0x200003e0
 800ab2c:	200003f4 	.word	0x200003f4
 800ab30:	20000410 	.word	0x20000410
 800ab34:	20000424 	.word	0x20000424
 800ab38:	2000043c 	.word	0x2000043c
 800ab3c:	20000408 	.word	0x20000408
 800ab40:	2000040c 	.word	0x2000040c

0800ab44 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ab44:	b580      	push	{r7, lr}
 800ab46:	b082      	sub	sp, #8
 800ab48:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ab4a:	e019      	b.n	800ab80 <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 800ab4c:	f000 ff48 	bl	800b9e0 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800ab50:	4b10      	ldr	r3, [pc, #64]	@ (800ab94 <prvCheckTasksWaitingTermination+0x50>)
 800ab52:	68db      	ldr	r3, [r3, #12]
 800ab54:	68db      	ldr	r3, [r3, #12]
 800ab56:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	3304      	adds	r3, #4
 800ab5c:	4618      	mov	r0, r3
 800ab5e:	f7fe f911 	bl	8008d84 <uxListRemove>
                        --uxCurrentNumberOfTasks;
 800ab62:	4b0d      	ldr	r3, [pc, #52]	@ (800ab98 <prvCheckTasksWaitingTermination+0x54>)
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	3b01      	subs	r3, #1
 800ab68:	4a0b      	ldr	r2, [pc, #44]	@ (800ab98 <prvCheckTasksWaitingTermination+0x54>)
 800ab6a:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 800ab6c:	4b0b      	ldr	r3, [pc, #44]	@ (800ab9c <prvCheckTasksWaitingTermination+0x58>)
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	3b01      	subs	r3, #1
 800ab72:	4a0a      	ldr	r2, [pc, #40]	@ (800ab9c <prvCheckTasksWaitingTermination+0x58>)
 800ab74:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 800ab76:	f000 ff6b 	bl	800ba50 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 800ab7a:	6878      	ldr	r0, [r7, #4]
 800ab7c:	f000 f810 	bl	800aba0 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ab80:	4b06      	ldr	r3, [pc, #24]	@ (800ab9c <prvCheckTasksWaitingTermination+0x58>)
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d1e1      	bne.n	800ab4c <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 800ab88:	bf00      	nop
 800ab8a:	bf00      	nop
 800ab8c:	3708      	adds	r7, #8
 800ab8e:	46bd      	mov	sp, r7
 800ab90:	bd80      	pop	{r7, pc}
 800ab92:	bf00      	nop
 800ab94:	20000424 	.word	0x20000424
 800ab98:	20000450 	.word	0x20000450
 800ab9c:	20000438 	.word	0x20000438

0800aba0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 800aba0:	b580      	push	{r7, lr}
 800aba2:	b082      	sub	sp, #8
 800aba4:	af00      	add	r7, sp, #0
 800aba6:	6078      	str	r0, [r7, #4]
        portCLEAN_UP_TCB( pxTCB );

        #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
        {
            /* Free up the memory allocated for the task's TLS Block. */
            configDEINIT_TLS_BLOCK( pxTCB->xTLSBlock );
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	335c      	adds	r3, #92	@ 0x5c
 800abac:	4618      	mov	r0, r3
 800abae:	f003 f879 	bl	800dca4 <_reclaim_reent>

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800abb6:	4618      	mov	r0, r3
 800abb8:	f7f7 ff32 	bl	8002a20 <vPortFree>
            vPortFree( pxTCB );
 800abbc:	6878      	ldr	r0, [r7, #4]
 800abbe:	f7f7 ff2f 	bl	8002a20 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 800abc2:	bf00      	nop
 800abc4:	3708      	adds	r7, #8
 800abc6:	46bd      	mov	sp, r7
 800abc8:	bd80      	pop	{r7, pc}
	...

0800abcc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800abcc:	b480      	push	{r7}
 800abce:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800abd0:	4b0a      	ldr	r3, [pc, #40]	@ (800abfc <prvResetNextTaskUnblockTime+0x30>)
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d104      	bne.n	800abe4 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800abda:	4b09      	ldr	r3, [pc, #36]	@ (800ac00 <prvResetNextTaskUnblockTime+0x34>)
 800abdc:	f04f 32ff 	mov.w	r2, #4294967295
 800abe0:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800abe2:	e005      	b.n	800abf0 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 800abe4:	4b05      	ldr	r3, [pc, #20]	@ (800abfc <prvResetNextTaskUnblockTime+0x30>)
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	68db      	ldr	r3, [r3, #12]
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	4a04      	ldr	r2, [pc, #16]	@ (800ac00 <prvResetNextTaskUnblockTime+0x34>)
 800abee:	6013      	str	r3, [r2, #0]
}
 800abf0:	bf00      	nop
 800abf2:	46bd      	mov	sp, r7
 800abf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abf8:	4770      	bx	lr
 800abfa:	bf00      	nop
 800abfc:	20000408 	.word	0x20000408
 800ac00:	20000470 	.word	0x20000470

0800ac04 <xTaskGetCurrentTaskHandle>:

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) ) || ( configNUMBER_OF_CORES > 1 )

    #if ( configNUMBER_OF_CORES == 1 )
        TaskHandle_t xTaskGetCurrentTaskHandle( void )
        {
 800ac04:	b480      	push	{r7}
 800ac06:	b083      	sub	sp, #12
 800ac08:	af00      	add	r7, sp, #0
            traceENTER_xTaskGetCurrentTaskHandle();

            /* A critical section is not required as this is not called from
             * an interrupt and the current TCB will always be the same for any
             * individual execution thread. */
            xReturn = pxCurrentTCB;
 800ac0a:	4b05      	ldr	r3, [pc, #20]	@ (800ac20 <xTaskGetCurrentTaskHandle+0x1c>)
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	607b      	str	r3, [r7, #4]

            traceRETURN_xTaskGetCurrentTaskHandle( xReturn );

            return xReturn;
 800ac10:	687b      	ldr	r3, [r7, #4]
        }
 800ac12:	4618      	mov	r0, r3
 800ac14:	370c      	adds	r7, #12
 800ac16:	46bd      	mov	sp, r7
 800ac18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac1c:	4770      	bx	lr
 800ac1e:	bf00      	nop
 800ac20:	20000350 	.word	0x20000350

0800ac24 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 800ac24:	b480      	push	{r7}
 800ac26:	b083      	sub	sp, #12
 800ac28:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        traceENTER_xTaskGetSchedulerState();

        if( xSchedulerRunning == pdFALSE )
 800ac2a:	4b0b      	ldr	r3, [pc, #44]	@ (800ac58 <xTaskGetSchedulerState+0x34>)
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d102      	bne.n	800ac38 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 800ac32:	2301      	movs	r3, #1
 800ac34:	607b      	str	r3, [r7, #4]
 800ac36:	e008      	b.n	800ac4a <xTaskGetSchedulerState+0x26>
        {
            #if ( configNUMBER_OF_CORES > 1 )
                taskENTER_CRITICAL();
            #endif
            {
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800ac38:	4b08      	ldr	r3, [pc, #32]	@ (800ac5c <xTaskGetSchedulerState+0x38>)
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d102      	bne.n	800ac46 <xTaskGetSchedulerState+0x22>
                {
                    xReturn = taskSCHEDULER_RUNNING;
 800ac40:	2302      	movs	r3, #2
 800ac42:	607b      	str	r3, [r7, #4]
 800ac44:	e001      	b.n	800ac4a <xTaskGetSchedulerState+0x26>
                }
                else
                {
                    xReturn = taskSCHEDULER_SUSPENDED;
 800ac46:	2300      	movs	r3, #0
 800ac48:	607b      	str	r3, [r7, #4]
            #endif
        }

        traceRETURN_xTaskGetSchedulerState( xReturn );

        return xReturn;
 800ac4a:	687b      	ldr	r3, [r7, #4]
    }
 800ac4c:	4618      	mov	r0, r3
 800ac4e:	370c      	adds	r7, #12
 800ac50:	46bd      	mov	sp, r7
 800ac52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac56:	4770      	bx	lr
 800ac58:	2000045c 	.word	0x2000045c
 800ac5c:	20000478 	.word	0x20000478

0800ac60 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 800ac60:	b580      	push	{r7, lr}
 800ac62:	b086      	sub	sp, #24
 800ac64:	af00      	add	r7, sp, #0
 800ac66:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 800ac6c:	2300      	movs	r3, #0
 800ac6e:	617b      	str	r3, [r7, #20]

        traceENTER_xTaskPriorityInherit( pxMutexHolder );

        /* If the mutex is taken by an interrupt, the mutex holder is NULL. Priority
         * inheritance is not applied in this scenario. */
        if( pxMutexHolder != NULL )
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	f000 8089 	beq.w	800ad8a <xTaskPriorityInherit+0x12a>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800ac78:	693b      	ldr	r3, [r7, #16]
 800ac7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac7c:	4b45      	ldr	r3, [pc, #276]	@ (800ad94 <xTaskPriorityInherit+0x134>)
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac82:	429a      	cmp	r2, r3
 800ac84:	d278      	bcs.n	800ad78 <xTaskPriorityInherit+0x118>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 800ac86:	693b      	ldr	r3, [r7, #16]
 800ac88:	699b      	ldr	r3, [r3, #24]
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	db06      	blt.n	800ac9c <xTaskPriorityInherit+0x3c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority );
 800ac8e:	4b41      	ldr	r3, [pc, #260]	@ (800ad94 <xTaskPriorityInherit+0x134>)
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac94:	f1c3 0207 	rsb	r2, r3, #7
 800ac98:	693b      	ldr	r3, [r7, #16]
 800ac9a:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800ac9c:	693b      	ldr	r3, [r7, #16]
 800ac9e:	6959      	ldr	r1, [r3, #20]
 800aca0:	693b      	ldr	r3, [r7, #16]
 800aca2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aca4:	4613      	mov	r3, r2
 800aca6:	009b      	lsls	r3, r3, #2
 800aca8:	4413      	add	r3, r2
 800acaa:	009b      	lsls	r3, r3, #2
 800acac:	4a3a      	ldr	r2, [pc, #232]	@ (800ad98 <xTaskPriorityInherit+0x138>)
 800acae:	4413      	add	r3, r2
 800acb0:	4299      	cmp	r1, r3
 800acb2:	d159      	bne.n	800ad68 <xTaskPriorityInherit+0x108>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800acb4:	693b      	ldr	r3, [r7, #16]
 800acb6:	3304      	adds	r3, #4
 800acb8:	4618      	mov	r0, r3
 800acba:	f7fe f863 	bl	8008d84 <uxListRemove>
 800acbe:	4603      	mov	r3, r0
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d10a      	bne.n	800acda <xTaskPriorityInherit+0x7a>
                    {
                        /* It is known that the task is in its ready list so
                         * there is no need to check again and the port level
                         * reset macro can be called directly. */
                        portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800acc4:	693b      	ldr	r3, [r7, #16]
 800acc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800acc8:	2201      	movs	r2, #1
 800acca:	fa02 f303 	lsl.w	r3, r2, r3
 800acce:	43da      	mvns	r2, r3
 800acd0:	4b32      	ldr	r3, [pc, #200]	@ (800ad9c <xTaskPriorityInherit+0x13c>)
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	4013      	ands	r3, r2
 800acd6:	4a31      	ldr	r2, [pc, #196]	@ (800ad9c <xTaskPriorityInherit+0x13c>)
 800acd8:	6013      	str	r3, [r2, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800acda:	4b2e      	ldr	r3, [pc, #184]	@ (800ad94 <xTaskPriorityInherit+0x134>)
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ace0:	693b      	ldr	r3, [r7, #16]
 800ace2:	62da      	str	r2, [r3, #44]	@ 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 800ace4:	693b      	ldr	r3, [r7, #16]
 800ace6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ace8:	2201      	movs	r2, #1
 800acea:	409a      	lsls	r2, r3
 800acec:	4b2b      	ldr	r3, [pc, #172]	@ (800ad9c <xTaskPriorityInherit+0x13c>)
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	4313      	orrs	r3, r2
 800acf2:	4a2a      	ldr	r2, [pc, #168]	@ (800ad9c <xTaskPriorityInherit+0x13c>)
 800acf4:	6013      	str	r3, [r2, #0]
 800acf6:	693b      	ldr	r3, [r7, #16]
 800acf8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800acfa:	4927      	ldr	r1, [pc, #156]	@ (800ad98 <xTaskPriorityInherit+0x138>)
 800acfc:	4613      	mov	r3, r2
 800acfe:	009b      	lsls	r3, r3, #2
 800ad00:	4413      	add	r3, r2
 800ad02:	009b      	lsls	r3, r3, #2
 800ad04:	440b      	add	r3, r1
 800ad06:	3304      	adds	r3, #4
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	60fb      	str	r3, [r7, #12]
 800ad0c:	693b      	ldr	r3, [r7, #16]
 800ad0e:	68fa      	ldr	r2, [r7, #12]
 800ad10:	609a      	str	r2, [r3, #8]
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	689a      	ldr	r2, [r3, #8]
 800ad16:	693b      	ldr	r3, [r7, #16]
 800ad18:	60da      	str	r2, [r3, #12]
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	689b      	ldr	r3, [r3, #8]
 800ad1e:	693a      	ldr	r2, [r7, #16]
 800ad20:	3204      	adds	r2, #4
 800ad22:	605a      	str	r2, [r3, #4]
 800ad24:	693b      	ldr	r3, [r7, #16]
 800ad26:	1d1a      	adds	r2, r3, #4
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	609a      	str	r2, [r3, #8]
 800ad2c:	693b      	ldr	r3, [r7, #16]
 800ad2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad30:	4613      	mov	r3, r2
 800ad32:	009b      	lsls	r3, r3, #2
 800ad34:	4413      	add	r3, r2
 800ad36:	009b      	lsls	r3, r3, #2
 800ad38:	4a17      	ldr	r2, [pc, #92]	@ (800ad98 <xTaskPriorityInherit+0x138>)
 800ad3a:	441a      	add	r2, r3
 800ad3c:	693b      	ldr	r3, [r7, #16]
 800ad3e:	615a      	str	r2, [r3, #20]
 800ad40:	693b      	ldr	r3, [r7, #16]
 800ad42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad44:	4914      	ldr	r1, [pc, #80]	@ (800ad98 <xTaskPriorityInherit+0x138>)
 800ad46:	4613      	mov	r3, r2
 800ad48:	009b      	lsls	r3, r3, #2
 800ad4a:	4413      	add	r3, r2
 800ad4c:	009b      	lsls	r3, r3, #2
 800ad4e:	440b      	add	r3, r1
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	693a      	ldr	r2, [r7, #16]
 800ad54:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800ad56:	1c59      	adds	r1, r3, #1
 800ad58:	480f      	ldr	r0, [pc, #60]	@ (800ad98 <xTaskPriorityInherit+0x138>)
 800ad5a:	4613      	mov	r3, r2
 800ad5c:	009b      	lsls	r3, r3, #2
 800ad5e:	4413      	add	r3, r2
 800ad60:	009b      	lsls	r3, r3, #2
 800ad62:	4403      	add	r3, r0
 800ad64:	6019      	str	r1, [r3, #0]
 800ad66:	e004      	b.n	800ad72 <xTaskPriorityInherit+0x112>
                    #endif /* if ( configNUMBER_OF_CORES > 1 ) */
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ad68:	4b0a      	ldr	r3, [pc, #40]	@ (800ad94 <xTaskPriorityInherit+0x134>)
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad6e:	693b      	ldr	r3, [r7, #16]
 800ad70:	62da      	str	r2, [r3, #44]	@ 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 800ad72:	2301      	movs	r3, #1
 800ad74:	617b      	str	r3, [r7, #20]
 800ad76:	e008      	b.n	800ad8a <xTaskPriorityInherit+0x12a>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800ad78:	693b      	ldr	r3, [r7, #16]
 800ad7a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ad7c:	4b05      	ldr	r3, [pc, #20]	@ (800ad94 <xTaskPriorityInherit+0x134>)
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad82:	429a      	cmp	r2, r3
 800ad84:	d201      	bcs.n	800ad8a <xTaskPriorityInherit+0x12a>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 800ad86:	2301      	movs	r3, #1
 800ad88:	617b      	str	r3, [r7, #20]
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityInherit( xReturn );

        return xReturn;
 800ad8a:	697b      	ldr	r3, [r7, #20]
    }
 800ad8c:	4618      	mov	r0, r3
 800ad8e:	3718      	adds	r7, #24
 800ad90:	46bd      	mov	sp, r7
 800ad92:	bd80      	pop	{r7, pc}
 800ad94:	20000350 	.word	0x20000350
 800ad98:	20000354 	.word	0x20000354
 800ad9c:	20000458 	.word	0x20000458

0800ada0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 800ada0:	b580      	push	{r7, lr}
 800ada2:	b088      	sub	sp, #32
 800ada4:	af00      	add	r7, sp, #0
 800ada6:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 800adac:	2300      	movs	r3, #0
 800adae:	61fb      	str	r3, [r7, #28]

        traceENTER_xTaskPriorityDisinherit( pxMutexHolder );

        if( pxMutexHolder != NULL )
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	f000 809a 	beq.w	800aeec <xTaskPriorityDisinherit+0x14c>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 800adb8:	4b4f      	ldr	r3, [pc, #316]	@ (800aef8 <xTaskPriorityDisinherit+0x158>)
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	69ba      	ldr	r2, [r7, #24]
 800adbe:	429a      	cmp	r2, r3
 800adc0:	d010      	beq.n	800ade4 <xTaskPriorityDisinherit+0x44>
    __asm volatile
 800adc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adc6:	b672      	cpsid	i
 800adc8:	f383 8811 	msr	BASEPRI, r3
 800adcc:	f3bf 8f6f 	isb	sy
 800add0:	f3bf 8f4f 	dsb	sy
 800add4:	b662      	cpsie	i
 800add6:	613b      	str	r3, [r7, #16]
}
 800add8:	bf00      	nop
 800adda:	f641 2128 	movw	r1, #6696	@ 0x1a28
 800adde:	4847      	ldr	r0, [pc, #284]	@ (800aefc <xTaskPriorityDisinherit+0x15c>)
 800ade0:	f7f7 faf0 	bl	80023c4 <vAssertCalled>
            configASSERT( pxTCB->uxMutexesHeld );
 800ade4:	69bb      	ldr	r3, [r7, #24]
 800ade6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d110      	bne.n	800ae0e <xTaskPriorityDisinherit+0x6e>
    __asm volatile
 800adec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adf0:	b672      	cpsid	i
 800adf2:	f383 8811 	msr	BASEPRI, r3
 800adf6:	f3bf 8f6f 	isb	sy
 800adfa:	f3bf 8f4f 	dsb	sy
 800adfe:	b662      	cpsie	i
 800ae00:	60fb      	str	r3, [r7, #12]
}
 800ae02:	bf00      	nop
 800ae04:	f641 2129 	movw	r1, #6697	@ 0x1a29
 800ae08:	483c      	ldr	r0, [pc, #240]	@ (800aefc <xTaskPriorityDisinherit+0x15c>)
 800ae0a:	f7f7 fadb 	bl	80023c4 <vAssertCalled>
            ( pxTCB->uxMutexesHeld )--;
 800ae0e:	69bb      	ldr	r3, [r7, #24]
 800ae10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae12:	1e5a      	subs	r2, r3, #1
 800ae14:	69bb      	ldr	r3, [r7, #24]
 800ae16:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ae18:	69bb      	ldr	r3, [r7, #24]
 800ae1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ae1c:	69bb      	ldr	r3, [r7, #24]
 800ae1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae20:	429a      	cmp	r2, r3
 800ae22:	d063      	beq.n	800aeec <xTaskPriorityDisinherit+0x14c>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ae24:	69bb      	ldr	r3, [r7, #24]
 800ae26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d15f      	bne.n	800aeec <xTaskPriorityDisinherit+0x14c>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ae2c:	69bb      	ldr	r3, [r7, #24]
 800ae2e:	3304      	adds	r3, #4
 800ae30:	4618      	mov	r0, r3
 800ae32:	f7fd ffa7 	bl	8008d84 <uxListRemove>
 800ae36:	4603      	mov	r3, r0
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d10a      	bne.n	800ae52 <xTaskPriorityDisinherit+0xb2>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800ae3c:	69bb      	ldr	r3, [r7, #24]
 800ae3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae40:	2201      	movs	r2, #1
 800ae42:	fa02 f303 	lsl.w	r3, r2, r3
 800ae46:	43da      	mvns	r2, r3
 800ae48:	4b2d      	ldr	r3, [pc, #180]	@ (800af00 <xTaskPriorityDisinherit+0x160>)
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	4013      	ands	r3, r2
 800ae4e:	4a2c      	ldr	r2, [pc, #176]	@ (800af00 <xTaskPriorityDisinherit+0x160>)
 800ae50:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ae52:	69bb      	ldr	r3, [r7, #24]
 800ae54:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ae56:	69bb      	ldr	r3, [r7, #24]
 800ae58:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority );
 800ae5a:	69bb      	ldr	r3, [r7, #24]
 800ae5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae5e:	f1c3 0207 	rsb	r2, r3, #7
 800ae62:	69bb      	ldr	r3, [r7, #24]
 800ae64:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 800ae66:	69bb      	ldr	r3, [r7, #24]
 800ae68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae6a:	2201      	movs	r2, #1
 800ae6c:	409a      	lsls	r2, r3
 800ae6e:	4b24      	ldr	r3, [pc, #144]	@ (800af00 <xTaskPriorityDisinherit+0x160>)
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	4313      	orrs	r3, r2
 800ae74:	4a22      	ldr	r2, [pc, #136]	@ (800af00 <xTaskPriorityDisinherit+0x160>)
 800ae76:	6013      	str	r3, [r2, #0]
 800ae78:	69bb      	ldr	r3, [r7, #24]
 800ae7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ae7c:	4921      	ldr	r1, [pc, #132]	@ (800af04 <xTaskPriorityDisinherit+0x164>)
 800ae7e:	4613      	mov	r3, r2
 800ae80:	009b      	lsls	r3, r3, #2
 800ae82:	4413      	add	r3, r2
 800ae84:	009b      	lsls	r3, r3, #2
 800ae86:	440b      	add	r3, r1
 800ae88:	3304      	adds	r3, #4
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	617b      	str	r3, [r7, #20]
 800ae8e:	69bb      	ldr	r3, [r7, #24]
 800ae90:	697a      	ldr	r2, [r7, #20]
 800ae92:	609a      	str	r2, [r3, #8]
 800ae94:	697b      	ldr	r3, [r7, #20]
 800ae96:	689a      	ldr	r2, [r3, #8]
 800ae98:	69bb      	ldr	r3, [r7, #24]
 800ae9a:	60da      	str	r2, [r3, #12]
 800ae9c:	697b      	ldr	r3, [r7, #20]
 800ae9e:	689b      	ldr	r3, [r3, #8]
 800aea0:	69ba      	ldr	r2, [r7, #24]
 800aea2:	3204      	adds	r2, #4
 800aea4:	605a      	str	r2, [r3, #4]
 800aea6:	69bb      	ldr	r3, [r7, #24]
 800aea8:	1d1a      	adds	r2, r3, #4
 800aeaa:	697b      	ldr	r3, [r7, #20]
 800aeac:	609a      	str	r2, [r3, #8]
 800aeae:	69bb      	ldr	r3, [r7, #24]
 800aeb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aeb2:	4613      	mov	r3, r2
 800aeb4:	009b      	lsls	r3, r3, #2
 800aeb6:	4413      	add	r3, r2
 800aeb8:	009b      	lsls	r3, r3, #2
 800aeba:	4a12      	ldr	r2, [pc, #72]	@ (800af04 <xTaskPriorityDisinherit+0x164>)
 800aebc:	441a      	add	r2, r3
 800aebe:	69bb      	ldr	r3, [r7, #24]
 800aec0:	615a      	str	r2, [r3, #20]
 800aec2:	69bb      	ldr	r3, [r7, #24]
 800aec4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aec6:	490f      	ldr	r1, [pc, #60]	@ (800af04 <xTaskPriorityDisinherit+0x164>)
 800aec8:	4613      	mov	r3, r2
 800aeca:	009b      	lsls	r3, r3, #2
 800aecc:	4413      	add	r3, r2
 800aece:	009b      	lsls	r3, r3, #2
 800aed0:	440b      	add	r3, r1
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	69ba      	ldr	r2, [r7, #24]
 800aed6:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800aed8:	1c59      	adds	r1, r3, #1
 800aeda:	480a      	ldr	r0, [pc, #40]	@ (800af04 <xTaskPriorityDisinherit+0x164>)
 800aedc:	4613      	mov	r3, r2
 800aede:	009b      	lsls	r3, r3, #2
 800aee0:	4413      	add	r3, r2
 800aee2:	009b      	lsls	r3, r3, #2
 800aee4:	4403      	add	r3, r0
 800aee6:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 800aee8:	2301      	movs	r3, #1
 800aeea:	61fb      	str	r3, [r7, #28]
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityDisinherit( xReturn );

        return xReturn;
 800aeec:	69fb      	ldr	r3, [r7, #28]
    }
 800aeee:	4618      	mov	r0, r3
 800aef0:	3720      	adds	r7, #32
 800aef2:	46bd      	mov	sp, r7
 800aef4:	bd80      	pop	{r7, pc}
 800aef6:	bf00      	nop
 800aef8:	20000350 	.word	0x20000350
 800aefc:	08010a04 	.word	0x08010a04
 800af00:	20000458 	.word	0x20000458
 800af04:	20000354 	.word	0x20000354

0800af08 <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 800af08:	b580      	push	{r7, lr}
 800af0a:	b08a      	sub	sp, #40	@ 0x28
 800af0c:	af00      	add	r7, sp, #0
 800af0e:	6078      	str	r0, [r7, #4]
 800af10:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	623b      	str	r3, [r7, #32]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800af16:	2301      	movs	r3, #1
 800af18:	61fb      	str	r3, [r7, #28]

        traceENTER_vTaskPriorityDisinheritAfterTimeout( pxMutexHolder, uxHighestPriorityWaitingTask );

        if( pxMutexHolder != NULL )
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	f000 80b0 	beq.w	800b082 <vTaskPriorityDisinheritAfterTimeout+0x17a>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 800af22:	6a3b      	ldr	r3, [r7, #32]
 800af24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800af26:	2b00      	cmp	r3, #0
 800af28:	d110      	bne.n	800af4c <vTaskPriorityDisinheritAfterTimeout+0x44>
    __asm volatile
 800af2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af2e:	b672      	cpsid	i
 800af30:	f383 8811 	msr	BASEPRI, r3
 800af34:	f3bf 8f6f 	isb	sy
 800af38:	f3bf 8f4f 	dsb	sy
 800af3c:	b662      	cpsie	i
 800af3e:	613b      	str	r3, [r7, #16]
}
 800af40:	bf00      	nop
 800af42:	f641 2186 	movw	r1, #6790	@ 0x1a86
 800af46:	4851      	ldr	r0, [pc, #324]	@ (800b08c <vTaskPriorityDisinheritAfterTimeout+0x184>)
 800af48:	f7f7 fa3c 	bl	80023c4 <vAssertCalled>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800af4c:	6a3b      	ldr	r3, [r7, #32]
 800af4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800af50:	683a      	ldr	r2, [r7, #0]
 800af52:	429a      	cmp	r2, r3
 800af54:	d902      	bls.n	800af5c <vTaskPriorityDisinheritAfterTimeout+0x54>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 800af56:	683b      	ldr	r3, [r7, #0]
 800af58:	627b      	str	r3, [r7, #36]	@ 0x24
 800af5a:	e002      	b.n	800af62 <vTaskPriorityDisinheritAfterTimeout+0x5a>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 800af5c:	6a3b      	ldr	r3, [r7, #32]
 800af5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800af60:	627b      	str	r3, [r7, #36]	@ 0x24
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 800af62:	6a3b      	ldr	r3, [r7, #32]
 800af64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800af68:	429a      	cmp	r2, r3
 800af6a:	f000 808a 	beq.w	800b082 <vTaskPriorityDisinheritAfterTimeout+0x17a>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800af6e:	6a3b      	ldr	r3, [r7, #32]
 800af70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800af72:	69fa      	ldr	r2, [r7, #28]
 800af74:	429a      	cmp	r2, r3
 800af76:	f040 8084 	bne.w	800b082 <vTaskPriorityDisinheritAfterTimeout+0x17a>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 800af7a:	4b45      	ldr	r3, [pc, #276]	@ (800b090 <vTaskPriorityDisinheritAfterTimeout+0x188>)
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	6a3a      	ldr	r2, [r7, #32]
 800af80:	429a      	cmp	r2, r3
 800af82:	d110      	bne.n	800afa6 <vTaskPriorityDisinheritAfterTimeout+0x9e>
    __asm volatile
 800af84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af88:	b672      	cpsid	i
 800af8a:	f383 8811 	msr	BASEPRI, r3
 800af8e:	f3bf 8f6f 	isb	sy
 800af92:	f3bf 8f4f 	dsb	sy
 800af96:	b662      	cpsie	i
 800af98:	60fb      	str	r3, [r7, #12]
}
 800af9a:	bf00      	nop
 800af9c:	f641 21a1 	movw	r1, #6817	@ 0x1aa1
 800afa0:	483a      	ldr	r0, [pc, #232]	@ (800b08c <vTaskPriorityDisinheritAfterTimeout+0x184>)
 800afa2:	f7f7 fa0f 	bl	80023c4 <vAssertCalled>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800afa6:	6a3b      	ldr	r3, [r7, #32]
 800afa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800afaa:	61bb      	str	r3, [r7, #24]
                    pxTCB->uxPriority = uxPriorityToUse;
 800afac:	6a3b      	ldr	r3, [r7, #32]
 800afae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800afb0:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 800afb2:	6a3b      	ldr	r3, [r7, #32]
 800afb4:	699b      	ldr	r3, [r3, #24]
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	db04      	blt.n	800afc4 <vTaskPriorityDisinheritAfterTimeout+0xbc>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse );
 800afba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afbc:	f1c3 0207 	rsb	r2, r3, #7
 800afc0:	6a3b      	ldr	r3, [r7, #32]
 800afc2:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800afc4:	6a3b      	ldr	r3, [r7, #32]
 800afc6:	6959      	ldr	r1, [r3, #20]
 800afc8:	69ba      	ldr	r2, [r7, #24]
 800afca:	4613      	mov	r3, r2
 800afcc:	009b      	lsls	r3, r3, #2
 800afce:	4413      	add	r3, r2
 800afd0:	009b      	lsls	r3, r3, #2
 800afd2:	4a30      	ldr	r2, [pc, #192]	@ (800b094 <vTaskPriorityDisinheritAfterTimeout+0x18c>)
 800afd4:	4413      	add	r3, r2
 800afd6:	4299      	cmp	r1, r3
 800afd8:	d153      	bne.n	800b082 <vTaskPriorityDisinheritAfterTimeout+0x17a>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800afda:	6a3b      	ldr	r3, [r7, #32]
 800afdc:	3304      	adds	r3, #4
 800afde:	4618      	mov	r0, r3
 800afe0:	f7fd fed0 	bl	8008d84 <uxListRemove>
 800afe4:	4603      	mov	r3, r0
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d10a      	bne.n	800b000 <vTaskPriorityDisinheritAfterTimeout+0xf8>
                        {
                            /* It is known that the task is in its ready list so
                             * there is no need to check again and the port level
                             * reset macro can be called directly. */
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800afea:	6a3b      	ldr	r3, [r7, #32]
 800afec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800afee:	2201      	movs	r2, #1
 800aff0:	fa02 f303 	lsl.w	r3, r2, r3
 800aff4:	43da      	mvns	r2, r3
 800aff6:	4b28      	ldr	r3, [pc, #160]	@ (800b098 <vTaskPriorityDisinheritAfterTimeout+0x190>)
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	4013      	ands	r3, r2
 800affc:	4a26      	ldr	r2, [pc, #152]	@ (800b098 <vTaskPriorityDisinheritAfterTimeout+0x190>)
 800affe:	6013      	str	r3, [r2, #0]
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 800b000:	6a3b      	ldr	r3, [r7, #32]
 800b002:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b004:	2201      	movs	r2, #1
 800b006:	409a      	lsls	r2, r3
 800b008:	4b23      	ldr	r3, [pc, #140]	@ (800b098 <vTaskPriorityDisinheritAfterTimeout+0x190>)
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	4313      	orrs	r3, r2
 800b00e:	4a22      	ldr	r2, [pc, #136]	@ (800b098 <vTaskPriorityDisinheritAfterTimeout+0x190>)
 800b010:	6013      	str	r3, [r2, #0]
 800b012:	6a3b      	ldr	r3, [r7, #32]
 800b014:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b016:	491f      	ldr	r1, [pc, #124]	@ (800b094 <vTaskPriorityDisinheritAfterTimeout+0x18c>)
 800b018:	4613      	mov	r3, r2
 800b01a:	009b      	lsls	r3, r3, #2
 800b01c:	4413      	add	r3, r2
 800b01e:	009b      	lsls	r3, r3, #2
 800b020:	440b      	add	r3, r1
 800b022:	3304      	adds	r3, #4
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	617b      	str	r3, [r7, #20]
 800b028:	6a3b      	ldr	r3, [r7, #32]
 800b02a:	697a      	ldr	r2, [r7, #20]
 800b02c:	609a      	str	r2, [r3, #8]
 800b02e:	697b      	ldr	r3, [r7, #20]
 800b030:	689a      	ldr	r2, [r3, #8]
 800b032:	6a3b      	ldr	r3, [r7, #32]
 800b034:	60da      	str	r2, [r3, #12]
 800b036:	697b      	ldr	r3, [r7, #20]
 800b038:	689b      	ldr	r3, [r3, #8]
 800b03a:	6a3a      	ldr	r2, [r7, #32]
 800b03c:	3204      	adds	r2, #4
 800b03e:	605a      	str	r2, [r3, #4]
 800b040:	6a3b      	ldr	r3, [r7, #32]
 800b042:	1d1a      	adds	r2, r3, #4
 800b044:	697b      	ldr	r3, [r7, #20]
 800b046:	609a      	str	r2, [r3, #8]
 800b048:	6a3b      	ldr	r3, [r7, #32]
 800b04a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b04c:	4613      	mov	r3, r2
 800b04e:	009b      	lsls	r3, r3, #2
 800b050:	4413      	add	r3, r2
 800b052:	009b      	lsls	r3, r3, #2
 800b054:	4a0f      	ldr	r2, [pc, #60]	@ (800b094 <vTaskPriorityDisinheritAfterTimeout+0x18c>)
 800b056:	441a      	add	r2, r3
 800b058:	6a3b      	ldr	r3, [r7, #32]
 800b05a:	615a      	str	r2, [r3, #20]
 800b05c:	6a3b      	ldr	r3, [r7, #32]
 800b05e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b060:	490c      	ldr	r1, [pc, #48]	@ (800b094 <vTaskPriorityDisinheritAfterTimeout+0x18c>)
 800b062:	4613      	mov	r3, r2
 800b064:	009b      	lsls	r3, r3, #2
 800b066:	4413      	add	r3, r2
 800b068:	009b      	lsls	r3, r3, #2
 800b06a:	440b      	add	r3, r1
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	6a3a      	ldr	r2, [r7, #32]
 800b070:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800b072:	1c59      	adds	r1, r3, #1
 800b074:	4807      	ldr	r0, [pc, #28]	@ (800b094 <vTaskPriorityDisinheritAfterTimeout+0x18c>)
 800b076:	4613      	mov	r3, r2
 800b078:	009b      	lsls	r3, r3, #2
 800b07a:	4413      	add	r3, r2
 800b07c:	009b      	lsls	r3, r3, #2
 800b07e:	4403      	add	r3, r0
 800b080:	6019      	str	r1, [r3, #0]
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskPriorityDisinheritAfterTimeout();
    }
 800b082:	bf00      	nop
 800b084:	3728      	adds	r7, #40	@ 0x28
 800b086:	46bd      	mov	sp, r7
 800b088:	bd80      	pop	{r7, pc}
 800b08a:	bf00      	nop
 800b08c:	08010a04 	.word	0x08010a04
 800b090:	20000350 	.word	0x20000350
 800b094:	20000354 	.word	0x20000354
 800b098:	20000458 	.word	0x20000458

0800b09c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 800b09c:	b480      	push	{r7}
 800b09e:	b083      	sub	sp, #12
 800b0a0:	af00      	add	r7, sp, #0
        TCB_t * pxTCB;

        traceENTER_pvTaskIncrementMutexHeldCount();

        pxTCB = pxCurrentTCB;
 800b0a2:	4b09      	ldr	r3, [pc, #36]	@ (800b0c8 <pvTaskIncrementMutexHeldCount+0x2c>)
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	607b      	str	r3, [r7, #4]

        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxTCB != NULL )
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d004      	beq.n	800b0b8 <pvTaskIncrementMutexHeldCount+0x1c>
        {
            ( pxTCB->uxMutexesHeld )++;
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b0b2:	1c5a      	adds	r2, r3, #1
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        traceRETURN_pvTaskIncrementMutexHeldCount( pxTCB );

        return pxTCB;
 800b0b8:	687b      	ldr	r3, [r7, #4]
    }
 800b0ba:	4618      	mov	r0, r3
 800b0bc:	370c      	adds	r7, #12
 800b0be:	46bd      	mov	sp, r7
 800b0c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c4:	4770      	bx	lr
 800b0c6:	bf00      	nop
 800b0c8:	20000350 	.word	0x20000350

0800b0cc <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 800b0cc:	b580      	push	{r7, lr}
 800b0ce:	b088      	sub	sp, #32
 800b0d0:	af00      	add	r7, sp, #0
 800b0d2:	6078      	str	r0, [r7, #4]
 800b0d4:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800b0d6:	4b37      	ldr	r3, [pc, #220]	@ (800b1b4 <prvAddCurrentTaskToDelayedList+0xe8>)
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 800b0dc:	4b36      	ldr	r3, [pc, #216]	@ (800b1b8 <prvAddCurrentTaskToDelayedList+0xec>)
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 800b0e2:	4b36      	ldr	r3, [pc, #216]	@ (800b1bc <prvAddCurrentTaskToDelayedList+0xf0>)
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b0e8:	4b35      	ldr	r3, [pc, #212]	@ (800b1c0 <prvAddCurrentTaskToDelayedList+0xf4>)
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	3304      	adds	r3, #4
 800b0ee:	4618      	mov	r0, r3
 800b0f0:	f7fd fe48 	bl	8008d84 <uxListRemove>
 800b0f4:	4603      	mov	r3, r0
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d10b      	bne.n	800b112 <prvAddCurrentTaskToDelayedList+0x46>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800b0fa:	4b31      	ldr	r3, [pc, #196]	@ (800b1c0 <prvAddCurrentTaskToDelayedList+0xf4>)
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b100:	2201      	movs	r2, #1
 800b102:	fa02 f303 	lsl.w	r3, r2, r3
 800b106:	43da      	mvns	r2, r3
 800b108:	4b2e      	ldr	r3, [pc, #184]	@ (800b1c4 <prvAddCurrentTaskToDelayedList+0xf8>)
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	4013      	ands	r3, r2
 800b10e:	4a2d      	ldr	r2, [pc, #180]	@ (800b1c4 <prvAddCurrentTaskToDelayedList+0xf8>)
 800b110:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b118:	d124      	bne.n	800b164 <prvAddCurrentTaskToDelayedList+0x98>
 800b11a:	683b      	ldr	r3, [r7, #0]
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d021      	beq.n	800b164 <prvAddCurrentTaskToDelayedList+0x98>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b120:	4b29      	ldr	r3, [pc, #164]	@ (800b1c8 <prvAddCurrentTaskToDelayedList+0xfc>)
 800b122:	685b      	ldr	r3, [r3, #4]
 800b124:	613b      	str	r3, [r7, #16]
 800b126:	4b26      	ldr	r3, [pc, #152]	@ (800b1c0 <prvAddCurrentTaskToDelayedList+0xf4>)
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	693a      	ldr	r2, [r7, #16]
 800b12c:	609a      	str	r2, [r3, #8]
 800b12e:	4b24      	ldr	r3, [pc, #144]	@ (800b1c0 <prvAddCurrentTaskToDelayedList+0xf4>)
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	693a      	ldr	r2, [r7, #16]
 800b134:	6892      	ldr	r2, [r2, #8]
 800b136:	60da      	str	r2, [r3, #12]
 800b138:	4b21      	ldr	r3, [pc, #132]	@ (800b1c0 <prvAddCurrentTaskToDelayedList+0xf4>)
 800b13a:	681a      	ldr	r2, [r3, #0]
 800b13c:	693b      	ldr	r3, [r7, #16]
 800b13e:	689b      	ldr	r3, [r3, #8]
 800b140:	3204      	adds	r2, #4
 800b142:	605a      	str	r2, [r3, #4]
 800b144:	4b1e      	ldr	r3, [pc, #120]	@ (800b1c0 <prvAddCurrentTaskToDelayedList+0xf4>)
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	1d1a      	adds	r2, r3, #4
 800b14a:	693b      	ldr	r3, [r7, #16]
 800b14c:	609a      	str	r2, [r3, #8]
 800b14e:	4b1c      	ldr	r3, [pc, #112]	@ (800b1c0 <prvAddCurrentTaskToDelayedList+0xf4>)
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	4a1d      	ldr	r2, [pc, #116]	@ (800b1c8 <prvAddCurrentTaskToDelayedList+0xfc>)
 800b154:	615a      	str	r2, [r3, #20]
 800b156:	4b1c      	ldr	r3, [pc, #112]	@ (800b1c8 <prvAddCurrentTaskToDelayedList+0xfc>)
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	3301      	adds	r3, #1
 800b15c:	4a1a      	ldr	r2, [pc, #104]	@ (800b1c8 <prvAddCurrentTaskToDelayedList+0xfc>)
 800b15e:	6013      	str	r3, [r2, #0]
 800b160:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 800b162:	e022      	b.n	800b1aa <prvAddCurrentTaskToDelayedList+0xde>
            xTimeToWake = xConstTickCount + xTicksToWait;
 800b164:	69fa      	ldr	r2, [r7, #28]
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	4413      	add	r3, r2
 800b16a:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b16c:	4b14      	ldr	r3, [pc, #80]	@ (800b1c0 <prvAddCurrentTaskToDelayedList+0xf4>)
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	68fa      	ldr	r2, [r7, #12]
 800b172:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 800b174:	68fa      	ldr	r2, [r7, #12]
 800b176:	69fb      	ldr	r3, [r7, #28]
 800b178:	429a      	cmp	r2, r3
 800b17a:	d207      	bcs.n	800b18c <prvAddCurrentTaskToDelayedList+0xc0>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 800b17c:	4b10      	ldr	r3, [pc, #64]	@ (800b1c0 <prvAddCurrentTaskToDelayedList+0xf4>)
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	3304      	adds	r3, #4
 800b182:	4619      	mov	r1, r3
 800b184:	6978      	ldr	r0, [r7, #20]
 800b186:	f7fd fdc4 	bl	8008d12 <vListInsert>
}
 800b18a:	e00e      	b.n	800b1aa <prvAddCurrentTaskToDelayedList+0xde>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 800b18c:	4b0c      	ldr	r3, [pc, #48]	@ (800b1c0 <prvAddCurrentTaskToDelayedList+0xf4>)
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	3304      	adds	r3, #4
 800b192:	4619      	mov	r1, r3
 800b194:	69b8      	ldr	r0, [r7, #24]
 800b196:	f7fd fdbc 	bl	8008d12 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 800b19a:	4b0c      	ldr	r3, [pc, #48]	@ (800b1cc <prvAddCurrentTaskToDelayedList+0x100>)
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	68fa      	ldr	r2, [r7, #12]
 800b1a0:	429a      	cmp	r2, r3
 800b1a2:	d202      	bcs.n	800b1aa <prvAddCurrentTaskToDelayedList+0xde>
                    xNextTaskUnblockTime = xTimeToWake;
 800b1a4:	4a09      	ldr	r2, [pc, #36]	@ (800b1cc <prvAddCurrentTaskToDelayedList+0x100>)
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	6013      	str	r3, [r2, #0]
}
 800b1aa:	bf00      	nop
 800b1ac:	3720      	adds	r7, #32
 800b1ae:	46bd      	mov	sp, r7
 800b1b0:	bd80      	pop	{r7, pc}
 800b1b2:	bf00      	nop
 800b1b4:	20000454 	.word	0x20000454
 800b1b8:	20000408 	.word	0x20000408
 800b1bc:	2000040c 	.word	0x2000040c
 800b1c0:	20000350 	.word	0x20000350
 800b1c4:	20000458 	.word	0x20000458
 800b1c8:	2000043c 	.word	0x2000043c
 800b1cc:	20000470 	.word	0x20000470

0800b1d0 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 800b1d0:	b580      	push	{r7, lr}
 800b1d2:	b084      	sub	sp, #16
 800b1d4:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 800b1d6:	2300      	movs	r3, #0
 800b1d8:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800b1da:	f000 fa61 	bl	800b6a0 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800b1de:	4b14      	ldr	r3, [pc, #80]	@ (800b230 <xTimerCreateTimerTask+0x60>)
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d00b      	beq.n	800b1fe <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
                #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 800b1e6:	4b13      	ldr	r3, [pc, #76]	@ (800b234 <xTimerCreateTimerTask+0x64>)
 800b1e8:	9301      	str	r3, [sp, #4]
 800b1ea:	2306      	movs	r3, #6
 800b1ec:	9300      	str	r3, [sp, #0]
 800b1ee:	2300      	movs	r3, #0
 800b1f0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800b1f4:	4910      	ldr	r1, [pc, #64]	@ (800b238 <xTimerCreateTimerTask+0x68>)
 800b1f6:	4811      	ldr	r0, [pc, #68]	@ (800b23c <xTimerCreateTimerTask+0x6c>)
 800b1f8:	f7fe fc68 	bl	8009acc <xTaskCreate>
 800b1fc:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	2b00      	cmp	r3, #0
 800b202:	d110      	bne.n	800b226 <xTimerCreateTimerTask+0x56>
    __asm volatile
 800b204:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b208:	b672      	cpsid	i
 800b20a:	f383 8811 	msr	BASEPRI, r3
 800b20e:	f3bf 8f6f 	isb	sy
 800b212:	f3bf 8f4f 	dsb	sy
 800b216:	b662      	cpsie	i
 800b218:	603b      	str	r3, [r7, #0]
}
 800b21a:	bf00      	nop
 800b21c:	f44f 71a3 	mov.w	r1, #326	@ 0x146
 800b220:	4807      	ldr	r0, [pc, #28]	@ (800b240 <xTimerCreateTimerTask+0x70>)
 800b222:	f7f7 f8cf 	bl	80023c4 <vAssertCalled>

        traceRETURN_xTimerCreateTimerTask( xReturn );

        return xReturn;
 800b226:	687b      	ldr	r3, [r7, #4]
    }
 800b228:	4618      	mov	r0, r3
 800b22a:	3708      	adds	r7, #8
 800b22c:	46bd      	mov	sp, r7
 800b22e:	bd80      	pop	{r7, pc}
 800b230:	200004b4 	.word	0x200004b4
 800b234:	200004b8 	.word	0x200004b8
 800b238:	08010acc 	.word	0x08010acc
 800b23c:	0800b2e9 	.word	0x0800b2e9
 800b240:	08010ad4 	.word	0x08010ad4

0800b244 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 800b244:	b580      	push	{r7, lr}
 800b246:	b084      	sub	sp, #16
 800b248:	af00      	add	r7, sp, #0
 800b24a:	60f8      	str	r0, [r7, #12]
 800b24c:	60b9      	str	r1, [r7, #8]
 800b24e:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 800b250:	e008      	b.n	800b264 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	699b      	ldr	r3, [r3, #24]
 800b256:	68ba      	ldr	r2, [r7, #8]
 800b258:	4413      	add	r3, r2
 800b25a:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	6a1b      	ldr	r3, [r3, #32]
 800b260:	68f8      	ldr	r0, [r7, #12]
 800b262:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	699a      	ldr	r2, [r3, #24]
 800b268:	68bb      	ldr	r3, [r7, #8]
 800b26a:	18d1      	adds	r1, r2, r3
 800b26c:	68bb      	ldr	r3, [r7, #8]
 800b26e:	687a      	ldr	r2, [r7, #4]
 800b270:	68f8      	ldr	r0, [r7, #12]
 800b272:	f000 f8df 	bl	800b434 <prvInsertTimerInActiveList>
 800b276:	4603      	mov	r3, r0
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d1ea      	bne.n	800b252 <prvReloadTimer+0xe>
        }
    }
 800b27c:	bf00      	nop
 800b27e:	bf00      	nop
 800b280:	3710      	adds	r7, #16
 800b282:	46bd      	mov	sp, r7
 800b284:	bd80      	pop	{r7, pc}
	...

0800b288 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 800b288:	b580      	push	{r7, lr}
 800b28a:	b084      	sub	sp, #16
 800b28c:	af00      	add	r7, sp, #0
 800b28e:	6078      	str	r0, [r7, #4]
 800b290:	6039      	str	r1, [r7, #0]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b292:	4b14      	ldr	r3, [pc, #80]	@ (800b2e4 <prvProcessExpiredTimer+0x5c>)
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	68db      	ldr	r3, [r3, #12]
 800b298:	68db      	ldr	r3, [r3, #12]
 800b29a:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	3304      	adds	r3, #4
 800b2a0:	4618      	mov	r0, r3
 800b2a2:	f7fd fd6f 	bl	8008d84 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b2ac:	f003 0304 	and.w	r3, r3, #4
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d005      	beq.n	800b2c0 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 800b2b4:	683a      	ldr	r2, [r7, #0]
 800b2b6:	6879      	ldr	r1, [r7, #4]
 800b2b8:	68f8      	ldr	r0, [r7, #12]
 800b2ba:	f7ff ffc3 	bl	800b244 <prvReloadTimer>
 800b2be:	e008      	b.n	800b2d2 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b2c6:	f023 0301 	bic.w	r3, r3, #1
 800b2ca:	b2da      	uxtb	r2, r3
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b2d2:	68fb      	ldr	r3, [r7, #12]
 800b2d4:	6a1b      	ldr	r3, [r3, #32]
 800b2d6:	68f8      	ldr	r0, [r7, #12]
 800b2d8:	4798      	blx	r3
    }
 800b2da:	bf00      	nop
 800b2dc:	3710      	adds	r7, #16
 800b2de:	46bd      	mov	sp, r7
 800b2e0:	bd80      	pop	{r7, pc}
 800b2e2:	bf00      	nop
 800b2e4:	200004ac 	.word	0x200004ac

0800b2e8 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 800b2e8:	b580      	push	{r7, lr}
 800b2ea:	b084      	sub	sp, #16
 800b2ec:	af00      	add	r7, sp, #0
 800b2ee:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b2f0:	f107 0308 	add.w	r3, r7, #8
 800b2f4:	4618      	mov	r0, r3
 800b2f6:	f000 f859 	bl	800b3ac <prvGetNextExpireTime>
 800b2fa:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b2fc:	68bb      	ldr	r3, [r7, #8]
 800b2fe:	4619      	mov	r1, r3
 800b300:	68f8      	ldr	r0, [r7, #12]
 800b302:	f000 f805 	bl	800b310 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800b306:	f000 f8d7 	bl	800b4b8 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b30a:	bf00      	nop
 800b30c:	e7f0      	b.n	800b2f0 <prvTimerTask+0x8>
	...

0800b310 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 800b310:	b580      	push	{r7, lr}
 800b312:	b084      	sub	sp, #16
 800b314:	af00      	add	r7, sp, #0
 800b316:	6078      	str	r0, [r7, #4]
 800b318:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 800b31a:	f7fe fed1 	bl	800a0c0 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b31e:	f107 0308 	add.w	r3, r7, #8
 800b322:	4618      	mov	r0, r3
 800b324:	f000 f866 	bl	800b3f4 <prvSampleTimeNow>
 800b328:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 800b32a:	68bb      	ldr	r3, [r7, #8]
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d130      	bne.n	800b392 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b330:	683b      	ldr	r3, [r7, #0]
 800b332:	2b00      	cmp	r3, #0
 800b334:	d10a      	bne.n	800b34c <prvProcessTimerOrBlockTask+0x3c>
 800b336:	687a      	ldr	r2, [r7, #4]
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	429a      	cmp	r2, r3
 800b33c:	d806      	bhi.n	800b34c <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 800b33e:	f7fe fecd 	bl	800a0dc <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b342:	68f9      	ldr	r1, [r7, #12]
 800b344:	6878      	ldr	r0, [r7, #4]
 800b346:	f7ff ff9f 	bl	800b288 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 800b34a:	e024      	b.n	800b396 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 800b34c:	683b      	ldr	r3, [r7, #0]
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d008      	beq.n	800b364 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b352:	4b13      	ldr	r3, [pc, #76]	@ (800b3a0 <prvProcessTimerOrBlockTask+0x90>)
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d101      	bne.n	800b360 <prvProcessTimerOrBlockTask+0x50>
 800b35c:	2301      	movs	r3, #1
 800b35e:	e000      	b.n	800b362 <prvProcessTimerOrBlockTask+0x52>
 800b360:	2300      	movs	r3, #0
 800b362:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b364:	4b0f      	ldr	r3, [pc, #60]	@ (800b3a4 <prvProcessTimerOrBlockTask+0x94>)
 800b366:	6818      	ldr	r0, [r3, #0]
 800b368:	687a      	ldr	r2, [r7, #4]
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	1ad3      	subs	r3, r2, r3
 800b36e:	683a      	ldr	r2, [r7, #0]
 800b370:	4619      	mov	r1, r3
 800b372:	f7fe fb3b 	bl	80099ec <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800b376:	f7fe feb1 	bl	800a0dc <xTaskResumeAll>
 800b37a:	4603      	mov	r3, r0
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d10a      	bne.n	800b396 <prvProcessTimerOrBlockTask+0x86>
                        taskYIELD_WITHIN_API();
 800b380:	4b09      	ldr	r3, [pc, #36]	@ (800b3a8 <prvProcessTimerOrBlockTask+0x98>)
 800b382:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b386:	601a      	str	r2, [r3, #0]
 800b388:	f3bf 8f4f 	dsb	sy
 800b38c:	f3bf 8f6f 	isb	sy
    }
 800b390:	e001      	b.n	800b396 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800b392:	f7fe fea3 	bl	800a0dc <xTaskResumeAll>
    }
 800b396:	bf00      	nop
 800b398:	3710      	adds	r7, #16
 800b39a:	46bd      	mov	sp, r7
 800b39c:	bd80      	pop	{r7, pc}
 800b39e:	bf00      	nop
 800b3a0:	200004b0 	.word	0x200004b0
 800b3a4:	200004b4 	.word	0x200004b4
 800b3a8:	e000ed04 	.word	0xe000ed04

0800b3ac <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 800b3ac:	b480      	push	{r7}
 800b3ae:	b085      	sub	sp, #20
 800b3b0:	af00      	add	r7, sp, #0
 800b3b2:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b3b4:	4b0e      	ldr	r3, [pc, #56]	@ (800b3f0 <prvGetNextExpireTime+0x44>)
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d101      	bne.n	800b3c2 <prvGetNextExpireTime+0x16>
 800b3be:	2201      	movs	r2, #1
 800b3c0:	e000      	b.n	800b3c4 <prvGetNextExpireTime+0x18>
 800b3c2:	2200      	movs	r2, #0
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	d105      	bne.n	800b3dc <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b3d0:	4b07      	ldr	r3, [pc, #28]	@ (800b3f0 <prvGetNextExpireTime+0x44>)
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	68db      	ldr	r3, [r3, #12]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	60fb      	str	r3, [r7, #12]
 800b3da:	e001      	b.n	800b3e0 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 800b3dc:	2300      	movs	r3, #0
 800b3de:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 800b3e0:	68fb      	ldr	r3, [r7, #12]
    }
 800b3e2:	4618      	mov	r0, r3
 800b3e4:	3714      	adds	r7, #20
 800b3e6:	46bd      	mov	sp, r7
 800b3e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ec:	4770      	bx	lr
 800b3ee:	bf00      	nop
 800b3f0:	200004ac 	.word	0x200004ac

0800b3f4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 800b3f4:	b580      	push	{r7, lr}
 800b3f6:	b084      	sub	sp, #16
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 800b3fc:	f7fe ff7e 	bl	800a2fc <xTaskGetTickCount>
 800b400:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800b402:	4b0b      	ldr	r3, [pc, #44]	@ (800b430 <prvSampleTimeNow+0x3c>)
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	68fa      	ldr	r2, [r7, #12]
 800b408:	429a      	cmp	r2, r3
 800b40a:	d205      	bcs.n	800b418 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 800b40c:	f000 f922 	bl	800b654 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	2201      	movs	r2, #1
 800b414:	601a      	str	r2, [r3, #0]
 800b416:	e002      	b.n	800b41e <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	2200      	movs	r2, #0
 800b41c:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800b41e:	4a04      	ldr	r2, [pc, #16]	@ (800b430 <prvSampleTimeNow+0x3c>)
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 800b424:	68fb      	ldr	r3, [r7, #12]
    }
 800b426:	4618      	mov	r0, r3
 800b428:	3710      	adds	r7, #16
 800b42a:	46bd      	mov	sp, r7
 800b42c:	bd80      	pop	{r7, pc}
 800b42e:	bf00      	nop
 800b430:	200004bc 	.word	0x200004bc

0800b434 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 800b434:	b580      	push	{r7, lr}
 800b436:	b086      	sub	sp, #24
 800b438:	af00      	add	r7, sp, #0
 800b43a:	60f8      	str	r0, [r7, #12]
 800b43c:	60b9      	str	r1, [r7, #8]
 800b43e:	607a      	str	r2, [r7, #4]
 800b440:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800b442:	2300      	movs	r3, #0
 800b444:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	68ba      	ldr	r2, [r7, #8]
 800b44a:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	68fa      	ldr	r2, [r7, #12]
 800b450:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800b452:	68ba      	ldr	r2, [r7, #8]
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	429a      	cmp	r2, r3
 800b458:	d812      	bhi.n	800b480 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 800b45a:	687a      	ldr	r2, [r7, #4]
 800b45c:	683b      	ldr	r3, [r7, #0]
 800b45e:	1ad2      	subs	r2, r2, r3
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	699b      	ldr	r3, [r3, #24]
 800b464:	429a      	cmp	r2, r3
 800b466:	d302      	bcc.n	800b46e <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 800b468:	2301      	movs	r3, #1
 800b46a:	617b      	str	r3, [r7, #20]
 800b46c:	e01b      	b.n	800b4a6 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b46e:	4b10      	ldr	r3, [pc, #64]	@ (800b4b0 <prvInsertTimerInActiveList+0x7c>)
 800b470:	681a      	ldr	r2, [r3, #0]
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	3304      	adds	r3, #4
 800b476:	4619      	mov	r1, r3
 800b478:	4610      	mov	r0, r2
 800b47a:	f7fd fc4a 	bl	8008d12 <vListInsert>
 800b47e:	e012      	b.n	800b4a6 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b480:	687a      	ldr	r2, [r7, #4]
 800b482:	683b      	ldr	r3, [r7, #0]
 800b484:	429a      	cmp	r2, r3
 800b486:	d206      	bcs.n	800b496 <prvInsertTimerInActiveList+0x62>
 800b488:	68ba      	ldr	r2, [r7, #8]
 800b48a:	683b      	ldr	r3, [r7, #0]
 800b48c:	429a      	cmp	r2, r3
 800b48e:	d302      	bcc.n	800b496 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 800b490:	2301      	movs	r3, #1
 800b492:	617b      	str	r3, [r7, #20]
 800b494:	e007      	b.n	800b4a6 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b496:	4b07      	ldr	r3, [pc, #28]	@ (800b4b4 <prvInsertTimerInActiveList+0x80>)
 800b498:	681a      	ldr	r2, [r3, #0]
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	3304      	adds	r3, #4
 800b49e:	4619      	mov	r1, r3
 800b4a0:	4610      	mov	r0, r2
 800b4a2:	f7fd fc36 	bl	8008d12 <vListInsert>
            }
        }

        return xProcessTimerNow;
 800b4a6:	697b      	ldr	r3, [r7, #20]
    }
 800b4a8:	4618      	mov	r0, r3
 800b4aa:	3718      	adds	r7, #24
 800b4ac:	46bd      	mov	sp, r7
 800b4ae:	bd80      	pop	{r7, pc}
 800b4b0:	200004b0 	.word	0x200004b0
 800b4b4:	200004ac 	.word	0x200004ac

0800b4b8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 800b4b8:	b580      	push	{r7, lr}
 800b4ba:	b088      	sub	sp, #32
 800b4bc:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage = { 0 };
 800b4be:	f107 0308 	add.w	r3, r7, #8
 800b4c2:	2200      	movs	r2, #0
 800b4c4:	601a      	str	r2, [r3, #0]
 800b4c6:	605a      	str	r2, [r3, #4]
 800b4c8:	609a      	str	r2, [r3, #8]
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 800b4ca:	e0ae      	b.n	800b62a <prvProcessReceivedCommands+0x172>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b4cc:	68bb      	ldr	r3, [r7, #8]
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	f2c0 80ab 	blt.w	800b62a <prvProcessReceivedCommands+0x172>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b4d4:	693b      	ldr	r3, [r7, #16]
 800b4d6:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 800b4d8:	69fb      	ldr	r3, [r7, #28]
 800b4da:	695b      	ldr	r3, [r3, #20]
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d004      	beq.n	800b4ea <prvProcessReceivedCommands+0x32>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b4e0:	69fb      	ldr	r3, [r7, #28]
 800b4e2:	3304      	adds	r3, #4
 800b4e4:	4618      	mov	r0, r3
 800b4e6:	f7fd fc4d 	bl	8008d84 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b4ea:	1d3b      	adds	r3, r7, #4
 800b4ec:	4618      	mov	r0, r3
 800b4ee:	f7ff ff81 	bl	800b3f4 <prvSampleTimeNow>
 800b4f2:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 800b4f4:	68bb      	ldr	r3, [r7, #8]
 800b4f6:	3b01      	subs	r3, #1
 800b4f8:	2b08      	cmp	r3, #8
 800b4fa:	f200 8093 	bhi.w	800b624 <prvProcessReceivedCommands+0x16c>
 800b4fe:	a201      	add	r2, pc, #4	@ (adr r2, 800b504 <prvProcessReceivedCommands+0x4c>)
 800b500:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b504:	0800b529 	.word	0x0800b529
 800b508:	0800b529 	.word	0x0800b529
 800b50c:	0800b591 	.word	0x0800b591
 800b510:	0800b5a5 	.word	0x0800b5a5
 800b514:	0800b5fb 	.word	0x0800b5fb
 800b518:	0800b529 	.word	0x0800b529
 800b51c:	0800b529 	.word	0x0800b529
 800b520:	0800b591 	.word	0x0800b591
 800b524:	0800b5a5 	.word	0x0800b5a5
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 800b528:	69fb      	ldr	r3, [r7, #28]
 800b52a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b52e:	f043 0301 	orr.w	r3, r3, #1
 800b532:	b2da      	uxtb	r2, r3
 800b534:	69fb      	ldr	r3, [r7, #28]
 800b536:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b53a:	68fa      	ldr	r2, [r7, #12]
 800b53c:	69fb      	ldr	r3, [r7, #28]
 800b53e:	699b      	ldr	r3, [r3, #24]
 800b540:	18d1      	adds	r1, r2, r3
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	69ba      	ldr	r2, [r7, #24]
 800b546:	69f8      	ldr	r0, [r7, #28]
 800b548:	f7ff ff74 	bl	800b434 <prvInsertTimerInActiveList>
 800b54c:	4603      	mov	r3, r0
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d06a      	beq.n	800b628 <prvProcessReceivedCommands+0x170>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 800b552:	69fb      	ldr	r3, [r7, #28]
 800b554:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b558:	f003 0304 	and.w	r3, r3, #4
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d009      	beq.n	800b574 <prvProcessReceivedCommands+0xbc>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 800b560:	68fa      	ldr	r2, [r7, #12]
 800b562:	69fb      	ldr	r3, [r7, #28]
 800b564:	699b      	ldr	r3, [r3, #24]
 800b566:	4413      	add	r3, r2
 800b568:	69ba      	ldr	r2, [r7, #24]
 800b56a:	4619      	mov	r1, r3
 800b56c:	69f8      	ldr	r0, [r7, #28]
 800b56e:	f7ff fe69 	bl	800b244 <prvReloadTimer>
 800b572:	e008      	b.n	800b586 <prvProcessReceivedCommands+0xce>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800b574:	69fb      	ldr	r3, [r7, #28]
 800b576:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b57a:	f023 0301 	bic.w	r3, r3, #1
 800b57e:	b2da      	uxtb	r2, r3
 800b580:	69fb      	ldr	r3, [r7, #28]
 800b582:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b586:	69fb      	ldr	r3, [r7, #28]
 800b588:	6a1b      	ldr	r3, [r3, #32]
 800b58a:	69f8      	ldr	r0, [r7, #28]
 800b58c:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 800b58e:	e04b      	b.n	800b628 <prvProcessReceivedCommands+0x170>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800b590:	69fb      	ldr	r3, [r7, #28]
 800b592:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b596:	f023 0301 	bic.w	r3, r3, #1
 800b59a:	b2da      	uxtb	r2, r3
 800b59c:	69fb      	ldr	r3, [r7, #28]
 800b59e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 800b5a2:	e042      	b.n	800b62a <prvProcessReceivedCommands+0x172>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 800b5a4:	69fb      	ldr	r3, [r7, #28]
 800b5a6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b5aa:	f043 0301 	orr.w	r3, r3, #1
 800b5ae:	b2da      	uxtb	r2, r3
 800b5b0:	69fb      	ldr	r3, [r7, #28]
 800b5b2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b5b6:	68fa      	ldr	r2, [r7, #12]
 800b5b8:	69fb      	ldr	r3, [r7, #28]
 800b5ba:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b5bc:	69fb      	ldr	r3, [r7, #28]
 800b5be:	699b      	ldr	r3, [r3, #24]
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d110      	bne.n	800b5e6 <prvProcessReceivedCommands+0x12e>
    __asm volatile
 800b5c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5c8:	b672      	cpsid	i
 800b5ca:	f383 8811 	msr	BASEPRI, r3
 800b5ce:	f3bf 8f6f 	isb	sy
 800b5d2:	f3bf 8f4f 	dsb	sy
 800b5d6:	b662      	cpsie	i
 800b5d8:	617b      	str	r3, [r7, #20]
}
 800b5da:	bf00      	nop
 800b5dc:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 800b5e0:	481a      	ldr	r0, [pc, #104]	@ (800b64c <prvProcessReceivedCommands+0x194>)
 800b5e2:	f7f6 feef 	bl	80023c4 <vAssertCalled>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b5e6:	69fb      	ldr	r3, [r7, #28]
 800b5e8:	699a      	ldr	r2, [r3, #24]
 800b5ea:	69bb      	ldr	r3, [r7, #24]
 800b5ec:	18d1      	adds	r1, r2, r3
 800b5ee:	69bb      	ldr	r3, [r7, #24]
 800b5f0:	69ba      	ldr	r2, [r7, #24]
 800b5f2:	69f8      	ldr	r0, [r7, #28]
 800b5f4:	f7ff ff1e 	bl	800b434 <prvInsertTimerInActiveList>
                        break;
 800b5f8:	e017      	b.n	800b62a <prvProcessReceivedCommands+0x172>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b5fa:	69fb      	ldr	r3, [r7, #28]
 800b5fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b600:	f003 0302 	and.w	r3, r3, #2
 800b604:	2b00      	cmp	r3, #0
 800b606:	d103      	bne.n	800b610 <prvProcessReceivedCommands+0x158>
                            {
                                vPortFree( pxTimer );
 800b608:	69f8      	ldr	r0, [r7, #28]
 800b60a:	f7f7 fa09 	bl	8002a20 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 800b60e:	e00c      	b.n	800b62a <prvProcessReceivedCommands+0x172>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800b610:	69fb      	ldr	r3, [r7, #28]
 800b612:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b616:	f023 0301 	bic.w	r3, r3, #1
 800b61a:	b2da      	uxtb	r2, r3
 800b61c:	69fb      	ldr	r3, [r7, #28]
 800b61e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 800b622:	e002      	b.n	800b62a <prvProcessReceivedCommands+0x172>

                    default:
                        /* Don't expect to get here. */
                        break;
 800b624:	bf00      	nop
 800b626:	e000      	b.n	800b62a <prvProcessReceivedCommands+0x172>
                        break;
 800b628:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 800b62a:	4b09      	ldr	r3, [pc, #36]	@ (800b650 <prvProcessReceivedCommands+0x198>)
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	f107 0108 	add.w	r1, r7, #8
 800b632:	2200      	movs	r2, #0
 800b634:	4618      	mov	r0, r3
 800b636:	f7fd feab 	bl	8009390 <xQueueReceive>
 800b63a:	4603      	mov	r3, r0
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	f47f af45 	bne.w	800b4cc <prvProcessReceivedCommands+0x14>
                }
            }
        }
    }
 800b642:	bf00      	nop
 800b644:	bf00      	nop
 800b646:	3720      	adds	r7, #32
 800b648:	46bd      	mov	sp, r7
 800b64a:	bd80      	pop	{r7, pc}
 800b64c:	08010ad4 	.word	0x08010ad4
 800b650:	200004b4 	.word	0x200004b4

0800b654 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 800b654:	b580      	push	{r7, lr}
 800b656:	b082      	sub	sp, #8
 800b658:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b65a:	e009      	b.n	800b670 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b65c:	4b0e      	ldr	r3, [pc, #56]	@ (800b698 <prvSwitchTimerLists+0x44>)
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	68db      	ldr	r3, [r3, #12]
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 800b666:	f04f 31ff 	mov.w	r1, #4294967295
 800b66a:	6838      	ldr	r0, [r7, #0]
 800b66c:	f7ff fe0c 	bl	800b288 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b670:	4b09      	ldr	r3, [pc, #36]	@ (800b698 <prvSwitchTimerLists+0x44>)
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	2b00      	cmp	r3, #0
 800b678:	d1f0      	bne.n	800b65c <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 800b67a:	4b07      	ldr	r3, [pc, #28]	@ (800b698 <prvSwitchTimerLists+0x44>)
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 800b680:	4b06      	ldr	r3, [pc, #24]	@ (800b69c <prvSwitchTimerLists+0x48>)
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	4a04      	ldr	r2, [pc, #16]	@ (800b698 <prvSwitchTimerLists+0x44>)
 800b686:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 800b688:	4a04      	ldr	r2, [pc, #16]	@ (800b69c <prvSwitchTimerLists+0x48>)
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	6013      	str	r3, [r2, #0]
    }
 800b68e:	bf00      	nop
 800b690:	3708      	adds	r7, #8
 800b692:	46bd      	mov	sp, r7
 800b694:	bd80      	pop	{r7, pc}
 800b696:	bf00      	nop
 800b698:	200004ac 	.word	0x200004ac
 800b69c:	200004b0 	.word	0x200004b0

0800b6a0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 800b6a0:	b580      	push	{r7, lr}
 800b6a2:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 800b6a4:	f000 f99c 	bl	800b9e0 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 800b6a8:	4b0d      	ldr	r3, [pc, #52]	@ (800b6e0 <prvCheckForValidListAndQueue+0x40>)
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d113      	bne.n	800b6d8 <prvCheckForValidListAndQueue+0x38>
            {
                vListInitialise( &xActiveTimerList1 );
 800b6b0:	480c      	ldr	r0, [pc, #48]	@ (800b6e4 <prvCheckForValidListAndQueue+0x44>)
 800b6b2:	f7fd fadd 	bl	8008c70 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 800b6b6:	480c      	ldr	r0, [pc, #48]	@ (800b6e8 <prvCheckForValidListAndQueue+0x48>)
 800b6b8:	f7fd fada 	bl	8008c70 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 800b6bc:	4b0b      	ldr	r3, [pc, #44]	@ (800b6ec <prvCheckForValidListAndQueue+0x4c>)
 800b6be:	4a09      	ldr	r2, [pc, #36]	@ (800b6e4 <prvCheckForValidListAndQueue+0x44>)
 800b6c0:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800b6c2:	4b0b      	ldr	r3, [pc, #44]	@ (800b6f0 <prvCheckForValidListAndQueue+0x50>)
 800b6c4:	4a08      	ldr	r2, [pc, #32]	@ (800b6e8 <prvCheckForValidListAndQueue+0x48>)
 800b6c6:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ) );
 800b6c8:	2200      	movs	r2, #0
 800b6ca:	210c      	movs	r1, #12
 800b6cc:	2008      	movs	r0, #8
 800b6ce:	f7fd fc21 	bl	8008f14 <xQueueGenericCreate>
 800b6d2:	4603      	mov	r3, r0
 800b6d4:	4a02      	ldr	r2, [pc, #8]	@ (800b6e0 <prvCheckForValidListAndQueue+0x40>)
 800b6d6:	6013      	str	r3, [r2, #0]
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800b6d8:	f000 f9ba 	bl	800ba50 <vPortExitCritical>
    }
 800b6dc:	bf00      	nop
 800b6de:	bd80      	pop	{r7, pc}
 800b6e0:	200004b4 	.word	0x200004b4
 800b6e4:	20000484 	.word	0x20000484
 800b6e8:	20000498 	.word	0x20000498
 800b6ec:	200004ac 	.word	0x200004ac
 800b6f0:	200004b0 	.word	0x200004b0

0800b6f4 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 800b6f4:	b480      	push	{r7}
 800b6f6:	b085      	sub	sp, #20
 800b6f8:	af00      	add	r7, sp, #0
 800b6fa:	60f8      	str	r0, [r7, #12]
 800b6fc:	60b9      	str	r1, [r7, #8]
 800b6fe:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	3b04      	subs	r3, #4
 800b704:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800b70c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	3b04      	subs	r3, #4
 800b712:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 800b714:	68bb      	ldr	r3, [r7, #8]
 800b716:	f023 0201 	bic.w	r2, r3, #1
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	3b04      	subs	r3, #4
 800b722:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 800b724:	4a0c      	ldr	r2, [pc, #48]	@ (800b758 <pxPortInitialiseStack+0x64>)
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	3b14      	subs	r3, #20
 800b72e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 800b730:	687a      	ldr	r2, [r7, #4]
 800b732:	68fb      	ldr	r3, [r7, #12]
 800b734:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 800b736:	68fb      	ldr	r3, [r7, #12]
 800b738:	3b04      	subs	r3, #4
 800b73a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	f06f 0202 	mvn.w	r2, #2
 800b742:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b744:	68fb      	ldr	r3, [r7, #12]
 800b746:	3b20      	subs	r3, #32
 800b748:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800b74a:	68fb      	ldr	r3, [r7, #12]
}
 800b74c:	4618      	mov	r0, r3
 800b74e:	3714      	adds	r7, #20
 800b750:	46bd      	mov	sp, r7
 800b752:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b756:	4770      	bx	lr
 800b758:	0800b75d 	.word	0x0800b75d

0800b75c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b75c:	b580      	push	{r7, lr}
 800b75e:	b084      	sub	sp, #16
 800b760:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 800b762:	2300      	movs	r3, #0
 800b764:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800b766:	4b15      	ldr	r3, [pc, #84]	@ (800b7bc <prvTaskExitError+0x60>)
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b76e:	d00f      	beq.n	800b790 <prvTaskExitError+0x34>
    __asm volatile
 800b770:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b774:	b672      	cpsid	i
 800b776:	f383 8811 	msr	BASEPRI, r3
 800b77a:	f3bf 8f6f 	isb	sy
 800b77e:	f3bf 8f4f 	dsb	sy
 800b782:	b662      	cpsie	i
 800b784:	60fb      	str	r3, [r7, #12]
}
 800b786:	bf00      	nop
 800b788:	21ee      	movs	r1, #238	@ 0xee
 800b78a:	480d      	ldr	r0, [pc, #52]	@ (800b7c0 <prvTaskExitError+0x64>)
 800b78c:	f7f6 fe1a 	bl	80023c4 <vAssertCalled>
    __asm volatile
 800b790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b794:	b672      	cpsid	i
 800b796:	f383 8811 	msr	BASEPRI, r3
 800b79a:	f3bf 8f6f 	isb	sy
 800b79e:	f3bf 8f4f 	dsb	sy
 800b7a2:	b662      	cpsie	i
 800b7a4:	60bb      	str	r3, [r7, #8]
}
 800b7a6:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800b7a8:	bf00      	nop
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d0fc      	beq.n	800b7aa <prvTaskExitError+0x4e>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 800b7b0:	bf00      	nop
 800b7b2:	bf00      	nop
 800b7b4:	3710      	adds	r7, #16
 800b7b6:	46bd      	mov	sp, r7
 800b7b8:	bd80      	pop	{r7, pc}
 800b7ba:	bf00      	nop
 800b7bc:	20000010 	.word	0x20000010
 800b7c0:	08010b6c 	.word	0x08010b6c
	...

0800b7d0 <SVC_Handler>:
/*-----------------------------------------------------------*/
void vPortSVCHandler( void )
{
	__asm volatile (
 800b7d0:	4b07      	ldr	r3, [pc, #28]	@ (800b7f0 <pxCurrentTCBConst2>)
 800b7d2:	6819      	ldr	r1, [r3, #0]
 800b7d4:	6808      	ldr	r0, [r1, #0]
 800b7d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7da:	f380 8809 	msr	PSP, r0
 800b7de:	f3bf 8f6f 	isb	sy
 800b7e2:	f04f 0000 	mov.w	r0, #0
 800b7e6:	f380 8811 	msr	BASEPRI, r0
 800b7ea:	4770      	bx	lr
 800b7ec:	f3af 8000 	nop.w

0800b7f0 <pxCurrentTCBConst2>:
 800b7f0:	20000350 	.word	0x20000350
	        "   bx r14                          \n"
	        "                                   \n"
	        "   .align 4                        \n"
	        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
	        );
}
 800b7f4:	bf00      	nop
 800b7f6:	bf00      	nop

0800b7f8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 800b7f8:	4808      	ldr	r0, [pc, #32]	@ (800b81c <prvPortStartFirstTask+0x24>)
 800b7fa:	6800      	ldr	r0, [r0, #0]
 800b7fc:	6800      	ldr	r0, [r0, #0]
 800b7fe:	f380 8808 	msr	MSP, r0
 800b802:	f04f 0000 	mov.w	r0, #0
 800b806:	f380 8814 	msr	CONTROL, r0
 800b80a:	b662      	cpsie	i
 800b80c:	b661      	cpsie	f
 800b80e:	f3bf 8f4f 	dsb	sy
 800b812:	f3bf 8f6f 	isb	sy
 800b816:	df00      	svc	0
 800b818:	bf00      	nop
 800b81a:	0000      	.short	0x0000
 800b81c:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 800b820:	bf00      	nop
 800b822:	bf00      	nop

0800b824 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b824:	b580      	push	{r7, lr}
 800b826:	b08a      	sub	sp, #40	@ 0x28
 800b828:	af00      	add	r7, sp, #0
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 800b82a:	4b62      	ldr	r3, [pc, #392]	@ (800b9b4 <xPortStartScheduler+0x190>)
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	627b      	str	r3, [r7, #36]	@ 0x24
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 800b830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b832:	332c      	adds	r3, #44	@ 0x2c
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	4a60      	ldr	r2, [pc, #384]	@ (800b9b8 <xPortStartScheduler+0x194>)
 800b838:	4293      	cmp	r3, r2
 800b83a:	d010      	beq.n	800b85e <xPortStartScheduler+0x3a>
    __asm volatile
 800b83c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b840:	b672      	cpsid	i
 800b842:	f383 8811 	msr	BASEPRI, r3
 800b846:	f3bf 8f6f 	isb	sy
 800b84a:	f3bf 8f4f 	dsb	sy
 800b84e:	b662      	cpsie	i
 800b850:	61bb      	str	r3, [r7, #24]
}
 800b852:	bf00      	nop
 800b854:	f240 114b 	movw	r1, #331	@ 0x14b
 800b858:	4858      	ldr	r0, [pc, #352]	@ (800b9bc <xPortStartScheduler+0x198>)
 800b85a:	f7f6 fdb3 	bl	80023c4 <vAssertCalled>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 800b85e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b860:	3338      	adds	r3, #56	@ 0x38
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	4a56      	ldr	r2, [pc, #344]	@ (800b9c0 <xPortStartScheduler+0x19c>)
 800b866:	4293      	cmp	r3, r2
 800b868:	d010      	beq.n	800b88c <xPortStartScheduler+0x68>
    __asm volatile
 800b86a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b86e:	b672      	cpsid	i
 800b870:	f383 8811 	msr	BASEPRI, r3
 800b874:	f3bf 8f6f 	isb	sy
 800b878:	f3bf 8f4f 	dsb	sy
 800b87c:	b662      	cpsie	i
 800b87e:	61fb      	str	r3, [r7, #28]
}
 800b880:	bf00      	nop
 800b882:	f44f 71a6 	mov.w	r1, #332	@ 0x14c
 800b886:	484d      	ldr	r0, [pc, #308]	@ (800b9bc <xPortStartScheduler+0x198>)
 800b888:	f7f6 fd9c 	bl	80023c4 <vAssertCalled>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 800b88c:	2300      	movs	r3, #0
 800b88e:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b890:	4b4c      	ldr	r3, [pc, #304]	@ (800b9c4 <xPortStartScheduler+0x1a0>)
 800b892:	623b      	str	r3, [r7, #32]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 800b894:	6a3b      	ldr	r3, [r7, #32]
 800b896:	781b      	ldrb	r3, [r3, #0]
 800b898:	b2db      	uxtb	r3, r3
 800b89a:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b89c:	6a3b      	ldr	r3, [r7, #32]
 800b89e:	22ff      	movs	r2, #255	@ 0xff
 800b8a0:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b8a2:	6a3b      	ldr	r3, [r7, #32]
 800b8a4:	781b      	ldrb	r3, [r3, #0]
 800b8a6:	b2db      	uxtb	r3, r3
 800b8a8:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b8aa:	79fb      	ldrb	r3, [r7, #7]
 800b8ac:	b2db      	uxtb	r3, r3
 800b8ae:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b8b2:	b2da      	uxtb	r2, r3
 800b8b4:	4b44      	ldr	r3, [pc, #272]	@ (800b9c8 <xPortStartScheduler+0x1a4>)
 800b8b6:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 800b8b8:	4b43      	ldr	r3, [pc, #268]	@ (800b9c8 <xPortStartScheduler+0x1a4>)
 800b8ba:	781b      	ldrb	r3, [r3, #0]
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d110      	bne.n	800b8e2 <xPortStartScheduler+0xbe>
    __asm volatile
 800b8c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8c4:	b672      	cpsid	i
 800b8c6:	f383 8811 	msr	BASEPRI, r3
 800b8ca:	f3bf 8f6f 	isb	sy
 800b8ce:	f3bf 8f4f 	dsb	sy
 800b8d2:	b662      	cpsie	i
 800b8d4:	617b      	str	r3, [r7, #20]
}
 800b8d6:	bf00      	nop
 800b8d8:	f240 116f 	movw	r1, #367	@ 0x16f
 800b8dc:	4837      	ldr	r0, [pc, #220]	@ (800b9bc <xPortStartScheduler+0x198>)
 800b8de:	f7f6 fd71 	bl	80023c4 <vAssertCalled>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 800b8e2:	79fb      	ldrb	r3, [r7, #7]
 800b8e4:	b2db      	uxtb	r3, r3
 800b8e6:	43db      	mvns	r3, r3
 800b8e8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	d019      	beq.n	800b924 <xPortStartScheduler+0x100>
    __asm volatile
 800b8f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8f4:	b672      	cpsid	i
 800b8f6:	f383 8811 	msr	BASEPRI, r3
 800b8fa:	f3bf 8f6f 	isb	sy
 800b8fe:	f3bf 8f4f 	dsb	sy
 800b902:	b662      	cpsie	i
 800b904:	613b      	str	r3, [r7, #16]
}
 800b906:	bf00      	nop
 800b908:	f240 1173 	movw	r1, #371	@ 0x173
 800b90c:	482b      	ldr	r0, [pc, #172]	@ (800b9bc <xPortStartScheduler+0x198>)
 800b90e:	f7f6 fd59 	bl	80023c4 <vAssertCalled>

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b912:	e007      	b.n	800b924 <xPortStartScheduler+0x100>
        {
            ulImplementedPrioBits++;
 800b914:	68bb      	ldr	r3, [r7, #8]
 800b916:	3301      	adds	r3, #1
 800b918:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b91a:	79fb      	ldrb	r3, [r7, #7]
 800b91c:	b2db      	uxtb	r3, r3
 800b91e:	005b      	lsls	r3, r3, #1
 800b920:	b2db      	uxtb	r3, r3
 800b922:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b924:	79fb      	ldrb	r3, [r7, #7]
 800b926:	b2db      	uxtb	r3, r3
 800b928:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b92c:	2b80      	cmp	r3, #128	@ 0x80
 800b92e:	d0f1      	beq.n	800b914 <xPortStartScheduler+0xf0>
        }

        if( ulImplementedPrioBits == 8 )
 800b930:	68bb      	ldr	r3, [r7, #8]
 800b932:	2b08      	cmp	r3, #8
 800b934:	d103      	bne.n	800b93e <xPortStartScheduler+0x11a>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 800b936:	4b25      	ldr	r3, [pc, #148]	@ (800b9cc <xPortStartScheduler+0x1a8>)
 800b938:	2200      	movs	r2, #0
 800b93a:	601a      	str	r2, [r3, #0]
 800b93c:	e004      	b.n	800b948 <xPortStartScheduler+0x124>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 800b93e:	68bb      	ldr	r3, [r7, #8]
 800b940:	f1c3 0307 	rsb	r3, r3, #7
 800b944:	4a21      	ldr	r2, [pc, #132]	@ (800b9cc <xPortStartScheduler+0x1a8>)
 800b946:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b948:	4b20      	ldr	r3, [pc, #128]	@ (800b9cc <xPortStartScheduler+0x1a8>)
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	021b      	lsls	r3, r3, #8
 800b94e:	4a1f      	ldr	r2, [pc, #124]	@ (800b9cc <xPortStartScheduler+0x1a8>)
 800b950:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b952:	4b1e      	ldr	r3, [pc, #120]	@ (800b9cc <xPortStartScheduler+0x1a8>)
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b95a:	4a1c      	ldr	r2, [pc, #112]	@ (800b9cc <xPortStartScheduler+0x1a8>)
 800b95c:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 800b95e:	7bfb      	ldrb	r3, [r7, #15]
 800b960:	b2da      	uxtb	r2, r3
 800b962:	6a3b      	ldr	r3, [r7, #32]
 800b964:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800b966:	4b1a      	ldr	r3, [pc, #104]	@ (800b9d0 <xPortStartScheduler+0x1ac>)
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	4a19      	ldr	r2, [pc, #100]	@ (800b9d0 <xPortStartScheduler+0x1ac>)
 800b96c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b970:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800b972:	4b17      	ldr	r3, [pc, #92]	@ (800b9d0 <xPortStartScheduler+0x1ac>)
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	4a16      	ldr	r2, [pc, #88]	@ (800b9d0 <xPortStartScheduler+0x1ac>)
 800b978:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b97c:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 800b97e:	4b15      	ldr	r3, [pc, #84]	@ (800b9d4 <xPortStartScheduler+0x1b0>)
 800b980:	2200      	movs	r2, #0
 800b982:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 800b984:	f000 f8ec 	bl	800bb60 <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800b988:	4b13      	ldr	r3, [pc, #76]	@ (800b9d8 <xPortStartScheduler+0x1b4>)
 800b98a:	2200      	movs	r2, #0
 800b98c:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800b98e:	f000 f90b 	bl	800bba8 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b992:	4b12      	ldr	r3, [pc, #72]	@ (800b9dc <xPortStartScheduler+0x1b8>)
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	4a11      	ldr	r2, [pc, #68]	@ (800b9dc <xPortStartScheduler+0x1b8>)
 800b998:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800b99c:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800b99e:	f7ff ff2b 	bl	800b7f8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 800b9a2:	f7fe fddb 	bl	800a55c <vTaskSwitchContext>
    prvTaskExitError();
 800b9a6:	f7ff fed9 	bl	800b75c <prvTaskExitError>

    /* Should not get here! */
    return 0;
 800b9aa:	2300      	movs	r3, #0
}
 800b9ac:	4618      	mov	r0, r3
 800b9ae:	3728      	adds	r7, #40	@ 0x28
 800b9b0:	46bd      	mov	sp, r7
 800b9b2:	bd80      	pop	{r7, pc}
 800b9b4:	e000ed08 	.word	0xe000ed08
 800b9b8:	0800b7d1 	.word	0x0800b7d1
 800b9bc:	08010b6c 	.word	0x08010b6c
 800b9c0:	0800bab1 	.word	0x0800bab1
 800b9c4:	e000e400 	.word	0xe000e400
 800b9c8:	200004c0 	.word	0x200004c0
 800b9cc:	200004c4 	.word	0x200004c4
 800b9d0:	e000ed20 	.word	0xe000ed20
 800b9d4:	e000ed1c 	.word	0xe000ed1c
 800b9d8:	20000010 	.word	0x20000010
 800b9dc:	e000ef34 	.word	0xe000ef34

0800b9e0 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b9e0:	b580      	push	{r7, lr}
 800b9e2:	b082      	sub	sp, #8
 800b9e4:	af00      	add	r7, sp, #0
    __asm volatile
 800b9e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9ea:	b672      	cpsid	i
 800b9ec:	f383 8811 	msr	BASEPRI, r3
 800b9f0:	f3bf 8f6f 	isb	sy
 800b9f4:	f3bf 8f4f 	dsb	sy
 800b9f8:	b662      	cpsie	i
 800b9fa:	607b      	str	r3, [r7, #4]
}
 800b9fc:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800b9fe:	4b11      	ldr	r3, [pc, #68]	@ (800ba44 <vPortEnterCritical+0x64>)
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	3301      	adds	r3, #1
 800ba04:	4a0f      	ldr	r2, [pc, #60]	@ (800ba44 <vPortEnterCritical+0x64>)
 800ba06:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 800ba08:	4b0e      	ldr	r3, [pc, #56]	@ (800ba44 <vPortEnterCritical+0x64>)
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	2b01      	cmp	r3, #1
 800ba0e:	d115      	bne.n	800ba3c <vPortEnterCritical+0x5c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ba10:	4b0d      	ldr	r3, [pc, #52]	@ (800ba48 <vPortEnterCritical+0x68>)
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	b2db      	uxtb	r3, r3
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d010      	beq.n	800ba3c <vPortEnterCritical+0x5c>
    __asm volatile
 800ba1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba1e:	b672      	cpsid	i
 800ba20:	f383 8811 	msr	BASEPRI, r3
 800ba24:	f3bf 8f6f 	isb	sy
 800ba28:	f3bf 8f4f 	dsb	sy
 800ba2c:	b662      	cpsie	i
 800ba2e:	603b      	str	r3, [r7, #0]
}
 800ba30:	bf00      	nop
 800ba32:	f44f 71ee 	mov.w	r1, #476	@ 0x1dc
 800ba36:	4805      	ldr	r0, [pc, #20]	@ (800ba4c <vPortEnterCritical+0x6c>)
 800ba38:	f7f6 fcc4 	bl	80023c4 <vAssertCalled>
    }
}
 800ba3c:	bf00      	nop
 800ba3e:	3708      	adds	r7, #8
 800ba40:	46bd      	mov	sp, r7
 800ba42:	bd80      	pop	{r7, pc}
 800ba44:	20000010 	.word	0x20000010
 800ba48:	e000ed04 	.word	0xe000ed04
 800ba4c:	08010b6c 	.word	0x08010b6c

0800ba50 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ba50:	b580      	push	{r7, lr}
 800ba52:	b082      	sub	sp, #8
 800ba54:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800ba56:	4b14      	ldr	r3, [pc, #80]	@ (800baa8 <vPortExitCritical+0x58>)
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d110      	bne.n	800ba80 <vPortExitCritical+0x30>
    __asm volatile
 800ba5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba62:	b672      	cpsid	i
 800ba64:	f383 8811 	msr	BASEPRI, r3
 800ba68:	f3bf 8f6f 	isb	sy
 800ba6c:	f3bf 8f4f 	dsb	sy
 800ba70:	b662      	cpsie	i
 800ba72:	607b      	str	r3, [r7, #4]
}
 800ba74:	bf00      	nop
 800ba76:	f240 11e3 	movw	r1, #483	@ 0x1e3
 800ba7a:	480c      	ldr	r0, [pc, #48]	@ (800baac <vPortExitCritical+0x5c>)
 800ba7c:	f7f6 fca2 	bl	80023c4 <vAssertCalled>
    uxCriticalNesting--;
 800ba80:	4b09      	ldr	r3, [pc, #36]	@ (800baa8 <vPortExitCritical+0x58>)
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	3b01      	subs	r3, #1
 800ba86:	4a08      	ldr	r2, [pc, #32]	@ (800baa8 <vPortExitCritical+0x58>)
 800ba88:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 800ba8a:	4b07      	ldr	r3, [pc, #28]	@ (800baa8 <vPortExitCritical+0x58>)
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d105      	bne.n	800ba9e <vPortExitCritical+0x4e>
 800ba92:	2300      	movs	r3, #0
 800ba94:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 800ba96:	683b      	ldr	r3, [r7, #0]
 800ba98:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 800ba9c:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800ba9e:	bf00      	nop
 800baa0:	3708      	adds	r7, #8
 800baa2:	46bd      	mov	sp, r7
 800baa4:	bd80      	pop	{r7, pc}
 800baa6:	bf00      	nop
 800baa8:	20000010 	.word	0x20000010
 800baac:	08010b6c 	.word	0x08010b6c

0800bab0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 800bab0:	f3ef 8009 	mrs	r0, PSP
 800bab4:	f3bf 8f6f 	isb	sy
 800bab8:	4b15      	ldr	r3, [pc, #84]	@ (800bb10 <pxCurrentTCBConst>)
 800baba:	681a      	ldr	r2, [r3, #0]
 800babc:	f01e 0f10 	tst.w	lr, #16
 800bac0:	bf08      	it	eq
 800bac2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800bac6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800baca:	6010      	str	r0, [r2, #0]
 800bacc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800bad0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800bad4:	b672      	cpsid	i
 800bad6:	f380 8811 	msr	BASEPRI, r0
 800bada:	f3bf 8f4f 	dsb	sy
 800bade:	f3bf 8f6f 	isb	sy
 800bae2:	b662      	cpsie	i
 800bae4:	f7fe fd3a 	bl	800a55c <vTaskSwitchContext>
 800bae8:	f04f 0000 	mov.w	r0, #0
 800baec:	f380 8811 	msr	BASEPRI, r0
 800baf0:	bc09      	pop	{r0, r3}
 800baf2:	6819      	ldr	r1, [r3, #0]
 800baf4:	6808      	ldr	r0, [r1, #0]
 800baf6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bafa:	f01e 0f10 	tst.w	lr, #16
 800bafe:	bf08      	it	eq
 800bb00:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800bb04:	f380 8809 	msr	PSP, r0
 800bb08:	f3bf 8f6f 	isb	sy
 800bb0c:	4770      	bx	lr
 800bb0e:	bf00      	nop

0800bb10 <pxCurrentTCBConst>:
 800bb10:	20000350 	.word	0x20000350
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 800bb14:	bf00      	nop
 800bb16:	bf00      	nop

0800bb18 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800bb18:	b580      	push	{r7, lr}
 800bb1a:	b082      	sub	sp, #8
 800bb1c:	af00      	add	r7, sp, #0
    __asm volatile
 800bb1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb22:	b672      	cpsid	i
 800bb24:	f383 8811 	msr	BASEPRI, r3
 800bb28:	f3bf 8f6f 	isb	sy
 800bb2c:	f3bf 8f4f 	dsb	sy
 800bb30:	b662      	cpsie	i
 800bb32:	607b      	str	r3, [r7, #4]
}
 800bb34:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 800bb36:	f7fe fbf1 	bl	800a31c <xTaskIncrementTick>
 800bb3a:	4603      	mov	r3, r0
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d003      	beq.n	800bb48 <xPortSysTickHandler+0x30>
        {
            traceISR_EXIT_TO_SCHEDULER();

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800bb40:	4b06      	ldr	r3, [pc, #24]	@ (800bb5c <xPortSysTickHandler+0x44>)
 800bb42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bb46:	601a      	str	r2, [r3, #0]
 800bb48:	2300      	movs	r3, #0
 800bb4a:	603b      	str	r3, [r7, #0]
    __asm volatile
 800bb4c:	683b      	ldr	r3, [r7, #0]
 800bb4e:	f383 8811 	msr	BASEPRI, r3
}
 800bb52:	bf00      	nop
        {
            traceISR_EXIT();
        }
    }
    portENABLE_INTERRUPTS();
}
 800bb54:	bf00      	nop
 800bb56:	3708      	adds	r7, #8
 800bb58:	46bd      	mov	sp, r7
 800bb5a:	bd80      	pop	{r7, pc}
 800bb5c:	e000ed04 	.word	0xe000ed04

0800bb60 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800bb60:	b480      	push	{r7}
 800bb62:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 800bb64:	4b0b      	ldr	r3, [pc, #44]	@ (800bb94 <vPortSetupTimerInterrupt+0x34>)
 800bb66:	2200      	movs	r2, #0
 800bb68:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800bb6a:	4b0b      	ldr	r3, [pc, #44]	@ (800bb98 <vPortSetupTimerInterrupt+0x38>)
 800bb6c:	2200      	movs	r2, #0
 800bb6e:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800bb70:	4b0a      	ldr	r3, [pc, #40]	@ (800bb9c <vPortSetupTimerInterrupt+0x3c>)
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	4a0a      	ldr	r2, [pc, #40]	@ (800bba0 <vPortSetupTimerInterrupt+0x40>)
 800bb76:	fba2 2303 	umull	r2, r3, r2, r3
 800bb7a:	099b      	lsrs	r3, r3, #6
 800bb7c:	4a09      	ldr	r2, [pc, #36]	@ (800bba4 <vPortSetupTimerInterrupt+0x44>)
 800bb7e:	3b01      	subs	r3, #1
 800bb80:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800bb82:	4b04      	ldr	r3, [pc, #16]	@ (800bb94 <vPortSetupTimerInterrupt+0x34>)
 800bb84:	2207      	movs	r2, #7
 800bb86:	601a      	str	r2, [r3, #0]
}
 800bb88:	bf00      	nop
 800bb8a:	46bd      	mov	sp, r7
 800bb8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb90:	4770      	bx	lr
 800bb92:	bf00      	nop
 800bb94:	e000e010 	.word	0xe000e010
 800bb98:	e000e018 	.word	0xe000e018
 800bb9c:	20000004 	.word	0x20000004
 800bba0:	10624dd3 	.word	0x10624dd3
 800bba4:	e000e014 	.word	0xe000e014

0800bba8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 800bba8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800bbb8 <vPortEnableVFP+0x10>
 800bbac:	6801      	ldr	r1, [r0, #0]
 800bbae:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800bbb2:	6001      	str	r1, [r0, #0]
 800bbb4:	4770      	bx	lr
 800bbb6:	0000      	.short	0x0000
 800bbb8:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 800bbbc:	bf00      	nop
 800bbbe:	bf00      	nop

0800bbc0 <__assert_func>:
 800bbc0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bbc2:	4614      	mov	r4, r2
 800bbc4:	461a      	mov	r2, r3
 800bbc6:	4b09      	ldr	r3, [pc, #36]	@ (800bbec <__assert_func+0x2c>)
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	4605      	mov	r5, r0
 800bbcc:	68d8      	ldr	r0, [r3, #12]
 800bbce:	b14c      	cbz	r4, 800bbe4 <__assert_func+0x24>
 800bbd0:	4b07      	ldr	r3, [pc, #28]	@ (800bbf0 <__assert_func+0x30>)
 800bbd2:	9100      	str	r1, [sp, #0]
 800bbd4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bbd8:	4906      	ldr	r1, [pc, #24]	@ (800bbf4 <__assert_func+0x34>)
 800bbda:	462b      	mov	r3, r5
 800bbdc:	f001 fe9a 	bl	800d914 <fiprintf>
 800bbe0:	f002 f940 	bl	800de64 <abort>
 800bbe4:	4b04      	ldr	r3, [pc, #16]	@ (800bbf8 <__assert_func+0x38>)
 800bbe6:	461c      	mov	r4, r3
 800bbe8:	e7f3      	b.n	800bbd2 <__assert_func+0x12>
 800bbea:	bf00      	nop
 800bbec:	2000018c 	.word	0x2000018c
 800bbf0:	08010e38 	.word	0x08010e38
 800bbf4:	08010e45 	.word	0x08010e45
 800bbf8:	08010e73 	.word	0x08010e73

0800bbfc <_calloc_r>:
 800bbfc:	b570      	push	{r4, r5, r6, lr}
 800bbfe:	fba1 5402 	umull	r5, r4, r1, r2
 800bc02:	b934      	cbnz	r4, 800bc12 <_calloc_r+0x16>
 800bc04:	4629      	mov	r1, r5
 800bc06:	f000 f83f 	bl	800bc88 <_malloc_r>
 800bc0a:	4606      	mov	r6, r0
 800bc0c:	b928      	cbnz	r0, 800bc1a <_calloc_r+0x1e>
 800bc0e:	4630      	mov	r0, r6
 800bc10:	bd70      	pop	{r4, r5, r6, pc}
 800bc12:	220c      	movs	r2, #12
 800bc14:	6002      	str	r2, [r0, #0]
 800bc16:	2600      	movs	r6, #0
 800bc18:	e7f9      	b.n	800bc0e <_calloc_r+0x12>
 800bc1a:	462a      	mov	r2, r5
 800bc1c:	4621      	mov	r1, r4
 800bc1e:	f002 f813 	bl	800dc48 <memset>
 800bc22:	e7f4      	b.n	800bc0e <_calloc_r+0x12>

0800bc24 <malloc>:
 800bc24:	4b02      	ldr	r3, [pc, #8]	@ (800bc30 <malloc+0xc>)
 800bc26:	4601      	mov	r1, r0
 800bc28:	6818      	ldr	r0, [r3, #0]
 800bc2a:	f000 b82d 	b.w	800bc88 <_malloc_r>
 800bc2e:	bf00      	nop
 800bc30:	2000018c 	.word	0x2000018c

0800bc34 <free>:
 800bc34:	4b02      	ldr	r3, [pc, #8]	@ (800bc40 <free+0xc>)
 800bc36:	4601      	mov	r1, r0
 800bc38:	6818      	ldr	r0, [r3, #0]
 800bc3a:	f002 bf75 	b.w	800eb28 <_free_r>
 800bc3e:	bf00      	nop
 800bc40:	2000018c 	.word	0x2000018c

0800bc44 <sbrk_aligned>:
 800bc44:	b570      	push	{r4, r5, r6, lr}
 800bc46:	4e0f      	ldr	r6, [pc, #60]	@ (800bc84 <sbrk_aligned+0x40>)
 800bc48:	460c      	mov	r4, r1
 800bc4a:	6831      	ldr	r1, [r6, #0]
 800bc4c:	4605      	mov	r5, r0
 800bc4e:	b911      	cbnz	r1, 800bc56 <sbrk_aligned+0x12>
 800bc50:	f7f6 fe06 	bl	8002860 <_sbrk_r>
 800bc54:	6030      	str	r0, [r6, #0]
 800bc56:	4621      	mov	r1, r4
 800bc58:	4628      	mov	r0, r5
 800bc5a:	f7f6 fe01 	bl	8002860 <_sbrk_r>
 800bc5e:	1c43      	adds	r3, r0, #1
 800bc60:	d103      	bne.n	800bc6a <sbrk_aligned+0x26>
 800bc62:	f04f 34ff 	mov.w	r4, #4294967295
 800bc66:	4620      	mov	r0, r4
 800bc68:	bd70      	pop	{r4, r5, r6, pc}
 800bc6a:	1cc4      	adds	r4, r0, #3
 800bc6c:	f024 0403 	bic.w	r4, r4, #3
 800bc70:	42a0      	cmp	r0, r4
 800bc72:	d0f8      	beq.n	800bc66 <sbrk_aligned+0x22>
 800bc74:	1a21      	subs	r1, r4, r0
 800bc76:	4628      	mov	r0, r5
 800bc78:	f7f6 fdf2 	bl	8002860 <_sbrk_r>
 800bc7c:	3001      	adds	r0, #1
 800bc7e:	d1f2      	bne.n	800bc66 <sbrk_aligned+0x22>
 800bc80:	e7ef      	b.n	800bc62 <sbrk_aligned+0x1e>
 800bc82:	bf00      	nop
 800bc84:	200004c8 	.word	0x200004c8

0800bc88 <_malloc_r>:
 800bc88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bc8c:	1ccd      	adds	r5, r1, #3
 800bc8e:	f025 0503 	bic.w	r5, r5, #3
 800bc92:	3508      	adds	r5, #8
 800bc94:	2d0c      	cmp	r5, #12
 800bc96:	bf38      	it	cc
 800bc98:	250c      	movcc	r5, #12
 800bc9a:	2d00      	cmp	r5, #0
 800bc9c:	4606      	mov	r6, r0
 800bc9e:	db01      	blt.n	800bca4 <_malloc_r+0x1c>
 800bca0:	42a9      	cmp	r1, r5
 800bca2:	d904      	bls.n	800bcae <_malloc_r+0x26>
 800bca4:	230c      	movs	r3, #12
 800bca6:	6033      	str	r3, [r6, #0]
 800bca8:	2000      	movs	r0, #0
 800bcaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bcae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bd84 <_malloc_r+0xfc>
 800bcb2:	f7f6 fe59 	bl	8002968 <__malloc_lock>
 800bcb6:	f8d8 3000 	ldr.w	r3, [r8]
 800bcba:	461c      	mov	r4, r3
 800bcbc:	bb44      	cbnz	r4, 800bd10 <_malloc_r+0x88>
 800bcbe:	4629      	mov	r1, r5
 800bcc0:	4630      	mov	r0, r6
 800bcc2:	f7ff ffbf 	bl	800bc44 <sbrk_aligned>
 800bcc6:	1c43      	adds	r3, r0, #1
 800bcc8:	4604      	mov	r4, r0
 800bcca:	d158      	bne.n	800bd7e <_malloc_r+0xf6>
 800bccc:	f8d8 4000 	ldr.w	r4, [r8]
 800bcd0:	4627      	mov	r7, r4
 800bcd2:	2f00      	cmp	r7, #0
 800bcd4:	d143      	bne.n	800bd5e <_malloc_r+0xd6>
 800bcd6:	2c00      	cmp	r4, #0
 800bcd8:	d04b      	beq.n	800bd72 <_malloc_r+0xea>
 800bcda:	6823      	ldr	r3, [r4, #0]
 800bcdc:	4639      	mov	r1, r7
 800bcde:	4630      	mov	r0, r6
 800bce0:	eb04 0903 	add.w	r9, r4, r3
 800bce4:	f7f6 fdbc 	bl	8002860 <_sbrk_r>
 800bce8:	4581      	cmp	r9, r0
 800bcea:	d142      	bne.n	800bd72 <_malloc_r+0xea>
 800bcec:	6821      	ldr	r1, [r4, #0]
 800bcee:	1a6d      	subs	r5, r5, r1
 800bcf0:	4629      	mov	r1, r5
 800bcf2:	4630      	mov	r0, r6
 800bcf4:	f7ff ffa6 	bl	800bc44 <sbrk_aligned>
 800bcf8:	3001      	adds	r0, #1
 800bcfa:	d03a      	beq.n	800bd72 <_malloc_r+0xea>
 800bcfc:	6823      	ldr	r3, [r4, #0]
 800bcfe:	442b      	add	r3, r5
 800bd00:	6023      	str	r3, [r4, #0]
 800bd02:	f8d8 3000 	ldr.w	r3, [r8]
 800bd06:	685a      	ldr	r2, [r3, #4]
 800bd08:	bb62      	cbnz	r2, 800bd64 <_malloc_r+0xdc>
 800bd0a:	f8c8 7000 	str.w	r7, [r8]
 800bd0e:	e00f      	b.n	800bd30 <_malloc_r+0xa8>
 800bd10:	6822      	ldr	r2, [r4, #0]
 800bd12:	1b52      	subs	r2, r2, r5
 800bd14:	d420      	bmi.n	800bd58 <_malloc_r+0xd0>
 800bd16:	2a0b      	cmp	r2, #11
 800bd18:	d917      	bls.n	800bd4a <_malloc_r+0xc2>
 800bd1a:	1961      	adds	r1, r4, r5
 800bd1c:	42a3      	cmp	r3, r4
 800bd1e:	6025      	str	r5, [r4, #0]
 800bd20:	bf18      	it	ne
 800bd22:	6059      	strne	r1, [r3, #4]
 800bd24:	6863      	ldr	r3, [r4, #4]
 800bd26:	bf08      	it	eq
 800bd28:	f8c8 1000 	streq.w	r1, [r8]
 800bd2c:	5162      	str	r2, [r4, r5]
 800bd2e:	604b      	str	r3, [r1, #4]
 800bd30:	4630      	mov	r0, r6
 800bd32:	f7f6 fe53 	bl	80029dc <__malloc_unlock>
 800bd36:	f104 000b 	add.w	r0, r4, #11
 800bd3a:	1d23      	adds	r3, r4, #4
 800bd3c:	f020 0007 	bic.w	r0, r0, #7
 800bd40:	1ac2      	subs	r2, r0, r3
 800bd42:	bf1c      	itt	ne
 800bd44:	1a1b      	subne	r3, r3, r0
 800bd46:	50a3      	strne	r3, [r4, r2]
 800bd48:	e7af      	b.n	800bcaa <_malloc_r+0x22>
 800bd4a:	6862      	ldr	r2, [r4, #4]
 800bd4c:	42a3      	cmp	r3, r4
 800bd4e:	bf0c      	ite	eq
 800bd50:	f8c8 2000 	streq.w	r2, [r8]
 800bd54:	605a      	strne	r2, [r3, #4]
 800bd56:	e7eb      	b.n	800bd30 <_malloc_r+0xa8>
 800bd58:	4623      	mov	r3, r4
 800bd5a:	6864      	ldr	r4, [r4, #4]
 800bd5c:	e7ae      	b.n	800bcbc <_malloc_r+0x34>
 800bd5e:	463c      	mov	r4, r7
 800bd60:	687f      	ldr	r7, [r7, #4]
 800bd62:	e7b6      	b.n	800bcd2 <_malloc_r+0x4a>
 800bd64:	461a      	mov	r2, r3
 800bd66:	685b      	ldr	r3, [r3, #4]
 800bd68:	42a3      	cmp	r3, r4
 800bd6a:	d1fb      	bne.n	800bd64 <_malloc_r+0xdc>
 800bd6c:	2300      	movs	r3, #0
 800bd6e:	6053      	str	r3, [r2, #4]
 800bd70:	e7de      	b.n	800bd30 <_malloc_r+0xa8>
 800bd72:	230c      	movs	r3, #12
 800bd74:	6033      	str	r3, [r6, #0]
 800bd76:	4630      	mov	r0, r6
 800bd78:	f7f6 fe30 	bl	80029dc <__malloc_unlock>
 800bd7c:	e794      	b.n	800bca8 <_malloc_r+0x20>
 800bd7e:	6005      	str	r5, [r0, #0]
 800bd80:	e7d6      	b.n	800bd30 <_malloc_r+0xa8>
 800bd82:	bf00      	nop
 800bd84:	200004cc 	.word	0x200004cc

0800bd88 <mallinfo>:
 800bd88:	b510      	push	{r4, lr}
 800bd8a:	4b03      	ldr	r3, [pc, #12]	@ (800bd98 <mallinfo+0x10>)
 800bd8c:	4604      	mov	r4, r0
 800bd8e:	6819      	ldr	r1, [r3, #0]
 800bd90:	f003 fa4e 	bl	800f230 <_mallinfo_r>
 800bd94:	4620      	mov	r0, r4
 800bd96:	bd10      	pop	{r4, pc}
 800bd98:	2000018c 	.word	0x2000018c

0800bd9c <sulp>:
 800bd9c:	b570      	push	{r4, r5, r6, lr}
 800bd9e:	4604      	mov	r4, r0
 800bda0:	460d      	mov	r5, r1
 800bda2:	ec45 4b10 	vmov	d0, r4, r5
 800bda6:	4616      	mov	r6, r2
 800bda8:	f003 fdf4 	bl	800f994 <__ulp>
 800bdac:	ec51 0b10 	vmov	r0, r1, d0
 800bdb0:	b17e      	cbz	r6, 800bdd2 <sulp+0x36>
 800bdb2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800bdb6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	dd09      	ble.n	800bdd2 <sulp+0x36>
 800bdbe:	051b      	lsls	r3, r3, #20
 800bdc0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800bdc4:	2400      	movs	r4, #0
 800bdc6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800bdca:	4622      	mov	r2, r4
 800bdcc:	462b      	mov	r3, r5
 800bdce:	f7f4 fc33 	bl	8000638 <__aeabi_dmul>
 800bdd2:	ec41 0b10 	vmov	d0, r0, r1
 800bdd6:	bd70      	pop	{r4, r5, r6, pc}

0800bdd8 <_strtod_l>:
 800bdd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bddc:	b09f      	sub	sp, #124	@ 0x7c
 800bdde:	460c      	mov	r4, r1
 800bde0:	9217      	str	r2, [sp, #92]	@ 0x5c
 800bde2:	2200      	movs	r2, #0
 800bde4:	921a      	str	r2, [sp, #104]	@ 0x68
 800bde6:	9005      	str	r0, [sp, #20]
 800bde8:	f04f 0a00 	mov.w	sl, #0
 800bdec:	f04f 0b00 	mov.w	fp, #0
 800bdf0:	460a      	mov	r2, r1
 800bdf2:	9219      	str	r2, [sp, #100]	@ 0x64
 800bdf4:	7811      	ldrb	r1, [r2, #0]
 800bdf6:	292b      	cmp	r1, #43	@ 0x2b
 800bdf8:	d04a      	beq.n	800be90 <_strtod_l+0xb8>
 800bdfa:	d838      	bhi.n	800be6e <_strtod_l+0x96>
 800bdfc:	290d      	cmp	r1, #13
 800bdfe:	d832      	bhi.n	800be66 <_strtod_l+0x8e>
 800be00:	2908      	cmp	r1, #8
 800be02:	d832      	bhi.n	800be6a <_strtod_l+0x92>
 800be04:	2900      	cmp	r1, #0
 800be06:	d03b      	beq.n	800be80 <_strtod_l+0xa8>
 800be08:	2200      	movs	r2, #0
 800be0a:	920e      	str	r2, [sp, #56]	@ 0x38
 800be0c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800be0e:	782a      	ldrb	r2, [r5, #0]
 800be10:	2a30      	cmp	r2, #48	@ 0x30
 800be12:	f040 80b2 	bne.w	800bf7a <_strtod_l+0x1a2>
 800be16:	786a      	ldrb	r2, [r5, #1]
 800be18:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800be1c:	2a58      	cmp	r2, #88	@ 0x58
 800be1e:	d16e      	bne.n	800befe <_strtod_l+0x126>
 800be20:	9302      	str	r3, [sp, #8]
 800be22:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800be24:	9301      	str	r3, [sp, #4]
 800be26:	ab1a      	add	r3, sp, #104	@ 0x68
 800be28:	9300      	str	r3, [sp, #0]
 800be2a:	4a8f      	ldr	r2, [pc, #572]	@ (800c068 <_strtod_l+0x290>)
 800be2c:	9805      	ldr	r0, [sp, #20]
 800be2e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800be30:	a919      	add	r1, sp, #100	@ 0x64
 800be32:	f002 ff2b 	bl	800ec8c <__gethex>
 800be36:	f010 060f 	ands.w	r6, r0, #15
 800be3a:	4604      	mov	r4, r0
 800be3c:	d005      	beq.n	800be4a <_strtod_l+0x72>
 800be3e:	2e06      	cmp	r6, #6
 800be40:	d128      	bne.n	800be94 <_strtod_l+0xbc>
 800be42:	3501      	adds	r5, #1
 800be44:	2300      	movs	r3, #0
 800be46:	9519      	str	r5, [sp, #100]	@ 0x64
 800be48:	930e      	str	r3, [sp, #56]	@ 0x38
 800be4a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	f040 858e 	bne.w	800c96e <_strtod_l+0xb96>
 800be52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800be54:	b1cb      	cbz	r3, 800be8a <_strtod_l+0xb2>
 800be56:	4652      	mov	r2, sl
 800be58:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800be5c:	ec43 2b10 	vmov	d0, r2, r3
 800be60:	b01f      	add	sp, #124	@ 0x7c
 800be62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be66:	2920      	cmp	r1, #32
 800be68:	d1ce      	bne.n	800be08 <_strtod_l+0x30>
 800be6a:	3201      	adds	r2, #1
 800be6c:	e7c1      	b.n	800bdf2 <_strtod_l+0x1a>
 800be6e:	292d      	cmp	r1, #45	@ 0x2d
 800be70:	d1ca      	bne.n	800be08 <_strtod_l+0x30>
 800be72:	2101      	movs	r1, #1
 800be74:	910e      	str	r1, [sp, #56]	@ 0x38
 800be76:	1c51      	adds	r1, r2, #1
 800be78:	9119      	str	r1, [sp, #100]	@ 0x64
 800be7a:	7852      	ldrb	r2, [r2, #1]
 800be7c:	2a00      	cmp	r2, #0
 800be7e:	d1c5      	bne.n	800be0c <_strtod_l+0x34>
 800be80:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800be82:	9419      	str	r4, [sp, #100]	@ 0x64
 800be84:	2b00      	cmp	r3, #0
 800be86:	f040 8570 	bne.w	800c96a <_strtod_l+0xb92>
 800be8a:	4652      	mov	r2, sl
 800be8c:	465b      	mov	r3, fp
 800be8e:	e7e5      	b.n	800be5c <_strtod_l+0x84>
 800be90:	2100      	movs	r1, #0
 800be92:	e7ef      	b.n	800be74 <_strtod_l+0x9c>
 800be94:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800be96:	b13a      	cbz	r2, 800bea8 <_strtod_l+0xd0>
 800be98:	2135      	movs	r1, #53	@ 0x35
 800be9a:	a81c      	add	r0, sp, #112	@ 0x70
 800be9c:	f003 fe74 	bl	800fb88 <__copybits>
 800bea0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bea2:	9805      	ldr	r0, [sp, #20]
 800bea4:	f003 fa4a 	bl	800f33c <_Bfree>
 800bea8:	3e01      	subs	r6, #1
 800beaa:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800beac:	2e04      	cmp	r6, #4
 800beae:	d806      	bhi.n	800bebe <_strtod_l+0xe6>
 800beb0:	e8df f006 	tbb	[pc, r6]
 800beb4:	201d0314 	.word	0x201d0314
 800beb8:	14          	.byte	0x14
 800beb9:	00          	.byte	0x00
 800beba:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800bebe:	05e1      	lsls	r1, r4, #23
 800bec0:	bf48      	it	mi
 800bec2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800bec6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800beca:	0d1b      	lsrs	r3, r3, #20
 800becc:	051b      	lsls	r3, r3, #20
 800bece:	2b00      	cmp	r3, #0
 800bed0:	d1bb      	bne.n	800be4a <_strtod_l+0x72>
 800bed2:	f001 ff7b 	bl	800ddcc <__errno>
 800bed6:	2322      	movs	r3, #34	@ 0x22
 800bed8:	6003      	str	r3, [r0, #0]
 800beda:	e7b6      	b.n	800be4a <_strtod_l+0x72>
 800bedc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800bee0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800bee4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800bee8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800beec:	e7e7      	b.n	800bebe <_strtod_l+0xe6>
 800beee:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800c070 <_strtod_l+0x298>
 800bef2:	e7e4      	b.n	800bebe <_strtod_l+0xe6>
 800bef4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800bef8:	f04f 3aff 	mov.w	sl, #4294967295
 800befc:	e7df      	b.n	800bebe <_strtod_l+0xe6>
 800befe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bf00:	1c5a      	adds	r2, r3, #1
 800bf02:	9219      	str	r2, [sp, #100]	@ 0x64
 800bf04:	785b      	ldrb	r3, [r3, #1]
 800bf06:	2b30      	cmp	r3, #48	@ 0x30
 800bf08:	d0f9      	beq.n	800befe <_strtod_l+0x126>
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d09d      	beq.n	800be4a <_strtod_l+0x72>
 800bf0e:	2301      	movs	r3, #1
 800bf10:	2700      	movs	r7, #0
 800bf12:	9308      	str	r3, [sp, #32]
 800bf14:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bf16:	930c      	str	r3, [sp, #48]	@ 0x30
 800bf18:	970b      	str	r7, [sp, #44]	@ 0x2c
 800bf1a:	46b9      	mov	r9, r7
 800bf1c:	220a      	movs	r2, #10
 800bf1e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800bf20:	7805      	ldrb	r5, [r0, #0]
 800bf22:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800bf26:	b2d9      	uxtb	r1, r3
 800bf28:	2909      	cmp	r1, #9
 800bf2a:	d928      	bls.n	800bf7e <_strtod_l+0x1a6>
 800bf2c:	494f      	ldr	r1, [pc, #316]	@ (800c06c <_strtod_l+0x294>)
 800bf2e:	2201      	movs	r2, #1
 800bf30:	f001 fe92 	bl	800dc58 <strncmp>
 800bf34:	2800      	cmp	r0, #0
 800bf36:	d032      	beq.n	800bf9e <_strtod_l+0x1c6>
 800bf38:	2000      	movs	r0, #0
 800bf3a:	462a      	mov	r2, r5
 800bf3c:	900a      	str	r0, [sp, #40]	@ 0x28
 800bf3e:	464d      	mov	r5, r9
 800bf40:	4603      	mov	r3, r0
 800bf42:	2a65      	cmp	r2, #101	@ 0x65
 800bf44:	d001      	beq.n	800bf4a <_strtod_l+0x172>
 800bf46:	2a45      	cmp	r2, #69	@ 0x45
 800bf48:	d114      	bne.n	800bf74 <_strtod_l+0x19c>
 800bf4a:	b91d      	cbnz	r5, 800bf54 <_strtod_l+0x17c>
 800bf4c:	9a08      	ldr	r2, [sp, #32]
 800bf4e:	4302      	orrs	r2, r0
 800bf50:	d096      	beq.n	800be80 <_strtod_l+0xa8>
 800bf52:	2500      	movs	r5, #0
 800bf54:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800bf56:	1c62      	adds	r2, r4, #1
 800bf58:	9219      	str	r2, [sp, #100]	@ 0x64
 800bf5a:	7862      	ldrb	r2, [r4, #1]
 800bf5c:	2a2b      	cmp	r2, #43	@ 0x2b
 800bf5e:	d07a      	beq.n	800c056 <_strtod_l+0x27e>
 800bf60:	2a2d      	cmp	r2, #45	@ 0x2d
 800bf62:	d07e      	beq.n	800c062 <_strtod_l+0x28a>
 800bf64:	f04f 0c00 	mov.w	ip, #0
 800bf68:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800bf6c:	2909      	cmp	r1, #9
 800bf6e:	f240 8085 	bls.w	800c07c <_strtod_l+0x2a4>
 800bf72:	9419      	str	r4, [sp, #100]	@ 0x64
 800bf74:	f04f 0800 	mov.w	r8, #0
 800bf78:	e0a5      	b.n	800c0c6 <_strtod_l+0x2ee>
 800bf7a:	2300      	movs	r3, #0
 800bf7c:	e7c8      	b.n	800bf10 <_strtod_l+0x138>
 800bf7e:	f1b9 0f08 	cmp.w	r9, #8
 800bf82:	bfd8      	it	le
 800bf84:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800bf86:	f100 0001 	add.w	r0, r0, #1
 800bf8a:	bfda      	itte	le
 800bf8c:	fb02 3301 	mlale	r3, r2, r1, r3
 800bf90:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800bf92:	fb02 3707 	mlagt	r7, r2, r7, r3
 800bf96:	f109 0901 	add.w	r9, r9, #1
 800bf9a:	9019      	str	r0, [sp, #100]	@ 0x64
 800bf9c:	e7bf      	b.n	800bf1e <_strtod_l+0x146>
 800bf9e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bfa0:	1c5a      	adds	r2, r3, #1
 800bfa2:	9219      	str	r2, [sp, #100]	@ 0x64
 800bfa4:	785a      	ldrb	r2, [r3, #1]
 800bfa6:	f1b9 0f00 	cmp.w	r9, #0
 800bfaa:	d03b      	beq.n	800c024 <_strtod_l+0x24c>
 800bfac:	900a      	str	r0, [sp, #40]	@ 0x28
 800bfae:	464d      	mov	r5, r9
 800bfb0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800bfb4:	2b09      	cmp	r3, #9
 800bfb6:	d912      	bls.n	800bfde <_strtod_l+0x206>
 800bfb8:	2301      	movs	r3, #1
 800bfba:	e7c2      	b.n	800bf42 <_strtod_l+0x16a>
 800bfbc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bfbe:	1c5a      	adds	r2, r3, #1
 800bfc0:	9219      	str	r2, [sp, #100]	@ 0x64
 800bfc2:	785a      	ldrb	r2, [r3, #1]
 800bfc4:	3001      	adds	r0, #1
 800bfc6:	2a30      	cmp	r2, #48	@ 0x30
 800bfc8:	d0f8      	beq.n	800bfbc <_strtod_l+0x1e4>
 800bfca:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800bfce:	2b08      	cmp	r3, #8
 800bfd0:	f200 84d2 	bhi.w	800c978 <_strtod_l+0xba0>
 800bfd4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bfd6:	900a      	str	r0, [sp, #40]	@ 0x28
 800bfd8:	2000      	movs	r0, #0
 800bfda:	930c      	str	r3, [sp, #48]	@ 0x30
 800bfdc:	4605      	mov	r5, r0
 800bfde:	3a30      	subs	r2, #48	@ 0x30
 800bfe0:	f100 0301 	add.w	r3, r0, #1
 800bfe4:	d018      	beq.n	800c018 <_strtod_l+0x240>
 800bfe6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800bfe8:	4419      	add	r1, r3
 800bfea:	910a      	str	r1, [sp, #40]	@ 0x28
 800bfec:	462e      	mov	r6, r5
 800bfee:	f04f 0e0a 	mov.w	lr, #10
 800bff2:	1c71      	adds	r1, r6, #1
 800bff4:	eba1 0c05 	sub.w	ip, r1, r5
 800bff8:	4563      	cmp	r3, ip
 800bffa:	dc15      	bgt.n	800c028 <_strtod_l+0x250>
 800bffc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800c000:	182b      	adds	r3, r5, r0
 800c002:	2b08      	cmp	r3, #8
 800c004:	f105 0501 	add.w	r5, r5, #1
 800c008:	4405      	add	r5, r0
 800c00a:	dc1a      	bgt.n	800c042 <_strtod_l+0x26a>
 800c00c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c00e:	230a      	movs	r3, #10
 800c010:	fb03 2301 	mla	r3, r3, r1, r2
 800c014:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c016:	2300      	movs	r3, #0
 800c018:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c01a:	1c51      	adds	r1, r2, #1
 800c01c:	9119      	str	r1, [sp, #100]	@ 0x64
 800c01e:	7852      	ldrb	r2, [r2, #1]
 800c020:	4618      	mov	r0, r3
 800c022:	e7c5      	b.n	800bfb0 <_strtod_l+0x1d8>
 800c024:	4648      	mov	r0, r9
 800c026:	e7ce      	b.n	800bfc6 <_strtod_l+0x1ee>
 800c028:	2e08      	cmp	r6, #8
 800c02a:	dc05      	bgt.n	800c038 <_strtod_l+0x260>
 800c02c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800c02e:	fb0e f606 	mul.w	r6, lr, r6
 800c032:	960b      	str	r6, [sp, #44]	@ 0x2c
 800c034:	460e      	mov	r6, r1
 800c036:	e7dc      	b.n	800bff2 <_strtod_l+0x21a>
 800c038:	2910      	cmp	r1, #16
 800c03a:	bfd8      	it	le
 800c03c:	fb0e f707 	mulle.w	r7, lr, r7
 800c040:	e7f8      	b.n	800c034 <_strtod_l+0x25c>
 800c042:	2b0f      	cmp	r3, #15
 800c044:	bfdc      	itt	le
 800c046:	230a      	movle	r3, #10
 800c048:	fb03 2707 	mlale	r7, r3, r7, r2
 800c04c:	e7e3      	b.n	800c016 <_strtod_l+0x23e>
 800c04e:	2300      	movs	r3, #0
 800c050:	930a      	str	r3, [sp, #40]	@ 0x28
 800c052:	2301      	movs	r3, #1
 800c054:	e77a      	b.n	800bf4c <_strtod_l+0x174>
 800c056:	f04f 0c00 	mov.w	ip, #0
 800c05a:	1ca2      	adds	r2, r4, #2
 800c05c:	9219      	str	r2, [sp, #100]	@ 0x64
 800c05e:	78a2      	ldrb	r2, [r4, #2]
 800c060:	e782      	b.n	800bf68 <_strtod_l+0x190>
 800c062:	f04f 0c01 	mov.w	ip, #1
 800c066:	e7f8      	b.n	800c05a <_strtod_l+0x282>
 800c068:	08011024 	.word	0x08011024
 800c06c:	08010e74 	.word	0x08010e74
 800c070:	7ff00000 	.word	0x7ff00000
 800c074:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c076:	1c51      	adds	r1, r2, #1
 800c078:	9119      	str	r1, [sp, #100]	@ 0x64
 800c07a:	7852      	ldrb	r2, [r2, #1]
 800c07c:	2a30      	cmp	r2, #48	@ 0x30
 800c07e:	d0f9      	beq.n	800c074 <_strtod_l+0x29c>
 800c080:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800c084:	2908      	cmp	r1, #8
 800c086:	f63f af75 	bhi.w	800bf74 <_strtod_l+0x19c>
 800c08a:	3a30      	subs	r2, #48	@ 0x30
 800c08c:	9209      	str	r2, [sp, #36]	@ 0x24
 800c08e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c090:	920f      	str	r2, [sp, #60]	@ 0x3c
 800c092:	f04f 080a 	mov.w	r8, #10
 800c096:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c098:	1c56      	adds	r6, r2, #1
 800c09a:	9619      	str	r6, [sp, #100]	@ 0x64
 800c09c:	7852      	ldrb	r2, [r2, #1]
 800c09e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800c0a2:	f1be 0f09 	cmp.w	lr, #9
 800c0a6:	d939      	bls.n	800c11c <_strtod_l+0x344>
 800c0a8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c0aa:	1a76      	subs	r6, r6, r1
 800c0ac:	2e08      	cmp	r6, #8
 800c0ae:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800c0b2:	dc03      	bgt.n	800c0bc <_strtod_l+0x2e4>
 800c0b4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c0b6:	4588      	cmp	r8, r1
 800c0b8:	bfa8      	it	ge
 800c0ba:	4688      	movge	r8, r1
 800c0bc:	f1bc 0f00 	cmp.w	ip, #0
 800c0c0:	d001      	beq.n	800c0c6 <_strtod_l+0x2ee>
 800c0c2:	f1c8 0800 	rsb	r8, r8, #0
 800c0c6:	2d00      	cmp	r5, #0
 800c0c8:	d14e      	bne.n	800c168 <_strtod_l+0x390>
 800c0ca:	9908      	ldr	r1, [sp, #32]
 800c0cc:	4308      	orrs	r0, r1
 800c0ce:	f47f aebc 	bne.w	800be4a <_strtod_l+0x72>
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	f47f aed4 	bne.w	800be80 <_strtod_l+0xa8>
 800c0d8:	2a69      	cmp	r2, #105	@ 0x69
 800c0da:	d028      	beq.n	800c12e <_strtod_l+0x356>
 800c0dc:	dc25      	bgt.n	800c12a <_strtod_l+0x352>
 800c0de:	2a49      	cmp	r2, #73	@ 0x49
 800c0e0:	d025      	beq.n	800c12e <_strtod_l+0x356>
 800c0e2:	2a4e      	cmp	r2, #78	@ 0x4e
 800c0e4:	f47f aecc 	bne.w	800be80 <_strtod_l+0xa8>
 800c0e8:	499a      	ldr	r1, [pc, #616]	@ (800c354 <_strtod_l+0x57c>)
 800c0ea:	a819      	add	r0, sp, #100	@ 0x64
 800c0ec:	f002 fff0 	bl	800f0d0 <__match>
 800c0f0:	2800      	cmp	r0, #0
 800c0f2:	f43f aec5 	beq.w	800be80 <_strtod_l+0xa8>
 800c0f6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c0f8:	781b      	ldrb	r3, [r3, #0]
 800c0fa:	2b28      	cmp	r3, #40	@ 0x28
 800c0fc:	d12e      	bne.n	800c15c <_strtod_l+0x384>
 800c0fe:	4996      	ldr	r1, [pc, #600]	@ (800c358 <_strtod_l+0x580>)
 800c100:	aa1c      	add	r2, sp, #112	@ 0x70
 800c102:	a819      	add	r0, sp, #100	@ 0x64
 800c104:	f002 fff8 	bl	800f0f8 <__hexnan>
 800c108:	2805      	cmp	r0, #5
 800c10a:	d127      	bne.n	800c15c <_strtod_l+0x384>
 800c10c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c10e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800c112:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800c116:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800c11a:	e696      	b.n	800be4a <_strtod_l+0x72>
 800c11c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c11e:	fb08 2101 	mla	r1, r8, r1, r2
 800c122:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800c126:	9209      	str	r2, [sp, #36]	@ 0x24
 800c128:	e7b5      	b.n	800c096 <_strtod_l+0x2be>
 800c12a:	2a6e      	cmp	r2, #110	@ 0x6e
 800c12c:	e7da      	b.n	800c0e4 <_strtod_l+0x30c>
 800c12e:	498b      	ldr	r1, [pc, #556]	@ (800c35c <_strtod_l+0x584>)
 800c130:	a819      	add	r0, sp, #100	@ 0x64
 800c132:	f002 ffcd 	bl	800f0d0 <__match>
 800c136:	2800      	cmp	r0, #0
 800c138:	f43f aea2 	beq.w	800be80 <_strtod_l+0xa8>
 800c13c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c13e:	4988      	ldr	r1, [pc, #544]	@ (800c360 <_strtod_l+0x588>)
 800c140:	3b01      	subs	r3, #1
 800c142:	a819      	add	r0, sp, #100	@ 0x64
 800c144:	9319      	str	r3, [sp, #100]	@ 0x64
 800c146:	f002 ffc3 	bl	800f0d0 <__match>
 800c14a:	b910      	cbnz	r0, 800c152 <_strtod_l+0x37a>
 800c14c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c14e:	3301      	adds	r3, #1
 800c150:	9319      	str	r3, [sp, #100]	@ 0x64
 800c152:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800c370 <_strtod_l+0x598>
 800c156:	f04f 0a00 	mov.w	sl, #0
 800c15a:	e676      	b.n	800be4a <_strtod_l+0x72>
 800c15c:	4881      	ldr	r0, [pc, #516]	@ (800c364 <_strtod_l+0x58c>)
 800c15e:	f001 fe73 	bl	800de48 <nan>
 800c162:	ec5b ab10 	vmov	sl, fp, d0
 800c166:	e670      	b.n	800be4a <_strtod_l+0x72>
 800c168:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c16a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800c16c:	eba8 0303 	sub.w	r3, r8, r3
 800c170:	f1b9 0f00 	cmp.w	r9, #0
 800c174:	bf08      	it	eq
 800c176:	46a9      	moveq	r9, r5
 800c178:	2d10      	cmp	r5, #16
 800c17a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c17c:	462c      	mov	r4, r5
 800c17e:	bfa8      	it	ge
 800c180:	2410      	movge	r4, #16
 800c182:	f7f4 f9df 	bl	8000544 <__aeabi_ui2d>
 800c186:	2d09      	cmp	r5, #9
 800c188:	4682      	mov	sl, r0
 800c18a:	468b      	mov	fp, r1
 800c18c:	dc13      	bgt.n	800c1b6 <_strtod_l+0x3de>
 800c18e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c190:	2b00      	cmp	r3, #0
 800c192:	f43f ae5a 	beq.w	800be4a <_strtod_l+0x72>
 800c196:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c198:	dd78      	ble.n	800c28c <_strtod_l+0x4b4>
 800c19a:	2b16      	cmp	r3, #22
 800c19c:	dc5f      	bgt.n	800c25e <_strtod_l+0x486>
 800c19e:	4972      	ldr	r1, [pc, #456]	@ (800c368 <_strtod_l+0x590>)
 800c1a0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c1a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c1a8:	4652      	mov	r2, sl
 800c1aa:	465b      	mov	r3, fp
 800c1ac:	f7f4 fa44 	bl	8000638 <__aeabi_dmul>
 800c1b0:	4682      	mov	sl, r0
 800c1b2:	468b      	mov	fp, r1
 800c1b4:	e649      	b.n	800be4a <_strtod_l+0x72>
 800c1b6:	4b6c      	ldr	r3, [pc, #432]	@ (800c368 <_strtod_l+0x590>)
 800c1b8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c1bc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800c1c0:	f7f4 fa3a 	bl	8000638 <__aeabi_dmul>
 800c1c4:	4682      	mov	sl, r0
 800c1c6:	4638      	mov	r0, r7
 800c1c8:	468b      	mov	fp, r1
 800c1ca:	f7f4 f9bb 	bl	8000544 <__aeabi_ui2d>
 800c1ce:	4602      	mov	r2, r0
 800c1d0:	460b      	mov	r3, r1
 800c1d2:	4650      	mov	r0, sl
 800c1d4:	4659      	mov	r1, fp
 800c1d6:	f7f4 f879 	bl	80002cc <__adddf3>
 800c1da:	2d0f      	cmp	r5, #15
 800c1dc:	4682      	mov	sl, r0
 800c1de:	468b      	mov	fp, r1
 800c1e0:	ddd5      	ble.n	800c18e <_strtod_l+0x3b6>
 800c1e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c1e4:	1b2c      	subs	r4, r5, r4
 800c1e6:	441c      	add	r4, r3
 800c1e8:	2c00      	cmp	r4, #0
 800c1ea:	f340 8093 	ble.w	800c314 <_strtod_l+0x53c>
 800c1ee:	f014 030f 	ands.w	r3, r4, #15
 800c1f2:	d00a      	beq.n	800c20a <_strtod_l+0x432>
 800c1f4:	495c      	ldr	r1, [pc, #368]	@ (800c368 <_strtod_l+0x590>)
 800c1f6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c1fa:	4652      	mov	r2, sl
 800c1fc:	465b      	mov	r3, fp
 800c1fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c202:	f7f4 fa19 	bl	8000638 <__aeabi_dmul>
 800c206:	4682      	mov	sl, r0
 800c208:	468b      	mov	fp, r1
 800c20a:	f034 040f 	bics.w	r4, r4, #15
 800c20e:	d073      	beq.n	800c2f8 <_strtod_l+0x520>
 800c210:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800c214:	dd49      	ble.n	800c2aa <_strtod_l+0x4d2>
 800c216:	2400      	movs	r4, #0
 800c218:	46a0      	mov	r8, r4
 800c21a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c21c:	46a1      	mov	r9, r4
 800c21e:	9a05      	ldr	r2, [sp, #20]
 800c220:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800c370 <_strtod_l+0x598>
 800c224:	2322      	movs	r3, #34	@ 0x22
 800c226:	6013      	str	r3, [r2, #0]
 800c228:	f04f 0a00 	mov.w	sl, #0
 800c22c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c22e:	2b00      	cmp	r3, #0
 800c230:	f43f ae0b 	beq.w	800be4a <_strtod_l+0x72>
 800c234:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c236:	9805      	ldr	r0, [sp, #20]
 800c238:	f003 f880 	bl	800f33c <_Bfree>
 800c23c:	9805      	ldr	r0, [sp, #20]
 800c23e:	4649      	mov	r1, r9
 800c240:	f003 f87c 	bl	800f33c <_Bfree>
 800c244:	9805      	ldr	r0, [sp, #20]
 800c246:	4641      	mov	r1, r8
 800c248:	f003 f878 	bl	800f33c <_Bfree>
 800c24c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c24e:	9805      	ldr	r0, [sp, #20]
 800c250:	f003 f874 	bl	800f33c <_Bfree>
 800c254:	9805      	ldr	r0, [sp, #20]
 800c256:	4621      	mov	r1, r4
 800c258:	f003 f870 	bl	800f33c <_Bfree>
 800c25c:	e5f5      	b.n	800be4a <_strtod_l+0x72>
 800c25e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c260:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800c264:	4293      	cmp	r3, r2
 800c266:	dbbc      	blt.n	800c1e2 <_strtod_l+0x40a>
 800c268:	4c3f      	ldr	r4, [pc, #252]	@ (800c368 <_strtod_l+0x590>)
 800c26a:	f1c5 050f 	rsb	r5, r5, #15
 800c26e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c272:	4652      	mov	r2, sl
 800c274:	465b      	mov	r3, fp
 800c276:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c27a:	f7f4 f9dd 	bl	8000638 <__aeabi_dmul>
 800c27e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c280:	1b5d      	subs	r5, r3, r5
 800c282:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c286:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c28a:	e78f      	b.n	800c1ac <_strtod_l+0x3d4>
 800c28c:	3316      	adds	r3, #22
 800c28e:	dba8      	blt.n	800c1e2 <_strtod_l+0x40a>
 800c290:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c292:	eba3 0808 	sub.w	r8, r3, r8
 800c296:	4b34      	ldr	r3, [pc, #208]	@ (800c368 <_strtod_l+0x590>)
 800c298:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800c29c:	e9d8 2300 	ldrd	r2, r3, [r8]
 800c2a0:	4650      	mov	r0, sl
 800c2a2:	4659      	mov	r1, fp
 800c2a4:	f7f4 faf2 	bl	800088c <__aeabi_ddiv>
 800c2a8:	e782      	b.n	800c1b0 <_strtod_l+0x3d8>
 800c2aa:	2300      	movs	r3, #0
 800c2ac:	4f2f      	ldr	r7, [pc, #188]	@ (800c36c <_strtod_l+0x594>)
 800c2ae:	1124      	asrs	r4, r4, #4
 800c2b0:	4650      	mov	r0, sl
 800c2b2:	4659      	mov	r1, fp
 800c2b4:	461e      	mov	r6, r3
 800c2b6:	2c01      	cmp	r4, #1
 800c2b8:	dc21      	bgt.n	800c2fe <_strtod_l+0x526>
 800c2ba:	b10b      	cbz	r3, 800c2c0 <_strtod_l+0x4e8>
 800c2bc:	4682      	mov	sl, r0
 800c2be:	468b      	mov	fp, r1
 800c2c0:	492a      	ldr	r1, [pc, #168]	@ (800c36c <_strtod_l+0x594>)
 800c2c2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800c2c6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800c2ca:	4652      	mov	r2, sl
 800c2cc:	465b      	mov	r3, fp
 800c2ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c2d2:	f7f4 f9b1 	bl	8000638 <__aeabi_dmul>
 800c2d6:	4b26      	ldr	r3, [pc, #152]	@ (800c370 <_strtod_l+0x598>)
 800c2d8:	460a      	mov	r2, r1
 800c2da:	400b      	ands	r3, r1
 800c2dc:	4925      	ldr	r1, [pc, #148]	@ (800c374 <_strtod_l+0x59c>)
 800c2de:	428b      	cmp	r3, r1
 800c2e0:	4682      	mov	sl, r0
 800c2e2:	d898      	bhi.n	800c216 <_strtod_l+0x43e>
 800c2e4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800c2e8:	428b      	cmp	r3, r1
 800c2ea:	bf86      	itte	hi
 800c2ec:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800c378 <_strtod_l+0x5a0>
 800c2f0:	f04f 3aff 	movhi.w	sl, #4294967295
 800c2f4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800c2f8:	2300      	movs	r3, #0
 800c2fa:	9308      	str	r3, [sp, #32]
 800c2fc:	e076      	b.n	800c3ec <_strtod_l+0x614>
 800c2fe:	07e2      	lsls	r2, r4, #31
 800c300:	d504      	bpl.n	800c30c <_strtod_l+0x534>
 800c302:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c306:	f7f4 f997 	bl	8000638 <__aeabi_dmul>
 800c30a:	2301      	movs	r3, #1
 800c30c:	3601      	adds	r6, #1
 800c30e:	1064      	asrs	r4, r4, #1
 800c310:	3708      	adds	r7, #8
 800c312:	e7d0      	b.n	800c2b6 <_strtod_l+0x4de>
 800c314:	d0f0      	beq.n	800c2f8 <_strtod_l+0x520>
 800c316:	4264      	negs	r4, r4
 800c318:	f014 020f 	ands.w	r2, r4, #15
 800c31c:	d00a      	beq.n	800c334 <_strtod_l+0x55c>
 800c31e:	4b12      	ldr	r3, [pc, #72]	@ (800c368 <_strtod_l+0x590>)
 800c320:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c324:	4650      	mov	r0, sl
 800c326:	4659      	mov	r1, fp
 800c328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c32c:	f7f4 faae 	bl	800088c <__aeabi_ddiv>
 800c330:	4682      	mov	sl, r0
 800c332:	468b      	mov	fp, r1
 800c334:	1124      	asrs	r4, r4, #4
 800c336:	d0df      	beq.n	800c2f8 <_strtod_l+0x520>
 800c338:	2c1f      	cmp	r4, #31
 800c33a:	dd1f      	ble.n	800c37c <_strtod_l+0x5a4>
 800c33c:	2400      	movs	r4, #0
 800c33e:	46a0      	mov	r8, r4
 800c340:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c342:	46a1      	mov	r9, r4
 800c344:	9a05      	ldr	r2, [sp, #20]
 800c346:	2322      	movs	r3, #34	@ 0x22
 800c348:	f04f 0a00 	mov.w	sl, #0
 800c34c:	f04f 0b00 	mov.w	fp, #0
 800c350:	6013      	str	r3, [r2, #0]
 800c352:	e76b      	b.n	800c22c <_strtod_l+0x454>
 800c354:	08010e83 	.word	0x08010e83
 800c358:	08011010 	.word	0x08011010
 800c35c:	08010e7b 	.word	0x08010e7b
 800c360:	08010eba 	.word	0x08010eba
 800c364:	08010e73 	.word	0x08010e73
 800c368:	08011098 	.word	0x08011098
 800c36c:	08011070 	.word	0x08011070
 800c370:	7ff00000 	.word	0x7ff00000
 800c374:	7ca00000 	.word	0x7ca00000
 800c378:	7fefffff 	.word	0x7fefffff
 800c37c:	f014 0310 	ands.w	r3, r4, #16
 800c380:	bf18      	it	ne
 800c382:	236a      	movne	r3, #106	@ 0x6a
 800c384:	4ea9      	ldr	r6, [pc, #676]	@ (800c62c <_strtod_l+0x854>)
 800c386:	9308      	str	r3, [sp, #32]
 800c388:	4650      	mov	r0, sl
 800c38a:	4659      	mov	r1, fp
 800c38c:	2300      	movs	r3, #0
 800c38e:	07e7      	lsls	r7, r4, #31
 800c390:	d504      	bpl.n	800c39c <_strtod_l+0x5c4>
 800c392:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c396:	f7f4 f94f 	bl	8000638 <__aeabi_dmul>
 800c39a:	2301      	movs	r3, #1
 800c39c:	1064      	asrs	r4, r4, #1
 800c39e:	f106 0608 	add.w	r6, r6, #8
 800c3a2:	d1f4      	bne.n	800c38e <_strtod_l+0x5b6>
 800c3a4:	b10b      	cbz	r3, 800c3aa <_strtod_l+0x5d2>
 800c3a6:	4682      	mov	sl, r0
 800c3a8:	468b      	mov	fp, r1
 800c3aa:	9b08      	ldr	r3, [sp, #32]
 800c3ac:	b1b3      	cbz	r3, 800c3dc <_strtod_l+0x604>
 800c3ae:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800c3b2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	4659      	mov	r1, fp
 800c3ba:	dd0f      	ble.n	800c3dc <_strtod_l+0x604>
 800c3bc:	2b1f      	cmp	r3, #31
 800c3be:	dd56      	ble.n	800c46e <_strtod_l+0x696>
 800c3c0:	2b34      	cmp	r3, #52	@ 0x34
 800c3c2:	bfde      	ittt	le
 800c3c4:	f04f 33ff 	movle.w	r3, #4294967295
 800c3c8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800c3cc:	4093      	lslle	r3, r2
 800c3ce:	f04f 0a00 	mov.w	sl, #0
 800c3d2:	bfcc      	ite	gt
 800c3d4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800c3d8:	ea03 0b01 	andle.w	fp, r3, r1
 800c3dc:	2200      	movs	r2, #0
 800c3de:	2300      	movs	r3, #0
 800c3e0:	4650      	mov	r0, sl
 800c3e2:	4659      	mov	r1, fp
 800c3e4:	f7f4 fb90 	bl	8000b08 <__aeabi_dcmpeq>
 800c3e8:	2800      	cmp	r0, #0
 800c3ea:	d1a7      	bne.n	800c33c <_strtod_l+0x564>
 800c3ec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c3ee:	9300      	str	r3, [sp, #0]
 800c3f0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c3f2:	9805      	ldr	r0, [sp, #20]
 800c3f4:	462b      	mov	r3, r5
 800c3f6:	464a      	mov	r2, r9
 800c3f8:	f003 f808 	bl	800f40c <__s2b>
 800c3fc:	900b      	str	r0, [sp, #44]	@ 0x2c
 800c3fe:	2800      	cmp	r0, #0
 800c400:	f43f af09 	beq.w	800c216 <_strtod_l+0x43e>
 800c404:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c406:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c408:	2a00      	cmp	r2, #0
 800c40a:	eba3 0308 	sub.w	r3, r3, r8
 800c40e:	bfa8      	it	ge
 800c410:	2300      	movge	r3, #0
 800c412:	9312      	str	r3, [sp, #72]	@ 0x48
 800c414:	2400      	movs	r4, #0
 800c416:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800c41a:	9316      	str	r3, [sp, #88]	@ 0x58
 800c41c:	46a0      	mov	r8, r4
 800c41e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c420:	9805      	ldr	r0, [sp, #20]
 800c422:	6859      	ldr	r1, [r3, #4]
 800c424:	f002 ff4a 	bl	800f2bc <_Balloc>
 800c428:	4681      	mov	r9, r0
 800c42a:	2800      	cmp	r0, #0
 800c42c:	f43f aef7 	beq.w	800c21e <_strtod_l+0x446>
 800c430:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c432:	691a      	ldr	r2, [r3, #16]
 800c434:	3202      	adds	r2, #2
 800c436:	f103 010c 	add.w	r1, r3, #12
 800c43a:	0092      	lsls	r2, r2, #2
 800c43c:	300c      	adds	r0, #12
 800c43e:	f001 fcf2 	bl	800de26 <memcpy>
 800c442:	ec4b ab10 	vmov	d0, sl, fp
 800c446:	9805      	ldr	r0, [sp, #20]
 800c448:	aa1c      	add	r2, sp, #112	@ 0x70
 800c44a:	a91b      	add	r1, sp, #108	@ 0x6c
 800c44c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800c450:	f003 fb10 	bl	800fa74 <__d2b>
 800c454:	901a      	str	r0, [sp, #104]	@ 0x68
 800c456:	2800      	cmp	r0, #0
 800c458:	f43f aee1 	beq.w	800c21e <_strtod_l+0x446>
 800c45c:	9805      	ldr	r0, [sp, #20]
 800c45e:	2101      	movs	r1, #1
 800c460:	f003 f86a 	bl	800f538 <__i2b>
 800c464:	4680      	mov	r8, r0
 800c466:	b948      	cbnz	r0, 800c47c <_strtod_l+0x6a4>
 800c468:	f04f 0800 	mov.w	r8, #0
 800c46c:	e6d7      	b.n	800c21e <_strtod_l+0x446>
 800c46e:	f04f 32ff 	mov.w	r2, #4294967295
 800c472:	fa02 f303 	lsl.w	r3, r2, r3
 800c476:	ea03 0a0a 	and.w	sl, r3, sl
 800c47a:	e7af      	b.n	800c3dc <_strtod_l+0x604>
 800c47c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800c47e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800c480:	2d00      	cmp	r5, #0
 800c482:	bfab      	itete	ge
 800c484:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800c486:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800c488:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800c48a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800c48c:	bfac      	ite	ge
 800c48e:	18ef      	addge	r7, r5, r3
 800c490:	1b5e      	sublt	r6, r3, r5
 800c492:	9b08      	ldr	r3, [sp, #32]
 800c494:	1aed      	subs	r5, r5, r3
 800c496:	4415      	add	r5, r2
 800c498:	4b65      	ldr	r3, [pc, #404]	@ (800c630 <_strtod_l+0x858>)
 800c49a:	3d01      	subs	r5, #1
 800c49c:	429d      	cmp	r5, r3
 800c49e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800c4a2:	da50      	bge.n	800c546 <_strtod_l+0x76e>
 800c4a4:	1b5b      	subs	r3, r3, r5
 800c4a6:	2b1f      	cmp	r3, #31
 800c4a8:	eba2 0203 	sub.w	r2, r2, r3
 800c4ac:	f04f 0101 	mov.w	r1, #1
 800c4b0:	dc3d      	bgt.n	800c52e <_strtod_l+0x756>
 800c4b2:	fa01 f303 	lsl.w	r3, r1, r3
 800c4b6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c4b8:	2300      	movs	r3, #0
 800c4ba:	9310      	str	r3, [sp, #64]	@ 0x40
 800c4bc:	18bd      	adds	r5, r7, r2
 800c4be:	9b08      	ldr	r3, [sp, #32]
 800c4c0:	42af      	cmp	r7, r5
 800c4c2:	4416      	add	r6, r2
 800c4c4:	441e      	add	r6, r3
 800c4c6:	463b      	mov	r3, r7
 800c4c8:	bfa8      	it	ge
 800c4ca:	462b      	movge	r3, r5
 800c4cc:	42b3      	cmp	r3, r6
 800c4ce:	bfa8      	it	ge
 800c4d0:	4633      	movge	r3, r6
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	bfc2      	ittt	gt
 800c4d6:	1aed      	subgt	r5, r5, r3
 800c4d8:	1af6      	subgt	r6, r6, r3
 800c4da:	1aff      	subgt	r7, r7, r3
 800c4dc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	dd16      	ble.n	800c510 <_strtod_l+0x738>
 800c4e2:	4641      	mov	r1, r8
 800c4e4:	9805      	ldr	r0, [sp, #20]
 800c4e6:	461a      	mov	r2, r3
 800c4e8:	f003 f8de 	bl	800f6a8 <__pow5mult>
 800c4ec:	4680      	mov	r8, r0
 800c4ee:	2800      	cmp	r0, #0
 800c4f0:	d0ba      	beq.n	800c468 <_strtod_l+0x690>
 800c4f2:	4601      	mov	r1, r0
 800c4f4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c4f6:	9805      	ldr	r0, [sp, #20]
 800c4f8:	f003 f834 	bl	800f564 <__multiply>
 800c4fc:	900a      	str	r0, [sp, #40]	@ 0x28
 800c4fe:	2800      	cmp	r0, #0
 800c500:	f43f ae8d 	beq.w	800c21e <_strtod_l+0x446>
 800c504:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c506:	9805      	ldr	r0, [sp, #20]
 800c508:	f002 ff18 	bl	800f33c <_Bfree>
 800c50c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c50e:	931a      	str	r3, [sp, #104]	@ 0x68
 800c510:	2d00      	cmp	r5, #0
 800c512:	dc1d      	bgt.n	800c550 <_strtod_l+0x778>
 800c514:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c516:	2b00      	cmp	r3, #0
 800c518:	dd23      	ble.n	800c562 <_strtod_l+0x78a>
 800c51a:	4649      	mov	r1, r9
 800c51c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800c51e:	9805      	ldr	r0, [sp, #20]
 800c520:	f003 f8c2 	bl	800f6a8 <__pow5mult>
 800c524:	4681      	mov	r9, r0
 800c526:	b9e0      	cbnz	r0, 800c562 <_strtod_l+0x78a>
 800c528:	f04f 0900 	mov.w	r9, #0
 800c52c:	e677      	b.n	800c21e <_strtod_l+0x446>
 800c52e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800c532:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800c536:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800c53a:	35e2      	adds	r5, #226	@ 0xe2
 800c53c:	fa01 f305 	lsl.w	r3, r1, r5
 800c540:	9310      	str	r3, [sp, #64]	@ 0x40
 800c542:	9113      	str	r1, [sp, #76]	@ 0x4c
 800c544:	e7ba      	b.n	800c4bc <_strtod_l+0x6e4>
 800c546:	2300      	movs	r3, #0
 800c548:	9310      	str	r3, [sp, #64]	@ 0x40
 800c54a:	2301      	movs	r3, #1
 800c54c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c54e:	e7b5      	b.n	800c4bc <_strtod_l+0x6e4>
 800c550:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c552:	9805      	ldr	r0, [sp, #20]
 800c554:	462a      	mov	r2, r5
 800c556:	f003 f901 	bl	800f75c <__lshift>
 800c55a:	901a      	str	r0, [sp, #104]	@ 0x68
 800c55c:	2800      	cmp	r0, #0
 800c55e:	d1d9      	bne.n	800c514 <_strtod_l+0x73c>
 800c560:	e65d      	b.n	800c21e <_strtod_l+0x446>
 800c562:	2e00      	cmp	r6, #0
 800c564:	dd07      	ble.n	800c576 <_strtod_l+0x79e>
 800c566:	4649      	mov	r1, r9
 800c568:	9805      	ldr	r0, [sp, #20]
 800c56a:	4632      	mov	r2, r6
 800c56c:	f003 f8f6 	bl	800f75c <__lshift>
 800c570:	4681      	mov	r9, r0
 800c572:	2800      	cmp	r0, #0
 800c574:	d0d8      	beq.n	800c528 <_strtod_l+0x750>
 800c576:	2f00      	cmp	r7, #0
 800c578:	dd08      	ble.n	800c58c <_strtod_l+0x7b4>
 800c57a:	4641      	mov	r1, r8
 800c57c:	9805      	ldr	r0, [sp, #20]
 800c57e:	463a      	mov	r2, r7
 800c580:	f003 f8ec 	bl	800f75c <__lshift>
 800c584:	4680      	mov	r8, r0
 800c586:	2800      	cmp	r0, #0
 800c588:	f43f ae49 	beq.w	800c21e <_strtod_l+0x446>
 800c58c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c58e:	9805      	ldr	r0, [sp, #20]
 800c590:	464a      	mov	r2, r9
 800c592:	f003 f96b 	bl	800f86c <__mdiff>
 800c596:	4604      	mov	r4, r0
 800c598:	2800      	cmp	r0, #0
 800c59a:	f43f ae40 	beq.w	800c21e <_strtod_l+0x446>
 800c59e:	68c3      	ldr	r3, [r0, #12]
 800c5a0:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c5a2:	2300      	movs	r3, #0
 800c5a4:	60c3      	str	r3, [r0, #12]
 800c5a6:	4641      	mov	r1, r8
 800c5a8:	f003 f944 	bl	800f834 <__mcmp>
 800c5ac:	2800      	cmp	r0, #0
 800c5ae:	da45      	bge.n	800c63c <_strtod_l+0x864>
 800c5b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c5b2:	ea53 030a 	orrs.w	r3, r3, sl
 800c5b6:	d16b      	bne.n	800c690 <_strtod_l+0x8b8>
 800c5b8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c5bc:	2b00      	cmp	r3, #0
 800c5be:	d167      	bne.n	800c690 <_strtod_l+0x8b8>
 800c5c0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c5c4:	0d1b      	lsrs	r3, r3, #20
 800c5c6:	051b      	lsls	r3, r3, #20
 800c5c8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c5cc:	d960      	bls.n	800c690 <_strtod_l+0x8b8>
 800c5ce:	6963      	ldr	r3, [r4, #20]
 800c5d0:	b913      	cbnz	r3, 800c5d8 <_strtod_l+0x800>
 800c5d2:	6923      	ldr	r3, [r4, #16]
 800c5d4:	2b01      	cmp	r3, #1
 800c5d6:	dd5b      	ble.n	800c690 <_strtod_l+0x8b8>
 800c5d8:	4621      	mov	r1, r4
 800c5da:	2201      	movs	r2, #1
 800c5dc:	9805      	ldr	r0, [sp, #20]
 800c5de:	f003 f8bd 	bl	800f75c <__lshift>
 800c5e2:	4641      	mov	r1, r8
 800c5e4:	4604      	mov	r4, r0
 800c5e6:	f003 f925 	bl	800f834 <__mcmp>
 800c5ea:	2800      	cmp	r0, #0
 800c5ec:	dd50      	ble.n	800c690 <_strtod_l+0x8b8>
 800c5ee:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c5f2:	9a08      	ldr	r2, [sp, #32]
 800c5f4:	0d1b      	lsrs	r3, r3, #20
 800c5f6:	051b      	lsls	r3, r3, #20
 800c5f8:	2a00      	cmp	r2, #0
 800c5fa:	d06a      	beq.n	800c6d2 <_strtod_l+0x8fa>
 800c5fc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c600:	d867      	bhi.n	800c6d2 <_strtod_l+0x8fa>
 800c602:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800c606:	f67f ae9d 	bls.w	800c344 <_strtod_l+0x56c>
 800c60a:	4b0a      	ldr	r3, [pc, #40]	@ (800c634 <_strtod_l+0x85c>)
 800c60c:	4650      	mov	r0, sl
 800c60e:	4659      	mov	r1, fp
 800c610:	2200      	movs	r2, #0
 800c612:	f7f4 f811 	bl	8000638 <__aeabi_dmul>
 800c616:	4b08      	ldr	r3, [pc, #32]	@ (800c638 <_strtod_l+0x860>)
 800c618:	400b      	ands	r3, r1
 800c61a:	4682      	mov	sl, r0
 800c61c:	468b      	mov	fp, r1
 800c61e:	2b00      	cmp	r3, #0
 800c620:	f47f ae08 	bne.w	800c234 <_strtod_l+0x45c>
 800c624:	9a05      	ldr	r2, [sp, #20]
 800c626:	2322      	movs	r3, #34	@ 0x22
 800c628:	6013      	str	r3, [r2, #0]
 800c62a:	e603      	b.n	800c234 <_strtod_l+0x45c>
 800c62c:	08011038 	.word	0x08011038
 800c630:	fffffc02 	.word	0xfffffc02
 800c634:	39500000 	.word	0x39500000
 800c638:	7ff00000 	.word	0x7ff00000
 800c63c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800c640:	d165      	bne.n	800c70e <_strtod_l+0x936>
 800c642:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c644:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c648:	b35a      	cbz	r2, 800c6a2 <_strtod_l+0x8ca>
 800c64a:	4a9f      	ldr	r2, [pc, #636]	@ (800c8c8 <_strtod_l+0xaf0>)
 800c64c:	4293      	cmp	r3, r2
 800c64e:	d12b      	bne.n	800c6a8 <_strtod_l+0x8d0>
 800c650:	9b08      	ldr	r3, [sp, #32]
 800c652:	4651      	mov	r1, sl
 800c654:	b303      	cbz	r3, 800c698 <_strtod_l+0x8c0>
 800c656:	4b9d      	ldr	r3, [pc, #628]	@ (800c8cc <_strtod_l+0xaf4>)
 800c658:	465a      	mov	r2, fp
 800c65a:	4013      	ands	r3, r2
 800c65c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800c660:	f04f 32ff 	mov.w	r2, #4294967295
 800c664:	d81b      	bhi.n	800c69e <_strtod_l+0x8c6>
 800c666:	0d1b      	lsrs	r3, r3, #20
 800c668:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c66c:	fa02 f303 	lsl.w	r3, r2, r3
 800c670:	4299      	cmp	r1, r3
 800c672:	d119      	bne.n	800c6a8 <_strtod_l+0x8d0>
 800c674:	4b96      	ldr	r3, [pc, #600]	@ (800c8d0 <_strtod_l+0xaf8>)
 800c676:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c678:	429a      	cmp	r2, r3
 800c67a:	d102      	bne.n	800c682 <_strtod_l+0x8aa>
 800c67c:	3101      	adds	r1, #1
 800c67e:	f43f adce 	beq.w	800c21e <_strtod_l+0x446>
 800c682:	4b92      	ldr	r3, [pc, #584]	@ (800c8cc <_strtod_l+0xaf4>)
 800c684:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c686:	401a      	ands	r2, r3
 800c688:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800c68c:	f04f 0a00 	mov.w	sl, #0
 800c690:	9b08      	ldr	r3, [sp, #32]
 800c692:	2b00      	cmp	r3, #0
 800c694:	d1b9      	bne.n	800c60a <_strtod_l+0x832>
 800c696:	e5cd      	b.n	800c234 <_strtod_l+0x45c>
 800c698:	f04f 33ff 	mov.w	r3, #4294967295
 800c69c:	e7e8      	b.n	800c670 <_strtod_l+0x898>
 800c69e:	4613      	mov	r3, r2
 800c6a0:	e7e6      	b.n	800c670 <_strtod_l+0x898>
 800c6a2:	ea53 030a 	orrs.w	r3, r3, sl
 800c6a6:	d0a2      	beq.n	800c5ee <_strtod_l+0x816>
 800c6a8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c6aa:	b1db      	cbz	r3, 800c6e4 <_strtod_l+0x90c>
 800c6ac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c6ae:	4213      	tst	r3, r2
 800c6b0:	d0ee      	beq.n	800c690 <_strtod_l+0x8b8>
 800c6b2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c6b4:	9a08      	ldr	r2, [sp, #32]
 800c6b6:	4650      	mov	r0, sl
 800c6b8:	4659      	mov	r1, fp
 800c6ba:	b1bb      	cbz	r3, 800c6ec <_strtod_l+0x914>
 800c6bc:	f7ff fb6e 	bl	800bd9c <sulp>
 800c6c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c6c4:	ec53 2b10 	vmov	r2, r3, d0
 800c6c8:	f7f3 fe00 	bl	80002cc <__adddf3>
 800c6cc:	4682      	mov	sl, r0
 800c6ce:	468b      	mov	fp, r1
 800c6d0:	e7de      	b.n	800c690 <_strtod_l+0x8b8>
 800c6d2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800c6d6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800c6da:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800c6de:	f04f 3aff 	mov.w	sl, #4294967295
 800c6e2:	e7d5      	b.n	800c690 <_strtod_l+0x8b8>
 800c6e4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c6e6:	ea13 0f0a 	tst.w	r3, sl
 800c6ea:	e7e1      	b.n	800c6b0 <_strtod_l+0x8d8>
 800c6ec:	f7ff fb56 	bl	800bd9c <sulp>
 800c6f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c6f4:	ec53 2b10 	vmov	r2, r3, d0
 800c6f8:	f7f3 fde6 	bl	80002c8 <__aeabi_dsub>
 800c6fc:	2200      	movs	r2, #0
 800c6fe:	2300      	movs	r3, #0
 800c700:	4682      	mov	sl, r0
 800c702:	468b      	mov	fp, r1
 800c704:	f7f4 fa00 	bl	8000b08 <__aeabi_dcmpeq>
 800c708:	2800      	cmp	r0, #0
 800c70a:	d0c1      	beq.n	800c690 <_strtod_l+0x8b8>
 800c70c:	e61a      	b.n	800c344 <_strtod_l+0x56c>
 800c70e:	4641      	mov	r1, r8
 800c710:	4620      	mov	r0, r4
 800c712:	f003 fa07 	bl	800fb24 <__ratio>
 800c716:	ec57 6b10 	vmov	r6, r7, d0
 800c71a:	2200      	movs	r2, #0
 800c71c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c720:	4630      	mov	r0, r6
 800c722:	4639      	mov	r1, r7
 800c724:	f7f4 fa04 	bl	8000b30 <__aeabi_dcmple>
 800c728:	2800      	cmp	r0, #0
 800c72a:	d06f      	beq.n	800c80c <_strtod_l+0xa34>
 800c72c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c72e:	2b00      	cmp	r3, #0
 800c730:	d17a      	bne.n	800c828 <_strtod_l+0xa50>
 800c732:	f1ba 0f00 	cmp.w	sl, #0
 800c736:	d158      	bne.n	800c7ea <_strtod_l+0xa12>
 800c738:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c73a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d15a      	bne.n	800c7f8 <_strtod_l+0xa20>
 800c742:	4b64      	ldr	r3, [pc, #400]	@ (800c8d4 <_strtod_l+0xafc>)
 800c744:	2200      	movs	r2, #0
 800c746:	4630      	mov	r0, r6
 800c748:	4639      	mov	r1, r7
 800c74a:	f7f4 f9e7 	bl	8000b1c <__aeabi_dcmplt>
 800c74e:	2800      	cmp	r0, #0
 800c750:	d159      	bne.n	800c806 <_strtod_l+0xa2e>
 800c752:	4630      	mov	r0, r6
 800c754:	4639      	mov	r1, r7
 800c756:	4b60      	ldr	r3, [pc, #384]	@ (800c8d8 <_strtod_l+0xb00>)
 800c758:	2200      	movs	r2, #0
 800c75a:	f7f3 ff6d 	bl	8000638 <__aeabi_dmul>
 800c75e:	4606      	mov	r6, r0
 800c760:	460f      	mov	r7, r1
 800c762:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800c766:	9606      	str	r6, [sp, #24]
 800c768:	9307      	str	r3, [sp, #28]
 800c76a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c76e:	4d57      	ldr	r5, [pc, #348]	@ (800c8cc <_strtod_l+0xaf4>)
 800c770:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c774:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c776:	401d      	ands	r5, r3
 800c778:	4b58      	ldr	r3, [pc, #352]	@ (800c8dc <_strtod_l+0xb04>)
 800c77a:	429d      	cmp	r5, r3
 800c77c:	f040 80b2 	bne.w	800c8e4 <_strtod_l+0xb0c>
 800c780:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c782:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800c786:	ec4b ab10 	vmov	d0, sl, fp
 800c78a:	f003 f903 	bl	800f994 <__ulp>
 800c78e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c792:	ec51 0b10 	vmov	r0, r1, d0
 800c796:	f7f3 ff4f 	bl	8000638 <__aeabi_dmul>
 800c79a:	4652      	mov	r2, sl
 800c79c:	465b      	mov	r3, fp
 800c79e:	f7f3 fd95 	bl	80002cc <__adddf3>
 800c7a2:	460b      	mov	r3, r1
 800c7a4:	4949      	ldr	r1, [pc, #292]	@ (800c8cc <_strtod_l+0xaf4>)
 800c7a6:	4a4e      	ldr	r2, [pc, #312]	@ (800c8e0 <_strtod_l+0xb08>)
 800c7a8:	4019      	ands	r1, r3
 800c7aa:	4291      	cmp	r1, r2
 800c7ac:	4682      	mov	sl, r0
 800c7ae:	d942      	bls.n	800c836 <_strtod_l+0xa5e>
 800c7b0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c7b2:	4b47      	ldr	r3, [pc, #284]	@ (800c8d0 <_strtod_l+0xaf8>)
 800c7b4:	429a      	cmp	r2, r3
 800c7b6:	d103      	bne.n	800c7c0 <_strtod_l+0x9e8>
 800c7b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c7ba:	3301      	adds	r3, #1
 800c7bc:	f43f ad2f 	beq.w	800c21e <_strtod_l+0x446>
 800c7c0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800c8d0 <_strtod_l+0xaf8>
 800c7c4:	f04f 3aff 	mov.w	sl, #4294967295
 800c7c8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c7ca:	9805      	ldr	r0, [sp, #20]
 800c7cc:	f002 fdb6 	bl	800f33c <_Bfree>
 800c7d0:	9805      	ldr	r0, [sp, #20]
 800c7d2:	4649      	mov	r1, r9
 800c7d4:	f002 fdb2 	bl	800f33c <_Bfree>
 800c7d8:	9805      	ldr	r0, [sp, #20]
 800c7da:	4641      	mov	r1, r8
 800c7dc:	f002 fdae 	bl	800f33c <_Bfree>
 800c7e0:	9805      	ldr	r0, [sp, #20]
 800c7e2:	4621      	mov	r1, r4
 800c7e4:	f002 fdaa 	bl	800f33c <_Bfree>
 800c7e8:	e619      	b.n	800c41e <_strtod_l+0x646>
 800c7ea:	f1ba 0f01 	cmp.w	sl, #1
 800c7ee:	d103      	bne.n	800c7f8 <_strtod_l+0xa20>
 800c7f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	f43f ada6 	beq.w	800c344 <_strtod_l+0x56c>
 800c7f8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800c8a8 <_strtod_l+0xad0>
 800c7fc:	4f35      	ldr	r7, [pc, #212]	@ (800c8d4 <_strtod_l+0xafc>)
 800c7fe:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c802:	2600      	movs	r6, #0
 800c804:	e7b1      	b.n	800c76a <_strtod_l+0x992>
 800c806:	4f34      	ldr	r7, [pc, #208]	@ (800c8d8 <_strtod_l+0xb00>)
 800c808:	2600      	movs	r6, #0
 800c80a:	e7aa      	b.n	800c762 <_strtod_l+0x98a>
 800c80c:	4b32      	ldr	r3, [pc, #200]	@ (800c8d8 <_strtod_l+0xb00>)
 800c80e:	4630      	mov	r0, r6
 800c810:	4639      	mov	r1, r7
 800c812:	2200      	movs	r2, #0
 800c814:	f7f3 ff10 	bl	8000638 <__aeabi_dmul>
 800c818:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c81a:	4606      	mov	r6, r0
 800c81c:	460f      	mov	r7, r1
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d09f      	beq.n	800c762 <_strtod_l+0x98a>
 800c822:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800c826:	e7a0      	b.n	800c76a <_strtod_l+0x992>
 800c828:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800c8b0 <_strtod_l+0xad8>
 800c82c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c830:	ec57 6b17 	vmov	r6, r7, d7
 800c834:	e799      	b.n	800c76a <_strtod_l+0x992>
 800c836:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800c83a:	9b08      	ldr	r3, [sp, #32]
 800c83c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800c840:	2b00      	cmp	r3, #0
 800c842:	d1c1      	bne.n	800c7c8 <_strtod_l+0x9f0>
 800c844:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c848:	0d1b      	lsrs	r3, r3, #20
 800c84a:	051b      	lsls	r3, r3, #20
 800c84c:	429d      	cmp	r5, r3
 800c84e:	d1bb      	bne.n	800c7c8 <_strtod_l+0x9f0>
 800c850:	4630      	mov	r0, r6
 800c852:	4639      	mov	r1, r7
 800c854:	f7f4 fa50 	bl	8000cf8 <__aeabi_d2lz>
 800c858:	f7f3 fec0 	bl	80005dc <__aeabi_l2d>
 800c85c:	4602      	mov	r2, r0
 800c85e:	460b      	mov	r3, r1
 800c860:	4630      	mov	r0, r6
 800c862:	4639      	mov	r1, r7
 800c864:	f7f3 fd30 	bl	80002c8 <__aeabi_dsub>
 800c868:	460b      	mov	r3, r1
 800c86a:	4602      	mov	r2, r0
 800c86c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800c870:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800c874:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c876:	ea46 060a 	orr.w	r6, r6, sl
 800c87a:	431e      	orrs	r6, r3
 800c87c:	d06f      	beq.n	800c95e <_strtod_l+0xb86>
 800c87e:	a30e      	add	r3, pc, #56	@ (adr r3, 800c8b8 <_strtod_l+0xae0>)
 800c880:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c884:	f7f4 f94a 	bl	8000b1c <__aeabi_dcmplt>
 800c888:	2800      	cmp	r0, #0
 800c88a:	f47f acd3 	bne.w	800c234 <_strtod_l+0x45c>
 800c88e:	a30c      	add	r3, pc, #48	@ (adr r3, 800c8c0 <_strtod_l+0xae8>)
 800c890:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c894:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c898:	f7f4 f95e 	bl	8000b58 <__aeabi_dcmpgt>
 800c89c:	2800      	cmp	r0, #0
 800c89e:	d093      	beq.n	800c7c8 <_strtod_l+0x9f0>
 800c8a0:	e4c8      	b.n	800c234 <_strtod_l+0x45c>
 800c8a2:	bf00      	nop
 800c8a4:	f3af 8000 	nop.w
 800c8a8:	00000000 	.word	0x00000000
 800c8ac:	bff00000 	.word	0xbff00000
 800c8b0:	00000000 	.word	0x00000000
 800c8b4:	3ff00000 	.word	0x3ff00000
 800c8b8:	94a03595 	.word	0x94a03595
 800c8bc:	3fdfffff 	.word	0x3fdfffff
 800c8c0:	35afe535 	.word	0x35afe535
 800c8c4:	3fe00000 	.word	0x3fe00000
 800c8c8:	000fffff 	.word	0x000fffff
 800c8cc:	7ff00000 	.word	0x7ff00000
 800c8d0:	7fefffff 	.word	0x7fefffff
 800c8d4:	3ff00000 	.word	0x3ff00000
 800c8d8:	3fe00000 	.word	0x3fe00000
 800c8dc:	7fe00000 	.word	0x7fe00000
 800c8e0:	7c9fffff 	.word	0x7c9fffff
 800c8e4:	9b08      	ldr	r3, [sp, #32]
 800c8e6:	b323      	cbz	r3, 800c932 <_strtod_l+0xb5a>
 800c8e8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800c8ec:	d821      	bhi.n	800c932 <_strtod_l+0xb5a>
 800c8ee:	a328      	add	r3, pc, #160	@ (adr r3, 800c990 <_strtod_l+0xbb8>)
 800c8f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8f4:	4630      	mov	r0, r6
 800c8f6:	4639      	mov	r1, r7
 800c8f8:	f7f4 f91a 	bl	8000b30 <__aeabi_dcmple>
 800c8fc:	b1a0      	cbz	r0, 800c928 <_strtod_l+0xb50>
 800c8fe:	4639      	mov	r1, r7
 800c900:	4630      	mov	r0, r6
 800c902:	f7f4 f971 	bl	8000be8 <__aeabi_d2uiz>
 800c906:	2801      	cmp	r0, #1
 800c908:	bf38      	it	cc
 800c90a:	2001      	movcc	r0, #1
 800c90c:	f7f3 fe1a 	bl	8000544 <__aeabi_ui2d>
 800c910:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c912:	4606      	mov	r6, r0
 800c914:	460f      	mov	r7, r1
 800c916:	b9fb      	cbnz	r3, 800c958 <_strtod_l+0xb80>
 800c918:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c91c:	9014      	str	r0, [sp, #80]	@ 0x50
 800c91e:	9315      	str	r3, [sp, #84]	@ 0x54
 800c920:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800c924:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c928:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c92a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800c92e:	1b5b      	subs	r3, r3, r5
 800c930:	9311      	str	r3, [sp, #68]	@ 0x44
 800c932:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800c936:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800c93a:	f003 f82b 	bl	800f994 <__ulp>
 800c93e:	4650      	mov	r0, sl
 800c940:	ec53 2b10 	vmov	r2, r3, d0
 800c944:	4659      	mov	r1, fp
 800c946:	f7f3 fe77 	bl	8000638 <__aeabi_dmul>
 800c94a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800c94e:	f7f3 fcbd 	bl	80002cc <__adddf3>
 800c952:	4682      	mov	sl, r0
 800c954:	468b      	mov	fp, r1
 800c956:	e770      	b.n	800c83a <_strtod_l+0xa62>
 800c958:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800c95c:	e7e0      	b.n	800c920 <_strtod_l+0xb48>
 800c95e:	a30e      	add	r3, pc, #56	@ (adr r3, 800c998 <_strtod_l+0xbc0>)
 800c960:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c964:	f7f4 f8da 	bl	8000b1c <__aeabi_dcmplt>
 800c968:	e798      	b.n	800c89c <_strtod_l+0xac4>
 800c96a:	2300      	movs	r3, #0
 800c96c:	930e      	str	r3, [sp, #56]	@ 0x38
 800c96e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800c970:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c972:	6013      	str	r3, [r2, #0]
 800c974:	f7ff ba6d 	b.w	800be52 <_strtod_l+0x7a>
 800c978:	2a65      	cmp	r2, #101	@ 0x65
 800c97a:	f43f ab68 	beq.w	800c04e <_strtod_l+0x276>
 800c97e:	2a45      	cmp	r2, #69	@ 0x45
 800c980:	f43f ab65 	beq.w	800c04e <_strtod_l+0x276>
 800c984:	2301      	movs	r3, #1
 800c986:	f7ff bba0 	b.w	800c0ca <_strtod_l+0x2f2>
 800c98a:	bf00      	nop
 800c98c:	f3af 8000 	nop.w
 800c990:	ffc00000 	.word	0xffc00000
 800c994:	41dfffff 	.word	0x41dfffff
 800c998:	94a03595 	.word	0x94a03595
 800c99c:	3fcfffff 	.word	0x3fcfffff

0800c9a0 <_strtod_r>:
 800c9a0:	4b01      	ldr	r3, [pc, #4]	@ (800c9a8 <_strtod_r+0x8>)
 800c9a2:	f7ff ba19 	b.w	800bdd8 <_strtod_l>
 800c9a6:	bf00      	nop
 800c9a8:	20000020 	.word	0x20000020

0800c9ac <__cvt>:
 800c9ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c9b0:	ec57 6b10 	vmov	r6, r7, d0
 800c9b4:	2f00      	cmp	r7, #0
 800c9b6:	460c      	mov	r4, r1
 800c9b8:	4619      	mov	r1, r3
 800c9ba:	463b      	mov	r3, r7
 800c9bc:	bfbb      	ittet	lt
 800c9be:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800c9c2:	461f      	movlt	r7, r3
 800c9c4:	2300      	movge	r3, #0
 800c9c6:	232d      	movlt	r3, #45	@ 0x2d
 800c9c8:	700b      	strb	r3, [r1, #0]
 800c9ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c9cc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800c9d0:	4691      	mov	r9, r2
 800c9d2:	f023 0820 	bic.w	r8, r3, #32
 800c9d6:	bfbc      	itt	lt
 800c9d8:	4632      	movlt	r2, r6
 800c9da:	4616      	movlt	r6, r2
 800c9dc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c9e0:	d005      	beq.n	800c9ee <__cvt+0x42>
 800c9e2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c9e6:	d100      	bne.n	800c9ea <__cvt+0x3e>
 800c9e8:	3401      	adds	r4, #1
 800c9ea:	2102      	movs	r1, #2
 800c9ec:	e000      	b.n	800c9f0 <__cvt+0x44>
 800c9ee:	2103      	movs	r1, #3
 800c9f0:	ab03      	add	r3, sp, #12
 800c9f2:	9301      	str	r3, [sp, #4]
 800c9f4:	ab02      	add	r3, sp, #8
 800c9f6:	9300      	str	r3, [sp, #0]
 800c9f8:	ec47 6b10 	vmov	d0, r6, r7
 800c9fc:	4653      	mov	r3, sl
 800c9fe:	4622      	mov	r2, r4
 800ca00:	f001 fac2 	bl	800df88 <_dtoa_r>
 800ca04:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800ca08:	4605      	mov	r5, r0
 800ca0a:	d119      	bne.n	800ca40 <__cvt+0x94>
 800ca0c:	f019 0f01 	tst.w	r9, #1
 800ca10:	d00e      	beq.n	800ca30 <__cvt+0x84>
 800ca12:	eb00 0904 	add.w	r9, r0, r4
 800ca16:	2200      	movs	r2, #0
 800ca18:	2300      	movs	r3, #0
 800ca1a:	4630      	mov	r0, r6
 800ca1c:	4639      	mov	r1, r7
 800ca1e:	f7f4 f873 	bl	8000b08 <__aeabi_dcmpeq>
 800ca22:	b108      	cbz	r0, 800ca28 <__cvt+0x7c>
 800ca24:	f8cd 900c 	str.w	r9, [sp, #12]
 800ca28:	2230      	movs	r2, #48	@ 0x30
 800ca2a:	9b03      	ldr	r3, [sp, #12]
 800ca2c:	454b      	cmp	r3, r9
 800ca2e:	d31e      	bcc.n	800ca6e <__cvt+0xc2>
 800ca30:	9b03      	ldr	r3, [sp, #12]
 800ca32:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ca34:	1b5b      	subs	r3, r3, r5
 800ca36:	4628      	mov	r0, r5
 800ca38:	6013      	str	r3, [r2, #0]
 800ca3a:	b004      	add	sp, #16
 800ca3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ca40:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ca44:	eb00 0904 	add.w	r9, r0, r4
 800ca48:	d1e5      	bne.n	800ca16 <__cvt+0x6a>
 800ca4a:	7803      	ldrb	r3, [r0, #0]
 800ca4c:	2b30      	cmp	r3, #48	@ 0x30
 800ca4e:	d10a      	bne.n	800ca66 <__cvt+0xba>
 800ca50:	2200      	movs	r2, #0
 800ca52:	2300      	movs	r3, #0
 800ca54:	4630      	mov	r0, r6
 800ca56:	4639      	mov	r1, r7
 800ca58:	f7f4 f856 	bl	8000b08 <__aeabi_dcmpeq>
 800ca5c:	b918      	cbnz	r0, 800ca66 <__cvt+0xba>
 800ca5e:	f1c4 0401 	rsb	r4, r4, #1
 800ca62:	f8ca 4000 	str.w	r4, [sl]
 800ca66:	f8da 3000 	ldr.w	r3, [sl]
 800ca6a:	4499      	add	r9, r3
 800ca6c:	e7d3      	b.n	800ca16 <__cvt+0x6a>
 800ca6e:	1c59      	adds	r1, r3, #1
 800ca70:	9103      	str	r1, [sp, #12]
 800ca72:	701a      	strb	r2, [r3, #0]
 800ca74:	e7d9      	b.n	800ca2a <__cvt+0x7e>

0800ca76 <__exponent>:
 800ca76:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ca78:	2900      	cmp	r1, #0
 800ca7a:	bfba      	itte	lt
 800ca7c:	4249      	neglt	r1, r1
 800ca7e:	232d      	movlt	r3, #45	@ 0x2d
 800ca80:	232b      	movge	r3, #43	@ 0x2b
 800ca82:	2909      	cmp	r1, #9
 800ca84:	7002      	strb	r2, [r0, #0]
 800ca86:	7043      	strb	r3, [r0, #1]
 800ca88:	dd29      	ble.n	800cade <__exponent+0x68>
 800ca8a:	f10d 0307 	add.w	r3, sp, #7
 800ca8e:	461d      	mov	r5, r3
 800ca90:	270a      	movs	r7, #10
 800ca92:	461a      	mov	r2, r3
 800ca94:	fbb1 f6f7 	udiv	r6, r1, r7
 800ca98:	fb07 1416 	mls	r4, r7, r6, r1
 800ca9c:	3430      	adds	r4, #48	@ 0x30
 800ca9e:	f802 4c01 	strb.w	r4, [r2, #-1]
 800caa2:	460c      	mov	r4, r1
 800caa4:	2c63      	cmp	r4, #99	@ 0x63
 800caa6:	f103 33ff 	add.w	r3, r3, #4294967295
 800caaa:	4631      	mov	r1, r6
 800caac:	dcf1      	bgt.n	800ca92 <__exponent+0x1c>
 800caae:	3130      	adds	r1, #48	@ 0x30
 800cab0:	1e94      	subs	r4, r2, #2
 800cab2:	f803 1c01 	strb.w	r1, [r3, #-1]
 800cab6:	1c41      	adds	r1, r0, #1
 800cab8:	4623      	mov	r3, r4
 800caba:	42ab      	cmp	r3, r5
 800cabc:	d30a      	bcc.n	800cad4 <__exponent+0x5e>
 800cabe:	f10d 0309 	add.w	r3, sp, #9
 800cac2:	1a9b      	subs	r3, r3, r2
 800cac4:	42ac      	cmp	r4, r5
 800cac6:	bf88      	it	hi
 800cac8:	2300      	movhi	r3, #0
 800caca:	3302      	adds	r3, #2
 800cacc:	4403      	add	r3, r0
 800cace:	1a18      	subs	r0, r3, r0
 800cad0:	b003      	add	sp, #12
 800cad2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cad4:	f813 6b01 	ldrb.w	r6, [r3], #1
 800cad8:	f801 6f01 	strb.w	r6, [r1, #1]!
 800cadc:	e7ed      	b.n	800caba <__exponent+0x44>
 800cade:	2330      	movs	r3, #48	@ 0x30
 800cae0:	3130      	adds	r1, #48	@ 0x30
 800cae2:	7083      	strb	r3, [r0, #2]
 800cae4:	70c1      	strb	r1, [r0, #3]
 800cae6:	1d03      	adds	r3, r0, #4
 800cae8:	e7f1      	b.n	800cace <__exponent+0x58>
	...

0800caec <_printf_float>:
 800caec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800caf0:	b08d      	sub	sp, #52	@ 0x34
 800caf2:	460c      	mov	r4, r1
 800caf4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800caf8:	4616      	mov	r6, r2
 800cafa:	461f      	mov	r7, r3
 800cafc:	4605      	mov	r5, r0
 800cafe:	f001 f8bd 	bl	800dc7c <_localeconv_r>
 800cb02:	6803      	ldr	r3, [r0, #0]
 800cb04:	9304      	str	r3, [sp, #16]
 800cb06:	4618      	mov	r0, r3
 800cb08:	f7f3 fbd2 	bl	80002b0 <strlen>
 800cb0c:	2300      	movs	r3, #0
 800cb0e:	930a      	str	r3, [sp, #40]	@ 0x28
 800cb10:	f8d8 3000 	ldr.w	r3, [r8]
 800cb14:	9005      	str	r0, [sp, #20]
 800cb16:	3307      	adds	r3, #7
 800cb18:	f023 0307 	bic.w	r3, r3, #7
 800cb1c:	f103 0208 	add.w	r2, r3, #8
 800cb20:	f894 a018 	ldrb.w	sl, [r4, #24]
 800cb24:	f8d4 b000 	ldr.w	fp, [r4]
 800cb28:	f8c8 2000 	str.w	r2, [r8]
 800cb2c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800cb30:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800cb34:	9307      	str	r3, [sp, #28]
 800cb36:	f8cd 8018 	str.w	r8, [sp, #24]
 800cb3a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800cb3e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cb42:	4b9c      	ldr	r3, [pc, #624]	@ (800cdb4 <_printf_float+0x2c8>)
 800cb44:	f04f 32ff 	mov.w	r2, #4294967295
 800cb48:	f7f4 f810 	bl	8000b6c <__aeabi_dcmpun>
 800cb4c:	bb70      	cbnz	r0, 800cbac <_printf_float+0xc0>
 800cb4e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cb52:	4b98      	ldr	r3, [pc, #608]	@ (800cdb4 <_printf_float+0x2c8>)
 800cb54:	f04f 32ff 	mov.w	r2, #4294967295
 800cb58:	f7f3 ffea 	bl	8000b30 <__aeabi_dcmple>
 800cb5c:	bb30      	cbnz	r0, 800cbac <_printf_float+0xc0>
 800cb5e:	2200      	movs	r2, #0
 800cb60:	2300      	movs	r3, #0
 800cb62:	4640      	mov	r0, r8
 800cb64:	4649      	mov	r1, r9
 800cb66:	f7f3 ffd9 	bl	8000b1c <__aeabi_dcmplt>
 800cb6a:	b110      	cbz	r0, 800cb72 <_printf_float+0x86>
 800cb6c:	232d      	movs	r3, #45	@ 0x2d
 800cb6e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cb72:	4a91      	ldr	r2, [pc, #580]	@ (800cdb8 <_printf_float+0x2cc>)
 800cb74:	4b91      	ldr	r3, [pc, #580]	@ (800cdbc <_printf_float+0x2d0>)
 800cb76:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800cb7a:	bf8c      	ite	hi
 800cb7c:	4690      	movhi	r8, r2
 800cb7e:	4698      	movls	r8, r3
 800cb80:	2303      	movs	r3, #3
 800cb82:	6123      	str	r3, [r4, #16]
 800cb84:	f02b 0304 	bic.w	r3, fp, #4
 800cb88:	6023      	str	r3, [r4, #0]
 800cb8a:	f04f 0900 	mov.w	r9, #0
 800cb8e:	9700      	str	r7, [sp, #0]
 800cb90:	4633      	mov	r3, r6
 800cb92:	aa0b      	add	r2, sp, #44	@ 0x2c
 800cb94:	4621      	mov	r1, r4
 800cb96:	4628      	mov	r0, r5
 800cb98:	f000 f9d2 	bl	800cf40 <_printf_common>
 800cb9c:	3001      	adds	r0, #1
 800cb9e:	f040 808d 	bne.w	800ccbc <_printf_float+0x1d0>
 800cba2:	f04f 30ff 	mov.w	r0, #4294967295
 800cba6:	b00d      	add	sp, #52	@ 0x34
 800cba8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbac:	4642      	mov	r2, r8
 800cbae:	464b      	mov	r3, r9
 800cbb0:	4640      	mov	r0, r8
 800cbb2:	4649      	mov	r1, r9
 800cbb4:	f7f3 ffda 	bl	8000b6c <__aeabi_dcmpun>
 800cbb8:	b140      	cbz	r0, 800cbcc <_printf_float+0xe0>
 800cbba:	464b      	mov	r3, r9
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	bfbc      	itt	lt
 800cbc0:	232d      	movlt	r3, #45	@ 0x2d
 800cbc2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800cbc6:	4a7e      	ldr	r2, [pc, #504]	@ (800cdc0 <_printf_float+0x2d4>)
 800cbc8:	4b7e      	ldr	r3, [pc, #504]	@ (800cdc4 <_printf_float+0x2d8>)
 800cbca:	e7d4      	b.n	800cb76 <_printf_float+0x8a>
 800cbcc:	6863      	ldr	r3, [r4, #4]
 800cbce:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800cbd2:	9206      	str	r2, [sp, #24]
 800cbd4:	1c5a      	adds	r2, r3, #1
 800cbd6:	d13b      	bne.n	800cc50 <_printf_float+0x164>
 800cbd8:	2306      	movs	r3, #6
 800cbda:	6063      	str	r3, [r4, #4]
 800cbdc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800cbe0:	2300      	movs	r3, #0
 800cbe2:	6022      	str	r2, [r4, #0]
 800cbe4:	9303      	str	r3, [sp, #12]
 800cbe6:	ab0a      	add	r3, sp, #40	@ 0x28
 800cbe8:	e9cd a301 	strd	sl, r3, [sp, #4]
 800cbec:	ab09      	add	r3, sp, #36	@ 0x24
 800cbee:	9300      	str	r3, [sp, #0]
 800cbf0:	6861      	ldr	r1, [r4, #4]
 800cbf2:	ec49 8b10 	vmov	d0, r8, r9
 800cbf6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800cbfa:	4628      	mov	r0, r5
 800cbfc:	f7ff fed6 	bl	800c9ac <__cvt>
 800cc00:	9b06      	ldr	r3, [sp, #24]
 800cc02:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cc04:	2b47      	cmp	r3, #71	@ 0x47
 800cc06:	4680      	mov	r8, r0
 800cc08:	d129      	bne.n	800cc5e <_printf_float+0x172>
 800cc0a:	1cc8      	adds	r0, r1, #3
 800cc0c:	db02      	blt.n	800cc14 <_printf_float+0x128>
 800cc0e:	6863      	ldr	r3, [r4, #4]
 800cc10:	4299      	cmp	r1, r3
 800cc12:	dd41      	ble.n	800cc98 <_printf_float+0x1ac>
 800cc14:	f1aa 0a02 	sub.w	sl, sl, #2
 800cc18:	fa5f fa8a 	uxtb.w	sl, sl
 800cc1c:	3901      	subs	r1, #1
 800cc1e:	4652      	mov	r2, sl
 800cc20:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800cc24:	9109      	str	r1, [sp, #36]	@ 0x24
 800cc26:	f7ff ff26 	bl	800ca76 <__exponent>
 800cc2a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cc2c:	1813      	adds	r3, r2, r0
 800cc2e:	2a01      	cmp	r2, #1
 800cc30:	4681      	mov	r9, r0
 800cc32:	6123      	str	r3, [r4, #16]
 800cc34:	dc02      	bgt.n	800cc3c <_printf_float+0x150>
 800cc36:	6822      	ldr	r2, [r4, #0]
 800cc38:	07d2      	lsls	r2, r2, #31
 800cc3a:	d501      	bpl.n	800cc40 <_printf_float+0x154>
 800cc3c:	3301      	adds	r3, #1
 800cc3e:	6123      	str	r3, [r4, #16]
 800cc40:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	d0a2      	beq.n	800cb8e <_printf_float+0xa2>
 800cc48:	232d      	movs	r3, #45	@ 0x2d
 800cc4a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cc4e:	e79e      	b.n	800cb8e <_printf_float+0xa2>
 800cc50:	9a06      	ldr	r2, [sp, #24]
 800cc52:	2a47      	cmp	r2, #71	@ 0x47
 800cc54:	d1c2      	bne.n	800cbdc <_printf_float+0xf0>
 800cc56:	2b00      	cmp	r3, #0
 800cc58:	d1c0      	bne.n	800cbdc <_printf_float+0xf0>
 800cc5a:	2301      	movs	r3, #1
 800cc5c:	e7bd      	b.n	800cbda <_printf_float+0xee>
 800cc5e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800cc62:	d9db      	bls.n	800cc1c <_printf_float+0x130>
 800cc64:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800cc68:	d118      	bne.n	800cc9c <_printf_float+0x1b0>
 800cc6a:	2900      	cmp	r1, #0
 800cc6c:	6863      	ldr	r3, [r4, #4]
 800cc6e:	dd0b      	ble.n	800cc88 <_printf_float+0x19c>
 800cc70:	6121      	str	r1, [r4, #16]
 800cc72:	b913      	cbnz	r3, 800cc7a <_printf_float+0x18e>
 800cc74:	6822      	ldr	r2, [r4, #0]
 800cc76:	07d0      	lsls	r0, r2, #31
 800cc78:	d502      	bpl.n	800cc80 <_printf_float+0x194>
 800cc7a:	3301      	adds	r3, #1
 800cc7c:	440b      	add	r3, r1
 800cc7e:	6123      	str	r3, [r4, #16]
 800cc80:	65a1      	str	r1, [r4, #88]	@ 0x58
 800cc82:	f04f 0900 	mov.w	r9, #0
 800cc86:	e7db      	b.n	800cc40 <_printf_float+0x154>
 800cc88:	b913      	cbnz	r3, 800cc90 <_printf_float+0x1a4>
 800cc8a:	6822      	ldr	r2, [r4, #0]
 800cc8c:	07d2      	lsls	r2, r2, #31
 800cc8e:	d501      	bpl.n	800cc94 <_printf_float+0x1a8>
 800cc90:	3302      	adds	r3, #2
 800cc92:	e7f4      	b.n	800cc7e <_printf_float+0x192>
 800cc94:	2301      	movs	r3, #1
 800cc96:	e7f2      	b.n	800cc7e <_printf_float+0x192>
 800cc98:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800cc9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cc9e:	4299      	cmp	r1, r3
 800cca0:	db05      	blt.n	800ccae <_printf_float+0x1c2>
 800cca2:	6823      	ldr	r3, [r4, #0]
 800cca4:	6121      	str	r1, [r4, #16]
 800cca6:	07d8      	lsls	r0, r3, #31
 800cca8:	d5ea      	bpl.n	800cc80 <_printf_float+0x194>
 800ccaa:	1c4b      	adds	r3, r1, #1
 800ccac:	e7e7      	b.n	800cc7e <_printf_float+0x192>
 800ccae:	2900      	cmp	r1, #0
 800ccb0:	bfd4      	ite	le
 800ccb2:	f1c1 0202 	rsble	r2, r1, #2
 800ccb6:	2201      	movgt	r2, #1
 800ccb8:	4413      	add	r3, r2
 800ccba:	e7e0      	b.n	800cc7e <_printf_float+0x192>
 800ccbc:	6823      	ldr	r3, [r4, #0]
 800ccbe:	055a      	lsls	r2, r3, #21
 800ccc0:	d407      	bmi.n	800ccd2 <_printf_float+0x1e6>
 800ccc2:	6923      	ldr	r3, [r4, #16]
 800ccc4:	4642      	mov	r2, r8
 800ccc6:	4631      	mov	r1, r6
 800ccc8:	4628      	mov	r0, r5
 800ccca:	47b8      	blx	r7
 800cccc:	3001      	adds	r0, #1
 800ccce:	d12b      	bne.n	800cd28 <_printf_float+0x23c>
 800ccd0:	e767      	b.n	800cba2 <_printf_float+0xb6>
 800ccd2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ccd6:	f240 80dd 	bls.w	800ce94 <_printf_float+0x3a8>
 800ccda:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ccde:	2200      	movs	r2, #0
 800cce0:	2300      	movs	r3, #0
 800cce2:	f7f3 ff11 	bl	8000b08 <__aeabi_dcmpeq>
 800cce6:	2800      	cmp	r0, #0
 800cce8:	d033      	beq.n	800cd52 <_printf_float+0x266>
 800ccea:	4a37      	ldr	r2, [pc, #220]	@ (800cdc8 <_printf_float+0x2dc>)
 800ccec:	2301      	movs	r3, #1
 800ccee:	4631      	mov	r1, r6
 800ccf0:	4628      	mov	r0, r5
 800ccf2:	47b8      	blx	r7
 800ccf4:	3001      	adds	r0, #1
 800ccf6:	f43f af54 	beq.w	800cba2 <_printf_float+0xb6>
 800ccfa:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800ccfe:	4543      	cmp	r3, r8
 800cd00:	db02      	blt.n	800cd08 <_printf_float+0x21c>
 800cd02:	6823      	ldr	r3, [r4, #0]
 800cd04:	07d8      	lsls	r0, r3, #31
 800cd06:	d50f      	bpl.n	800cd28 <_printf_float+0x23c>
 800cd08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cd0c:	4631      	mov	r1, r6
 800cd0e:	4628      	mov	r0, r5
 800cd10:	47b8      	blx	r7
 800cd12:	3001      	adds	r0, #1
 800cd14:	f43f af45 	beq.w	800cba2 <_printf_float+0xb6>
 800cd18:	f04f 0900 	mov.w	r9, #0
 800cd1c:	f108 38ff 	add.w	r8, r8, #4294967295
 800cd20:	f104 0a1a 	add.w	sl, r4, #26
 800cd24:	45c8      	cmp	r8, r9
 800cd26:	dc09      	bgt.n	800cd3c <_printf_float+0x250>
 800cd28:	6823      	ldr	r3, [r4, #0]
 800cd2a:	079b      	lsls	r3, r3, #30
 800cd2c:	f100 8103 	bmi.w	800cf36 <_printf_float+0x44a>
 800cd30:	68e0      	ldr	r0, [r4, #12]
 800cd32:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cd34:	4298      	cmp	r0, r3
 800cd36:	bfb8      	it	lt
 800cd38:	4618      	movlt	r0, r3
 800cd3a:	e734      	b.n	800cba6 <_printf_float+0xba>
 800cd3c:	2301      	movs	r3, #1
 800cd3e:	4652      	mov	r2, sl
 800cd40:	4631      	mov	r1, r6
 800cd42:	4628      	mov	r0, r5
 800cd44:	47b8      	blx	r7
 800cd46:	3001      	adds	r0, #1
 800cd48:	f43f af2b 	beq.w	800cba2 <_printf_float+0xb6>
 800cd4c:	f109 0901 	add.w	r9, r9, #1
 800cd50:	e7e8      	b.n	800cd24 <_printf_float+0x238>
 800cd52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	dc39      	bgt.n	800cdcc <_printf_float+0x2e0>
 800cd58:	4a1b      	ldr	r2, [pc, #108]	@ (800cdc8 <_printf_float+0x2dc>)
 800cd5a:	2301      	movs	r3, #1
 800cd5c:	4631      	mov	r1, r6
 800cd5e:	4628      	mov	r0, r5
 800cd60:	47b8      	blx	r7
 800cd62:	3001      	adds	r0, #1
 800cd64:	f43f af1d 	beq.w	800cba2 <_printf_float+0xb6>
 800cd68:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800cd6c:	ea59 0303 	orrs.w	r3, r9, r3
 800cd70:	d102      	bne.n	800cd78 <_printf_float+0x28c>
 800cd72:	6823      	ldr	r3, [r4, #0]
 800cd74:	07d9      	lsls	r1, r3, #31
 800cd76:	d5d7      	bpl.n	800cd28 <_printf_float+0x23c>
 800cd78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cd7c:	4631      	mov	r1, r6
 800cd7e:	4628      	mov	r0, r5
 800cd80:	47b8      	blx	r7
 800cd82:	3001      	adds	r0, #1
 800cd84:	f43f af0d 	beq.w	800cba2 <_printf_float+0xb6>
 800cd88:	f04f 0a00 	mov.w	sl, #0
 800cd8c:	f104 0b1a 	add.w	fp, r4, #26
 800cd90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd92:	425b      	negs	r3, r3
 800cd94:	4553      	cmp	r3, sl
 800cd96:	dc01      	bgt.n	800cd9c <_printf_float+0x2b0>
 800cd98:	464b      	mov	r3, r9
 800cd9a:	e793      	b.n	800ccc4 <_printf_float+0x1d8>
 800cd9c:	2301      	movs	r3, #1
 800cd9e:	465a      	mov	r2, fp
 800cda0:	4631      	mov	r1, r6
 800cda2:	4628      	mov	r0, r5
 800cda4:	47b8      	blx	r7
 800cda6:	3001      	adds	r0, #1
 800cda8:	f43f aefb 	beq.w	800cba2 <_printf_float+0xb6>
 800cdac:	f10a 0a01 	add.w	sl, sl, #1
 800cdb0:	e7ee      	b.n	800cd90 <_printf_float+0x2a4>
 800cdb2:	bf00      	nop
 800cdb4:	7fefffff 	.word	0x7fefffff
 800cdb8:	08010e7a 	.word	0x08010e7a
 800cdbc:	08010e76 	.word	0x08010e76
 800cdc0:	08010e82 	.word	0x08010e82
 800cdc4:	08010e7e 	.word	0x08010e7e
 800cdc8:	08010e86 	.word	0x08010e86
 800cdcc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cdce:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800cdd2:	4553      	cmp	r3, sl
 800cdd4:	bfa8      	it	ge
 800cdd6:	4653      	movge	r3, sl
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	4699      	mov	r9, r3
 800cddc:	dc36      	bgt.n	800ce4c <_printf_float+0x360>
 800cdde:	f04f 0b00 	mov.w	fp, #0
 800cde2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cde6:	f104 021a 	add.w	r2, r4, #26
 800cdea:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cdec:	9306      	str	r3, [sp, #24]
 800cdee:	eba3 0309 	sub.w	r3, r3, r9
 800cdf2:	455b      	cmp	r3, fp
 800cdf4:	dc31      	bgt.n	800ce5a <_printf_float+0x36e>
 800cdf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cdf8:	459a      	cmp	sl, r3
 800cdfa:	dc3a      	bgt.n	800ce72 <_printf_float+0x386>
 800cdfc:	6823      	ldr	r3, [r4, #0]
 800cdfe:	07da      	lsls	r2, r3, #31
 800ce00:	d437      	bmi.n	800ce72 <_printf_float+0x386>
 800ce02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce04:	ebaa 0903 	sub.w	r9, sl, r3
 800ce08:	9b06      	ldr	r3, [sp, #24]
 800ce0a:	ebaa 0303 	sub.w	r3, sl, r3
 800ce0e:	4599      	cmp	r9, r3
 800ce10:	bfa8      	it	ge
 800ce12:	4699      	movge	r9, r3
 800ce14:	f1b9 0f00 	cmp.w	r9, #0
 800ce18:	dc33      	bgt.n	800ce82 <_printf_float+0x396>
 800ce1a:	f04f 0800 	mov.w	r8, #0
 800ce1e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ce22:	f104 0b1a 	add.w	fp, r4, #26
 800ce26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce28:	ebaa 0303 	sub.w	r3, sl, r3
 800ce2c:	eba3 0309 	sub.w	r3, r3, r9
 800ce30:	4543      	cmp	r3, r8
 800ce32:	f77f af79 	ble.w	800cd28 <_printf_float+0x23c>
 800ce36:	2301      	movs	r3, #1
 800ce38:	465a      	mov	r2, fp
 800ce3a:	4631      	mov	r1, r6
 800ce3c:	4628      	mov	r0, r5
 800ce3e:	47b8      	blx	r7
 800ce40:	3001      	adds	r0, #1
 800ce42:	f43f aeae 	beq.w	800cba2 <_printf_float+0xb6>
 800ce46:	f108 0801 	add.w	r8, r8, #1
 800ce4a:	e7ec      	b.n	800ce26 <_printf_float+0x33a>
 800ce4c:	4642      	mov	r2, r8
 800ce4e:	4631      	mov	r1, r6
 800ce50:	4628      	mov	r0, r5
 800ce52:	47b8      	blx	r7
 800ce54:	3001      	adds	r0, #1
 800ce56:	d1c2      	bne.n	800cdde <_printf_float+0x2f2>
 800ce58:	e6a3      	b.n	800cba2 <_printf_float+0xb6>
 800ce5a:	2301      	movs	r3, #1
 800ce5c:	4631      	mov	r1, r6
 800ce5e:	4628      	mov	r0, r5
 800ce60:	9206      	str	r2, [sp, #24]
 800ce62:	47b8      	blx	r7
 800ce64:	3001      	adds	r0, #1
 800ce66:	f43f ae9c 	beq.w	800cba2 <_printf_float+0xb6>
 800ce6a:	9a06      	ldr	r2, [sp, #24]
 800ce6c:	f10b 0b01 	add.w	fp, fp, #1
 800ce70:	e7bb      	b.n	800cdea <_printf_float+0x2fe>
 800ce72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ce76:	4631      	mov	r1, r6
 800ce78:	4628      	mov	r0, r5
 800ce7a:	47b8      	blx	r7
 800ce7c:	3001      	adds	r0, #1
 800ce7e:	d1c0      	bne.n	800ce02 <_printf_float+0x316>
 800ce80:	e68f      	b.n	800cba2 <_printf_float+0xb6>
 800ce82:	9a06      	ldr	r2, [sp, #24]
 800ce84:	464b      	mov	r3, r9
 800ce86:	4442      	add	r2, r8
 800ce88:	4631      	mov	r1, r6
 800ce8a:	4628      	mov	r0, r5
 800ce8c:	47b8      	blx	r7
 800ce8e:	3001      	adds	r0, #1
 800ce90:	d1c3      	bne.n	800ce1a <_printf_float+0x32e>
 800ce92:	e686      	b.n	800cba2 <_printf_float+0xb6>
 800ce94:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ce98:	f1ba 0f01 	cmp.w	sl, #1
 800ce9c:	dc01      	bgt.n	800cea2 <_printf_float+0x3b6>
 800ce9e:	07db      	lsls	r3, r3, #31
 800cea0:	d536      	bpl.n	800cf10 <_printf_float+0x424>
 800cea2:	2301      	movs	r3, #1
 800cea4:	4642      	mov	r2, r8
 800cea6:	4631      	mov	r1, r6
 800cea8:	4628      	mov	r0, r5
 800ceaa:	47b8      	blx	r7
 800ceac:	3001      	adds	r0, #1
 800ceae:	f43f ae78 	beq.w	800cba2 <_printf_float+0xb6>
 800ceb2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ceb6:	4631      	mov	r1, r6
 800ceb8:	4628      	mov	r0, r5
 800ceba:	47b8      	blx	r7
 800cebc:	3001      	adds	r0, #1
 800cebe:	f43f ae70 	beq.w	800cba2 <_printf_float+0xb6>
 800cec2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800cec6:	2200      	movs	r2, #0
 800cec8:	2300      	movs	r3, #0
 800ceca:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cece:	f7f3 fe1b 	bl	8000b08 <__aeabi_dcmpeq>
 800ced2:	b9c0      	cbnz	r0, 800cf06 <_printf_float+0x41a>
 800ced4:	4653      	mov	r3, sl
 800ced6:	f108 0201 	add.w	r2, r8, #1
 800ceda:	4631      	mov	r1, r6
 800cedc:	4628      	mov	r0, r5
 800cede:	47b8      	blx	r7
 800cee0:	3001      	adds	r0, #1
 800cee2:	d10c      	bne.n	800cefe <_printf_float+0x412>
 800cee4:	e65d      	b.n	800cba2 <_printf_float+0xb6>
 800cee6:	2301      	movs	r3, #1
 800cee8:	465a      	mov	r2, fp
 800ceea:	4631      	mov	r1, r6
 800ceec:	4628      	mov	r0, r5
 800ceee:	47b8      	blx	r7
 800cef0:	3001      	adds	r0, #1
 800cef2:	f43f ae56 	beq.w	800cba2 <_printf_float+0xb6>
 800cef6:	f108 0801 	add.w	r8, r8, #1
 800cefa:	45d0      	cmp	r8, sl
 800cefc:	dbf3      	blt.n	800cee6 <_printf_float+0x3fa>
 800cefe:	464b      	mov	r3, r9
 800cf00:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800cf04:	e6df      	b.n	800ccc6 <_printf_float+0x1da>
 800cf06:	f04f 0800 	mov.w	r8, #0
 800cf0a:	f104 0b1a 	add.w	fp, r4, #26
 800cf0e:	e7f4      	b.n	800cefa <_printf_float+0x40e>
 800cf10:	2301      	movs	r3, #1
 800cf12:	4642      	mov	r2, r8
 800cf14:	e7e1      	b.n	800ceda <_printf_float+0x3ee>
 800cf16:	2301      	movs	r3, #1
 800cf18:	464a      	mov	r2, r9
 800cf1a:	4631      	mov	r1, r6
 800cf1c:	4628      	mov	r0, r5
 800cf1e:	47b8      	blx	r7
 800cf20:	3001      	adds	r0, #1
 800cf22:	f43f ae3e 	beq.w	800cba2 <_printf_float+0xb6>
 800cf26:	f108 0801 	add.w	r8, r8, #1
 800cf2a:	68e3      	ldr	r3, [r4, #12]
 800cf2c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cf2e:	1a5b      	subs	r3, r3, r1
 800cf30:	4543      	cmp	r3, r8
 800cf32:	dcf0      	bgt.n	800cf16 <_printf_float+0x42a>
 800cf34:	e6fc      	b.n	800cd30 <_printf_float+0x244>
 800cf36:	f04f 0800 	mov.w	r8, #0
 800cf3a:	f104 0919 	add.w	r9, r4, #25
 800cf3e:	e7f4      	b.n	800cf2a <_printf_float+0x43e>

0800cf40 <_printf_common>:
 800cf40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cf44:	4616      	mov	r6, r2
 800cf46:	4698      	mov	r8, r3
 800cf48:	688a      	ldr	r2, [r1, #8]
 800cf4a:	690b      	ldr	r3, [r1, #16]
 800cf4c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cf50:	4293      	cmp	r3, r2
 800cf52:	bfb8      	it	lt
 800cf54:	4613      	movlt	r3, r2
 800cf56:	6033      	str	r3, [r6, #0]
 800cf58:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800cf5c:	4607      	mov	r7, r0
 800cf5e:	460c      	mov	r4, r1
 800cf60:	b10a      	cbz	r2, 800cf66 <_printf_common+0x26>
 800cf62:	3301      	adds	r3, #1
 800cf64:	6033      	str	r3, [r6, #0]
 800cf66:	6823      	ldr	r3, [r4, #0]
 800cf68:	0699      	lsls	r1, r3, #26
 800cf6a:	bf42      	ittt	mi
 800cf6c:	6833      	ldrmi	r3, [r6, #0]
 800cf6e:	3302      	addmi	r3, #2
 800cf70:	6033      	strmi	r3, [r6, #0]
 800cf72:	6825      	ldr	r5, [r4, #0]
 800cf74:	f015 0506 	ands.w	r5, r5, #6
 800cf78:	d106      	bne.n	800cf88 <_printf_common+0x48>
 800cf7a:	f104 0a19 	add.w	sl, r4, #25
 800cf7e:	68e3      	ldr	r3, [r4, #12]
 800cf80:	6832      	ldr	r2, [r6, #0]
 800cf82:	1a9b      	subs	r3, r3, r2
 800cf84:	42ab      	cmp	r3, r5
 800cf86:	dc26      	bgt.n	800cfd6 <_printf_common+0x96>
 800cf88:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800cf8c:	6822      	ldr	r2, [r4, #0]
 800cf8e:	3b00      	subs	r3, #0
 800cf90:	bf18      	it	ne
 800cf92:	2301      	movne	r3, #1
 800cf94:	0692      	lsls	r2, r2, #26
 800cf96:	d42b      	bmi.n	800cff0 <_printf_common+0xb0>
 800cf98:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800cf9c:	4641      	mov	r1, r8
 800cf9e:	4638      	mov	r0, r7
 800cfa0:	47c8      	blx	r9
 800cfa2:	3001      	adds	r0, #1
 800cfa4:	d01e      	beq.n	800cfe4 <_printf_common+0xa4>
 800cfa6:	6823      	ldr	r3, [r4, #0]
 800cfa8:	6922      	ldr	r2, [r4, #16]
 800cfaa:	f003 0306 	and.w	r3, r3, #6
 800cfae:	2b04      	cmp	r3, #4
 800cfb0:	bf02      	ittt	eq
 800cfb2:	68e5      	ldreq	r5, [r4, #12]
 800cfb4:	6833      	ldreq	r3, [r6, #0]
 800cfb6:	1aed      	subeq	r5, r5, r3
 800cfb8:	68a3      	ldr	r3, [r4, #8]
 800cfba:	bf0c      	ite	eq
 800cfbc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cfc0:	2500      	movne	r5, #0
 800cfc2:	4293      	cmp	r3, r2
 800cfc4:	bfc4      	itt	gt
 800cfc6:	1a9b      	subgt	r3, r3, r2
 800cfc8:	18ed      	addgt	r5, r5, r3
 800cfca:	2600      	movs	r6, #0
 800cfcc:	341a      	adds	r4, #26
 800cfce:	42b5      	cmp	r5, r6
 800cfd0:	d11a      	bne.n	800d008 <_printf_common+0xc8>
 800cfd2:	2000      	movs	r0, #0
 800cfd4:	e008      	b.n	800cfe8 <_printf_common+0xa8>
 800cfd6:	2301      	movs	r3, #1
 800cfd8:	4652      	mov	r2, sl
 800cfda:	4641      	mov	r1, r8
 800cfdc:	4638      	mov	r0, r7
 800cfde:	47c8      	blx	r9
 800cfe0:	3001      	adds	r0, #1
 800cfe2:	d103      	bne.n	800cfec <_printf_common+0xac>
 800cfe4:	f04f 30ff 	mov.w	r0, #4294967295
 800cfe8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cfec:	3501      	adds	r5, #1
 800cfee:	e7c6      	b.n	800cf7e <_printf_common+0x3e>
 800cff0:	18e1      	adds	r1, r4, r3
 800cff2:	1c5a      	adds	r2, r3, #1
 800cff4:	2030      	movs	r0, #48	@ 0x30
 800cff6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800cffa:	4422      	add	r2, r4
 800cffc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d000:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d004:	3302      	adds	r3, #2
 800d006:	e7c7      	b.n	800cf98 <_printf_common+0x58>
 800d008:	2301      	movs	r3, #1
 800d00a:	4622      	mov	r2, r4
 800d00c:	4641      	mov	r1, r8
 800d00e:	4638      	mov	r0, r7
 800d010:	47c8      	blx	r9
 800d012:	3001      	adds	r0, #1
 800d014:	d0e6      	beq.n	800cfe4 <_printf_common+0xa4>
 800d016:	3601      	adds	r6, #1
 800d018:	e7d9      	b.n	800cfce <_printf_common+0x8e>
	...

0800d01c <_printf_i>:
 800d01c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d020:	7e0f      	ldrb	r7, [r1, #24]
 800d022:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d024:	2f78      	cmp	r7, #120	@ 0x78
 800d026:	4691      	mov	r9, r2
 800d028:	4680      	mov	r8, r0
 800d02a:	460c      	mov	r4, r1
 800d02c:	469a      	mov	sl, r3
 800d02e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d032:	d807      	bhi.n	800d044 <_printf_i+0x28>
 800d034:	2f62      	cmp	r7, #98	@ 0x62
 800d036:	d80a      	bhi.n	800d04e <_printf_i+0x32>
 800d038:	2f00      	cmp	r7, #0
 800d03a:	f000 80d1 	beq.w	800d1e0 <_printf_i+0x1c4>
 800d03e:	2f58      	cmp	r7, #88	@ 0x58
 800d040:	f000 80b8 	beq.w	800d1b4 <_printf_i+0x198>
 800d044:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d048:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d04c:	e03a      	b.n	800d0c4 <_printf_i+0xa8>
 800d04e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d052:	2b15      	cmp	r3, #21
 800d054:	d8f6      	bhi.n	800d044 <_printf_i+0x28>
 800d056:	a101      	add	r1, pc, #4	@ (adr r1, 800d05c <_printf_i+0x40>)
 800d058:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d05c:	0800d0b5 	.word	0x0800d0b5
 800d060:	0800d0c9 	.word	0x0800d0c9
 800d064:	0800d045 	.word	0x0800d045
 800d068:	0800d045 	.word	0x0800d045
 800d06c:	0800d045 	.word	0x0800d045
 800d070:	0800d045 	.word	0x0800d045
 800d074:	0800d0c9 	.word	0x0800d0c9
 800d078:	0800d045 	.word	0x0800d045
 800d07c:	0800d045 	.word	0x0800d045
 800d080:	0800d045 	.word	0x0800d045
 800d084:	0800d045 	.word	0x0800d045
 800d088:	0800d1c7 	.word	0x0800d1c7
 800d08c:	0800d0f3 	.word	0x0800d0f3
 800d090:	0800d181 	.word	0x0800d181
 800d094:	0800d045 	.word	0x0800d045
 800d098:	0800d045 	.word	0x0800d045
 800d09c:	0800d1e9 	.word	0x0800d1e9
 800d0a0:	0800d045 	.word	0x0800d045
 800d0a4:	0800d0f3 	.word	0x0800d0f3
 800d0a8:	0800d045 	.word	0x0800d045
 800d0ac:	0800d045 	.word	0x0800d045
 800d0b0:	0800d189 	.word	0x0800d189
 800d0b4:	6833      	ldr	r3, [r6, #0]
 800d0b6:	1d1a      	adds	r2, r3, #4
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	6032      	str	r2, [r6, #0]
 800d0bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d0c0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d0c4:	2301      	movs	r3, #1
 800d0c6:	e09c      	b.n	800d202 <_printf_i+0x1e6>
 800d0c8:	6833      	ldr	r3, [r6, #0]
 800d0ca:	6820      	ldr	r0, [r4, #0]
 800d0cc:	1d19      	adds	r1, r3, #4
 800d0ce:	6031      	str	r1, [r6, #0]
 800d0d0:	0606      	lsls	r6, r0, #24
 800d0d2:	d501      	bpl.n	800d0d8 <_printf_i+0xbc>
 800d0d4:	681d      	ldr	r5, [r3, #0]
 800d0d6:	e003      	b.n	800d0e0 <_printf_i+0xc4>
 800d0d8:	0645      	lsls	r5, r0, #25
 800d0da:	d5fb      	bpl.n	800d0d4 <_printf_i+0xb8>
 800d0dc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d0e0:	2d00      	cmp	r5, #0
 800d0e2:	da03      	bge.n	800d0ec <_printf_i+0xd0>
 800d0e4:	232d      	movs	r3, #45	@ 0x2d
 800d0e6:	426d      	negs	r5, r5
 800d0e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d0ec:	4858      	ldr	r0, [pc, #352]	@ (800d250 <_printf_i+0x234>)
 800d0ee:	230a      	movs	r3, #10
 800d0f0:	e011      	b.n	800d116 <_printf_i+0xfa>
 800d0f2:	6821      	ldr	r1, [r4, #0]
 800d0f4:	6833      	ldr	r3, [r6, #0]
 800d0f6:	0608      	lsls	r0, r1, #24
 800d0f8:	f853 5b04 	ldr.w	r5, [r3], #4
 800d0fc:	d402      	bmi.n	800d104 <_printf_i+0xe8>
 800d0fe:	0649      	lsls	r1, r1, #25
 800d100:	bf48      	it	mi
 800d102:	b2ad      	uxthmi	r5, r5
 800d104:	2f6f      	cmp	r7, #111	@ 0x6f
 800d106:	4852      	ldr	r0, [pc, #328]	@ (800d250 <_printf_i+0x234>)
 800d108:	6033      	str	r3, [r6, #0]
 800d10a:	bf14      	ite	ne
 800d10c:	230a      	movne	r3, #10
 800d10e:	2308      	moveq	r3, #8
 800d110:	2100      	movs	r1, #0
 800d112:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d116:	6866      	ldr	r6, [r4, #4]
 800d118:	60a6      	str	r6, [r4, #8]
 800d11a:	2e00      	cmp	r6, #0
 800d11c:	db05      	blt.n	800d12a <_printf_i+0x10e>
 800d11e:	6821      	ldr	r1, [r4, #0]
 800d120:	432e      	orrs	r6, r5
 800d122:	f021 0104 	bic.w	r1, r1, #4
 800d126:	6021      	str	r1, [r4, #0]
 800d128:	d04b      	beq.n	800d1c2 <_printf_i+0x1a6>
 800d12a:	4616      	mov	r6, r2
 800d12c:	fbb5 f1f3 	udiv	r1, r5, r3
 800d130:	fb03 5711 	mls	r7, r3, r1, r5
 800d134:	5dc7      	ldrb	r7, [r0, r7]
 800d136:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d13a:	462f      	mov	r7, r5
 800d13c:	42bb      	cmp	r3, r7
 800d13e:	460d      	mov	r5, r1
 800d140:	d9f4      	bls.n	800d12c <_printf_i+0x110>
 800d142:	2b08      	cmp	r3, #8
 800d144:	d10b      	bne.n	800d15e <_printf_i+0x142>
 800d146:	6823      	ldr	r3, [r4, #0]
 800d148:	07df      	lsls	r7, r3, #31
 800d14a:	d508      	bpl.n	800d15e <_printf_i+0x142>
 800d14c:	6923      	ldr	r3, [r4, #16]
 800d14e:	6861      	ldr	r1, [r4, #4]
 800d150:	4299      	cmp	r1, r3
 800d152:	bfde      	ittt	le
 800d154:	2330      	movle	r3, #48	@ 0x30
 800d156:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d15a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d15e:	1b92      	subs	r2, r2, r6
 800d160:	6122      	str	r2, [r4, #16]
 800d162:	f8cd a000 	str.w	sl, [sp]
 800d166:	464b      	mov	r3, r9
 800d168:	aa03      	add	r2, sp, #12
 800d16a:	4621      	mov	r1, r4
 800d16c:	4640      	mov	r0, r8
 800d16e:	f7ff fee7 	bl	800cf40 <_printf_common>
 800d172:	3001      	adds	r0, #1
 800d174:	d14a      	bne.n	800d20c <_printf_i+0x1f0>
 800d176:	f04f 30ff 	mov.w	r0, #4294967295
 800d17a:	b004      	add	sp, #16
 800d17c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d180:	6823      	ldr	r3, [r4, #0]
 800d182:	f043 0320 	orr.w	r3, r3, #32
 800d186:	6023      	str	r3, [r4, #0]
 800d188:	4832      	ldr	r0, [pc, #200]	@ (800d254 <_printf_i+0x238>)
 800d18a:	2778      	movs	r7, #120	@ 0x78
 800d18c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d190:	6823      	ldr	r3, [r4, #0]
 800d192:	6831      	ldr	r1, [r6, #0]
 800d194:	061f      	lsls	r7, r3, #24
 800d196:	f851 5b04 	ldr.w	r5, [r1], #4
 800d19a:	d402      	bmi.n	800d1a2 <_printf_i+0x186>
 800d19c:	065f      	lsls	r7, r3, #25
 800d19e:	bf48      	it	mi
 800d1a0:	b2ad      	uxthmi	r5, r5
 800d1a2:	6031      	str	r1, [r6, #0]
 800d1a4:	07d9      	lsls	r1, r3, #31
 800d1a6:	bf44      	itt	mi
 800d1a8:	f043 0320 	orrmi.w	r3, r3, #32
 800d1ac:	6023      	strmi	r3, [r4, #0]
 800d1ae:	b11d      	cbz	r5, 800d1b8 <_printf_i+0x19c>
 800d1b0:	2310      	movs	r3, #16
 800d1b2:	e7ad      	b.n	800d110 <_printf_i+0xf4>
 800d1b4:	4826      	ldr	r0, [pc, #152]	@ (800d250 <_printf_i+0x234>)
 800d1b6:	e7e9      	b.n	800d18c <_printf_i+0x170>
 800d1b8:	6823      	ldr	r3, [r4, #0]
 800d1ba:	f023 0320 	bic.w	r3, r3, #32
 800d1be:	6023      	str	r3, [r4, #0]
 800d1c0:	e7f6      	b.n	800d1b0 <_printf_i+0x194>
 800d1c2:	4616      	mov	r6, r2
 800d1c4:	e7bd      	b.n	800d142 <_printf_i+0x126>
 800d1c6:	6833      	ldr	r3, [r6, #0]
 800d1c8:	6825      	ldr	r5, [r4, #0]
 800d1ca:	6961      	ldr	r1, [r4, #20]
 800d1cc:	1d18      	adds	r0, r3, #4
 800d1ce:	6030      	str	r0, [r6, #0]
 800d1d0:	062e      	lsls	r6, r5, #24
 800d1d2:	681b      	ldr	r3, [r3, #0]
 800d1d4:	d501      	bpl.n	800d1da <_printf_i+0x1be>
 800d1d6:	6019      	str	r1, [r3, #0]
 800d1d8:	e002      	b.n	800d1e0 <_printf_i+0x1c4>
 800d1da:	0668      	lsls	r0, r5, #25
 800d1dc:	d5fb      	bpl.n	800d1d6 <_printf_i+0x1ba>
 800d1de:	8019      	strh	r1, [r3, #0]
 800d1e0:	2300      	movs	r3, #0
 800d1e2:	6123      	str	r3, [r4, #16]
 800d1e4:	4616      	mov	r6, r2
 800d1e6:	e7bc      	b.n	800d162 <_printf_i+0x146>
 800d1e8:	6833      	ldr	r3, [r6, #0]
 800d1ea:	1d1a      	adds	r2, r3, #4
 800d1ec:	6032      	str	r2, [r6, #0]
 800d1ee:	681e      	ldr	r6, [r3, #0]
 800d1f0:	6862      	ldr	r2, [r4, #4]
 800d1f2:	2100      	movs	r1, #0
 800d1f4:	4630      	mov	r0, r6
 800d1f6:	f7f3 f80b 	bl	8000210 <memchr>
 800d1fa:	b108      	cbz	r0, 800d200 <_printf_i+0x1e4>
 800d1fc:	1b80      	subs	r0, r0, r6
 800d1fe:	6060      	str	r0, [r4, #4]
 800d200:	6863      	ldr	r3, [r4, #4]
 800d202:	6123      	str	r3, [r4, #16]
 800d204:	2300      	movs	r3, #0
 800d206:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d20a:	e7aa      	b.n	800d162 <_printf_i+0x146>
 800d20c:	6923      	ldr	r3, [r4, #16]
 800d20e:	4632      	mov	r2, r6
 800d210:	4649      	mov	r1, r9
 800d212:	4640      	mov	r0, r8
 800d214:	47d0      	blx	sl
 800d216:	3001      	adds	r0, #1
 800d218:	d0ad      	beq.n	800d176 <_printf_i+0x15a>
 800d21a:	6823      	ldr	r3, [r4, #0]
 800d21c:	079b      	lsls	r3, r3, #30
 800d21e:	d413      	bmi.n	800d248 <_printf_i+0x22c>
 800d220:	68e0      	ldr	r0, [r4, #12]
 800d222:	9b03      	ldr	r3, [sp, #12]
 800d224:	4298      	cmp	r0, r3
 800d226:	bfb8      	it	lt
 800d228:	4618      	movlt	r0, r3
 800d22a:	e7a6      	b.n	800d17a <_printf_i+0x15e>
 800d22c:	2301      	movs	r3, #1
 800d22e:	4632      	mov	r2, r6
 800d230:	4649      	mov	r1, r9
 800d232:	4640      	mov	r0, r8
 800d234:	47d0      	blx	sl
 800d236:	3001      	adds	r0, #1
 800d238:	d09d      	beq.n	800d176 <_printf_i+0x15a>
 800d23a:	3501      	adds	r5, #1
 800d23c:	68e3      	ldr	r3, [r4, #12]
 800d23e:	9903      	ldr	r1, [sp, #12]
 800d240:	1a5b      	subs	r3, r3, r1
 800d242:	42ab      	cmp	r3, r5
 800d244:	dcf2      	bgt.n	800d22c <_printf_i+0x210>
 800d246:	e7eb      	b.n	800d220 <_printf_i+0x204>
 800d248:	2500      	movs	r5, #0
 800d24a:	f104 0619 	add.w	r6, r4, #25
 800d24e:	e7f5      	b.n	800d23c <_printf_i+0x220>
 800d250:	08010e88 	.word	0x08010e88
 800d254:	08010e99 	.word	0x08010e99

0800d258 <_scanf_float>:
 800d258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d25c:	b087      	sub	sp, #28
 800d25e:	4691      	mov	r9, r2
 800d260:	9303      	str	r3, [sp, #12]
 800d262:	688b      	ldr	r3, [r1, #8]
 800d264:	1e5a      	subs	r2, r3, #1
 800d266:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800d26a:	bf81      	itttt	hi
 800d26c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800d270:	eb03 0b05 	addhi.w	fp, r3, r5
 800d274:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800d278:	608b      	strhi	r3, [r1, #8]
 800d27a:	680b      	ldr	r3, [r1, #0]
 800d27c:	460a      	mov	r2, r1
 800d27e:	f04f 0500 	mov.w	r5, #0
 800d282:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800d286:	f842 3b1c 	str.w	r3, [r2], #28
 800d28a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800d28e:	4680      	mov	r8, r0
 800d290:	460c      	mov	r4, r1
 800d292:	bf98      	it	ls
 800d294:	f04f 0b00 	movls.w	fp, #0
 800d298:	9201      	str	r2, [sp, #4]
 800d29a:	4616      	mov	r6, r2
 800d29c:	46aa      	mov	sl, r5
 800d29e:	462f      	mov	r7, r5
 800d2a0:	9502      	str	r5, [sp, #8]
 800d2a2:	68a2      	ldr	r2, [r4, #8]
 800d2a4:	b15a      	cbz	r2, 800d2be <_scanf_float+0x66>
 800d2a6:	f8d9 3000 	ldr.w	r3, [r9]
 800d2aa:	781b      	ldrb	r3, [r3, #0]
 800d2ac:	2b4e      	cmp	r3, #78	@ 0x4e
 800d2ae:	d863      	bhi.n	800d378 <_scanf_float+0x120>
 800d2b0:	2b40      	cmp	r3, #64	@ 0x40
 800d2b2:	d83b      	bhi.n	800d32c <_scanf_float+0xd4>
 800d2b4:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800d2b8:	b2c8      	uxtb	r0, r1
 800d2ba:	280e      	cmp	r0, #14
 800d2bc:	d939      	bls.n	800d332 <_scanf_float+0xda>
 800d2be:	b11f      	cbz	r7, 800d2c8 <_scanf_float+0x70>
 800d2c0:	6823      	ldr	r3, [r4, #0]
 800d2c2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d2c6:	6023      	str	r3, [r4, #0]
 800d2c8:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d2cc:	f1ba 0f01 	cmp.w	sl, #1
 800d2d0:	f200 8114 	bhi.w	800d4fc <_scanf_float+0x2a4>
 800d2d4:	9b01      	ldr	r3, [sp, #4]
 800d2d6:	429e      	cmp	r6, r3
 800d2d8:	f200 8105 	bhi.w	800d4e6 <_scanf_float+0x28e>
 800d2dc:	2001      	movs	r0, #1
 800d2de:	b007      	add	sp, #28
 800d2e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2e4:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800d2e8:	2a0d      	cmp	r2, #13
 800d2ea:	d8e8      	bhi.n	800d2be <_scanf_float+0x66>
 800d2ec:	a101      	add	r1, pc, #4	@ (adr r1, 800d2f4 <_scanf_float+0x9c>)
 800d2ee:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d2f2:	bf00      	nop
 800d2f4:	0800d43d 	.word	0x0800d43d
 800d2f8:	0800d2bf 	.word	0x0800d2bf
 800d2fc:	0800d2bf 	.word	0x0800d2bf
 800d300:	0800d2bf 	.word	0x0800d2bf
 800d304:	0800d499 	.word	0x0800d499
 800d308:	0800d473 	.word	0x0800d473
 800d30c:	0800d2bf 	.word	0x0800d2bf
 800d310:	0800d2bf 	.word	0x0800d2bf
 800d314:	0800d44b 	.word	0x0800d44b
 800d318:	0800d2bf 	.word	0x0800d2bf
 800d31c:	0800d2bf 	.word	0x0800d2bf
 800d320:	0800d2bf 	.word	0x0800d2bf
 800d324:	0800d2bf 	.word	0x0800d2bf
 800d328:	0800d407 	.word	0x0800d407
 800d32c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800d330:	e7da      	b.n	800d2e8 <_scanf_float+0x90>
 800d332:	290e      	cmp	r1, #14
 800d334:	d8c3      	bhi.n	800d2be <_scanf_float+0x66>
 800d336:	a001      	add	r0, pc, #4	@ (adr r0, 800d33c <_scanf_float+0xe4>)
 800d338:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800d33c:	0800d3f7 	.word	0x0800d3f7
 800d340:	0800d2bf 	.word	0x0800d2bf
 800d344:	0800d3f7 	.word	0x0800d3f7
 800d348:	0800d487 	.word	0x0800d487
 800d34c:	0800d2bf 	.word	0x0800d2bf
 800d350:	0800d399 	.word	0x0800d399
 800d354:	0800d3dd 	.word	0x0800d3dd
 800d358:	0800d3dd 	.word	0x0800d3dd
 800d35c:	0800d3dd 	.word	0x0800d3dd
 800d360:	0800d3dd 	.word	0x0800d3dd
 800d364:	0800d3dd 	.word	0x0800d3dd
 800d368:	0800d3dd 	.word	0x0800d3dd
 800d36c:	0800d3dd 	.word	0x0800d3dd
 800d370:	0800d3dd 	.word	0x0800d3dd
 800d374:	0800d3dd 	.word	0x0800d3dd
 800d378:	2b6e      	cmp	r3, #110	@ 0x6e
 800d37a:	d809      	bhi.n	800d390 <_scanf_float+0x138>
 800d37c:	2b60      	cmp	r3, #96	@ 0x60
 800d37e:	d8b1      	bhi.n	800d2e4 <_scanf_float+0x8c>
 800d380:	2b54      	cmp	r3, #84	@ 0x54
 800d382:	d07b      	beq.n	800d47c <_scanf_float+0x224>
 800d384:	2b59      	cmp	r3, #89	@ 0x59
 800d386:	d19a      	bne.n	800d2be <_scanf_float+0x66>
 800d388:	2d07      	cmp	r5, #7
 800d38a:	d198      	bne.n	800d2be <_scanf_float+0x66>
 800d38c:	2508      	movs	r5, #8
 800d38e:	e02f      	b.n	800d3f0 <_scanf_float+0x198>
 800d390:	2b74      	cmp	r3, #116	@ 0x74
 800d392:	d073      	beq.n	800d47c <_scanf_float+0x224>
 800d394:	2b79      	cmp	r3, #121	@ 0x79
 800d396:	e7f6      	b.n	800d386 <_scanf_float+0x12e>
 800d398:	6821      	ldr	r1, [r4, #0]
 800d39a:	05c8      	lsls	r0, r1, #23
 800d39c:	d51e      	bpl.n	800d3dc <_scanf_float+0x184>
 800d39e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800d3a2:	6021      	str	r1, [r4, #0]
 800d3a4:	3701      	adds	r7, #1
 800d3a6:	f1bb 0f00 	cmp.w	fp, #0
 800d3aa:	d003      	beq.n	800d3b4 <_scanf_float+0x15c>
 800d3ac:	3201      	adds	r2, #1
 800d3ae:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d3b2:	60a2      	str	r2, [r4, #8]
 800d3b4:	68a3      	ldr	r3, [r4, #8]
 800d3b6:	3b01      	subs	r3, #1
 800d3b8:	60a3      	str	r3, [r4, #8]
 800d3ba:	6923      	ldr	r3, [r4, #16]
 800d3bc:	3301      	adds	r3, #1
 800d3be:	6123      	str	r3, [r4, #16]
 800d3c0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800d3c4:	3b01      	subs	r3, #1
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	f8c9 3004 	str.w	r3, [r9, #4]
 800d3cc:	f340 8082 	ble.w	800d4d4 <_scanf_float+0x27c>
 800d3d0:	f8d9 3000 	ldr.w	r3, [r9]
 800d3d4:	3301      	adds	r3, #1
 800d3d6:	f8c9 3000 	str.w	r3, [r9]
 800d3da:	e762      	b.n	800d2a2 <_scanf_float+0x4a>
 800d3dc:	eb1a 0105 	adds.w	r1, sl, r5
 800d3e0:	f47f af6d 	bne.w	800d2be <_scanf_float+0x66>
 800d3e4:	6822      	ldr	r2, [r4, #0]
 800d3e6:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800d3ea:	6022      	str	r2, [r4, #0]
 800d3ec:	460d      	mov	r5, r1
 800d3ee:	468a      	mov	sl, r1
 800d3f0:	f806 3b01 	strb.w	r3, [r6], #1
 800d3f4:	e7de      	b.n	800d3b4 <_scanf_float+0x15c>
 800d3f6:	6822      	ldr	r2, [r4, #0]
 800d3f8:	0610      	lsls	r0, r2, #24
 800d3fa:	f57f af60 	bpl.w	800d2be <_scanf_float+0x66>
 800d3fe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d402:	6022      	str	r2, [r4, #0]
 800d404:	e7f4      	b.n	800d3f0 <_scanf_float+0x198>
 800d406:	f1ba 0f00 	cmp.w	sl, #0
 800d40a:	d10c      	bne.n	800d426 <_scanf_float+0x1ce>
 800d40c:	b977      	cbnz	r7, 800d42c <_scanf_float+0x1d4>
 800d40e:	6822      	ldr	r2, [r4, #0]
 800d410:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800d414:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800d418:	d108      	bne.n	800d42c <_scanf_float+0x1d4>
 800d41a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d41e:	6022      	str	r2, [r4, #0]
 800d420:	f04f 0a01 	mov.w	sl, #1
 800d424:	e7e4      	b.n	800d3f0 <_scanf_float+0x198>
 800d426:	f1ba 0f02 	cmp.w	sl, #2
 800d42a:	d050      	beq.n	800d4ce <_scanf_float+0x276>
 800d42c:	2d01      	cmp	r5, #1
 800d42e:	d002      	beq.n	800d436 <_scanf_float+0x1de>
 800d430:	2d04      	cmp	r5, #4
 800d432:	f47f af44 	bne.w	800d2be <_scanf_float+0x66>
 800d436:	3501      	adds	r5, #1
 800d438:	b2ed      	uxtb	r5, r5
 800d43a:	e7d9      	b.n	800d3f0 <_scanf_float+0x198>
 800d43c:	f1ba 0f01 	cmp.w	sl, #1
 800d440:	f47f af3d 	bne.w	800d2be <_scanf_float+0x66>
 800d444:	f04f 0a02 	mov.w	sl, #2
 800d448:	e7d2      	b.n	800d3f0 <_scanf_float+0x198>
 800d44a:	b975      	cbnz	r5, 800d46a <_scanf_float+0x212>
 800d44c:	2f00      	cmp	r7, #0
 800d44e:	f47f af37 	bne.w	800d2c0 <_scanf_float+0x68>
 800d452:	6822      	ldr	r2, [r4, #0]
 800d454:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800d458:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800d45c:	f040 8103 	bne.w	800d666 <_scanf_float+0x40e>
 800d460:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d464:	6022      	str	r2, [r4, #0]
 800d466:	2501      	movs	r5, #1
 800d468:	e7c2      	b.n	800d3f0 <_scanf_float+0x198>
 800d46a:	2d03      	cmp	r5, #3
 800d46c:	d0e3      	beq.n	800d436 <_scanf_float+0x1de>
 800d46e:	2d05      	cmp	r5, #5
 800d470:	e7df      	b.n	800d432 <_scanf_float+0x1da>
 800d472:	2d02      	cmp	r5, #2
 800d474:	f47f af23 	bne.w	800d2be <_scanf_float+0x66>
 800d478:	2503      	movs	r5, #3
 800d47a:	e7b9      	b.n	800d3f0 <_scanf_float+0x198>
 800d47c:	2d06      	cmp	r5, #6
 800d47e:	f47f af1e 	bne.w	800d2be <_scanf_float+0x66>
 800d482:	2507      	movs	r5, #7
 800d484:	e7b4      	b.n	800d3f0 <_scanf_float+0x198>
 800d486:	6822      	ldr	r2, [r4, #0]
 800d488:	0591      	lsls	r1, r2, #22
 800d48a:	f57f af18 	bpl.w	800d2be <_scanf_float+0x66>
 800d48e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800d492:	6022      	str	r2, [r4, #0]
 800d494:	9702      	str	r7, [sp, #8]
 800d496:	e7ab      	b.n	800d3f0 <_scanf_float+0x198>
 800d498:	6822      	ldr	r2, [r4, #0]
 800d49a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800d49e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800d4a2:	d005      	beq.n	800d4b0 <_scanf_float+0x258>
 800d4a4:	0550      	lsls	r0, r2, #21
 800d4a6:	f57f af0a 	bpl.w	800d2be <_scanf_float+0x66>
 800d4aa:	2f00      	cmp	r7, #0
 800d4ac:	f000 80db 	beq.w	800d666 <_scanf_float+0x40e>
 800d4b0:	0591      	lsls	r1, r2, #22
 800d4b2:	bf58      	it	pl
 800d4b4:	9902      	ldrpl	r1, [sp, #8]
 800d4b6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d4ba:	bf58      	it	pl
 800d4bc:	1a79      	subpl	r1, r7, r1
 800d4be:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800d4c2:	bf58      	it	pl
 800d4c4:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800d4c8:	6022      	str	r2, [r4, #0]
 800d4ca:	2700      	movs	r7, #0
 800d4cc:	e790      	b.n	800d3f0 <_scanf_float+0x198>
 800d4ce:	f04f 0a03 	mov.w	sl, #3
 800d4d2:	e78d      	b.n	800d3f0 <_scanf_float+0x198>
 800d4d4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800d4d8:	4649      	mov	r1, r9
 800d4da:	4640      	mov	r0, r8
 800d4dc:	4798      	blx	r3
 800d4de:	2800      	cmp	r0, #0
 800d4e0:	f43f aedf 	beq.w	800d2a2 <_scanf_float+0x4a>
 800d4e4:	e6eb      	b.n	800d2be <_scanf_float+0x66>
 800d4e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d4ea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d4ee:	464a      	mov	r2, r9
 800d4f0:	4640      	mov	r0, r8
 800d4f2:	4798      	blx	r3
 800d4f4:	6923      	ldr	r3, [r4, #16]
 800d4f6:	3b01      	subs	r3, #1
 800d4f8:	6123      	str	r3, [r4, #16]
 800d4fa:	e6eb      	b.n	800d2d4 <_scanf_float+0x7c>
 800d4fc:	1e6b      	subs	r3, r5, #1
 800d4fe:	2b06      	cmp	r3, #6
 800d500:	d824      	bhi.n	800d54c <_scanf_float+0x2f4>
 800d502:	2d02      	cmp	r5, #2
 800d504:	d836      	bhi.n	800d574 <_scanf_float+0x31c>
 800d506:	9b01      	ldr	r3, [sp, #4]
 800d508:	429e      	cmp	r6, r3
 800d50a:	f67f aee7 	bls.w	800d2dc <_scanf_float+0x84>
 800d50e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d512:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d516:	464a      	mov	r2, r9
 800d518:	4640      	mov	r0, r8
 800d51a:	4798      	blx	r3
 800d51c:	6923      	ldr	r3, [r4, #16]
 800d51e:	3b01      	subs	r3, #1
 800d520:	6123      	str	r3, [r4, #16]
 800d522:	e7f0      	b.n	800d506 <_scanf_float+0x2ae>
 800d524:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d528:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800d52c:	464a      	mov	r2, r9
 800d52e:	4640      	mov	r0, r8
 800d530:	4798      	blx	r3
 800d532:	6923      	ldr	r3, [r4, #16]
 800d534:	3b01      	subs	r3, #1
 800d536:	6123      	str	r3, [r4, #16]
 800d538:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d53c:	fa5f fa8a 	uxtb.w	sl, sl
 800d540:	f1ba 0f02 	cmp.w	sl, #2
 800d544:	d1ee      	bne.n	800d524 <_scanf_float+0x2cc>
 800d546:	3d03      	subs	r5, #3
 800d548:	b2ed      	uxtb	r5, r5
 800d54a:	1b76      	subs	r6, r6, r5
 800d54c:	6823      	ldr	r3, [r4, #0]
 800d54e:	05da      	lsls	r2, r3, #23
 800d550:	d530      	bpl.n	800d5b4 <_scanf_float+0x35c>
 800d552:	055b      	lsls	r3, r3, #21
 800d554:	d511      	bpl.n	800d57a <_scanf_float+0x322>
 800d556:	9b01      	ldr	r3, [sp, #4]
 800d558:	429e      	cmp	r6, r3
 800d55a:	f67f aebf 	bls.w	800d2dc <_scanf_float+0x84>
 800d55e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d562:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d566:	464a      	mov	r2, r9
 800d568:	4640      	mov	r0, r8
 800d56a:	4798      	blx	r3
 800d56c:	6923      	ldr	r3, [r4, #16]
 800d56e:	3b01      	subs	r3, #1
 800d570:	6123      	str	r3, [r4, #16]
 800d572:	e7f0      	b.n	800d556 <_scanf_float+0x2fe>
 800d574:	46aa      	mov	sl, r5
 800d576:	46b3      	mov	fp, r6
 800d578:	e7de      	b.n	800d538 <_scanf_float+0x2e0>
 800d57a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800d57e:	6923      	ldr	r3, [r4, #16]
 800d580:	2965      	cmp	r1, #101	@ 0x65
 800d582:	f103 33ff 	add.w	r3, r3, #4294967295
 800d586:	f106 35ff 	add.w	r5, r6, #4294967295
 800d58a:	6123      	str	r3, [r4, #16]
 800d58c:	d00c      	beq.n	800d5a8 <_scanf_float+0x350>
 800d58e:	2945      	cmp	r1, #69	@ 0x45
 800d590:	d00a      	beq.n	800d5a8 <_scanf_float+0x350>
 800d592:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d596:	464a      	mov	r2, r9
 800d598:	4640      	mov	r0, r8
 800d59a:	4798      	blx	r3
 800d59c:	6923      	ldr	r3, [r4, #16]
 800d59e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800d5a2:	3b01      	subs	r3, #1
 800d5a4:	1eb5      	subs	r5, r6, #2
 800d5a6:	6123      	str	r3, [r4, #16]
 800d5a8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d5ac:	464a      	mov	r2, r9
 800d5ae:	4640      	mov	r0, r8
 800d5b0:	4798      	blx	r3
 800d5b2:	462e      	mov	r6, r5
 800d5b4:	6822      	ldr	r2, [r4, #0]
 800d5b6:	f012 0210 	ands.w	r2, r2, #16
 800d5ba:	d001      	beq.n	800d5c0 <_scanf_float+0x368>
 800d5bc:	2000      	movs	r0, #0
 800d5be:	e68e      	b.n	800d2de <_scanf_float+0x86>
 800d5c0:	7032      	strb	r2, [r6, #0]
 800d5c2:	6823      	ldr	r3, [r4, #0]
 800d5c4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d5c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d5cc:	d125      	bne.n	800d61a <_scanf_float+0x3c2>
 800d5ce:	9b02      	ldr	r3, [sp, #8]
 800d5d0:	429f      	cmp	r7, r3
 800d5d2:	d00a      	beq.n	800d5ea <_scanf_float+0x392>
 800d5d4:	1bda      	subs	r2, r3, r7
 800d5d6:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800d5da:	429e      	cmp	r6, r3
 800d5dc:	bf28      	it	cs
 800d5de:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800d5e2:	4922      	ldr	r1, [pc, #136]	@ (800d66c <_scanf_float+0x414>)
 800d5e4:	4630      	mov	r0, r6
 800d5e6:	f000 fa35 	bl	800da54 <siprintf>
 800d5ea:	9901      	ldr	r1, [sp, #4]
 800d5ec:	2200      	movs	r2, #0
 800d5ee:	4640      	mov	r0, r8
 800d5f0:	f7ff f9d6 	bl	800c9a0 <_strtod_r>
 800d5f4:	9b03      	ldr	r3, [sp, #12]
 800d5f6:	6821      	ldr	r1, [r4, #0]
 800d5f8:	681b      	ldr	r3, [r3, #0]
 800d5fa:	f011 0f02 	tst.w	r1, #2
 800d5fe:	ec57 6b10 	vmov	r6, r7, d0
 800d602:	f103 0204 	add.w	r2, r3, #4
 800d606:	d015      	beq.n	800d634 <_scanf_float+0x3dc>
 800d608:	9903      	ldr	r1, [sp, #12]
 800d60a:	600a      	str	r2, [r1, #0]
 800d60c:	681b      	ldr	r3, [r3, #0]
 800d60e:	e9c3 6700 	strd	r6, r7, [r3]
 800d612:	68e3      	ldr	r3, [r4, #12]
 800d614:	3301      	adds	r3, #1
 800d616:	60e3      	str	r3, [r4, #12]
 800d618:	e7d0      	b.n	800d5bc <_scanf_float+0x364>
 800d61a:	9b04      	ldr	r3, [sp, #16]
 800d61c:	2b00      	cmp	r3, #0
 800d61e:	d0e4      	beq.n	800d5ea <_scanf_float+0x392>
 800d620:	9905      	ldr	r1, [sp, #20]
 800d622:	230a      	movs	r3, #10
 800d624:	3101      	adds	r1, #1
 800d626:	4640      	mov	r0, r8
 800d628:	f002 fb9a 	bl	800fd60 <_strtol_r>
 800d62c:	9b04      	ldr	r3, [sp, #16]
 800d62e:	9e05      	ldr	r6, [sp, #20]
 800d630:	1ac2      	subs	r2, r0, r3
 800d632:	e7d0      	b.n	800d5d6 <_scanf_float+0x37e>
 800d634:	f011 0f04 	tst.w	r1, #4
 800d638:	9903      	ldr	r1, [sp, #12]
 800d63a:	600a      	str	r2, [r1, #0]
 800d63c:	d1e6      	bne.n	800d60c <_scanf_float+0x3b4>
 800d63e:	681d      	ldr	r5, [r3, #0]
 800d640:	4632      	mov	r2, r6
 800d642:	463b      	mov	r3, r7
 800d644:	4630      	mov	r0, r6
 800d646:	4639      	mov	r1, r7
 800d648:	f7f3 fa90 	bl	8000b6c <__aeabi_dcmpun>
 800d64c:	b128      	cbz	r0, 800d65a <_scanf_float+0x402>
 800d64e:	4808      	ldr	r0, [pc, #32]	@ (800d670 <_scanf_float+0x418>)
 800d650:	f000 fc02 	bl	800de58 <nanf>
 800d654:	ed85 0a00 	vstr	s0, [r5]
 800d658:	e7db      	b.n	800d612 <_scanf_float+0x3ba>
 800d65a:	4630      	mov	r0, r6
 800d65c:	4639      	mov	r1, r7
 800d65e:	f7f3 fae3 	bl	8000c28 <__aeabi_d2f>
 800d662:	6028      	str	r0, [r5, #0]
 800d664:	e7d5      	b.n	800d612 <_scanf_float+0x3ba>
 800d666:	2700      	movs	r7, #0
 800d668:	e62e      	b.n	800d2c8 <_scanf_float+0x70>
 800d66a:	bf00      	nop
 800d66c:	08010eaa 	.word	0x08010eaa
 800d670:	08010e73 	.word	0x08010e73

0800d674 <__sflush_r>:
 800d674:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d678:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d67c:	0716      	lsls	r6, r2, #28
 800d67e:	4605      	mov	r5, r0
 800d680:	460c      	mov	r4, r1
 800d682:	d454      	bmi.n	800d72e <__sflush_r+0xba>
 800d684:	684b      	ldr	r3, [r1, #4]
 800d686:	2b00      	cmp	r3, #0
 800d688:	dc02      	bgt.n	800d690 <__sflush_r+0x1c>
 800d68a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d68c:	2b00      	cmp	r3, #0
 800d68e:	dd48      	ble.n	800d722 <__sflush_r+0xae>
 800d690:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d692:	2e00      	cmp	r6, #0
 800d694:	d045      	beq.n	800d722 <__sflush_r+0xae>
 800d696:	2300      	movs	r3, #0
 800d698:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d69c:	682f      	ldr	r7, [r5, #0]
 800d69e:	6a21      	ldr	r1, [r4, #32]
 800d6a0:	602b      	str	r3, [r5, #0]
 800d6a2:	d030      	beq.n	800d706 <__sflush_r+0x92>
 800d6a4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d6a6:	89a3      	ldrh	r3, [r4, #12]
 800d6a8:	0759      	lsls	r1, r3, #29
 800d6aa:	d505      	bpl.n	800d6b8 <__sflush_r+0x44>
 800d6ac:	6863      	ldr	r3, [r4, #4]
 800d6ae:	1ad2      	subs	r2, r2, r3
 800d6b0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d6b2:	b10b      	cbz	r3, 800d6b8 <__sflush_r+0x44>
 800d6b4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d6b6:	1ad2      	subs	r2, r2, r3
 800d6b8:	2300      	movs	r3, #0
 800d6ba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d6bc:	6a21      	ldr	r1, [r4, #32]
 800d6be:	4628      	mov	r0, r5
 800d6c0:	47b0      	blx	r6
 800d6c2:	1c43      	adds	r3, r0, #1
 800d6c4:	89a3      	ldrh	r3, [r4, #12]
 800d6c6:	d106      	bne.n	800d6d6 <__sflush_r+0x62>
 800d6c8:	6829      	ldr	r1, [r5, #0]
 800d6ca:	291d      	cmp	r1, #29
 800d6cc:	d82b      	bhi.n	800d726 <__sflush_r+0xb2>
 800d6ce:	4a2a      	ldr	r2, [pc, #168]	@ (800d778 <__sflush_r+0x104>)
 800d6d0:	40ca      	lsrs	r2, r1
 800d6d2:	07d6      	lsls	r6, r2, #31
 800d6d4:	d527      	bpl.n	800d726 <__sflush_r+0xb2>
 800d6d6:	2200      	movs	r2, #0
 800d6d8:	6062      	str	r2, [r4, #4]
 800d6da:	04d9      	lsls	r1, r3, #19
 800d6dc:	6922      	ldr	r2, [r4, #16]
 800d6de:	6022      	str	r2, [r4, #0]
 800d6e0:	d504      	bpl.n	800d6ec <__sflush_r+0x78>
 800d6e2:	1c42      	adds	r2, r0, #1
 800d6e4:	d101      	bne.n	800d6ea <__sflush_r+0x76>
 800d6e6:	682b      	ldr	r3, [r5, #0]
 800d6e8:	b903      	cbnz	r3, 800d6ec <__sflush_r+0x78>
 800d6ea:	6560      	str	r0, [r4, #84]	@ 0x54
 800d6ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d6ee:	602f      	str	r7, [r5, #0]
 800d6f0:	b1b9      	cbz	r1, 800d722 <__sflush_r+0xae>
 800d6f2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d6f6:	4299      	cmp	r1, r3
 800d6f8:	d002      	beq.n	800d700 <__sflush_r+0x8c>
 800d6fa:	4628      	mov	r0, r5
 800d6fc:	f001 fa14 	bl	800eb28 <_free_r>
 800d700:	2300      	movs	r3, #0
 800d702:	6363      	str	r3, [r4, #52]	@ 0x34
 800d704:	e00d      	b.n	800d722 <__sflush_r+0xae>
 800d706:	2301      	movs	r3, #1
 800d708:	4628      	mov	r0, r5
 800d70a:	47b0      	blx	r6
 800d70c:	4602      	mov	r2, r0
 800d70e:	1c50      	adds	r0, r2, #1
 800d710:	d1c9      	bne.n	800d6a6 <__sflush_r+0x32>
 800d712:	682b      	ldr	r3, [r5, #0]
 800d714:	2b00      	cmp	r3, #0
 800d716:	d0c6      	beq.n	800d6a6 <__sflush_r+0x32>
 800d718:	2b1d      	cmp	r3, #29
 800d71a:	d001      	beq.n	800d720 <__sflush_r+0xac>
 800d71c:	2b16      	cmp	r3, #22
 800d71e:	d11e      	bne.n	800d75e <__sflush_r+0xea>
 800d720:	602f      	str	r7, [r5, #0]
 800d722:	2000      	movs	r0, #0
 800d724:	e022      	b.n	800d76c <__sflush_r+0xf8>
 800d726:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d72a:	b21b      	sxth	r3, r3
 800d72c:	e01b      	b.n	800d766 <__sflush_r+0xf2>
 800d72e:	690f      	ldr	r7, [r1, #16]
 800d730:	2f00      	cmp	r7, #0
 800d732:	d0f6      	beq.n	800d722 <__sflush_r+0xae>
 800d734:	0793      	lsls	r3, r2, #30
 800d736:	680e      	ldr	r6, [r1, #0]
 800d738:	bf08      	it	eq
 800d73a:	694b      	ldreq	r3, [r1, #20]
 800d73c:	600f      	str	r7, [r1, #0]
 800d73e:	bf18      	it	ne
 800d740:	2300      	movne	r3, #0
 800d742:	eba6 0807 	sub.w	r8, r6, r7
 800d746:	608b      	str	r3, [r1, #8]
 800d748:	f1b8 0f00 	cmp.w	r8, #0
 800d74c:	dde9      	ble.n	800d722 <__sflush_r+0xae>
 800d74e:	6a21      	ldr	r1, [r4, #32]
 800d750:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d752:	4643      	mov	r3, r8
 800d754:	463a      	mov	r2, r7
 800d756:	4628      	mov	r0, r5
 800d758:	47b0      	blx	r6
 800d75a:	2800      	cmp	r0, #0
 800d75c:	dc08      	bgt.n	800d770 <__sflush_r+0xfc>
 800d75e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d762:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d766:	81a3      	strh	r3, [r4, #12]
 800d768:	f04f 30ff 	mov.w	r0, #4294967295
 800d76c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d770:	4407      	add	r7, r0
 800d772:	eba8 0800 	sub.w	r8, r8, r0
 800d776:	e7e7      	b.n	800d748 <__sflush_r+0xd4>
 800d778:	20400001 	.word	0x20400001

0800d77c <_fflush_r>:
 800d77c:	b538      	push	{r3, r4, r5, lr}
 800d77e:	690b      	ldr	r3, [r1, #16]
 800d780:	4605      	mov	r5, r0
 800d782:	460c      	mov	r4, r1
 800d784:	b913      	cbnz	r3, 800d78c <_fflush_r+0x10>
 800d786:	2500      	movs	r5, #0
 800d788:	4628      	mov	r0, r5
 800d78a:	bd38      	pop	{r3, r4, r5, pc}
 800d78c:	b118      	cbz	r0, 800d796 <_fflush_r+0x1a>
 800d78e:	6a03      	ldr	r3, [r0, #32]
 800d790:	b90b      	cbnz	r3, 800d796 <_fflush_r+0x1a>
 800d792:	f000 f8a7 	bl	800d8e4 <__sinit>
 800d796:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	d0f3      	beq.n	800d786 <_fflush_r+0xa>
 800d79e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d7a0:	07d0      	lsls	r0, r2, #31
 800d7a2:	d404      	bmi.n	800d7ae <_fflush_r+0x32>
 800d7a4:	0599      	lsls	r1, r3, #22
 800d7a6:	d402      	bmi.n	800d7ae <_fflush_r+0x32>
 800d7a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d7aa:	f000 fb3a 	bl	800de22 <__retarget_lock_acquire_recursive>
 800d7ae:	4628      	mov	r0, r5
 800d7b0:	4621      	mov	r1, r4
 800d7b2:	f7ff ff5f 	bl	800d674 <__sflush_r>
 800d7b6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d7b8:	07da      	lsls	r2, r3, #31
 800d7ba:	4605      	mov	r5, r0
 800d7bc:	d4e4      	bmi.n	800d788 <_fflush_r+0xc>
 800d7be:	89a3      	ldrh	r3, [r4, #12]
 800d7c0:	059b      	lsls	r3, r3, #22
 800d7c2:	d4e1      	bmi.n	800d788 <_fflush_r+0xc>
 800d7c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d7c6:	f000 fb2d 	bl	800de24 <__retarget_lock_release_recursive>
 800d7ca:	e7dd      	b.n	800d788 <_fflush_r+0xc>

0800d7cc <std>:
 800d7cc:	2300      	movs	r3, #0
 800d7ce:	b510      	push	{r4, lr}
 800d7d0:	4604      	mov	r4, r0
 800d7d2:	e9c0 3300 	strd	r3, r3, [r0]
 800d7d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d7da:	6083      	str	r3, [r0, #8]
 800d7dc:	8181      	strh	r1, [r0, #12]
 800d7de:	6643      	str	r3, [r0, #100]	@ 0x64
 800d7e0:	81c2      	strh	r2, [r0, #14]
 800d7e2:	6183      	str	r3, [r0, #24]
 800d7e4:	4619      	mov	r1, r3
 800d7e6:	2208      	movs	r2, #8
 800d7e8:	305c      	adds	r0, #92	@ 0x5c
 800d7ea:	f000 fa2d 	bl	800dc48 <memset>
 800d7ee:	4b0d      	ldr	r3, [pc, #52]	@ (800d824 <std+0x58>)
 800d7f0:	6263      	str	r3, [r4, #36]	@ 0x24
 800d7f2:	4b0d      	ldr	r3, [pc, #52]	@ (800d828 <std+0x5c>)
 800d7f4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d7f6:	4b0d      	ldr	r3, [pc, #52]	@ (800d82c <std+0x60>)
 800d7f8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d7fa:	4b0d      	ldr	r3, [pc, #52]	@ (800d830 <std+0x64>)
 800d7fc:	6323      	str	r3, [r4, #48]	@ 0x30
 800d7fe:	4b0d      	ldr	r3, [pc, #52]	@ (800d834 <std+0x68>)
 800d800:	6224      	str	r4, [r4, #32]
 800d802:	429c      	cmp	r4, r3
 800d804:	d006      	beq.n	800d814 <std+0x48>
 800d806:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d80a:	4294      	cmp	r4, r2
 800d80c:	d002      	beq.n	800d814 <std+0x48>
 800d80e:	33d0      	adds	r3, #208	@ 0xd0
 800d810:	429c      	cmp	r4, r3
 800d812:	d105      	bne.n	800d820 <std+0x54>
 800d814:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d818:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d81c:	f000 bb00 	b.w	800de20 <__retarget_lock_init_recursive>
 800d820:	bd10      	pop	{r4, pc}
 800d822:	bf00      	nop
 800d824:	0800da99 	.word	0x0800da99
 800d828:	0800dabb 	.word	0x0800dabb
 800d82c:	0800daf3 	.word	0x0800daf3
 800d830:	0800db17 	.word	0x0800db17
 800d834:	200004d0 	.word	0x200004d0

0800d838 <stdio_exit_handler>:
 800d838:	4a02      	ldr	r2, [pc, #8]	@ (800d844 <stdio_exit_handler+0xc>)
 800d83a:	4903      	ldr	r1, [pc, #12]	@ (800d848 <stdio_exit_handler+0x10>)
 800d83c:	4803      	ldr	r0, [pc, #12]	@ (800d84c <stdio_exit_handler+0x14>)
 800d83e:	f000 b87b 	b.w	800d938 <_fwalk_sglue>
 800d842:	bf00      	nop
 800d844:	20000014 	.word	0x20000014
 800d848:	0800d77d 	.word	0x0800d77d
 800d84c:	20000190 	.word	0x20000190

0800d850 <cleanup_stdio>:
 800d850:	6841      	ldr	r1, [r0, #4]
 800d852:	4b0c      	ldr	r3, [pc, #48]	@ (800d884 <cleanup_stdio+0x34>)
 800d854:	4299      	cmp	r1, r3
 800d856:	b510      	push	{r4, lr}
 800d858:	4604      	mov	r4, r0
 800d85a:	d001      	beq.n	800d860 <cleanup_stdio+0x10>
 800d85c:	f7ff ff8e 	bl	800d77c <_fflush_r>
 800d860:	68a1      	ldr	r1, [r4, #8]
 800d862:	4b09      	ldr	r3, [pc, #36]	@ (800d888 <cleanup_stdio+0x38>)
 800d864:	4299      	cmp	r1, r3
 800d866:	d002      	beq.n	800d86e <cleanup_stdio+0x1e>
 800d868:	4620      	mov	r0, r4
 800d86a:	f7ff ff87 	bl	800d77c <_fflush_r>
 800d86e:	68e1      	ldr	r1, [r4, #12]
 800d870:	4b06      	ldr	r3, [pc, #24]	@ (800d88c <cleanup_stdio+0x3c>)
 800d872:	4299      	cmp	r1, r3
 800d874:	d004      	beq.n	800d880 <cleanup_stdio+0x30>
 800d876:	4620      	mov	r0, r4
 800d878:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d87c:	f7ff bf7e 	b.w	800d77c <_fflush_r>
 800d880:	bd10      	pop	{r4, pc}
 800d882:	bf00      	nop
 800d884:	200004d0 	.word	0x200004d0
 800d888:	20000538 	.word	0x20000538
 800d88c:	200005a0 	.word	0x200005a0

0800d890 <global_stdio_init.part.0>:
 800d890:	b510      	push	{r4, lr}
 800d892:	4b0b      	ldr	r3, [pc, #44]	@ (800d8c0 <global_stdio_init.part.0+0x30>)
 800d894:	4c0b      	ldr	r4, [pc, #44]	@ (800d8c4 <global_stdio_init.part.0+0x34>)
 800d896:	4a0c      	ldr	r2, [pc, #48]	@ (800d8c8 <global_stdio_init.part.0+0x38>)
 800d898:	601a      	str	r2, [r3, #0]
 800d89a:	4620      	mov	r0, r4
 800d89c:	2200      	movs	r2, #0
 800d89e:	2104      	movs	r1, #4
 800d8a0:	f7ff ff94 	bl	800d7cc <std>
 800d8a4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d8a8:	2201      	movs	r2, #1
 800d8aa:	2109      	movs	r1, #9
 800d8ac:	f7ff ff8e 	bl	800d7cc <std>
 800d8b0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d8b4:	2202      	movs	r2, #2
 800d8b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d8ba:	2112      	movs	r1, #18
 800d8bc:	f7ff bf86 	b.w	800d7cc <std>
 800d8c0:	20000608 	.word	0x20000608
 800d8c4:	200004d0 	.word	0x200004d0
 800d8c8:	0800d839 	.word	0x0800d839

0800d8cc <__sfp_lock_acquire>:
 800d8cc:	4801      	ldr	r0, [pc, #4]	@ (800d8d4 <__sfp_lock_acquire+0x8>)
 800d8ce:	f000 baa8 	b.w	800de22 <__retarget_lock_acquire_recursive>
 800d8d2:	bf00      	nop
 800d8d4:	20000610 	.word	0x20000610

0800d8d8 <__sfp_lock_release>:
 800d8d8:	4801      	ldr	r0, [pc, #4]	@ (800d8e0 <__sfp_lock_release+0x8>)
 800d8da:	f000 baa3 	b.w	800de24 <__retarget_lock_release_recursive>
 800d8de:	bf00      	nop
 800d8e0:	20000610 	.word	0x20000610

0800d8e4 <__sinit>:
 800d8e4:	b510      	push	{r4, lr}
 800d8e6:	4604      	mov	r4, r0
 800d8e8:	f7ff fff0 	bl	800d8cc <__sfp_lock_acquire>
 800d8ec:	6a23      	ldr	r3, [r4, #32]
 800d8ee:	b11b      	cbz	r3, 800d8f8 <__sinit+0x14>
 800d8f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d8f4:	f7ff bff0 	b.w	800d8d8 <__sfp_lock_release>
 800d8f8:	4b04      	ldr	r3, [pc, #16]	@ (800d90c <__sinit+0x28>)
 800d8fa:	6223      	str	r3, [r4, #32]
 800d8fc:	4b04      	ldr	r3, [pc, #16]	@ (800d910 <__sinit+0x2c>)
 800d8fe:	681b      	ldr	r3, [r3, #0]
 800d900:	2b00      	cmp	r3, #0
 800d902:	d1f5      	bne.n	800d8f0 <__sinit+0xc>
 800d904:	f7ff ffc4 	bl	800d890 <global_stdio_init.part.0>
 800d908:	e7f2      	b.n	800d8f0 <__sinit+0xc>
 800d90a:	bf00      	nop
 800d90c:	0800d851 	.word	0x0800d851
 800d910:	20000608 	.word	0x20000608

0800d914 <fiprintf>:
 800d914:	b40e      	push	{r1, r2, r3}
 800d916:	b503      	push	{r0, r1, lr}
 800d918:	4601      	mov	r1, r0
 800d91a:	ab03      	add	r3, sp, #12
 800d91c:	4805      	ldr	r0, [pc, #20]	@ (800d934 <fiprintf+0x20>)
 800d91e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d922:	6800      	ldr	r0, [r0, #0]
 800d924:	9301      	str	r3, [sp, #4]
 800d926:	f002 fbab 	bl	8010080 <_vfiprintf_r>
 800d92a:	b002      	add	sp, #8
 800d92c:	f85d eb04 	ldr.w	lr, [sp], #4
 800d930:	b003      	add	sp, #12
 800d932:	4770      	bx	lr
 800d934:	2000018c 	.word	0x2000018c

0800d938 <_fwalk_sglue>:
 800d938:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d93c:	4607      	mov	r7, r0
 800d93e:	4688      	mov	r8, r1
 800d940:	4614      	mov	r4, r2
 800d942:	2600      	movs	r6, #0
 800d944:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d948:	f1b9 0901 	subs.w	r9, r9, #1
 800d94c:	d505      	bpl.n	800d95a <_fwalk_sglue+0x22>
 800d94e:	6824      	ldr	r4, [r4, #0]
 800d950:	2c00      	cmp	r4, #0
 800d952:	d1f7      	bne.n	800d944 <_fwalk_sglue+0xc>
 800d954:	4630      	mov	r0, r6
 800d956:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d95a:	89ab      	ldrh	r3, [r5, #12]
 800d95c:	2b01      	cmp	r3, #1
 800d95e:	d907      	bls.n	800d970 <_fwalk_sglue+0x38>
 800d960:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d964:	3301      	adds	r3, #1
 800d966:	d003      	beq.n	800d970 <_fwalk_sglue+0x38>
 800d968:	4629      	mov	r1, r5
 800d96a:	4638      	mov	r0, r7
 800d96c:	47c0      	blx	r8
 800d96e:	4306      	orrs	r6, r0
 800d970:	3568      	adds	r5, #104	@ 0x68
 800d972:	e7e9      	b.n	800d948 <_fwalk_sglue+0x10>

0800d974 <iprintf>:
 800d974:	b40f      	push	{r0, r1, r2, r3}
 800d976:	b507      	push	{r0, r1, r2, lr}
 800d978:	4906      	ldr	r1, [pc, #24]	@ (800d994 <iprintf+0x20>)
 800d97a:	ab04      	add	r3, sp, #16
 800d97c:	6808      	ldr	r0, [r1, #0]
 800d97e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d982:	6881      	ldr	r1, [r0, #8]
 800d984:	9301      	str	r3, [sp, #4]
 800d986:	f002 fb7b 	bl	8010080 <_vfiprintf_r>
 800d98a:	b003      	add	sp, #12
 800d98c:	f85d eb04 	ldr.w	lr, [sp], #4
 800d990:	b004      	add	sp, #16
 800d992:	4770      	bx	lr
 800d994:	2000018c 	.word	0x2000018c

0800d998 <_puts_r>:
 800d998:	6a03      	ldr	r3, [r0, #32]
 800d99a:	b570      	push	{r4, r5, r6, lr}
 800d99c:	6884      	ldr	r4, [r0, #8]
 800d99e:	4605      	mov	r5, r0
 800d9a0:	460e      	mov	r6, r1
 800d9a2:	b90b      	cbnz	r3, 800d9a8 <_puts_r+0x10>
 800d9a4:	f7ff ff9e 	bl	800d8e4 <__sinit>
 800d9a8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d9aa:	07db      	lsls	r3, r3, #31
 800d9ac:	d405      	bmi.n	800d9ba <_puts_r+0x22>
 800d9ae:	89a3      	ldrh	r3, [r4, #12]
 800d9b0:	0598      	lsls	r0, r3, #22
 800d9b2:	d402      	bmi.n	800d9ba <_puts_r+0x22>
 800d9b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d9b6:	f000 fa34 	bl	800de22 <__retarget_lock_acquire_recursive>
 800d9ba:	89a3      	ldrh	r3, [r4, #12]
 800d9bc:	0719      	lsls	r1, r3, #28
 800d9be:	d502      	bpl.n	800d9c6 <_puts_r+0x2e>
 800d9c0:	6923      	ldr	r3, [r4, #16]
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	d135      	bne.n	800da32 <_puts_r+0x9a>
 800d9c6:	4621      	mov	r1, r4
 800d9c8:	4628      	mov	r0, r5
 800d9ca:	f000 f8e7 	bl	800db9c <__swsetup_r>
 800d9ce:	b380      	cbz	r0, 800da32 <_puts_r+0x9a>
 800d9d0:	f04f 35ff 	mov.w	r5, #4294967295
 800d9d4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d9d6:	07da      	lsls	r2, r3, #31
 800d9d8:	d405      	bmi.n	800d9e6 <_puts_r+0x4e>
 800d9da:	89a3      	ldrh	r3, [r4, #12]
 800d9dc:	059b      	lsls	r3, r3, #22
 800d9de:	d402      	bmi.n	800d9e6 <_puts_r+0x4e>
 800d9e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d9e2:	f000 fa1f 	bl	800de24 <__retarget_lock_release_recursive>
 800d9e6:	4628      	mov	r0, r5
 800d9e8:	bd70      	pop	{r4, r5, r6, pc}
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	da04      	bge.n	800d9f8 <_puts_r+0x60>
 800d9ee:	69a2      	ldr	r2, [r4, #24]
 800d9f0:	429a      	cmp	r2, r3
 800d9f2:	dc17      	bgt.n	800da24 <_puts_r+0x8c>
 800d9f4:	290a      	cmp	r1, #10
 800d9f6:	d015      	beq.n	800da24 <_puts_r+0x8c>
 800d9f8:	6823      	ldr	r3, [r4, #0]
 800d9fa:	1c5a      	adds	r2, r3, #1
 800d9fc:	6022      	str	r2, [r4, #0]
 800d9fe:	7019      	strb	r1, [r3, #0]
 800da00:	68a3      	ldr	r3, [r4, #8]
 800da02:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800da06:	3b01      	subs	r3, #1
 800da08:	60a3      	str	r3, [r4, #8]
 800da0a:	2900      	cmp	r1, #0
 800da0c:	d1ed      	bne.n	800d9ea <_puts_r+0x52>
 800da0e:	2b00      	cmp	r3, #0
 800da10:	da11      	bge.n	800da36 <_puts_r+0x9e>
 800da12:	4622      	mov	r2, r4
 800da14:	210a      	movs	r1, #10
 800da16:	4628      	mov	r0, r5
 800da18:	f000 f881 	bl	800db1e <__swbuf_r>
 800da1c:	3001      	adds	r0, #1
 800da1e:	d0d7      	beq.n	800d9d0 <_puts_r+0x38>
 800da20:	250a      	movs	r5, #10
 800da22:	e7d7      	b.n	800d9d4 <_puts_r+0x3c>
 800da24:	4622      	mov	r2, r4
 800da26:	4628      	mov	r0, r5
 800da28:	f000 f879 	bl	800db1e <__swbuf_r>
 800da2c:	3001      	adds	r0, #1
 800da2e:	d1e7      	bne.n	800da00 <_puts_r+0x68>
 800da30:	e7ce      	b.n	800d9d0 <_puts_r+0x38>
 800da32:	3e01      	subs	r6, #1
 800da34:	e7e4      	b.n	800da00 <_puts_r+0x68>
 800da36:	6823      	ldr	r3, [r4, #0]
 800da38:	1c5a      	adds	r2, r3, #1
 800da3a:	6022      	str	r2, [r4, #0]
 800da3c:	220a      	movs	r2, #10
 800da3e:	701a      	strb	r2, [r3, #0]
 800da40:	e7ee      	b.n	800da20 <_puts_r+0x88>
	...

0800da44 <puts>:
 800da44:	4b02      	ldr	r3, [pc, #8]	@ (800da50 <puts+0xc>)
 800da46:	4601      	mov	r1, r0
 800da48:	6818      	ldr	r0, [r3, #0]
 800da4a:	f7ff bfa5 	b.w	800d998 <_puts_r>
 800da4e:	bf00      	nop
 800da50:	2000018c 	.word	0x2000018c

0800da54 <siprintf>:
 800da54:	b40e      	push	{r1, r2, r3}
 800da56:	b510      	push	{r4, lr}
 800da58:	b09d      	sub	sp, #116	@ 0x74
 800da5a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800da5c:	9002      	str	r0, [sp, #8]
 800da5e:	9006      	str	r0, [sp, #24]
 800da60:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800da64:	480a      	ldr	r0, [pc, #40]	@ (800da90 <siprintf+0x3c>)
 800da66:	9107      	str	r1, [sp, #28]
 800da68:	9104      	str	r1, [sp, #16]
 800da6a:	490a      	ldr	r1, [pc, #40]	@ (800da94 <siprintf+0x40>)
 800da6c:	f853 2b04 	ldr.w	r2, [r3], #4
 800da70:	9105      	str	r1, [sp, #20]
 800da72:	2400      	movs	r4, #0
 800da74:	a902      	add	r1, sp, #8
 800da76:	6800      	ldr	r0, [r0, #0]
 800da78:	9301      	str	r3, [sp, #4]
 800da7a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800da7c:	f002 f9da 	bl	800fe34 <_svfiprintf_r>
 800da80:	9b02      	ldr	r3, [sp, #8]
 800da82:	701c      	strb	r4, [r3, #0]
 800da84:	b01d      	add	sp, #116	@ 0x74
 800da86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800da8a:	b003      	add	sp, #12
 800da8c:	4770      	bx	lr
 800da8e:	bf00      	nop
 800da90:	2000018c 	.word	0x2000018c
 800da94:	ffff0208 	.word	0xffff0208

0800da98 <__sread>:
 800da98:	b510      	push	{r4, lr}
 800da9a:	460c      	mov	r4, r1
 800da9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800daa0:	f000 f970 	bl	800dd84 <_read_r>
 800daa4:	2800      	cmp	r0, #0
 800daa6:	bfab      	itete	ge
 800daa8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800daaa:	89a3      	ldrhlt	r3, [r4, #12]
 800daac:	181b      	addge	r3, r3, r0
 800daae:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800dab2:	bfac      	ite	ge
 800dab4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800dab6:	81a3      	strhlt	r3, [r4, #12]
 800dab8:	bd10      	pop	{r4, pc}

0800daba <__swrite>:
 800daba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dabe:	461f      	mov	r7, r3
 800dac0:	898b      	ldrh	r3, [r1, #12]
 800dac2:	05db      	lsls	r3, r3, #23
 800dac4:	4605      	mov	r5, r0
 800dac6:	460c      	mov	r4, r1
 800dac8:	4616      	mov	r6, r2
 800daca:	d505      	bpl.n	800dad8 <__swrite+0x1e>
 800dacc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dad0:	2302      	movs	r3, #2
 800dad2:	2200      	movs	r2, #0
 800dad4:	f000 f944 	bl	800dd60 <_lseek_r>
 800dad8:	89a3      	ldrh	r3, [r4, #12]
 800dada:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dade:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800dae2:	81a3      	strh	r3, [r4, #12]
 800dae4:	4632      	mov	r2, r6
 800dae6:	463b      	mov	r3, r7
 800dae8:	4628      	mov	r0, r5
 800daea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800daee:	f000 b95b 	b.w	800dda8 <_write_r>

0800daf2 <__sseek>:
 800daf2:	b510      	push	{r4, lr}
 800daf4:	460c      	mov	r4, r1
 800daf6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dafa:	f000 f931 	bl	800dd60 <_lseek_r>
 800dafe:	1c43      	adds	r3, r0, #1
 800db00:	89a3      	ldrh	r3, [r4, #12]
 800db02:	bf15      	itete	ne
 800db04:	6560      	strne	r0, [r4, #84]	@ 0x54
 800db06:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800db0a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800db0e:	81a3      	strheq	r3, [r4, #12]
 800db10:	bf18      	it	ne
 800db12:	81a3      	strhne	r3, [r4, #12]
 800db14:	bd10      	pop	{r4, pc}

0800db16 <__sclose>:
 800db16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db1a:	f000 b8b3 	b.w	800dc84 <_close_r>

0800db1e <__swbuf_r>:
 800db1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db20:	460e      	mov	r6, r1
 800db22:	4614      	mov	r4, r2
 800db24:	4605      	mov	r5, r0
 800db26:	b118      	cbz	r0, 800db30 <__swbuf_r+0x12>
 800db28:	6a03      	ldr	r3, [r0, #32]
 800db2a:	b90b      	cbnz	r3, 800db30 <__swbuf_r+0x12>
 800db2c:	f7ff feda 	bl	800d8e4 <__sinit>
 800db30:	69a3      	ldr	r3, [r4, #24]
 800db32:	60a3      	str	r3, [r4, #8]
 800db34:	89a3      	ldrh	r3, [r4, #12]
 800db36:	071a      	lsls	r2, r3, #28
 800db38:	d501      	bpl.n	800db3e <__swbuf_r+0x20>
 800db3a:	6923      	ldr	r3, [r4, #16]
 800db3c:	b943      	cbnz	r3, 800db50 <__swbuf_r+0x32>
 800db3e:	4621      	mov	r1, r4
 800db40:	4628      	mov	r0, r5
 800db42:	f000 f82b 	bl	800db9c <__swsetup_r>
 800db46:	b118      	cbz	r0, 800db50 <__swbuf_r+0x32>
 800db48:	f04f 37ff 	mov.w	r7, #4294967295
 800db4c:	4638      	mov	r0, r7
 800db4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800db50:	6823      	ldr	r3, [r4, #0]
 800db52:	6922      	ldr	r2, [r4, #16]
 800db54:	1a98      	subs	r0, r3, r2
 800db56:	6963      	ldr	r3, [r4, #20]
 800db58:	b2f6      	uxtb	r6, r6
 800db5a:	4283      	cmp	r3, r0
 800db5c:	4637      	mov	r7, r6
 800db5e:	dc05      	bgt.n	800db6c <__swbuf_r+0x4e>
 800db60:	4621      	mov	r1, r4
 800db62:	4628      	mov	r0, r5
 800db64:	f7ff fe0a 	bl	800d77c <_fflush_r>
 800db68:	2800      	cmp	r0, #0
 800db6a:	d1ed      	bne.n	800db48 <__swbuf_r+0x2a>
 800db6c:	68a3      	ldr	r3, [r4, #8]
 800db6e:	3b01      	subs	r3, #1
 800db70:	60a3      	str	r3, [r4, #8]
 800db72:	6823      	ldr	r3, [r4, #0]
 800db74:	1c5a      	adds	r2, r3, #1
 800db76:	6022      	str	r2, [r4, #0]
 800db78:	701e      	strb	r6, [r3, #0]
 800db7a:	6962      	ldr	r2, [r4, #20]
 800db7c:	1c43      	adds	r3, r0, #1
 800db7e:	429a      	cmp	r2, r3
 800db80:	d004      	beq.n	800db8c <__swbuf_r+0x6e>
 800db82:	89a3      	ldrh	r3, [r4, #12]
 800db84:	07db      	lsls	r3, r3, #31
 800db86:	d5e1      	bpl.n	800db4c <__swbuf_r+0x2e>
 800db88:	2e0a      	cmp	r6, #10
 800db8a:	d1df      	bne.n	800db4c <__swbuf_r+0x2e>
 800db8c:	4621      	mov	r1, r4
 800db8e:	4628      	mov	r0, r5
 800db90:	f7ff fdf4 	bl	800d77c <_fflush_r>
 800db94:	2800      	cmp	r0, #0
 800db96:	d0d9      	beq.n	800db4c <__swbuf_r+0x2e>
 800db98:	e7d6      	b.n	800db48 <__swbuf_r+0x2a>
	...

0800db9c <__swsetup_r>:
 800db9c:	b538      	push	{r3, r4, r5, lr}
 800db9e:	4b29      	ldr	r3, [pc, #164]	@ (800dc44 <__swsetup_r+0xa8>)
 800dba0:	4605      	mov	r5, r0
 800dba2:	6818      	ldr	r0, [r3, #0]
 800dba4:	460c      	mov	r4, r1
 800dba6:	b118      	cbz	r0, 800dbb0 <__swsetup_r+0x14>
 800dba8:	6a03      	ldr	r3, [r0, #32]
 800dbaa:	b90b      	cbnz	r3, 800dbb0 <__swsetup_r+0x14>
 800dbac:	f7ff fe9a 	bl	800d8e4 <__sinit>
 800dbb0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dbb4:	0719      	lsls	r1, r3, #28
 800dbb6:	d422      	bmi.n	800dbfe <__swsetup_r+0x62>
 800dbb8:	06da      	lsls	r2, r3, #27
 800dbba:	d407      	bmi.n	800dbcc <__swsetup_r+0x30>
 800dbbc:	2209      	movs	r2, #9
 800dbbe:	602a      	str	r2, [r5, #0]
 800dbc0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dbc4:	81a3      	strh	r3, [r4, #12]
 800dbc6:	f04f 30ff 	mov.w	r0, #4294967295
 800dbca:	e033      	b.n	800dc34 <__swsetup_r+0x98>
 800dbcc:	0758      	lsls	r0, r3, #29
 800dbce:	d512      	bpl.n	800dbf6 <__swsetup_r+0x5a>
 800dbd0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dbd2:	b141      	cbz	r1, 800dbe6 <__swsetup_r+0x4a>
 800dbd4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dbd8:	4299      	cmp	r1, r3
 800dbda:	d002      	beq.n	800dbe2 <__swsetup_r+0x46>
 800dbdc:	4628      	mov	r0, r5
 800dbde:	f000 ffa3 	bl	800eb28 <_free_r>
 800dbe2:	2300      	movs	r3, #0
 800dbe4:	6363      	str	r3, [r4, #52]	@ 0x34
 800dbe6:	89a3      	ldrh	r3, [r4, #12]
 800dbe8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800dbec:	81a3      	strh	r3, [r4, #12]
 800dbee:	2300      	movs	r3, #0
 800dbf0:	6063      	str	r3, [r4, #4]
 800dbf2:	6923      	ldr	r3, [r4, #16]
 800dbf4:	6023      	str	r3, [r4, #0]
 800dbf6:	89a3      	ldrh	r3, [r4, #12]
 800dbf8:	f043 0308 	orr.w	r3, r3, #8
 800dbfc:	81a3      	strh	r3, [r4, #12]
 800dbfe:	6923      	ldr	r3, [r4, #16]
 800dc00:	b94b      	cbnz	r3, 800dc16 <__swsetup_r+0x7a>
 800dc02:	89a3      	ldrh	r3, [r4, #12]
 800dc04:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800dc08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dc0c:	d003      	beq.n	800dc16 <__swsetup_r+0x7a>
 800dc0e:	4621      	mov	r1, r4
 800dc10:	4628      	mov	r0, r5
 800dc12:	f002 fb73 	bl	80102fc <__smakebuf_r>
 800dc16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dc1a:	f013 0201 	ands.w	r2, r3, #1
 800dc1e:	d00a      	beq.n	800dc36 <__swsetup_r+0x9a>
 800dc20:	2200      	movs	r2, #0
 800dc22:	60a2      	str	r2, [r4, #8]
 800dc24:	6962      	ldr	r2, [r4, #20]
 800dc26:	4252      	negs	r2, r2
 800dc28:	61a2      	str	r2, [r4, #24]
 800dc2a:	6922      	ldr	r2, [r4, #16]
 800dc2c:	b942      	cbnz	r2, 800dc40 <__swsetup_r+0xa4>
 800dc2e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800dc32:	d1c5      	bne.n	800dbc0 <__swsetup_r+0x24>
 800dc34:	bd38      	pop	{r3, r4, r5, pc}
 800dc36:	0799      	lsls	r1, r3, #30
 800dc38:	bf58      	it	pl
 800dc3a:	6962      	ldrpl	r2, [r4, #20]
 800dc3c:	60a2      	str	r2, [r4, #8]
 800dc3e:	e7f4      	b.n	800dc2a <__swsetup_r+0x8e>
 800dc40:	2000      	movs	r0, #0
 800dc42:	e7f7      	b.n	800dc34 <__swsetup_r+0x98>
 800dc44:	2000018c 	.word	0x2000018c

0800dc48 <memset>:
 800dc48:	4402      	add	r2, r0
 800dc4a:	4603      	mov	r3, r0
 800dc4c:	4293      	cmp	r3, r2
 800dc4e:	d100      	bne.n	800dc52 <memset+0xa>
 800dc50:	4770      	bx	lr
 800dc52:	f803 1b01 	strb.w	r1, [r3], #1
 800dc56:	e7f9      	b.n	800dc4c <memset+0x4>

0800dc58 <strncmp>:
 800dc58:	b510      	push	{r4, lr}
 800dc5a:	b16a      	cbz	r2, 800dc78 <strncmp+0x20>
 800dc5c:	3901      	subs	r1, #1
 800dc5e:	1884      	adds	r4, r0, r2
 800dc60:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dc64:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800dc68:	429a      	cmp	r2, r3
 800dc6a:	d103      	bne.n	800dc74 <strncmp+0x1c>
 800dc6c:	42a0      	cmp	r0, r4
 800dc6e:	d001      	beq.n	800dc74 <strncmp+0x1c>
 800dc70:	2a00      	cmp	r2, #0
 800dc72:	d1f5      	bne.n	800dc60 <strncmp+0x8>
 800dc74:	1ad0      	subs	r0, r2, r3
 800dc76:	bd10      	pop	{r4, pc}
 800dc78:	4610      	mov	r0, r2
 800dc7a:	e7fc      	b.n	800dc76 <strncmp+0x1e>

0800dc7c <_localeconv_r>:
 800dc7c:	4800      	ldr	r0, [pc, #0]	@ (800dc80 <_localeconv_r+0x4>)
 800dc7e:	4770      	bx	lr
 800dc80:	20000110 	.word	0x20000110

0800dc84 <_close_r>:
 800dc84:	b538      	push	{r3, r4, r5, lr}
 800dc86:	4d06      	ldr	r5, [pc, #24]	@ (800dca0 <_close_r+0x1c>)
 800dc88:	2300      	movs	r3, #0
 800dc8a:	4604      	mov	r4, r0
 800dc8c:	4608      	mov	r0, r1
 800dc8e:	602b      	str	r3, [r5, #0]
 800dc90:	f7f4 fd92 	bl	80027b8 <_close>
 800dc94:	1c43      	adds	r3, r0, #1
 800dc96:	d102      	bne.n	800dc9e <_close_r+0x1a>
 800dc98:	682b      	ldr	r3, [r5, #0]
 800dc9a:	b103      	cbz	r3, 800dc9e <_close_r+0x1a>
 800dc9c:	6023      	str	r3, [r4, #0]
 800dc9e:	bd38      	pop	{r3, r4, r5, pc}
 800dca0:	2000060c 	.word	0x2000060c

0800dca4 <_reclaim_reent>:
 800dca4:	4b2d      	ldr	r3, [pc, #180]	@ (800dd5c <_reclaim_reent+0xb8>)
 800dca6:	681b      	ldr	r3, [r3, #0]
 800dca8:	4283      	cmp	r3, r0
 800dcaa:	b570      	push	{r4, r5, r6, lr}
 800dcac:	4604      	mov	r4, r0
 800dcae:	d053      	beq.n	800dd58 <_reclaim_reent+0xb4>
 800dcb0:	69c3      	ldr	r3, [r0, #28]
 800dcb2:	b31b      	cbz	r3, 800dcfc <_reclaim_reent+0x58>
 800dcb4:	68db      	ldr	r3, [r3, #12]
 800dcb6:	b163      	cbz	r3, 800dcd2 <_reclaim_reent+0x2e>
 800dcb8:	2500      	movs	r5, #0
 800dcba:	69e3      	ldr	r3, [r4, #28]
 800dcbc:	68db      	ldr	r3, [r3, #12]
 800dcbe:	5959      	ldr	r1, [r3, r5]
 800dcc0:	b9b1      	cbnz	r1, 800dcf0 <_reclaim_reent+0x4c>
 800dcc2:	3504      	adds	r5, #4
 800dcc4:	2d80      	cmp	r5, #128	@ 0x80
 800dcc6:	d1f8      	bne.n	800dcba <_reclaim_reent+0x16>
 800dcc8:	69e3      	ldr	r3, [r4, #28]
 800dcca:	4620      	mov	r0, r4
 800dccc:	68d9      	ldr	r1, [r3, #12]
 800dcce:	f000 ff2b 	bl	800eb28 <_free_r>
 800dcd2:	69e3      	ldr	r3, [r4, #28]
 800dcd4:	6819      	ldr	r1, [r3, #0]
 800dcd6:	b111      	cbz	r1, 800dcde <_reclaim_reent+0x3a>
 800dcd8:	4620      	mov	r0, r4
 800dcda:	f000 ff25 	bl	800eb28 <_free_r>
 800dcde:	69e3      	ldr	r3, [r4, #28]
 800dce0:	689d      	ldr	r5, [r3, #8]
 800dce2:	b15d      	cbz	r5, 800dcfc <_reclaim_reent+0x58>
 800dce4:	4629      	mov	r1, r5
 800dce6:	4620      	mov	r0, r4
 800dce8:	682d      	ldr	r5, [r5, #0]
 800dcea:	f000 ff1d 	bl	800eb28 <_free_r>
 800dcee:	e7f8      	b.n	800dce2 <_reclaim_reent+0x3e>
 800dcf0:	680e      	ldr	r6, [r1, #0]
 800dcf2:	4620      	mov	r0, r4
 800dcf4:	f000 ff18 	bl	800eb28 <_free_r>
 800dcf8:	4631      	mov	r1, r6
 800dcfa:	e7e1      	b.n	800dcc0 <_reclaim_reent+0x1c>
 800dcfc:	6961      	ldr	r1, [r4, #20]
 800dcfe:	b111      	cbz	r1, 800dd06 <_reclaim_reent+0x62>
 800dd00:	4620      	mov	r0, r4
 800dd02:	f000 ff11 	bl	800eb28 <_free_r>
 800dd06:	69e1      	ldr	r1, [r4, #28]
 800dd08:	b111      	cbz	r1, 800dd10 <_reclaim_reent+0x6c>
 800dd0a:	4620      	mov	r0, r4
 800dd0c:	f000 ff0c 	bl	800eb28 <_free_r>
 800dd10:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800dd12:	b111      	cbz	r1, 800dd1a <_reclaim_reent+0x76>
 800dd14:	4620      	mov	r0, r4
 800dd16:	f000 ff07 	bl	800eb28 <_free_r>
 800dd1a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dd1c:	b111      	cbz	r1, 800dd24 <_reclaim_reent+0x80>
 800dd1e:	4620      	mov	r0, r4
 800dd20:	f000 ff02 	bl	800eb28 <_free_r>
 800dd24:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800dd26:	b111      	cbz	r1, 800dd2e <_reclaim_reent+0x8a>
 800dd28:	4620      	mov	r0, r4
 800dd2a:	f000 fefd 	bl	800eb28 <_free_r>
 800dd2e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800dd30:	b111      	cbz	r1, 800dd38 <_reclaim_reent+0x94>
 800dd32:	4620      	mov	r0, r4
 800dd34:	f000 fef8 	bl	800eb28 <_free_r>
 800dd38:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800dd3a:	b111      	cbz	r1, 800dd42 <_reclaim_reent+0x9e>
 800dd3c:	4620      	mov	r0, r4
 800dd3e:	f000 fef3 	bl	800eb28 <_free_r>
 800dd42:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800dd44:	b111      	cbz	r1, 800dd4c <_reclaim_reent+0xa8>
 800dd46:	4620      	mov	r0, r4
 800dd48:	f000 feee 	bl	800eb28 <_free_r>
 800dd4c:	6a23      	ldr	r3, [r4, #32]
 800dd4e:	b11b      	cbz	r3, 800dd58 <_reclaim_reent+0xb4>
 800dd50:	4620      	mov	r0, r4
 800dd52:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800dd56:	4718      	bx	r3
 800dd58:	bd70      	pop	{r4, r5, r6, pc}
 800dd5a:	bf00      	nop
 800dd5c:	2000018c 	.word	0x2000018c

0800dd60 <_lseek_r>:
 800dd60:	b538      	push	{r3, r4, r5, lr}
 800dd62:	4d07      	ldr	r5, [pc, #28]	@ (800dd80 <_lseek_r+0x20>)
 800dd64:	4604      	mov	r4, r0
 800dd66:	4608      	mov	r0, r1
 800dd68:	4611      	mov	r1, r2
 800dd6a:	2200      	movs	r2, #0
 800dd6c:	602a      	str	r2, [r5, #0]
 800dd6e:	461a      	mov	r2, r3
 800dd70:	f7f4 fd68 	bl	8002844 <_lseek>
 800dd74:	1c43      	adds	r3, r0, #1
 800dd76:	d102      	bne.n	800dd7e <_lseek_r+0x1e>
 800dd78:	682b      	ldr	r3, [r5, #0]
 800dd7a:	b103      	cbz	r3, 800dd7e <_lseek_r+0x1e>
 800dd7c:	6023      	str	r3, [r4, #0]
 800dd7e:	bd38      	pop	{r3, r4, r5, pc}
 800dd80:	2000060c 	.word	0x2000060c

0800dd84 <_read_r>:
 800dd84:	b538      	push	{r3, r4, r5, lr}
 800dd86:	4d07      	ldr	r5, [pc, #28]	@ (800dda4 <_read_r+0x20>)
 800dd88:	4604      	mov	r4, r0
 800dd8a:	4608      	mov	r0, r1
 800dd8c:	4611      	mov	r1, r2
 800dd8e:	2200      	movs	r2, #0
 800dd90:	602a      	str	r2, [r5, #0]
 800dd92:	461a      	mov	r2, r3
 800dd94:	f7f4 fc5a 	bl	800264c <_read>
 800dd98:	1c43      	adds	r3, r0, #1
 800dd9a:	d102      	bne.n	800dda2 <_read_r+0x1e>
 800dd9c:	682b      	ldr	r3, [r5, #0]
 800dd9e:	b103      	cbz	r3, 800dda2 <_read_r+0x1e>
 800dda0:	6023      	str	r3, [r4, #0]
 800dda2:	bd38      	pop	{r3, r4, r5, pc}
 800dda4:	2000060c 	.word	0x2000060c

0800dda8 <_write_r>:
 800dda8:	b538      	push	{r3, r4, r5, lr}
 800ddaa:	4d07      	ldr	r5, [pc, #28]	@ (800ddc8 <_write_r+0x20>)
 800ddac:	4604      	mov	r4, r0
 800ddae:	4608      	mov	r0, r1
 800ddb0:	4611      	mov	r1, r2
 800ddb2:	2200      	movs	r2, #0
 800ddb4:	602a      	str	r2, [r5, #0]
 800ddb6:	461a      	mov	r2, r3
 800ddb8:	f7f4 fc8e 	bl	80026d8 <_write>
 800ddbc:	1c43      	adds	r3, r0, #1
 800ddbe:	d102      	bne.n	800ddc6 <_write_r+0x1e>
 800ddc0:	682b      	ldr	r3, [r5, #0]
 800ddc2:	b103      	cbz	r3, 800ddc6 <_write_r+0x1e>
 800ddc4:	6023      	str	r3, [r4, #0]
 800ddc6:	bd38      	pop	{r3, r4, r5, pc}
 800ddc8:	2000060c 	.word	0x2000060c

0800ddcc <__errno>:
 800ddcc:	4b01      	ldr	r3, [pc, #4]	@ (800ddd4 <__errno+0x8>)
 800ddce:	6818      	ldr	r0, [r3, #0]
 800ddd0:	4770      	bx	lr
 800ddd2:	bf00      	nop
 800ddd4:	2000018c 	.word	0x2000018c

0800ddd8 <__libc_init_array>:
 800ddd8:	b570      	push	{r4, r5, r6, lr}
 800ddda:	4d0d      	ldr	r5, [pc, #52]	@ (800de10 <__libc_init_array+0x38>)
 800dddc:	4c0d      	ldr	r4, [pc, #52]	@ (800de14 <__libc_init_array+0x3c>)
 800ddde:	1b64      	subs	r4, r4, r5
 800dde0:	10a4      	asrs	r4, r4, #2
 800dde2:	2600      	movs	r6, #0
 800dde4:	42a6      	cmp	r6, r4
 800dde6:	d109      	bne.n	800ddfc <__libc_init_array+0x24>
 800dde8:	4d0b      	ldr	r5, [pc, #44]	@ (800de18 <__libc_init_array+0x40>)
 800ddea:	4c0c      	ldr	r4, [pc, #48]	@ (800de1c <__libc_init_array+0x44>)
 800ddec:	f002 fb4a 	bl	8010484 <_init>
 800ddf0:	1b64      	subs	r4, r4, r5
 800ddf2:	10a4      	asrs	r4, r4, #2
 800ddf4:	2600      	movs	r6, #0
 800ddf6:	42a6      	cmp	r6, r4
 800ddf8:	d105      	bne.n	800de06 <__libc_init_array+0x2e>
 800ddfa:	bd70      	pop	{r4, r5, r6, pc}
 800ddfc:	f855 3b04 	ldr.w	r3, [r5], #4
 800de00:	4798      	blx	r3
 800de02:	3601      	adds	r6, #1
 800de04:	e7ee      	b.n	800dde4 <__libc_init_array+0xc>
 800de06:	f855 3b04 	ldr.w	r3, [r5], #4
 800de0a:	4798      	blx	r3
 800de0c:	3601      	adds	r6, #1
 800de0e:	e7f2      	b.n	800ddf6 <__libc_init_array+0x1e>
 800de10:	0801126c 	.word	0x0801126c
 800de14:	0801126c 	.word	0x0801126c
 800de18:	0801126c 	.word	0x0801126c
 800de1c:	08011274 	.word	0x08011274

0800de20 <__retarget_lock_init_recursive>:
 800de20:	4770      	bx	lr

0800de22 <__retarget_lock_acquire_recursive>:
 800de22:	4770      	bx	lr

0800de24 <__retarget_lock_release_recursive>:
 800de24:	4770      	bx	lr

0800de26 <memcpy>:
 800de26:	440a      	add	r2, r1
 800de28:	4291      	cmp	r1, r2
 800de2a:	f100 33ff 	add.w	r3, r0, #4294967295
 800de2e:	d100      	bne.n	800de32 <memcpy+0xc>
 800de30:	4770      	bx	lr
 800de32:	b510      	push	{r4, lr}
 800de34:	f811 4b01 	ldrb.w	r4, [r1], #1
 800de38:	f803 4f01 	strb.w	r4, [r3, #1]!
 800de3c:	4291      	cmp	r1, r2
 800de3e:	d1f9      	bne.n	800de34 <memcpy+0xe>
 800de40:	bd10      	pop	{r4, pc}
 800de42:	0000      	movs	r0, r0
 800de44:	0000      	movs	r0, r0
	...

0800de48 <nan>:
 800de48:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800de50 <nan+0x8>
 800de4c:	4770      	bx	lr
 800de4e:	bf00      	nop
 800de50:	00000000 	.word	0x00000000
 800de54:	7ff80000 	.word	0x7ff80000

0800de58 <nanf>:
 800de58:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800de60 <nanf+0x8>
 800de5c:	4770      	bx	lr
 800de5e:	bf00      	nop
 800de60:	7fc00000 	.word	0x7fc00000

0800de64 <abort>:
 800de64:	b508      	push	{r3, lr}
 800de66:	2006      	movs	r0, #6
 800de68:	f002 fac6 	bl	80103f8 <raise>
 800de6c:	2001      	movs	r0, #1
 800de6e:	f7f4 fbe1 	bl	8002634 <_exit>

0800de72 <quorem>:
 800de72:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de76:	6903      	ldr	r3, [r0, #16]
 800de78:	690c      	ldr	r4, [r1, #16]
 800de7a:	42a3      	cmp	r3, r4
 800de7c:	4607      	mov	r7, r0
 800de7e:	db7e      	blt.n	800df7e <quorem+0x10c>
 800de80:	3c01      	subs	r4, #1
 800de82:	f101 0814 	add.w	r8, r1, #20
 800de86:	00a3      	lsls	r3, r4, #2
 800de88:	f100 0514 	add.w	r5, r0, #20
 800de8c:	9300      	str	r3, [sp, #0]
 800de8e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800de92:	9301      	str	r3, [sp, #4]
 800de94:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800de98:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800de9c:	3301      	adds	r3, #1
 800de9e:	429a      	cmp	r2, r3
 800dea0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800dea4:	fbb2 f6f3 	udiv	r6, r2, r3
 800dea8:	d32e      	bcc.n	800df08 <quorem+0x96>
 800deaa:	f04f 0a00 	mov.w	sl, #0
 800deae:	46c4      	mov	ip, r8
 800deb0:	46ae      	mov	lr, r5
 800deb2:	46d3      	mov	fp, sl
 800deb4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800deb8:	b298      	uxth	r0, r3
 800deba:	fb06 a000 	mla	r0, r6, r0, sl
 800debe:	0c02      	lsrs	r2, r0, #16
 800dec0:	0c1b      	lsrs	r3, r3, #16
 800dec2:	fb06 2303 	mla	r3, r6, r3, r2
 800dec6:	f8de 2000 	ldr.w	r2, [lr]
 800deca:	b280      	uxth	r0, r0
 800decc:	b292      	uxth	r2, r2
 800dece:	1a12      	subs	r2, r2, r0
 800ded0:	445a      	add	r2, fp
 800ded2:	f8de 0000 	ldr.w	r0, [lr]
 800ded6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800deda:	b29b      	uxth	r3, r3
 800dedc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800dee0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800dee4:	b292      	uxth	r2, r2
 800dee6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800deea:	45e1      	cmp	r9, ip
 800deec:	f84e 2b04 	str.w	r2, [lr], #4
 800def0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800def4:	d2de      	bcs.n	800deb4 <quorem+0x42>
 800def6:	9b00      	ldr	r3, [sp, #0]
 800def8:	58eb      	ldr	r3, [r5, r3]
 800defa:	b92b      	cbnz	r3, 800df08 <quorem+0x96>
 800defc:	9b01      	ldr	r3, [sp, #4]
 800defe:	3b04      	subs	r3, #4
 800df00:	429d      	cmp	r5, r3
 800df02:	461a      	mov	r2, r3
 800df04:	d32f      	bcc.n	800df66 <quorem+0xf4>
 800df06:	613c      	str	r4, [r7, #16]
 800df08:	4638      	mov	r0, r7
 800df0a:	f001 fc93 	bl	800f834 <__mcmp>
 800df0e:	2800      	cmp	r0, #0
 800df10:	db25      	blt.n	800df5e <quorem+0xec>
 800df12:	4629      	mov	r1, r5
 800df14:	2000      	movs	r0, #0
 800df16:	f858 2b04 	ldr.w	r2, [r8], #4
 800df1a:	f8d1 c000 	ldr.w	ip, [r1]
 800df1e:	fa1f fe82 	uxth.w	lr, r2
 800df22:	fa1f f38c 	uxth.w	r3, ip
 800df26:	eba3 030e 	sub.w	r3, r3, lr
 800df2a:	4403      	add	r3, r0
 800df2c:	0c12      	lsrs	r2, r2, #16
 800df2e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800df32:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800df36:	b29b      	uxth	r3, r3
 800df38:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800df3c:	45c1      	cmp	r9, r8
 800df3e:	f841 3b04 	str.w	r3, [r1], #4
 800df42:	ea4f 4022 	mov.w	r0, r2, asr #16
 800df46:	d2e6      	bcs.n	800df16 <quorem+0xa4>
 800df48:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800df4c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800df50:	b922      	cbnz	r2, 800df5c <quorem+0xea>
 800df52:	3b04      	subs	r3, #4
 800df54:	429d      	cmp	r5, r3
 800df56:	461a      	mov	r2, r3
 800df58:	d30b      	bcc.n	800df72 <quorem+0x100>
 800df5a:	613c      	str	r4, [r7, #16]
 800df5c:	3601      	adds	r6, #1
 800df5e:	4630      	mov	r0, r6
 800df60:	b003      	add	sp, #12
 800df62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df66:	6812      	ldr	r2, [r2, #0]
 800df68:	3b04      	subs	r3, #4
 800df6a:	2a00      	cmp	r2, #0
 800df6c:	d1cb      	bne.n	800df06 <quorem+0x94>
 800df6e:	3c01      	subs	r4, #1
 800df70:	e7c6      	b.n	800df00 <quorem+0x8e>
 800df72:	6812      	ldr	r2, [r2, #0]
 800df74:	3b04      	subs	r3, #4
 800df76:	2a00      	cmp	r2, #0
 800df78:	d1ef      	bne.n	800df5a <quorem+0xe8>
 800df7a:	3c01      	subs	r4, #1
 800df7c:	e7ea      	b.n	800df54 <quorem+0xe2>
 800df7e:	2000      	movs	r0, #0
 800df80:	e7ee      	b.n	800df60 <quorem+0xee>
 800df82:	0000      	movs	r0, r0
 800df84:	0000      	movs	r0, r0
	...

0800df88 <_dtoa_r>:
 800df88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df8c:	69c7      	ldr	r7, [r0, #28]
 800df8e:	b097      	sub	sp, #92	@ 0x5c
 800df90:	ed8d 0b04 	vstr	d0, [sp, #16]
 800df94:	ec55 4b10 	vmov	r4, r5, d0
 800df98:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800df9a:	9107      	str	r1, [sp, #28]
 800df9c:	4681      	mov	r9, r0
 800df9e:	920c      	str	r2, [sp, #48]	@ 0x30
 800dfa0:	9311      	str	r3, [sp, #68]	@ 0x44
 800dfa2:	b97f      	cbnz	r7, 800dfc4 <_dtoa_r+0x3c>
 800dfa4:	2010      	movs	r0, #16
 800dfa6:	f7fd fe3d 	bl	800bc24 <malloc>
 800dfaa:	4602      	mov	r2, r0
 800dfac:	f8c9 001c 	str.w	r0, [r9, #28]
 800dfb0:	b920      	cbnz	r0, 800dfbc <_dtoa_r+0x34>
 800dfb2:	4ba9      	ldr	r3, [pc, #676]	@ (800e258 <_dtoa_r+0x2d0>)
 800dfb4:	21ef      	movs	r1, #239	@ 0xef
 800dfb6:	48a9      	ldr	r0, [pc, #676]	@ (800e25c <_dtoa_r+0x2d4>)
 800dfb8:	f7fd fe02 	bl	800bbc0 <__assert_func>
 800dfbc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800dfc0:	6007      	str	r7, [r0, #0]
 800dfc2:	60c7      	str	r7, [r0, #12]
 800dfc4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800dfc8:	6819      	ldr	r1, [r3, #0]
 800dfca:	b159      	cbz	r1, 800dfe4 <_dtoa_r+0x5c>
 800dfcc:	685a      	ldr	r2, [r3, #4]
 800dfce:	604a      	str	r2, [r1, #4]
 800dfd0:	2301      	movs	r3, #1
 800dfd2:	4093      	lsls	r3, r2
 800dfd4:	608b      	str	r3, [r1, #8]
 800dfd6:	4648      	mov	r0, r9
 800dfd8:	f001 f9b0 	bl	800f33c <_Bfree>
 800dfdc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800dfe0:	2200      	movs	r2, #0
 800dfe2:	601a      	str	r2, [r3, #0]
 800dfe4:	1e2b      	subs	r3, r5, #0
 800dfe6:	bfb9      	ittee	lt
 800dfe8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800dfec:	9305      	strlt	r3, [sp, #20]
 800dfee:	2300      	movge	r3, #0
 800dff0:	6033      	strge	r3, [r6, #0]
 800dff2:	9f05      	ldr	r7, [sp, #20]
 800dff4:	4b9a      	ldr	r3, [pc, #616]	@ (800e260 <_dtoa_r+0x2d8>)
 800dff6:	bfbc      	itt	lt
 800dff8:	2201      	movlt	r2, #1
 800dffa:	6032      	strlt	r2, [r6, #0]
 800dffc:	43bb      	bics	r3, r7
 800dffe:	d112      	bne.n	800e026 <_dtoa_r+0x9e>
 800e000:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e002:	f242 730f 	movw	r3, #9999	@ 0x270f
 800e006:	6013      	str	r3, [r2, #0]
 800e008:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e00c:	4323      	orrs	r3, r4
 800e00e:	f000 855a 	beq.w	800eac6 <_dtoa_r+0xb3e>
 800e012:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e014:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800e274 <_dtoa_r+0x2ec>
 800e018:	2b00      	cmp	r3, #0
 800e01a:	f000 855c 	beq.w	800ead6 <_dtoa_r+0xb4e>
 800e01e:	f10a 0303 	add.w	r3, sl, #3
 800e022:	f000 bd56 	b.w	800ead2 <_dtoa_r+0xb4a>
 800e026:	ed9d 7b04 	vldr	d7, [sp, #16]
 800e02a:	2200      	movs	r2, #0
 800e02c:	ec51 0b17 	vmov	r0, r1, d7
 800e030:	2300      	movs	r3, #0
 800e032:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800e036:	f7f2 fd67 	bl	8000b08 <__aeabi_dcmpeq>
 800e03a:	4680      	mov	r8, r0
 800e03c:	b158      	cbz	r0, 800e056 <_dtoa_r+0xce>
 800e03e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e040:	2301      	movs	r3, #1
 800e042:	6013      	str	r3, [r2, #0]
 800e044:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e046:	b113      	cbz	r3, 800e04e <_dtoa_r+0xc6>
 800e048:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e04a:	4b86      	ldr	r3, [pc, #536]	@ (800e264 <_dtoa_r+0x2dc>)
 800e04c:	6013      	str	r3, [r2, #0]
 800e04e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800e278 <_dtoa_r+0x2f0>
 800e052:	f000 bd40 	b.w	800ead6 <_dtoa_r+0xb4e>
 800e056:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800e05a:	aa14      	add	r2, sp, #80	@ 0x50
 800e05c:	a915      	add	r1, sp, #84	@ 0x54
 800e05e:	4648      	mov	r0, r9
 800e060:	f001 fd08 	bl	800fa74 <__d2b>
 800e064:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800e068:	9002      	str	r0, [sp, #8]
 800e06a:	2e00      	cmp	r6, #0
 800e06c:	d078      	beq.n	800e160 <_dtoa_r+0x1d8>
 800e06e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e070:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800e074:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e078:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e07c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800e080:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800e084:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800e088:	4619      	mov	r1, r3
 800e08a:	2200      	movs	r2, #0
 800e08c:	4b76      	ldr	r3, [pc, #472]	@ (800e268 <_dtoa_r+0x2e0>)
 800e08e:	f7f2 f91b 	bl	80002c8 <__aeabi_dsub>
 800e092:	a36b      	add	r3, pc, #428	@ (adr r3, 800e240 <_dtoa_r+0x2b8>)
 800e094:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e098:	f7f2 face 	bl	8000638 <__aeabi_dmul>
 800e09c:	a36a      	add	r3, pc, #424	@ (adr r3, 800e248 <_dtoa_r+0x2c0>)
 800e09e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0a2:	f7f2 f913 	bl	80002cc <__adddf3>
 800e0a6:	4604      	mov	r4, r0
 800e0a8:	4630      	mov	r0, r6
 800e0aa:	460d      	mov	r5, r1
 800e0ac:	f7f2 fa5a 	bl	8000564 <__aeabi_i2d>
 800e0b0:	a367      	add	r3, pc, #412	@ (adr r3, 800e250 <_dtoa_r+0x2c8>)
 800e0b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0b6:	f7f2 fabf 	bl	8000638 <__aeabi_dmul>
 800e0ba:	4602      	mov	r2, r0
 800e0bc:	460b      	mov	r3, r1
 800e0be:	4620      	mov	r0, r4
 800e0c0:	4629      	mov	r1, r5
 800e0c2:	f7f2 f903 	bl	80002cc <__adddf3>
 800e0c6:	4604      	mov	r4, r0
 800e0c8:	460d      	mov	r5, r1
 800e0ca:	f7f2 fd65 	bl	8000b98 <__aeabi_d2iz>
 800e0ce:	2200      	movs	r2, #0
 800e0d0:	4607      	mov	r7, r0
 800e0d2:	2300      	movs	r3, #0
 800e0d4:	4620      	mov	r0, r4
 800e0d6:	4629      	mov	r1, r5
 800e0d8:	f7f2 fd20 	bl	8000b1c <__aeabi_dcmplt>
 800e0dc:	b140      	cbz	r0, 800e0f0 <_dtoa_r+0x168>
 800e0de:	4638      	mov	r0, r7
 800e0e0:	f7f2 fa40 	bl	8000564 <__aeabi_i2d>
 800e0e4:	4622      	mov	r2, r4
 800e0e6:	462b      	mov	r3, r5
 800e0e8:	f7f2 fd0e 	bl	8000b08 <__aeabi_dcmpeq>
 800e0ec:	b900      	cbnz	r0, 800e0f0 <_dtoa_r+0x168>
 800e0ee:	3f01      	subs	r7, #1
 800e0f0:	2f16      	cmp	r7, #22
 800e0f2:	d852      	bhi.n	800e19a <_dtoa_r+0x212>
 800e0f4:	4b5d      	ldr	r3, [pc, #372]	@ (800e26c <_dtoa_r+0x2e4>)
 800e0f6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e0fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0fe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e102:	f7f2 fd0b 	bl	8000b1c <__aeabi_dcmplt>
 800e106:	2800      	cmp	r0, #0
 800e108:	d049      	beq.n	800e19e <_dtoa_r+0x216>
 800e10a:	3f01      	subs	r7, #1
 800e10c:	2300      	movs	r3, #0
 800e10e:	9310      	str	r3, [sp, #64]	@ 0x40
 800e110:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e112:	1b9b      	subs	r3, r3, r6
 800e114:	1e5a      	subs	r2, r3, #1
 800e116:	bf45      	ittet	mi
 800e118:	f1c3 0301 	rsbmi	r3, r3, #1
 800e11c:	9300      	strmi	r3, [sp, #0]
 800e11e:	2300      	movpl	r3, #0
 800e120:	2300      	movmi	r3, #0
 800e122:	9206      	str	r2, [sp, #24]
 800e124:	bf54      	ite	pl
 800e126:	9300      	strpl	r3, [sp, #0]
 800e128:	9306      	strmi	r3, [sp, #24]
 800e12a:	2f00      	cmp	r7, #0
 800e12c:	db39      	blt.n	800e1a2 <_dtoa_r+0x21a>
 800e12e:	9b06      	ldr	r3, [sp, #24]
 800e130:	970d      	str	r7, [sp, #52]	@ 0x34
 800e132:	443b      	add	r3, r7
 800e134:	9306      	str	r3, [sp, #24]
 800e136:	2300      	movs	r3, #0
 800e138:	9308      	str	r3, [sp, #32]
 800e13a:	9b07      	ldr	r3, [sp, #28]
 800e13c:	2b09      	cmp	r3, #9
 800e13e:	d863      	bhi.n	800e208 <_dtoa_r+0x280>
 800e140:	2b05      	cmp	r3, #5
 800e142:	bfc4      	itt	gt
 800e144:	3b04      	subgt	r3, #4
 800e146:	9307      	strgt	r3, [sp, #28]
 800e148:	9b07      	ldr	r3, [sp, #28]
 800e14a:	f1a3 0302 	sub.w	r3, r3, #2
 800e14e:	bfcc      	ite	gt
 800e150:	2400      	movgt	r4, #0
 800e152:	2401      	movle	r4, #1
 800e154:	2b03      	cmp	r3, #3
 800e156:	d863      	bhi.n	800e220 <_dtoa_r+0x298>
 800e158:	e8df f003 	tbb	[pc, r3]
 800e15c:	2b375452 	.word	0x2b375452
 800e160:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800e164:	441e      	add	r6, r3
 800e166:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800e16a:	2b20      	cmp	r3, #32
 800e16c:	bfc1      	itttt	gt
 800e16e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800e172:	409f      	lslgt	r7, r3
 800e174:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800e178:	fa24 f303 	lsrgt.w	r3, r4, r3
 800e17c:	bfd6      	itet	le
 800e17e:	f1c3 0320 	rsble	r3, r3, #32
 800e182:	ea47 0003 	orrgt.w	r0, r7, r3
 800e186:	fa04 f003 	lslle.w	r0, r4, r3
 800e18a:	f7f2 f9db 	bl	8000544 <__aeabi_ui2d>
 800e18e:	2201      	movs	r2, #1
 800e190:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800e194:	3e01      	subs	r6, #1
 800e196:	9212      	str	r2, [sp, #72]	@ 0x48
 800e198:	e776      	b.n	800e088 <_dtoa_r+0x100>
 800e19a:	2301      	movs	r3, #1
 800e19c:	e7b7      	b.n	800e10e <_dtoa_r+0x186>
 800e19e:	9010      	str	r0, [sp, #64]	@ 0x40
 800e1a0:	e7b6      	b.n	800e110 <_dtoa_r+0x188>
 800e1a2:	9b00      	ldr	r3, [sp, #0]
 800e1a4:	1bdb      	subs	r3, r3, r7
 800e1a6:	9300      	str	r3, [sp, #0]
 800e1a8:	427b      	negs	r3, r7
 800e1aa:	9308      	str	r3, [sp, #32]
 800e1ac:	2300      	movs	r3, #0
 800e1ae:	930d      	str	r3, [sp, #52]	@ 0x34
 800e1b0:	e7c3      	b.n	800e13a <_dtoa_r+0x1b2>
 800e1b2:	2301      	movs	r3, #1
 800e1b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800e1b6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e1b8:	eb07 0b03 	add.w	fp, r7, r3
 800e1bc:	f10b 0301 	add.w	r3, fp, #1
 800e1c0:	2b01      	cmp	r3, #1
 800e1c2:	9303      	str	r3, [sp, #12]
 800e1c4:	bfb8      	it	lt
 800e1c6:	2301      	movlt	r3, #1
 800e1c8:	e006      	b.n	800e1d8 <_dtoa_r+0x250>
 800e1ca:	2301      	movs	r3, #1
 800e1cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800e1ce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e1d0:	2b00      	cmp	r3, #0
 800e1d2:	dd28      	ble.n	800e226 <_dtoa_r+0x29e>
 800e1d4:	469b      	mov	fp, r3
 800e1d6:	9303      	str	r3, [sp, #12]
 800e1d8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800e1dc:	2100      	movs	r1, #0
 800e1de:	2204      	movs	r2, #4
 800e1e0:	f102 0514 	add.w	r5, r2, #20
 800e1e4:	429d      	cmp	r5, r3
 800e1e6:	d926      	bls.n	800e236 <_dtoa_r+0x2ae>
 800e1e8:	6041      	str	r1, [r0, #4]
 800e1ea:	4648      	mov	r0, r9
 800e1ec:	f001 f866 	bl	800f2bc <_Balloc>
 800e1f0:	4682      	mov	sl, r0
 800e1f2:	2800      	cmp	r0, #0
 800e1f4:	d142      	bne.n	800e27c <_dtoa_r+0x2f4>
 800e1f6:	4b1e      	ldr	r3, [pc, #120]	@ (800e270 <_dtoa_r+0x2e8>)
 800e1f8:	4602      	mov	r2, r0
 800e1fa:	f240 11af 	movw	r1, #431	@ 0x1af
 800e1fe:	e6da      	b.n	800dfb6 <_dtoa_r+0x2e>
 800e200:	2300      	movs	r3, #0
 800e202:	e7e3      	b.n	800e1cc <_dtoa_r+0x244>
 800e204:	2300      	movs	r3, #0
 800e206:	e7d5      	b.n	800e1b4 <_dtoa_r+0x22c>
 800e208:	2401      	movs	r4, #1
 800e20a:	2300      	movs	r3, #0
 800e20c:	9307      	str	r3, [sp, #28]
 800e20e:	9409      	str	r4, [sp, #36]	@ 0x24
 800e210:	f04f 3bff 	mov.w	fp, #4294967295
 800e214:	2200      	movs	r2, #0
 800e216:	f8cd b00c 	str.w	fp, [sp, #12]
 800e21a:	2312      	movs	r3, #18
 800e21c:	920c      	str	r2, [sp, #48]	@ 0x30
 800e21e:	e7db      	b.n	800e1d8 <_dtoa_r+0x250>
 800e220:	2301      	movs	r3, #1
 800e222:	9309      	str	r3, [sp, #36]	@ 0x24
 800e224:	e7f4      	b.n	800e210 <_dtoa_r+0x288>
 800e226:	f04f 0b01 	mov.w	fp, #1
 800e22a:	f8cd b00c 	str.w	fp, [sp, #12]
 800e22e:	465b      	mov	r3, fp
 800e230:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800e234:	e7d0      	b.n	800e1d8 <_dtoa_r+0x250>
 800e236:	3101      	adds	r1, #1
 800e238:	0052      	lsls	r2, r2, #1
 800e23a:	e7d1      	b.n	800e1e0 <_dtoa_r+0x258>
 800e23c:	f3af 8000 	nop.w
 800e240:	636f4361 	.word	0x636f4361
 800e244:	3fd287a7 	.word	0x3fd287a7
 800e248:	8b60c8b3 	.word	0x8b60c8b3
 800e24c:	3fc68a28 	.word	0x3fc68a28
 800e250:	509f79fb 	.word	0x509f79fb
 800e254:	3fd34413 	.word	0x3fd34413
 800e258:	08010ec4 	.word	0x08010ec4
 800e25c:	08010edb 	.word	0x08010edb
 800e260:	7ff00000 	.word	0x7ff00000
 800e264:	08010e87 	.word	0x08010e87
 800e268:	3ff80000 	.word	0x3ff80000
 800e26c:	08011098 	.word	0x08011098
 800e270:	08010f33 	.word	0x08010f33
 800e274:	08010ec0 	.word	0x08010ec0
 800e278:	08010e86 	.word	0x08010e86
 800e27c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e280:	6018      	str	r0, [r3, #0]
 800e282:	9b03      	ldr	r3, [sp, #12]
 800e284:	2b0e      	cmp	r3, #14
 800e286:	f200 80a1 	bhi.w	800e3cc <_dtoa_r+0x444>
 800e28a:	2c00      	cmp	r4, #0
 800e28c:	f000 809e 	beq.w	800e3cc <_dtoa_r+0x444>
 800e290:	2f00      	cmp	r7, #0
 800e292:	dd33      	ble.n	800e2fc <_dtoa_r+0x374>
 800e294:	4b9c      	ldr	r3, [pc, #624]	@ (800e508 <_dtoa_r+0x580>)
 800e296:	f007 020f 	and.w	r2, r7, #15
 800e29a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e29e:	ed93 7b00 	vldr	d7, [r3]
 800e2a2:	05f8      	lsls	r0, r7, #23
 800e2a4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800e2a8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800e2ac:	d516      	bpl.n	800e2dc <_dtoa_r+0x354>
 800e2ae:	4b97      	ldr	r3, [pc, #604]	@ (800e50c <_dtoa_r+0x584>)
 800e2b0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e2b4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e2b8:	f7f2 fae8 	bl	800088c <__aeabi_ddiv>
 800e2bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e2c0:	f004 040f 	and.w	r4, r4, #15
 800e2c4:	2603      	movs	r6, #3
 800e2c6:	4d91      	ldr	r5, [pc, #580]	@ (800e50c <_dtoa_r+0x584>)
 800e2c8:	b954      	cbnz	r4, 800e2e0 <_dtoa_r+0x358>
 800e2ca:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e2ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e2d2:	f7f2 fadb 	bl	800088c <__aeabi_ddiv>
 800e2d6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e2da:	e028      	b.n	800e32e <_dtoa_r+0x3a6>
 800e2dc:	2602      	movs	r6, #2
 800e2de:	e7f2      	b.n	800e2c6 <_dtoa_r+0x33e>
 800e2e0:	07e1      	lsls	r1, r4, #31
 800e2e2:	d508      	bpl.n	800e2f6 <_dtoa_r+0x36e>
 800e2e4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e2e8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e2ec:	f7f2 f9a4 	bl	8000638 <__aeabi_dmul>
 800e2f0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e2f4:	3601      	adds	r6, #1
 800e2f6:	1064      	asrs	r4, r4, #1
 800e2f8:	3508      	adds	r5, #8
 800e2fa:	e7e5      	b.n	800e2c8 <_dtoa_r+0x340>
 800e2fc:	f000 80af 	beq.w	800e45e <_dtoa_r+0x4d6>
 800e300:	427c      	negs	r4, r7
 800e302:	4b81      	ldr	r3, [pc, #516]	@ (800e508 <_dtoa_r+0x580>)
 800e304:	4d81      	ldr	r5, [pc, #516]	@ (800e50c <_dtoa_r+0x584>)
 800e306:	f004 020f 	and.w	r2, r4, #15
 800e30a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e30e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e312:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e316:	f7f2 f98f 	bl	8000638 <__aeabi_dmul>
 800e31a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e31e:	1124      	asrs	r4, r4, #4
 800e320:	2300      	movs	r3, #0
 800e322:	2602      	movs	r6, #2
 800e324:	2c00      	cmp	r4, #0
 800e326:	f040 808f 	bne.w	800e448 <_dtoa_r+0x4c0>
 800e32a:	2b00      	cmp	r3, #0
 800e32c:	d1d3      	bne.n	800e2d6 <_dtoa_r+0x34e>
 800e32e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e330:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800e334:	2b00      	cmp	r3, #0
 800e336:	f000 8094 	beq.w	800e462 <_dtoa_r+0x4da>
 800e33a:	4b75      	ldr	r3, [pc, #468]	@ (800e510 <_dtoa_r+0x588>)
 800e33c:	2200      	movs	r2, #0
 800e33e:	4620      	mov	r0, r4
 800e340:	4629      	mov	r1, r5
 800e342:	f7f2 fbeb 	bl	8000b1c <__aeabi_dcmplt>
 800e346:	2800      	cmp	r0, #0
 800e348:	f000 808b 	beq.w	800e462 <_dtoa_r+0x4da>
 800e34c:	9b03      	ldr	r3, [sp, #12]
 800e34e:	2b00      	cmp	r3, #0
 800e350:	f000 8087 	beq.w	800e462 <_dtoa_r+0x4da>
 800e354:	f1bb 0f00 	cmp.w	fp, #0
 800e358:	dd34      	ble.n	800e3c4 <_dtoa_r+0x43c>
 800e35a:	4620      	mov	r0, r4
 800e35c:	4b6d      	ldr	r3, [pc, #436]	@ (800e514 <_dtoa_r+0x58c>)
 800e35e:	2200      	movs	r2, #0
 800e360:	4629      	mov	r1, r5
 800e362:	f7f2 f969 	bl	8000638 <__aeabi_dmul>
 800e366:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e36a:	f107 38ff 	add.w	r8, r7, #4294967295
 800e36e:	3601      	adds	r6, #1
 800e370:	465c      	mov	r4, fp
 800e372:	4630      	mov	r0, r6
 800e374:	f7f2 f8f6 	bl	8000564 <__aeabi_i2d>
 800e378:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e37c:	f7f2 f95c 	bl	8000638 <__aeabi_dmul>
 800e380:	4b65      	ldr	r3, [pc, #404]	@ (800e518 <_dtoa_r+0x590>)
 800e382:	2200      	movs	r2, #0
 800e384:	f7f1 ffa2 	bl	80002cc <__adddf3>
 800e388:	4605      	mov	r5, r0
 800e38a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800e38e:	2c00      	cmp	r4, #0
 800e390:	d16a      	bne.n	800e468 <_dtoa_r+0x4e0>
 800e392:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e396:	4b61      	ldr	r3, [pc, #388]	@ (800e51c <_dtoa_r+0x594>)
 800e398:	2200      	movs	r2, #0
 800e39a:	f7f1 ff95 	bl	80002c8 <__aeabi_dsub>
 800e39e:	4602      	mov	r2, r0
 800e3a0:	460b      	mov	r3, r1
 800e3a2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e3a6:	462a      	mov	r2, r5
 800e3a8:	4633      	mov	r3, r6
 800e3aa:	f7f2 fbd5 	bl	8000b58 <__aeabi_dcmpgt>
 800e3ae:	2800      	cmp	r0, #0
 800e3b0:	f040 8298 	bne.w	800e8e4 <_dtoa_r+0x95c>
 800e3b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e3b8:	462a      	mov	r2, r5
 800e3ba:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800e3be:	f7f2 fbad 	bl	8000b1c <__aeabi_dcmplt>
 800e3c2:	bb38      	cbnz	r0, 800e414 <_dtoa_r+0x48c>
 800e3c4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800e3c8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800e3cc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e3ce:	2b00      	cmp	r3, #0
 800e3d0:	f2c0 8157 	blt.w	800e682 <_dtoa_r+0x6fa>
 800e3d4:	2f0e      	cmp	r7, #14
 800e3d6:	f300 8154 	bgt.w	800e682 <_dtoa_r+0x6fa>
 800e3da:	4b4b      	ldr	r3, [pc, #300]	@ (800e508 <_dtoa_r+0x580>)
 800e3dc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e3e0:	ed93 7b00 	vldr	d7, [r3]
 800e3e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e3e6:	2b00      	cmp	r3, #0
 800e3e8:	ed8d 7b00 	vstr	d7, [sp]
 800e3ec:	f280 80e5 	bge.w	800e5ba <_dtoa_r+0x632>
 800e3f0:	9b03      	ldr	r3, [sp, #12]
 800e3f2:	2b00      	cmp	r3, #0
 800e3f4:	f300 80e1 	bgt.w	800e5ba <_dtoa_r+0x632>
 800e3f8:	d10c      	bne.n	800e414 <_dtoa_r+0x48c>
 800e3fa:	4b48      	ldr	r3, [pc, #288]	@ (800e51c <_dtoa_r+0x594>)
 800e3fc:	2200      	movs	r2, #0
 800e3fe:	ec51 0b17 	vmov	r0, r1, d7
 800e402:	f7f2 f919 	bl	8000638 <__aeabi_dmul>
 800e406:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e40a:	f7f2 fb9b 	bl	8000b44 <__aeabi_dcmpge>
 800e40e:	2800      	cmp	r0, #0
 800e410:	f000 8266 	beq.w	800e8e0 <_dtoa_r+0x958>
 800e414:	2400      	movs	r4, #0
 800e416:	4625      	mov	r5, r4
 800e418:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e41a:	4656      	mov	r6, sl
 800e41c:	ea6f 0803 	mvn.w	r8, r3
 800e420:	2700      	movs	r7, #0
 800e422:	4621      	mov	r1, r4
 800e424:	4648      	mov	r0, r9
 800e426:	f000 ff89 	bl	800f33c <_Bfree>
 800e42a:	2d00      	cmp	r5, #0
 800e42c:	f000 80bd 	beq.w	800e5aa <_dtoa_r+0x622>
 800e430:	b12f      	cbz	r7, 800e43e <_dtoa_r+0x4b6>
 800e432:	42af      	cmp	r7, r5
 800e434:	d003      	beq.n	800e43e <_dtoa_r+0x4b6>
 800e436:	4639      	mov	r1, r7
 800e438:	4648      	mov	r0, r9
 800e43a:	f000 ff7f 	bl	800f33c <_Bfree>
 800e43e:	4629      	mov	r1, r5
 800e440:	4648      	mov	r0, r9
 800e442:	f000 ff7b 	bl	800f33c <_Bfree>
 800e446:	e0b0      	b.n	800e5aa <_dtoa_r+0x622>
 800e448:	07e2      	lsls	r2, r4, #31
 800e44a:	d505      	bpl.n	800e458 <_dtoa_r+0x4d0>
 800e44c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e450:	f7f2 f8f2 	bl	8000638 <__aeabi_dmul>
 800e454:	3601      	adds	r6, #1
 800e456:	2301      	movs	r3, #1
 800e458:	1064      	asrs	r4, r4, #1
 800e45a:	3508      	adds	r5, #8
 800e45c:	e762      	b.n	800e324 <_dtoa_r+0x39c>
 800e45e:	2602      	movs	r6, #2
 800e460:	e765      	b.n	800e32e <_dtoa_r+0x3a6>
 800e462:	9c03      	ldr	r4, [sp, #12]
 800e464:	46b8      	mov	r8, r7
 800e466:	e784      	b.n	800e372 <_dtoa_r+0x3ea>
 800e468:	4b27      	ldr	r3, [pc, #156]	@ (800e508 <_dtoa_r+0x580>)
 800e46a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e46c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e470:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e474:	4454      	add	r4, sl
 800e476:	2900      	cmp	r1, #0
 800e478:	d054      	beq.n	800e524 <_dtoa_r+0x59c>
 800e47a:	4929      	ldr	r1, [pc, #164]	@ (800e520 <_dtoa_r+0x598>)
 800e47c:	2000      	movs	r0, #0
 800e47e:	f7f2 fa05 	bl	800088c <__aeabi_ddiv>
 800e482:	4633      	mov	r3, r6
 800e484:	462a      	mov	r2, r5
 800e486:	f7f1 ff1f 	bl	80002c8 <__aeabi_dsub>
 800e48a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e48e:	4656      	mov	r6, sl
 800e490:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e494:	f7f2 fb80 	bl	8000b98 <__aeabi_d2iz>
 800e498:	4605      	mov	r5, r0
 800e49a:	f7f2 f863 	bl	8000564 <__aeabi_i2d>
 800e49e:	4602      	mov	r2, r0
 800e4a0:	460b      	mov	r3, r1
 800e4a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e4a6:	f7f1 ff0f 	bl	80002c8 <__aeabi_dsub>
 800e4aa:	3530      	adds	r5, #48	@ 0x30
 800e4ac:	4602      	mov	r2, r0
 800e4ae:	460b      	mov	r3, r1
 800e4b0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e4b4:	f806 5b01 	strb.w	r5, [r6], #1
 800e4b8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e4bc:	f7f2 fb2e 	bl	8000b1c <__aeabi_dcmplt>
 800e4c0:	2800      	cmp	r0, #0
 800e4c2:	d172      	bne.n	800e5aa <_dtoa_r+0x622>
 800e4c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e4c8:	4911      	ldr	r1, [pc, #68]	@ (800e510 <_dtoa_r+0x588>)
 800e4ca:	2000      	movs	r0, #0
 800e4cc:	f7f1 fefc 	bl	80002c8 <__aeabi_dsub>
 800e4d0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e4d4:	f7f2 fb22 	bl	8000b1c <__aeabi_dcmplt>
 800e4d8:	2800      	cmp	r0, #0
 800e4da:	f040 80b4 	bne.w	800e646 <_dtoa_r+0x6be>
 800e4de:	42a6      	cmp	r6, r4
 800e4e0:	f43f af70 	beq.w	800e3c4 <_dtoa_r+0x43c>
 800e4e4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e4e8:	4b0a      	ldr	r3, [pc, #40]	@ (800e514 <_dtoa_r+0x58c>)
 800e4ea:	2200      	movs	r2, #0
 800e4ec:	f7f2 f8a4 	bl	8000638 <__aeabi_dmul>
 800e4f0:	4b08      	ldr	r3, [pc, #32]	@ (800e514 <_dtoa_r+0x58c>)
 800e4f2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e4f6:	2200      	movs	r2, #0
 800e4f8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e4fc:	f7f2 f89c 	bl	8000638 <__aeabi_dmul>
 800e500:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e504:	e7c4      	b.n	800e490 <_dtoa_r+0x508>
 800e506:	bf00      	nop
 800e508:	08011098 	.word	0x08011098
 800e50c:	08011070 	.word	0x08011070
 800e510:	3ff00000 	.word	0x3ff00000
 800e514:	40240000 	.word	0x40240000
 800e518:	401c0000 	.word	0x401c0000
 800e51c:	40140000 	.word	0x40140000
 800e520:	3fe00000 	.word	0x3fe00000
 800e524:	4631      	mov	r1, r6
 800e526:	4628      	mov	r0, r5
 800e528:	f7f2 f886 	bl	8000638 <__aeabi_dmul>
 800e52c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e530:	9413      	str	r4, [sp, #76]	@ 0x4c
 800e532:	4656      	mov	r6, sl
 800e534:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e538:	f7f2 fb2e 	bl	8000b98 <__aeabi_d2iz>
 800e53c:	4605      	mov	r5, r0
 800e53e:	f7f2 f811 	bl	8000564 <__aeabi_i2d>
 800e542:	4602      	mov	r2, r0
 800e544:	460b      	mov	r3, r1
 800e546:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e54a:	f7f1 febd 	bl	80002c8 <__aeabi_dsub>
 800e54e:	3530      	adds	r5, #48	@ 0x30
 800e550:	f806 5b01 	strb.w	r5, [r6], #1
 800e554:	4602      	mov	r2, r0
 800e556:	460b      	mov	r3, r1
 800e558:	42a6      	cmp	r6, r4
 800e55a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e55e:	f04f 0200 	mov.w	r2, #0
 800e562:	d124      	bne.n	800e5ae <_dtoa_r+0x626>
 800e564:	4baf      	ldr	r3, [pc, #700]	@ (800e824 <_dtoa_r+0x89c>)
 800e566:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e56a:	f7f1 feaf 	bl	80002cc <__adddf3>
 800e56e:	4602      	mov	r2, r0
 800e570:	460b      	mov	r3, r1
 800e572:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e576:	f7f2 faef 	bl	8000b58 <__aeabi_dcmpgt>
 800e57a:	2800      	cmp	r0, #0
 800e57c:	d163      	bne.n	800e646 <_dtoa_r+0x6be>
 800e57e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e582:	49a8      	ldr	r1, [pc, #672]	@ (800e824 <_dtoa_r+0x89c>)
 800e584:	2000      	movs	r0, #0
 800e586:	f7f1 fe9f 	bl	80002c8 <__aeabi_dsub>
 800e58a:	4602      	mov	r2, r0
 800e58c:	460b      	mov	r3, r1
 800e58e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e592:	f7f2 fac3 	bl	8000b1c <__aeabi_dcmplt>
 800e596:	2800      	cmp	r0, #0
 800e598:	f43f af14 	beq.w	800e3c4 <_dtoa_r+0x43c>
 800e59c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800e59e:	1e73      	subs	r3, r6, #1
 800e5a0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e5a2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e5a6:	2b30      	cmp	r3, #48	@ 0x30
 800e5a8:	d0f8      	beq.n	800e59c <_dtoa_r+0x614>
 800e5aa:	4647      	mov	r7, r8
 800e5ac:	e03b      	b.n	800e626 <_dtoa_r+0x69e>
 800e5ae:	4b9e      	ldr	r3, [pc, #632]	@ (800e828 <_dtoa_r+0x8a0>)
 800e5b0:	f7f2 f842 	bl	8000638 <__aeabi_dmul>
 800e5b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e5b8:	e7bc      	b.n	800e534 <_dtoa_r+0x5ac>
 800e5ba:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800e5be:	4656      	mov	r6, sl
 800e5c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e5c4:	4620      	mov	r0, r4
 800e5c6:	4629      	mov	r1, r5
 800e5c8:	f7f2 f960 	bl	800088c <__aeabi_ddiv>
 800e5cc:	f7f2 fae4 	bl	8000b98 <__aeabi_d2iz>
 800e5d0:	4680      	mov	r8, r0
 800e5d2:	f7f1 ffc7 	bl	8000564 <__aeabi_i2d>
 800e5d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e5da:	f7f2 f82d 	bl	8000638 <__aeabi_dmul>
 800e5de:	4602      	mov	r2, r0
 800e5e0:	460b      	mov	r3, r1
 800e5e2:	4620      	mov	r0, r4
 800e5e4:	4629      	mov	r1, r5
 800e5e6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800e5ea:	f7f1 fe6d 	bl	80002c8 <__aeabi_dsub>
 800e5ee:	f806 4b01 	strb.w	r4, [r6], #1
 800e5f2:	9d03      	ldr	r5, [sp, #12]
 800e5f4:	eba6 040a 	sub.w	r4, r6, sl
 800e5f8:	42a5      	cmp	r5, r4
 800e5fa:	4602      	mov	r2, r0
 800e5fc:	460b      	mov	r3, r1
 800e5fe:	d133      	bne.n	800e668 <_dtoa_r+0x6e0>
 800e600:	f7f1 fe64 	bl	80002cc <__adddf3>
 800e604:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e608:	4604      	mov	r4, r0
 800e60a:	460d      	mov	r5, r1
 800e60c:	f7f2 faa4 	bl	8000b58 <__aeabi_dcmpgt>
 800e610:	b9c0      	cbnz	r0, 800e644 <_dtoa_r+0x6bc>
 800e612:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e616:	4620      	mov	r0, r4
 800e618:	4629      	mov	r1, r5
 800e61a:	f7f2 fa75 	bl	8000b08 <__aeabi_dcmpeq>
 800e61e:	b110      	cbz	r0, 800e626 <_dtoa_r+0x69e>
 800e620:	f018 0f01 	tst.w	r8, #1
 800e624:	d10e      	bne.n	800e644 <_dtoa_r+0x6bc>
 800e626:	9902      	ldr	r1, [sp, #8]
 800e628:	4648      	mov	r0, r9
 800e62a:	f000 fe87 	bl	800f33c <_Bfree>
 800e62e:	2300      	movs	r3, #0
 800e630:	7033      	strb	r3, [r6, #0]
 800e632:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e634:	3701      	adds	r7, #1
 800e636:	601f      	str	r7, [r3, #0]
 800e638:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e63a:	2b00      	cmp	r3, #0
 800e63c:	f000 824b 	beq.w	800ead6 <_dtoa_r+0xb4e>
 800e640:	601e      	str	r6, [r3, #0]
 800e642:	e248      	b.n	800ead6 <_dtoa_r+0xb4e>
 800e644:	46b8      	mov	r8, r7
 800e646:	4633      	mov	r3, r6
 800e648:	461e      	mov	r6, r3
 800e64a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e64e:	2a39      	cmp	r2, #57	@ 0x39
 800e650:	d106      	bne.n	800e660 <_dtoa_r+0x6d8>
 800e652:	459a      	cmp	sl, r3
 800e654:	d1f8      	bne.n	800e648 <_dtoa_r+0x6c0>
 800e656:	2230      	movs	r2, #48	@ 0x30
 800e658:	f108 0801 	add.w	r8, r8, #1
 800e65c:	f88a 2000 	strb.w	r2, [sl]
 800e660:	781a      	ldrb	r2, [r3, #0]
 800e662:	3201      	adds	r2, #1
 800e664:	701a      	strb	r2, [r3, #0]
 800e666:	e7a0      	b.n	800e5aa <_dtoa_r+0x622>
 800e668:	4b6f      	ldr	r3, [pc, #444]	@ (800e828 <_dtoa_r+0x8a0>)
 800e66a:	2200      	movs	r2, #0
 800e66c:	f7f1 ffe4 	bl	8000638 <__aeabi_dmul>
 800e670:	2200      	movs	r2, #0
 800e672:	2300      	movs	r3, #0
 800e674:	4604      	mov	r4, r0
 800e676:	460d      	mov	r5, r1
 800e678:	f7f2 fa46 	bl	8000b08 <__aeabi_dcmpeq>
 800e67c:	2800      	cmp	r0, #0
 800e67e:	d09f      	beq.n	800e5c0 <_dtoa_r+0x638>
 800e680:	e7d1      	b.n	800e626 <_dtoa_r+0x69e>
 800e682:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e684:	2a00      	cmp	r2, #0
 800e686:	f000 80ea 	beq.w	800e85e <_dtoa_r+0x8d6>
 800e68a:	9a07      	ldr	r2, [sp, #28]
 800e68c:	2a01      	cmp	r2, #1
 800e68e:	f300 80cd 	bgt.w	800e82c <_dtoa_r+0x8a4>
 800e692:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800e694:	2a00      	cmp	r2, #0
 800e696:	f000 80c1 	beq.w	800e81c <_dtoa_r+0x894>
 800e69a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800e69e:	9c08      	ldr	r4, [sp, #32]
 800e6a0:	9e00      	ldr	r6, [sp, #0]
 800e6a2:	9a00      	ldr	r2, [sp, #0]
 800e6a4:	441a      	add	r2, r3
 800e6a6:	9200      	str	r2, [sp, #0]
 800e6a8:	9a06      	ldr	r2, [sp, #24]
 800e6aa:	2101      	movs	r1, #1
 800e6ac:	441a      	add	r2, r3
 800e6ae:	4648      	mov	r0, r9
 800e6b0:	9206      	str	r2, [sp, #24]
 800e6b2:	f000 ff41 	bl	800f538 <__i2b>
 800e6b6:	4605      	mov	r5, r0
 800e6b8:	b166      	cbz	r6, 800e6d4 <_dtoa_r+0x74c>
 800e6ba:	9b06      	ldr	r3, [sp, #24]
 800e6bc:	2b00      	cmp	r3, #0
 800e6be:	dd09      	ble.n	800e6d4 <_dtoa_r+0x74c>
 800e6c0:	42b3      	cmp	r3, r6
 800e6c2:	9a00      	ldr	r2, [sp, #0]
 800e6c4:	bfa8      	it	ge
 800e6c6:	4633      	movge	r3, r6
 800e6c8:	1ad2      	subs	r2, r2, r3
 800e6ca:	9200      	str	r2, [sp, #0]
 800e6cc:	9a06      	ldr	r2, [sp, #24]
 800e6ce:	1af6      	subs	r6, r6, r3
 800e6d0:	1ad3      	subs	r3, r2, r3
 800e6d2:	9306      	str	r3, [sp, #24]
 800e6d4:	9b08      	ldr	r3, [sp, #32]
 800e6d6:	b30b      	cbz	r3, 800e71c <_dtoa_r+0x794>
 800e6d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e6da:	2b00      	cmp	r3, #0
 800e6dc:	f000 80c6 	beq.w	800e86c <_dtoa_r+0x8e4>
 800e6e0:	2c00      	cmp	r4, #0
 800e6e2:	f000 80c0 	beq.w	800e866 <_dtoa_r+0x8de>
 800e6e6:	4629      	mov	r1, r5
 800e6e8:	4622      	mov	r2, r4
 800e6ea:	4648      	mov	r0, r9
 800e6ec:	f000 ffdc 	bl	800f6a8 <__pow5mult>
 800e6f0:	9a02      	ldr	r2, [sp, #8]
 800e6f2:	4601      	mov	r1, r0
 800e6f4:	4605      	mov	r5, r0
 800e6f6:	4648      	mov	r0, r9
 800e6f8:	f000 ff34 	bl	800f564 <__multiply>
 800e6fc:	9902      	ldr	r1, [sp, #8]
 800e6fe:	4680      	mov	r8, r0
 800e700:	4648      	mov	r0, r9
 800e702:	f000 fe1b 	bl	800f33c <_Bfree>
 800e706:	9b08      	ldr	r3, [sp, #32]
 800e708:	1b1b      	subs	r3, r3, r4
 800e70a:	9308      	str	r3, [sp, #32]
 800e70c:	f000 80b1 	beq.w	800e872 <_dtoa_r+0x8ea>
 800e710:	9a08      	ldr	r2, [sp, #32]
 800e712:	4641      	mov	r1, r8
 800e714:	4648      	mov	r0, r9
 800e716:	f000 ffc7 	bl	800f6a8 <__pow5mult>
 800e71a:	9002      	str	r0, [sp, #8]
 800e71c:	2101      	movs	r1, #1
 800e71e:	4648      	mov	r0, r9
 800e720:	f000 ff0a 	bl	800f538 <__i2b>
 800e724:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e726:	4604      	mov	r4, r0
 800e728:	2b00      	cmp	r3, #0
 800e72a:	f000 81d8 	beq.w	800eade <_dtoa_r+0xb56>
 800e72e:	461a      	mov	r2, r3
 800e730:	4601      	mov	r1, r0
 800e732:	4648      	mov	r0, r9
 800e734:	f000 ffb8 	bl	800f6a8 <__pow5mult>
 800e738:	9b07      	ldr	r3, [sp, #28]
 800e73a:	2b01      	cmp	r3, #1
 800e73c:	4604      	mov	r4, r0
 800e73e:	f300 809f 	bgt.w	800e880 <_dtoa_r+0x8f8>
 800e742:	9b04      	ldr	r3, [sp, #16]
 800e744:	2b00      	cmp	r3, #0
 800e746:	f040 8097 	bne.w	800e878 <_dtoa_r+0x8f0>
 800e74a:	9b05      	ldr	r3, [sp, #20]
 800e74c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e750:	2b00      	cmp	r3, #0
 800e752:	f040 8093 	bne.w	800e87c <_dtoa_r+0x8f4>
 800e756:	9b05      	ldr	r3, [sp, #20]
 800e758:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e75c:	0d1b      	lsrs	r3, r3, #20
 800e75e:	051b      	lsls	r3, r3, #20
 800e760:	b133      	cbz	r3, 800e770 <_dtoa_r+0x7e8>
 800e762:	9b00      	ldr	r3, [sp, #0]
 800e764:	3301      	adds	r3, #1
 800e766:	9300      	str	r3, [sp, #0]
 800e768:	9b06      	ldr	r3, [sp, #24]
 800e76a:	3301      	adds	r3, #1
 800e76c:	9306      	str	r3, [sp, #24]
 800e76e:	2301      	movs	r3, #1
 800e770:	9308      	str	r3, [sp, #32]
 800e772:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e774:	2b00      	cmp	r3, #0
 800e776:	f000 81b8 	beq.w	800eaea <_dtoa_r+0xb62>
 800e77a:	6923      	ldr	r3, [r4, #16]
 800e77c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e780:	6918      	ldr	r0, [r3, #16]
 800e782:	f000 fe8d 	bl	800f4a0 <__hi0bits>
 800e786:	f1c0 0020 	rsb	r0, r0, #32
 800e78a:	9b06      	ldr	r3, [sp, #24]
 800e78c:	4418      	add	r0, r3
 800e78e:	f010 001f 	ands.w	r0, r0, #31
 800e792:	f000 8082 	beq.w	800e89a <_dtoa_r+0x912>
 800e796:	f1c0 0320 	rsb	r3, r0, #32
 800e79a:	2b04      	cmp	r3, #4
 800e79c:	dd73      	ble.n	800e886 <_dtoa_r+0x8fe>
 800e79e:	9b00      	ldr	r3, [sp, #0]
 800e7a0:	f1c0 001c 	rsb	r0, r0, #28
 800e7a4:	4403      	add	r3, r0
 800e7a6:	9300      	str	r3, [sp, #0]
 800e7a8:	9b06      	ldr	r3, [sp, #24]
 800e7aa:	4403      	add	r3, r0
 800e7ac:	4406      	add	r6, r0
 800e7ae:	9306      	str	r3, [sp, #24]
 800e7b0:	9b00      	ldr	r3, [sp, #0]
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	dd05      	ble.n	800e7c2 <_dtoa_r+0x83a>
 800e7b6:	9902      	ldr	r1, [sp, #8]
 800e7b8:	461a      	mov	r2, r3
 800e7ba:	4648      	mov	r0, r9
 800e7bc:	f000 ffce 	bl	800f75c <__lshift>
 800e7c0:	9002      	str	r0, [sp, #8]
 800e7c2:	9b06      	ldr	r3, [sp, #24]
 800e7c4:	2b00      	cmp	r3, #0
 800e7c6:	dd05      	ble.n	800e7d4 <_dtoa_r+0x84c>
 800e7c8:	4621      	mov	r1, r4
 800e7ca:	461a      	mov	r2, r3
 800e7cc:	4648      	mov	r0, r9
 800e7ce:	f000 ffc5 	bl	800f75c <__lshift>
 800e7d2:	4604      	mov	r4, r0
 800e7d4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e7d6:	2b00      	cmp	r3, #0
 800e7d8:	d061      	beq.n	800e89e <_dtoa_r+0x916>
 800e7da:	9802      	ldr	r0, [sp, #8]
 800e7dc:	4621      	mov	r1, r4
 800e7de:	f001 f829 	bl	800f834 <__mcmp>
 800e7e2:	2800      	cmp	r0, #0
 800e7e4:	da5b      	bge.n	800e89e <_dtoa_r+0x916>
 800e7e6:	2300      	movs	r3, #0
 800e7e8:	9902      	ldr	r1, [sp, #8]
 800e7ea:	220a      	movs	r2, #10
 800e7ec:	4648      	mov	r0, r9
 800e7ee:	f000 fdc7 	bl	800f380 <__multadd>
 800e7f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e7f4:	9002      	str	r0, [sp, #8]
 800e7f6:	f107 38ff 	add.w	r8, r7, #4294967295
 800e7fa:	2b00      	cmp	r3, #0
 800e7fc:	f000 8177 	beq.w	800eaee <_dtoa_r+0xb66>
 800e800:	4629      	mov	r1, r5
 800e802:	2300      	movs	r3, #0
 800e804:	220a      	movs	r2, #10
 800e806:	4648      	mov	r0, r9
 800e808:	f000 fdba 	bl	800f380 <__multadd>
 800e80c:	f1bb 0f00 	cmp.w	fp, #0
 800e810:	4605      	mov	r5, r0
 800e812:	dc6f      	bgt.n	800e8f4 <_dtoa_r+0x96c>
 800e814:	9b07      	ldr	r3, [sp, #28]
 800e816:	2b02      	cmp	r3, #2
 800e818:	dc49      	bgt.n	800e8ae <_dtoa_r+0x926>
 800e81a:	e06b      	b.n	800e8f4 <_dtoa_r+0x96c>
 800e81c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e81e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800e822:	e73c      	b.n	800e69e <_dtoa_r+0x716>
 800e824:	3fe00000 	.word	0x3fe00000
 800e828:	40240000 	.word	0x40240000
 800e82c:	9b03      	ldr	r3, [sp, #12]
 800e82e:	1e5c      	subs	r4, r3, #1
 800e830:	9b08      	ldr	r3, [sp, #32]
 800e832:	42a3      	cmp	r3, r4
 800e834:	db09      	blt.n	800e84a <_dtoa_r+0x8c2>
 800e836:	1b1c      	subs	r4, r3, r4
 800e838:	9b03      	ldr	r3, [sp, #12]
 800e83a:	2b00      	cmp	r3, #0
 800e83c:	f6bf af30 	bge.w	800e6a0 <_dtoa_r+0x718>
 800e840:	9b00      	ldr	r3, [sp, #0]
 800e842:	9a03      	ldr	r2, [sp, #12]
 800e844:	1a9e      	subs	r6, r3, r2
 800e846:	2300      	movs	r3, #0
 800e848:	e72b      	b.n	800e6a2 <_dtoa_r+0x71a>
 800e84a:	9b08      	ldr	r3, [sp, #32]
 800e84c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e84e:	9408      	str	r4, [sp, #32]
 800e850:	1ae3      	subs	r3, r4, r3
 800e852:	441a      	add	r2, r3
 800e854:	9e00      	ldr	r6, [sp, #0]
 800e856:	9b03      	ldr	r3, [sp, #12]
 800e858:	920d      	str	r2, [sp, #52]	@ 0x34
 800e85a:	2400      	movs	r4, #0
 800e85c:	e721      	b.n	800e6a2 <_dtoa_r+0x71a>
 800e85e:	9c08      	ldr	r4, [sp, #32]
 800e860:	9e00      	ldr	r6, [sp, #0]
 800e862:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800e864:	e728      	b.n	800e6b8 <_dtoa_r+0x730>
 800e866:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800e86a:	e751      	b.n	800e710 <_dtoa_r+0x788>
 800e86c:	9a08      	ldr	r2, [sp, #32]
 800e86e:	9902      	ldr	r1, [sp, #8]
 800e870:	e750      	b.n	800e714 <_dtoa_r+0x78c>
 800e872:	f8cd 8008 	str.w	r8, [sp, #8]
 800e876:	e751      	b.n	800e71c <_dtoa_r+0x794>
 800e878:	2300      	movs	r3, #0
 800e87a:	e779      	b.n	800e770 <_dtoa_r+0x7e8>
 800e87c:	9b04      	ldr	r3, [sp, #16]
 800e87e:	e777      	b.n	800e770 <_dtoa_r+0x7e8>
 800e880:	2300      	movs	r3, #0
 800e882:	9308      	str	r3, [sp, #32]
 800e884:	e779      	b.n	800e77a <_dtoa_r+0x7f2>
 800e886:	d093      	beq.n	800e7b0 <_dtoa_r+0x828>
 800e888:	9a00      	ldr	r2, [sp, #0]
 800e88a:	331c      	adds	r3, #28
 800e88c:	441a      	add	r2, r3
 800e88e:	9200      	str	r2, [sp, #0]
 800e890:	9a06      	ldr	r2, [sp, #24]
 800e892:	441a      	add	r2, r3
 800e894:	441e      	add	r6, r3
 800e896:	9206      	str	r2, [sp, #24]
 800e898:	e78a      	b.n	800e7b0 <_dtoa_r+0x828>
 800e89a:	4603      	mov	r3, r0
 800e89c:	e7f4      	b.n	800e888 <_dtoa_r+0x900>
 800e89e:	9b03      	ldr	r3, [sp, #12]
 800e8a0:	2b00      	cmp	r3, #0
 800e8a2:	46b8      	mov	r8, r7
 800e8a4:	dc20      	bgt.n	800e8e8 <_dtoa_r+0x960>
 800e8a6:	469b      	mov	fp, r3
 800e8a8:	9b07      	ldr	r3, [sp, #28]
 800e8aa:	2b02      	cmp	r3, #2
 800e8ac:	dd1e      	ble.n	800e8ec <_dtoa_r+0x964>
 800e8ae:	f1bb 0f00 	cmp.w	fp, #0
 800e8b2:	f47f adb1 	bne.w	800e418 <_dtoa_r+0x490>
 800e8b6:	4621      	mov	r1, r4
 800e8b8:	465b      	mov	r3, fp
 800e8ba:	2205      	movs	r2, #5
 800e8bc:	4648      	mov	r0, r9
 800e8be:	f000 fd5f 	bl	800f380 <__multadd>
 800e8c2:	4601      	mov	r1, r0
 800e8c4:	4604      	mov	r4, r0
 800e8c6:	9802      	ldr	r0, [sp, #8]
 800e8c8:	f000 ffb4 	bl	800f834 <__mcmp>
 800e8cc:	2800      	cmp	r0, #0
 800e8ce:	f77f ada3 	ble.w	800e418 <_dtoa_r+0x490>
 800e8d2:	4656      	mov	r6, sl
 800e8d4:	2331      	movs	r3, #49	@ 0x31
 800e8d6:	f806 3b01 	strb.w	r3, [r6], #1
 800e8da:	f108 0801 	add.w	r8, r8, #1
 800e8de:	e59f      	b.n	800e420 <_dtoa_r+0x498>
 800e8e0:	9c03      	ldr	r4, [sp, #12]
 800e8e2:	46b8      	mov	r8, r7
 800e8e4:	4625      	mov	r5, r4
 800e8e6:	e7f4      	b.n	800e8d2 <_dtoa_r+0x94a>
 800e8e8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800e8ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e8ee:	2b00      	cmp	r3, #0
 800e8f0:	f000 8101 	beq.w	800eaf6 <_dtoa_r+0xb6e>
 800e8f4:	2e00      	cmp	r6, #0
 800e8f6:	dd05      	ble.n	800e904 <_dtoa_r+0x97c>
 800e8f8:	4629      	mov	r1, r5
 800e8fa:	4632      	mov	r2, r6
 800e8fc:	4648      	mov	r0, r9
 800e8fe:	f000 ff2d 	bl	800f75c <__lshift>
 800e902:	4605      	mov	r5, r0
 800e904:	9b08      	ldr	r3, [sp, #32]
 800e906:	2b00      	cmp	r3, #0
 800e908:	d05c      	beq.n	800e9c4 <_dtoa_r+0xa3c>
 800e90a:	6869      	ldr	r1, [r5, #4]
 800e90c:	4648      	mov	r0, r9
 800e90e:	f000 fcd5 	bl	800f2bc <_Balloc>
 800e912:	4606      	mov	r6, r0
 800e914:	b928      	cbnz	r0, 800e922 <_dtoa_r+0x99a>
 800e916:	4b82      	ldr	r3, [pc, #520]	@ (800eb20 <_dtoa_r+0xb98>)
 800e918:	4602      	mov	r2, r0
 800e91a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e91e:	f7ff bb4a 	b.w	800dfb6 <_dtoa_r+0x2e>
 800e922:	692a      	ldr	r2, [r5, #16]
 800e924:	3202      	adds	r2, #2
 800e926:	0092      	lsls	r2, r2, #2
 800e928:	f105 010c 	add.w	r1, r5, #12
 800e92c:	300c      	adds	r0, #12
 800e92e:	f7ff fa7a 	bl	800de26 <memcpy>
 800e932:	2201      	movs	r2, #1
 800e934:	4631      	mov	r1, r6
 800e936:	4648      	mov	r0, r9
 800e938:	f000 ff10 	bl	800f75c <__lshift>
 800e93c:	f10a 0301 	add.w	r3, sl, #1
 800e940:	9300      	str	r3, [sp, #0]
 800e942:	eb0a 030b 	add.w	r3, sl, fp
 800e946:	9308      	str	r3, [sp, #32]
 800e948:	9b04      	ldr	r3, [sp, #16]
 800e94a:	f003 0301 	and.w	r3, r3, #1
 800e94e:	462f      	mov	r7, r5
 800e950:	9306      	str	r3, [sp, #24]
 800e952:	4605      	mov	r5, r0
 800e954:	9b00      	ldr	r3, [sp, #0]
 800e956:	9802      	ldr	r0, [sp, #8]
 800e958:	4621      	mov	r1, r4
 800e95a:	f103 3bff 	add.w	fp, r3, #4294967295
 800e95e:	f7ff fa88 	bl	800de72 <quorem>
 800e962:	4603      	mov	r3, r0
 800e964:	3330      	adds	r3, #48	@ 0x30
 800e966:	9003      	str	r0, [sp, #12]
 800e968:	4639      	mov	r1, r7
 800e96a:	9802      	ldr	r0, [sp, #8]
 800e96c:	9309      	str	r3, [sp, #36]	@ 0x24
 800e96e:	f000 ff61 	bl	800f834 <__mcmp>
 800e972:	462a      	mov	r2, r5
 800e974:	9004      	str	r0, [sp, #16]
 800e976:	4621      	mov	r1, r4
 800e978:	4648      	mov	r0, r9
 800e97a:	f000 ff77 	bl	800f86c <__mdiff>
 800e97e:	68c2      	ldr	r2, [r0, #12]
 800e980:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e982:	4606      	mov	r6, r0
 800e984:	bb02      	cbnz	r2, 800e9c8 <_dtoa_r+0xa40>
 800e986:	4601      	mov	r1, r0
 800e988:	9802      	ldr	r0, [sp, #8]
 800e98a:	f000 ff53 	bl	800f834 <__mcmp>
 800e98e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e990:	4602      	mov	r2, r0
 800e992:	4631      	mov	r1, r6
 800e994:	4648      	mov	r0, r9
 800e996:	920c      	str	r2, [sp, #48]	@ 0x30
 800e998:	9309      	str	r3, [sp, #36]	@ 0x24
 800e99a:	f000 fccf 	bl	800f33c <_Bfree>
 800e99e:	9b07      	ldr	r3, [sp, #28]
 800e9a0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e9a2:	9e00      	ldr	r6, [sp, #0]
 800e9a4:	ea42 0103 	orr.w	r1, r2, r3
 800e9a8:	9b06      	ldr	r3, [sp, #24]
 800e9aa:	4319      	orrs	r1, r3
 800e9ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e9ae:	d10d      	bne.n	800e9cc <_dtoa_r+0xa44>
 800e9b0:	2b39      	cmp	r3, #57	@ 0x39
 800e9b2:	d027      	beq.n	800ea04 <_dtoa_r+0xa7c>
 800e9b4:	9a04      	ldr	r2, [sp, #16]
 800e9b6:	2a00      	cmp	r2, #0
 800e9b8:	dd01      	ble.n	800e9be <_dtoa_r+0xa36>
 800e9ba:	9b03      	ldr	r3, [sp, #12]
 800e9bc:	3331      	adds	r3, #49	@ 0x31
 800e9be:	f88b 3000 	strb.w	r3, [fp]
 800e9c2:	e52e      	b.n	800e422 <_dtoa_r+0x49a>
 800e9c4:	4628      	mov	r0, r5
 800e9c6:	e7b9      	b.n	800e93c <_dtoa_r+0x9b4>
 800e9c8:	2201      	movs	r2, #1
 800e9ca:	e7e2      	b.n	800e992 <_dtoa_r+0xa0a>
 800e9cc:	9904      	ldr	r1, [sp, #16]
 800e9ce:	2900      	cmp	r1, #0
 800e9d0:	db04      	blt.n	800e9dc <_dtoa_r+0xa54>
 800e9d2:	9807      	ldr	r0, [sp, #28]
 800e9d4:	4301      	orrs	r1, r0
 800e9d6:	9806      	ldr	r0, [sp, #24]
 800e9d8:	4301      	orrs	r1, r0
 800e9da:	d120      	bne.n	800ea1e <_dtoa_r+0xa96>
 800e9dc:	2a00      	cmp	r2, #0
 800e9de:	ddee      	ble.n	800e9be <_dtoa_r+0xa36>
 800e9e0:	9902      	ldr	r1, [sp, #8]
 800e9e2:	9300      	str	r3, [sp, #0]
 800e9e4:	2201      	movs	r2, #1
 800e9e6:	4648      	mov	r0, r9
 800e9e8:	f000 feb8 	bl	800f75c <__lshift>
 800e9ec:	4621      	mov	r1, r4
 800e9ee:	9002      	str	r0, [sp, #8]
 800e9f0:	f000 ff20 	bl	800f834 <__mcmp>
 800e9f4:	2800      	cmp	r0, #0
 800e9f6:	9b00      	ldr	r3, [sp, #0]
 800e9f8:	dc02      	bgt.n	800ea00 <_dtoa_r+0xa78>
 800e9fa:	d1e0      	bne.n	800e9be <_dtoa_r+0xa36>
 800e9fc:	07da      	lsls	r2, r3, #31
 800e9fe:	d5de      	bpl.n	800e9be <_dtoa_r+0xa36>
 800ea00:	2b39      	cmp	r3, #57	@ 0x39
 800ea02:	d1da      	bne.n	800e9ba <_dtoa_r+0xa32>
 800ea04:	2339      	movs	r3, #57	@ 0x39
 800ea06:	f88b 3000 	strb.w	r3, [fp]
 800ea0a:	4633      	mov	r3, r6
 800ea0c:	461e      	mov	r6, r3
 800ea0e:	3b01      	subs	r3, #1
 800ea10:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ea14:	2a39      	cmp	r2, #57	@ 0x39
 800ea16:	d04e      	beq.n	800eab6 <_dtoa_r+0xb2e>
 800ea18:	3201      	adds	r2, #1
 800ea1a:	701a      	strb	r2, [r3, #0]
 800ea1c:	e501      	b.n	800e422 <_dtoa_r+0x49a>
 800ea1e:	2a00      	cmp	r2, #0
 800ea20:	dd03      	ble.n	800ea2a <_dtoa_r+0xaa2>
 800ea22:	2b39      	cmp	r3, #57	@ 0x39
 800ea24:	d0ee      	beq.n	800ea04 <_dtoa_r+0xa7c>
 800ea26:	3301      	adds	r3, #1
 800ea28:	e7c9      	b.n	800e9be <_dtoa_r+0xa36>
 800ea2a:	9a00      	ldr	r2, [sp, #0]
 800ea2c:	9908      	ldr	r1, [sp, #32]
 800ea2e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ea32:	428a      	cmp	r2, r1
 800ea34:	d028      	beq.n	800ea88 <_dtoa_r+0xb00>
 800ea36:	9902      	ldr	r1, [sp, #8]
 800ea38:	2300      	movs	r3, #0
 800ea3a:	220a      	movs	r2, #10
 800ea3c:	4648      	mov	r0, r9
 800ea3e:	f000 fc9f 	bl	800f380 <__multadd>
 800ea42:	42af      	cmp	r7, r5
 800ea44:	9002      	str	r0, [sp, #8]
 800ea46:	f04f 0300 	mov.w	r3, #0
 800ea4a:	f04f 020a 	mov.w	r2, #10
 800ea4e:	4639      	mov	r1, r7
 800ea50:	4648      	mov	r0, r9
 800ea52:	d107      	bne.n	800ea64 <_dtoa_r+0xadc>
 800ea54:	f000 fc94 	bl	800f380 <__multadd>
 800ea58:	4607      	mov	r7, r0
 800ea5a:	4605      	mov	r5, r0
 800ea5c:	9b00      	ldr	r3, [sp, #0]
 800ea5e:	3301      	adds	r3, #1
 800ea60:	9300      	str	r3, [sp, #0]
 800ea62:	e777      	b.n	800e954 <_dtoa_r+0x9cc>
 800ea64:	f000 fc8c 	bl	800f380 <__multadd>
 800ea68:	4629      	mov	r1, r5
 800ea6a:	4607      	mov	r7, r0
 800ea6c:	2300      	movs	r3, #0
 800ea6e:	220a      	movs	r2, #10
 800ea70:	4648      	mov	r0, r9
 800ea72:	f000 fc85 	bl	800f380 <__multadd>
 800ea76:	4605      	mov	r5, r0
 800ea78:	e7f0      	b.n	800ea5c <_dtoa_r+0xad4>
 800ea7a:	f1bb 0f00 	cmp.w	fp, #0
 800ea7e:	bfcc      	ite	gt
 800ea80:	465e      	movgt	r6, fp
 800ea82:	2601      	movle	r6, #1
 800ea84:	4456      	add	r6, sl
 800ea86:	2700      	movs	r7, #0
 800ea88:	9902      	ldr	r1, [sp, #8]
 800ea8a:	9300      	str	r3, [sp, #0]
 800ea8c:	2201      	movs	r2, #1
 800ea8e:	4648      	mov	r0, r9
 800ea90:	f000 fe64 	bl	800f75c <__lshift>
 800ea94:	4621      	mov	r1, r4
 800ea96:	9002      	str	r0, [sp, #8]
 800ea98:	f000 fecc 	bl	800f834 <__mcmp>
 800ea9c:	2800      	cmp	r0, #0
 800ea9e:	dcb4      	bgt.n	800ea0a <_dtoa_r+0xa82>
 800eaa0:	d102      	bne.n	800eaa8 <_dtoa_r+0xb20>
 800eaa2:	9b00      	ldr	r3, [sp, #0]
 800eaa4:	07db      	lsls	r3, r3, #31
 800eaa6:	d4b0      	bmi.n	800ea0a <_dtoa_r+0xa82>
 800eaa8:	4633      	mov	r3, r6
 800eaaa:	461e      	mov	r6, r3
 800eaac:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800eab0:	2a30      	cmp	r2, #48	@ 0x30
 800eab2:	d0fa      	beq.n	800eaaa <_dtoa_r+0xb22>
 800eab4:	e4b5      	b.n	800e422 <_dtoa_r+0x49a>
 800eab6:	459a      	cmp	sl, r3
 800eab8:	d1a8      	bne.n	800ea0c <_dtoa_r+0xa84>
 800eaba:	2331      	movs	r3, #49	@ 0x31
 800eabc:	f108 0801 	add.w	r8, r8, #1
 800eac0:	f88a 3000 	strb.w	r3, [sl]
 800eac4:	e4ad      	b.n	800e422 <_dtoa_r+0x49a>
 800eac6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800eac8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800eb24 <_dtoa_r+0xb9c>
 800eacc:	b11b      	cbz	r3, 800ead6 <_dtoa_r+0xb4e>
 800eace:	f10a 0308 	add.w	r3, sl, #8
 800ead2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ead4:	6013      	str	r3, [r2, #0]
 800ead6:	4650      	mov	r0, sl
 800ead8:	b017      	add	sp, #92	@ 0x5c
 800eada:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eade:	9b07      	ldr	r3, [sp, #28]
 800eae0:	2b01      	cmp	r3, #1
 800eae2:	f77f ae2e 	ble.w	800e742 <_dtoa_r+0x7ba>
 800eae6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800eae8:	9308      	str	r3, [sp, #32]
 800eaea:	2001      	movs	r0, #1
 800eaec:	e64d      	b.n	800e78a <_dtoa_r+0x802>
 800eaee:	f1bb 0f00 	cmp.w	fp, #0
 800eaf2:	f77f aed9 	ble.w	800e8a8 <_dtoa_r+0x920>
 800eaf6:	4656      	mov	r6, sl
 800eaf8:	9802      	ldr	r0, [sp, #8]
 800eafa:	4621      	mov	r1, r4
 800eafc:	f7ff f9b9 	bl	800de72 <quorem>
 800eb00:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800eb04:	f806 3b01 	strb.w	r3, [r6], #1
 800eb08:	eba6 020a 	sub.w	r2, r6, sl
 800eb0c:	4593      	cmp	fp, r2
 800eb0e:	ddb4      	ble.n	800ea7a <_dtoa_r+0xaf2>
 800eb10:	9902      	ldr	r1, [sp, #8]
 800eb12:	2300      	movs	r3, #0
 800eb14:	220a      	movs	r2, #10
 800eb16:	4648      	mov	r0, r9
 800eb18:	f000 fc32 	bl	800f380 <__multadd>
 800eb1c:	9002      	str	r0, [sp, #8]
 800eb1e:	e7eb      	b.n	800eaf8 <_dtoa_r+0xb70>
 800eb20:	08010f33 	.word	0x08010f33
 800eb24:	08010eb7 	.word	0x08010eb7

0800eb28 <_free_r>:
 800eb28:	b538      	push	{r3, r4, r5, lr}
 800eb2a:	4605      	mov	r5, r0
 800eb2c:	2900      	cmp	r1, #0
 800eb2e:	d041      	beq.n	800ebb4 <_free_r+0x8c>
 800eb30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800eb34:	1f0c      	subs	r4, r1, #4
 800eb36:	2b00      	cmp	r3, #0
 800eb38:	bfb8      	it	lt
 800eb3a:	18e4      	addlt	r4, r4, r3
 800eb3c:	f7f3 ff14 	bl	8002968 <__malloc_lock>
 800eb40:	4a1d      	ldr	r2, [pc, #116]	@ (800ebb8 <_free_r+0x90>)
 800eb42:	6813      	ldr	r3, [r2, #0]
 800eb44:	b933      	cbnz	r3, 800eb54 <_free_r+0x2c>
 800eb46:	6063      	str	r3, [r4, #4]
 800eb48:	6014      	str	r4, [r2, #0]
 800eb4a:	4628      	mov	r0, r5
 800eb4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800eb50:	f7f3 bf44 	b.w	80029dc <__malloc_unlock>
 800eb54:	42a3      	cmp	r3, r4
 800eb56:	d908      	bls.n	800eb6a <_free_r+0x42>
 800eb58:	6820      	ldr	r0, [r4, #0]
 800eb5a:	1821      	adds	r1, r4, r0
 800eb5c:	428b      	cmp	r3, r1
 800eb5e:	bf01      	itttt	eq
 800eb60:	6819      	ldreq	r1, [r3, #0]
 800eb62:	685b      	ldreq	r3, [r3, #4]
 800eb64:	1809      	addeq	r1, r1, r0
 800eb66:	6021      	streq	r1, [r4, #0]
 800eb68:	e7ed      	b.n	800eb46 <_free_r+0x1e>
 800eb6a:	461a      	mov	r2, r3
 800eb6c:	685b      	ldr	r3, [r3, #4]
 800eb6e:	b10b      	cbz	r3, 800eb74 <_free_r+0x4c>
 800eb70:	42a3      	cmp	r3, r4
 800eb72:	d9fa      	bls.n	800eb6a <_free_r+0x42>
 800eb74:	6811      	ldr	r1, [r2, #0]
 800eb76:	1850      	adds	r0, r2, r1
 800eb78:	42a0      	cmp	r0, r4
 800eb7a:	d10b      	bne.n	800eb94 <_free_r+0x6c>
 800eb7c:	6820      	ldr	r0, [r4, #0]
 800eb7e:	4401      	add	r1, r0
 800eb80:	1850      	adds	r0, r2, r1
 800eb82:	4283      	cmp	r3, r0
 800eb84:	6011      	str	r1, [r2, #0]
 800eb86:	d1e0      	bne.n	800eb4a <_free_r+0x22>
 800eb88:	6818      	ldr	r0, [r3, #0]
 800eb8a:	685b      	ldr	r3, [r3, #4]
 800eb8c:	6053      	str	r3, [r2, #4]
 800eb8e:	4408      	add	r0, r1
 800eb90:	6010      	str	r0, [r2, #0]
 800eb92:	e7da      	b.n	800eb4a <_free_r+0x22>
 800eb94:	d902      	bls.n	800eb9c <_free_r+0x74>
 800eb96:	230c      	movs	r3, #12
 800eb98:	602b      	str	r3, [r5, #0]
 800eb9a:	e7d6      	b.n	800eb4a <_free_r+0x22>
 800eb9c:	6820      	ldr	r0, [r4, #0]
 800eb9e:	1821      	adds	r1, r4, r0
 800eba0:	428b      	cmp	r3, r1
 800eba2:	bf04      	itt	eq
 800eba4:	6819      	ldreq	r1, [r3, #0]
 800eba6:	685b      	ldreq	r3, [r3, #4]
 800eba8:	6063      	str	r3, [r4, #4]
 800ebaa:	bf04      	itt	eq
 800ebac:	1809      	addeq	r1, r1, r0
 800ebae:	6021      	streq	r1, [r4, #0]
 800ebb0:	6054      	str	r4, [r2, #4]
 800ebb2:	e7ca      	b.n	800eb4a <_free_r+0x22>
 800ebb4:	bd38      	pop	{r3, r4, r5, pc}
 800ebb6:	bf00      	nop
 800ebb8:	200004cc 	.word	0x200004cc

0800ebbc <rshift>:
 800ebbc:	6903      	ldr	r3, [r0, #16]
 800ebbe:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ebc2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ebc6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ebca:	f100 0414 	add.w	r4, r0, #20
 800ebce:	dd45      	ble.n	800ec5c <rshift+0xa0>
 800ebd0:	f011 011f 	ands.w	r1, r1, #31
 800ebd4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ebd8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ebdc:	d10c      	bne.n	800ebf8 <rshift+0x3c>
 800ebde:	f100 0710 	add.w	r7, r0, #16
 800ebe2:	4629      	mov	r1, r5
 800ebe4:	42b1      	cmp	r1, r6
 800ebe6:	d334      	bcc.n	800ec52 <rshift+0x96>
 800ebe8:	1a9b      	subs	r3, r3, r2
 800ebea:	009b      	lsls	r3, r3, #2
 800ebec:	1eea      	subs	r2, r5, #3
 800ebee:	4296      	cmp	r6, r2
 800ebf0:	bf38      	it	cc
 800ebf2:	2300      	movcc	r3, #0
 800ebf4:	4423      	add	r3, r4
 800ebf6:	e015      	b.n	800ec24 <rshift+0x68>
 800ebf8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ebfc:	f1c1 0820 	rsb	r8, r1, #32
 800ec00:	40cf      	lsrs	r7, r1
 800ec02:	f105 0e04 	add.w	lr, r5, #4
 800ec06:	46a1      	mov	r9, r4
 800ec08:	4576      	cmp	r6, lr
 800ec0a:	46f4      	mov	ip, lr
 800ec0c:	d815      	bhi.n	800ec3a <rshift+0x7e>
 800ec0e:	1a9a      	subs	r2, r3, r2
 800ec10:	0092      	lsls	r2, r2, #2
 800ec12:	3a04      	subs	r2, #4
 800ec14:	3501      	adds	r5, #1
 800ec16:	42ae      	cmp	r6, r5
 800ec18:	bf38      	it	cc
 800ec1a:	2200      	movcc	r2, #0
 800ec1c:	18a3      	adds	r3, r4, r2
 800ec1e:	50a7      	str	r7, [r4, r2]
 800ec20:	b107      	cbz	r7, 800ec24 <rshift+0x68>
 800ec22:	3304      	adds	r3, #4
 800ec24:	1b1a      	subs	r2, r3, r4
 800ec26:	42a3      	cmp	r3, r4
 800ec28:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ec2c:	bf08      	it	eq
 800ec2e:	2300      	moveq	r3, #0
 800ec30:	6102      	str	r2, [r0, #16]
 800ec32:	bf08      	it	eq
 800ec34:	6143      	streq	r3, [r0, #20]
 800ec36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ec3a:	f8dc c000 	ldr.w	ip, [ip]
 800ec3e:	fa0c fc08 	lsl.w	ip, ip, r8
 800ec42:	ea4c 0707 	orr.w	r7, ip, r7
 800ec46:	f849 7b04 	str.w	r7, [r9], #4
 800ec4a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ec4e:	40cf      	lsrs	r7, r1
 800ec50:	e7da      	b.n	800ec08 <rshift+0x4c>
 800ec52:	f851 cb04 	ldr.w	ip, [r1], #4
 800ec56:	f847 cf04 	str.w	ip, [r7, #4]!
 800ec5a:	e7c3      	b.n	800ebe4 <rshift+0x28>
 800ec5c:	4623      	mov	r3, r4
 800ec5e:	e7e1      	b.n	800ec24 <rshift+0x68>

0800ec60 <__hexdig_fun>:
 800ec60:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800ec64:	2b09      	cmp	r3, #9
 800ec66:	d802      	bhi.n	800ec6e <__hexdig_fun+0xe>
 800ec68:	3820      	subs	r0, #32
 800ec6a:	b2c0      	uxtb	r0, r0
 800ec6c:	4770      	bx	lr
 800ec6e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ec72:	2b05      	cmp	r3, #5
 800ec74:	d801      	bhi.n	800ec7a <__hexdig_fun+0x1a>
 800ec76:	3847      	subs	r0, #71	@ 0x47
 800ec78:	e7f7      	b.n	800ec6a <__hexdig_fun+0xa>
 800ec7a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800ec7e:	2b05      	cmp	r3, #5
 800ec80:	d801      	bhi.n	800ec86 <__hexdig_fun+0x26>
 800ec82:	3827      	subs	r0, #39	@ 0x27
 800ec84:	e7f1      	b.n	800ec6a <__hexdig_fun+0xa>
 800ec86:	2000      	movs	r0, #0
 800ec88:	4770      	bx	lr
	...

0800ec8c <__gethex>:
 800ec8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec90:	b085      	sub	sp, #20
 800ec92:	468a      	mov	sl, r1
 800ec94:	9302      	str	r3, [sp, #8]
 800ec96:	680b      	ldr	r3, [r1, #0]
 800ec98:	9001      	str	r0, [sp, #4]
 800ec9a:	4690      	mov	r8, r2
 800ec9c:	1c9c      	adds	r4, r3, #2
 800ec9e:	46a1      	mov	r9, r4
 800eca0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800eca4:	2830      	cmp	r0, #48	@ 0x30
 800eca6:	d0fa      	beq.n	800ec9e <__gethex+0x12>
 800eca8:	eba9 0303 	sub.w	r3, r9, r3
 800ecac:	f1a3 0b02 	sub.w	fp, r3, #2
 800ecb0:	f7ff ffd6 	bl	800ec60 <__hexdig_fun>
 800ecb4:	4605      	mov	r5, r0
 800ecb6:	2800      	cmp	r0, #0
 800ecb8:	d168      	bne.n	800ed8c <__gethex+0x100>
 800ecba:	49a0      	ldr	r1, [pc, #640]	@ (800ef3c <__gethex+0x2b0>)
 800ecbc:	2201      	movs	r2, #1
 800ecbe:	4648      	mov	r0, r9
 800ecc0:	f7fe ffca 	bl	800dc58 <strncmp>
 800ecc4:	4607      	mov	r7, r0
 800ecc6:	2800      	cmp	r0, #0
 800ecc8:	d167      	bne.n	800ed9a <__gethex+0x10e>
 800ecca:	f899 0001 	ldrb.w	r0, [r9, #1]
 800ecce:	4626      	mov	r6, r4
 800ecd0:	f7ff ffc6 	bl	800ec60 <__hexdig_fun>
 800ecd4:	2800      	cmp	r0, #0
 800ecd6:	d062      	beq.n	800ed9e <__gethex+0x112>
 800ecd8:	4623      	mov	r3, r4
 800ecda:	7818      	ldrb	r0, [r3, #0]
 800ecdc:	2830      	cmp	r0, #48	@ 0x30
 800ecde:	4699      	mov	r9, r3
 800ece0:	f103 0301 	add.w	r3, r3, #1
 800ece4:	d0f9      	beq.n	800ecda <__gethex+0x4e>
 800ece6:	f7ff ffbb 	bl	800ec60 <__hexdig_fun>
 800ecea:	fab0 f580 	clz	r5, r0
 800ecee:	096d      	lsrs	r5, r5, #5
 800ecf0:	f04f 0b01 	mov.w	fp, #1
 800ecf4:	464a      	mov	r2, r9
 800ecf6:	4616      	mov	r6, r2
 800ecf8:	3201      	adds	r2, #1
 800ecfa:	7830      	ldrb	r0, [r6, #0]
 800ecfc:	f7ff ffb0 	bl	800ec60 <__hexdig_fun>
 800ed00:	2800      	cmp	r0, #0
 800ed02:	d1f8      	bne.n	800ecf6 <__gethex+0x6a>
 800ed04:	498d      	ldr	r1, [pc, #564]	@ (800ef3c <__gethex+0x2b0>)
 800ed06:	2201      	movs	r2, #1
 800ed08:	4630      	mov	r0, r6
 800ed0a:	f7fe ffa5 	bl	800dc58 <strncmp>
 800ed0e:	2800      	cmp	r0, #0
 800ed10:	d13f      	bne.n	800ed92 <__gethex+0x106>
 800ed12:	b944      	cbnz	r4, 800ed26 <__gethex+0x9a>
 800ed14:	1c74      	adds	r4, r6, #1
 800ed16:	4622      	mov	r2, r4
 800ed18:	4616      	mov	r6, r2
 800ed1a:	3201      	adds	r2, #1
 800ed1c:	7830      	ldrb	r0, [r6, #0]
 800ed1e:	f7ff ff9f 	bl	800ec60 <__hexdig_fun>
 800ed22:	2800      	cmp	r0, #0
 800ed24:	d1f8      	bne.n	800ed18 <__gethex+0x8c>
 800ed26:	1ba4      	subs	r4, r4, r6
 800ed28:	00a7      	lsls	r7, r4, #2
 800ed2a:	7833      	ldrb	r3, [r6, #0]
 800ed2c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800ed30:	2b50      	cmp	r3, #80	@ 0x50
 800ed32:	d13e      	bne.n	800edb2 <__gethex+0x126>
 800ed34:	7873      	ldrb	r3, [r6, #1]
 800ed36:	2b2b      	cmp	r3, #43	@ 0x2b
 800ed38:	d033      	beq.n	800eda2 <__gethex+0x116>
 800ed3a:	2b2d      	cmp	r3, #45	@ 0x2d
 800ed3c:	d034      	beq.n	800eda8 <__gethex+0x11c>
 800ed3e:	1c71      	adds	r1, r6, #1
 800ed40:	2400      	movs	r4, #0
 800ed42:	7808      	ldrb	r0, [r1, #0]
 800ed44:	f7ff ff8c 	bl	800ec60 <__hexdig_fun>
 800ed48:	1e43      	subs	r3, r0, #1
 800ed4a:	b2db      	uxtb	r3, r3
 800ed4c:	2b18      	cmp	r3, #24
 800ed4e:	d830      	bhi.n	800edb2 <__gethex+0x126>
 800ed50:	f1a0 0210 	sub.w	r2, r0, #16
 800ed54:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ed58:	f7ff ff82 	bl	800ec60 <__hexdig_fun>
 800ed5c:	f100 3cff 	add.w	ip, r0, #4294967295
 800ed60:	fa5f fc8c 	uxtb.w	ip, ip
 800ed64:	f1bc 0f18 	cmp.w	ip, #24
 800ed68:	f04f 030a 	mov.w	r3, #10
 800ed6c:	d91e      	bls.n	800edac <__gethex+0x120>
 800ed6e:	b104      	cbz	r4, 800ed72 <__gethex+0xe6>
 800ed70:	4252      	negs	r2, r2
 800ed72:	4417      	add	r7, r2
 800ed74:	f8ca 1000 	str.w	r1, [sl]
 800ed78:	b1ed      	cbz	r5, 800edb6 <__gethex+0x12a>
 800ed7a:	f1bb 0f00 	cmp.w	fp, #0
 800ed7e:	bf0c      	ite	eq
 800ed80:	2506      	moveq	r5, #6
 800ed82:	2500      	movne	r5, #0
 800ed84:	4628      	mov	r0, r5
 800ed86:	b005      	add	sp, #20
 800ed88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed8c:	2500      	movs	r5, #0
 800ed8e:	462c      	mov	r4, r5
 800ed90:	e7b0      	b.n	800ecf4 <__gethex+0x68>
 800ed92:	2c00      	cmp	r4, #0
 800ed94:	d1c7      	bne.n	800ed26 <__gethex+0x9a>
 800ed96:	4627      	mov	r7, r4
 800ed98:	e7c7      	b.n	800ed2a <__gethex+0x9e>
 800ed9a:	464e      	mov	r6, r9
 800ed9c:	462f      	mov	r7, r5
 800ed9e:	2501      	movs	r5, #1
 800eda0:	e7c3      	b.n	800ed2a <__gethex+0x9e>
 800eda2:	2400      	movs	r4, #0
 800eda4:	1cb1      	adds	r1, r6, #2
 800eda6:	e7cc      	b.n	800ed42 <__gethex+0xb6>
 800eda8:	2401      	movs	r4, #1
 800edaa:	e7fb      	b.n	800eda4 <__gethex+0x118>
 800edac:	fb03 0002 	mla	r0, r3, r2, r0
 800edb0:	e7ce      	b.n	800ed50 <__gethex+0xc4>
 800edb2:	4631      	mov	r1, r6
 800edb4:	e7de      	b.n	800ed74 <__gethex+0xe8>
 800edb6:	eba6 0309 	sub.w	r3, r6, r9
 800edba:	3b01      	subs	r3, #1
 800edbc:	4629      	mov	r1, r5
 800edbe:	2b07      	cmp	r3, #7
 800edc0:	dc0a      	bgt.n	800edd8 <__gethex+0x14c>
 800edc2:	9801      	ldr	r0, [sp, #4]
 800edc4:	f000 fa7a 	bl	800f2bc <_Balloc>
 800edc8:	4604      	mov	r4, r0
 800edca:	b940      	cbnz	r0, 800edde <__gethex+0x152>
 800edcc:	4b5c      	ldr	r3, [pc, #368]	@ (800ef40 <__gethex+0x2b4>)
 800edce:	4602      	mov	r2, r0
 800edd0:	21e4      	movs	r1, #228	@ 0xe4
 800edd2:	485c      	ldr	r0, [pc, #368]	@ (800ef44 <__gethex+0x2b8>)
 800edd4:	f7fc fef4 	bl	800bbc0 <__assert_func>
 800edd8:	3101      	adds	r1, #1
 800edda:	105b      	asrs	r3, r3, #1
 800eddc:	e7ef      	b.n	800edbe <__gethex+0x132>
 800edde:	f100 0a14 	add.w	sl, r0, #20
 800ede2:	2300      	movs	r3, #0
 800ede4:	4655      	mov	r5, sl
 800ede6:	469b      	mov	fp, r3
 800ede8:	45b1      	cmp	r9, r6
 800edea:	d337      	bcc.n	800ee5c <__gethex+0x1d0>
 800edec:	f845 bb04 	str.w	fp, [r5], #4
 800edf0:	eba5 050a 	sub.w	r5, r5, sl
 800edf4:	10ad      	asrs	r5, r5, #2
 800edf6:	6125      	str	r5, [r4, #16]
 800edf8:	4658      	mov	r0, fp
 800edfa:	f000 fb51 	bl	800f4a0 <__hi0bits>
 800edfe:	016d      	lsls	r5, r5, #5
 800ee00:	f8d8 6000 	ldr.w	r6, [r8]
 800ee04:	1a2d      	subs	r5, r5, r0
 800ee06:	42b5      	cmp	r5, r6
 800ee08:	dd54      	ble.n	800eeb4 <__gethex+0x228>
 800ee0a:	1bad      	subs	r5, r5, r6
 800ee0c:	4629      	mov	r1, r5
 800ee0e:	4620      	mov	r0, r4
 800ee10:	f000 fedd 	bl	800fbce <__any_on>
 800ee14:	4681      	mov	r9, r0
 800ee16:	b178      	cbz	r0, 800ee38 <__gethex+0x1ac>
 800ee18:	1e6b      	subs	r3, r5, #1
 800ee1a:	1159      	asrs	r1, r3, #5
 800ee1c:	f003 021f 	and.w	r2, r3, #31
 800ee20:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800ee24:	f04f 0901 	mov.w	r9, #1
 800ee28:	fa09 f202 	lsl.w	r2, r9, r2
 800ee2c:	420a      	tst	r2, r1
 800ee2e:	d003      	beq.n	800ee38 <__gethex+0x1ac>
 800ee30:	454b      	cmp	r3, r9
 800ee32:	dc36      	bgt.n	800eea2 <__gethex+0x216>
 800ee34:	f04f 0902 	mov.w	r9, #2
 800ee38:	4629      	mov	r1, r5
 800ee3a:	4620      	mov	r0, r4
 800ee3c:	f7ff febe 	bl	800ebbc <rshift>
 800ee40:	442f      	add	r7, r5
 800ee42:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ee46:	42bb      	cmp	r3, r7
 800ee48:	da42      	bge.n	800eed0 <__gethex+0x244>
 800ee4a:	9801      	ldr	r0, [sp, #4]
 800ee4c:	4621      	mov	r1, r4
 800ee4e:	f000 fa75 	bl	800f33c <_Bfree>
 800ee52:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ee54:	2300      	movs	r3, #0
 800ee56:	6013      	str	r3, [r2, #0]
 800ee58:	25a3      	movs	r5, #163	@ 0xa3
 800ee5a:	e793      	b.n	800ed84 <__gethex+0xf8>
 800ee5c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800ee60:	2a2e      	cmp	r2, #46	@ 0x2e
 800ee62:	d012      	beq.n	800ee8a <__gethex+0x1fe>
 800ee64:	2b20      	cmp	r3, #32
 800ee66:	d104      	bne.n	800ee72 <__gethex+0x1e6>
 800ee68:	f845 bb04 	str.w	fp, [r5], #4
 800ee6c:	f04f 0b00 	mov.w	fp, #0
 800ee70:	465b      	mov	r3, fp
 800ee72:	7830      	ldrb	r0, [r6, #0]
 800ee74:	9303      	str	r3, [sp, #12]
 800ee76:	f7ff fef3 	bl	800ec60 <__hexdig_fun>
 800ee7a:	9b03      	ldr	r3, [sp, #12]
 800ee7c:	f000 000f 	and.w	r0, r0, #15
 800ee80:	4098      	lsls	r0, r3
 800ee82:	ea4b 0b00 	orr.w	fp, fp, r0
 800ee86:	3304      	adds	r3, #4
 800ee88:	e7ae      	b.n	800ede8 <__gethex+0x15c>
 800ee8a:	45b1      	cmp	r9, r6
 800ee8c:	d8ea      	bhi.n	800ee64 <__gethex+0x1d8>
 800ee8e:	492b      	ldr	r1, [pc, #172]	@ (800ef3c <__gethex+0x2b0>)
 800ee90:	9303      	str	r3, [sp, #12]
 800ee92:	2201      	movs	r2, #1
 800ee94:	4630      	mov	r0, r6
 800ee96:	f7fe fedf 	bl	800dc58 <strncmp>
 800ee9a:	9b03      	ldr	r3, [sp, #12]
 800ee9c:	2800      	cmp	r0, #0
 800ee9e:	d1e1      	bne.n	800ee64 <__gethex+0x1d8>
 800eea0:	e7a2      	b.n	800ede8 <__gethex+0x15c>
 800eea2:	1ea9      	subs	r1, r5, #2
 800eea4:	4620      	mov	r0, r4
 800eea6:	f000 fe92 	bl	800fbce <__any_on>
 800eeaa:	2800      	cmp	r0, #0
 800eeac:	d0c2      	beq.n	800ee34 <__gethex+0x1a8>
 800eeae:	f04f 0903 	mov.w	r9, #3
 800eeb2:	e7c1      	b.n	800ee38 <__gethex+0x1ac>
 800eeb4:	da09      	bge.n	800eeca <__gethex+0x23e>
 800eeb6:	1b75      	subs	r5, r6, r5
 800eeb8:	4621      	mov	r1, r4
 800eeba:	9801      	ldr	r0, [sp, #4]
 800eebc:	462a      	mov	r2, r5
 800eebe:	f000 fc4d 	bl	800f75c <__lshift>
 800eec2:	1b7f      	subs	r7, r7, r5
 800eec4:	4604      	mov	r4, r0
 800eec6:	f100 0a14 	add.w	sl, r0, #20
 800eeca:	f04f 0900 	mov.w	r9, #0
 800eece:	e7b8      	b.n	800ee42 <__gethex+0x1b6>
 800eed0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800eed4:	42bd      	cmp	r5, r7
 800eed6:	dd6f      	ble.n	800efb8 <__gethex+0x32c>
 800eed8:	1bed      	subs	r5, r5, r7
 800eeda:	42ae      	cmp	r6, r5
 800eedc:	dc34      	bgt.n	800ef48 <__gethex+0x2bc>
 800eede:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800eee2:	2b02      	cmp	r3, #2
 800eee4:	d022      	beq.n	800ef2c <__gethex+0x2a0>
 800eee6:	2b03      	cmp	r3, #3
 800eee8:	d024      	beq.n	800ef34 <__gethex+0x2a8>
 800eeea:	2b01      	cmp	r3, #1
 800eeec:	d115      	bne.n	800ef1a <__gethex+0x28e>
 800eeee:	42ae      	cmp	r6, r5
 800eef0:	d113      	bne.n	800ef1a <__gethex+0x28e>
 800eef2:	2e01      	cmp	r6, #1
 800eef4:	d10b      	bne.n	800ef0e <__gethex+0x282>
 800eef6:	9a02      	ldr	r2, [sp, #8]
 800eef8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800eefc:	6013      	str	r3, [r2, #0]
 800eefe:	2301      	movs	r3, #1
 800ef00:	6123      	str	r3, [r4, #16]
 800ef02:	f8ca 3000 	str.w	r3, [sl]
 800ef06:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ef08:	2562      	movs	r5, #98	@ 0x62
 800ef0a:	601c      	str	r4, [r3, #0]
 800ef0c:	e73a      	b.n	800ed84 <__gethex+0xf8>
 800ef0e:	1e71      	subs	r1, r6, #1
 800ef10:	4620      	mov	r0, r4
 800ef12:	f000 fe5c 	bl	800fbce <__any_on>
 800ef16:	2800      	cmp	r0, #0
 800ef18:	d1ed      	bne.n	800eef6 <__gethex+0x26a>
 800ef1a:	9801      	ldr	r0, [sp, #4]
 800ef1c:	4621      	mov	r1, r4
 800ef1e:	f000 fa0d 	bl	800f33c <_Bfree>
 800ef22:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ef24:	2300      	movs	r3, #0
 800ef26:	6013      	str	r3, [r2, #0]
 800ef28:	2550      	movs	r5, #80	@ 0x50
 800ef2a:	e72b      	b.n	800ed84 <__gethex+0xf8>
 800ef2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ef2e:	2b00      	cmp	r3, #0
 800ef30:	d1f3      	bne.n	800ef1a <__gethex+0x28e>
 800ef32:	e7e0      	b.n	800eef6 <__gethex+0x26a>
 800ef34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d1dd      	bne.n	800eef6 <__gethex+0x26a>
 800ef3a:	e7ee      	b.n	800ef1a <__gethex+0x28e>
 800ef3c:	08010e74 	.word	0x08010e74
 800ef40:	08010f33 	.word	0x08010f33
 800ef44:	08010f44 	.word	0x08010f44
 800ef48:	1e6f      	subs	r7, r5, #1
 800ef4a:	f1b9 0f00 	cmp.w	r9, #0
 800ef4e:	d130      	bne.n	800efb2 <__gethex+0x326>
 800ef50:	b127      	cbz	r7, 800ef5c <__gethex+0x2d0>
 800ef52:	4639      	mov	r1, r7
 800ef54:	4620      	mov	r0, r4
 800ef56:	f000 fe3a 	bl	800fbce <__any_on>
 800ef5a:	4681      	mov	r9, r0
 800ef5c:	117a      	asrs	r2, r7, #5
 800ef5e:	2301      	movs	r3, #1
 800ef60:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ef64:	f007 071f 	and.w	r7, r7, #31
 800ef68:	40bb      	lsls	r3, r7
 800ef6a:	4213      	tst	r3, r2
 800ef6c:	4629      	mov	r1, r5
 800ef6e:	4620      	mov	r0, r4
 800ef70:	bf18      	it	ne
 800ef72:	f049 0902 	orrne.w	r9, r9, #2
 800ef76:	f7ff fe21 	bl	800ebbc <rshift>
 800ef7a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800ef7e:	1b76      	subs	r6, r6, r5
 800ef80:	2502      	movs	r5, #2
 800ef82:	f1b9 0f00 	cmp.w	r9, #0
 800ef86:	d047      	beq.n	800f018 <__gethex+0x38c>
 800ef88:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ef8c:	2b02      	cmp	r3, #2
 800ef8e:	d015      	beq.n	800efbc <__gethex+0x330>
 800ef90:	2b03      	cmp	r3, #3
 800ef92:	d017      	beq.n	800efc4 <__gethex+0x338>
 800ef94:	2b01      	cmp	r3, #1
 800ef96:	d109      	bne.n	800efac <__gethex+0x320>
 800ef98:	f019 0f02 	tst.w	r9, #2
 800ef9c:	d006      	beq.n	800efac <__gethex+0x320>
 800ef9e:	f8da 3000 	ldr.w	r3, [sl]
 800efa2:	ea49 0903 	orr.w	r9, r9, r3
 800efa6:	f019 0f01 	tst.w	r9, #1
 800efaa:	d10e      	bne.n	800efca <__gethex+0x33e>
 800efac:	f045 0510 	orr.w	r5, r5, #16
 800efb0:	e032      	b.n	800f018 <__gethex+0x38c>
 800efb2:	f04f 0901 	mov.w	r9, #1
 800efb6:	e7d1      	b.n	800ef5c <__gethex+0x2d0>
 800efb8:	2501      	movs	r5, #1
 800efba:	e7e2      	b.n	800ef82 <__gethex+0x2f6>
 800efbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800efbe:	f1c3 0301 	rsb	r3, r3, #1
 800efc2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800efc4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800efc6:	2b00      	cmp	r3, #0
 800efc8:	d0f0      	beq.n	800efac <__gethex+0x320>
 800efca:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800efce:	f104 0314 	add.w	r3, r4, #20
 800efd2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800efd6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800efda:	f04f 0c00 	mov.w	ip, #0
 800efde:	4618      	mov	r0, r3
 800efe0:	f853 2b04 	ldr.w	r2, [r3], #4
 800efe4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800efe8:	d01b      	beq.n	800f022 <__gethex+0x396>
 800efea:	3201      	adds	r2, #1
 800efec:	6002      	str	r2, [r0, #0]
 800efee:	2d02      	cmp	r5, #2
 800eff0:	f104 0314 	add.w	r3, r4, #20
 800eff4:	d13c      	bne.n	800f070 <__gethex+0x3e4>
 800eff6:	f8d8 2000 	ldr.w	r2, [r8]
 800effa:	3a01      	subs	r2, #1
 800effc:	42b2      	cmp	r2, r6
 800effe:	d109      	bne.n	800f014 <__gethex+0x388>
 800f000:	1171      	asrs	r1, r6, #5
 800f002:	2201      	movs	r2, #1
 800f004:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f008:	f006 061f 	and.w	r6, r6, #31
 800f00c:	fa02 f606 	lsl.w	r6, r2, r6
 800f010:	421e      	tst	r6, r3
 800f012:	d13a      	bne.n	800f08a <__gethex+0x3fe>
 800f014:	f045 0520 	orr.w	r5, r5, #32
 800f018:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f01a:	601c      	str	r4, [r3, #0]
 800f01c:	9b02      	ldr	r3, [sp, #8]
 800f01e:	601f      	str	r7, [r3, #0]
 800f020:	e6b0      	b.n	800ed84 <__gethex+0xf8>
 800f022:	4299      	cmp	r1, r3
 800f024:	f843 cc04 	str.w	ip, [r3, #-4]
 800f028:	d8d9      	bhi.n	800efde <__gethex+0x352>
 800f02a:	68a3      	ldr	r3, [r4, #8]
 800f02c:	459b      	cmp	fp, r3
 800f02e:	db17      	blt.n	800f060 <__gethex+0x3d4>
 800f030:	6861      	ldr	r1, [r4, #4]
 800f032:	9801      	ldr	r0, [sp, #4]
 800f034:	3101      	adds	r1, #1
 800f036:	f000 f941 	bl	800f2bc <_Balloc>
 800f03a:	4681      	mov	r9, r0
 800f03c:	b918      	cbnz	r0, 800f046 <__gethex+0x3ba>
 800f03e:	4b1a      	ldr	r3, [pc, #104]	@ (800f0a8 <__gethex+0x41c>)
 800f040:	4602      	mov	r2, r0
 800f042:	2184      	movs	r1, #132	@ 0x84
 800f044:	e6c5      	b.n	800edd2 <__gethex+0x146>
 800f046:	6922      	ldr	r2, [r4, #16]
 800f048:	3202      	adds	r2, #2
 800f04a:	f104 010c 	add.w	r1, r4, #12
 800f04e:	0092      	lsls	r2, r2, #2
 800f050:	300c      	adds	r0, #12
 800f052:	f7fe fee8 	bl	800de26 <memcpy>
 800f056:	4621      	mov	r1, r4
 800f058:	9801      	ldr	r0, [sp, #4]
 800f05a:	f000 f96f 	bl	800f33c <_Bfree>
 800f05e:	464c      	mov	r4, r9
 800f060:	6923      	ldr	r3, [r4, #16]
 800f062:	1c5a      	adds	r2, r3, #1
 800f064:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f068:	6122      	str	r2, [r4, #16]
 800f06a:	2201      	movs	r2, #1
 800f06c:	615a      	str	r2, [r3, #20]
 800f06e:	e7be      	b.n	800efee <__gethex+0x362>
 800f070:	6922      	ldr	r2, [r4, #16]
 800f072:	455a      	cmp	r2, fp
 800f074:	dd0b      	ble.n	800f08e <__gethex+0x402>
 800f076:	2101      	movs	r1, #1
 800f078:	4620      	mov	r0, r4
 800f07a:	f7ff fd9f 	bl	800ebbc <rshift>
 800f07e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f082:	3701      	adds	r7, #1
 800f084:	42bb      	cmp	r3, r7
 800f086:	f6ff aee0 	blt.w	800ee4a <__gethex+0x1be>
 800f08a:	2501      	movs	r5, #1
 800f08c:	e7c2      	b.n	800f014 <__gethex+0x388>
 800f08e:	f016 061f 	ands.w	r6, r6, #31
 800f092:	d0fa      	beq.n	800f08a <__gethex+0x3fe>
 800f094:	4453      	add	r3, sl
 800f096:	f1c6 0620 	rsb	r6, r6, #32
 800f09a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800f09e:	f000 f9ff 	bl	800f4a0 <__hi0bits>
 800f0a2:	42b0      	cmp	r0, r6
 800f0a4:	dbe7      	blt.n	800f076 <__gethex+0x3ea>
 800f0a6:	e7f0      	b.n	800f08a <__gethex+0x3fe>
 800f0a8:	08010f33 	.word	0x08010f33

0800f0ac <L_shift>:
 800f0ac:	f1c2 0208 	rsb	r2, r2, #8
 800f0b0:	0092      	lsls	r2, r2, #2
 800f0b2:	b570      	push	{r4, r5, r6, lr}
 800f0b4:	f1c2 0620 	rsb	r6, r2, #32
 800f0b8:	6843      	ldr	r3, [r0, #4]
 800f0ba:	6804      	ldr	r4, [r0, #0]
 800f0bc:	fa03 f506 	lsl.w	r5, r3, r6
 800f0c0:	432c      	orrs	r4, r5
 800f0c2:	40d3      	lsrs	r3, r2
 800f0c4:	6004      	str	r4, [r0, #0]
 800f0c6:	f840 3f04 	str.w	r3, [r0, #4]!
 800f0ca:	4288      	cmp	r0, r1
 800f0cc:	d3f4      	bcc.n	800f0b8 <L_shift+0xc>
 800f0ce:	bd70      	pop	{r4, r5, r6, pc}

0800f0d0 <__match>:
 800f0d0:	b530      	push	{r4, r5, lr}
 800f0d2:	6803      	ldr	r3, [r0, #0]
 800f0d4:	3301      	adds	r3, #1
 800f0d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f0da:	b914      	cbnz	r4, 800f0e2 <__match+0x12>
 800f0dc:	6003      	str	r3, [r0, #0]
 800f0de:	2001      	movs	r0, #1
 800f0e0:	bd30      	pop	{r4, r5, pc}
 800f0e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f0e6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800f0ea:	2d19      	cmp	r5, #25
 800f0ec:	bf98      	it	ls
 800f0ee:	3220      	addls	r2, #32
 800f0f0:	42a2      	cmp	r2, r4
 800f0f2:	d0f0      	beq.n	800f0d6 <__match+0x6>
 800f0f4:	2000      	movs	r0, #0
 800f0f6:	e7f3      	b.n	800f0e0 <__match+0x10>

0800f0f8 <__hexnan>:
 800f0f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0fc:	680b      	ldr	r3, [r1, #0]
 800f0fe:	6801      	ldr	r1, [r0, #0]
 800f100:	115e      	asrs	r6, r3, #5
 800f102:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800f106:	f013 031f 	ands.w	r3, r3, #31
 800f10a:	b087      	sub	sp, #28
 800f10c:	bf18      	it	ne
 800f10e:	3604      	addne	r6, #4
 800f110:	2500      	movs	r5, #0
 800f112:	1f37      	subs	r7, r6, #4
 800f114:	4682      	mov	sl, r0
 800f116:	4690      	mov	r8, r2
 800f118:	9301      	str	r3, [sp, #4]
 800f11a:	f846 5c04 	str.w	r5, [r6, #-4]
 800f11e:	46b9      	mov	r9, r7
 800f120:	463c      	mov	r4, r7
 800f122:	9502      	str	r5, [sp, #8]
 800f124:	46ab      	mov	fp, r5
 800f126:	784a      	ldrb	r2, [r1, #1]
 800f128:	1c4b      	adds	r3, r1, #1
 800f12a:	9303      	str	r3, [sp, #12]
 800f12c:	b342      	cbz	r2, 800f180 <__hexnan+0x88>
 800f12e:	4610      	mov	r0, r2
 800f130:	9105      	str	r1, [sp, #20]
 800f132:	9204      	str	r2, [sp, #16]
 800f134:	f7ff fd94 	bl	800ec60 <__hexdig_fun>
 800f138:	2800      	cmp	r0, #0
 800f13a:	d151      	bne.n	800f1e0 <__hexnan+0xe8>
 800f13c:	9a04      	ldr	r2, [sp, #16]
 800f13e:	9905      	ldr	r1, [sp, #20]
 800f140:	2a20      	cmp	r2, #32
 800f142:	d818      	bhi.n	800f176 <__hexnan+0x7e>
 800f144:	9b02      	ldr	r3, [sp, #8]
 800f146:	459b      	cmp	fp, r3
 800f148:	dd13      	ble.n	800f172 <__hexnan+0x7a>
 800f14a:	454c      	cmp	r4, r9
 800f14c:	d206      	bcs.n	800f15c <__hexnan+0x64>
 800f14e:	2d07      	cmp	r5, #7
 800f150:	dc04      	bgt.n	800f15c <__hexnan+0x64>
 800f152:	462a      	mov	r2, r5
 800f154:	4649      	mov	r1, r9
 800f156:	4620      	mov	r0, r4
 800f158:	f7ff ffa8 	bl	800f0ac <L_shift>
 800f15c:	4544      	cmp	r4, r8
 800f15e:	d952      	bls.n	800f206 <__hexnan+0x10e>
 800f160:	2300      	movs	r3, #0
 800f162:	f1a4 0904 	sub.w	r9, r4, #4
 800f166:	f844 3c04 	str.w	r3, [r4, #-4]
 800f16a:	f8cd b008 	str.w	fp, [sp, #8]
 800f16e:	464c      	mov	r4, r9
 800f170:	461d      	mov	r5, r3
 800f172:	9903      	ldr	r1, [sp, #12]
 800f174:	e7d7      	b.n	800f126 <__hexnan+0x2e>
 800f176:	2a29      	cmp	r2, #41	@ 0x29
 800f178:	d157      	bne.n	800f22a <__hexnan+0x132>
 800f17a:	3102      	adds	r1, #2
 800f17c:	f8ca 1000 	str.w	r1, [sl]
 800f180:	f1bb 0f00 	cmp.w	fp, #0
 800f184:	d051      	beq.n	800f22a <__hexnan+0x132>
 800f186:	454c      	cmp	r4, r9
 800f188:	d206      	bcs.n	800f198 <__hexnan+0xa0>
 800f18a:	2d07      	cmp	r5, #7
 800f18c:	dc04      	bgt.n	800f198 <__hexnan+0xa0>
 800f18e:	462a      	mov	r2, r5
 800f190:	4649      	mov	r1, r9
 800f192:	4620      	mov	r0, r4
 800f194:	f7ff ff8a 	bl	800f0ac <L_shift>
 800f198:	4544      	cmp	r4, r8
 800f19a:	d936      	bls.n	800f20a <__hexnan+0x112>
 800f19c:	f1a8 0204 	sub.w	r2, r8, #4
 800f1a0:	4623      	mov	r3, r4
 800f1a2:	f853 1b04 	ldr.w	r1, [r3], #4
 800f1a6:	f842 1f04 	str.w	r1, [r2, #4]!
 800f1aa:	429f      	cmp	r7, r3
 800f1ac:	d2f9      	bcs.n	800f1a2 <__hexnan+0xaa>
 800f1ae:	1b3b      	subs	r3, r7, r4
 800f1b0:	f023 0303 	bic.w	r3, r3, #3
 800f1b4:	3304      	adds	r3, #4
 800f1b6:	3401      	adds	r4, #1
 800f1b8:	3e03      	subs	r6, #3
 800f1ba:	42b4      	cmp	r4, r6
 800f1bc:	bf88      	it	hi
 800f1be:	2304      	movhi	r3, #4
 800f1c0:	4443      	add	r3, r8
 800f1c2:	2200      	movs	r2, #0
 800f1c4:	f843 2b04 	str.w	r2, [r3], #4
 800f1c8:	429f      	cmp	r7, r3
 800f1ca:	d2fb      	bcs.n	800f1c4 <__hexnan+0xcc>
 800f1cc:	683b      	ldr	r3, [r7, #0]
 800f1ce:	b91b      	cbnz	r3, 800f1d8 <__hexnan+0xe0>
 800f1d0:	4547      	cmp	r7, r8
 800f1d2:	d128      	bne.n	800f226 <__hexnan+0x12e>
 800f1d4:	2301      	movs	r3, #1
 800f1d6:	603b      	str	r3, [r7, #0]
 800f1d8:	2005      	movs	r0, #5
 800f1da:	b007      	add	sp, #28
 800f1dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f1e0:	3501      	adds	r5, #1
 800f1e2:	2d08      	cmp	r5, #8
 800f1e4:	f10b 0b01 	add.w	fp, fp, #1
 800f1e8:	dd06      	ble.n	800f1f8 <__hexnan+0x100>
 800f1ea:	4544      	cmp	r4, r8
 800f1ec:	d9c1      	bls.n	800f172 <__hexnan+0x7a>
 800f1ee:	2300      	movs	r3, #0
 800f1f0:	f844 3c04 	str.w	r3, [r4, #-4]
 800f1f4:	2501      	movs	r5, #1
 800f1f6:	3c04      	subs	r4, #4
 800f1f8:	6822      	ldr	r2, [r4, #0]
 800f1fa:	f000 000f 	and.w	r0, r0, #15
 800f1fe:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800f202:	6020      	str	r0, [r4, #0]
 800f204:	e7b5      	b.n	800f172 <__hexnan+0x7a>
 800f206:	2508      	movs	r5, #8
 800f208:	e7b3      	b.n	800f172 <__hexnan+0x7a>
 800f20a:	9b01      	ldr	r3, [sp, #4]
 800f20c:	2b00      	cmp	r3, #0
 800f20e:	d0dd      	beq.n	800f1cc <__hexnan+0xd4>
 800f210:	f1c3 0320 	rsb	r3, r3, #32
 800f214:	f04f 32ff 	mov.w	r2, #4294967295
 800f218:	40da      	lsrs	r2, r3
 800f21a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800f21e:	4013      	ands	r3, r2
 800f220:	f846 3c04 	str.w	r3, [r6, #-4]
 800f224:	e7d2      	b.n	800f1cc <__hexnan+0xd4>
 800f226:	3f04      	subs	r7, #4
 800f228:	e7d0      	b.n	800f1cc <__hexnan+0xd4>
 800f22a:	2004      	movs	r0, #4
 800f22c:	e7d5      	b.n	800f1da <__hexnan+0xe2>
	...

0800f230 <_mallinfo_r>:
 800f230:	b570      	push	{r4, r5, r6, lr}
 800f232:	4c16      	ldr	r4, [pc, #88]	@ (800f28c <_mallinfo_r+0x5c>)
 800f234:	4605      	mov	r5, r0
 800f236:	4608      	mov	r0, r1
 800f238:	460e      	mov	r6, r1
 800f23a:	f7f3 fb95 	bl	8002968 <__malloc_lock>
 800f23e:	6823      	ldr	r3, [r4, #0]
 800f240:	b14b      	cbz	r3, 800f256 <_mallinfo_r+0x26>
 800f242:	2100      	movs	r1, #0
 800f244:	4630      	mov	r0, r6
 800f246:	f7f3 fb0b 	bl	8002860 <_sbrk_r>
 800f24a:	1c42      	adds	r2, r0, #1
 800f24c:	bf18      	it	ne
 800f24e:	6822      	ldrne	r2, [r4, #0]
 800f250:	4603      	mov	r3, r0
 800f252:	bf18      	it	ne
 800f254:	1a83      	subne	r3, r0, r2
 800f256:	4a0e      	ldr	r2, [pc, #56]	@ (800f290 <_mallinfo_r+0x60>)
 800f258:	6811      	ldr	r1, [r2, #0]
 800f25a:	2200      	movs	r2, #0
 800f25c:	b991      	cbnz	r1, 800f284 <_mallinfo_r+0x54>
 800f25e:	4c0d      	ldr	r4, [pc, #52]	@ (800f294 <_mallinfo_r+0x64>)
 800f260:	4630      	mov	r0, r6
 800f262:	6023      	str	r3, [r4, #0]
 800f264:	1a9b      	subs	r3, r3, r2
 800f266:	6222      	str	r2, [r4, #32]
 800f268:	61e3      	str	r3, [r4, #28]
 800f26a:	f7f3 fbb7 	bl	80029dc <__malloc_unlock>
 800f26e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800f270:	462e      	mov	r6, r5
 800f272:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800f274:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800f276:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800f278:	e894 0003 	ldmia.w	r4, {r0, r1}
 800f27c:	e886 0003 	stmia.w	r6, {r0, r1}
 800f280:	4628      	mov	r0, r5
 800f282:	bd70      	pop	{r4, r5, r6, pc}
 800f284:	6808      	ldr	r0, [r1, #0]
 800f286:	6849      	ldr	r1, [r1, #4]
 800f288:	4402      	add	r2, r0
 800f28a:	e7e7      	b.n	800f25c <_mallinfo_r+0x2c>
 800f28c:	200004c8 	.word	0x200004c8
 800f290:	200004cc 	.word	0x200004cc
 800f294:	20000614 	.word	0x20000614

0800f298 <__ascii_mbtowc>:
 800f298:	b082      	sub	sp, #8
 800f29a:	b901      	cbnz	r1, 800f29e <__ascii_mbtowc+0x6>
 800f29c:	a901      	add	r1, sp, #4
 800f29e:	b142      	cbz	r2, 800f2b2 <__ascii_mbtowc+0x1a>
 800f2a0:	b14b      	cbz	r3, 800f2b6 <__ascii_mbtowc+0x1e>
 800f2a2:	7813      	ldrb	r3, [r2, #0]
 800f2a4:	600b      	str	r3, [r1, #0]
 800f2a6:	7812      	ldrb	r2, [r2, #0]
 800f2a8:	1e10      	subs	r0, r2, #0
 800f2aa:	bf18      	it	ne
 800f2ac:	2001      	movne	r0, #1
 800f2ae:	b002      	add	sp, #8
 800f2b0:	4770      	bx	lr
 800f2b2:	4610      	mov	r0, r2
 800f2b4:	e7fb      	b.n	800f2ae <__ascii_mbtowc+0x16>
 800f2b6:	f06f 0001 	mvn.w	r0, #1
 800f2ba:	e7f8      	b.n	800f2ae <__ascii_mbtowc+0x16>

0800f2bc <_Balloc>:
 800f2bc:	b570      	push	{r4, r5, r6, lr}
 800f2be:	69c6      	ldr	r6, [r0, #28]
 800f2c0:	4604      	mov	r4, r0
 800f2c2:	460d      	mov	r5, r1
 800f2c4:	b976      	cbnz	r6, 800f2e4 <_Balloc+0x28>
 800f2c6:	2010      	movs	r0, #16
 800f2c8:	f7fc fcac 	bl	800bc24 <malloc>
 800f2cc:	4602      	mov	r2, r0
 800f2ce:	61e0      	str	r0, [r4, #28]
 800f2d0:	b920      	cbnz	r0, 800f2dc <_Balloc+0x20>
 800f2d2:	4b18      	ldr	r3, [pc, #96]	@ (800f334 <_Balloc+0x78>)
 800f2d4:	4818      	ldr	r0, [pc, #96]	@ (800f338 <_Balloc+0x7c>)
 800f2d6:	216b      	movs	r1, #107	@ 0x6b
 800f2d8:	f7fc fc72 	bl	800bbc0 <__assert_func>
 800f2dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f2e0:	6006      	str	r6, [r0, #0]
 800f2e2:	60c6      	str	r6, [r0, #12]
 800f2e4:	69e6      	ldr	r6, [r4, #28]
 800f2e6:	68f3      	ldr	r3, [r6, #12]
 800f2e8:	b183      	cbz	r3, 800f30c <_Balloc+0x50>
 800f2ea:	69e3      	ldr	r3, [r4, #28]
 800f2ec:	68db      	ldr	r3, [r3, #12]
 800f2ee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f2f2:	b9b8      	cbnz	r0, 800f324 <_Balloc+0x68>
 800f2f4:	2101      	movs	r1, #1
 800f2f6:	fa01 f605 	lsl.w	r6, r1, r5
 800f2fa:	1d72      	adds	r2, r6, #5
 800f2fc:	0092      	lsls	r2, r2, #2
 800f2fe:	4620      	mov	r0, r4
 800f300:	f7fc fc7c 	bl	800bbfc <_calloc_r>
 800f304:	b160      	cbz	r0, 800f320 <_Balloc+0x64>
 800f306:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f30a:	e00e      	b.n	800f32a <_Balloc+0x6e>
 800f30c:	2221      	movs	r2, #33	@ 0x21
 800f30e:	2104      	movs	r1, #4
 800f310:	4620      	mov	r0, r4
 800f312:	f7fc fc73 	bl	800bbfc <_calloc_r>
 800f316:	69e3      	ldr	r3, [r4, #28]
 800f318:	60f0      	str	r0, [r6, #12]
 800f31a:	68db      	ldr	r3, [r3, #12]
 800f31c:	2b00      	cmp	r3, #0
 800f31e:	d1e4      	bne.n	800f2ea <_Balloc+0x2e>
 800f320:	2000      	movs	r0, #0
 800f322:	bd70      	pop	{r4, r5, r6, pc}
 800f324:	6802      	ldr	r2, [r0, #0]
 800f326:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f32a:	2300      	movs	r3, #0
 800f32c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f330:	e7f7      	b.n	800f322 <_Balloc+0x66>
 800f332:	bf00      	nop
 800f334:	08010ec4 	.word	0x08010ec4
 800f338:	08010fa4 	.word	0x08010fa4

0800f33c <_Bfree>:
 800f33c:	b570      	push	{r4, r5, r6, lr}
 800f33e:	69c6      	ldr	r6, [r0, #28]
 800f340:	4605      	mov	r5, r0
 800f342:	460c      	mov	r4, r1
 800f344:	b976      	cbnz	r6, 800f364 <_Bfree+0x28>
 800f346:	2010      	movs	r0, #16
 800f348:	f7fc fc6c 	bl	800bc24 <malloc>
 800f34c:	4602      	mov	r2, r0
 800f34e:	61e8      	str	r0, [r5, #28]
 800f350:	b920      	cbnz	r0, 800f35c <_Bfree+0x20>
 800f352:	4b09      	ldr	r3, [pc, #36]	@ (800f378 <_Bfree+0x3c>)
 800f354:	4809      	ldr	r0, [pc, #36]	@ (800f37c <_Bfree+0x40>)
 800f356:	218f      	movs	r1, #143	@ 0x8f
 800f358:	f7fc fc32 	bl	800bbc0 <__assert_func>
 800f35c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f360:	6006      	str	r6, [r0, #0]
 800f362:	60c6      	str	r6, [r0, #12]
 800f364:	b13c      	cbz	r4, 800f376 <_Bfree+0x3a>
 800f366:	69eb      	ldr	r3, [r5, #28]
 800f368:	6862      	ldr	r2, [r4, #4]
 800f36a:	68db      	ldr	r3, [r3, #12]
 800f36c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f370:	6021      	str	r1, [r4, #0]
 800f372:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f376:	bd70      	pop	{r4, r5, r6, pc}
 800f378:	08010ec4 	.word	0x08010ec4
 800f37c:	08010fa4 	.word	0x08010fa4

0800f380 <__multadd>:
 800f380:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f384:	690d      	ldr	r5, [r1, #16]
 800f386:	4607      	mov	r7, r0
 800f388:	460c      	mov	r4, r1
 800f38a:	461e      	mov	r6, r3
 800f38c:	f101 0c14 	add.w	ip, r1, #20
 800f390:	2000      	movs	r0, #0
 800f392:	f8dc 3000 	ldr.w	r3, [ip]
 800f396:	b299      	uxth	r1, r3
 800f398:	fb02 6101 	mla	r1, r2, r1, r6
 800f39c:	0c1e      	lsrs	r6, r3, #16
 800f39e:	0c0b      	lsrs	r3, r1, #16
 800f3a0:	fb02 3306 	mla	r3, r2, r6, r3
 800f3a4:	b289      	uxth	r1, r1
 800f3a6:	3001      	adds	r0, #1
 800f3a8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f3ac:	4285      	cmp	r5, r0
 800f3ae:	f84c 1b04 	str.w	r1, [ip], #4
 800f3b2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f3b6:	dcec      	bgt.n	800f392 <__multadd+0x12>
 800f3b8:	b30e      	cbz	r6, 800f3fe <__multadd+0x7e>
 800f3ba:	68a3      	ldr	r3, [r4, #8]
 800f3bc:	42ab      	cmp	r3, r5
 800f3be:	dc19      	bgt.n	800f3f4 <__multadd+0x74>
 800f3c0:	6861      	ldr	r1, [r4, #4]
 800f3c2:	4638      	mov	r0, r7
 800f3c4:	3101      	adds	r1, #1
 800f3c6:	f7ff ff79 	bl	800f2bc <_Balloc>
 800f3ca:	4680      	mov	r8, r0
 800f3cc:	b928      	cbnz	r0, 800f3da <__multadd+0x5a>
 800f3ce:	4602      	mov	r2, r0
 800f3d0:	4b0c      	ldr	r3, [pc, #48]	@ (800f404 <__multadd+0x84>)
 800f3d2:	480d      	ldr	r0, [pc, #52]	@ (800f408 <__multadd+0x88>)
 800f3d4:	21ba      	movs	r1, #186	@ 0xba
 800f3d6:	f7fc fbf3 	bl	800bbc0 <__assert_func>
 800f3da:	6922      	ldr	r2, [r4, #16]
 800f3dc:	3202      	adds	r2, #2
 800f3de:	f104 010c 	add.w	r1, r4, #12
 800f3e2:	0092      	lsls	r2, r2, #2
 800f3e4:	300c      	adds	r0, #12
 800f3e6:	f7fe fd1e 	bl	800de26 <memcpy>
 800f3ea:	4621      	mov	r1, r4
 800f3ec:	4638      	mov	r0, r7
 800f3ee:	f7ff ffa5 	bl	800f33c <_Bfree>
 800f3f2:	4644      	mov	r4, r8
 800f3f4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f3f8:	3501      	adds	r5, #1
 800f3fa:	615e      	str	r6, [r3, #20]
 800f3fc:	6125      	str	r5, [r4, #16]
 800f3fe:	4620      	mov	r0, r4
 800f400:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f404:	08010f33 	.word	0x08010f33
 800f408:	08010fa4 	.word	0x08010fa4

0800f40c <__s2b>:
 800f40c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f410:	460c      	mov	r4, r1
 800f412:	4615      	mov	r5, r2
 800f414:	461f      	mov	r7, r3
 800f416:	2209      	movs	r2, #9
 800f418:	3308      	adds	r3, #8
 800f41a:	4606      	mov	r6, r0
 800f41c:	fb93 f3f2 	sdiv	r3, r3, r2
 800f420:	2100      	movs	r1, #0
 800f422:	2201      	movs	r2, #1
 800f424:	429a      	cmp	r2, r3
 800f426:	db09      	blt.n	800f43c <__s2b+0x30>
 800f428:	4630      	mov	r0, r6
 800f42a:	f7ff ff47 	bl	800f2bc <_Balloc>
 800f42e:	b940      	cbnz	r0, 800f442 <__s2b+0x36>
 800f430:	4602      	mov	r2, r0
 800f432:	4b19      	ldr	r3, [pc, #100]	@ (800f498 <__s2b+0x8c>)
 800f434:	4819      	ldr	r0, [pc, #100]	@ (800f49c <__s2b+0x90>)
 800f436:	21d3      	movs	r1, #211	@ 0xd3
 800f438:	f7fc fbc2 	bl	800bbc0 <__assert_func>
 800f43c:	0052      	lsls	r2, r2, #1
 800f43e:	3101      	adds	r1, #1
 800f440:	e7f0      	b.n	800f424 <__s2b+0x18>
 800f442:	9b08      	ldr	r3, [sp, #32]
 800f444:	6143      	str	r3, [r0, #20]
 800f446:	2d09      	cmp	r5, #9
 800f448:	f04f 0301 	mov.w	r3, #1
 800f44c:	6103      	str	r3, [r0, #16]
 800f44e:	dd16      	ble.n	800f47e <__s2b+0x72>
 800f450:	f104 0909 	add.w	r9, r4, #9
 800f454:	46c8      	mov	r8, r9
 800f456:	442c      	add	r4, r5
 800f458:	f818 3b01 	ldrb.w	r3, [r8], #1
 800f45c:	4601      	mov	r1, r0
 800f45e:	3b30      	subs	r3, #48	@ 0x30
 800f460:	220a      	movs	r2, #10
 800f462:	4630      	mov	r0, r6
 800f464:	f7ff ff8c 	bl	800f380 <__multadd>
 800f468:	45a0      	cmp	r8, r4
 800f46a:	d1f5      	bne.n	800f458 <__s2b+0x4c>
 800f46c:	f1a5 0408 	sub.w	r4, r5, #8
 800f470:	444c      	add	r4, r9
 800f472:	1b2d      	subs	r5, r5, r4
 800f474:	1963      	adds	r3, r4, r5
 800f476:	42bb      	cmp	r3, r7
 800f478:	db04      	blt.n	800f484 <__s2b+0x78>
 800f47a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f47e:	340a      	adds	r4, #10
 800f480:	2509      	movs	r5, #9
 800f482:	e7f6      	b.n	800f472 <__s2b+0x66>
 800f484:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f488:	4601      	mov	r1, r0
 800f48a:	3b30      	subs	r3, #48	@ 0x30
 800f48c:	220a      	movs	r2, #10
 800f48e:	4630      	mov	r0, r6
 800f490:	f7ff ff76 	bl	800f380 <__multadd>
 800f494:	e7ee      	b.n	800f474 <__s2b+0x68>
 800f496:	bf00      	nop
 800f498:	08010f33 	.word	0x08010f33
 800f49c:	08010fa4 	.word	0x08010fa4

0800f4a0 <__hi0bits>:
 800f4a0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800f4a4:	4603      	mov	r3, r0
 800f4a6:	bf36      	itet	cc
 800f4a8:	0403      	lslcc	r3, r0, #16
 800f4aa:	2000      	movcs	r0, #0
 800f4ac:	2010      	movcc	r0, #16
 800f4ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f4b2:	bf3c      	itt	cc
 800f4b4:	021b      	lslcc	r3, r3, #8
 800f4b6:	3008      	addcc	r0, #8
 800f4b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f4bc:	bf3c      	itt	cc
 800f4be:	011b      	lslcc	r3, r3, #4
 800f4c0:	3004      	addcc	r0, #4
 800f4c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f4c6:	bf3c      	itt	cc
 800f4c8:	009b      	lslcc	r3, r3, #2
 800f4ca:	3002      	addcc	r0, #2
 800f4cc:	2b00      	cmp	r3, #0
 800f4ce:	db05      	blt.n	800f4dc <__hi0bits+0x3c>
 800f4d0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800f4d4:	f100 0001 	add.w	r0, r0, #1
 800f4d8:	bf08      	it	eq
 800f4da:	2020      	moveq	r0, #32
 800f4dc:	4770      	bx	lr

0800f4de <__lo0bits>:
 800f4de:	6803      	ldr	r3, [r0, #0]
 800f4e0:	4602      	mov	r2, r0
 800f4e2:	f013 0007 	ands.w	r0, r3, #7
 800f4e6:	d00b      	beq.n	800f500 <__lo0bits+0x22>
 800f4e8:	07d9      	lsls	r1, r3, #31
 800f4ea:	d421      	bmi.n	800f530 <__lo0bits+0x52>
 800f4ec:	0798      	lsls	r0, r3, #30
 800f4ee:	bf49      	itett	mi
 800f4f0:	085b      	lsrmi	r3, r3, #1
 800f4f2:	089b      	lsrpl	r3, r3, #2
 800f4f4:	2001      	movmi	r0, #1
 800f4f6:	6013      	strmi	r3, [r2, #0]
 800f4f8:	bf5c      	itt	pl
 800f4fa:	6013      	strpl	r3, [r2, #0]
 800f4fc:	2002      	movpl	r0, #2
 800f4fe:	4770      	bx	lr
 800f500:	b299      	uxth	r1, r3
 800f502:	b909      	cbnz	r1, 800f508 <__lo0bits+0x2a>
 800f504:	0c1b      	lsrs	r3, r3, #16
 800f506:	2010      	movs	r0, #16
 800f508:	b2d9      	uxtb	r1, r3
 800f50a:	b909      	cbnz	r1, 800f510 <__lo0bits+0x32>
 800f50c:	3008      	adds	r0, #8
 800f50e:	0a1b      	lsrs	r3, r3, #8
 800f510:	0719      	lsls	r1, r3, #28
 800f512:	bf04      	itt	eq
 800f514:	091b      	lsreq	r3, r3, #4
 800f516:	3004      	addeq	r0, #4
 800f518:	0799      	lsls	r1, r3, #30
 800f51a:	bf04      	itt	eq
 800f51c:	089b      	lsreq	r3, r3, #2
 800f51e:	3002      	addeq	r0, #2
 800f520:	07d9      	lsls	r1, r3, #31
 800f522:	d403      	bmi.n	800f52c <__lo0bits+0x4e>
 800f524:	085b      	lsrs	r3, r3, #1
 800f526:	f100 0001 	add.w	r0, r0, #1
 800f52a:	d003      	beq.n	800f534 <__lo0bits+0x56>
 800f52c:	6013      	str	r3, [r2, #0]
 800f52e:	4770      	bx	lr
 800f530:	2000      	movs	r0, #0
 800f532:	4770      	bx	lr
 800f534:	2020      	movs	r0, #32
 800f536:	4770      	bx	lr

0800f538 <__i2b>:
 800f538:	b510      	push	{r4, lr}
 800f53a:	460c      	mov	r4, r1
 800f53c:	2101      	movs	r1, #1
 800f53e:	f7ff febd 	bl	800f2bc <_Balloc>
 800f542:	4602      	mov	r2, r0
 800f544:	b928      	cbnz	r0, 800f552 <__i2b+0x1a>
 800f546:	4b05      	ldr	r3, [pc, #20]	@ (800f55c <__i2b+0x24>)
 800f548:	4805      	ldr	r0, [pc, #20]	@ (800f560 <__i2b+0x28>)
 800f54a:	f240 1145 	movw	r1, #325	@ 0x145
 800f54e:	f7fc fb37 	bl	800bbc0 <__assert_func>
 800f552:	2301      	movs	r3, #1
 800f554:	6144      	str	r4, [r0, #20]
 800f556:	6103      	str	r3, [r0, #16]
 800f558:	bd10      	pop	{r4, pc}
 800f55a:	bf00      	nop
 800f55c:	08010f33 	.word	0x08010f33
 800f560:	08010fa4 	.word	0x08010fa4

0800f564 <__multiply>:
 800f564:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f568:	4617      	mov	r7, r2
 800f56a:	690a      	ldr	r2, [r1, #16]
 800f56c:	693b      	ldr	r3, [r7, #16]
 800f56e:	429a      	cmp	r2, r3
 800f570:	bfa8      	it	ge
 800f572:	463b      	movge	r3, r7
 800f574:	4689      	mov	r9, r1
 800f576:	bfa4      	itt	ge
 800f578:	460f      	movge	r7, r1
 800f57a:	4699      	movge	r9, r3
 800f57c:	693d      	ldr	r5, [r7, #16]
 800f57e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f582:	68bb      	ldr	r3, [r7, #8]
 800f584:	6879      	ldr	r1, [r7, #4]
 800f586:	eb05 060a 	add.w	r6, r5, sl
 800f58a:	42b3      	cmp	r3, r6
 800f58c:	b085      	sub	sp, #20
 800f58e:	bfb8      	it	lt
 800f590:	3101      	addlt	r1, #1
 800f592:	f7ff fe93 	bl	800f2bc <_Balloc>
 800f596:	b930      	cbnz	r0, 800f5a6 <__multiply+0x42>
 800f598:	4602      	mov	r2, r0
 800f59a:	4b41      	ldr	r3, [pc, #260]	@ (800f6a0 <__multiply+0x13c>)
 800f59c:	4841      	ldr	r0, [pc, #260]	@ (800f6a4 <__multiply+0x140>)
 800f59e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800f5a2:	f7fc fb0d 	bl	800bbc0 <__assert_func>
 800f5a6:	f100 0414 	add.w	r4, r0, #20
 800f5aa:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800f5ae:	4623      	mov	r3, r4
 800f5b0:	2200      	movs	r2, #0
 800f5b2:	4573      	cmp	r3, lr
 800f5b4:	d320      	bcc.n	800f5f8 <__multiply+0x94>
 800f5b6:	f107 0814 	add.w	r8, r7, #20
 800f5ba:	f109 0114 	add.w	r1, r9, #20
 800f5be:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800f5c2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800f5c6:	9302      	str	r3, [sp, #8]
 800f5c8:	1beb      	subs	r3, r5, r7
 800f5ca:	3b15      	subs	r3, #21
 800f5cc:	f023 0303 	bic.w	r3, r3, #3
 800f5d0:	3304      	adds	r3, #4
 800f5d2:	3715      	adds	r7, #21
 800f5d4:	42bd      	cmp	r5, r7
 800f5d6:	bf38      	it	cc
 800f5d8:	2304      	movcc	r3, #4
 800f5da:	9301      	str	r3, [sp, #4]
 800f5dc:	9b02      	ldr	r3, [sp, #8]
 800f5de:	9103      	str	r1, [sp, #12]
 800f5e0:	428b      	cmp	r3, r1
 800f5e2:	d80c      	bhi.n	800f5fe <__multiply+0x9a>
 800f5e4:	2e00      	cmp	r6, #0
 800f5e6:	dd03      	ble.n	800f5f0 <__multiply+0x8c>
 800f5e8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800f5ec:	2b00      	cmp	r3, #0
 800f5ee:	d055      	beq.n	800f69c <__multiply+0x138>
 800f5f0:	6106      	str	r6, [r0, #16]
 800f5f2:	b005      	add	sp, #20
 800f5f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f5f8:	f843 2b04 	str.w	r2, [r3], #4
 800f5fc:	e7d9      	b.n	800f5b2 <__multiply+0x4e>
 800f5fe:	f8b1 a000 	ldrh.w	sl, [r1]
 800f602:	f1ba 0f00 	cmp.w	sl, #0
 800f606:	d01f      	beq.n	800f648 <__multiply+0xe4>
 800f608:	46c4      	mov	ip, r8
 800f60a:	46a1      	mov	r9, r4
 800f60c:	2700      	movs	r7, #0
 800f60e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800f612:	f8d9 3000 	ldr.w	r3, [r9]
 800f616:	fa1f fb82 	uxth.w	fp, r2
 800f61a:	b29b      	uxth	r3, r3
 800f61c:	fb0a 330b 	mla	r3, sl, fp, r3
 800f620:	443b      	add	r3, r7
 800f622:	f8d9 7000 	ldr.w	r7, [r9]
 800f626:	0c12      	lsrs	r2, r2, #16
 800f628:	0c3f      	lsrs	r7, r7, #16
 800f62a:	fb0a 7202 	mla	r2, sl, r2, r7
 800f62e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800f632:	b29b      	uxth	r3, r3
 800f634:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f638:	4565      	cmp	r5, ip
 800f63a:	f849 3b04 	str.w	r3, [r9], #4
 800f63e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800f642:	d8e4      	bhi.n	800f60e <__multiply+0xaa>
 800f644:	9b01      	ldr	r3, [sp, #4]
 800f646:	50e7      	str	r7, [r4, r3]
 800f648:	9b03      	ldr	r3, [sp, #12]
 800f64a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800f64e:	3104      	adds	r1, #4
 800f650:	f1b9 0f00 	cmp.w	r9, #0
 800f654:	d020      	beq.n	800f698 <__multiply+0x134>
 800f656:	6823      	ldr	r3, [r4, #0]
 800f658:	4647      	mov	r7, r8
 800f65a:	46a4      	mov	ip, r4
 800f65c:	f04f 0a00 	mov.w	sl, #0
 800f660:	f8b7 b000 	ldrh.w	fp, [r7]
 800f664:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800f668:	fb09 220b 	mla	r2, r9, fp, r2
 800f66c:	4452      	add	r2, sl
 800f66e:	b29b      	uxth	r3, r3
 800f670:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f674:	f84c 3b04 	str.w	r3, [ip], #4
 800f678:	f857 3b04 	ldr.w	r3, [r7], #4
 800f67c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f680:	f8bc 3000 	ldrh.w	r3, [ip]
 800f684:	fb09 330a 	mla	r3, r9, sl, r3
 800f688:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800f68c:	42bd      	cmp	r5, r7
 800f68e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f692:	d8e5      	bhi.n	800f660 <__multiply+0xfc>
 800f694:	9a01      	ldr	r2, [sp, #4]
 800f696:	50a3      	str	r3, [r4, r2]
 800f698:	3404      	adds	r4, #4
 800f69a:	e79f      	b.n	800f5dc <__multiply+0x78>
 800f69c:	3e01      	subs	r6, #1
 800f69e:	e7a1      	b.n	800f5e4 <__multiply+0x80>
 800f6a0:	08010f33 	.word	0x08010f33
 800f6a4:	08010fa4 	.word	0x08010fa4

0800f6a8 <__pow5mult>:
 800f6a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f6ac:	4615      	mov	r5, r2
 800f6ae:	f012 0203 	ands.w	r2, r2, #3
 800f6b2:	4607      	mov	r7, r0
 800f6b4:	460e      	mov	r6, r1
 800f6b6:	d007      	beq.n	800f6c8 <__pow5mult+0x20>
 800f6b8:	4c25      	ldr	r4, [pc, #148]	@ (800f750 <__pow5mult+0xa8>)
 800f6ba:	3a01      	subs	r2, #1
 800f6bc:	2300      	movs	r3, #0
 800f6be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f6c2:	f7ff fe5d 	bl	800f380 <__multadd>
 800f6c6:	4606      	mov	r6, r0
 800f6c8:	10ad      	asrs	r5, r5, #2
 800f6ca:	d03d      	beq.n	800f748 <__pow5mult+0xa0>
 800f6cc:	69fc      	ldr	r4, [r7, #28]
 800f6ce:	b97c      	cbnz	r4, 800f6f0 <__pow5mult+0x48>
 800f6d0:	2010      	movs	r0, #16
 800f6d2:	f7fc faa7 	bl	800bc24 <malloc>
 800f6d6:	4602      	mov	r2, r0
 800f6d8:	61f8      	str	r0, [r7, #28]
 800f6da:	b928      	cbnz	r0, 800f6e8 <__pow5mult+0x40>
 800f6dc:	4b1d      	ldr	r3, [pc, #116]	@ (800f754 <__pow5mult+0xac>)
 800f6de:	481e      	ldr	r0, [pc, #120]	@ (800f758 <__pow5mult+0xb0>)
 800f6e0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800f6e4:	f7fc fa6c 	bl	800bbc0 <__assert_func>
 800f6e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f6ec:	6004      	str	r4, [r0, #0]
 800f6ee:	60c4      	str	r4, [r0, #12]
 800f6f0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800f6f4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f6f8:	b94c      	cbnz	r4, 800f70e <__pow5mult+0x66>
 800f6fa:	f240 2171 	movw	r1, #625	@ 0x271
 800f6fe:	4638      	mov	r0, r7
 800f700:	f7ff ff1a 	bl	800f538 <__i2b>
 800f704:	2300      	movs	r3, #0
 800f706:	f8c8 0008 	str.w	r0, [r8, #8]
 800f70a:	4604      	mov	r4, r0
 800f70c:	6003      	str	r3, [r0, #0]
 800f70e:	f04f 0900 	mov.w	r9, #0
 800f712:	07eb      	lsls	r3, r5, #31
 800f714:	d50a      	bpl.n	800f72c <__pow5mult+0x84>
 800f716:	4631      	mov	r1, r6
 800f718:	4622      	mov	r2, r4
 800f71a:	4638      	mov	r0, r7
 800f71c:	f7ff ff22 	bl	800f564 <__multiply>
 800f720:	4631      	mov	r1, r6
 800f722:	4680      	mov	r8, r0
 800f724:	4638      	mov	r0, r7
 800f726:	f7ff fe09 	bl	800f33c <_Bfree>
 800f72a:	4646      	mov	r6, r8
 800f72c:	106d      	asrs	r5, r5, #1
 800f72e:	d00b      	beq.n	800f748 <__pow5mult+0xa0>
 800f730:	6820      	ldr	r0, [r4, #0]
 800f732:	b938      	cbnz	r0, 800f744 <__pow5mult+0x9c>
 800f734:	4622      	mov	r2, r4
 800f736:	4621      	mov	r1, r4
 800f738:	4638      	mov	r0, r7
 800f73a:	f7ff ff13 	bl	800f564 <__multiply>
 800f73e:	6020      	str	r0, [r4, #0]
 800f740:	f8c0 9000 	str.w	r9, [r0]
 800f744:	4604      	mov	r4, r0
 800f746:	e7e4      	b.n	800f712 <__pow5mult+0x6a>
 800f748:	4630      	mov	r0, r6
 800f74a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f74e:	bf00      	nop
 800f750:	08011060 	.word	0x08011060
 800f754:	08010ec4 	.word	0x08010ec4
 800f758:	08010fa4 	.word	0x08010fa4

0800f75c <__lshift>:
 800f75c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f760:	460c      	mov	r4, r1
 800f762:	6849      	ldr	r1, [r1, #4]
 800f764:	6923      	ldr	r3, [r4, #16]
 800f766:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f76a:	68a3      	ldr	r3, [r4, #8]
 800f76c:	4607      	mov	r7, r0
 800f76e:	4691      	mov	r9, r2
 800f770:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f774:	f108 0601 	add.w	r6, r8, #1
 800f778:	42b3      	cmp	r3, r6
 800f77a:	db0b      	blt.n	800f794 <__lshift+0x38>
 800f77c:	4638      	mov	r0, r7
 800f77e:	f7ff fd9d 	bl	800f2bc <_Balloc>
 800f782:	4605      	mov	r5, r0
 800f784:	b948      	cbnz	r0, 800f79a <__lshift+0x3e>
 800f786:	4602      	mov	r2, r0
 800f788:	4b28      	ldr	r3, [pc, #160]	@ (800f82c <__lshift+0xd0>)
 800f78a:	4829      	ldr	r0, [pc, #164]	@ (800f830 <__lshift+0xd4>)
 800f78c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800f790:	f7fc fa16 	bl	800bbc0 <__assert_func>
 800f794:	3101      	adds	r1, #1
 800f796:	005b      	lsls	r3, r3, #1
 800f798:	e7ee      	b.n	800f778 <__lshift+0x1c>
 800f79a:	2300      	movs	r3, #0
 800f79c:	f100 0114 	add.w	r1, r0, #20
 800f7a0:	f100 0210 	add.w	r2, r0, #16
 800f7a4:	4618      	mov	r0, r3
 800f7a6:	4553      	cmp	r3, sl
 800f7a8:	db33      	blt.n	800f812 <__lshift+0xb6>
 800f7aa:	6920      	ldr	r0, [r4, #16]
 800f7ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f7b0:	f104 0314 	add.w	r3, r4, #20
 800f7b4:	f019 091f 	ands.w	r9, r9, #31
 800f7b8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f7bc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f7c0:	d02b      	beq.n	800f81a <__lshift+0xbe>
 800f7c2:	f1c9 0e20 	rsb	lr, r9, #32
 800f7c6:	468a      	mov	sl, r1
 800f7c8:	2200      	movs	r2, #0
 800f7ca:	6818      	ldr	r0, [r3, #0]
 800f7cc:	fa00 f009 	lsl.w	r0, r0, r9
 800f7d0:	4310      	orrs	r0, r2
 800f7d2:	f84a 0b04 	str.w	r0, [sl], #4
 800f7d6:	f853 2b04 	ldr.w	r2, [r3], #4
 800f7da:	459c      	cmp	ip, r3
 800f7dc:	fa22 f20e 	lsr.w	r2, r2, lr
 800f7e0:	d8f3      	bhi.n	800f7ca <__lshift+0x6e>
 800f7e2:	ebac 0304 	sub.w	r3, ip, r4
 800f7e6:	3b15      	subs	r3, #21
 800f7e8:	f023 0303 	bic.w	r3, r3, #3
 800f7ec:	3304      	adds	r3, #4
 800f7ee:	f104 0015 	add.w	r0, r4, #21
 800f7f2:	4560      	cmp	r0, ip
 800f7f4:	bf88      	it	hi
 800f7f6:	2304      	movhi	r3, #4
 800f7f8:	50ca      	str	r2, [r1, r3]
 800f7fa:	b10a      	cbz	r2, 800f800 <__lshift+0xa4>
 800f7fc:	f108 0602 	add.w	r6, r8, #2
 800f800:	3e01      	subs	r6, #1
 800f802:	4638      	mov	r0, r7
 800f804:	612e      	str	r6, [r5, #16]
 800f806:	4621      	mov	r1, r4
 800f808:	f7ff fd98 	bl	800f33c <_Bfree>
 800f80c:	4628      	mov	r0, r5
 800f80e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f812:	f842 0f04 	str.w	r0, [r2, #4]!
 800f816:	3301      	adds	r3, #1
 800f818:	e7c5      	b.n	800f7a6 <__lshift+0x4a>
 800f81a:	3904      	subs	r1, #4
 800f81c:	f853 2b04 	ldr.w	r2, [r3], #4
 800f820:	f841 2f04 	str.w	r2, [r1, #4]!
 800f824:	459c      	cmp	ip, r3
 800f826:	d8f9      	bhi.n	800f81c <__lshift+0xc0>
 800f828:	e7ea      	b.n	800f800 <__lshift+0xa4>
 800f82a:	bf00      	nop
 800f82c:	08010f33 	.word	0x08010f33
 800f830:	08010fa4 	.word	0x08010fa4

0800f834 <__mcmp>:
 800f834:	690a      	ldr	r2, [r1, #16]
 800f836:	4603      	mov	r3, r0
 800f838:	6900      	ldr	r0, [r0, #16]
 800f83a:	1a80      	subs	r0, r0, r2
 800f83c:	b530      	push	{r4, r5, lr}
 800f83e:	d10e      	bne.n	800f85e <__mcmp+0x2a>
 800f840:	3314      	adds	r3, #20
 800f842:	3114      	adds	r1, #20
 800f844:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800f848:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800f84c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f850:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f854:	4295      	cmp	r5, r2
 800f856:	d003      	beq.n	800f860 <__mcmp+0x2c>
 800f858:	d205      	bcs.n	800f866 <__mcmp+0x32>
 800f85a:	f04f 30ff 	mov.w	r0, #4294967295
 800f85e:	bd30      	pop	{r4, r5, pc}
 800f860:	42a3      	cmp	r3, r4
 800f862:	d3f3      	bcc.n	800f84c <__mcmp+0x18>
 800f864:	e7fb      	b.n	800f85e <__mcmp+0x2a>
 800f866:	2001      	movs	r0, #1
 800f868:	e7f9      	b.n	800f85e <__mcmp+0x2a>
	...

0800f86c <__mdiff>:
 800f86c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f870:	4689      	mov	r9, r1
 800f872:	4606      	mov	r6, r0
 800f874:	4611      	mov	r1, r2
 800f876:	4648      	mov	r0, r9
 800f878:	4614      	mov	r4, r2
 800f87a:	f7ff ffdb 	bl	800f834 <__mcmp>
 800f87e:	1e05      	subs	r5, r0, #0
 800f880:	d112      	bne.n	800f8a8 <__mdiff+0x3c>
 800f882:	4629      	mov	r1, r5
 800f884:	4630      	mov	r0, r6
 800f886:	f7ff fd19 	bl	800f2bc <_Balloc>
 800f88a:	4602      	mov	r2, r0
 800f88c:	b928      	cbnz	r0, 800f89a <__mdiff+0x2e>
 800f88e:	4b3f      	ldr	r3, [pc, #252]	@ (800f98c <__mdiff+0x120>)
 800f890:	f240 2137 	movw	r1, #567	@ 0x237
 800f894:	483e      	ldr	r0, [pc, #248]	@ (800f990 <__mdiff+0x124>)
 800f896:	f7fc f993 	bl	800bbc0 <__assert_func>
 800f89a:	2301      	movs	r3, #1
 800f89c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f8a0:	4610      	mov	r0, r2
 800f8a2:	b003      	add	sp, #12
 800f8a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f8a8:	bfbc      	itt	lt
 800f8aa:	464b      	movlt	r3, r9
 800f8ac:	46a1      	movlt	r9, r4
 800f8ae:	4630      	mov	r0, r6
 800f8b0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800f8b4:	bfba      	itte	lt
 800f8b6:	461c      	movlt	r4, r3
 800f8b8:	2501      	movlt	r5, #1
 800f8ba:	2500      	movge	r5, #0
 800f8bc:	f7ff fcfe 	bl	800f2bc <_Balloc>
 800f8c0:	4602      	mov	r2, r0
 800f8c2:	b918      	cbnz	r0, 800f8cc <__mdiff+0x60>
 800f8c4:	4b31      	ldr	r3, [pc, #196]	@ (800f98c <__mdiff+0x120>)
 800f8c6:	f240 2145 	movw	r1, #581	@ 0x245
 800f8ca:	e7e3      	b.n	800f894 <__mdiff+0x28>
 800f8cc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800f8d0:	6926      	ldr	r6, [r4, #16]
 800f8d2:	60c5      	str	r5, [r0, #12]
 800f8d4:	f109 0310 	add.w	r3, r9, #16
 800f8d8:	f109 0514 	add.w	r5, r9, #20
 800f8dc:	f104 0e14 	add.w	lr, r4, #20
 800f8e0:	f100 0b14 	add.w	fp, r0, #20
 800f8e4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800f8e8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800f8ec:	9301      	str	r3, [sp, #4]
 800f8ee:	46d9      	mov	r9, fp
 800f8f0:	f04f 0c00 	mov.w	ip, #0
 800f8f4:	9b01      	ldr	r3, [sp, #4]
 800f8f6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800f8fa:	f853 af04 	ldr.w	sl, [r3, #4]!
 800f8fe:	9301      	str	r3, [sp, #4]
 800f900:	fa1f f38a 	uxth.w	r3, sl
 800f904:	4619      	mov	r1, r3
 800f906:	b283      	uxth	r3, r0
 800f908:	1acb      	subs	r3, r1, r3
 800f90a:	0c00      	lsrs	r0, r0, #16
 800f90c:	4463      	add	r3, ip
 800f90e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800f912:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800f916:	b29b      	uxth	r3, r3
 800f918:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f91c:	4576      	cmp	r6, lr
 800f91e:	f849 3b04 	str.w	r3, [r9], #4
 800f922:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f926:	d8e5      	bhi.n	800f8f4 <__mdiff+0x88>
 800f928:	1b33      	subs	r3, r6, r4
 800f92a:	3b15      	subs	r3, #21
 800f92c:	f023 0303 	bic.w	r3, r3, #3
 800f930:	3415      	adds	r4, #21
 800f932:	3304      	adds	r3, #4
 800f934:	42a6      	cmp	r6, r4
 800f936:	bf38      	it	cc
 800f938:	2304      	movcc	r3, #4
 800f93a:	441d      	add	r5, r3
 800f93c:	445b      	add	r3, fp
 800f93e:	461e      	mov	r6, r3
 800f940:	462c      	mov	r4, r5
 800f942:	4544      	cmp	r4, r8
 800f944:	d30e      	bcc.n	800f964 <__mdiff+0xf8>
 800f946:	f108 0103 	add.w	r1, r8, #3
 800f94a:	1b49      	subs	r1, r1, r5
 800f94c:	f021 0103 	bic.w	r1, r1, #3
 800f950:	3d03      	subs	r5, #3
 800f952:	45a8      	cmp	r8, r5
 800f954:	bf38      	it	cc
 800f956:	2100      	movcc	r1, #0
 800f958:	440b      	add	r3, r1
 800f95a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f95e:	b191      	cbz	r1, 800f986 <__mdiff+0x11a>
 800f960:	6117      	str	r7, [r2, #16]
 800f962:	e79d      	b.n	800f8a0 <__mdiff+0x34>
 800f964:	f854 1b04 	ldr.w	r1, [r4], #4
 800f968:	46e6      	mov	lr, ip
 800f96a:	0c08      	lsrs	r0, r1, #16
 800f96c:	fa1c fc81 	uxtah	ip, ip, r1
 800f970:	4471      	add	r1, lr
 800f972:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800f976:	b289      	uxth	r1, r1
 800f978:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800f97c:	f846 1b04 	str.w	r1, [r6], #4
 800f980:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f984:	e7dd      	b.n	800f942 <__mdiff+0xd6>
 800f986:	3f01      	subs	r7, #1
 800f988:	e7e7      	b.n	800f95a <__mdiff+0xee>
 800f98a:	bf00      	nop
 800f98c:	08010f33 	.word	0x08010f33
 800f990:	08010fa4 	.word	0x08010fa4

0800f994 <__ulp>:
 800f994:	b082      	sub	sp, #8
 800f996:	ed8d 0b00 	vstr	d0, [sp]
 800f99a:	9a01      	ldr	r2, [sp, #4]
 800f99c:	4b0f      	ldr	r3, [pc, #60]	@ (800f9dc <__ulp+0x48>)
 800f99e:	4013      	ands	r3, r2
 800f9a0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800f9a4:	2b00      	cmp	r3, #0
 800f9a6:	dc08      	bgt.n	800f9ba <__ulp+0x26>
 800f9a8:	425b      	negs	r3, r3
 800f9aa:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800f9ae:	ea4f 5223 	mov.w	r2, r3, asr #20
 800f9b2:	da04      	bge.n	800f9be <__ulp+0x2a>
 800f9b4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800f9b8:	4113      	asrs	r3, r2
 800f9ba:	2200      	movs	r2, #0
 800f9bc:	e008      	b.n	800f9d0 <__ulp+0x3c>
 800f9be:	f1a2 0314 	sub.w	r3, r2, #20
 800f9c2:	2b1e      	cmp	r3, #30
 800f9c4:	bfda      	itte	le
 800f9c6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800f9ca:	40da      	lsrle	r2, r3
 800f9cc:	2201      	movgt	r2, #1
 800f9ce:	2300      	movs	r3, #0
 800f9d0:	4619      	mov	r1, r3
 800f9d2:	4610      	mov	r0, r2
 800f9d4:	ec41 0b10 	vmov	d0, r0, r1
 800f9d8:	b002      	add	sp, #8
 800f9da:	4770      	bx	lr
 800f9dc:	7ff00000 	.word	0x7ff00000

0800f9e0 <__b2d>:
 800f9e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f9e4:	6906      	ldr	r6, [r0, #16]
 800f9e6:	f100 0814 	add.w	r8, r0, #20
 800f9ea:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800f9ee:	1f37      	subs	r7, r6, #4
 800f9f0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800f9f4:	4610      	mov	r0, r2
 800f9f6:	f7ff fd53 	bl	800f4a0 <__hi0bits>
 800f9fa:	f1c0 0320 	rsb	r3, r0, #32
 800f9fe:	280a      	cmp	r0, #10
 800fa00:	600b      	str	r3, [r1, #0]
 800fa02:	491b      	ldr	r1, [pc, #108]	@ (800fa70 <__b2d+0x90>)
 800fa04:	dc15      	bgt.n	800fa32 <__b2d+0x52>
 800fa06:	f1c0 0c0b 	rsb	ip, r0, #11
 800fa0a:	fa22 f30c 	lsr.w	r3, r2, ip
 800fa0e:	45b8      	cmp	r8, r7
 800fa10:	ea43 0501 	orr.w	r5, r3, r1
 800fa14:	bf34      	ite	cc
 800fa16:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800fa1a:	2300      	movcs	r3, #0
 800fa1c:	3015      	adds	r0, #21
 800fa1e:	fa02 f000 	lsl.w	r0, r2, r0
 800fa22:	fa23 f30c 	lsr.w	r3, r3, ip
 800fa26:	4303      	orrs	r3, r0
 800fa28:	461c      	mov	r4, r3
 800fa2a:	ec45 4b10 	vmov	d0, r4, r5
 800fa2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fa32:	45b8      	cmp	r8, r7
 800fa34:	bf3a      	itte	cc
 800fa36:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800fa3a:	f1a6 0708 	subcc.w	r7, r6, #8
 800fa3e:	2300      	movcs	r3, #0
 800fa40:	380b      	subs	r0, #11
 800fa42:	d012      	beq.n	800fa6a <__b2d+0x8a>
 800fa44:	f1c0 0120 	rsb	r1, r0, #32
 800fa48:	fa23 f401 	lsr.w	r4, r3, r1
 800fa4c:	4082      	lsls	r2, r0
 800fa4e:	4322      	orrs	r2, r4
 800fa50:	4547      	cmp	r7, r8
 800fa52:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800fa56:	bf8c      	ite	hi
 800fa58:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800fa5c:	2200      	movls	r2, #0
 800fa5e:	4083      	lsls	r3, r0
 800fa60:	40ca      	lsrs	r2, r1
 800fa62:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800fa66:	4313      	orrs	r3, r2
 800fa68:	e7de      	b.n	800fa28 <__b2d+0x48>
 800fa6a:	ea42 0501 	orr.w	r5, r2, r1
 800fa6e:	e7db      	b.n	800fa28 <__b2d+0x48>
 800fa70:	3ff00000 	.word	0x3ff00000

0800fa74 <__d2b>:
 800fa74:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800fa78:	460f      	mov	r7, r1
 800fa7a:	2101      	movs	r1, #1
 800fa7c:	ec59 8b10 	vmov	r8, r9, d0
 800fa80:	4616      	mov	r6, r2
 800fa82:	f7ff fc1b 	bl	800f2bc <_Balloc>
 800fa86:	4604      	mov	r4, r0
 800fa88:	b930      	cbnz	r0, 800fa98 <__d2b+0x24>
 800fa8a:	4602      	mov	r2, r0
 800fa8c:	4b23      	ldr	r3, [pc, #140]	@ (800fb1c <__d2b+0xa8>)
 800fa8e:	4824      	ldr	r0, [pc, #144]	@ (800fb20 <__d2b+0xac>)
 800fa90:	f240 310f 	movw	r1, #783	@ 0x30f
 800fa94:	f7fc f894 	bl	800bbc0 <__assert_func>
 800fa98:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800fa9c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800faa0:	b10d      	cbz	r5, 800faa6 <__d2b+0x32>
 800faa2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800faa6:	9301      	str	r3, [sp, #4]
 800faa8:	f1b8 0300 	subs.w	r3, r8, #0
 800faac:	d023      	beq.n	800faf6 <__d2b+0x82>
 800faae:	4668      	mov	r0, sp
 800fab0:	9300      	str	r3, [sp, #0]
 800fab2:	f7ff fd14 	bl	800f4de <__lo0bits>
 800fab6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800faba:	b1d0      	cbz	r0, 800faf2 <__d2b+0x7e>
 800fabc:	f1c0 0320 	rsb	r3, r0, #32
 800fac0:	fa02 f303 	lsl.w	r3, r2, r3
 800fac4:	430b      	orrs	r3, r1
 800fac6:	40c2      	lsrs	r2, r0
 800fac8:	6163      	str	r3, [r4, #20]
 800faca:	9201      	str	r2, [sp, #4]
 800facc:	9b01      	ldr	r3, [sp, #4]
 800face:	61a3      	str	r3, [r4, #24]
 800fad0:	2b00      	cmp	r3, #0
 800fad2:	bf0c      	ite	eq
 800fad4:	2201      	moveq	r2, #1
 800fad6:	2202      	movne	r2, #2
 800fad8:	6122      	str	r2, [r4, #16]
 800fada:	b1a5      	cbz	r5, 800fb06 <__d2b+0x92>
 800fadc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800fae0:	4405      	add	r5, r0
 800fae2:	603d      	str	r5, [r7, #0]
 800fae4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800fae8:	6030      	str	r0, [r6, #0]
 800faea:	4620      	mov	r0, r4
 800faec:	b003      	add	sp, #12
 800faee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800faf2:	6161      	str	r1, [r4, #20]
 800faf4:	e7ea      	b.n	800facc <__d2b+0x58>
 800faf6:	a801      	add	r0, sp, #4
 800faf8:	f7ff fcf1 	bl	800f4de <__lo0bits>
 800fafc:	9b01      	ldr	r3, [sp, #4]
 800fafe:	6163      	str	r3, [r4, #20]
 800fb00:	3020      	adds	r0, #32
 800fb02:	2201      	movs	r2, #1
 800fb04:	e7e8      	b.n	800fad8 <__d2b+0x64>
 800fb06:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800fb0a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800fb0e:	6038      	str	r0, [r7, #0]
 800fb10:	6918      	ldr	r0, [r3, #16]
 800fb12:	f7ff fcc5 	bl	800f4a0 <__hi0bits>
 800fb16:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800fb1a:	e7e5      	b.n	800fae8 <__d2b+0x74>
 800fb1c:	08010f33 	.word	0x08010f33
 800fb20:	08010fa4 	.word	0x08010fa4

0800fb24 <__ratio>:
 800fb24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb28:	b085      	sub	sp, #20
 800fb2a:	e9cd 1000 	strd	r1, r0, [sp]
 800fb2e:	a902      	add	r1, sp, #8
 800fb30:	f7ff ff56 	bl	800f9e0 <__b2d>
 800fb34:	9800      	ldr	r0, [sp, #0]
 800fb36:	a903      	add	r1, sp, #12
 800fb38:	ec55 4b10 	vmov	r4, r5, d0
 800fb3c:	f7ff ff50 	bl	800f9e0 <__b2d>
 800fb40:	9b01      	ldr	r3, [sp, #4]
 800fb42:	6919      	ldr	r1, [r3, #16]
 800fb44:	9b00      	ldr	r3, [sp, #0]
 800fb46:	691b      	ldr	r3, [r3, #16]
 800fb48:	1ac9      	subs	r1, r1, r3
 800fb4a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800fb4e:	1a9b      	subs	r3, r3, r2
 800fb50:	ec5b ab10 	vmov	sl, fp, d0
 800fb54:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800fb58:	2b00      	cmp	r3, #0
 800fb5a:	bfce      	itee	gt
 800fb5c:	462a      	movgt	r2, r5
 800fb5e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800fb62:	465a      	movle	r2, fp
 800fb64:	462f      	mov	r7, r5
 800fb66:	46d9      	mov	r9, fp
 800fb68:	bfcc      	ite	gt
 800fb6a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800fb6e:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800fb72:	464b      	mov	r3, r9
 800fb74:	4652      	mov	r2, sl
 800fb76:	4620      	mov	r0, r4
 800fb78:	4639      	mov	r1, r7
 800fb7a:	f7f0 fe87 	bl	800088c <__aeabi_ddiv>
 800fb7e:	ec41 0b10 	vmov	d0, r0, r1
 800fb82:	b005      	add	sp, #20
 800fb84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800fb88 <__copybits>:
 800fb88:	3901      	subs	r1, #1
 800fb8a:	b570      	push	{r4, r5, r6, lr}
 800fb8c:	1149      	asrs	r1, r1, #5
 800fb8e:	6914      	ldr	r4, [r2, #16]
 800fb90:	3101      	adds	r1, #1
 800fb92:	f102 0314 	add.w	r3, r2, #20
 800fb96:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800fb9a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800fb9e:	1f05      	subs	r5, r0, #4
 800fba0:	42a3      	cmp	r3, r4
 800fba2:	d30c      	bcc.n	800fbbe <__copybits+0x36>
 800fba4:	1aa3      	subs	r3, r4, r2
 800fba6:	3b11      	subs	r3, #17
 800fba8:	f023 0303 	bic.w	r3, r3, #3
 800fbac:	3211      	adds	r2, #17
 800fbae:	42a2      	cmp	r2, r4
 800fbb0:	bf88      	it	hi
 800fbb2:	2300      	movhi	r3, #0
 800fbb4:	4418      	add	r0, r3
 800fbb6:	2300      	movs	r3, #0
 800fbb8:	4288      	cmp	r0, r1
 800fbba:	d305      	bcc.n	800fbc8 <__copybits+0x40>
 800fbbc:	bd70      	pop	{r4, r5, r6, pc}
 800fbbe:	f853 6b04 	ldr.w	r6, [r3], #4
 800fbc2:	f845 6f04 	str.w	r6, [r5, #4]!
 800fbc6:	e7eb      	b.n	800fba0 <__copybits+0x18>
 800fbc8:	f840 3b04 	str.w	r3, [r0], #4
 800fbcc:	e7f4      	b.n	800fbb8 <__copybits+0x30>

0800fbce <__any_on>:
 800fbce:	f100 0214 	add.w	r2, r0, #20
 800fbd2:	6900      	ldr	r0, [r0, #16]
 800fbd4:	114b      	asrs	r3, r1, #5
 800fbd6:	4298      	cmp	r0, r3
 800fbd8:	b510      	push	{r4, lr}
 800fbda:	db11      	blt.n	800fc00 <__any_on+0x32>
 800fbdc:	dd0a      	ble.n	800fbf4 <__any_on+0x26>
 800fbde:	f011 011f 	ands.w	r1, r1, #31
 800fbe2:	d007      	beq.n	800fbf4 <__any_on+0x26>
 800fbe4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800fbe8:	fa24 f001 	lsr.w	r0, r4, r1
 800fbec:	fa00 f101 	lsl.w	r1, r0, r1
 800fbf0:	428c      	cmp	r4, r1
 800fbf2:	d10b      	bne.n	800fc0c <__any_on+0x3e>
 800fbf4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800fbf8:	4293      	cmp	r3, r2
 800fbfa:	d803      	bhi.n	800fc04 <__any_on+0x36>
 800fbfc:	2000      	movs	r0, #0
 800fbfe:	bd10      	pop	{r4, pc}
 800fc00:	4603      	mov	r3, r0
 800fc02:	e7f7      	b.n	800fbf4 <__any_on+0x26>
 800fc04:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800fc08:	2900      	cmp	r1, #0
 800fc0a:	d0f5      	beq.n	800fbf8 <__any_on+0x2a>
 800fc0c:	2001      	movs	r0, #1
 800fc0e:	e7f6      	b.n	800fbfe <__any_on+0x30>

0800fc10 <_realloc_r>:
 800fc10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fc14:	4607      	mov	r7, r0
 800fc16:	4614      	mov	r4, r2
 800fc18:	460d      	mov	r5, r1
 800fc1a:	b921      	cbnz	r1, 800fc26 <_realloc_r+0x16>
 800fc1c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fc20:	4611      	mov	r1, r2
 800fc22:	f7fc b831 	b.w	800bc88 <_malloc_r>
 800fc26:	b92a      	cbnz	r2, 800fc34 <_realloc_r+0x24>
 800fc28:	f7fe ff7e 	bl	800eb28 <_free_r>
 800fc2c:	4625      	mov	r5, r4
 800fc2e:	4628      	mov	r0, r5
 800fc30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fc34:	f000 fc1e 	bl	8010474 <_malloc_usable_size_r>
 800fc38:	4284      	cmp	r4, r0
 800fc3a:	4606      	mov	r6, r0
 800fc3c:	d802      	bhi.n	800fc44 <_realloc_r+0x34>
 800fc3e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800fc42:	d8f4      	bhi.n	800fc2e <_realloc_r+0x1e>
 800fc44:	4621      	mov	r1, r4
 800fc46:	4638      	mov	r0, r7
 800fc48:	f7fc f81e 	bl	800bc88 <_malloc_r>
 800fc4c:	4680      	mov	r8, r0
 800fc4e:	b908      	cbnz	r0, 800fc54 <_realloc_r+0x44>
 800fc50:	4645      	mov	r5, r8
 800fc52:	e7ec      	b.n	800fc2e <_realloc_r+0x1e>
 800fc54:	42b4      	cmp	r4, r6
 800fc56:	4622      	mov	r2, r4
 800fc58:	4629      	mov	r1, r5
 800fc5a:	bf28      	it	cs
 800fc5c:	4632      	movcs	r2, r6
 800fc5e:	f7fe f8e2 	bl	800de26 <memcpy>
 800fc62:	4629      	mov	r1, r5
 800fc64:	4638      	mov	r0, r7
 800fc66:	f7fe ff5f 	bl	800eb28 <_free_r>
 800fc6a:	e7f1      	b.n	800fc50 <_realloc_r+0x40>

0800fc6c <_strtol_l.isra.0>:
 800fc6c:	2b24      	cmp	r3, #36	@ 0x24
 800fc6e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fc72:	4686      	mov	lr, r0
 800fc74:	4690      	mov	r8, r2
 800fc76:	d801      	bhi.n	800fc7c <_strtol_l.isra.0+0x10>
 800fc78:	2b01      	cmp	r3, #1
 800fc7a:	d106      	bne.n	800fc8a <_strtol_l.isra.0+0x1e>
 800fc7c:	f7fe f8a6 	bl	800ddcc <__errno>
 800fc80:	2316      	movs	r3, #22
 800fc82:	6003      	str	r3, [r0, #0]
 800fc84:	2000      	movs	r0, #0
 800fc86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fc8a:	4834      	ldr	r0, [pc, #208]	@ (800fd5c <_strtol_l.isra.0+0xf0>)
 800fc8c:	460d      	mov	r5, r1
 800fc8e:	462a      	mov	r2, r5
 800fc90:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fc94:	5d06      	ldrb	r6, [r0, r4]
 800fc96:	f016 0608 	ands.w	r6, r6, #8
 800fc9a:	d1f8      	bne.n	800fc8e <_strtol_l.isra.0+0x22>
 800fc9c:	2c2d      	cmp	r4, #45	@ 0x2d
 800fc9e:	d110      	bne.n	800fcc2 <_strtol_l.isra.0+0x56>
 800fca0:	782c      	ldrb	r4, [r5, #0]
 800fca2:	2601      	movs	r6, #1
 800fca4:	1c95      	adds	r5, r2, #2
 800fca6:	f033 0210 	bics.w	r2, r3, #16
 800fcaa:	d115      	bne.n	800fcd8 <_strtol_l.isra.0+0x6c>
 800fcac:	2c30      	cmp	r4, #48	@ 0x30
 800fcae:	d10d      	bne.n	800fccc <_strtol_l.isra.0+0x60>
 800fcb0:	782a      	ldrb	r2, [r5, #0]
 800fcb2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800fcb6:	2a58      	cmp	r2, #88	@ 0x58
 800fcb8:	d108      	bne.n	800fccc <_strtol_l.isra.0+0x60>
 800fcba:	786c      	ldrb	r4, [r5, #1]
 800fcbc:	3502      	adds	r5, #2
 800fcbe:	2310      	movs	r3, #16
 800fcc0:	e00a      	b.n	800fcd8 <_strtol_l.isra.0+0x6c>
 800fcc2:	2c2b      	cmp	r4, #43	@ 0x2b
 800fcc4:	bf04      	itt	eq
 800fcc6:	782c      	ldrbeq	r4, [r5, #0]
 800fcc8:	1c95      	addeq	r5, r2, #2
 800fcca:	e7ec      	b.n	800fca6 <_strtol_l.isra.0+0x3a>
 800fccc:	2b00      	cmp	r3, #0
 800fcce:	d1f6      	bne.n	800fcbe <_strtol_l.isra.0+0x52>
 800fcd0:	2c30      	cmp	r4, #48	@ 0x30
 800fcd2:	bf14      	ite	ne
 800fcd4:	230a      	movne	r3, #10
 800fcd6:	2308      	moveq	r3, #8
 800fcd8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800fcdc:	f10c 3cff 	add.w	ip, ip, #4294967295
 800fce0:	2200      	movs	r2, #0
 800fce2:	fbbc f9f3 	udiv	r9, ip, r3
 800fce6:	4610      	mov	r0, r2
 800fce8:	fb03 ca19 	mls	sl, r3, r9, ip
 800fcec:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800fcf0:	2f09      	cmp	r7, #9
 800fcf2:	d80f      	bhi.n	800fd14 <_strtol_l.isra.0+0xa8>
 800fcf4:	463c      	mov	r4, r7
 800fcf6:	42a3      	cmp	r3, r4
 800fcf8:	dd1b      	ble.n	800fd32 <_strtol_l.isra.0+0xc6>
 800fcfa:	1c57      	adds	r7, r2, #1
 800fcfc:	d007      	beq.n	800fd0e <_strtol_l.isra.0+0xa2>
 800fcfe:	4581      	cmp	r9, r0
 800fd00:	d314      	bcc.n	800fd2c <_strtol_l.isra.0+0xc0>
 800fd02:	d101      	bne.n	800fd08 <_strtol_l.isra.0+0x9c>
 800fd04:	45a2      	cmp	sl, r4
 800fd06:	db11      	blt.n	800fd2c <_strtol_l.isra.0+0xc0>
 800fd08:	fb00 4003 	mla	r0, r0, r3, r4
 800fd0c:	2201      	movs	r2, #1
 800fd0e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fd12:	e7eb      	b.n	800fcec <_strtol_l.isra.0+0x80>
 800fd14:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800fd18:	2f19      	cmp	r7, #25
 800fd1a:	d801      	bhi.n	800fd20 <_strtol_l.isra.0+0xb4>
 800fd1c:	3c37      	subs	r4, #55	@ 0x37
 800fd1e:	e7ea      	b.n	800fcf6 <_strtol_l.isra.0+0x8a>
 800fd20:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800fd24:	2f19      	cmp	r7, #25
 800fd26:	d804      	bhi.n	800fd32 <_strtol_l.isra.0+0xc6>
 800fd28:	3c57      	subs	r4, #87	@ 0x57
 800fd2a:	e7e4      	b.n	800fcf6 <_strtol_l.isra.0+0x8a>
 800fd2c:	f04f 32ff 	mov.w	r2, #4294967295
 800fd30:	e7ed      	b.n	800fd0e <_strtol_l.isra.0+0xa2>
 800fd32:	1c53      	adds	r3, r2, #1
 800fd34:	d108      	bne.n	800fd48 <_strtol_l.isra.0+0xdc>
 800fd36:	2322      	movs	r3, #34	@ 0x22
 800fd38:	f8ce 3000 	str.w	r3, [lr]
 800fd3c:	4660      	mov	r0, ip
 800fd3e:	f1b8 0f00 	cmp.w	r8, #0
 800fd42:	d0a0      	beq.n	800fc86 <_strtol_l.isra.0+0x1a>
 800fd44:	1e69      	subs	r1, r5, #1
 800fd46:	e006      	b.n	800fd56 <_strtol_l.isra.0+0xea>
 800fd48:	b106      	cbz	r6, 800fd4c <_strtol_l.isra.0+0xe0>
 800fd4a:	4240      	negs	r0, r0
 800fd4c:	f1b8 0f00 	cmp.w	r8, #0
 800fd50:	d099      	beq.n	800fc86 <_strtol_l.isra.0+0x1a>
 800fd52:	2a00      	cmp	r2, #0
 800fd54:	d1f6      	bne.n	800fd44 <_strtol_l.isra.0+0xd8>
 800fd56:	f8c8 1000 	str.w	r1, [r8]
 800fd5a:	e794      	b.n	800fc86 <_strtol_l.isra.0+0x1a>
 800fd5c:	08011161 	.word	0x08011161

0800fd60 <_strtol_r>:
 800fd60:	f7ff bf84 	b.w	800fc6c <_strtol_l.isra.0>

0800fd64 <__ascii_wctomb>:
 800fd64:	4603      	mov	r3, r0
 800fd66:	4608      	mov	r0, r1
 800fd68:	b141      	cbz	r1, 800fd7c <__ascii_wctomb+0x18>
 800fd6a:	2aff      	cmp	r2, #255	@ 0xff
 800fd6c:	d904      	bls.n	800fd78 <__ascii_wctomb+0x14>
 800fd6e:	228a      	movs	r2, #138	@ 0x8a
 800fd70:	601a      	str	r2, [r3, #0]
 800fd72:	f04f 30ff 	mov.w	r0, #4294967295
 800fd76:	4770      	bx	lr
 800fd78:	700a      	strb	r2, [r1, #0]
 800fd7a:	2001      	movs	r0, #1
 800fd7c:	4770      	bx	lr

0800fd7e <__ssputs_r>:
 800fd7e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fd82:	688e      	ldr	r6, [r1, #8]
 800fd84:	461f      	mov	r7, r3
 800fd86:	42be      	cmp	r6, r7
 800fd88:	680b      	ldr	r3, [r1, #0]
 800fd8a:	4682      	mov	sl, r0
 800fd8c:	460c      	mov	r4, r1
 800fd8e:	4690      	mov	r8, r2
 800fd90:	d82d      	bhi.n	800fdee <__ssputs_r+0x70>
 800fd92:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fd96:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800fd9a:	d026      	beq.n	800fdea <__ssputs_r+0x6c>
 800fd9c:	6965      	ldr	r5, [r4, #20]
 800fd9e:	6909      	ldr	r1, [r1, #16]
 800fda0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fda4:	eba3 0901 	sub.w	r9, r3, r1
 800fda8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800fdac:	1c7b      	adds	r3, r7, #1
 800fdae:	444b      	add	r3, r9
 800fdb0:	106d      	asrs	r5, r5, #1
 800fdb2:	429d      	cmp	r5, r3
 800fdb4:	bf38      	it	cc
 800fdb6:	461d      	movcc	r5, r3
 800fdb8:	0553      	lsls	r3, r2, #21
 800fdba:	d527      	bpl.n	800fe0c <__ssputs_r+0x8e>
 800fdbc:	4629      	mov	r1, r5
 800fdbe:	f7fb ff63 	bl	800bc88 <_malloc_r>
 800fdc2:	4606      	mov	r6, r0
 800fdc4:	b360      	cbz	r0, 800fe20 <__ssputs_r+0xa2>
 800fdc6:	6921      	ldr	r1, [r4, #16]
 800fdc8:	464a      	mov	r2, r9
 800fdca:	f7fe f82c 	bl	800de26 <memcpy>
 800fdce:	89a3      	ldrh	r3, [r4, #12]
 800fdd0:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800fdd4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fdd8:	81a3      	strh	r3, [r4, #12]
 800fdda:	6126      	str	r6, [r4, #16]
 800fddc:	6165      	str	r5, [r4, #20]
 800fdde:	444e      	add	r6, r9
 800fde0:	eba5 0509 	sub.w	r5, r5, r9
 800fde4:	6026      	str	r6, [r4, #0]
 800fde6:	60a5      	str	r5, [r4, #8]
 800fde8:	463e      	mov	r6, r7
 800fdea:	42be      	cmp	r6, r7
 800fdec:	d900      	bls.n	800fdf0 <__ssputs_r+0x72>
 800fdee:	463e      	mov	r6, r7
 800fdf0:	6820      	ldr	r0, [r4, #0]
 800fdf2:	4632      	mov	r2, r6
 800fdf4:	4641      	mov	r1, r8
 800fdf6:	f000 fabd 	bl	8010374 <memmove>
 800fdfa:	68a3      	ldr	r3, [r4, #8]
 800fdfc:	1b9b      	subs	r3, r3, r6
 800fdfe:	60a3      	str	r3, [r4, #8]
 800fe00:	6823      	ldr	r3, [r4, #0]
 800fe02:	4433      	add	r3, r6
 800fe04:	6023      	str	r3, [r4, #0]
 800fe06:	2000      	movs	r0, #0
 800fe08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fe0c:	462a      	mov	r2, r5
 800fe0e:	f7ff feff 	bl	800fc10 <_realloc_r>
 800fe12:	4606      	mov	r6, r0
 800fe14:	2800      	cmp	r0, #0
 800fe16:	d1e0      	bne.n	800fdda <__ssputs_r+0x5c>
 800fe18:	6921      	ldr	r1, [r4, #16]
 800fe1a:	4650      	mov	r0, sl
 800fe1c:	f7fe fe84 	bl	800eb28 <_free_r>
 800fe20:	230c      	movs	r3, #12
 800fe22:	f8ca 3000 	str.w	r3, [sl]
 800fe26:	89a3      	ldrh	r3, [r4, #12]
 800fe28:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fe2c:	81a3      	strh	r3, [r4, #12]
 800fe2e:	f04f 30ff 	mov.w	r0, #4294967295
 800fe32:	e7e9      	b.n	800fe08 <__ssputs_r+0x8a>

0800fe34 <_svfiprintf_r>:
 800fe34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe38:	4698      	mov	r8, r3
 800fe3a:	898b      	ldrh	r3, [r1, #12]
 800fe3c:	061b      	lsls	r3, r3, #24
 800fe3e:	b09d      	sub	sp, #116	@ 0x74
 800fe40:	4607      	mov	r7, r0
 800fe42:	460d      	mov	r5, r1
 800fe44:	4614      	mov	r4, r2
 800fe46:	d510      	bpl.n	800fe6a <_svfiprintf_r+0x36>
 800fe48:	690b      	ldr	r3, [r1, #16]
 800fe4a:	b973      	cbnz	r3, 800fe6a <_svfiprintf_r+0x36>
 800fe4c:	2140      	movs	r1, #64	@ 0x40
 800fe4e:	f7fb ff1b 	bl	800bc88 <_malloc_r>
 800fe52:	6028      	str	r0, [r5, #0]
 800fe54:	6128      	str	r0, [r5, #16]
 800fe56:	b930      	cbnz	r0, 800fe66 <_svfiprintf_r+0x32>
 800fe58:	230c      	movs	r3, #12
 800fe5a:	603b      	str	r3, [r7, #0]
 800fe5c:	f04f 30ff 	mov.w	r0, #4294967295
 800fe60:	b01d      	add	sp, #116	@ 0x74
 800fe62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe66:	2340      	movs	r3, #64	@ 0x40
 800fe68:	616b      	str	r3, [r5, #20]
 800fe6a:	2300      	movs	r3, #0
 800fe6c:	9309      	str	r3, [sp, #36]	@ 0x24
 800fe6e:	2320      	movs	r3, #32
 800fe70:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fe74:	f8cd 800c 	str.w	r8, [sp, #12]
 800fe78:	2330      	movs	r3, #48	@ 0x30
 800fe7a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8010018 <_svfiprintf_r+0x1e4>
 800fe7e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fe82:	f04f 0901 	mov.w	r9, #1
 800fe86:	4623      	mov	r3, r4
 800fe88:	469a      	mov	sl, r3
 800fe8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fe8e:	b10a      	cbz	r2, 800fe94 <_svfiprintf_r+0x60>
 800fe90:	2a25      	cmp	r2, #37	@ 0x25
 800fe92:	d1f9      	bne.n	800fe88 <_svfiprintf_r+0x54>
 800fe94:	ebba 0b04 	subs.w	fp, sl, r4
 800fe98:	d00b      	beq.n	800feb2 <_svfiprintf_r+0x7e>
 800fe9a:	465b      	mov	r3, fp
 800fe9c:	4622      	mov	r2, r4
 800fe9e:	4629      	mov	r1, r5
 800fea0:	4638      	mov	r0, r7
 800fea2:	f7ff ff6c 	bl	800fd7e <__ssputs_r>
 800fea6:	3001      	adds	r0, #1
 800fea8:	f000 80a7 	beq.w	800fffa <_svfiprintf_r+0x1c6>
 800feac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800feae:	445a      	add	r2, fp
 800feb0:	9209      	str	r2, [sp, #36]	@ 0x24
 800feb2:	f89a 3000 	ldrb.w	r3, [sl]
 800feb6:	2b00      	cmp	r3, #0
 800feb8:	f000 809f 	beq.w	800fffa <_svfiprintf_r+0x1c6>
 800febc:	2300      	movs	r3, #0
 800febe:	f04f 32ff 	mov.w	r2, #4294967295
 800fec2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fec6:	f10a 0a01 	add.w	sl, sl, #1
 800feca:	9304      	str	r3, [sp, #16]
 800fecc:	9307      	str	r3, [sp, #28]
 800fece:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fed2:	931a      	str	r3, [sp, #104]	@ 0x68
 800fed4:	4654      	mov	r4, sl
 800fed6:	2205      	movs	r2, #5
 800fed8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fedc:	484e      	ldr	r0, [pc, #312]	@ (8010018 <_svfiprintf_r+0x1e4>)
 800fede:	f7f0 f997 	bl	8000210 <memchr>
 800fee2:	9a04      	ldr	r2, [sp, #16]
 800fee4:	b9d8      	cbnz	r0, 800ff1e <_svfiprintf_r+0xea>
 800fee6:	06d0      	lsls	r0, r2, #27
 800fee8:	bf44      	itt	mi
 800feea:	2320      	movmi	r3, #32
 800feec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fef0:	0711      	lsls	r1, r2, #28
 800fef2:	bf44      	itt	mi
 800fef4:	232b      	movmi	r3, #43	@ 0x2b
 800fef6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fefa:	f89a 3000 	ldrb.w	r3, [sl]
 800fefe:	2b2a      	cmp	r3, #42	@ 0x2a
 800ff00:	d015      	beq.n	800ff2e <_svfiprintf_r+0xfa>
 800ff02:	9a07      	ldr	r2, [sp, #28]
 800ff04:	4654      	mov	r4, sl
 800ff06:	2000      	movs	r0, #0
 800ff08:	f04f 0c0a 	mov.w	ip, #10
 800ff0c:	4621      	mov	r1, r4
 800ff0e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ff12:	3b30      	subs	r3, #48	@ 0x30
 800ff14:	2b09      	cmp	r3, #9
 800ff16:	d94b      	bls.n	800ffb0 <_svfiprintf_r+0x17c>
 800ff18:	b1b0      	cbz	r0, 800ff48 <_svfiprintf_r+0x114>
 800ff1a:	9207      	str	r2, [sp, #28]
 800ff1c:	e014      	b.n	800ff48 <_svfiprintf_r+0x114>
 800ff1e:	eba0 0308 	sub.w	r3, r0, r8
 800ff22:	fa09 f303 	lsl.w	r3, r9, r3
 800ff26:	4313      	orrs	r3, r2
 800ff28:	9304      	str	r3, [sp, #16]
 800ff2a:	46a2      	mov	sl, r4
 800ff2c:	e7d2      	b.n	800fed4 <_svfiprintf_r+0xa0>
 800ff2e:	9b03      	ldr	r3, [sp, #12]
 800ff30:	1d19      	adds	r1, r3, #4
 800ff32:	681b      	ldr	r3, [r3, #0]
 800ff34:	9103      	str	r1, [sp, #12]
 800ff36:	2b00      	cmp	r3, #0
 800ff38:	bfbb      	ittet	lt
 800ff3a:	425b      	neglt	r3, r3
 800ff3c:	f042 0202 	orrlt.w	r2, r2, #2
 800ff40:	9307      	strge	r3, [sp, #28]
 800ff42:	9307      	strlt	r3, [sp, #28]
 800ff44:	bfb8      	it	lt
 800ff46:	9204      	strlt	r2, [sp, #16]
 800ff48:	7823      	ldrb	r3, [r4, #0]
 800ff4a:	2b2e      	cmp	r3, #46	@ 0x2e
 800ff4c:	d10a      	bne.n	800ff64 <_svfiprintf_r+0x130>
 800ff4e:	7863      	ldrb	r3, [r4, #1]
 800ff50:	2b2a      	cmp	r3, #42	@ 0x2a
 800ff52:	d132      	bne.n	800ffba <_svfiprintf_r+0x186>
 800ff54:	9b03      	ldr	r3, [sp, #12]
 800ff56:	1d1a      	adds	r2, r3, #4
 800ff58:	681b      	ldr	r3, [r3, #0]
 800ff5a:	9203      	str	r2, [sp, #12]
 800ff5c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ff60:	3402      	adds	r4, #2
 800ff62:	9305      	str	r3, [sp, #20]
 800ff64:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8010028 <_svfiprintf_r+0x1f4>
 800ff68:	7821      	ldrb	r1, [r4, #0]
 800ff6a:	2203      	movs	r2, #3
 800ff6c:	4650      	mov	r0, sl
 800ff6e:	f7f0 f94f 	bl	8000210 <memchr>
 800ff72:	b138      	cbz	r0, 800ff84 <_svfiprintf_r+0x150>
 800ff74:	9b04      	ldr	r3, [sp, #16]
 800ff76:	eba0 000a 	sub.w	r0, r0, sl
 800ff7a:	2240      	movs	r2, #64	@ 0x40
 800ff7c:	4082      	lsls	r2, r0
 800ff7e:	4313      	orrs	r3, r2
 800ff80:	3401      	adds	r4, #1
 800ff82:	9304      	str	r3, [sp, #16]
 800ff84:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ff88:	4824      	ldr	r0, [pc, #144]	@ (801001c <_svfiprintf_r+0x1e8>)
 800ff8a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ff8e:	2206      	movs	r2, #6
 800ff90:	f7f0 f93e 	bl	8000210 <memchr>
 800ff94:	2800      	cmp	r0, #0
 800ff96:	d036      	beq.n	8010006 <_svfiprintf_r+0x1d2>
 800ff98:	4b21      	ldr	r3, [pc, #132]	@ (8010020 <_svfiprintf_r+0x1ec>)
 800ff9a:	bb1b      	cbnz	r3, 800ffe4 <_svfiprintf_r+0x1b0>
 800ff9c:	9b03      	ldr	r3, [sp, #12]
 800ff9e:	3307      	adds	r3, #7
 800ffa0:	f023 0307 	bic.w	r3, r3, #7
 800ffa4:	3308      	adds	r3, #8
 800ffa6:	9303      	str	r3, [sp, #12]
 800ffa8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ffaa:	4433      	add	r3, r6
 800ffac:	9309      	str	r3, [sp, #36]	@ 0x24
 800ffae:	e76a      	b.n	800fe86 <_svfiprintf_r+0x52>
 800ffb0:	fb0c 3202 	mla	r2, ip, r2, r3
 800ffb4:	460c      	mov	r4, r1
 800ffb6:	2001      	movs	r0, #1
 800ffb8:	e7a8      	b.n	800ff0c <_svfiprintf_r+0xd8>
 800ffba:	2300      	movs	r3, #0
 800ffbc:	3401      	adds	r4, #1
 800ffbe:	9305      	str	r3, [sp, #20]
 800ffc0:	4619      	mov	r1, r3
 800ffc2:	f04f 0c0a 	mov.w	ip, #10
 800ffc6:	4620      	mov	r0, r4
 800ffc8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ffcc:	3a30      	subs	r2, #48	@ 0x30
 800ffce:	2a09      	cmp	r2, #9
 800ffd0:	d903      	bls.n	800ffda <_svfiprintf_r+0x1a6>
 800ffd2:	2b00      	cmp	r3, #0
 800ffd4:	d0c6      	beq.n	800ff64 <_svfiprintf_r+0x130>
 800ffd6:	9105      	str	r1, [sp, #20]
 800ffd8:	e7c4      	b.n	800ff64 <_svfiprintf_r+0x130>
 800ffda:	fb0c 2101 	mla	r1, ip, r1, r2
 800ffde:	4604      	mov	r4, r0
 800ffe0:	2301      	movs	r3, #1
 800ffe2:	e7f0      	b.n	800ffc6 <_svfiprintf_r+0x192>
 800ffe4:	ab03      	add	r3, sp, #12
 800ffe6:	9300      	str	r3, [sp, #0]
 800ffe8:	462a      	mov	r2, r5
 800ffea:	4b0e      	ldr	r3, [pc, #56]	@ (8010024 <_svfiprintf_r+0x1f0>)
 800ffec:	a904      	add	r1, sp, #16
 800ffee:	4638      	mov	r0, r7
 800fff0:	f7fc fd7c 	bl	800caec <_printf_float>
 800fff4:	1c42      	adds	r2, r0, #1
 800fff6:	4606      	mov	r6, r0
 800fff8:	d1d6      	bne.n	800ffa8 <_svfiprintf_r+0x174>
 800fffa:	89ab      	ldrh	r3, [r5, #12]
 800fffc:	065b      	lsls	r3, r3, #25
 800fffe:	f53f af2d 	bmi.w	800fe5c <_svfiprintf_r+0x28>
 8010002:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010004:	e72c      	b.n	800fe60 <_svfiprintf_r+0x2c>
 8010006:	ab03      	add	r3, sp, #12
 8010008:	9300      	str	r3, [sp, #0]
 801000a:	462a      	mov	r2, r5
 801000c:	4b05      	ldr	r3, [pc, #20]	@ (8010024 <_svfiprintf_r+0x1f0>)
 801000e:	a904      	add	r1, sp, #16
 8010010:	4638      	mov	r0, r7
 8010012:	f7fd f803 	bl	800d01c <_printf_i>
 8010016:	e7ed      	b.n	800fff4 <_svfiprintf_r+0x1c0>
 8010018:	08010ffd 	.word	0x08010ffd
 801001c:	08011007 	.word	0x08011007
 8010020:	0800caed 	.word	0x0800caed
 8010024:	0800fd7f 	.word	0x0800fd7f
 8010028:	08011003 	.word	0x08011003

0801002c <__sfputc_r>:
 801002c:	6893      	ldr	r3, [r2, #8]
 801002e:	3b01      	subs	r3, #1
 8010030:	2b00      	cmp	r3, #0
 8010032:	b410      	push	{r4}
 8010034:	6093      	str	r3, [r2, #8]
 8010036:	da08      	bge.n	801004a <__sfputc_r+0x1e>
 8010038:	6994      	ldr	r4, [r2, #24]
 801003a:	42a3      	cmp	r3, r4
 801003c:	db01      	blt.n	8010042 <__sfputc_r+0x16>
 801003e:	290a      	cmp	r1, #10
 8010040:	d103      	bne.n	801004a <__sfputc_r+0x1e>
 8010042:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010046:	f7fd bd6a 	b.w	800db1e <__swbuf_r>
 801004a:	6813      	ldr	r3, [r2, #0]
 801004c:	1c58      	adds	r0, r3, #1
 801004e:	6010      	str	r0, [r2, #0]
 8010050:	7019      	strb	r1, [r3, #0]
 8010052:	4608      	mov	r0, r1
 8010054:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010058:	4770      	bx	lr

0801005a <__sfputs_r>:
 801005a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801005c:	4606      	mov	r6, r0
 801005e:	460f      	mov	r7, r1
 8010060:	4614      	mov	r4, r2
 8010062:	18d5      	adds	r5, r2, r3
 8010064:	42ac      	cmp	r4, r5
 8010066:	d101      	bne.n	801006c <__sfputs_r+0x12>
 8010068:	2000      	movs	r0, #0
 801006a:	e007      	b.n	801007c <__sfputs_r+0x22>
 801006c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010070:	463a      	mov	r2, r7
 8010072:	4630      	mov	r0, r6
 8010074:	f7ff ffda 	bl	801002c <__sfputc_r>
 8010078:	1c43      	adds	r3, r0, #1
 801007a:	d1f3      	bne.n	8010064 <__sfputs_r+0xa>
 801007c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010080 <_vfiprintf_r>:
 8010080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010084:	460d      	mov	r5, r1
 8010086:	b09d      	sub	sp, #116	@ 0x74
 8010088:	4614      	mov	r4, r2
 801008a:	4698      	mov	r8, r3
 801008c:	4606      	mov	r6, r0
 801008e:	b118      	cbz	r0, 8010098 <_vfiprintf_r+0x18>
 8010090:	6a03      	ldr	r3, [r0, #32]
 8010092:	b90b      	cbnz	r3, 8010098 <_vfiprintf_r+0x18>
 8010094:	f7fd fc26 	bl	800d8e4 <__sinit>
 8010098:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801009a:	07d9      	lsls	r1, r3, #31
 801009c:	d405      	bmi.n	80100aa <_vfiprintf_r+0x2a>
 801009e:	89ab      	ldrh	r3, [r5, #12]
 80100a0:	059a      	lsls	r2, r3, #22
 80100a2:	d402      	bmi.n	80100aa <_vfiprintf_r+0x2a>
 80100a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80100a6:	f7fd febc 	bl	800de22 <__retarget_lock_acquire_recursive>
 80100aa:	89ab      	ldrh	r3, [r5, #12]
 80100ac:	071b      	lsls	r3, r3, #28
 80100ae:	d501      	bpl.n	80100b4 <_vfiprintf_r+0x34>
 80100b0:	692b      	ldr	r3, [r5, #16]
 80100b2:	b99b      	cbnz	r3, 80100dc <_vfiprintf_r+0x5c>
 80100b4:	4629      	mov	r1, r5
 80100b6:	4630      	mov	r0, r6
 80100b8:	f7fd fd70 	bl	800db9c <__swsetup_r>
 80100bc:	b170      	cbz	r0, 80100dc <_vfiprintf_r+0x5c>
 80100be:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80100c0:	07dc      	lsls	r4, r3, #31
 80100c2:	d504      	bpl.n	80100ce <_vfiprintf_r+0x4e>
 80100c4:	f04f 30ff 	mov.w	r0, #4294967295
 80100c8:	b01d      	add	sp, #116	@ 0x74
 80100ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80100ce:	89ab      	ldrh	r3, [r5, #12]
 80100d0:	0598      	lsls	r0, r3, #22
 80100d2:	d4f7      	bmi.n	80100c4 <_vfiprintf_r+0x44>
 80100d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80100d6:	f7fd fea5 	bl	800de24 <__retarget_lock_release_recursive>
 80100da:	e7f3      	b.n	80100c4 <_vfiprintf_r+0x44>
 80100dc:	2300      	movs	r3, #0
 80100de:	9309      	str	r3, [sp, #36]	@ 0x24
 80100e0:	2320      	movs	r3, #32
 80100e2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80100e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80100ea:	2330      	movs	r3, #48	@ 0x30
 80100ec:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801029c <_vfiprintf_r+0x21c>
 80100f0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80100f4:	f04f 0901 	mov.w	r9, #1
 80100f8:	4623      	mov	r3, r4
 80100fa:	469a      	mov	sl, r3
 80100fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010100:	b10a      	cbz	r2, 8010106 <_vfiprintf_r+0x86>
 8010102:	2a25      	cmp	r2, #37	@ 0x25
 8010104:	d1f9      	bne.n	80100fa <_vfiprintf_r+0x7a>
 8010106:	ebba 0b04 	subs.w	fp, sl, r4
 801010a:	d00b      	beq.n	8010124 <_vfiprintf_r+0xa4>
 801010c:	465b      	mov	r3, fp
 801010e:	4622      	mov	r2, r4
 8010110:	4629      	mov	r1, r5
 8010112:	4630      	mov	r0, r6
 8010114:	f7ff ffa1 	bl	801005a <__sfputs_r>
 8010118:	3001      	adds	r0, #1
 801011a:	f000 80a7 	beq.w	801026c <_vfiprintf_r+0x1ec>
 801011e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010120:	445a      	add	r2, fp
 8010122:	9209      	str	r2, [sp, #36]	@ 0x24
 8010124:	f89a 3000 	ldrb.w	r3, [sl]
 8010128:	2b00      	cmp	r3, #0
 801012a:	f000 809f 	beq.w	801026c <_vfiprintf_r+0x1ec>
 801012e:	2300      	movs	r3, #0
 8010130:	f04f 32ff 	mov.w	r2, #4294967295
 8010134:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010138:	f10a 0a01 	add.w	sl, sl, #1
 801013c:	9304      	str	r3, [sp, #16]
 801013e:	9307      	str	r3, [sp, #28]
 8010140:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010144:	931a      	str	r3, [sp, #104]	@ 0x68
 8010146:	4654      	mov	r4, sl
 8010148:	2205      	movs	r2, #5
 801014a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801014e:	4853      	ldr	r0, [pc, #332]	@ (801029c <_vfiprintf_r+0x21c>)
 8010150:	f7f0 f85e 	bl	8000210 <memchr>
 8010154:	9a04      	ldr	r2, [sp, #16]
 8010156:	b9d8      	cbnz	r0, 8010190 <_vfiprintf_r+0x110>
 8010158:	06d1      	lsls	r1, r2, #27
 801015a:	bf44      	itt	mi
 801015c:	2320      	movmi	r3, #32
 801015e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010162:	0713      	lsls	r3, r2, #28
 8010164:	bf44      	itt	mi
 8010166:	232b      	movmi	r3, #43	@ 0x2b
 8010168:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801016c:	f89a 3000 	ldrb.w	r3, [sl]
 8010170:	2b2a      	cmp	r3, #42	@ 0x2a
 8010172:	d015      	beq.n	80101a0 <_vfiprintf_r+0x120>
 8010174:	9a07      	ldr	r2, [sp, #28]
 8010176:	4654      	mov	r4, sl
 8010178:	2000      	movs	r0, #0
 801017a:	f04f 0c0a 	mov.w	ip, #10
 801017e:	4621      	mov	r1, r4
 8010180:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010184:	3b30      	subs	r3, #48	@ 0x30
 8010186:	2b09      	cmp	r3, #9
 8010188:	d94b      	bls.n	8010222 <_vfiprintf_r+0x1a2>
 801018a:	b1b0      	cbz	r0, 80101ba <_vfiprintf_r+0x13a>
 801018c:	9207      	str	r2, [sp, #28]
 801018e:	e014      	b.n	80101ba <_vfiprintf_r+0x13a>
 8010190:	eba0 0308 	sub.w	r3, r0, r8
 8010194:	fa09 f303 	lsl.w	r3, r9, r3
 8010198:	4313      	orrs	r3, r2
 801019a:	9304      	str	r3, [sp, #16]
 801019c:	46a2      	mov	sl, r4
 801019e:	e7d2      	b.n	8010146 <_vfiprintf_r+0xc6>
 80101a0:	9b03      	ldr	r3, [sp, #12]
 80101a2:	1d19      	adds	r1, r3, #4
 80101a4:	681b      	ldr	r3, [r3, #0]
 80101a6:	9103      	str	r1, [sp, #12]
 80101a8:	2b00      	cmp	r3, #0
 80101aa:	bfbb      	ittet	lt
 80101ac:	425b      	neglt	r3, r3
 80101ae:	f042 0202 	orrlt.w	r2, r2, #2
 80101b2:	9307      	strge	r3, [sp, #28]
 80101b4:	9307      	strlt	r3, [sp, #28]
 80101b6:	bfb8      	it	lt
 80101b8:	9204      	strlt	r2, [sp, #16]
 80101ba:	7823      	ldrb	r3, [r4, #0]
 80101bc:	2b2e      	cmp	r3, #46	@ 0x2e
 80101be:	d10a      	bne.n	80101d6 <_vfiprintf_r+0x156>
 80101c0:	7863      	ldrb	r3, [r4, #1]
 80101c2:	2b2a      	cmp	r3, #42	@ 0x2a
 80101c4:	d132      	bne.n	801022c <_vfiprintf_r+0x1ac>
 80101c6:	9b03      	ldr	r3, [sp, #12]
 80101c8:	1d1a      	adds	r2, r3, #4
 80101ca:	681b      	ldr	r3, [r3, #0]
 80101cc:	9203      	str	r2, [sp, #12]
 80101ce:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80101d2:	3402      	adds	r4, #2
 80101d4:	9305      	str	r3, [sp, #20]
 80101d6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80102ac <_vfiprintf_r+0x22c>
 80101da:	7821      	ldrb	r1, [r4, #0]
 80101dc:	2203      	movs	r2, #3
 80101de:	4650      	mov	r0, sl
 80101e0:	f7f0 f816 	bl	8000210 <memchr>
 80101e4:	b138      	cbz	r0, 80101f6 <_vfiprintf_r+0x176>
 80101e6:	9b04      	ldr	r3, [sp, #16]
 80101e8:	eba0 000a 	sub.w	r0, r0, sl
 80101ec:	2240      	movs	r2, #64	@ 0x40
 80101ee:	4082      	lsls	r2, r0
 80101f0:	4313      	orrs	r3, r2
 80101f2:	3401      	adds	r4, #1
 80101f4:	9304      	str	r3, [sp, #16]
 80101f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80101fa:	4829      	ldr	r0, [pc, #164]	@ (80102a0 <_vfiprintf_r+0x220>)
 80101fc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010200:	2206      	movs	r2, #6
 8010202:	f7f0 f805 	bl	8000210 <memchr>
 8010206:	2800      	cmp	r0, #0
 8010208:	d03f      	beq.n	801028a <_vfiprintf_r+0x20a>
 801020a:	4b26      	ldr	r3, [pc, #152]	@ (80102a4 <_vfiprintf_r+0x224>)
 801020c:	bb1b      	cbnz	r3, 8010256 <_vfiprintf_r+0x1d6>
 801020e:	9b03      	ldr	r3, [sp, #12]
 8010210:	3307      	adds	r3, #7
 8010212:	f023 0307 	bic.w	r3, r3, #7
 8010216:	3308      	adds	r3, #8
 8010218:	9303      	str	r3, [sp, #12]
 801021a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801021c:	443b      	add	r3, r7
 801021e:	9309      	str	r3, [sp, #36]	@ 0x24
 8010220:	e76a      	b.n	80100f8 <_vfiprintf_r+0x78>
 8010222:	fb0c 3202 	mla	r2, ip, r2, r3
 8010226:	460c      	mov	r4, r1
 8010228:	2001      	movs	r0, #1
 801022a:	e7a8      	b.n	801017e <_vfiprintf_r+0xfe>
 801022c:	2300      	movs	r3, #0
 801022e:	3401      	adds	r4, #1
 8010230:	9305      	str	r3, [sp, #20]
 8010232:	4619      	mov	r1, r3
 8010234:	f04f 0c0a 	mov.w	ip, #10
 8010238:	4620      	mov	r0, r4
 801023a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801023e:	3a30      	subs	r2, #48	@ 0x30
 8010240:	2a09      	cmp	r2, #9
 8010242:	d903      	bls.n	801024c <_vfiprintf_r+0x1cc>
 8010244:	2b00      	cmp	r3, #0
 8010246:	d0c6      	beq.n	80101d6 <_vfiprintf_r+0x156>
 8010248:	9105      	str	r1, [sp, #20]
 801024a:	e7c4      	b.n	80101d6 <_vfiprintf_r+0x156>
 801024c:	fb0c 2101 	mla	r1, ip, r1, r2
 8010250:	4604      	mov	r4, r0
 8010252:	2301      	movs	r3, #1
 8010254:	e7f0      	b.n	8010238 <_vfiprintf_r+0x1b8>
 8010256:	ab03      	add	r3, sp, #12
 8010258:	9300      	str	r3, [sp, #0]
 801025a:	462a      	mov	r2, r5
 801025c:	4b12      	ldr	r3, [pc, #72]	@ (80102a8 <_vfiprintf_r+0x228>)
 801025e:	a904      	add	r1, sp, #16
 8010260:	4630      	mov	r0, r6
 8010262:	f7fc fc43 	bl	800caec <_printf_float>
 8010266:	4607      	mov	r7, r0
 8010268:	1c78      	adds	r0, r7, #1
 801026a:	d1d6      	bne.n	801021a <_vfiprintf_r+0x19a>
 801026c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801026e:	07d9      	lsls	r1, r3, #31
 8010270:	d405      	bmi.n	801027e <_vfiprintf_r+0x1fe>
 8010272:	89ab      	ldrh	r3, [r5, #12]
 8010274:	059a      	lsls	r2, r3, #22
 8010276:	d402      	bmi.n	801027e <_vfiprintf_r+0x1fe>
 8010278:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801027a:	f7fd fdd3 	bl	800de24 <__retarget_lock_release_recursive>
 801027e:	89ab      	ldrh	r3, [r5, #12]
 8010280:	065b      	lsls	r3, r3, #25
 8010282:	f53f af1f 	bmi.w	80100c4 <_vfiprintf_r+0x44>
 8010286:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010288:	e71e      	b.n	80100c8 <_vfiprintf_r+0x48>
 801028a:	ab03      	add	r3, sp, #12
 801028c:	9300      	str	r3, [sp, #0]
 801028e:	462a      	mov	r2, r5
 8010290:	4b05      	ldr	r3, [pc, #20]	@ (80102a8 <_vfiprintf_r+0x228>)
 8010292:	a904      	add	r1, sp, #16
 8010294:	4630      	mov	r0, r6
 8010296:	f7fc fec1 	bl	800d01c <_printf_i>
 801029a:	e7e4      	b.n	8010266 <_vfiprintf_r+0x1e6>
 801029c:	08010ffd 	.word	0x08010ffd
 80102a0:	08011007 	.word	0x08011007
 80102a4:	0800caed 	.word	0x0800caed
 80102a8:	0801005b 	.word	0x0801005b
 80102ac:	08011003 	.word	0x08011003

080102b0 <__swhatbuf_r>:
 80102b0:	b570      	push	{r4, r5, r6, lr}
 80102b2:	460c      	mov	r4, r1
 80102b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80102b8:	2900      	cmp	r1, #0
 80102ba:	b096      	sub	sp, #88	@ 0x58
 80102bc:	4615      	mov	r5, r2
 80102be:	461e      	mov	r6, r3
 80102c0:	da0d      	bge.n	80102de <__swhatbuf_r+0x2e>
 80102c2:	89a3      	ldrh	r3, [r4, #12]
 80102c4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80102c8:	f04f 0100 	mov.w	r1, #0
 80102cc:	bf14      	ite	ne
 80102ce:	2340      	movne	r3, #64	@ 0x40
 80102d0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80102d4:	2000      	movs	r0, #0
 80102d6:	6031      	str	r1, [r6, #0]
 80102d8:	602b      	str	r3, [r5, #0]
 80102da:	b016      	add	sp, #88	@ 0x58
 80102dc:	bd70      	pop	{r4, r5, r6, pc}
 80102de:	466a      	mov	r2, sp
 80102e0:	f000 f892 	bl	8010408 <_fstat_r>
 80102e4:	2800      	cmp	r0, #0
 80102e6:	dbec      	blt.n	80102c2 <__swhatbuf_r+0x12>
 80102e8:	9901      	ldr	r1, [sp, #4]
 80102ea:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80102ee:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80102f2:	4259      	negs	r1, r3
 80102f4:	4159      	adcs	r1, r3
 80102f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80102fa:	e7eb      	b.n	80102d4 <__swhatbuf_r+0x24>

080102fc <__smakebuf_r>:
 80102fc:	898b      	ldrh	r3, [r1, #12]
 80102fe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010300:	079d      	lsls	r5, r3, #30
 8010302:	4606      	mov	r6, r0
 8010304:	460c      	mov	r4, r1
 8010306:	d507      	bpl.n	8010318 <__smakebuf_r+0x1c>
 8010308:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801030c:	6023      	str	r3, [r4, #0]
 801030e:	6123      	str	r3, [r4, #16]
 8010310:	2301      	movs	r3, #1
 8010312:	6163      	str	r3, [r4, #20]
 8010314:	b003      	add	sp, #12
 8010316:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010318:	ab01      	add	r3, sp, #4
 801031a:	466a      	mov	r2, sp
 801031c:	f7ff ffc8 	bl	80102b0 <__swhatbuf_r>
 8010320:	9f00      	ldr	r7, [sp, #0]
 8010322:	4605      	mov	r5, r0
 8010324:	4639      	mov	r1, r7
 8010326:	4630      	mov	r0, r6
 8010328:	f7fb fcae 	bl	800bc88 <_malloc_r>
 801032c:	b948      	cbnz	r0, 8010342 <__smakebuf_r+0x46>
 801032e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010332:	059a      	lsls	r2, r3, #22
 8010334:	d4ee      	bmi.n	8010314 <__smakebuf_r+0x18>
 8010336:	f023 0303 	bic.w	r3, r3, #3
 801033a:	f043 0302 	orr.w	r3, r3, #2
 801033e:	81a3      	strh	r3, [r4, #12]
 8010340:	e7e2      	b.n	8010308 <__smakebuf_r+0xc>
 8010342:	89a3      	ldrh	r3, [r4, #12]
 8010344:	6020      	str	r0, [r4, #0]
 8010346:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801034a:	81a3      	strh	r3, [r4, #12]
 801034c:	9b01      	ldr	r3, [sp, #4]
 801034e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010352:	b15b      	cbz	r3, 801036c <__smakebuf_r+0x70>
 8010354:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010358:	4630      	mov	r0, r6
 801035a:	f000 f867 	bl	801042c <_isatty_r>
 801035e:	b128      	cbz	r0, 801036c <__smakebuf_r+0x70>
 8010360:	89a3      	ldrh	r3, [r4, #12]
 8010362:	f023 0303 	bic.w	r3, r3, #3
 8010366:	f043 0301 	orr.w	r3, r3, #1
 801036a:	81a3      	strh	r3, [r4, #12]
 801036c:	89a3      	ldrh	r3, [r4, #12]
 801036e:	431d      	orrs	r5, r3
 8010370:	81a5      	strh	r5, [r4, #12]
 8010372:	e7cf      	b.n	8010314 <__smakebuf_r+0x18>

08010374 <memmove>:
 8010374:	4288      	cmp	r0, r1
 8010376:	b510      	push	{r4, lr}
 8010378:	eb01 0402 	add.w	r4, r1, r2
 801037c:	d902      	bls.n	8010384 <memmove+0x10>
 801037e:	4284      	cmp	r4, r0
 8010380:	4623      	mov	r3, r4
 8010382:	d807      	bhi.n	8010394 <memmove+0x20>
 8010384:	1e43      	subs	r3, r0, #1
 8010386:	42a1      	cmp	r1, r4
 8010388:	d008      	beq.n	801039c <memmove+0x28>
 801038a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801038e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010392:	e7f8      	b.n	8010386 <memmove+0x12>
 8010394:	4402      	add	r2, r0
 8010396:	4601      	mov	r1, r0
 8010398:	428a      	cmp	r2, r1
 801039a:	d100      	bne.n	801039e <memmove+0x2a>
 801039c:	bd10      	pop	{r4, pc}
 801039e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80103a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80103a6:	e7f7      	b.n	8010398 <memmove+0x24>

080103a8 <_raise_r>:
 80103a8:	291f      	cmp	r1, #31
 80103aa:	b538      	push	{r3, r4, r5, lr}
 80103ac:	4605      	mov	r5, r0
 80103ae:	460c      	mov	r4, r1
 80103b0:	d904      	bls.n	80103bc <_raise_r+0x14>
 80103b2:	2316      	movs	r3, #22
 80103b4:	6003      	str	r3, [r0, #0]
 80103b6:	f04f 30ff 	mov.w	r0, #4294967295
 80103ba:	bd38      	pop	{r3, r4, r5, pc}
 80103bc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80103be:	b112      	cbz	r2, 80103c6 <_raise_r+0x1e>
 80103c0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80103c4:	b94b      	cbnz	r3, 80103da <_raise_r+0x32>
 80103c6:	4628      	mov	r0, r5
 80103c8:	f000 f852 	bl	8010470 <_getpid_r>
 80103cc:	4622      	mov	r2, r4
 80103ce:	4601      	mov	r1, r0
 80103d0:	4628      	mov	r0, r5
 80103d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80103d6:	f000 b839 	b.w	801044c <_kill_r>
 80103da:	2b01      	cmp	r3, #1
 80103dc:	d00a      	beq.n	80103f4 <_raise_r+0x4c>
 80103de:	1c59      	adds	r1, r3, #1
 80103e0:	d103      	bne.n	80103ea <_raise_r+0x42>
 80103e2:	2316      	movs	r3, #22
 80103e4:	6003      	str	r3, [r0, #0]
 80103e6:	2001      	movs	r0, #1
 80103e8:	e7e7      	b.n	80103ba <_raise_r+0x12>
 80103ea:	2100      	movs	r1, #0
 80103ec:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80103f0:	4620      	mov	r0, r4
 80103f2:	4798      	blx	r3
 80103f4:	2000      	movs	r0, #0
 80103f6:	e7e0      	b.n	80103ba <_raise_r+0x12>

080103f8 <raise>:
 80103f8:	4b02      	ldr	r3, [pc, #8]	@ (8010404 <raise+0xc>)
 80103fa:	4601      	mov	r1, r0
 80103fc:	6818      	ldr	r0, [r3, #0]
 80103fe:	f7ff bfd3 	b.w	80103a8 <_raise_r>
 8010402:	bf00      	nop
 8010404:	2000018c 	.word	0x2000018c

08010408 <_fstat_r>:
 8010408:	b538      	push	{r3, r4, r5, lr}
 801040a:	4d07      	ldr	r5, [pc, #28]	@ (8010428 <_fstat_r+0x20>)
 801040c:	2300      	movs	r3, #0
 801040e:	4604      	mov	r4, r0
 8010410:	4608      	mov	r0, r1
 8010412:	4611      	mov	r1, r2
 8010414:	602b      	str	r3, [r5, #0]
 8010416:	f7f2 f9db 	bl	80027d0 <_fstat>
 801041a:	1c43      	adds	r3, r0, #1
 801041c:	d102      	bne.n	8010424 <_fstat_r+0x1c>
 801041e:	682b      	ldr	r3, [r5, #0]
 8010420:	b103      	cbz	r3, 8010424 <_fstat_r+0x1c>
 8010422:	6023      	str	r3, [r4, #0]
 8010424:	bd38      	pop	{r3, r4, r5, pc}
 8010426:	bf00      	nop
 8010428:	2000060c 	.word	0x2000060c

0801042c <_isatty_r>:
 801042c:	b538      	push	{r3, r4, r5, lr}
 801042e:	4d06      	ldr	r5, [pc, #24]	@ (8010448 <_isatty_r+0x1c>)
 8010430:	2300      	movs	r3, #0
 8010432:	4604      	mov	r4, r0
 8010434:	4608      	mov	r0, r1
 8010436:	602b      	str	r3, [r5, #0]
 8010438:	f7f2 f9f1 	bl	800281e <_isatty>
 801043c:	1c43      	adds	r3, r0, #1
 801043e:	d102      	bne.n	8010446 <_isatty_r+0x1a>
 8010440:	682b      	ldr	r3, [r5, #0]
 8010442:	b103      	cbz	r3, 8010446 <_isatty_r+0x1a>
 8010444:	6023      	str	r3, [r4, #0]
 8010446:	bd38      	pop	{r3, r4, r5, pc}
 8010448:	2000060c 	.word	0x2000060c

0801044c <_kill_r>:
 801044c:	b538      	push	{r3, r4, r5, lr}
 801044e:	4d07      	ldr	r5, [pc, #28]	@ (801046c <_kill_r+0x20>)
 8010450:	2300      	movs	r3, #0
 8010452:	4604      	mov	r4, r0
 8010454:	4608      	mov	r0, r1
 8010456:	4611      	mov	r1, r2
 8010458:	602b      	str	r3, [r5, #0]
 801045a:	f7f2 f8d1 	bl	8002600 <_kill>
 801045e:	1c43      	adds	r3, r0, #1
 8010460:	d102      	bne.n	8010468 <_kill_r+0x1c>
 8010462:	682b      	ldr	r3, [r5, #0]
 8010464:	b103      	cbz	r3, 8010468 <_kill_r+0x1c>
 8010466:	6023      	str	r3, [r4, #0]
 8010468:	bd38      	pop	{r3, r4, r5, pc}
 801046a:	bf00      	nop
 801046c:	2000060c 	.word	0x2000060c

08010470 <_getpid_r>:
 8010470:	f7f2 b8be 	b.w	80025f0 <_getpid>

08010474 <_malloc_usable_size_r>:
 8010474:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010478:	1f18      	subs	r0, r3, #4
 801047a:	2b00      	cmp	r3, #0
 801047c:	bfbc      	itt	lt
 801047e:	580b      	ldrlt	r3, [r1, r0]
 8010480:	18c0      	addlt	r0, r0, r3
 8010482:	4770      	bx	lr

08010484 <_init>:
 8010484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010486:	bf00      	nop
 8010488:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801048a:	bc08      	pop	{r3}
 801048c:	469e      	mov	lr, r3
 801048e:	4770      	bx	lr

08010490 <_fini>:
 8010490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010492:	bf00      	nop
 8010494:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010496:	bc08      	pop	{r3}
 8010498:	469e      	mov	lr, r3
 801049a:	4770      	bx	lr
