Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: dmd.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "dmd.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "dmd"
Output Format                      : NGC
Target Device                      : xc3s200a-4-vq100

---- Source Options
Top Module Name                    : dmd
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ipcore_dir/sp_bram.v" in library work
Compiling verilog file "VideoGen.v" in library work
Module <sp_bram> compiled
Compiling verilog file "dcm_pixels.v" in library work
Module <VideoGen> compiled
Compiling verilog file "HDMI.v" in library work
Module <dcm_pixels> compiled
Module <HDMI> compiled
Compiling verilog file "dmd.v" in library work
Module <TMDS_encoder> compiled
Module <dmd> compiled
No errors in compilation
Analysis of file <"dmd.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <dmd> in library <work>.

Analyzing hierarchy for module <dcm_pixels> in library <work>.

Analyzing hierarchy for module <VideoGen> in library <work> with parameters.
	hDrawArea = "00000000000000000000010100000000"
	hFrameSize = "00000000000000000000010110100000"
	hSyncLen = "00000000000000000000000001100000"
	hSyncPorch = "00000000000000000000000000100000"
	vDrawArea = "00000000000000000000000110000110"
	vFrameSize = "00000000000000000000000110111010"
	vSyncLen = "00000000000000000000000000011000"
	vSyncPorch = "00000000000000000000000000000001"

Analyzing hierarchy for module <HDMI> in library <work>.

Analyzing hierarchy for module <TMDS_encoder> in library <work> with parameters.
	invert_TMDS_output = "00000000000000000000000000000000"

Analyzing hierarchy for module <TMDS_encoder> in library <work> with parameters.
	invert_TMDS_output = "00000000000000000000000000000001"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <dmd>.
Module <dmd> is correct for synthesis.
 
Analyzing module <dcm_pixels> in library <work>.
Module <dcm_pixels> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <dcm_pixels>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <dcm_pixels>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <dcm_pixels>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <dcm_pixels>.
    Set user-defined property "CLKDV_DIVIDE =  6.000000" for instance <DCM_SP_INST> in unit <dcm_pixels>.
    Set user-defined property "CLKFX_DIVIDE =  5" for instance <DCM_SP_INST> in unit <dcm_pixels>.
    Set user-defined property "CLKFX_MULTIPLY =  8" for instance <DCM_SP_INST> in unit <dcm_pixels>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <dcm_pixels>.
    Set user-defined property "CLKIN_PERIOD =  40.000000" for instance <DCM_SP_INST> in unit <dcm_pixels>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <dcm_pixels>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <dcm_pixels>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <dcm_pixels>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <dcm_pixels>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <dcm_pixels>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <dcm_pixels>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <dcm_pixels>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <dcm_pixels>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <dcm_pixels>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <dcm_pixels>.
Analyzing module <VideoGen> in library <work>.
	hDrawArea = 32'sb00000000000000000000010100000000
	hFrameSize = 32'sb00000000000000000000010110100000
	hSyncLen = 32'sb00000000000000000000000001100000
	hSyncPorch = 32'sb00000000000000000000000000100000
	vDrawArea = 32'sb00000000000000000000000110000110
	vFrameSize = 32'sb00000000000000000000000110111010
	vSyncLen = 32'sb00000000000000000000000000011000
	vSyncPorch = 32'sb00000000000000000000000000000001
WARNING:Xst:2211 - "ipcore_dir/sp_bram.v" line 47: Instantiating black box module <sp_bram>.
Module <VideoGen> is correct for synthesis.
 
Analyzing module <HDMI> in library <work>.
Module <HDMI> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_TMDS_inst> in unit <HDMI>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_TMDS_inst> in unit <HDMI>.
    Set user-defined property "CLKFX_MULTIPLY =  10" for instance <DCM_TMDS_inst> in unit <HDMI>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_TMDS_inst> in unit <HDMI>.
    Set user-defined property "CLKIN_PERIOD =  10.000000" for instance <DCM_TMDS_inst> in unit <HDMI>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_TMDS_inst> in unit <HDMI>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_TMDS_inst> in unit <HDMI>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_TMDS_inst> in unit <HDMI>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_TMDS_inst> in unit <HDMI>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_TMDS_inst> in unit <HDMI>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_TMDS_inst> in unit <HDMI>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_TMDS_inst> in unit <HDMI>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_TMDS_inst> in unit <HDMI>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_TMDS_inst> in unit <HDMI>.
    Set user-defined property "STARTUP_WAIT =  TRUE" for instance <DCM_TMDS_inst> in unit <HDMI>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUFDS_red> in unit <HDMI>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUFDS_red> in unit <HDMI>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUFDS_red> in unit <HDMI>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUFDS_green> in unit <HDMI>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUFDS_green> in unit <HDMI>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUFDS_green> in unit <HDMI>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUFDS_blue> in unit <HDMI>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUFDS_blue> in unit <HDMI>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUFDS_blue> in unit <HDMI>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <ODDR2_clock> in unit <HDMI>.
    Set user-defined property "INIT =  0" for instance <ODDR2_clock> in unit <HDMI>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR2_clock> in unit <HDMI>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUFDS_clock> in unit <HDMI>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUFDS_clock> in unit <HDMI>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUFDS_clock> in unit <HDMI>.
Analyzing module <TMDS_encoder.1> in library <work>.
	invert_TMDS_output = 32'sb00000000000000000000000000000000
Module <TMDS_encoder.1> is correct for synthesis.
 
Analyzing module <TMDS_encoder.2> in library <work>.
	invert_TMDS_output = 32'sb00000000000000000000000000000001
Module <TMDS_encoder.2> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <TMDS_encoder_1>.
    Related source file is "HDMI.v".
    Found 10-bit register for signal <TMDS>.
    Found 4-bit subtractor for signal <balance>.
    Found 2-bit adder for signal <balance$addsub0001> created at line 61.
    Found 3-bit adder for signal <balance$addsub0003> created at line 61.
    Found 3-bit adder for signal <balance$addsub0004> created at line 61.
    Found 3-bit adder for signal <balance$addsub0005> created at line 61.
    Found 1-bit adder carry out for signal <balance$addsub0007> created at line 61.
    Found 2-bit adder carry out for signal <balance$addsub0008> created at line 61.
    Found 3-bit adder carry out for signal <balance$addsub0009> created at line 61.
    Found 4-bit register for signal <balance_acc>.
    Found 4-bit subtractor for signal <balance_acc_inc>.
    Found 4-bit addsub for signal <balance_acc_new>.
    Found 1-bit xor2 for signal <balance_sign_eq$xor0000> created at line 62.
    Found 2-bit adder for signal <Nb1s$addsub0001> created at line 56.
    Found 3-bit adder for signal <Nb1s$addsub0003> created at line 56.
    Found 3-bit adder for signal <Nb1s$addsub0004> created at line 56.
    Found 3-bit adder for signal <Nb1s$addsub0005> created at line 56.
    Found 3-bit adder carry out for signal <Nb1s$addsub0006>.
    Found 1-bit adder carry out for signal <Nb1s$addsub0007> created at line 56.
    Found 2-bit adder carry out for signal <Nb1s$addsub0008> created at line 56.
    Found 7-bit xor3 for signal <q_m$xor0000> created at line 58.
    Found 8-bit xor2 for signal <TMDS_data$xor0000> created at line 66.
    Found 4-bit comparator greater for signal <XNOR$cmp_gt0000> created at line 57.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred  17 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   7 Xor(s).
Unit <TMDS_encoder_1> synthesized.


Synthesizing Unit <TMDS_encoder_2>.
    Related source file is "HDMI.v".
    Found 10-bit register for signal <TMDS>.
    Found 4-bit subtractor for signal <balance>.
    Found 2-bit adder for signal <balance$addsub0001> created at line 61.
    Found 3-bit adder for signal <balance$addsub0003> created at line 61.
    Found 3-bit adder for signal <balance$addsub0004> created at line 61.
    Found 3-bit adder for signal <balance$addsub0005> created at line 61.
    Found 1-bit adder carry out for signal <balance$addsub0007> created at line 61.
    Found 2-bit adder carry out for signal <balance$addsub0008> created at line 61.
    Found 3-bit adder carry out for signal <balance$addsub0009> created at line 61.
    Found 4-bit register for signal <balance_acc>.
    Found 4-bit subtractor for signal <balance_acc_inc>.
    Found 4-bit addsub for signal <balance_acc_new>.
    Found 1-bit xor2 for signal <balance_sign_eq$xor0000> created at line 62.
    Found 2-bit adder for signal <Nb1s$addsub0001> created at line 56.
    Found 3-bit adder for signal <Nb1s$addsub0003> created at line 56.
    Found 3-bit adder for signal <Nb1s$addsub0004> created at line 56.
    Found 3-bit adder for signal <Nb1s$addsub0005> created at line 56.
    Found 3-bit adder carry out for signal <Nb1s$addsub0006>.
    Found 1-bit adder carry out for signal <Nb1s$addsub0007> created at line 56.
    Found 2-bit adder carry out for signal <Nb1s$addsub0008> created at line 56.
    Found 7-bit xor3 for signal <q_m$xor0000> created at line 58.
    Found 8-bit xor2 for signal <TMDS_data$xor0000> created at line 66.
    Found 4-bit comparator greater for signal <XNOR$cmp_gt0000> created at line 57.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred  17 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   7 Xor(s).
Unit <TMDS_encoder_2> synthesized.


Synthesizing Unit <dcm_pixels>.
    Related source file is "dcm_pixels.v".
Unit <dcm_pixels> synthesized.


Synthesizing Unit <VideoGen>.
    Related source file is "VideoGen.v".
WARNING:Xst:647 - Input <rclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <G> equivalent to <B> has been removed
    Register <R> equivalent to <B> has been removed
    Found 1-bit register for signal <vSync>.
    Found 1-bit register for signal <DrawArea>.
    Found 1-bit register for signal <hSync>.
    Found 8-bit register for signal <B>.
    Found 8-bit adder for signal <B$add0000> created at line 120.
    Found 4x4-bit multiplier for signal <B$mult0000> created at line 120.
    Found 12-bit up counter for signal <CounterX>.
    Found 12-bit up counter for signal <CounterY>.
    Found 12-bit comparator less for signal <DrawArea$cmp_lt0000> created at line 94.
    Found 12-bit comparator less for signal <DrawArea$cmp_lt0001> created at line 94.
    Found 12-bit comparator greatequal for signal <hSync$cmp_ge0000> created at line 95.
    Found 12-bit comparator less for signal <hSync$cmp_lt0000> created at line 95.
    Found 13-bit adder for signal <pixel_addr>.
    Found 8-bit up counter for signal <pixel_x>.
    Found 4-bit comparator greatequal for signal <pixel_x$cmp_ge0000> created at line 64.
    Found 6-bit up counter for signal <pixel_y>.
    Found 4-bit comparator less for signal <pixel_y$cmp_lt0000> created at line 83.
    Found 12-bit comparator greatequal for signal <vSync$cmp_ge0000> created at line 96.
    Found 12-bit comparator less for signal <vSync$cmp_lt0000> created at line 96.
    Found 4-bit up counter for signal <x_count>.
    Found 4-bit up counter for signal <y_count>.
    Found 4-bit comparator greatequal for signal <y_count$cmp_ge0000> created at line 83.
    Summary:
	inferred   6 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   9 Comparator(s).
Unit <VideoGen> synthesized.


Synthesizing Unit <HDMI>.
    Related source file is "HDMI.v".
    Found 4-bit up counter for signal <TMDS_cnt>.
    Found 10-bit register for signal <TMDS_shift_blue>.
    Found 10-bit register for signal <TMDS_shift_green>.
    Found 1-bit register for signal <TMDS_shift_load>.
    Found 10-bit register for signal <TMDS_shift_red>.
    Summary:
	inferred   1 Counter(s).
	inferred  31 D-type flip-flop(s).
Unit <HDMI> synthesized.


Synthesizing Unit <dmd>.
    Related source file is "dmd.v".
Unit <dmd> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 4x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 53
 1-bit adder carry out                                 : 6
 13-bit adder                                          : 1
 2-bit adder                                           : 6
 2-bit adder carry out                                 : 6
 3-bit adder                                           : 18
 3-bit adder carry out                                 : 6
 4-bit addsub                                          : 3
 4-bit subtractor                                      : 6
 8-bit adder                                           : 1
# Counters                                             : 7
 12-bit up counter                                     : 2
 4-bit up counter                                      : 3
 6-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 14
 1-bit register                                        : 4
 10-bit register                                       : 6
 4-bit register                                        : 3
 8-bit register                                        : 1
# Comparators                                          : 12
 12-bit comparator greatequal                          : 2
 12-bit comparator less                                : 4
 4-bit comparator greatequal                           : 2
 4-bit comparator greater                              : 3
 4-bit comparator less                                 : 1
# Xors                                                 : 12
 1-bit xor2                                            : 6
 7-bit xor3                                            : 3
 8-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/sp_bram.ngc>.
Loading core <sp_bram> for timing and area information for instance <screen_buffer>.

Synthesizing (advanced) Unit <TMDS_encoder_1>.
The following registers are absorbed into accumulator <balance_acc>: 1 register on signal <balance_acc>.
Unit <TMDS_encoder_1> synthesized (advanced).

Synthesizing (advanced) Unit <TMDS_encoder_2>.
The following registers are absorbed into accumulator <balance_acc>: 1 register on signal <balance_acc>.
Unit <TMDS_encoder_2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 4x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 50
 1-bit adder carry out                                 : 6
 13-bit adder                                          : 1
 2-bit adder                                           : 6
 2-bit adder carry out                                 : 6
 3-bit adder                                           : 18
 3-bit adder carry out                                 : 6
 4-bit subtractor                                      : 6
 8-bit adder                                           : 1
# Counters                                             : 7
 12-bit up counter                                     : 2
 4-bit up counter                                      : 3
 6-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Accumulators                                         : 3
 4-bit updown accumulator                              : 3
# Registers                                            : 72
 Flip-Flops                                            : 72
# Comparators                                          : 12
 12-bit comparator greatequal                          : 2
 12-bit comparator less                                : 4
 4-bit comparator greatequal                           : 2
 4-bit comparator greater                              : 3
 4-bit comparator less                                 : 1
# Xors                                                 : 12
 1-bit xor2                                            : 6
 7-bit xor3                                            : 3
 8-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <dmd> ...

Optimizing unit <TMDS_encoder_1> ...

Optimizing unit <TMDS_encoder_2> ...

Optimizing unit <VideoGen> ...

Optimizing unit <HDMI> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block dmd, actual ratio is 7.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 134
 Flip-Flops                                            : 134

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : dmd.ngr
Top Level Output File Name         : dmd
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 328
#      GND                         : 2
#      INV                         : 13
#      LUT1                        : 30
#      LUT2                        : 25
#      LUT2_D                      : 2
#      LUT3                        : 69
#      LUT3_D                      : 9
#      LUT3_L                      : 4
#      LUT4                        : 84
#      LUT4_D                      : 8
#      LUT4_L                      : 3
#      MUXCY                       : 42
#      MUXF5                       : 3
#      VCC                         : 2
#      XORCY                       : 32
# FlipFlops/Latches                : 135
#      FD                          : 58
#      FDR                         : 44
#      FDRE                        : 30
#      FDRS                        : 1
#      FDS                         : 1
#      ODDR2                       : 1
# RAMS                             : 2
#      RAMB16BWE                   : 2
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 7
#      IBUFG                       : 1
#      OBUF                        : 2
#      OBUFDS                      : 4
# DCMs                             : 2
#      DCM_SP                      : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200avq100-4 

 Number of Slices:                      127  out of   1792     7%  
 Number of Slice Flip Flops:            135  out of   3584     3%  
 Number of 4 input LUTs:                247  out of   3584     6%  
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of     68    16%  
 Number of BRAMs:                         2  out of     16    12%  
 Number of GCLKs:                         5  out of     24    20%  
 Number of DCMs:                          2  out of      4    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                   | Load  |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
clk25                              | pixel_clock/DCM_SP_INST:CLKFX                                                                                                           | 103   |
myVideoGen/screen_buffer/N1        | NONE(myVideoGen/screen_buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram)| 2     |
clk25                              | pixel_clock/DCM_SP_INST:CLKFX+myHDMI/DCM_TMDS_inst:CLKFX                                                                                | 35    |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 53.904ns (Maximum Frequency: 18.551MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 5.531ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk25'
  Clock period: 53.904ns (frequency: 18.551MHz)
  Total number of paths / destination ports: 255115 / 267
-------------------------------------------------------------------------
Delay:               3.369ns (Levels of Logic = 1)
  Source:            myHDMI/TMDS_cnt_3 (FF)
  Destination:       myHDMI/TMDS_cnt_3 (FF)
  Source Clock:      clk25 rising 16.0X
  Destination Clock: clk25 rising 16.0X

  Data Path: myHDMI/TMDS_cnt_3 to myHDMI/TMDS_cnt_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.674  myHDMI/TMDS_cnt_3 (myHDMI/TMDS_cnt_3)
     LUT4:I0->O            4   0.648   0.587  myHDMI/TMDS_shift_load_cmp_eq00001 (myHDMI/TMDS_shift_load_cmp_eq0000)
     FDR:R                     0.869          myHDMI/TMDS_cnt_0
    ----------------------------------------
    Total                      3.369ns (2.108ns logic, 1.261ns route)
                                       (62.6% logic, 37.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk25'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 1)
  Source:            myHDMI/TMDS_shift_red_0 (FF)
  Destination:       TMDSn<2> (PAD)
  Source Clock:      clk25 rising 16.0X

  Data Path: myHDMI/TMDS_shift_red_0 to TMDSn<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.420  myHDMI/TMDS_shift_red_0 (myHDMI/TMDS_shift_red_0)
     OBUFDS:I->O               4.520          myHDMI/OBUFDS_red (TMDSp<2>)
    ----------------------------------------
    Total                      5.531ns (5.111ns logic, 0.420ns route)
                                       (92.4% logic, 7.6% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.41 secs
 
--> 

Total memory usage is 285104 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    2 (   0 filtered)

