// Seed: 733330810
module module_0 (
    output tri1 id_0,
    input  tri0 id_1
);
  assign id_0 = -1 || 1 < id_1 && id_1 || id_1;
  wire id_3;
  bit  id_4;
  always @(posedge 1) begin : LABEL_0
    id_4 <= -1;
  end
  wire id_5;
  localparam id_6 = 1;
  logic [1 : -1] id_7;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd82
) (
    input tri id_0,
    output supply0 id_1,
    input uwire id_2,
    input uwire _id_3
);
  tri [-1 : id_3] id_5, id_6, id_7;
  module_0 modCall_1 (
      id_1,
      id_0
  );
  assign modCall_1.id_1 = 0;
  assign id_1 = 1;
  assign id_6 = 1 - 1;
endmodule
