# half-adder-verilog
Simple Half Adder implemented in Verilog HDL
