
---------- Begin Simulation Statistics ----------
simSeconds                                   0.288247                       # Number of seconds simulated (Second)
simTicks                                 288247095500                       # Number of ticks simulated (Tick)
finalTick                                288247095500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   9065.03                       # Real time elapsed on the host (Second)
hostTickRate                                 31797690                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8777244                       # Number of bytes of host memory used (Byte)
simInsts                                   1000000000                       # Number of instructions simulated (Count)
simOps                                     1936301154                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   110314                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     213601                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        576494192                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      2029680396                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      550                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     2002201367                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 382370                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             93379756                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         158201110                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 304                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           576302554                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.474219                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.289236                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  75606325     13.12%     13.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  62742013     10.89%     24.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  76486621     13.27%     37.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  76731775     13.31%     50.59% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  77943470     13.52%     64.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  72319892     12.55%     76.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  74293767     12.89%     89.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  44274683      7.68%     97.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                  15904008      2.76%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             576302554                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                29451210     91.60%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     22      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      5      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    5      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd               263      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                20      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                21      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult             1286      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     91.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                2076974      6.46%     98.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                620502      1.93%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1382      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              632      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      4669596      0.23%      0.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu    1604717621     80.15%     80.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      2224293      0.11%     80.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv       8429413      0.42%     80.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       919370      0.05%     80.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     80.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1325      0.00%     80.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     80.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     80.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     80.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     80.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     80.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         1431      0.00%     80.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     80.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       744270      0.04%     81.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     81.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt       666059      0.03%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      1313486      0.07%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         1024      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd       156397      0.01%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       120577      0.01%     81.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv        31282      0.00%     81.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       149560      0.01%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt          797      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    237326045     11.85%     92.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite    137581934      6.87%     99.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      1744191      0.09%     99.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1402696      0.07%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     2002201367                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.473064                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            32152322                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.016058                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               4598152340                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites              2115261232                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses      1983974966                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  15087633                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  7813029                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          7495077                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                  2022138187                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      7545906                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                        1995291238                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                     238369628                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   6910122                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                          376864717                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                      243936264                       # Number of branches executed (Count)
system.cpu.numStoreInsts                    138495089                       # Number of stores executed (Count)
system.cpu.numRate                           3.461078                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            2038                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          191638                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                  1000000000                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                    1936301154                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.576494                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.576494                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.734623                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.734623                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                 2490417077                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                1417394030                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                     8782761                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    5459249                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                  1264659819                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                  635865327                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                 865341469                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      216                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads      240732129                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores     141384361                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     12054360                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      7249832                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups               256812940                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted         205174165                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect           4150306                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups            112701224                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits               110330774                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.978967                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                10574203                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 23                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups         3650151                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            3616717                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            33434                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted       110704                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        93300566                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             246                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           3420447                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    563158381                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.438289                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.942961                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       104625426     18.58%     18.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1       100005723     17.76%     36.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        57359897     10.19%     46.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        79701116     14.15%     60.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        35143251      6.24%     66.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5        30635012      5.44%     72.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6        23914422      4.25%     76.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         8950579      1.59%     78.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8       122822955     21.81%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    563158381                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted           1000000000                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted             1936301154                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                   367855721                       # Number of memory references committed (Count)
system.cpu.commit.loads                     231030401                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          20                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                  238307019                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                    7385755                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                  1922909275                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls               8759077                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      4386393      0.23%      0.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu   1549927944     80.05%     80.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      2189114      0.11%     80.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv      7892616      0.41%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       902951      0.05%     80.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     80.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          384      0.00%     80.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     80.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     80.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     80.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     80.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         1178      0.00%     80.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       724055      0.04%     80.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     80.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt       655300      0.03%     80.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      1307470      0.07%     80.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          582      0.00%     80.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd       156016      0.01%     80.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt       120471      0.01%     80.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv        31196      0.00%     80.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       148994      0.01%     81.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt          769      0.00%     81.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    229344337     11.84%     92.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite    135463418      7.00%     99.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      1686064      0.09%     99.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      1361902      0.07%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total   1936301154                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples     122822955                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data      338697232                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         338697232                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     338697232                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        338697232                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       310520                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          310520                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       310520                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         310520                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  19386227872                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  19386227872                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  19386227872                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  19386227872                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    339007752                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     339007752                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    339007752                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    339007752                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.000916                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.000916                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.000916                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.000916                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 62431.495144                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 62431.495144                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 62431.495144                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 62431.495144                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       140412                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         1416                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         2823                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           11                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      49.738576                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   128.727273                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       186282                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            186282                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        83552                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         83552                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        83552                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        83552                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       226968                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       226968                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       226968                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       226968                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  14158795871                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  14158795871                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  14158795871                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  14158795871                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.000670                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.000670                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.000670                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.000670                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 62382.344079                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 62382.344079                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 62382.344079                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 62382.344079                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 226444                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data           10                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total           10                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           10                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           10                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data        30000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total        30000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           10                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           10                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           10                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           10                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    202039861                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       202039861                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       142573                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        142573                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   9027337500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   9027337500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    202182434                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    202182434                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000705                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000705                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 63317.300611                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 63317.300611                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        71070                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        71070                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        71503                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        71503                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   4789673000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   4789673000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000354                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000354                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 66985.622981                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 66985.622981                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data    136657371                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total      136657371                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       167947                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       167947                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  10358890372                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  10358890372                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data    136825318                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total    136825318                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.001227                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.001227                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 61679.520158                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 61679.520158                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        12482                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        12482                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       155465                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       155465                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   9369122871                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   9369122871                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001136                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001136                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 60265.158531                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 60265.158531                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 288247095500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.951818                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            338924222                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             226956                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs            1493.347706                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              148000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.951818                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999906                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999906                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          153                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          354                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         2712289132                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        2712289132                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 288247095500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                192580519                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              39339248                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 336554636                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               4391157                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                3436994                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved            110322603                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                731044                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             2073797525                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts               1970975                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 288247095500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 288247095500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles          183408205                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                     1079689279                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                   256812940                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches          124521694                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     388715259                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 8335994                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                        107                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                 1224                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          9747                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                 181082871                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes               1519245                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          576302554                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.633163                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.509645                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                228635398     39.67%     39.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 22360156      3.88%     43.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 28782194      4.99%     48.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 22246338      3.86%     52.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 24424448      4.24%     56.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 31783528      5.52%     62.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 18408819      3.19%     65.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                 17224020      2.99%     68.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                182437653     31.66%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            576302554                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.445474                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.872854                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst      181079183                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         181079183                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     181079183                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        181079183                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         3688                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            3688                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         3688                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           3688                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    239512999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    239512999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    239512999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    239512999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    181082871                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     181082871                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    181082871                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    181082871                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000020                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000020                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000020                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000020                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 64943.871746                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 64943.871746                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 64943.871746                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 64943.871746                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          134                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             67                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         2444                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              2444                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          720                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           720                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          720                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          720                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2968                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2968                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2968                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2968                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    201732999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    201732999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    201732999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    201732999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000016                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000016                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000016                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000016                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 67969.339286                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 67969.339286                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 67969.339286                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 67969.339286                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   2444                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    181079183                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       181079183                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         3688                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          3688                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    239512999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    239512999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    181082871                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    181082871                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000020                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000020                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 64943.871746                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 64943.871746                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          720                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          720                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2968                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2968                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    201732999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    201732999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000016                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000016                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 67969.339286                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 67969.339286                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 288247095500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.257938                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            181082151                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2968                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           61011.506402                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               77000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.257938                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.998551                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.998551                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::1            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          504                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         1448665936                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        1448665936                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 288247095500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   3436994                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   11323519                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  1245666                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             2029680946                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               711689                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                240732129                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts               141384361                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   334                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     14058                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  1218829                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          13585                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        1201920                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      2398789                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              3600709                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit               1993010723                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount              1991470043                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                1449511966                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                2287589714                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.454449                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.633642                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 288247095500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 288247095500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                    35481454                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 9701724                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                32455                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               13585                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                4559040                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads               700884                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   2375                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          231030401                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.145209                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             3.800239                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9              230736631     99.87%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                74902      0.03%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  597      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  375      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                75974      0.03%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  517      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 2666      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 2628      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 3563      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 8467      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              38451      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               8915      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              11169      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              33670      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               2842      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               5795      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              12673      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               2035      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                454      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                224      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                181      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                493      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                296      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                234      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                869      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                422      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                261      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                802      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                241      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                261      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             3793      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1136                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            231030401                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               238367546                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses               138495102                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      6461                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                    127473                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 288247095500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               181084330                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      1680                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 288247095500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 288247095500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                3436994                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                196048602                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                13399873                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           5635                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 337134631                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              26276819                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             2062774162                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                126456                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                2231884                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 661560                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               22646140                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents             152                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands          3341577084                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  6833418110                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               2596218697                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   8869350                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps            3132662486                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                208914511                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     244                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 229                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  15701200                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       2469893830                       # The number of ROB reads (Count)
system.cpu.rob.writes                      4072387556                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts               1000000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 1936301154                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   831                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_writebacks::samples    188718.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      2827.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    226065.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001469772500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        11145                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        11145                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              708495                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             177772                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      229912                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     188723                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    229912                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   188723                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   1020                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     5                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.61                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                229912                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               188723                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  208518                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   16329                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    3119                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     853                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      72                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   4978                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   4991                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  10565                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  10964                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  11108                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  11234                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  11239                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  11223                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  11224                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  11229                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  11265                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  11381                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  11240                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  11328                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  11205                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  11170                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  11176                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  11174                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        11145                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      20.537012                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     18.769641                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     22.474028                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-31          10510     94.30%     94.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-63           530      4.76%     99.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-95            28      0.25%     99.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-127           23      0.21%     99.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-159            7      0.06%     99.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-191            8      0.07%     99.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-223            9      0.08%     99.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-255            8      0.07%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-287            5      0.04%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::288-319            4      0.04%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-351            3      0.03%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::416-447            3      0.03%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::480-511            1      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-543            1      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::544-575            2      0.02%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::576-607            1      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::608-639            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::896-927            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         11145                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        11145                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.930821                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.899075                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.042857                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             6109     54.81%     54.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               49      0.44%     55.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             4647     41.70%     96.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              330      2.96%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                9      0.08%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         11145                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   65280                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                14714368                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             12078272                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              51047758.08573586                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              41902493.34186266                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  288247029000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     688540.21                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       180928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     14468160                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     12076416                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 627683.688143181964                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 50193602.037526860833                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 41896054.421821571887                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         2956                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       226956                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       188723                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst    106901000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   6985655000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 6798755418250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     36164.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     30779.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  36025049.51                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       189184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     14525184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       14714368                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       189184                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       189184                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     11922048                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     11922048                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         2956                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       226956                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          229912                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       186282                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         186282                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         656326                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       50391432                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          51047758                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       656326                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        656326                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     41360514                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         41360514                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     41360514                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        656326                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      50391432                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         92408272                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               228892                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              188694                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        11931                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        12064                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        13889                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        14159                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        13929                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        15128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        14025                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        13058                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        11637                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        24432                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        13253                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        15846                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        14296                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        14266                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        13995                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        12984                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        10331                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        10074                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        11476                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        11889                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        12666                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        13233                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        12647                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        11339                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        10203                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        11017                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        10941                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        13482                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        12644                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        13050                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        12563                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        11139                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              2800831000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            1144460000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         7092556000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                12236.47                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           30986.47                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              144741                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             167063                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            63.24                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           88.54                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       105782                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   252.646991                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   141.632878                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   319.605442                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        50728     47.96%     47.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        27366     25.87%     73.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         7209      6.81%     80.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         2301      2.18%     82.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         1838      1.74%     84.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         1600      1.51%     86.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         1509      1.43%     87.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         1419      1.34%     88.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        11812     11.17%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       105782                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              14649088                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           12076416                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               50.821286                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               41.896054                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.72                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.40                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.33                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               74.67                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 288247095500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       360712800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       191723400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      772426620                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     488879100                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 22753972800.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  60689143170                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  59580299520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  144837157410                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   502.475687                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 154283786250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   9625026000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 124338283250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       394570680                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       209719290                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      861862260                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     496103580                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 22753972800.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  67308266460                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  54006292800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  146030787870                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   506.616685                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 139739671750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   9625046750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 138882377000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 288247095500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               74422                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        186282                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean          2444                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             40162                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                12                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             155502                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            155502                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            2968                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          71454                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrls.port         8368                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::total         8368                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       680368                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::total       680368                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  688736                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrls.port       345600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::total       345600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrls.port     26447232                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::total     26447232                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 26792832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                               12                       # Total snoops (Count)
system.membus.snoopTraffic                        768                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             229936                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000965                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.031057                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   229714     99.90%     99.90% # Request fanout histogram (Count)
system.membus.snoopFanout::1                      222      0.10%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               229936                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 288247095500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          1258970496                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           15881499                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         1213273250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         458824                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       228889                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests          221                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
