E2.08 / 2013-04-01 / CML_20130401
1. after discussing with DE, keep 100BASE-T TX shape as E1.
Note: New F/W for SQA IOT test.

E2.07 / 2013-03-27 / CML_20130327
1. add TX tuning for 10BASE-T and 100BASE-T
2. disable P4 EEE capability (switch will check the capability set in register not the AN result)
Note: F/W for SQA IOT test.

E2.06 / 2013-03-21 / CML_20130321
1. disable PLL then enable PLL to restart clock (clock might stop if power on DUT with link partner before phase-mux
   workaround setting takes effect: phase-mux bug)
2. disable TX short cable power saving mode
Note: F/W for UNH-IOL test.

E2.05 / 2013-03-12 / CML_20130312
1. set default display flag level as 2 to show link up and link down message

E2.04 / 2013-02-26
1. fix the Reg00h default value modified by F/W (CML_20130226_1)
2. disable P4 EEE to workaround P0 TX_ER bug (CML_20130226_2)

E2.03 / 2013-02-23 / CML_20130223
1. workaround RX clock hang up issue when phase mux change with VDD1V=1V
2. remove setting for E1 EEE

E2.02 / 2013-02-21 / CML_20130221
1. fix typo

E2.01 / 2013-02-19 / CML_20130219
1. change MT7530E2 PHY ID as 0x9412

E2.00 / 2013-02-04
1.remove initial value setting
2.modify doLpbk_setting() for move test reg0x0D to DEV0x1E reg0x14D
3.modify doGbeTxShaper() by change 0x232 to 0x200,for E2 merge normal and test mode
4.for ECNC_0xE0 is per port //V1.17
5.add Period print to print message //V1.17


VE1.16 / 2012-11-09
1.no force clear auto polling in PeriodChk()
2.modify MAC enable EEE setting in rcS, but disable this setting now
3.RG_TX_DELAY_SEL change from "01" to "10", for control AFE and DSP interface timing delay, by ZL request
4.PLL setting dev 0x1F,reg 0x400 change from 0x30E2 to 0x30E0 , by Taiyou request
5.modify FW bug for read EQ error from "tce chkval port_number"


VE1.15 / 2012-11-02
1.modify 100M TX setting

VE1.14 / 2012-11-01
1.mark "power down VBUFFER when 1000M link up,and recover when 1000M link down"
==> because effect 1000M EEE
2.fixed register setting bug for auto polling of MAC in Periodchk() 


VE1.13 / 2012-10-30
1.power down VBUFFER when 1000M link up,and recover when 1000M link down
because GBE TX will set center-tap common mode by itself
ink down is at 10M mode==>no force power down VBUFFER
2.cr_da_tx_ps_drir0_gbe change from F to 1 for power consumption
3.cr_da_tx_fnr_op_gbe change from 7 to 0 for power consumption

VE1.12 / 2012-10-29
1.modify doReadPhycoeff() for dump DFE tap0/1/2 and DFE tail
2.cr_da_tx_ps_op_gbe change from 8 to 4 for power consumption
3.cr_da_tx_ps_drir0_gbe change from F to 2 for power consumption
4.cr_da_tx_cm1_op_gbe change from 9 to 5 for power consumption
5.cr_da_tx_fnr_op_gbe change from 7 to 4 for power consumption

VE1.11 / 2012-10-25
1.after token ring register read /write, reset CL22 page to 0
2.force DSP freeze and disable SW page when dump DSP coeffr, and recover after finish dump DSP coeffr
3.for PC ping others PC, modify FW in the rcS

VE1.10 / 2012-10-23
1.mark for no auto polling, because link status is read clear,so auto polling will effect phy part link status check. => Now MAC flow test will fail
2.add power on finish flag to work around Cl22 page switched by TRcmd problem
3.start/stop Re-calibration DC offset after setting rg_ad_sped_en=0
4.modify err over threshold from 7 to 5

VE1.09 / 2012-10-19
1.add EEE related setting
search ///for E1 IC EEE at V1.09 
2.modify write token ring register PCS 0x00 at link_down status every 250ms in mt7530GePhySkewSWPatch()
=>write token ring register PCS 0x00 when skew value force and link time too long
3.recover CL22 page after write token ring register PCS 0x00
4.MAC modify: Auto polling disable -> SW patch -> Auto polling enable 
5.add batch related setting for ping in rcS

VE1.08 / 2012-10-02
1.add fgMT7530_INT to decide register read/write using internal or external
2.using mtEMiiRegWrite() to replace tcMiiExtStationWrite_ext()
3.using mtEMiiRegRead() to replace tcMiiExtStationRead_ext()
4.using mtMiiRegWrite() to replace tcMiiStationWrite_ext()
5.using mtMiiRegRead() to replace tcMiiStationRead_ext()
6.enhance "tc chkval" function

VE1.07 / 2012-10-01
1.adjust RX AD sampling time from 3 to 7
2.1000M TX power up sequence =>th1 from 2 to 1
3.add phy part to MAC part in/out debug message

VE1.06 / 2012-09-27
1.remove "tuning 1000M VGA thresh, 1/4 -> 1/2" at VE1.04
2.skew calibration issue fix for 1000M link modify


VE1.05 / 2012-09-21
1.doGbeTxShaper() modify
2.gmac1_tc3262.c/gmac_tc3262.c modify for ESD
3.gmac_tc3262.c modify for power on hang without link up

VE1.04 / 2012-09-19
1.tuning 100M VGA thresh, 1/8 -> 1/4
2.tuning 1000M VGA thresh, 1/4 -> 1/2
3.tuning cr_da_tx_filter_cap_hbt for slew rate
4.tuning cr_da_tx_i2mpb_otst for output voltage
5.tuning TX shaper for 100M

VE1.03 / 2012-09-12
1.skew calibration issue fix for 1000M link
2.add Skewdispflag for check 1000M link
3.mtDbgPorbeRead()/mtDbgPorbeSet() bug fixed
4.TrregType of doPhyMiiRead_TrDbg()/doPhyMiiWrite_TrDbg() support large/small form
5.disable cr_tx10_eee_mode at E1 IC,but E2 need enable

VE1.02 / 2012-09-06
1.for PLL setting, PPM:150->10


VE1.01 / 2012-09-06
1.TX setting modify according to DE suggestion
2.band gap
3.for tuning Vbuffer to 1.55V
4.modify Pair A DC for 100M
5.disable vct and TX power control
6.decrease err over threshold
7.disable txfil caliration
8.for SAR AD timing issue,Port 2 Pair B has glitch
9.TX ECHO FIFO

