Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Mar 15 17:08:53 2025
| Host         : vivado running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_utilization -file /home/azureuser/btreeBlock/verilog/put/vivado/reports/utilization.rpt
| Design       : put
| Device       : xc7v2000tflg1925-1
| Speed File   : -1
| Design State : Optimized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists
10. SLR Connectivity
11. SLR Connectivity Matrix
12. SLR IO Utilization

1. Slice Logic
--------------

+-------------------------+--------+-------+------------+-----------+-------+
|        Site Type        |  Used  | Fixed | Prohibited | Available | Util% |
+-------------------------+--------+-------+------------+-----------+-------+
| Slice LUTs*             | 110692 |     0 |          0 |   1221600 |  9.06 |
|   LUT as Logic          | 110692 |     0 |          0 |   1221600 |  9.06 |
|   LUT as Memory         |      0 |     0 |          0 |    344800 |  0.00 |
| Slice Registers         |  77800 |     0 |          0 |   2443200 |  3.18 |
|   Register as Flip Flop |  77800 |     0 |          0 |   2443200 |  3.18 |
|   Register as Latch     |      0 |     0 |          0 |   2443200 |  0.00 |
| F7 Muxes                |      0 |     0 |          0 |    610800 |  0.00 |
| F8 Muxes                |      0 |     0 |          0 |    305400 |  0.00 |
+-------------------------+--------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.
Warning! For any ECO changes, please run place_design if there are unplaced instances


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 2983  |          Yes |         Set |            - |
| 74817 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |      1292 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |      1292 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |      2584 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      2160 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+------------+-----------+-------+
|          Site Type          | Used | Fixed | Prohibited | Available | Util% |
+-----------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                  |   17 |    17 |          0 |      1200 |  1.42 |
|   IOB Master Pads           |   10 |       |            |           |       |
|   IOB Slave Pads            |    6 |       |            |           |       |
| Bonded IPADs                |    0 |     0 |          0 |        50 |  0.00 |
| Bonded OPADs                |    0 |     0 |          0 |        32 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |          0 |        24 |  0.00 |
| PHASER_REF                  |    0 |     0 |          0 |        24 |  0.00 |
| OUT_FIFO                    |    0 |     0 |          0 |        96 |  0.00 |
| IN_FIFO                     |    0 |     0 |          0 |        96 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |          0 |        24 |  0.00 |
| IBUFDS                      |    0 |     0 |          0 |      1152 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |          0 |         4 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |          0 |        16 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        96 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        96 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |          0 |      1200 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |          0 |      1200 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |          0 |         8 |  0.00 |
| ILOGIC                      |    0 |     0 |          0 |      1200 |  0.00 |
| OLOGIC                      |    0 |     0 |          0 |      1200 |  0.00 |
+-----------------------------+------+-------+------------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCTRL   |    2 |     0 |          0 |       128 |  1.56 |
| BUFIO      |    0 |     0 |          0 |        96 |  0.00 |
| MMCME2_ADV |    0 |     0 |          0 |        24 |  0.00 |
| PLLE2_ADV  |    0 |     0 |          0 |        24 |  0.00 |
| BUFMRCE    |    0 |     0 |          0 |        48 |  0.00 |
| BUFHCE     |    0 |     0 |          0 |       288 |  0.00 |
| BUFR       |    0 |     0 |          0 |        96 |  0.00 |
+------------+------+-------+------------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |        16 |  0.00 |
| CAPTUREE2   |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORT    |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |          0 |         4 |  0.00 |
| ICAPE2      |    0 |     0 |          0 |         8 |  0.00 |
| PCIE_2_1    |    0 |     0 |          0 |         4 |  0.00 |
| STARTUPE2   |    0 |     0 |          0 |         4 |  0.00 |
| XADC        |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


7. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 74817 |        Flop & Latch |
| LUT6     | 35896 |                 LUT |
| LUT2     | 32452 |                 LUT |
| LUT5     | 21754 |                 LUT |
| LUT3     | 13688 |                 LUT |
| LUT4     | 10885 |                 LUT |
| FDSE     |  2983 |        Flop & Latch |
| IBUF     |    11 |                  IO |
| OBUF     |     6 |                  IO |
| CARRY4   |     3 |          CarryLogic |
| BUFG     |     2 |               Clock |
+----------+-------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR3 <-> SLR2                    |    0 |       |     13440 |  0.00 |
|   SLR2 -> SLR3                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR3 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR2 <-> SLR1                    |    0 |       |     13440 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     13440 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


11. SLR Connectivity Matrix
---------------------------

+-----------+------+------+------+------+
| FROM \ TO | SLR3 | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+------+
| SLR3      |    0 |    0 |    0 |    0 |
| SLR2      |    0 |    0 |    0 |    0 |
| SLR1      |    0 |    0 |    0 |    0 |
| SLR0      |    0 |    0 |    0 |    0 |
+-----------+------+------+------+------+


12. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR3      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR2      |         7 |    2.33 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         8 |    2.67 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         2 |    0.67 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        17 |         |          0 |          |          0 |          |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


