
---------- Begin Simulation Statistics ----------
simSeconds                                   0.026496                       # Number of seconds simulated (Second)
simTicks                                  26496406000                       # Number of ticks simulated (Tick)
finalTick                                 26496406000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    147.45                       # Real time elapsed on the host (Second)
hostTickRate                                179694758                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     682164                       # Number of bytes of host memory used (Byte)
simInsts                                     45904297                       # Number of instructions simulated (Count)
simOps                                       47320694                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   311316                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     320922                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         52992813                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        47959629                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      448                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       47751978                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   6506                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               639382                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            503263                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 161                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            52835205                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.903791                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.031538                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  22889844     43.32%     43.32% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  17607855     33.33%     76.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   8470443     16.03%     92.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2830039      5.36%     98.04% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    709786      1.34%     99.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    188228      0.36%     99.74% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     73970      0.14%     99.88% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     31304      0.06%     99.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     33736      0.06%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              52835205                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   20579      0.04%      0.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                 302568      0.59%      0.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                50889463     99.29%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    225      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     15      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  23495      0.05%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 14949      0.03%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       459783      0.96%      0.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      34560401     72.37%     73.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      4881708     10.22%     83.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv       4849312     10.16%     93.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     93.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            2      0.00%     93.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            2      0.00%     93.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            2      0.00%     93.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     93.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            2      0.00%     93.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            9      0.00%     93.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     93.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd       114831      0.24%     93.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     93.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      1032743      2.16%     96.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          129      0.00%     96.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     96.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       114862      0.24%     96.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     96.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     96.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     96.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     96.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     96.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     96.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     96.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     96.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     96.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     96.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     96.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     96.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     96.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     96.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     96.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     96.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     96.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     96.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     96.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     96.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     96.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     96.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     96.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     96.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     96.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     96.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     96.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     96.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     96.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1489481      3.12%     99.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       248711      0.52%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       47751978                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.901103                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            51251294                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        1.073281                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                194307656                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                45926327                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        45011555                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                  5289305                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 2673223                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         2642448                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    96357386                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     2186103                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          47723763                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1477527                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     28215                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                              204950                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1724670                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        9891076                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       247143                       # Number of stores executed (Count)
system.cpu.numRate                           0.900570                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1664                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          157608                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    45904297                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      47320694                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.154419                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.154419                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.866236                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.866236                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   61850657                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  26988162                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                    7461954                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                    24275595                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   24270716                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  10991481                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      227                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        1473850                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        255114                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         9372                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        13496                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                10046057                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           9970853                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             19734                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              6687235                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 8466                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 6683966                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999511                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   17707                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 44                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6871                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1345                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5526                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          696                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          637125                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             287                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             19520                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     52735305                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.901201                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.084934                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        40714633     77.21%     77.21% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         2328271      4.42%     81.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         2258334      4.28%     85.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         2434084      4.62%     90.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1248951      2.37%     92.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          516833      0.98%     93.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           20468      0.04%     93.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           34714      0.07%     93.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3179017      6.03%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     52735305                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             46108705                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               47525102                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1578128                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1360926                       # Number of loads committed (Count)
system.cpu.commit.amos                            110                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         118                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    9837491                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions          2629703                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    40917905                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 11096                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       457863      0.96%      0.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     34506263     72.61%     73.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      4880864     10.27%     83.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv      4848149     10.20%     94.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     94.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            2      0.00%     94.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            1      0.00%     94.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            1      0.00%     94.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     94.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            1      0.00%     94.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            7      0.00%     94.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     94.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd       112720      0.24%     94.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     94.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      1028256      2.16%     96.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp          101      0.00%     96.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     96.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       112746      0.24%     96.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     96.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     96.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     96.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     96.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     96.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     96.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     96.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     96.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     96.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     96.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     96.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     96.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     96.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     96.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     96.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     96.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     96.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     96.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     96.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     96.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     96.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     96.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     96.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     96.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     96.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     96.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     96.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     96.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     96.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1360926      2.86%     99.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       217202      0.46%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     47525102                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3179017                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        1357929                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           1357929                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       1357929                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          1357929                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       272290                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          272290                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       272290                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         272290                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   7493720980                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   7493720980                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   7493720980                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   7493720980                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      1630219                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       1630219                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      1630219                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      1630219                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.167027                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.167027                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.167027                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.167027                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 27521.102428                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 27521.102428                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 27521.102428                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 27521.102428                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        97450                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         1035                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         2153                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           12                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      45.262425                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    86.250000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         4813                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              4813                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        52521                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         52521                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        52521                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        52521                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       219769                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       219769                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       219769                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       219769                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   3768451201                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   3768451201                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   3768451201                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   3768451201                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.134809                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.134809                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.134809                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.134809                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 17147.328336                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 17147.328336                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 17147.328336                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 17147.328336                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 218750                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1146671                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1146671                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       266442                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        266442                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   7148248000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   7148248000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1413113                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1413113                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.188550                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.188550                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 26828.533039                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 26828.533039                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        48967                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        48967                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       217475                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       217475                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   3631669000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   3631669000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.153898                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.153898                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 16699.248189                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 16699.248189                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data          105                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total             105                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            5                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             5                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       313000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       313000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data          110                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          110                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.045455                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.045455                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        62600                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        62600                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            5                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            5                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       308000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       308000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.045455                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.045455                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        61600                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        61600                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::cpu.data          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data      4175908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total      4175908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31877.160305                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31877.160305                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data      4044908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total      4044908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30877.160305                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30877.160305                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       211258                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         211258                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         5717                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         5717                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    341297072                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    341297072                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       216975                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       216975                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.026349                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.026349                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 59698.630750                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 59698.630750                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         3554                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         3554                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2163                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2163                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    132737293                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    132737293                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.009969                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.009969                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 61367.218215                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 61367.218215                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  26496406000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1022.585270                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1577808                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             219774                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               7.179230                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              253500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1022.585270                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.998618                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.998618                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           86                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          716                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          221                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            6741090                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           6741090                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26496406000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  2104431                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              44537234                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    871299                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               5302192                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  20049                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              6647648                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   927                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               48333664                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3161                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles           11030626                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       47120417                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    10046057                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            6703018                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      41777935                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   41894                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  837                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          4802                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  10974872                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  5187                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           52835205                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.921151                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.000633                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 38152339     72.21%     72.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  4684463      8.87%     81.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  4332090      8.20%     89.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   416559      0.79%     90.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   467239      0.88%     90.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   705808      1.34%     92.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1813012      3.43%     95.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   314761      0.60%     96.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1948934      3.69%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             52835205                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.189574                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.889185                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       10971881                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          10971881                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      10971881                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         10971881                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2990                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2990                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2990                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2990                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    197842498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    197842498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    197842498                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    197842498                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     10974871                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      10974871                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     10974871                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     10974871                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000272                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000272                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000272                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000272                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 66168.059532                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 66168.059532                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 66168.059532                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 66168.059532                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          861                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           19                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      45.315789                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         2093                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              2093                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          640                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           640                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          640                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          640                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2350                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2350                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2350                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2350                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    157511999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    157511999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    157511999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    157511999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000214                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000214                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000214                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000214                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 67026.382553                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 67026.382553                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 67026.382553                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 67026.382553                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   2093                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     10971881                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        10971881                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2990                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2990                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    197842498                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    197842498                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     10974871                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     10974871                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000272                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000272                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 66168.059532                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 66168.059532                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          640                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          640                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2350                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2350                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    157511999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    157511999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000214                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000214                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 67026.382553                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 67026.382553                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  26496406000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.851782                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             10974230                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2349                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            4671.873138                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.851782                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999421                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999421                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           84                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          141                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           31                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           43901833                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          43901833                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26496406000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     20049                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1233329                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   407569                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               48165027                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 5527                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  1473850                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  255114                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   442                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    286473                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    26998                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             92                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          11528                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        10493                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                22021                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 47664206                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                47654003                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  21149167                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  37334314                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.899254                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.566481                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       24459                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  112924                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   42                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  92                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  37912                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 9303                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   1999                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1360926                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             12.886226                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            36.290446                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                1103724     81.10%     81.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 2873      0.21%     81.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               205916     15.13%     96.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1277      0.09%     96.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  864      0.06%     96.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  255      0.02%     96.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  160      0.01%     96.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  132      0.01%     96.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  152      0.01%     96.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  351      0.03%     96.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                724      0.05%     96.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1302      0.10%     96.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2044      0.15%     96.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               4384      0.32%     97.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              18054      1.33%     98.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1186      0.09%     98.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1262      0.09%     98.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               4249      0.31%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                774      0.06%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               2154      0.16%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               4333      0.32%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                483      0.04%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                112      0.01%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 48      0.00%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 66      0.00%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 74      0.01%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                151      0.01%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                214      0.02%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                443      0.03%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                228      0.02%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             2937      0.22%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1244                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1360926                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  26496406000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  26496406000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  26496406000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  26496406000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  26496406000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  20049                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  3606734                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                28000061                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          42614                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   3692508                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              17473239                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               48252070                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               7054999                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                9081221                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 103214                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  35031                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            62666273                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   103397622                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 62279929                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                  4492789                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              61927649                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   738624                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     401                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 105                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  34150447                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         97712587                       # The number of ROB reads (Count)
system.cpu.rob.writes                        96425222                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 45904297                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   47320694                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    60                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    498                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 203663                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    204161                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   498                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                203663                       # number of overall hits (Count)
system.l2.overallHits::total                   204161                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1852                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                15966                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   17818                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1852                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               15966                       # number of overall misses (Count)
system.l2.overallMisses::total                  17818                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       148582500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      1295378500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         1443961000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      148582500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     1295378500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        1443961000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2350                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             219629                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                221979                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2350                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            219629                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               221979                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.788085                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.072695                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.080269                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.788085                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.072695                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.080269                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 80228.131749                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 81133.565076                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    81039.454484                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 80228.131749                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 81133.565076                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   81039.454484                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 2152                       # number of writebacks (Count)
system.l2.writebacks::total                      2152                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1852                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            15966                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               17818                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1852                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           15966                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              17818                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    130072500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   1135718500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     1265791000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    130072500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   1135718500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    1265791000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.788085                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.072695                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.080269                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.788085                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.072695                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.080269                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 70233.531317                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 71133.565076                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 71040.015714                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 70233.531317                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 71133.565076                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 71040.015714                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          14459                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          166                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            166                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data          144                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             144                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          145                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           145                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.993103                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.993103                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          144                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          144                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      2731000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      2731000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.993103                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.993103                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18965.277778                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18965.277778                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             498                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                498                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1852                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1852                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    148582500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    148582500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2350                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2350                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.788085                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.788085                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 80228.131749                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 80228.131749                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1852                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1852                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    130072500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    130072500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.788085                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.788085                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 70233.531317                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 70233.531317                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                637                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   637                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             1517                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1517                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    122371500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      122371500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           2154                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              2154                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.704271                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.704271                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 80666.776533                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 80666.776533                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         1517                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            1517                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    107201500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    107201500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.704271                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.704271                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 70666.776533                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 70666.776533                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         203026                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            203026                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        14449                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           14449                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   1173007000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   1173007000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       217475                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        217475                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.066440                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.066440                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 81182.573188                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 81182.573188                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        14449                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        14449                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   1028517000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   1028517000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.066440                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.066440                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 71182.573188                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 71182.573188                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         2090                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             2090                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         2090                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         2090                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         4813                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             4813                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         4813                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         4813                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  26496406000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4080.796652                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       442653                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      18556                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      23.854980                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      40.032677                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        37.152105                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4003.611870                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.009774                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.009070                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.977444                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.996288                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  172                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  901                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                   24                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                  152                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 2847                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    3562268                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   3562268                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26496406000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      2152.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1851.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     15940.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.011901392500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          125                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          125                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               43804                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               2002                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       17817                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       2152                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     17817                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     2152                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     26                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.45                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 17817                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 2152                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   12962                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    3218                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    1185                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     388                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      33                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     55                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     63                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    118                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    127                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    126                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    126                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    127                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    127                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    127                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    128                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    125                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    126                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    126                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    130                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    131                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    125                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    125                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    125                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          125                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     141.096000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     95.578259                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    329.951889                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127            87     69.60%     69.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           31     24.80%     94.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            3      2.40%     96.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            3      2.40%     99.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.80%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           125                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          125                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.016000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.980858                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.107045                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               63     50.40%     50.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                8      6.40%     56.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               44     35.20%     92.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                9      7.20%     99.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      0.80%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           125                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1664                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 1140288                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               137728                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              43035572.44707075                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              5197987.98372881                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   26496381500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    1326875.73                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       118464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      1020160                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       136128                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 4470945.984145925380                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 38501825.492861181498                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 5137602.435590698384                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1851                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        15966                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         2152                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     53858000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    478726750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 647790305250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29096.70                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     29984.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 301017799.84                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       118464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      1021824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        1140288                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       118464                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       118464                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       137728                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       137728                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1851                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        15966                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           17817                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         2152                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           2152                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        4470946                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       38564626                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          43035572                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      4470946                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       4470946                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      5197988                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          5197988                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      5197988                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       4470946                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      38564626                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         48233560                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                17791                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                2127                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         1105                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         1012                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         1109                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         1211                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         1066                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         1098                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         1156                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         1208                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         1309                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         1031                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          981                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         1055                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         1097                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         1043                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         1134                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         1176                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          110                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           85                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          173                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          235                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          166                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           63                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6           37                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          206                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          130                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          133                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          125                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           58                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          112                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          194                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           81                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          219                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               199003500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              88955000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          532584750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                11185.63                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           29935.63                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               13060                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               1642                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            73.41                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           77.20                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         5203                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   244.363636                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   150.192337                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   282.138132                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         2177     41.84%     41.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         1420     27.29%     69.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          626     12.03%     81.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          179      3.44%     84.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          158      3.04%     87.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           95      1.83%     89.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          120      2.31%     91.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           37      0.71%     92.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          391      7.51%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         5203                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               1138624                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             136128                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               42.972771                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                5.137602                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.38                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.34                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.04                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               73.81                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  26496406000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        19513620                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        10345170                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       64010100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       5611500                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2091005280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   1284188340                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   9093198240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   12567872250                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   474.323659                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  23627305500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    884520000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1984580500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        17728620                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         9400215                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       63017640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       5491440                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2091005280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   1139994870                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   9214624320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   12541262385                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   473.319377                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  23944629000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    884520000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1667257000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  26496406000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               16300                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          2152                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             11677                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1517                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1517                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          16300                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            144                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        49607                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   49607                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      1278016                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1278016                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              17961                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    17961    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                17961                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  26496406000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            44919500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           94852500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          31790                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        13830                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             219824                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         6965                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         2093                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           226244                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2154                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2154                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2350                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        217475                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           145                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          145                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6792                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       658298                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 665090                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       284288                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     14364288                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                14648576                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           14459                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    137728                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            236583                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.003386                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.058088                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  235782     99.66%     99.66% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     801      0.34%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              236583                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  26496406000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          228389500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3524498                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         329516499                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        442967                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       220845                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             796                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          796                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
