Generated by Fabric Compiler ( version 2024.2-SP1.2 <build 187561> ) at Tue Feb 10 16:19:36 2026


Cell Usage:
GTP_DFF_C                   193 uses
GTP_DFF_CE                 2102 uses
GTP_DFF_E                   130 uses
GTP_DFF_P                    69 uses
GTP_DFF_PE                   81 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                     34 uses
GTP_LUT2                     56 uses
GTP_LUT3                    187 uses
GTP_LUT4                    998 uses
GTP_LUT5                    516 uses
GTP_LUT5CARRY               140 uses
GTP_LUT5M                   184 uses
GTP_MUX2LUT6                 48 uses
GTP_MUX2LUT7                 11 uses
GTP_MUX2LUT8                  2 uses
GTP_PLL_E2                    1 use

I/O ports: 276
GTP_INBUF                 144 uses
GTP_IOBUF                   9 uses
GTP_OUTBUF                 96 uses
GTP_OUTBUFT                27 uses

Mapping Summary:
Total LUTs: 2115 of 5920 (35.73%)
	LUTs as dram: 0 of 3552 (0.00%)
	LUTs as logic: 2115
Total Registers: 2575 of 8880 (29.00%)
Total Latches: 0

DRM9K:
Total DRM9Ks = 0 of 26 (0.00%)

Total I/O ports = 276 of 336 (82.14%)


Overview of Control Sets:

Number of unique control sets : 89

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 7        | 2                 5
  [2, 4)      | 18       | 1                 17
  [4, 6)      | 11       | 0                 11
  [6, 8)      | 11       | 0                 11
  [8, 10)     | 23       | 0                 23
  [10, 12)    | 1        | 0                 1
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 11       | 9                 2
  [16, Inf)   | 7        | 0                 7
--------------------------------------------------------------
  The maximum fanout: 512
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                262
  NO              YES               NO                 0
  YES             NO                NO                 130
  YES             NO                YES                2183
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file Tieta_Feiteng_2001_top_controlsets.txt.


Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                           | LUT      | FF       | Distributed RAM     | DRM     | CCS     | CLKDIV     | CLKDLY     | DLL     | IO      | IOCKBRG     | IOCKGATE     | ISERDES     | OSC     | OSERDES     | PLL     | USCMDC     | USSMBUF     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Tieta_Feiteng_2001_top                     | 2115     | 2575     | 0                   | 0       | 1       | 0          | 0          | 0       | 276     | 0           | 0            | 0           | 0       | 0           | 1       | 0          | 0           
| + FanControl_m(FanControl)                 | 14       | 15       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + m_WDT3(WDT_1)                          | 14       | 15       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + db_inst_button(PGM_DEBOUNCE)             | 6        | 5        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + db_inst_pwrgood(PGM_DEBOUNCE_N)          | 17       | 18       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + db_intruder(PGM_DEBOUNCE_N_1)            | 7        | 6        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + db_pe_wake_inst(PGM_DEBOUNCE_2)          | 5        | 5        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + inst_cmu_to_mb_s2p(s2p_master)           | 303      | 530      | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + inst_i2c_bios_reg(I2C_SLAVE_REG)         | 159      | 72       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + w_cpu0_die0_alloc(pcie_dync_alloc)     | 1        | 2        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + w_cpu0_die2_alloc(pcie_dync_alloc)     | 2        | 2        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + w_cpu0_die3_alloc(pcie_dync_alloc)     | 4        | 4        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + w_cpu1_die1_alloc(pcie_dync_alloc)     | 1        | 2        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + w_cpu1_die2_alloc(pcie_dync_alloc)     | 2        | 2        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
|   + w_cpu1_die3_alloc(pcie_dync_alloc)     | 4        | 4        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + inst_i2c_inf(I2C_SLAVE_INF)              | 62       | 45       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + inst_mb_to_cmu_p2s(p2s_slave_1)          | 22       | 21       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + inst_mcpld_to_scpld_s2p(s2p_slave)       | 573      | 1041     | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + inst_pcie(pcie_slot_number)              | 44       | 40       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + inst_scpld_to_mcpld_p2s(p2s_slave)       | 100      | 22       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + mcio_ab26(PGM_DEBOUNCE_1)                | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + pll_inst(pll_i25M_o50M_o25M)             | 0        | 0        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 1       | 0          | 0           
| + pon_reset_inst(pon_reset)                | 1        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + pvt_gpi_ocp1_inst(pvt_gpi_1)             | 50       | 39       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + pvt_gpi_ocp2_inst(pvt_gpi_1)             | 32       | 32       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + pvt_gpi_riser1_inst(pvt_gpi)             | 10       | 7        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + pvt_gpi_riser2_inst(pvt_gpi)             | 21       | 16       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + sync_cpu_data_low(SYNC_DATA_N)           | 0        | 8        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + timer_gen_inst(timer_gen)                | 39       | 34       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + uart_master_u1(UART_MASTER)              | 62       | 47       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + uart_master_u2(UART_MASTER)              | 62       | 47       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + uart_master_u3(UART_MASTER)              | 63       | 47       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + uart_master_u5(UART_MASTER)              | 63       | 47       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + uart_master_u6(UART_MASTER)              | 63       | 47       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + uart_master_u7(UART_MASTER)              | 62       | 47       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + uart_master_u10(UART_MASTER)             | 63       | 47       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + uart_master_u11(UART_MASTER)             | 63       | 47       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
| + uart_master_u12(UART_MASTER)             | 63       | 47       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                          
*****************************************************************************************************************************************
                                                                                          Clock   Non-clock                              
 Clock                    Period       Waveform            Type                           Loads       Loads  Sources                     
-----------------------------------------------------------------------------------------------------------------------------------------
 i_CLK_C42_IN_25M         40.0000      {0.0000 20.0000}    Declared                           0           2  {i_CLK_C42_IN_25M}          
   clk_50m                20.0000      {0.0000 10.0000}    Generated (i_CLK_C42_IN_25M)    2575           0  {pll_inst/u_pll_e2/CLKOUT0} 
   clk_25m                40.0000      {0.0000 10.0000}    Generated (i_CLK_C42_IN_25M)       0           0  {pll_inst/u_pll_e2/CLKOUT1} 
=========================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_50m                    50.0000 MHz    131.7523 MHz        20.0000         7.5900         12.410
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                     12.410       0.000              0           4853
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      0.304       0.000              0           4853
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                     14.853       0.000              0           2442
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      3.696       0.000              0           2442
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                                             9.380       0.000              0           2575
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : pvt_gpi_riser2_inst/par_data[2]/CLK (GTP_DFF_CE)
Endpoint    : inst_i2c_inf/cpu_reg_datar[5]/D (GTP_DFF_CE)
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.157
  Launch Clock Delay      :  4.157
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_C42_IN_25M                                        0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_C42_IN_25M 
                                                                                   i_CLK_C42_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_C42_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_C42_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2575)     1.348       4.157         clk_50m          
                                                                           r       pvt_gpi_riser2_inst/par_data[2]/CLK (GTP_DFF_CE)

                                   tco                   0.431       4.588 r       pvt_gpi_riser2_inst/par_data[2]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.813       5.401         scpld_to_mcpld_p2s_data[241]
                                                                                   N746_5/I0 (GTP_LUT4)
                                   td                    0.256       5.657 f       N746_5/Z (GTP_LUT4)
                                   net (fanout=1)        0.677       6.334         _N4739           
                                                                                   N746_6/I2 (GTP_LUT3)
                                   td                    0.161       6.495 r       N746_6/Z (GTP_LUT3)
                                   net (fanout=4)        0.849       7.344         scpld_to_mcpld_p2s_data[272]
                                                                                   N509/I1 (GTP_LUT5M)
                                   td                    0.330       7.674 r       N509/Z (GTP_LUT5M)
                                   net (fanout=2)        0.763       8.437         scpld_to_mcpld_p2s_data[128]
                                                                                   inst_i2c_bios_reg/N587_37[5]/I0 (GTP_LUT5M)
                                   td                    0.309       8.746 f       inst_i2c_bios_reg/N587_37[5]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       8.746         inst_i2c_bios_reg/_N1555
                                                                                   inst_i2c_bios_reg/N587_38[5]/I0 (GTP_MUX2LUT6)
                                   td                    0.009       8.755 f       inst_i2c_bios_reg/N587_38[5]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.677       9.432         inst_i2c_bios_reg/_N1563
                                                                                   inst_i2c_bios_reg/N587_40[5]/ID (GTP_LUT5M)
                                   td                    0.306       9.738 f       inst_i2c_bios_reg/N587_40[5]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.677      10.415         inst_i2c_bios_reg/_N1579
                                                                                   inst_i2c_bios_reg/N587_51[5]/ID (GTP_LUT5M)
                                   td                    0.306      10.721 f       inst_i2c_bios_reg/N587_51[5]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.677      11.398         _N1667           
                                                                                   inst_i2c_inf/N228[5]/I3 (GTP_LUT5)
                                   td                    0.161      11.559 r       inst_i2c_inf/N228[5]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      11.559         inst_i2c_inf/N228 [5]
                                                                           r       inst_i2c_inf/cpu_reg_datar[5]/D (GTP_DFF_CE)

 Data arrival time                                                  11.559         Logic Levels: 8  
                                                                                   Logic: 2.269ns(30.654%), Route: 5.133ns(69.346%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 i_CLK_C42_IN_25M                                        0.000      20.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.000      20.000         i_CLK_C42_IN_25M 
                                                                                   i_CLK_C42_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338      21.338 r       i_CLK_C42_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006      22.344         nt_i_CLK_C42_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465      22.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2575)     1.348      24.157         clk_50m          
                                                                           r       inst_i2c_inf/cpu_reg_datar[5]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.157                          
 clock uncertainty                                      -0.150      24.007                          

 Setup time                                             -0.038      23.969                          

 Data required time                                                 23.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.969                          
 Data arrival time                                                  11.559                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.410                          
====================================================================================================

====================================================================================================

Startpoint  : pvt_gpi_riser2_inst/par_data[2]/CLK (GTP_DFF_CE)
Endpoint    : inst_scpld_to_mcpld_p2s/so/D (GTP_DFF_E)
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.157
  Launch Clock Delay      :  4.157
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_C42_IN_25M                                        0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_C42_IN_25M 
                                                                                   i_CLK_C42_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_C42_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_C42_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2575)     1.348       4.157         clk_50m          
                                                                           r       pvt_gpi_riser2_inst/par_data[2]/CLK (GTP_DFF_CE)

                                   tco                   0.431       4.588 r       pvt_gpi_riser2_inst/par_data[2]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.813       5.401         scpld_to_mcpld_p2s_data[241]
                                                                                   N746_5/I0 (GTP_LUT4)
                                   td                    0.256       5.657 f       N746_5/Z (GTP_LUT4)
                                   net (fanout=1)        0.677       6.334         _N4739           
                                                                                   N746_6/I2 (GTP_LUT3)
                                   td                    0.161       6.495 r       N746_6/Z (GTP_LUT3)
                                   net (fanout=4)        0.849       7.344         scpld_to_mcpld_p2s_data[272]
                                                                                   N509/I1 (GTP_LUT5M)
                                   td                    0.330       7.674 r       N509/Z (GTP_LUT5M)
                                   net (fanout=2)        0.763       8.437         scpld_to_mcpld_p2s_data[128]
                                                                                   inst_scpld_to_mcpld_p2s/N42_426/I0 (GTP_LUT5)
                                   td                    0.161       8.598 r       inst_scpld_to_mcpld_p2s/N42_426/Z (GTP_LUT5)
                                   net (fanout=1)        0.677       9.275         inst_scpld_to_mcpld_p2s/_N1344
                                                                                   inst_scpld_to_mcpld_p2s/N42_428/ID (GTP_LUT5M)
                                   td                    0.306       9.581 f       inst_scpld_to_mcpld_p2s/N42_428/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       9.581         inst_scpld_to_mcpld_p2s/_N1346
                                                                                   inst_scpld_to_mcpld_p2s/N42_429/I0 (GTP_MUX2LUT6)
                                   td                    0.009       9.590 f       inst_scpld_to_mcpld_p2s/N42_429/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.677      10.267         inst_scpld_to_mcpld_p2s/_N1347
                                                                                   inst_scpld_to_mcpld_p2s/N42_452/I0 (GTP_LUT5M)
                                   td                    0.309      10.576 f       inst_scpld_to_mcpld_p2s/N42_452/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      10.576         inst_scpld_to_mcpld_p2s/_N1370
                                                                                   inst_scpld_to_mcpld_p2s/N42_453/I0 (GTP_MUX2LUT6)
                                   td                    0.009      10.585 f       inst_scpld_to_mcpld_p2s/N42_453/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.677      11.262         inst_scpld_to_mcpld_p2s/_N1371
                                                                                   inst_scpld_to_mcpld_p2s/N576_1/I4 (GTP_LUT5)
                                   td                    0.161      11.423 r       inst_scpld_to_mcpld_p2s/N576_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      11.423         inst_scpld_to_mcpld_p2s/N576
                                                                           r       inst_scpld_to_mcpld_p2s/so/D (GTP_DFF_E)

 Data arrival time                                                  11.423         Logic Levels: 9  
                                                                                   Logic: 2.133ns(29.356%), Route: 5.133ns(70.644%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 i_CLK_C42_IN_25M                                        0.000      20.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.000      20.000         i_CLK_C42_IN_25M 
                                                                                   i_CLK_C42_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338      21.338 r       i_CLK_C42_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006      22.344         nt_i_CLK_C42_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465      22.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2575)     1.348      24.157         clk_50m          
                                                                           r       inst_scpld_to_mcpld_p2s/so/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      24.157                          
 clock uncertainty                                      -0.150      24.007                          

 Setup time                                             -0.038      23.969                          

 Data required time                                                 23.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.969                          
 Data arrival time                                                  11.423                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.546                          
====================================================================================================

====================================================================================================

Startpoint  : pvt_gpi_riser2_inst/par_data[2]/CLK (GTP_DFF_CE)
Endpoint    : inst_i2c_inf/cpu_reg_datar[4]/D (GTP_DFF_CE)
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.157
  Launch Clock Delay      :  4.157
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_C42_IN_25M                                        0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_C42_IN_25M 
                                                                                   i_CLK_C42_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_C42_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_C42_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2575)     1.348       4.157         clk_50m          
                                                                           r       pvt_gpi_riser2_inst/par_data[2]/CLK (GTP_DFF_CE)

                                   tco                   0.431       4.588 r       pvt_gpi_riser2_inst/par_data[2]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.813       5.401         scpld_to_mcpld_p2s_data[241]
                                                                                   N746_5/I0 (GTP_LUT4)
                                   td                    0.256       5.657 f       N746_5/Z (GTP_LUT4)
                                   net (fanout=1)        0.677       6.334         _N4739           
                                                                                   N746_6/I2 (GTP_LUT3)
                                   td                    0.161       6.495 r       N746_6/Z (GTP_LUT3)
                                   net (fanout=4)        0.849       7.344         scpld_to_mcpld_p2s_data[272]
                                                                                   N512/I1 (GTP_LUT5M)
                                   td                    0.330       7.674 r       N512/Z (GTP_LUT5M)
                                   net (fanout=2)        0.763       8.437         scpld_to_mcpld_p2s_data[127]
                                                                                   inst_i2c_bios_reg/N587_37[4]/I2 (GTP_LUT5)
                                   td                    0.161       8.598 r       inst_i2c_bios_reg/N587_37[4]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.598         inst_i2c_bios_reg/_N1554
                                                                                   inst_i2c_bios_reg/N587_38[4]/I0 (GTP_MUX2LUT6)
                                   td                    0.005       8.603 r       inst_i2c_bios_reg/N587_38[4]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.677       9.280         inst_i2c_bios_reg/_N1562
                                                                                   inst_i2c_bios_reg/N587_40[4]/ID (GTP_LUT5M)
                                   td                    0.306       9.586 f       inst_i2c_bios_reg/N587_40[4]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.677      10.263         inst_i2c_bios_reg/_N1578
                                                                                   inst_i2c_bios_reg/N587_51[4]/ID (GTP_LUT5M)
                                   td                    0.306      10.569 f       inst_i2c_bios_reg/N587_51[4]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.677      11.246         _N1666           
                                                                                   inst_i2c_inf/N228[4]/I3 (GTP_LUT5)
                                   td                    0.161      11.407 r       inst_i2c_inf/N228[4]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      11.407         inst_i2c_inf/N228 [4]
                                                                           r       inst_i2c_inf/cpu_reg_datar[4]/D (GTP_DFF_CE)

 Data arrival time                                                  11.407         Logic Levels: 8  
                                                                                   Logic: 2.117ns(29.200%), Route: 5.133ns(70.800%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 i_CLK_C42_IN_25M                                        0.000      20.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.000      20.000         i_CLK_C42_IN_25M 
                                                                                   i_CLK_C42_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338      21.338 r       i_CLK_C42_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006      22.344         nt_i_CLK_C42_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465      22.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2575)     1.348      24.157         clk_50m          
                                                                           r       inst_i2c_inf/cpu_reg_datar[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.157                          
 clock uncertainty                                      -0.150      24.007                          

 Setup time                                             -0.038      23.969                          

 Data required time                                                 23.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.969                          
 Data arrival time                                                  11.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.562                          
====================================================================================================

====================================================================================================

Startpoint  : timer_gen_inst/t1s/CLK (GTP_DFF_C)
Endpoint    : FanControl_m/m_WDT3/r_WDT_cnt_clk_dly1/D (GTP_DFF_P)
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.157
  Launch Clock Delay      :  4.157
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_C42_IN_25M                                        0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_C42_IN_25M 
                                                                                   i_CLK_C42_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_C42_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_C42_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2575)     1.348       4.157         clk_50m          
                                                                           r       timer_gen_inst/t1s/CLK (GTP_DFF_C)

                                   tco                   0.408       4.565 f       timer_gen_inst/t1s/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.565         t1s_tick         
                                                                           f       FanControl_m/m_WDT3/r_WDT_cnt_clk_dly1/D (GTP_DFF_P)

 Data arrival time                                                   4.565         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_C42_IN_25M                                        0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_C42_IN_25M 
                                                                                   i_CLK_C42_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_C42_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_C42_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2575)     1.348       4.157         clk_50m          
                                                                           r       FanControl_m/m_WDT3/r_WDT_cnt_clk_dly1/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       4.157                          
 clock uncertainty                                       0.000       4.157                          

 Hold time                                               0.104       4.261                          

 Data required time                                                  4.261                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.261                          
 Data arrival time                                                   4.565                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.304                          
====================================================================================================

====================================================================================================

Startpoint  : FanControl_m/m_WDT3/r_WDT_cnt_clk_dly1/CLK (GTP_DFF_P)
Endpoint    : FanControl_m/m_WDT3/r_WDT_cnt_clk_dly2/D (GTP_DFF_P)
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.157
  Launch Clock Delay      :  4.157
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_C42_IN_25M                                        0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_C42_IN_25M 
                                                                                   i_CLK_C42_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_C42_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_C42_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2575)     1.348       4.157         clk_50m          
                                                                           r       FanControl_m/m_WDT3/r_WDT_cnt_clk_dly1/CLK (GTP_DFF_P)

                                   tco                   0.408       4.565 f       FanControl_m/m_WDT3/r_WDT_cnt_clk_dly1/Q (GTP_DFF_P)
                                   net (fanout=2)        0.000       4.565         FanControl_m/m_WDT3/r_WDT_cnt_clk_dly1
                                                                           f       FanControl_m/m_WDT3/r_WDT_cnt_clk_dly2/D (GTP_DFF_P)

 Data arrival time                                                   4.565         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_C42_IN_25M                                        0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_C42_IN_25M 
                                                                                   i_CLK_C42_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_C42_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_C42_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2575)     1.348       4.157         clk_50m          
                                                                           r       FanControl_m/m_WDT3/r_WDT_cnt_clk_dly2/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       4.157                          
 clock uncertainty                                       0.000       4.157                          

 Hold time                                               0.104       4.261                          

 Data required time                                                  4.261                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.261                          
 Data arrival time                                                   4.565                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.304                          
====================================================================================================

====================================================================================================

Startpoint  : inst_cmu_to_mb_s2p/po[42]/CLK (GTP_DFF_CE)
Endpoint    : FanControl_m/m_WDT3/r_WDT_cnt_clr_dly1/D (GTP_DFF_P)
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.157
  Launch Clock Delay      :  4.157
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_C42_IN_25M                                        0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_C42_IN_25M 
                                                                                   i_CLK_C42_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_C42_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_C42_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2575)     1.348       4.157         clk_50m          
                                                                           r       inst_cmu_to_mb_s2p/po[42]/CLK (GTP_DFF_CE)

                                   tco                   0.408       4.565 f       inst_cmu_to_mb_s2p/po[42]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.000       4.565         bmccpld_to_mbcpld_s2p_data[42]
                                                                           f       FanControl_m/m_WDT3/r_WDT_cnt_clr_dly1/D (GTP_DFF_P)

 Data arrival time                                                   4.565         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_C42_IN_25M                                        0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_C42_IN_25M 
                                                                                   i_CLK_C42_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_C42_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_C42_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2575)     1.348       4.157         clk_50m          
                                                                           r       FanControl_m/m_WDT3/r_WDT_cnt_clr_dly1/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       4.157                          
 clock uncertainty                                       0.000       4.157                          

 Hold time                                               0.104       4.261                          

 Data required time                                                  4.261                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.261                          
 Data arrival time                                                   4.565                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.304                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/CLK (GTP_DFF_C)
Endpoint    : pvt_gpi_riser2_inst/bit_idx_out[0]/C (GTP_DFF_CE)
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.157
  Launch Clock Delay      :  4.157
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_C42_IN_25M                                        0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_C42_IN_25M 
                                                                                   i_CLK_C42_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_C42_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_C42_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2575)     1.348       4.157         clk_50m          
                                                                           r       pon_reset_inst/reset1_reg[2]/CLK (GTP_DFF_C)

                                   tco                   0.431       4.588 r       pon_reset_inst/reset1_reg[2]/Q (GTP_DFF_C)
                                   net (fanout=16)       3.030       7.618         pon_reset_n      
                                                                                   N90_0/I1 (GTP_LUT2)
                                   td                    0.145       7.763 f       N90_0/Z (GTP_LUT2)
                                   net (fanout=16)       0.849       8.612         pvt_gpi_riser2_inst/reset_n_inv
                                                                           f       pvt_gpi_riser2_inst/bit_idx_out[0]/C (GTP_DFF_CE)

 Data arrival time                                                   8.612         Logic Levels: 1  
                                                                                   Logic: 0.576ns(12.929%), Route: 3.879ns(87.071%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 i_CLK_C42_IN_25M                                        0.000      20.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.000      20.000         i_CLK_C42_IN_25M 
                                                                                   i_CLK_C42_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338      21.338 r       i_CLK_C42_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006      22.344         nt_i_CLK_C42_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465      22.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2575)     1.348      24.157         clk_50m          
                                                                           r       pvt_gpi_riser2_inst/bit_idx_out[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.157                          
 clock uncertainty                                      -0.150      24.007                          

 Recovery time                                          -0.542      23.465                          

 Data required time                                                 23.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.465                          
 Data arrival time                                                   8.612                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.853                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/CLK (GTP_DFF_C)
Endpoint    : pvt_gpi_riser2_inst/bit_idx_out[1]/C (GTP_DFF_CE)
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.157
  Launch Clock Delay      :  4.157
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_C42_IN_25M                                        0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_C42_IN_25M 
                                                                                   i_CLK_C42_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_C42_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_C42_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2575)     1.348       4.157         clk_50m          
                                                                           r       pon_reset_inst/reset1_reg[2]/CLK (GTP_DFF_C)

                                   tco                   0.431       4.588 r       pon_reset_inst/reset1_reg[2]/Q (GTP_DFF_C)
                                   net (fanout=16)       3.030       7.618         pon_reset_n      
                                                                                   N90_0/I1 (GTP_LUT2)
                                   td                    0.145       7.763 f       N90_0/Z (GTP_LUT2)
                                   net (fanout=16)       0.849       8.612         pvt_gpi_riser2_inst/reset_n_inv
                                                                           f       pvt_gpi_riser2_inst/bit_idx_out[1]/C (GTP_DFF_CE)

 Data arrival time                                                   8.612         Logic Levels: 1  
                                                                                   Logic: 0.576ns(12.929%), Route: 3.879ns(87.071%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 i_CLK_C42_IN_25M                                        0.000      20.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.000      20.000         i_CLK_C42_IN_25M 
                                                                                   i_CLK_C42_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338      21.338 r       i_CLK_C42_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006      22.344         nt_i_CLK_C42_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465      22.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2575)     1.348      24.157         clk_50m          
                                                                           r       pvt_gpi_riser2_inst/bit_idx_out[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.157                          
 clock uncertainty                                      -0.150      24.007                          

 Recovery time                                          -0.542      23.465                          

 Data required time                                                 23.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.465                          
 Data arrival time                                                   8.612                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.853                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/CLK (GTP_DFF_C)
Endpoint    : pvt_gpi_riser2_inst/bit_idx_out[2]/C (GTP_DFF_CE)
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.157
  Launch Clock Delay      :  4.157
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_C42_IN_25M                                        0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_C42_IN_25M 
                                                                                   i_CLK_C42_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_C42_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_C42_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2575)     1.348       4.157         clk_50m          
                                                                           r       pon_reset_inst/reset1_reg[2]/CLK (GTP_DFF_C)

                                   tco                   0.431       4.588 r       pon_reset_inst/reset1_reg[2]/Q (GTP_DFF_C)
                                   net (fanout=16)       3.030       7.618         pon_reset_n      
                                                                                   N90_0/I1 (GTP_LUT2)
                                   td                    0.145       7.763 f       N90_0/Z (GTP_LUT2)
                                   net (fanout=16)       0.849       8.612         pvt_gpi_riser2_inst/reset_n_inv
                                                                           f       pvt_gpi_riser2_inst/bit_idx_out[2]/C (GTP_DFF_CE)

 Data arrival time                                                   8.612         Logic Levels: 1  
                                                                                   Logic: 0.576ns(12.929%), Route: 3.879ns(87.071%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 i_CLK_C42_IN_25M                                        0.000      20.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.000      20.000         i_CLK_C42_IN_25M 
                                                                                   i_CLK_C42_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338      21.338 r       i_CLK_C42_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006      22.344         nt_i_CLK_C42_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465      22.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2575)     1.348      24.157         clk_50m          
                                                                           r       pvt_gpi_riser2_inst/bit_idx_out[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.157                          
 clock uncertainty                                      -0.150      24.007                          

 Recovery time                                          -0.542      23.465                          

 Data required time                                                 23.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.465                          
 Data arrival time                                                   8.612                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.853                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/CLK (GTP_DFF_C)
Endpoint    : FanControl_m/m_WDT3/r_WDT_cnt_clk_dly1/P (GTP_DFF_P)
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.157
  Launch Clock Delay      :  4.157
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_C42_IN_25M                                        0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_C42_IN_25M 
                                                                                   i_CLK_C42_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_C42_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_C42_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2575)     1.348       4.157         clk_50m          
                                                                           r       pon_reset_inst/reset1_reg[2]/CLK (GTP_DFF_C)

                                   tco                   0.408       4.565 f       pon_reset_inst/reset1_reg[2]/Q (GTP_DFF_C)
                                   net (fanout=16)       0.000       4.565         pon_reset_n      
                                                                                   FanControl_m/m_WDT3/i_rst_n_inv_1/I (GTP_INV)
                                   td                    0.000       4.565 r       FanControl_m/m_WDT3/i_rst_n_inv_1/Z (GTP_INV)
                                   net (fanout=2426)     3.030       7.595         FanControl_m/m_WDT3/i_rst_n_inv_1
                                                                           r       FanControl_m/m_WDT3/r_WDT_cnt_clk_dly1/P (GTP_DFF_P)

 Data arrival time                                                   7.595         Logic Levels: 1  
                                                                                   Logic: 0.408ns(11.867%), Route: 3.030ns(88.133%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_C42_IN_25M                                        0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_C42_IN_25M 
                                                                                   i_CLK_C42_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_C42_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_C42_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2575)     1.348       4.157         clk_50m          
                                                                           r       FanControl_m/m_WDT3/r_WDT_cnt_clk_dly1/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       4.157                          
 clock uncertainty                                       0.000       4.157                          

 Removal time                                           -0.258       3.899                          

 Data required time                                                  3.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.899                          
 Data arrival time                                                   7.595                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.696                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/CLK (GTP_DFF_C)
Endpoint    : FanControl_m/m_WDT3/r_WDT_cnt_clk_dly2/P (GTP_DFF_P)
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.157
  Launch Clock Delay      :  4.157
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_C42_IN_25M                                        0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_C42_IN_25M 
                                                                                   i_CLK_C42_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_C42_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_C42_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2575)     1.348       4.157         clk_50m          
                                                                           r       pon_reset_inst/reset1_reg[2]/CLK (GTP_DFF_C)

                                   tco                   0.408       4.565 f       pon_reset_inst/reset1_reg[2]/Q (GTP_DFF_C)
                                   net (fanout=16)       0.000       4.565         pon_reset_n      
                                                                                   FanControl_m/m_WDT3/i_rst_n_inv_1/I (GTP_INV)
                                   td                    0.000       4.565 r       FanControl_m/m_WDT3/i_rst_n_inv_1/Z (GTP_INV)
                                   net (fanout=2426)     3.030       7.595         FanControl_m/m_WDT3/i_rst_n_inv_1
                                                                           r       FanControl_m/m_WDT3/r_WDT_cnt_clk_dly2/P (GTP_DFF_P)

 Data arrival time                                                   7.595         Logic Levels: 1  
                                                                                   Logic: 0.408ns(11.867%), Route: 3.030ns(88.133%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_C42_IN_25M                                        0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_C42_IN_25M 
                                                                                   i_CLK_C42_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_C42_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_C42_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2575)     1.348       4.157         clk_50m          
                                                                           r       FanControl_m/m_WDT3/r_WDT_cnt_clk_dly2/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       4.157                          
 clock uncertainty                                       0.000       4.157                          

 Removal time                                           -0.258       3.899                          

 Data required time                                                  3.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.899                          
 Data arrival time                                                   7.595                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.696                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/CLK (GTP_DFF_C)
Endpoint    : FanControl_m/m_WDT3/r_WDT_cnt_clr_dly1/P (GTP_DFF_P)
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.157
  Launch Clock Delay      :  4.157
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_C42_IN_25M                                        0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_C42_IN_25M 
                                                                                   i_CLK_C42_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_C42_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_C42_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2575)     1.348       4.157         clk_50m          
                                                                           r       pon_reset_inst/reset1_reg[2]/CLK (GTP_DFF_C)

                                   tco                   0.408       4.565 f       pon_reset_inst/reset1_reg[2]/Q (GTP_DFF_C)
                                   net (fanout=16)       0.000       4.565         pon_reset_n      
                                                                                   FanControl_m/m_WDT3/i_rst_n_inv_1/I (GTP_INV)
                                   td                    0.000       4.565 r       FanControl_m/m_WDT3/i_rst_n_inv_1/Z (GTP_INV)
                                   net (fanout=2426)     3.030       7.595         FanControl_m/m_WDT3/i_rst_n_inv_1
                                                                           r       FanControl_m/m_WDT3/r_WDT_cnt_clr_dly1/P (GTP_DFF_P)

 Data arrival time                                                   7.595         Logic Levels: 1  
                                                                                   Logic: 0.408ns(11.867%), Route: 3.030ns(88.133%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_C42_IN_25M                                        0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_C42_IN_25M 
                                                                                   i_CLK_C42_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_C42_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_C42_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2575)     1.348       4.157         clk_50m          
                                                                           r       FanControl_m/m_WDT3/r_WDT_cnt_clr_dly1/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       4.157                          
 clock uncertainty                                       0.000       4.157                          

 Removal time                                           -0.258       3.899                          

 Data required time                                                  3.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.899                          
 Data arrival time                                                   7.595                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.696                          
====================================================================================================

====================================================================================================

Startpoint  : inst_i2c_inf/shift_reg[2]/CLK (GTP_DFF_CE)
Endpoint    : io_CPU0_D0_I2C1_PE_STRAP_SDA (port)
Path Group  : (none)
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_C42_IN_25M                                        0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_C42_IN_25M 
                                                                                   i_CLK_C42_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_C42_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_C42_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2575)     1.348       4.157         clk_50m          
                                                                           r       inst_i2c_inf/shift_reg[2]/CLK (GTP_DFF_CE)

                                   tco                   0.431       4.588 r       inst_i2c_inf/shift_reg[2]/Q (GTP_DFF_CE)
                                   net (fanout=10)       0.963       5.551         wrdata[2]        
                                                                                   inst_i2c_inf/N205_6/I0 (GTP_LUT4)
                                   td                    0.256       5.807 f       inst_i2c_inf/N205_6/Z (GTP_LUT4)
                                   net (fanout=2)        0.763       6.570         inst_i2c_inf/_N4713
                                                                                   inst_i2c_inf/N205_7/I3 (GTP_LUT4)
                                   td                    0.161       6.731 r       inst_i2c_inf/N205_7/Z (GTP_LUT4)
                                   net (fanout=1)        0.677       7.408         inst_i2c_inf/addr_match
                                                                                   inst_i2c_inf/curr_state_fsm[6:0]_51/I0 (GTP_LUT5)
                                   td                    0.161       7.569 r       inst_i2c_inf/curr_state_fsm[6:0]_51/Z (GTP_LUT5)
                                   net (fanout=4)        0.849       8.418         inst_i2c_inf/_N4098
                                                                                   inst_i2c_inf/N201_4/I2 (GTP_LUT5)
                                   td                    0.161       8.579 r       inst_i2c_inf/N201_4/Z (GTP_LUT5)
                                   net (fanout=2)        0.763       9.342         inst_i2c_inf/N201
                                                                                   inst_i2c_inf/sda_oe_3/I0 (GTP_LUT5M)
                                   td                    0.309       9.651 f       inst_i2c_inf/sda_oe_3/Z (GTP_LUT5M)
                                   net (fanout=1)        0.864      10.515         inst_i2c_inf/sda_oe_inv
                                                                                   inst_i2c_inf.sda_tri/T (GTP_IOBUF)
                                   tse                   2.437      12.952 f       inst_i2c_inf.sda_tri/IO (GTP_IOBUF)
                                   net (fanout=1)        0.000      12.952         nt_io_CPU0_D0_I2C1_PE_STRAP_SDA
 io_CPU0_D0_I2C1_PE_STRAP_SDA                                              f       io_CPU0_D0_I2C1_PE_STRAP_SDA (port)

 Data arrival time                                                  12.952         Logic Levels: 6  
                                                                                   Logic: 3.916ns(44.525%), Route: 4.879ns(55.475%)
====================================================================================================

====================================================================================================

Startpoint  : mcpld_to_scpld_data_filter[270]/CLK (GTP_DFF_CE)
Endpoint    : io_MCIO_PWR_EN0_R (port)
Path Group  : (none)
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_C42_IN_25M                                        0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_C42_IN_25M 
                                                                                   i_CLK_C42_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_C42_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_C42_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2575)     1.348       4.157         clk_50m          
                                                                           r       mcpld_to_scpld_data_filter[270]/CLK (GTP_DFF_CE)

                                   tco                   0.431       4.588 r       mcpld_to_scpld_data_filter[270]/Q (GTP_DFF_CE)
                                   net (fanout=15)       1.013       5.601         mcpld_to_scpld_data_filter[270]
                                                                                   uart_master_u3/N438/I2 (GTP_LUT4)
                                   td                    0.161       5.762 r       uart_master_u3/N438/Z (GTP_LUT4)
                                   net (fanout=1)        0.864       6.626         _N1              
                                                                                   uart_master_u3.ser_data_tri/I (GTP_IOBUF)
                                   td                    2.573       9.199 r       uart_master_u3.ser_data_tri/IO (GTP_IOBUF)
                                   net (fanout=1)        0.000       9.199         nt_io_MCIO_PWR_EN0_R
 io_MCIO_PWR_EN0_R                                                         r       io_MCIO_PWR_EN0_R (port)

 Data arrival time                                                   9.199         Logic Levels: 2  
                                                                                   Logic: 3.165ns(62.773%), Route: 1.877ns(37.227%)
====================================================================================================

====================================================================================================

Startpoint  : mcpld_to_scpld_data_filter[270]/CLK (GTP_DFF_CE)
Endpoint    : io_MCIO_PWR_EN2_R (port)
Path Group  : (none)
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 i_CLK_C42_IN_25M                                        0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.000       0.000         i_CLK_C42_IN_25M 
                                                                                   i_CLK_C42_IN_25M_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       i_CLK_C42_IN_25M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.006       2.344         nt_i_CLK_C42_IN_25M
                                                                                   pll_inst/u_pll_e2/CLKIN1 (GTP_PLL_E2)
                                   td                    0.465       2.809 r       pll_inst/u_pll_e2/CLKOUT0 (GTP_PLL_E2)
                                   net (fanout=2575)     1.348       4.157         clk_50m          
                                                                           r       mcpld_to_scpld_data_filter[270]/CLK (GTP_DFF_CE)

                                   tco                   0.431       4.588 r       mcpld_to_scpld_data_filter[270]/Q (GTP_DFF_CE)
                                   net (fanout=15)       1.013       5.601         mcpld_to_scpld_data_filter[270]
                                                                                   uart_master_u6/N438/I2 (GTP_LUT4)
                                   td                    0.161       5.762 r       uart_master_u6/N438/Z (GTP_LUT4)
                                   net (fanout=1)        0.864       6.626         _N5              
                                                                                   uart_master_u6.ser_data_tri/I (GTP_IOBUF)
                                   td                    2.573       9.199 r       uart_master_u6.ser_data_tri/IO (GTP_IOBUF)
                                   net (fanout=1)        0.000       9.199         nt_io_MCIO_PWR_EN2_R
 io_MCIO_PWR_EN2_R                                                         r       io_MCIO_PWR_EN2_R (port)

 Data arrival time                                                   9.199         Logic Levels: 2  
                                                                                   Logic: 3.165ns(62.773%), Route: 1.877ns(37.227%)
====================================================================================================

====================================================================================================

Startpoint  : i_PAL_EXT_RST_N (port)
Endpoint    : db_inst_button/mInst[0].nxt_s1[0]/D (GTP_DFF_P)
Path Group  : (none)
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 i_PAL_EXT_RST_N                                         0.000       0.000 f       i_PAL_EXT_RST_N (port)
                                   net (fanout=1)        0.000       0.000         i_PAL_EXT_RST_N  
                                                                                   i_PAL_EXT_RST_N_ibuf/I (GTP_INBUF)
                                   td                    1.288       1.288 f       i_PAL_EXT_RST_N_ibuf/O (GTP_INBUF)
                                   net (fanout=5)        0.000       1.288         nt_i_PAL_EXT_RST_N
                                                                           f       db_inst_button/mInst[0].nxt_s1[0]/D (GTP_DFF_P)

 Data arrival time                                                   1.288         Logic Levels: 1  
                                                                                   Logic: 1.288ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : i_PAL_LOM_FAN_ON_AUX_R (port)
Endpoint    : db_intruder/mInst[0].nxt_s1[0]/D (GTP_DFF_C)
Path Group  : (none)
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 i_PAL_LOM_FAN_ON_AUX_R                                  0.000       0.000 f       i_PAL_LOM_FAN_ON_AUX_R (port)
                                   net (fanout=1)        0.000       0.000         i_PAL_LOM_FAN_ON_AUX_R
                                                                                   i_PAL_LOM_FAN_ON_AUX_R_ibuf/I (GTP_INBUF)
                                   td                    1.288       1.288 f       i_PAL_LOM_FAN_ON_AUX_R_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        0.000       1.288         nt_i_PAL_LOM_FAN_ON_AUX_R
                                                                           f       db_intruder/mInst[0].nxt_s1[0]/D (GTP_DFF_C)

 Data arrival time                                                   1.288         Logic Levels: 1  
                                                                                   Logic: 1.288ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : i_PAL_BMC_SS_DATA_IN (port)
Endpoint    : inst_cmu_to_mb_s2p/si_r[0]/D (GTP_DFF_C)
Path Group  : (none)
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 i_PAL_BMC_SS_DATA_IN                                    0.000       0.000 f       i_PAL_BMC_SS_DATA_IN (port)
                                   net (fanout=1)        0.000       0.000         i_PAL_BMC_SS_DATA_IN
                                                                                   i_PAL_BMC_SS_DATA_IN_ibuf/I (GTP_INBUF)
                                   td                    1.288       1.288 f       i_PAL_BMC_SS_DATA_IN_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.288         nt_i_PAL_BMC_SS_DATA_IN
                                                                           f       inst_cmu_to_mb_s2p/si_r[0]/D (GTP_DFF_C)

 Data arrival time                                                   1.288         Logic Levels: 1  
                                                                                   Logic: 1.288ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

{clk_50m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          FanControl_m/m_WDT3/r_WDT_cnt_clk_dly1/CLK
 9.380       10.000          0.620           Low Pulse Width                           FanControl_m/m_WDT3/r_WDT_cnt_clk_dly1/CLK
 9.380       10.000          0.620           High Pulse Width                          FanControl_m/m_WDT3/r_WDT_cnt_clk_dly2/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                         
+-------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/compile/Tieta_Feiteng_2001_top_comp.adf               
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/Tieta_S.fdc                                           
| Output     | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/synthesize/Tieta_Feiteng_2001_top_syn.adf             
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/synthesize/Tieta_Feiteng_2001_top_syn.vm              
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/synthesize/Tieta_Feiteng_2001_top_controlsets.txt     
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/synthesize/Tieta_Feiteng_2001_top_exception.snr       
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/synthesize/Tieta_Feiteng_2001_top_syn.netlist         
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/synthesize/snr.db                                     
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/synthesize/Tieta_Feiteng_2001_top.snr                 
+-------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 286 MB
Total CPU time to synthesize completion : 0h:0m:11s
Process Total CPU time to synthesize completion : 0h:0m:12s
Total real time to synthesize completion : 0h:0m:13s
