Release 7.1.03i - xst H.41
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.12 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.12 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: projeto.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "projeto.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "projeto"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : projeto
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : projeto.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes
enable_auto_floorplanning          : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Felipe/Desktop/transmite_ftec/transmite_ftec.vhd" in Library work.
Entity <projeto> compiled.
Entity <projeto> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <projeto> (Architecture <behavioral>).
Entity <projeto> analyzed. Unit <projeto> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <projeto>.
    Related source file is "C:/Users/Felipe/Desktop/transmite_ftec/transmite_ftec.vhd".
WARNING:Xst:653 - Signal <e> is used but never assigned. Tied to value 01100101.
WARNING:Xst:653 - Signal <j> is used but never assigned. Tied to value 01101010.
WARNING:Xst:653 - Signal <u> is used but never assigned. Tied to value 01110101.
WARNING:Xst:653 - Signal <v> is used but never assigned. Tied to value 01110110.
    Found 8-bit comparator greater for signal <$n0027> created at line 39.
    Found 8-bit comparator less for signal <$n0028> created at line 39.
    Found 8-bit up counter for signal <conta>.
    Found 13-bit up counter for signal <divisor>.
    Found 3-bit up counter for signal <indice>.
    Found 1-bit register for signal <transmite>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <projeto> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 3
 13-bit up counter                 : 1
 3-bit up counter                  : 1
 8-bit up counter                  : 1
# Registers                        : 1
 1-bit register                    : 1
# Comparators                      : 2
 8-bit comparator greater          : 1
 8-bit comparator less             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <projeto> ...
Loading device for application Rf_Device from file '3s500e.nph' in environment C:/Users/Felipe/Desktop/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block projeto, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : projeto.ngr
Top Level Output File Name         : projeto
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 3

Macro Statistics :
# Registers                        : 2
#      1-bit register              : 1
#      3-bit register              : 1
# Counters                         : 2
#      13-bit up counter           : 1
#      8-bit up counter            : 1
# Comparators                      : 2
#      8-bit comparator greater    : 1
#      8-bit comparator less       : 1

Cell Usage :
# BELS                             : 95
#      GND                         : 1
#      LUT1                        : 4
#      LUT1_L                      : 3
#      LUT2                        : 4
#      LUT2_L                      : 2
#      LUT3                        : 6
#      LUT3_D                      : 1
#      LUT3_L                      : 9
#      LUT4                        : 7
#      LUT4_D                      : 4
#      LUT4_L                      : 10
#      MUXCY                       : 21
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 21
# FlipFlops/Latches                : 25
#      FDCE                        : 4
#      FDCPE                       : 21
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 2
#      IBUF                        : 1
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      27  out of   4656     0%  
 Number of Slice Flip Flops:            25  out of   9312     0%  
 Number of 4 input LUTs:                50  out of   9312     0%  
 Number of bonded IOBs:                  3  out of    232     1%  
 Number of GCLKs:                        1  out of     24     4%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 25    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.818ns (Maximum Frequency: 127.910MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.986ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 7.818ns (frequency: 127.910MHz)
  Total number of paths / destination ports: 1200 / 37
-------------------------------------------------------------------------
Delay:               7.818ns (Levels of Logic = 7)
  Source:            divisor_4 (FF)
  Destination:       divisor_12 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: divisor_4 to divisor_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            2   0.455   1.082  divisor_4 (divisor_4)
     LUT4_D:I0->O          4   0.757   1.047  _n001739 (CHOICE286)
     LUT2:I1->O            3   0.778   0.908  _n001740 (CHOICE287)
     LUT4_L:I3->LO         1   0.778   0.000  divisor_inst_lut3_91 (divisor_inst_lut3_9)
     MUXCY:S->O            1   0.476   0.000  divisor_inst_cy_10 (divisor_inst_cy_10)
     MUXCY:CI->O           1   0.072   0.000  divisor_inst_cy_11 (divisor_inst_cy_11)
     MUXCY:CI->O           0   0.072   0.000  divisor_inst_cy_12 (divisor_inst_cy_12)
     XORCY:CI->O           1   0.974   0.000  divisor_inst_sum_12 (divisor_inst_sum_12)
     FDCPE:D                   0.418          divisor_12
    ----------------------------------------
    Total                      7.818ns (4.781ns logic, 3.037ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.986ns (Levels of Logic = 1)
  Source:            transmite (FF)
  Destination:       tx (PAD)
  Source Clock:      clock rising

  Data Path: transmite to tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.455   0.801  transmite (transmite)
     OBUF:I->O                 6.730          tx_OBUF (tx)
    ----------------------------------------
    Total                      7.986ns (7.185ns logic, 0.801ns route)
                                       (90.0% logic, 10.0% route)

=========================================================================
CPU : 1.98 / 2.12 s | Elapsed : 2.00 / 2.00 s
 
--> 

Total memory usage is 179600 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    0 (   0 filtered)

