<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › mfd › wm8350-irq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>wm8350-irq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * wm8350-irq.c  --  IRQ support for Wolfson WM8350</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2007, 2008, 2009 Wolfson Microelectronics PLC.</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Liam Girdwood, Mark Brown</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> *  under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> *  Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> *  option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/bug.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>

<span class="cp">#include &lt;linux/mfd/wm8350/core.h&gt;</span>
<span class="cp">#include &lt;linux/mfd/wm8350/audio.h&gt;</span>
<span class="cp">#include &lt;linux/mfd/wm8350/comparator.h&gt;</span>
<span class="cp">#include &lt;linux/mfd/wm8350/gpio.h&gt;</span>
<span class="cp">#include &lt;linux/mfd/wm8350/pmic.h&gt;</span>
<span class="cp">#include &lt;linux/mfd/wm8350/rtc.h&gt;</span>
<span class="cp">#include &lt;linux/mfd/wm8350/supply.h&gt;</span>
<span class="cp">#include &lt;linux/mfd/wm8350/wdt.h&gt;</span>

<span class="cp">#define WM8350_INT_OFFSET_1                     0</span>
<span class="cp">#define WM8350_INT_OFFSET_2                     1</span>
<span class="cp">#define WM8350_POWER_UP_INT_OFFSET              2</span>
<span class="cp">#define WM8350_UNDER_VOLTAGE_INT_OFFSET         3</span>
<span class="cp">#define WM8350_OVER_CURRENT_INT_OFFSET          4</span>
<span class="cp">#define WM8350_GPIO_INT_OFFSET                  5</span>
<span class="cp">#define WM8350_COMPARATOR_INT_OFFSET            6</span>

<span class="k">struct</span> <span class="n">wm8350_irq_data</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">primary</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">mask</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">primary_only</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">wm8350_irq_data</span> <span class="n">wm8350_irqs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_OC_LS</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_OC_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_OVER_CURRENT_INT_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_OC_LS_EINT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">primary_only</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_UV_DC1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_UV_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_UNDER_VOLTAGE_INT_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_UV_DC1_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_UV_DC2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_UV_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_UNDER_VOLTAGE_INT_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_UV_DC2_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_UV_DC3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_UV_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_UNDER_VOLTAGE_INT_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_UV_DC3_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_UV_DC4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_UV_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_UNDER_VOLTAGE_INT_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_UV_DC4_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_UV_DC5</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_UV_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_UNDER_VOLTAGE_INT_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_UV_DC5_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_UV_DC6</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_UV_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_UNDER_VOLTAGE_INT_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_UV_DC6_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_UV_LDO1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_UV_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_UNDER_VOLTAGE_INT_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_UV_LDO1_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_UV_LDO2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_UV_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_UNDER_VOLTAGE_INT_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_UV_LDO2_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_UV_LDO3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_UV_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_UNDER_VOLTAGE_INT_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_UV_LDO3_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_UV_LDO4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_UV_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_UNDER_VOLTAGE_INT_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_UV_LDO4_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_CHG_BAT_HOT</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_CHG_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_INT_OFFSET_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_CHG_BAT_HOT_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_CHG_BAT_COLD</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_CHG_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_INT_OFFSET_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_CHG_BAT_COLD_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_CHG_BAT_FAIL</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_CHG_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_INT_OFFSET_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_CHG_BAT_FAIL_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_CHG_TO</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_CHG_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_INT_OFFSET_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_CHG_TO_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_CHG_END</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_CHG_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_INT_OFFSET_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_CHG_END_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_CHG_START</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_CHG_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_INT_OFFSET_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_CHG_START_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_CHG_FAST_RDY</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_CHG_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_INT_OFFSET_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_CHG_FAST_RDY_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_CHG_VBATT_LT_3P9</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_CHG_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_INT_OFFSET_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_CHG_VBATT_LT_3P9_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_CHG_VBATT_LT_3P1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_CHG_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_INT_OFFSET_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_CHG_VBATT_LT_3P1_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_CHG_VBATT_LT_2P85</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_CHG_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_INT_OFFSET_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_CHG_VBATT_LT_2P85_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_RTC_ALM</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_RTC_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_INT_OFFSET_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_RTC_ALM_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_RTC_SEC</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_RTC_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_INT_OFFSET_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_RTC_SEC_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_RTC_PER</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_RTC_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_INT_OFFSET_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_RTC_PER_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_CS1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_CS_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_INT_OFFSET_2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_CS1_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_CS2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_CS_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_INT_OFFSET_2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_CS2_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_SYS_HYST_COMP_FAIL</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_SYS_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_INT_OFFSET_2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_SYS_HYST_COMP_FAIL_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_SYS_CHIP_GT115</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_SYS_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_INT_OFFSET_2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_SYS_CHIP_GT115_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_SYS_CHIP_GT140</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_SYS_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_INT_OFFSET_2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_SYS_CHIP_GT140_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_SYS_WDOG_TO</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_SYS_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_INT_OFFSET_2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_SYS_WDOG_TO_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_AUXADC_DATARDY</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_AUXADC_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_INT_OFFSET_2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_AUXADC_DATARDY_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_AUXADC_DCOMP4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_AUXADC_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_INT_OFFSET_2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_AUXADC_DCOMP4_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_AUXADC_DCOMP3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_AUXADC_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_INT_OFFSET_2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_AUXADC_DCOMP3_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_AUXADC_DCOMP2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_AUXADC_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_INT_OFFSET_2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_AUXADC_DCOMP2_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_AUXADC_DCOMP1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_AUXADC_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_INT_OFFSET_2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_AUXADC_DCOMP1_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_USB_LIMIT</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_USB_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_INT_OFFSET_2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_USB_LIMIT_EINT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">primary_only</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_WKUP_OFF_STATE</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_WKUP_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_COMPARATOR_INT_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_WKUP_OFF_STATE_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_WKUP_HIB_STATE</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_WKUP_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_COMPARATOR_INT_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_WKUP_HIB_STATE_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_WKUP_CONV_FAULT</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_WKUP_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_COMPARATOR_INT_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_WKUP_CONV_FAULT_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_WKUP_WDOG_RST</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_WKUP_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_COMPARATOR_INT_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_WKUP_WDOG_RST_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_WKUP_GP_PWR_ON</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_WKUP_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_COMPARATOR_INT_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_WKUP_GP_PWR_ON_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_WKUP_ONKEY</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_WKUP_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_COMPARATOR_INT_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_WKUP_ONKEY_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_WKUP_GP_WAKEUP</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_WKUP_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_COMPARATOR_INT_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_WKUP_GP_WAKEUP_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_CODEC_JCK_DET_L</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_CODEC_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_COMPARATOR_INT_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_CODEC_JCK_DET_L_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_CODEC_JCK_DET_R</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_CODEC_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_COMPARATOR_INT_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_CODEC_JCK_DET_R_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_CODEC_MICSCD</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_CODEC_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_COMPARATOR_INT_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_CODEC_MICSCD_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_CODEC_MICD</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_CODEC_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_COMPARATOR_INT_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_CODEC_MICD_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_EXT_USB_FB</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_EXT_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_COMPARATOR_INT_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_EXT_USB_FB_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_EXT_WALL_FB</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_EXT_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_COMPARATOR_INT_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_EXT_WALL_FB_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_EXT_BAT_FB</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_EXT_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_COMPARATOR_INT_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_EXT_BAT_FB_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_GPIO</span><span class="p">(</span><span class="mi">0</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_GP_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_GPIO_INT_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_GP0_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_GPIO</span><span class="p">(</span><span class="mi">1</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_GP_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_GPIO_INT_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_GP1_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_GPIO</span><span class="p">(</span><span class="mi">2</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_GP_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_GPIO_INT_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_GP2_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_GPIO</span><span class="p">(</span><span class="mi">3</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_GP_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_GPIO_INT_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_GP3_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_GPIO</span><span class="p">(</span><span class="mi">4</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_GP_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_GPIO_INT_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_GP4_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_GPIO</span><span class="p">(</span><span class="mi">5</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_GP_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_GPIO_INT_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_GP5_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_GPIO</span><span class="p">(</span><span class="mi">6</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_GP_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_GPIO_INT_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_GP6_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_GPIO</span><span class="p">(</span><span class="mi">7</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_GP_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_GPIO_INT_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_GP7_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_GPIO</span><span class="p">(</span><span class="mi">8</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_GP_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_GPIO_INT_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_GP8_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_GPIO</span><span class="p">(</span><span class="mi">9</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_GP_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_GPIO_INT_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_GP9_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_GPIO</span><span class="p">(</span><span class="mi">10</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_GP_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_GPIO_INT_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_GP10_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_GPIO</span><span class="p">(</span><span class="mi">11</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_GP_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_GPIO_INT_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_GP11_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM8350_IRQ_GPIO</span><span class="p">(</span><span class="mi">12</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM8350_GP_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">WM8350_GPIO_INT_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM8350_GP12_EINT</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">wm8350_irq_data</span> <span class="o">*</span><span class="nf">irq_to_wm8350_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">wm8350</span> <span class="o">*</span><span class="n">wm8350</span><span class="p">,</span>
							<span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">&amp;</span><span class="n">wm8350_irqs</span><span class="p">[</span><span class="n">irq</span> <span class="o">-</span> <span class="n">wm8350</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">];</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * This is a threaded IRQ handler so can access I2C/SPI.  Since all</span>
<span class="cm"> * interrupts are clear on read the IRQ line will be reasserted and</span>
<span class="cm"> * the physical IRQ will be handled again if another interrupt is</span>
<span class="cm"> * asserted while we run - in the normal course of events this is a</span>
<span class="cm"> * rare occurrence so we save I2C/SPI reads.  We&#39;re also assuming that</span>
<span class="cm"> * it&#39;s rare to get lots of interrupts firing simultaneously so try to</span>
<span class="cm"> * minimise I/O.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">wm8350_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">irq_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">wm8350</span> <span class="o">*</span><span class="n">wm8350</span> <span class="o">=</span> <span class="n">irq_data</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">level_one</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">sub_reg</span><span class="p">[</span><span class="n">WM8350_NUM_IRQ_REGS</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">read_done</span><span class="p">[</span><span class="n">WM8350_NUM_IRQ_REGS</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">wm8350_irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">level_one</span> <span class="o">=</span> <span class="n">wm8350_reg_read</span><span class="p">(</span><span class="n">wm8350</span><span class="p">,</span> <span class="n">WM8350_SYSTEM_INTERRUPTS</span><span class="p">)</span>
		<span class="o">&amp;</span> <span class="o">~</span><span class="n">wm8350_reg_read</span><span class="p">(</span><span class="n">wm8350</span><span class="p">,</span> <span class="n">WM8350_SYSTEM_INTERRUPTS_MASK</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">level_one</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>

	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">read_done</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">read_done</span><span class="p">));</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">wm8350_irqs</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">data</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">wm8350_irqs</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">level_one</span> <span class="o">&amp;</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">primary</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">read_done</span><span class="p">[</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">])</span> <span class="p">{</span>
			<span class="n">sub_reg</span><span class="p">[</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">]</span> <span class="o">=</span>
				<span class="n">wm8350_reg_read</span><span class="p">(</span><span class="n">wm8350</span><span class="p">,</span> <span class="n">WM8350_INT_STATUS_1</span> <span class="o">+</span>
						<span class="n">data</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">);</span>
			<span class="n">sub_reg</span><span class="p">[</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">wm8350</span><span class="o">-&gt;</span><span class="n">irq_masks</span><span class="p">[</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">];</span>
			<span class="n">read_done</span><span class="p">[</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">sub_reg</span><span class="p">[</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">)</span>
			<span class="n">handle_nested_irq</span><span class="p">(</span><span class="n">wm8350</span><span class="o">-&gt;</span><span class="n">irq_base</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">wm8350_irq_lock</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">wm8350</span> <span class="o">*</span><span class="n">wm8350</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">wm8350</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">wm8350_irq_sync_unlock</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">wm8350</span> <span class="o">*</span><span class="n">wm8350</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">wm8350</span><span class="o">-&gt;</span><span class="n">irq_masks</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* If there&#39;s been a change in the mask write it back</span>
<span class="cm">		 * to the hardware. */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">wm8350</span><span class="o">-&gt;</span><span class="n">irq_masks</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">!=</span>
		    <span class="n">wm8350</span><span class="o">-&gt;</span><span class="n">reg_cache</span><span class="p">[</span><span class="n">WM8350_INT_STATUS_1_MASK</span> <span class="o">+</span> <span class="n">i</span><span class="p">])</span>
			<span class="n">WARN_ON</span><span class="p">(</span><span class="n">wm8350_reg_write</span><span class="p">(</span><span class="n">wm8350</span><span class="p">,</span>
					 <span class="n">WM8350_INT_STATUS_1_MASK</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span>
						 <span class="n">wm8350</span><span class="o">-&gt;</span><span class="n">irq_masks</span><span class="p">[</span><span class="n">i</span><span class="p">]));</span>
	<span class="p">}</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">wm8350</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">wm8350_irq_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">wm8350</span> <span class="o">*</span><span class="n">wm8350</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">wm8350_irq_data</span> <span class="o">*</span><span class="n">irq_data</span> <span class="o">=</span> <span class="n">irq_to_wm8350_irq</span><span class="p">(</span><span class="n">wm8350</span><span class="p">,</span>
							     <span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>

	<span class="n">wm8350</span><span class="o">-&gt;</span><span class="n">irq_masks</span><span class="p">[</span><span class="n">irq_data</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">irq_data</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">wm8350_irq_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">wm8350</span> <span class="o">*</span><span class="n">wm8350</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">wm8350_irq_data</span> <span class="o">*</span><span class="n">irq_data</span> <span class="o">=</span> <span class="n">irq_to_wm8350_irq</span><span class="p">(</span><span class="n">wm8350</span><span class="p">,</span>
							     <span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>

	<span class="n">wm8350</span><span class="o">-&gt;</span><span class="n">irq_masks</span><span class="p">[</span><span class="n">irq_data</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">]</span> <span class="o">|=</span> <span class="n">irq_data</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">wm8350_irq_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;wm8350&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_bus_lock</span>		<span class="o">=</span> <span class="n">wm8350_irq_lock</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_bus_sync_unlock</span>	<span class="o">=</span> <span class="n">wm8350_irq_sync_unlock</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_disable</span>		<span class="o">=</span> <span class="n">wm8350_irq_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_enable</span>		<span class="o">=</span> <span class="n">wm8350_irq_enable</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="nf">wm8350_irq_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">wm8350</span> <span class="o">*</span><span class="n">wm8350</span><span class="p">,</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span>
		    <span class="k">struct</span> <span class="n">wm8350_platform_data</span> <span class="o">*</span><span class="n">pdata</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">,</span> <span class="n">cur_irq</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">flags</span> <span class="o">=</span> <span class="n">IRQF_ONESHOT</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq_base</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">irq</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">wm8350</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;No interrupt support, no core IRQ</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Mask top level interrupts */</span>
	<span class="n">wm8350_reg_write</span><span class="p">(</span><span class="n">wm8350</span><span class="p">,</span> <span class="n">WM8350_SYSTEM_INTERRUPTS_MASK</span><span class="p">,</span> <span class="mh">0xFFFF</span><span class="p">);</span>

	<span class="cm">/* Mask all individual interrupts by default and cache the</span>
<span class="cm">	 * masks.  We read the masks back since there are unwritable</span>
<span class="cm">	 * bits in the mask registers. */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">wm8350</span><span class="o">-&gt;</span><span class="n">irq_masks</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">wm8350_reg_write</span><span class="p">(</span><span class="n">wm8350</span><span class="p">,</span> <span class="n">WM8350_INT_STATUS_1_MASK</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span>
				 <span class="mh">0xFFFF</span><span class="p">);</span>
		<span class="n">wm8350</span><span class="o">-&gt;</span><span class="n">irq_masks</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span>
			<span class="n">wm8350_reg_read</span><span class="p">(</span><span class="n">wm8350</span><span class="p">,</span>
					<span class="n">WM8350_INT_STATUS_1_MASK</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">mutex_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">wm8350</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">);</span>
	<span class="n">wm8350</span><span class="o">-&gt;</span><span class="n">chip_irq</span> <span class="o">=</span> <span class="n">irq</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span> <span class="o">&amp;&amp;</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">irq_base</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">irq_base</span> <span class="o">=</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">;</span>

	<span class="n">wm8350</span><span class="o">-&gt;</span><span class="n">irq_base</span> <span class="o">=</span> <span class="n">irq_alloc_descs</span><span class="p">(</span><span class="n">irq_base</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">wm8350_irqs</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">wm8350</span><span class="o">-&gt;</span><span class="n">irq_base</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">wm8350</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Allocating irqs failed with %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">wm8350</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span> <span class="o">&amp;&amp;</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">irq_high</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">flags</span> <span class="o">|=</span> <span class="n">IRQF_TRIGGER_HIGH</span><span class="p">;</span>

		<span class="n">wm8350_set_bits</span><span class="p">(</span><span class="n">wm8350</span><span class="p">,</span> <span class="n">WM8350_SYSTEM_CONTROL_1</span><span class="p">,</span>
				<span class="n">WM8350_IRQ_POL</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">flags</span> <span class="o">|=</span> <span class="n">IRQF_TRIGGER_LOW</span><span class="p">;</span>

		<span class="n">wm8350_clear_bits</span><span class="p">(</span><span class="n">wm8350</span><span class="p">,</span> <span class="n">WM8350_SYSTEM_CONTROL_1</span><span class="p">,</span>
				  <span class="n">WM8350_IRQ_POL</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Register with genirq */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">cur_irq</span> <span class="o">=</span> <span class="n">wm8350</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">;</span>
	     <span class="n">cur_irq</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">wm8350_irqs</span><span class="p">)</span> <span class="o">+</span> <span class="n">wm8350</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">;</span>
	     <span class="n">cur_irq</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">irq_set_chip_data</span><span class="p">(</span><span class="n">cur_irq</span><span class="p">,</span> <span class="n">wm8350</span><span class="p">);</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">cur_irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">wm8350_irq_chip</span><span class="p">,</span>
					 <span class="n">handle_edge_irq</span><span class="p">);</span>
		<span class="n">irq_set_nested_thread</span><span class="p">(</span><span class="n">cur_irq</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

		<span class="cm">/* ARM needs us to explicitly flag the IRQ as valid</span>
<span class="cm">		 * and will set them noprobe when we do so. */</span>
<span class="cp">#ifdef CONFIG_ARM</span>
		<span class="n">set_irq_flags</span><span class="p">(</span><span class="n">cur_irq</span><span class="p">,</span> <span class="n">IRQF_VALID</span><span class="p">);</span>
<span class="cp">#else</span>
		<span class="n">irq_set_noprobe</span><span class="p">(</span><span class="n">cur_irq</span><span class="p">);</span>
<span class="cp">#endif</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">request_threaded_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">wm8350_irq</span><span class="p">,</span> <span class="n">flags</span><span class="p">,</span>
				   <span class="s">&quot;wm8350&quot;</span><span class="p">,</span> <span class="n">wm8350</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">wm8350</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to request IRQ: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>

	<span class="cm">/* Allow interrupts to fire */</span>
	<span class="n">wm8350_reg_write</span><span class="p">(</span><span class="n">wm8350</span><span class="p">,</span> <span class="n">WM8350_SYSTEM_INTERRUPTS_MASK</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">wm8350_irq_exit</span><span class="p">(</span><span class="k">struct</span> <span class="n">wm8350</span> <span class="o">*</span><span class="n">wm8350</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">wm8350</span><span class="o">-&gt;</span><span class="n">chip_irq</span><span class="p">,</span> <span class="n">wm8350</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
