module datapath(input logic clk,reset,
    input logic[1:0] ResultSrc,
    input logic PCSrc, ALUSrc,
    input logic RegWrite,
    input logic[1:0] ImmSrc,
    input logic[2:0] ALUControl,
    output logic  Zero,
    output logic[31:0] PC,
    input logic[31:0] Instr,
    output logic[31:0] ALUResult,WriteData,
    input logic[31:0] ReadData);
    logic[31:0] PCNext, PCplus4, PCtarget;
    logic[31:0] ImmExt;
    logic[31:0] SrcA,SrcB;
    logic[31:0] Result;
    //next pc logic
    flopr #(32) pcreg(clk, reset, PCNext, PC);
    adder pcadd4(PC, 32'd4, PCplus4);
    adder pcaddbranch(PC,ImmExt,PCtarget);
    mux2 #(32) pcmux(PCplus4, PCtarget, PCSrc, PCNext);
    //register file logic
    regfile rf(clk, RegWrite, Instr[19:15], Instr[24:20],
                Instr[11:7], Result,SrcA,WriteData);
    extend ext(Instr[31:7], ImmSrc, ImmExt);
    //ALU logic 
    mux2 #(32) srcbmux(WriteData,ImmExt,ALUSrc,SrcB);
    alu alu(SrcA,SrcB, ALUControl, ALUResult, Zero);
    mux3 #(32) resultmux(ALUResult, ReadData, PCplus4, 
                            ResultSrc,Result);
endmodule