#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x13bf5cae0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13bf70de0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x13bf6fff0 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x130040010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13bfaf4d0_0 .net "in", 31 0, o0x130040010;  0 drivers
v0x13bfb9360_0 .var "out", 31 0;
S_0x13bfa5250 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1300400d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13bfb9420_0 .net "clk", 0 0, o0x1300400d0;  0 drivers
o0x130040100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13bfb94c0_0 .net "data_address", 31 0, o0x130040100;  0 drivers
o0x130040130 .functor BUFZ 1, C4<z>; HiZ drive
v0x13bfb9570_0 .net "data_read", 0 0, o0x130040130;  0 drivers
v0x13bfb9620_0 .var "data_readdata", 31 0;
o0x130040190 .functor BUFZ 1, C4<z>; HiZ drive
v0x13bfb96d0_0 .net "data_write", 0 0, o0x130040190;  0 drivers
o0x1300401c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13bfb97b0_0 .net "data_writedata", 31 0, o0x1300401c0;  0 drivers
S_0x13bfa3fe0 .scope module, "mtlo_tb" "mtlo_tb" 6 1;
 .timescale 0 0;
v0x13bfc65c0_0 .net "active", 0 0, L_0x13bfcf320;  1 drivers
v0x13bfc6670_0 .var "clk", 0 0;
v0x13bfc6780_0 .var "clk_enable", 0 0;
v0x13bfc6810_0 .net "data_address", 31 0, v0x13bfc43a0_0;  1 drivers
v0x13bfc68a0_0 .net "data_read", 0 0, L_0x13bfcea80;  1 drivers
v0x13bfc6930_0 .var "data_readdata", 31 0;
v0x13bfc69c0_0 .net "data_write", 0 0, L_0x13bfce430;  1 drivers
v0x13bfc6a50_0 .net "data_writedata", 31 0, v0x13bfbd040_0;  1 drivers
v0x13bfc6b20_0 .net "instr_address", 31 0, L_0x13bfcf450;  1 drivers
v0x13bfc6c30_0 .var "instr_readdata", 31 0;
v0x13bfc6cc0_0 .net "register_v0", 31 0, L_0x13bfccea0;  1 drivers
v0x13bfc6d90_0 .var "reset", 0 0;
S_0x13bfb98f0 .scope begin, "$unm_blk_3" "$unm_blk_3" 6 36, 6 36 0, S_0x13bfa3fe0;
 .timescale 0 0;
v0x13bfb9ac0_0 .var "expected", 31 0;
v0x13bfb9b80_0 .var "funct", 5 0;
v0x13bfb9c30_0 .var "i", 4 0;
v0x13bfb9cf0_0 .var "imm", 15 0;
v0x13bfb9da0_0 .var "imm_instr", 31 0;
v0x13bfb9e90_0 .var "opcode", 5 0;
v0x13bfb9f40_0 .var "r_instr", 31 0;
v0x13bfb9ff0_0 .var "rd", 4 0;
v0x13bfba0a0_0 .var "rs", 4 0;
v0x13bfba1b0_0 .var "rt", 4 0;
v0x13bfba260_0 .var "shamt", 4 0;
v0x13bfba310_0 .var "test", 31 0;
E_0x13bf90060 .event posedge, v0x13bfbd3b0_0;
S_0x13bfba3c0 .scope module, "dut" "mips_cpu_harvard" 6 131, 7 1 0, S_0x13bfa3fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x13bfc7e10 .functor OR 1, L_0x13bfc7ac0, L_0x13bfc7cd0, C4<0>, C4<0>;
L_0x13bfc7f00 .functor BUFZ 1, L_0x13bfc75b0, C4<0>, C4<0>, C4<0>;
L_0x13bfc8290 .functor BUFZ 1, L_0x13bfc76d0, C4<0>, C4<0>, C4<0>;
L_0x13bfc83e0 .functor AND 1, L_0x13bfc75b0, L_0x13bfc8530, C4<1>, C4<1>;
L_0x13bfc86d0 .functor OR 1, L_0x13bfc83e0, L_0x13bfc8450, C4<0>, C4<0>;
L_0x13bfc8810 .functor OR 1, L_0x13bfc86d0, L_0x13bfc81b0, C4<0>, C4<0>;
L_0x13bfc8900 .functor OR 1, L_0x13bfc8810, L_0x13bfc9ba0, C4<0>, C4<0>;
L_0x13bfc89f0 .functor OR 1, L_0x13bfc8900, L_0x13bfc9680, C4<0>, C4<0>;
L_0x13bfc9540 .functor AND 1, L_0x13bfc9050, L_0x13bfc9170, C4<1>, C4<1>;
L_0x13bfc9680 .functor OR 1, L_0x13bfc8df0, L_0x13bfc9540, C4<0>, C4<0>;
L_0x13bfc9ba0 .functor AND 1, L_0x13bfc9320, L_0x13bfc9810, C4<1>, C4<1>;
L_0x13bfca120 .functor OR 1, L_0x13bfc9a40, L_0x13bfc9dd0, C4<0>, C4<0>;
L_0x13bfc7360 .functor OR 1, L_0x13bfca4b0, L_0x13bfca760, C4<0>, C4<0>;
L_0x13bfcab40 .functor AND 1, L_0x13bfc80b0, L_0x13bfc7360, C4<1>, C4<1>;
L_0x13bfcacd0 .functor OR 1, L_0x13bfca920, L_0x13bfcae10, C4<0>, C4<0>;
L_0x13bfcaad0 .functor OR 1, L_0x13bfcacd0, L_0x13bfcb0c0, C4<0>, C4<0>;
L_0x13bfcb220 .functor AND 1, L_0x13bfc75b0, L_0x13bfcaad0, C4<1>, C4<1>;
L_0x13bfcaef0 .functor AND 1, L_0x13bfc75b0, L_0x13bfcb3e0, C4<1>, C4<1>;
L_0x13bfc9460 .functor AND 1, L_0x13bfc75b0, L_0x13bfcaf60, C4<1>, C4<1>;
L_0x13bfcbe30 .functor AND 1, v0x13bfc4280_0, v0x13bfc62c0_0, C4<1>, C4<1>;
L_0x13bfcbea0 .functor AND 1, L_0x13bfcbe30, L_0x13bfc89f0, C4<1>, C4<1>;
L_0x13bfcc1a0 .functor OR 1, L_0x13bfc9680, L_0x13bfc9ba0, C4<0>, C4<0>;
L_0x13bfccf10 .functor BUFZ 32, L_0x13bfccb40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13bfcd0c0 .functor BUFZ 32, L_0x13bfccdf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13bfcdd60 .functor AND 1, v0x13bfc6780_0, L_0x13bfcb220, C4<1>, C4<1>;
L_0x13bfcdea0 .functor AND 1, L_0x13bfcdd60, v0x13bfc4280_0, C4<1>, C4<1>;
L_0x13bfcc860 .functor AND 1, L_0x13bfcdea0, L_0x13bfcdff0, C4<1>, C4<1>;
L_0x13bfce3c0 .functor AND 1, v0x13bfc4280_0, v0x13bfc62c0_0, C4<1>, C4<1>;
L_0x13bfce430 .functor AND 1, L_0x13bfce3c0, L_0x13bfc8b80, C4<1>, C4<1>;
L_0x13bfce110 .functor OR 1, L_0x13bfce2e0, L_0x13bfce5d0, C4<0>, C4<0>;
L_0x13bfce910 .functor AND 1, L_0x13bfce110, L_0x13bfce200, C4<1>, C4<1>;
L_0x13bfcea80 .functor OR 1, L_0x13bfc81b0, L_0x13bfce910, C4<0>, C4<0>;
L_0x13bfcf320 .functor BUFZ 1, v0x13bfc4280_0, C4<0>, C4<0>, C4<0>;
L_0x13bfcf450 .functor BUFZ 32, v0x13bfc4310_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13bfbf3f0_0 .net *"_ivl_102", 31 0, L_0x13bfc9770;  1 drivers
L_0x1300784d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13bfbf480_0 .net *"_ivl_105", 25 0, L_0x1300784d8;  1 drivers
L_0x130078520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13bfbf510_0 .net/2u *"_ivl_106", 31 0, L_0x130078520;  1 drivers
v0x13bfbf5a0_0 .net *"_ivl_108", 0 0, L_0x13bfc9320;  1 drivers
v0x13bfbf630_0 .net *"_ivl_111", 5 0, L_0x13bfc99a0;  1 drivers
L_0x130078568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x13bfbf6d0_0 .net/2u *"_ivl_112", 5 0, L_0x130078568;  1 drivers
v0x13bfbf780_0 .net *"_ivl_114", 0 0, L_0x13bfc9810;  1 drivers
v0x13bfbf820_0 .net *"_ivl_118", 31 0, L_0x13bfc9d30;  1 drivers
L_0x1300780a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x13bfbf8d0_0 .net/2u *"_ivl_12", 5 0, L_0x1300780a0;  1 drivers
L_0x1300785b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13bfbf9e0_0 .net *"_ivl_121", 25 0, L_0x1300785b0;  1 drivers
L_0x1300785f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x13bfbfa90_0 .net/2u *"_ivl_122", 31 0, L_0x1300785f8;  1 drivers
v0x13bfbfb40_0 .net *"_ivl_124", 0 0, L_0x13bfc9a40;  1 drivers
v0x13bfbfbe0_0 .net *"_ivl_126", 31 0, L_0x13bfc9f00;  1 drivers
L_0x130078640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13bfbfc90_0 .net *"_ivl_129", 25 0, L_0x130078640;  1 drivers
L_0x130078688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13bfbfd40_0 .net/2u *"_ivl_130", 31 0, L_0x130078688;  1 drivers
v0x13bfbfdf0_0 .net *"_ivl_132", 0 0, L_0x13bfc9dd0;  1 drivers
v0x13bfbfe90_0 .net *"_ivl_136", 31 0, L_0x13bfca210;  1 drivers
L_0x1300786d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13bfc0020_0 .net *"_ivl_139", 25 0, L_0x1300786d0;  1 drivers
L_0x130078718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13bfc00b0_0 .net/2u *"_ivl_140", 31 0, L_0x130078718;  1 drivers
v0x13bfc0160_0 .net *"_ivl_142", 0 0, L_0x13bfc80b0;  1 drivers
v0x13bfc0200_0 .net *"_ivl_145", 5 0, L_0x13bfca5c0;  1 drivers
L_0x130078760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x13bfc02b0_0 .net/2u *"_ivl_146", 5 0, L_0x130078760;  1 drivers
v0x13bfc0360_0 .net *"_ivl_148", 0 0, L_0x13bfca4b0;  1 drivers
v0x13bfc0400_0 .net *"_ivl_151", 5 0, L_0x13bfca880;  1 drivers
L_0x1300787a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x13bfc04b0_0 .net/2u *"_ivl_152", 5 0, L_0x1300787a8;  1 drivers
v0x13bfc0560_0 .net *"_ivl_154", 0 0, L_0x13bfca760;  1 drivers
v0x13bfc0600_0 .net *"_ivl_157", 0 0, L_0x13bfc7360;  1 drivers
L_0x1300780e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x13bfc06a0_0 .net/2u *"_ivl_16", 5 0, L_0x1300780e8;  1 drivers
v0x13bfc0750_0 .net *"_ivl_161", 1 0, L_0x13bfcabf0;  1 drivers
L_0x1300787f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x13bfc0800_0 .net/2u *"_ivl_162", 1 0, L_0x1300787f0;  1 drivers
v0x13bfc08b0_0 .net *"_ivl_164", 0 0, L_0x13bfca920;  1 drivers
L_0x130078838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x13bfc0950_0 .net/2u *"_ivl_166", 5 0, L_0x130078838;  1 drivers
v0x13bfc0a00_0 .net *"_ivl_168", 0 0, L_0x13bfcae10;  1 drivers
v0x13bfbff30_0 .net *"_ivl_171", 0 0, L_0x13bfcacd0;  1 drivers
L_0x130078880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x13bfc0c90_0 .net/2u *"_ivl_172", 5 0, L_0x130078880;  1 drivers
v0x13bfc0d20_0 .net *"_ivl_174", 0 0, L_0x13bfcb0c0;  1 drivers
v0x13bfc0db0_0 .net *"_ivl_177", 0 0, L_0x13bfcaad0;  1 drivers
L_0x1300788c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x13bfc0e40_0 .net/2u *"_ivl_180", 5 0, L_0x1300788c8;  1 drivers
v0x13bfc0ee0_0 .net *"_ivl_182", 0 0, L_0x13bfcb3e0;  1 drivers
L_0x130078910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x13bfc0f80_0 .net/2u *"_ivl_186", 5 0, L_0x130078910;  1 drivers
v0x13bfc1030_0 .net *"_ivl_188", 0 0, L_0x13bfcaf60;  1 drivers
L_0x130078958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x13bfc10d0_0 .net/2u *"_ivl_196", 4 0, L_0x130078958;  1 drivers
v0x13bfc1180_0 .net *"_ivl_199", 4 0, L_0x13bfcb520;  1 drivers
v0x13bfc1230_0 .net *"_ivl_20", 31 0, L_0x13bfc7920;  1 drivers
v0x13bfc12e0_0 .net *"_ivl_201", 4 0, L_0x13bfcbae0;  1 drivers
v0x13bfc1390_0 .net *"_ivl_202", 4 0, L_0x13bfcbb80;  1 drivers
v0x13bfc1440_0 .net *"_ivl_207", 0 0, L_0x13bfcbe30;  1 drivers
v0x13bfc14e0_0 .net *"_ivl_211", 0 0, L_0x13bfcc1a0;  1 drivers
L_0x1300789a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x13bfc1580_0 .net/2u *"_ivl_212", 31 0, L_0x1300789a0;  1 drivers
v0x13bfc1630_0 .net *"_ivl_214", 31 0, L_0x13bfcc290;  1 drivers
v0x13bfc16e0_0 .net *"_ivl_216", 31 0, L_0x13bfcbc20;  1 drivers
v0x13bfc1790_0 .net *"_ivl_218", 31 0, L_0x13bfcc530;  1 drivers
v0x13bfc1840_0 .net *"_ivl_220", 31 0, L_0x13bfcc3f0;  1 drivers
v0x13bfc18f0_0 .net *"_ivl_229", 0 0, L_0x13bfcdd60;  1 drivers
L_0x130078130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13bfc1990_0 .net *"_ivl_23", 25 0, L_0x130078130;  1 drivers
v0x13bfc1a40_0 .net *"_ivl_231", 0 0, L_0x13bfcdea0;  1 drivers
v0x13bfc1ae0_0 .net *"_ivl_232", 31 0, L_0x13bfcdf10;  1 drivers
L_0x130078ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13bfc1b90_0 .net *"_ivl_235", 30 0, L_0x130078ac0;  1 drivers
L_0x130078b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13bfc1c40_0 .net/2u *"_ivl_236", 31 0, L_0x130078b08;  1 drivers
v0x13bfc1cf0_0 .net *"_ivl_238", 0 0, L_0x13bfcdff0;  1 drivers
L_0x130078178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13bfc1d90_0 .net/2u *"_ivl_24", 31 0, L_0x130078178;  1 drivers
v0x13bfc1e40_0 .net *"_ivl_243", 0 0, L_0x13bfce3c0;  1 drivers
L_0x130078b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x13bfc1ee0_0 .net/2u *"_ivl_246", 5 0, L_0x130078b50;  1 drivers
L_0x130078b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x13bfc1f90_0 .net/2u *"_ivl_250", 5 0, L_0x130078b98;  1 drivers
v0x13bfc2040_0 .net *"_ivl_257", 0 0, L_0x13bfce200;  1 drivers
v0x13bfc0aa0_0 .net *"_ivl_259", 0 0, L_0x13bfce910;  1 drivers
v0x13bfc0b40_0 .net *"_ivl_26", 0 0, L_0x13bfc7ac0;  1 drivers
L_0x130078be0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x13bfc0be0_0 .net/2u *"_ivl_262", 5 0, L_0x130078be0;  1 drivers
L_0x130078c28 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x13bfc20d0_0 .net/2u *"_ivl_266", 5 0, L_0x130078c28;  1 drivers
v0x13bfc2180_0 .net *"_ivl_271", 15 0, L_0x13bfcefc0;  1 drivers
v0x13bfc2230_0 .net *"_ivl_272", 17 0, L_0x13bfceb70;  1 drivers
L_0x130078cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13bfc22e0_0 .net *"_ivl_275", 1 0, L_0x130078cb8;  1 drivers
v0x13bfc2390_0 .net *"_ivl_278", 15 0, L_0x13bfcf280;  1 drivers
v0x13bfc2440_0 .net *"_ivl_28", 31 0, L_0x13bfc7be0;  1 drivers
L_0x130078d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13bfc24f0_0 .net *"_ivl_280", 1 0, L_0x130078d00;  1 drivers
v0x13bfc25a0_0 .net *"_ivl_283", 0 0, L_0x13bfcf1a0;  1 drivers
L_0x130078d48 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x13bfc2650_0 .net/2u *"_ivl_284", 13 0, L_0x130078d48;  1 drivers
L_0x130078d90 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x13bfc2700_0 .net/2u *"_ivl_286", 13 0, L_0x130078d90;  1 drivers
v0x13bfc27b0_0 .net *"_ivl_288", 13 0, L_0x13bfcf540;  1 drivers
L_0x1300781c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13bfc2860_0 .net *"_ivl_31", 25 0, L_0x1300781c0;  1 drivers
L_0x130078208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13bfc2910_0 .net/2u *"_ivl_32", 31 0, L_0x130078208;  1 drivers
v0x13bfc29c0_0 .net *"_ivl_34", 0 0, L_0x13bfc7cd0;  1 drivers
v0x13bfc2a60_0 .net *"_ivl_4", 31 0, L_0x13bfc7480;  1 drivers
v0x13bfc2b10_0 .net *"_ivl_41", 2 0, L_0x13bfc7fb0;  1 drivers
L_0x130078250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x13bfc2bc0_0 .net/2u *"_ivl_42", 2 0, L_0x130078250;  1 drivers
v0x13bfc2c70_0 .net *"_ivl_49", 2 0, L_0x13bfc8340;  1 drivers
L_0x130078298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x13bfc2d20_0 .net/2u *"_ivl_50", 2 0, L_0x130078298;  1 drivers
v0x13bfc2dd0_0 .net *"_ivl_55", 0 0, L_0x13bfc8530;  1 drivers
v0x13bfc2e70_0 .net *"_ivl_57", 0 0, L_0x13bfc83e0;  1 drivers
v0x13bfc2f10_0 .net *"_ivl_59", 0 0, L_0x13bfc86d0;  1 drivers
v0x13bfc2fb0_0 .net *"_ivl_61", 0 0, L_0x13bfc8810;  1 drivers
v0x13bfc3050_0 .net *"_ivl_63", 0 0, L_0x13bfc8900;  1 drivers
v0x13bfc30f0_0 .net *"_ivl_67", 2 0, L_0x13bfc8ac0;  1 drivers
L_0x1300782e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x13bfc31a0_0 .net/2u *"_ivl_68", 2 0, L_0x1300782e0;  1 drivers
L_0x130078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13bfc3250_0 .net *"_ivl_7", 25 0, L_0x130078010;  1 drivers
v0x13bfc3300_0 .net *"_ivl_72", 31 0, L_0x13bfc8d50;  1 drivers
L_0x130078328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13bfc33b0_0 .net *"_ivl_75", 25 0, L_0x130078328;  1 drivers
L_0x130078370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13bfc3460_0 .net/2u *"_ivl_76", 31 0, L_0x130078370;  1 drivers
v0x13bfc3510_0 .net *"_ivl_78", 0 0, L_0x13bfc8df0;  1 drivers
L_0x130078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13bfc35b0_0 .net/2u *"_ivl_8", 31 0, L_0x130078058;  1 drivers
v0x13bfc3660_0 .net *"_ivl_80", 31 0, L_0x13bfc8fb0;  1 drivers
L_0x1300783b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13bfc3710_0 .net *"_ivl_83", 25 0, L_0x1300783b8;  1 drivers
L_0x130078400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13bfc37c0_0 .net/2u *"_ivl_84", 31 0, L_0x130078400;  1 drivers
v0x13bfc3870_0 .net *"_ivl_86", 0 0, L_0x13bfc9050;  1 drivers
v0x13bfc3910_0 .net *"_ivl_89", 0 0, L_0x13bfc8f10;  1 drivers
v0x13bfc39c0_0 .net *"_ivl_90", 31 0, L_0x13bfc9220;  1 drivers
L_0x130078448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13bfc3a70_0 .net *"_ivl_93", 30 0, L_0x130078448;  1 drivers
L_0x130078490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13bfc3b20_0 .net/2u *"_ivl_94", 31 0, L_0x130078490;  1 drivers
v0x13bfc3bd0_0 .net *"_ivl_96", 0 0, L_0x13bfc9170;  1 drivers
v0x13bfc3c70_0 .net *"_ivl_99", 0 0, L_0x13bfc9540;  1 drivers
v0x13bfc3d10_0 .net "active", 0 0, L_0x13bfcf320;  alias, 1 drivers
v0x13bfc3db0_0 .net "alu_op1", 31 0, L_0x13bfccf10;  1 drivers
v0x13bfc3e50_0 .net "alu_op2", 31 0, L_0x13bfcd0c0;  1 drivers
v0x13bfc3ef0_0 .net "alui_instr", 0 0, L_0x13bfc8450;  1 drivers
v0x13bfc3f90_0 .net "b_flag", 0 0, v0x13bfbb020_0;  1 drivers
v0x13bfc4040_0 .net "b_imm", 17 0, L_0x13bfcf080;  1 drivers
v0x13bfc40d0_0 .net "b_offset", 31 0, L_0x13bfcf6c0;  1 drivers
v0x13bfc4160_0 .net "clk", 0 0, v0x13bfc6670_0;  1 drivers
v0x13bfc41f0_0 .net "clk_enable", 0 0, v0x13bfc6780_0;  1 drivers
v0x13bfc4280_0 .var "cpu_active", 0 0;
v0x13bfc4310_0 .var "curr_addr", 31 0;
v0x13bfc43a0_0 .var "data_address", 31 0;
v0x13bfc4440_0 .net "data_read", 0 0, L_0x13bfcea80;  alias, 1 drivers
v0x13bfc44e0_0 .net "data_readdata", 31 0, v0x13bfc6930_0;  1 drivers
v0x13bfc45c0_0 .net "data_write", 0 0, L_0x13bfce430;  alias, 1 drivers
v0x13bfc4660_0 .net "data_writedata", 31 0, v0x13bfbd040_0;  alias, 1 drivers
v0x13bfc4700_0 .var "delay_slot", 31 0;
v0x13bfc47a0_0 .net "effective_addr", 31 0, v0x13bfbb3e0_0;  1 drivers
v0x13bfc4840_0 .net "funct_code", 5 0, L_0x13bfc73e0;  1 drivers
v0x13bfc48f0_0 .net "hi_out", 31 0, v0x13bfbd440_0;  1 drivers
v0x13bfc49b0_0 .net "hl_reg_enable", 0 0, L_0x13bfcc860;  1 drivers
v0x13bfc4a80_0 .net "instr_address", 31 0, L_0x13bfcf450;  alias, 1 drivers
v0x13bfc4b20_0 .net "instr_opcode", 5 0, L_0x13bfc7280;  1 drivers
v0x13bfc4bc0_0 .net "instr_readdata", 31 0, v0x13bfc6c30_0;  1 drivers
v0x13bfc4c90_0 .net "j_imm", 0 0, L_0x13bfca120;  1 drivers
v0x13bfc4d30_0 .net "j_reg", 0 0, L_0x13bfcab40;  1 drivers
v0x13bfc4dd0_0 .net "link_const", 0 0, L_0x13bfc9680;  1 drivers
v0x13bfc4e70_0 .net "link_reg", 0 0, L_0x13bfc9ba0;  1 drivers
v0x13bfc4f10_0 .net "lo_out", 31 0, v0x13bfbdb50_0;  1 drivers
v0x13bfc4fb0_0 .net "load_data", 31 0, v0x13bfbc490_0;  1 drivers
v0x13bfc5060_0 .net "load_instr", 0 0, L_0x13bfc81b0;  1 drivers
v0x13bfc50f0_0 .net "lw", 0 0, L_0x13bfc76d0;  1 drivers
v0x13bfc5190_0 .net "lwl", 0 0, L_0x13bfce520;  1 drivers
v0x13bfc5230_0 .net "lwr", 0 0, L_0x13bfce6b0;  1 drivers
v0x13bfc52d0_0 .net "mem_to_reg", 0 0, L_0x13bfc8290;  1 drivers
v0x13bfc5370_0 .net "mfhi", 0 0, L_0x13bfcaef0;  1 drivers
v0x13bfc5410_0 .net "mflo", 0 0, L_0x13bfc9460;  1 drivers
v0x13bfc54b0_0 .net "movefrom", 0 0, L_0x13bfc7e10;  1 drivers
v0x13bfc5550_0 .net "muldiv", 0 0, L_0x13bfcb220;  1 drivers
v0x13bfc55f0_0 .var "next_delay_slot", 31 0;
v0x13bfc56a0_0 .net "partial_store", 0 0, L_0x13bfce110;  1 drivers
v0x13bfc5740_0 .net "r_format", 0 0, L_0x13bfc75b0;  1 drivers
v0x13bfc57e0_0 .net "reg_a_read_data", 31 0, L_0x13bfccb40;  1 drivers
v0x13bfc58a0_0 .net "reg_a_read_index", 4 0, L_0x13bfcb880;  1 drivers
v0x13bfc5950_0 .net "reg_b_read_data", 31 0, L_0x13bfccdf0;  1 drivers
v0x13bfc5a20_0 .net "reg_b_read_index", 4 0, L_0x13bfcb480;  1 drivers
v0x13bfc5ac0_0 .net "reg_dst", 0 0, L_0x13bfc7f00;  1 drivers
v0x13bfc5b50_0 .net "reg_write", 0 0, L_0x13bfc89f0;  1 drivers
v0x13bfc5bf0_0 .net "reg_write_data", 31 0, L_0x13bfcc7c0;  1 drivers
v0x13bfc5cb0_0 .net "reg_write_enable", 0 0, L_0x13bfcbea0;  1 drivers
v0x13bfc5d60_0 .net "reg_write_index", 4 0, L_0x13bfcb9e0;  1 drivers
v0x13bfc5e10_0 .net "register_v0", 31 0, L_0x13bfccea0;  alias, 1 drivers
v0x13bfc5ec0_0 .net "reset", 0 0, v0x13bfc6d90_0;  1 drivers
v0x13bfc5f50_0 .net "result", 31 0, v0x13bfbb830_0;  1 drivers
v0x13bfc6000_0 .net "result_hi", 31 0, v0x13bfbb1d0_0;  1 drivers
v0x13bfc60d0_0 .net "result_lo", 31 0, v0x13bfbb330_0;  1 drivers
v0x13bfc61a0_0 .net "sb", 0 0, L_0x13bfce2e0;  1 drivers
v0x13bfc6230_0 .net "sh", 0 0, L_0x13bfce5d0;  1 drivers
v0x13bfc62c0_0 .var "state", 0 0;
v0x13bfc6360_0 .net "store_instr", 0 0, L_0x13bfc8b80;  1 drivers
v0x13bfc6400_0 .net "sw", 0 0, L_0x13bfc7840;  1 drivers
E_0x13bfb9e30/0 .event edge, v0x13bfbb020_0, v0x13bfc4700_0, v0x13bfc40d0_0, v0x13bfc4c90_0;
E_0x13bfb9e30/1 .event edge, v0x13bfbb280_0, v0x13bfc4d30_0, v0x13bfbe810_0, v0x13bfc4310_0;
E_0x13bfb9e30 .event/or E_0x13bfb9e30/0, E_0x13bfb9e30/1;
E_0x13bfba750 .event edge, v0x13bfc5190_0, v0x13bfc5230_0, v0x13bfbcd40_0, v0x13bfbb3e0_0;
L_0x13bfc7280 .part v0x13bfc6c30_0, 26, 6;
L_0x13bfc73e0 .part v0x13bfc6c30_0, 0, 6;
L_0x13bfc7480 .concat [ 6 26 0 0], L_0x13bfc7280, L_0x130078010;
L_0x13bfc75b0 .cmp/eq 32, L_0x13bfc7480, L_0x130078058;
L_0x13bfc76d0 .cmp/eq 6, L_0x13bfc7280, L_0x1300780a0;
L_0x13bfc7840 .cmp/eq 6, L_0x13bfc7280, L_0x1300780e8;
L_0x13bfc7920 .concat [ 6 26 0 0], L_0x13bfc7280, L_0x130078130;
L_0x13bfc7ac0 .cmp/eq 32, L_0x13bfc7920, L_0x130078178;
L_0x13bfc7be0 .concat [ 6 26 0 0], L_0x13bfc7280, L_0x1300781c0;
L_0x13bfc7cd0 .cmp/eq 32, L_0x13bfc7be0, L_0x130078208;
L_0x13bfc7fb0 .part L_0x13bfc7280, 3, 3;
L_0x13bfc81b0 .cmp/eq 3, L_0x13bfc7fb0, L_0x130078250;
L_0x13bfc8340 .part L_0x13bfc7280, 3, 3;
L_0x13bfc8450 .cmp/eq 3, L_0x13bfc8340, L_0x130078298;
L_0x13bfc8530 .reduce/nor L_0x13bfcb220;
L_0x13bfc8ac0 .part L_0x13bfc7280, 3, 3;
L_0x13bfc8b80 .cmp/eq 3, L_0x13bfc8ac0, L_0x1300782e0;
L_0x13bfc8d50 .concat [ 6 26 0 0], L_0x13bfc7280, L_0x130078328;
L_0x13bfc8df0 .cmp/eq 32, L_0x13bfc8d50, L_0x130078370;
L_0x13bfc8fb0 .concat [ 6 26 0 0], L_0x13bfc7280, L_0x1300783b8;
L_0x13bfc9050 .cmp/eq 32, L_0x13bfc8fb0, L_0x130078400;
L_0x13bfc8f10 .part v0x13bfc6c30_0, 20, 1;
L_0x13bfc9220 .concat [ 1 31 0 0], L_0x13bfc8f10, L_0x130078448;
L_0x13bfc9170 .cmp/eq 32, L_0x13bfc9220, L_0x130078490;
L_0x13bfc9770 .concat [ 6 26 0 0], L_0x13bfc7280, L_0x1300784d8;
L_0x13bfc9320 .cmp/eq 32, L_0x13bfc9770, L_0x130078520;
L_0x13bfc99a0 .part v0x13bfc6c30_0, 0, 6;
L_0x13bfc9810 .cmp/eq 6, L_0x13bfc99a0, L_0x130078568;
L_0x13bfc9d30 .concat [ 6 26 0 0], L_0x13bfc7280, L_0x1300785b0;
L_0x13bfc9a40 .cmp/eq 32, L_0x13bfc9d30, L_0x1300785f8;
L_0x13bfc9f00 .concat [ 6 26 0 0], L_0x13bfc7280, L_0x130078640;
L_0x13bfc9dd0 .cmp/eq 32, L_0x13bfc9f00, L_0x130078688;
L_0x13bfca210 .concat [ 6 26 0 0], L_0x13bfc7280, L_0x1300786d0;
L_0x13bfc80b0 .cmp/eq 32, L_0x13bfca210, L_0x130078718;
L_0x13bfca5c0 .part v0x13bfc6c30_0, 0, 6;
L_0x13bfca4b0 .cmp/eq 6, L_0x13bfca5c0, L_0x130078760;
L_0x13bfca880 .part v0x13bfc6c30_0, 0, 6;
L_0x13bfca760 .cmp/eq 6, L_0x13bfca880, L_0x1300787a8;
L_0x13bfcabf0 .part L_0x13bfc73e0, 3, 2;
L_0x13bfca920 .cmp/eq 2, L_0x13bfcabf0, L_0x1300787f0;
L_0x13bfcae10 .cmp/eq 6, L_0x13bfc73e0, L_0x130078838;
L_0x13bfcb0c0 .cmp/eq 6, L_0x13bfc73e0, L_0x130078880;
L_0x13bfcb3e0 .cmp/eq 6, L_0x13bfc73e0, L_0x1300788c8;
L_0x13bfcaf60 .cmp/eq 6, L_0x13bfc73e0, L_0x130078910;
L_0x13bfcb880 .part v0x13bfc6c30_0, 21, 5;
L_0x13bfcb480 .part v0x13bfc6c30_0, 16, 5;
L_0x13bfcb520 .part v0x13bfc6c30_0, 11, 5;
L_0x13bfcbae0 .part v0x13bfc6c30_0, 16, 5;
L_0x13bfcbb80 .functor MUXZ 5, L_0x13bfcbae0, L_0x13bfcb520, L_0x13bfc7f00, C4<>;
L_0x13bfcb9e0 .functor MUXZ 5, L_0x13bfcbb80, L_0x130078958, L_0x13bfc9680, C4<>;
L_0x13bfcc290 .arith/sum 32, v0x13bfc4700_0, L_0x1300789a0;
L_0x13bfcbc20 .functor MUXZ 32, v0x13bfbb830_0, v0x13bfbc490_0, L_0x13bfc8290, C4<>;
L_0x13bfcc530 .functor MUXZ 32, L_0x13bfcbc20, v0x13bfbdb50_0, L_0x13bfc9460, C4<>;
L_0x13bfcc3f0 .functor MUXZ 32, L_0x13bfcc530, v0x13bfbd440_0, L_0x13bfcaef0, C4<>;
L_0x13bfcc7c0 .functor MUXZ 32, L_0x13bfcc3f0, L_0x13bfcc290, L_0x13bfcc1a0, C4<>;
L_0x13bfcdf10 .concat [ 1 31 0 0], v0x13bfc62c0_0, L_0x130078ac0;
L_0x13bfcdff0 .cmp/eq 32, L_0x13bfcdf10, L_0x130078b08;
L_0x13bfce2e0 .cmp/eq 6, L_0x13bfc7280, L_0x130078b50;
L_0x13bfce5d0 .cmp/eq 6, L_0x13bfc7280, L_0x130078b98;
L_0x13bfce200 .reduce/nor v0x13bfc62c0_0;
L_0x13bfce520 .cmp/eq 6, L_0x13bfc7280, L_0x130078be0;
L_0x13bfce6b0 .cmp/eq 6, L_0x13bfc7280, L_0x130078c28;
L_0x13bfcefc0 .part v0x13bfc6c30_0, 0, 16;
L_0x13bfceb70 .concat [ 16 2 0 0], L_0x13bfcefc0, L_0x130078cb8;
L_0x13bfcf280 .part L_0x13bfceb70, 0, 16;
L_0x13bfcf080 .concat [ 2 16 0 0], L_0x130078d00, L_0x13bfcf280;
L_0x13bfcf1a0 .part L_0x13bfcf080, 17, 1;
L_0x13bfcf540 .functor MUXZ 14, L_0x130078d90, L_0x130078d48, L_0x13bfcf1a0, C4<>;
L_0x13bfcf6c0 .concat [ 18 14 0 0], L_0x13bfcf080, L_0x13bfcf540;
S_0x13bfba7a0 .scope module, "cpu_alu" "alu" 7 149, 8 1 0, S_0x13bfba3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x13bfbaaf0_0 .net *"_ivl_10", 15 0, L_0x13bfcd9a0;  1 drivers
L_0x130078a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13bfbabb0_0 .net/2u *"_ivl_14", 15 0, L_0x130078a78;  1 drivers
v0x13bfbac60_0 .net *"_ivl_17", 15 0, L_0x13bfcdae0;  1 drivers
v0x13bfbad20_0 .net *"_ivl_5", 0 0, L_0x13bfca660;  1 drivers
v0x13bfbadd0_0 .net *"_ivl_6", 15 0, L_0x13bfcd4f0;  1 drivers
v0x13bfbaec0_0 .net *"_ivl_9", 15 0, L_0x13bfcd6a0;  1 drivers
v0x13bfbaf70_0 .net "addr_rt", 4 0, L_0x13bfcdcc0;  1 drivers
v0x13bfbb020_0 .var "b_flag", 0 0;
v0x13bfbb0c0_0 .net "funct", 5 0, L_0x13bfcd250;  1 drivers
v0x13bfbb1d0_0 .var "hi", 31 0;
v0x13bfbb280_0 .net "instructionword", 31 0, v0x13bfc6c30_0;  alias, 1 drivers
v0x13bfbb330_0 .var "lo", 31 0;
v0x13bfbb3e0_0 .var "memaddroffset", 31 0;
v0x13bfbb490_0 .var "multresult", 63 0;
v0x13bfbb540_0 .net "op1", 31 0, L_0x13bfccf10;  alias, 1 drivers
v0x13bfbb5f0_0 .net "op2", 31 0, L_0x13bfcd0c0;  alias, 1 drivers
v0x13bfbb6a0_0 .net "opcode", 5 0, L_0x13bfcd1b0;  1 drivers
v0x13bfbb830_0 .var "result", 31 0;
v0x13bfbb8c0_0 .net "shamt", 4 0, L_0x13bfcdc20;  1 drivers
v0x13bfbb970_0 .net/s "sign_op1", 31 0, L_0x13bfccf10;  alias, 1 drivers
v0x13bfbba30_0 .net/s "sign_op2", 31 0, L_0x13bfcd0c0;  alias, 1 drivers
v0x13bfbbac0_0 .net "simmediatedata", 31 0, L_0x13bfcda40;  1 drivers
v0x13bfbbb50_0 .net "simmediatedatas", 31 0, L_0x13bfcda40;  alias, 1 drivers
v0x13bfbbbe0_0 .net "uimmediatedata", 31 0, L_0x13bfcdb80;  1 drivers
v0x13bfbbc70_0 .net "unsign_op1", 31 0, L_0x13bfccf10;  alias, 1 drivers
v0x13bfbbd40_0 .net "unsign_op2", 31 0, L_0x13bfcd0c0;  alias, 1 drivers
v0x13bfbbe20_0 .var "unsigned_result", 31 0;
E_0x13bfbaa60/0 .event edge, v0x13bfbb6a0_0, v0x13bfbb0c0_0, v0x13bfbb5f0_0, v0x13bfbb8c0_0;
E_0x13bfbaa60/1 .event edge, v0x13bfbb540_0, v0x13bfbb490_0, v0x13bfbaf70_0, v0x13bfbbac0_0;
E_0x13bfbaa60/2 .event edge, v0x13bfbbbe0_0, v0x13bfbbe20_0;
E_0x13bfbaa60 .event/or E_0x13bfbaa60/0, E_0x13bfbaa60/1, E_0x13bfbaa60/2;
L_0x13bfcd1b0 .part v0x13bfc6c30_0, 26, 6;
L_0x13bfcd250 .part v0x13bfc6c30_0, 0, 6;
L_0x13bfca660 .part v0x13bfc6c30_0, 15, 1;
LS_0x13bfcd4f0_0_0 .concat [ 1 1 1 1], L_0x13bfca660, L_0x13bfca660, L_0x13bfca660, L_0x13bfca660;
LS_0x13bfcd4f0_0_4 .concat [ 1 1 1 1], L_0x13bfca660, L_0x13bfca660, L_0x13bfca660, L_0x13bfca660;
LS_0x13bfcd4f0_0_8 .concat [ 1 1 1 1], L_0x13bfca660, L_0x13bfca660, L_0x13bfca660, L_0x13bfca660;
LS_0x13bfcd4f0_0_12 .concat [ 1 1 1 1], L_0x13bfca660, L_0x13bfca660, L_0x13bfca660, L_0x13bfca660;
L_0x13bfcd4f0 .concat [ 4 4 4 4], LS_0x13bfcd4f0_0_0, LS_0x13bfcd4f0_0_4, LS_0x13bfcd4f0_0_8, LS_0x13bfcd4f0_0_12;
L_0x13bfcd6a0 .part v0x13bfc6c30_0, 0, 16;
L_0x13bfcd9a0 .concat [ 16 0 0 0], L_0x13bfcd6a0;
L_0x13bfcda40 .concat [ 16 16 0 0], L_0x13bfcd9a0, L_0x13bfcd4f0;
L_0x13bfcdae0 .part v0x13bfc6c30_0, 0, 16;
L_0x13bfcdb80 .concat [ 16 16 0 0], L_0x13bfcdae0, L_0x130078a78;
L_0x13bfcdc20 .part v0x13bfc6c30_0, 6, 5;
L_0x13bfcdcc0 .part v0x13bfc6c30_0, 16, 5;
S_0x13bfbbf70 .scope module, "cpu_load_block" "load_block" 7 107, 9 1 0, S_0x13bfba3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x13bfbc1c0_0 .net "address", 31 0, v0x13bfbb3e0_0;  alias, 1 drivers
v0x13bfbc280_0 .net "datafromMem", 31 0, v0x13bfc6930_0;  alias, 1 drivers
v0x13bfbc320_0 .net "instr_word", 31 0, v0x13bfc6c30_0;  alias, 1 drivers
v0x13bfbc3f0_0 .net "opcode", 5 0, L_0x13bfcb7e0;  1 drivers
v0x13bfbc490_0 .var "out_transformed", 31 0;
v0x13bfbc580_0 .net "whichbyte", 1 0, L_0x13bfcc080;  1 drivers
E_0x13bfbc190 .event edge, v0x13bfbc3f0_0, v0x13bfbc280_0, v0x13bfbc580_0, v0x13bfbb280_0;
L_0x13bfcb7e0 .part v0x13bfc6c30_0, 26, 6;
L_0x13bfcc080 .part v0x13bfbb3e0_0, 0, 2;
S_0x13bfbc670 .scope module, "dut" "store_block" 7 216, 10 1 0, S_0x13bfba3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x13bfbc940_0 .net *"_ivl_1", 1 0, L_0x13bfce790;  1 drivers
L_0x130078c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13bfbca00_0 .net *"_ivl_5", 0 0, L_0x130078c70;  1 drivers
v0x13bfbcab0_0 .net "bytenum", 2 0, L_0x13bfced60;  1 drivers
v0x13bfbcb70_0 .net "dataword", 31 0, v0x13bfc6930_0;  alias, 1 drivers
v0x13bfbcc30_0 .net "eff_addr", 31 0, v0x13bfbb3e0_0;  alias, 1 drivers
v0x13bfbcd40_0 .net "opcode", 5 0, L_0x13bfc7280;  alias, 1 drivers
v0x13bfbcdd0_0 .net "regbyte", 7 0, L_0x13bfcee40;  1 drivers
v0x13bfbce80_0 .net "reghalfword", 15 0, L_0x13bfcef00;  1 drivers
v0x13bfbcf30_0 .net "regword", 31 0, L_0x13bfccdf0;  alias, 1 drivers
v0x13bfbd040_0 .var "storedata", 31 0;
E_0x13bfbc8e0/0 .event edge, v0x13bfbcd40_0, v0x13bfbcf30_0, v0x13bfbcab0_0, v0x13bfbcdd0_0;
E_0x13bfbc8e0/1 .event edge, v0x13bfbc280_0, v0x13bfbce80_0;
E_0x13bfbc8e0 .event/or E_0x13bfbc8e0/0, E_0x13bfbc8e0/1;
L_0x13bfce790 .part v0x13bfbb3e0_0, 0, 2;
L_0x13bfced60 .concat [ 2 1 0 0], L_0x13bfce790, L_0x130078c70;
L_0x13bfcee40 .part L_0x13bfccdf0, 0, 8;
L_0x13bfcef00 .part L_0x13bfccdf0, 0, 16;
S_0x13bfbd170 .scope module, "hi" "hl_reg" 7 176, 11 1 0, S_0x13bfba3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x13bfbd3b0_0 .net "clk", 0 0, v0x13bfc6670_0;  alias, 1 drivers
v0x13bfbd440_0 .var "data", 31 0;
v0x13bfbd4d0_0 .net "data_in", 31 0, v0x13bfbb1d0_0;  alias, 1 drivers
v0x13bfbd5a0_0 .net "data_out", 31 0, v0x13bfbd440_0;  alias, 1 drivers
v0x13bfbd640_0 .net "enable", 0 0, L_0x13bfcc860;  alias, 1 drivers
v0x13bfbd720_0 .net "reset", 0 0, v0x13bfc6d90_0;  alias, 1 drivers
S_0x13bfbd840 .scope module, "lo" "hl_reg" 7 168, 11 1 0, S_0x13bfba3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x13bfbdac0_0 .net "clk", 0 0, v0x13bfc6670_0;  alias, 1 drivers
v0x13bfbdb50_0 .var "data", 31 0;
v0x13bfbdbe0_0 .net "data_in", 31 0, v0x13bfbb330_0;  alias, 1 drivers
v0x13bfbdcb0_0 .net "data_out", 31 0, v0x13bfbdb50_0;  alias, 1 drivers
v0x13bfbdd50_0 .net "enable", 0 0, L_0x13bfcc860;  alias, 1 drivers
v0x13bfbde20_0 .net "reset", 0 0, v0x13bfc6d90_0;  alias, 1 drivers
S_0x13bfbdf30 .scope module, "register" "regfile" 7 120, 12 1 0, S_0x13bfba3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x13bfccb40 .functor BUFZ 32, L_0x13bfcc6d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13bfccdf0 .functor BUFZ 32, L_0x13bfccc30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13bfbeb90_2 .array/port v0x13bfbeb90, 2;
L_0x13bfccea0 .functor BUFZ 32, v0x13bfbeb90_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13bfbe260_0 .net *"_ivl_0", 31 0, L_0x13bfcc6d0;  1 drivers
v0x13bfbe320_0 .net *"_ivl_10", 6 0, L_0x13bfcccd0;  1 drivers
L_0x130078a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13bfbe3c0_0 .net *"_ivl_13", 1 0, L_0x130078a30;  1 drivers
v0x13bfbe460_0 .net *"_ivl_2", 6 0, L_0x13bfcca20;  1 drivers
L_0x1300789e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13bfbe510_0 .net *"_ivl_5", 1 0, L_0x1300789e8;  1 drivers
v0x13bfbe600_0 .net *"_ivl_8", 31 0, L_0x13bfccc30;  1 drivers
v0x13bfbe6b0_0 .net "r_clk", 0 0, v0x13bfc6670_0;  alias, 1 drivers
v0x13bfbe780_0 .net "r_clk_enable", 0 0, v0x13bfc6780_0;  alias, 1 drivers
v0x13bfbe810_0 .net "read_data1", 31 0, L_0x13bfccb40;  alias, 1 drivers
v0x13bfbe920_0 .net "read_data2", 31 0, L_0x13bfccdf0;  alias, 1 drivers
v0x13bfbe9d0_0 .net "read_reg1", 4 0, L_0x13bfcb880;  alias, 1 drivers
v0x13bfbea60_0 .net "read_reg2", 4 0, L_0x13bfcb480;  alias, 1 drivers
v0x13bfbeaf0_0 .net "register_v0", 31 0, L_0x13bfccea0;  alias, 1 drivers
v0x13bfbeb90 .array "registers", 0 31, 31 0;
v0x13bfbef30_0 .net "reset", 0 0, v0x13bfc6d90_0;  alias, 1 drivers
v0x13bfbf000_0 .net "write_control", 0 0, L_0x13bfcbea0;  alias, 1 drivers
v0x13bfbf0a0_0 .net "write_data", 31 0, L_0x13bfcc7c0;  alias, 1 drivers
v0x13bfbf230_0 .net "write_reg", 4 0, L_0x13bfcb9e0;  alias, 1 drivers
L_0x13bfcc6d0 .array/port v0x13bfbeb90, L_0x13bfcca20;
L_0x13bfcca20 .concat [ 5 2 0 0], L_0x13bfcb880, L_0x1300789e8;
L_0x13bfccc30 .array/port v0x13bfbeb90, L_0x13bfcccd0;
L_0x13bfcccd0 .concat [ 5 2 0 0], L_0x13bfcb480, L_0x130078a30;
S_0x13bf95bb0 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x130043a30 .functor BUFZ 1, C4<z>; HiZ drive
v0x13bfc6ea0_0 .net "clk", 0 0, o0x130043a30;  0 drivers
v0x13bfc6f50_0 .var "curr_addr", 31 0;
o0x130043a90 .functor BUFZ 1, C4<z>; HiZ drive
v0x13bfc6ff0_0 .net "enable", 0 0, o0x130043a90;  0 drivers
o0x130043ac0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13bfc7080_0 .net "next_addr", 31 0, o0x130043ac0;  0 drivers
o0x130043af0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13bfc7120_0 .net "reset", 0 0, o0x130043af0;  0 drivers
E_0x13bfba5a0 .event posedge, v0x13bfc6ea0_0;
    .scope S_0x13bfbbf70;
T_0 ;
    %wait E_0x13bfbc190;
    %load/vec4 v0x13bfbc3f0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v0x13bfbc280_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x13bfbc280_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13bfbc280_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13bfbc280_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13bfbc490_0, 0, 32;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0x13bfbc580_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v0x13bfbc280_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x13bfbc280_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13bfbc490_0, 0, 32;
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v0x13bfbc280_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x13bfbc280_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13bfbc490_0, 0, 32;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v0x13bfbc280_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x13bfbc280_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13bfbc490_0, 0, 32;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x13bfbc280_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x13bfbc280_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13bfbc490_0, 0, 32;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x13bfbc580_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %jmp T_0.16;
T_0.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13bfbc280_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13bfbc490_0, 0, 32;
    %jmp T_0.16;
T_0.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13bfbc280_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13bfbc490_0, 0, 32;
    %jmp T_0.16;
T_0.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13bfbc280_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13bfbc490_0, 0, 32;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13bfbc280_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13bfbc490_0, 0, 32;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x13bfbc580_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %jmp T_0.19;
T_0.17 ;
    %load/vec4 v0x13bfbc280_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x13bfbc280_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13bfbc490_0, 0, 32;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v0x13bfbc280_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x13bfbc280_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13bfbc490_0, 0, 32;
    %jmp T_0.19;
T_0.19 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x13bfbc580_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x13bfbc280_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13bfbc490_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x13bfbc280_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13bfbc490_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x13bfbc320_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x13bfbc490_0, 0, 32;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x13bfbdf30;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bfbeb90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bfbeb90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bfbeb90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bfbeb90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bfbeb90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bfbeb90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bfbeb90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bfbeb90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bfbeb90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bfbeb90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bfbeb90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bfbeb90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bfbeb90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bfbeb90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bfbeb90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bfbeb90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bfbeb90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bfbeb90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bfbeb90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bfbeb90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bfbeb90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bfbeb90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bfbeb90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bfbeb90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bfbeb90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bfbeb90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bfbeb90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bfbeb90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bfbeb90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bfbeb90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bfbeb90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bfbeb90, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x13bfbdf30;
T_2 ;
    %wait E_0x13bf90060;
    %load/vec4 v0x13bfbef30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bfbeb90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bfbeb90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bfbeb90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bfbeb90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bfbeb90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bfbeb90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bfbeb90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bfbeb90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bfbeb90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bfbeb90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bfbeb90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bfbeb90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bfbeb90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bfbeb90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bfbeb90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bfbeb90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bfbeb90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bfbeb90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bfbeb90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bfbeb90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bfbeb90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bfbeb90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bfbeb90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bfbeb90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bfbeb90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bfbeb90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bfbeb90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bfbeb90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bfbeb90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bfbeb90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bfbeb90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bfbeb90, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x13bfbe780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x13bfbf000_0;
    %load/vec4 v0x13bfbf230_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x13bfbf0a0_0;
    %load/vec4 v0x13bfbf230_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bfbeb90, 0, 4;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13bfba7a0;
T_3 ;
    %wait E_0x13bfbaa60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13bfbb020_0, 0, 1;
    %load/vec4 v0x13bfbb6a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %jmp T_3.22;
T_3.0 ;
    %load/vec4 v0x13bfbb0c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %jmp T_3.44;
T_3.23 ;
    %load/vec4 v0x13bfbba30_0;
    %ix/getv 4, v0x13bfbb8c0_0;
    %shiftl 4;
    %store/vec4 v0x13bfbbe20_0, 0, 32;
    %jmp T_3.44;
T_3.24 ;
    %load/vec4 v0x13bfbba30_0;
    %ix/getv 4, v0x13bfbb8c0_0;
    %shiftr 4;
    %store/vec4 v0x13bfbbe20_0, 0, 32;
    %jmp T_3.44;
T_3.25 ;
    %load/vec4 v0x13bfbba30_0;
    %ix/getv 4, v0x13bfbb8c0_0;
    %shiftr/s 4;
    %store/vec4 v0x13bfbbe20_0, 0, 32;
    %jmp T_3.44;
T_3.26 ;
    %load/vec4 v0x13bfbba30_0;
    %load/vec4 v0x13bfbbc70_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x13bfbbe20_0, 0, 32;
    %jmp T_3.44;
T_3.27 ;
    %load/vec4 v0x13bfbba30_0;
    %load/vec4 v0x13bfbbc70_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x13bfbbe20_0, 0, 32;
    %jmp T_3.44;
T_3.28 ;
    %load/vec4 v0x13bfbba30_0;
    %load/vec4 v0x13bfbbc70_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x13bfbbe20_0, 0, 32;
    %jmp T_3.44;
T_3.29 ;
    %load/vec4 v0x13bfbb970_0;
    %pad/s 64;
    %load/vec4 v0x13bfbba30_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x13bfbb490_0, 0, 64;
    %load/vec4 v0x13bfbb490_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x13bfbb1d0_0, 0, 32;
    %load/vec4 v0x13bfbb490_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x13bfbb330_0, 0, 32;
    %jmp T_3.44;
T_3.30 ;
    %load/vec4 v0x13bfbbc70_0;
    %pad/u 64;
    %load/vec4 v0x13bfbbd40_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x13bfbb490_0, 0, 64;
    %load/vec4 v0x13bfbb490_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x13bfbb1d0_0, 0, 32;
    %load/vec4 v0x13bfbb490_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x13bfbb330_0, 0, 32;
    %jmp T_3.44;
T_3.31 ;
    %load/vec4 v0x13bfbb970_0;
    %load/vec4 v0x13bfbba30_0;
    %mod/s;
    %store/vec4 v0x13bfbb1d0_0, 0, 32;
    %load/vec4 v0x13bfbb970_0;
    %load/vec4 v0x13bfbba30_0;
    %div/s;
    %store/vec4 v0x13bfbb330_0, 0, 32;
    %jmp T_3.44;
T_3.32 ;
    %load/vec4 v0x13bfbbc70_0;
    %load/vec4 v0x13bfbbd40_0;
    %mod;
    %store/vec4 v0x13bfbb1d0_0, 0, 32;
    %load/vec4 v0x13bfbbc70_0;
    %load/vec4 v0x13bfbbd40_0;
    %div;
    %store/vec4 v0x13bfbb330_0, 0, 32;
    %jmp T_3.44;
T_3.33 ;
    %load/vec4 v0x13bfbb540_0;
    %store/vec4 v0x13bfbb1d0_0, 0, 32;
    %jmp T_3.44;
T_3.34 ;
    %load/vec4 v0x13bfbb540_0;
    %store/vec4 v0x13bfbb330_0, 0, 32;
    %jmp T_3.44;
T_3.35 ;
    %load/vec4 v0x13bfbb970_0;
    %load/vec4 v0x13bfbba30_0;
    %add;
    %store/vec4 v0x13bfbbe20_0, 0, 32;
    %jmp T_3.44;
T_3.36 ;
    %load/vec4 v0x13bfbbc70_0;
    %load/vec4 v0x13bfbbd40_0;
    %add;
    %store/vec4 v0x13bfbbe20_0, 0, 32;
    %jmp T_3.44;
T_3.37 ;
    %load/vec4 v0x13bfbbc70_0;
    %load/vec4 v0x13bfbbd40_0;
    %sub;
    %store/vec4 v0x13bfbbe20_0, 0, 32;
    %jmp T_3.44;
T_3.38 ;
    %load/vec4 v0x13bfbbc70_0;
    %load/vec4 v0x13bfbbd40_0;
    %and;
    %store/vec4 v0x13bfbbe20_0, 0, 32;
    %jmp T_3.44;
T_3.39 ;
    %load/vec4 v0x13bfbbc70_0;
    %load/vec4 v0x13bfbbd40_0;
    %or;
    %store/vec4 v0x13bfbbe20_0, 0, 32;
    %jmp T_3.44;
T_3.40 ;
    %load/vec4 v0x13bfbbc70_0;
    %load/vec4 v0x13bfbbd40_0;
    %xor;
    %store/vec4 v0x13bfbbe20_0, 0, 32;
    %jmp T_3.44;
T_3.41 ;
    %load/vec4 v0x13bfbbc70_0;
    %load/vec4 v0x13bfbbd40_0;
    %or;
    %inv;
    %store/vec4 v0x13bfbbe20_0, 0, 32;
    %jmp T_3.44;
T_3.42 ;
    %load/vec4 v0x13bfbb970_0;
    %load/vec4 v0x13bfbba30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.46, 8;
T_3.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.46, 8;
 ; End of false expr.
    %blend;
T_3.46;
    %store/vec4 v0x13bfbbe20_0, 0, 32;
    %jmp T_3.44;
T_3.43 ;
    %load/vec4 v0x13bfbbc70_0;
    %load/vec4 v0x13bfbbd40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.48, 8;
T_3.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.48, 8;
 ; End of false expr.
    %blend;
T_3.48;
    %store/vec4 v0x13bfbbe20_0, 0, 32;
    %jmp T_3.44;
T_3.44 ;
    %pop/vec4 1;
    %jmp T_3.22;
T_3.1 ;
    %load/vec4 v0x13bfbaf70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %jmp T_3.53;
T_3.49 ;
    %load/vec4 v0x13bfbb970_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13bfbb020_0, 0, 1;
    %jmp T_3.55;
T_3.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13bfbb020_0, 0, 1;
T_3.55 ;
    %jmp T_3.53;
T_3.50 ;
    %load/vec4 v0x13bfbb970_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13bfbb020_0, 0, 1;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13bfbb020_0, 0, 1;
T_3.57 ;
    %jmp T_3.53;
T_3.51 ;
    %load/vec4 v0x13bfbb970_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13bfbb020_0, 0, 1;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13bfbb020_0, 0, 1;
T_3.59 ;
    %jmp T_3.53;
T_3.52 ;
    %load/vec4 v0x13bfbb970_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13bfbb020_0, 0, 1;
    %jmp T_3.61;
T_3.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13bfbb020_0, 0, 1;
T_3.61 ;
    %jmp T_3.53;
T_3.53 ;
    %pop/vec4 1;
    %jmp T_3.22;
T_3.2 ;
    %load/vec4 v0x13bfbb970_0;
    %load/vec4 v0x13bfbba30_0;
    %cmp/e;
    %jmp/0xz  T_3.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13bfbb020_0, 0, 1;
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13bfbb020_0, 0, 1;
T_3.63 ;
    %jmp T_3.22;
T_3.3 ;
    %load/vec4 v0x13bfbb970_0;
    %load/vec4 v0x13bfbb5f0_0;
    %cmp/ne;
    %jmp/0xz  T_3.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13bfbb020_0, 0, 1;
    %jmp T_3.65;
T_3.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13bfbb020_0, 0, 1;
T_3.65 ;
    %jmp T_3.22;
T_3.4 ;
    %load/vec4 v0x13bfbb970_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13bfbb020_0, 0, 1;
    %jmp T_3.67;
T_3.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13bfbb020_0, 0, 1;
T_3.67 ;
    %jmp T_3.22;
T_3.5 ;
    %load/vec4 v0x13bfbb970_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13bfbb020_0, 0, 1;
    %jmp T_3.69;
T_3.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13bfbb020_0, 0, 1;
T_3.69 ;
    %jmp T_3.22;
T_3.6 ;
    %load/vec4 v0x13bfbb970_0;
    %load/vec4 v0x13bfbbac0_0;
    %add;
    %store/vec4 v0x13bfbbe20_0, 0, 32;
    %jmp T_3.22;
T_3.7 ;
    %load/vec4 v0x13bfbbc70_0;
    %load/vec4 v0x13bfbbac0_0;
    %add;
    %store/vec4 v0x13bfbbe20_0, 0, 32;
    %jmp T_3.22;
T_3.8 ;
    %load/vec4 v0x13bfbb970_0;
    %load/vec4 v0x13bfbbac0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.71, 8;
T_3.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.71, 8;
 ; End of false expr.
    %blend;
T_3.71;
    %store/vec4 v0x13bfbbe20_0, 0, 32;
    %jmp T_3.22;
T_3.9 ;
    %load/vec4 v0x13bfbbc70_0;
    %load/vec4 v0x13bfbbb50_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.73, 8;
T_3.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.73, 8;
 ; End of false expr.
    %blend;
T_3.73;
    %store/vec4 v0x13bfbbe20_0, 0, 32;
    %jmp T_3.22;
T_3.10 ;
    %load/vec4 v0x13bfbbc70_0;
    %load/vec4 v0x13bfbbbe0_0;
    %and;
    %store/vec4 v0x13bfbbe20_0, 0, 32;
    %jmp T_3.22;
T_3.11 ;
    %load/vec4 v0x13bfbbc70_0;
    %load/vec4 v0x13bfbbbe0_0;
    %or;
    %store/vec4 v0x13bfbbe20_0, 0, 32;
    %jmp T_3.22;
T_3.12 ;
    %load/vec4 v0x13bfbbc70_0;
    %load/vec4 v0x13bfbbbe0_0;
    %xor;
    %store/vec4 v0x13bfbbe20_0, 0, 32;
    %jmp T_3.22;
T_3.13 ;
    %load/vec4 v0x13bfbbbe0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x13bfbbe20_0, 0, 32;
    %jmp T_3.22;
T_3.14 ;
    %load/vec4 v0x13bfbb970_0;
    %load/vec4 v0x13bfbbac0_0;
    %add;
    %store/vec4 v0x13bfbb3e0_0, 0, 32;
    %jmp T_3.22;
T_3.15 ;
    %load/vec4 v0x13bfbb970_0;
    %load/vec4 v0x13bfbbac0_0;
    %add;
    %store/vec4 v0x13bfbb3e0_0, 0, 32;
    %jmp T_3.22;
T_3.16 ;
    %load/vec4 v0x13bfbb970_0;
    %load/vec4 v0x13bfbbac0_0;
    %add;
    %store/vec4 v0x13bfbb3e0_0, 0, 32;
    %jmp T_3.22;
T_3.17 ;
    %load/vec4 v0x13bfbb970_0;
    %load/vec4 v0x13bfbbac0_0;
    %add;
    %store/vec4 v0x13bfbb3e0_0, 0, 32;
    %jmp T_3.22;
T_3.18 ;
    %load/vec4 v0x13bfbb970_0;
    %load/vec4 v0x13bfbbac0_0;
    %add;
    %store/vec4 v0x13bfbb3e0_0, 0, 32;
    %jmp T_3.22;
T_3.19 ;
    %load/vec4 v0x13bfbb970_0;
    %load/vec4 v0x13bfbbac0_0;
    %add;
    %store/vec4 v0x13bfbb3e0_0, 0, 32;
    %jmp T_3.22;
T_3.20 ;
    %load/vec4 v0x13bfbb970_0;
    %load/vec4 v0x13bfbbac0_0;
    %add;
    %store/vec4 v0x13bfbb3e0_0, 0, 32;
    %jmp T_3.22;
T_3.21 ;
    %load/vec4 v0x13bfbb970_0;
    %load/vec4 v0x13bfbbac0_0;
    %add;
    %store/vec4 v0x13bfbb3e0_0, 0, 32;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %load/vec4 v0x13bfbbe20_0;
    %store/vec4 v0x13bfbb830_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x13bfbd840;
T_4 ;
    %wait E_0x13bf90060;
    %load/vec4 v0x13bfbde20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13bfbdb50_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x13bfbdd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x13bfbdbe0_0;
    %assign/vec4 v0x13bfbdb50_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13bfbd170;
T_5 ;
    %wait E_0x13bf90060;
    %load/vec4 v0x13bfbd720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13bfbd440_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x13bfbd640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x13bfbd4d0_0;
    %assign/vec4 v0x13bfbd440_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13bfbc670;
T_6 ;
    %wait E_0x13bfbc8e0;
    %load/vec4 v0x13bfbcd40_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x13bfbcf30_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13bfbd040_0, 4, 8;
    %load/vec4 v0x13bfbcf30_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13bfbd040_0, 4, 8;
    %load/vec4 v0x13bfbcf30_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13bfbd040_0, 4, 8;
    %load/vec4 v0x13bfbcf30_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13bfbd040_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x13bfbcd40_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x13bfbcab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x13bfbcdd0_0;
    %load/vec4 v0x13bfbcb70_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13bfbd040_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x13bfbcb70_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x13bfbcdd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13bfbcb70_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x13bfbd040_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x13bfbcb70_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x13bfbcdd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13bfbcb70_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13bfbd040_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x13bfbcb70_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x13bfbcdd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13bfbd040_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x13bfbcd40_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x13bfbcab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x13bfbce80_0;
    %load/vec4 v0x13bfbcb70_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13bfbd040_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x13bfbcb70_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x13bfbce80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13bfbd040_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x13bfba3c0;
T_7 ;
    %wait E_0x13bfba750;
    %load/vec4 v0x13bfc5190_0;
    %flag_set/vec4 8;
    %load/vec4 v0x13bfc5230_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x13bfc4b20_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x13bfc47a0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x13bfc43a0_0, 0, 32;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x13bfba3c0;
T_8 ;
    %wait E_0x13bfb9e30;
    %load/vec4 v0x13bfc3f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x13bfc4700_0;
    %load/vec4 v0x13bfc40d0_0;
    %add;
    %store/vec4 v0x13bfc55f0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x13bfc4c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x13bfc4700_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x13bfc4bc0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x13bfc55f0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x13bfc4d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x13bfc57e0_0;
    %store/vec4 v0x13bfc55f0_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x13bfc4310_0;
    %addi 4, 0, 32;
    %store/vec4 v0x13bfc55f0_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x13bfba3c0;
T_9 ;
    %wait E_0x13bf90060;
    %load/vec4 v0x13bfc41f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x13bfc5ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x13bfc4310_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x13bfc4700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13bfc4280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13bfc62c0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x13bfc4280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x13bfc62c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13bfc62c0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x13bfc62c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13bfc62c0_0, 0;
    %load/vec4 v0x13bfc4700_0;
    %assign/vec4 v0x13bfc4310_0, 0;
    %load/vec4 v0x13bfc55f0_0;
    %assign/vec4 v0x13bfc4700_0, 0;
T_9.8 ;
T_9.7 ;
    %load/vec4 v0x13bfc4700_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13bfc4280_0, 0;
T_9.10 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x13bfa3fe0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13bfc6670_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13bfc6670_0;
    %inv;
    %store/vec4 v0x13bfc6670_0, 0, 1;
    %delay 4, 0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0x13bfa3fe0;
T_11 ;
    %fork t_1, S_0x13bfb98f0;
    %jmp t_0;
    .scope S_0x13bfb98f0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13bfc6d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13bfc6780_0, 0, 1;
    %wait E_0x13bf90060;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13bfc6d90_0, 0, 1;
    %wait E_0x13bf90060;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x13bfb9c30_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x13bfc6930_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x13bfb9e90_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x13bfba0a0_0, 0, 5;
    %load/vec4 v0x13bfb9c30_0;
    %store/vec4 v0x13bfba1b0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13bfb9cf0_0, 0, 16;
    %load/vec4 v0x13bfb9e90_0;
    %load/vec4 v0x13bfba0a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13bfba1b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13bfb9cf0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13bfb9da0_0, 0, 32;
    %load/vec4 v0x13bfb9da0_0;
    %store/vec4 v0x13bfc6c30_0, 0, 32;
    %load/vec4 v0x13bfc6930_0;
    %load/vec4 v0x13bfb9c30_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x13bfc6930_0, 0, 32;
    %wait E_0x13bf90060;
    %delay 2, 0;
    %load/vec4 v0x13bfc69c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 6 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.3 ;
    %load/vec4 v0x13bfc68a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 6 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.5 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x13bfb9e90_0, 0, 6;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0x13bfb9b80_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x13bfba260_0, 0, 5;
    %load/vec4 v0x13bfb9c30_0;
    %store/vec4 v0x13bfba0a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x13bfba1b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x13bfb9ff0_0, 0, 5;
    %load/vec4 v0x13bfb9e90_0;
    %load/vec4 v0x13bfba0a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13bfba1b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13bfb9ff0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13bfba260_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13bfb9b80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13bfb9f40_0, 0, 32;
    %load/vec4 v0x13bfb9f40_0;
    %store/vec4 v0x13bfc6c30_0, 0, 32;
    %wait E_0x13bf90060;
    %delay 2, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x13bfb9e90_0, 0, 6;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x13bfb9b80_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x13bfba260_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x13bfba0a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x13bfba1b0_0, 0, 5;
    %load/vec4 v0x13bfb9c30_0;
    %addi 15, 0, 5;
    %store/vec4 v0x13bfb9ff0_0, 0, 5;
    %load/vec4 v0x13bfb9e90_0;
    %load/vec4 v0x13bfba0a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13bfba1b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13bfb9ff0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13bfba260_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13bfb9b80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13bfb9f40_0, 0, 32;
    %load/vec4 v0x13bfb9f40_0;
    %store/vec4 v0x13bfc6c30_0, 0, 32;
    %wait E_0x13bf90060;
    %delay 2, 0;
    %load/vec4 v0x13bfb9c30_0;
    %addi 1, 0, 5;
    %store/vec4 v0x13bfb9c30_0, 0, 5;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x13bfb9c30_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x13bfba310_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_11.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.7, 5;
    %jmp/1 T_11.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x13bfb9e90_0, 0, 6;
    %load/vec4 v0x13bfb9c30_0;
    %addi 15, 0, 5;
    %store/vec4 v0x13bfba0a0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x13bfba1b0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13bfb9cf0_0, 0, 16;
    %load/vec4 v0x13bfb9e90_0;
    %load/vec4 v0x13bfba0a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13bfba1b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13bfb9cf0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13bfb9da0_0, 0, 32;
    %load/vec4 v0x13bfb9da0_0;
    %store/vec4 v0x13bfc6c30_0, 0, 32;
    %wait E_0x13bf90060;
    %delay 2, 0;
    %load/vec4 v0x13bfba310_0;
    %load/vec4 v0x13bfb9c30_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x13bfba310_0, 0, 32;
    %load/vec4 v0x13bfba310_0;
    %store/vec4 v0x13bfb9ac0_0, 0, 32;
    %load/vec4 v0x13bfc6cc0_0;
    %load/vec4 v0x13bfb9ac0_0;
    %cmp/e;
    %jmp/0xz  T_11.8, 4;
    %jmp T_11.9;
T_11.8 ;
    %vpi_call/w 6 126 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x13bfb9ac0_0, v0x13bfc6cc0_0 {0 0 0};
T_11.9 ;
    %load/vec4 v0x13bfb9c30_0;
    %addi 1, 0, 5;
    %store/vec4 v0x13bfb9c30_0, 0, 5;
    %jmp T_11.6;
T_11.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0x13bfa3fe0;
t_0 %join;
    %end;
    .thread T_11;
    .scope S_0x13bf95bb0;
T_12 ;
    %wait E_0x13bfba5a0;
    %load/vec4 v0x13bfc7120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x13bfc6f50_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x13bfc6ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x13bfc7080_0;
    %assign/vec4 v0x13bfc6f50_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "test/tb/mtlo_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/pc.v";
