|SimpleComputer
clock => SimpleProcessor:P.clock
clock => MemoryIOInterface:MemIO.clock
LEDR[0] << MemoryIOInterface:MemIO.LEDR[0]
LEDR[1] << MemoryIOInterface:MemIO.LEDR[1]
LEDR[2] << MemoryIOInterface:MemIO.LEDR[2]
LEDR[3] << MemoryIOInterface:MemIO.LEDR[3]
LEDR[4] << MemoryIOInterface:MemIO.LEDR[4]
LEDR[5] << MemoryIOInterface:MemIO.LEDR[5]
LEDR[6] << MemoryIOInterface:MemIO.LEDR[6]
LEDR[7] << MemoryIOInterface:MemIO.LEDR[7]
LEDR[8] << MemoryIOInterface:MemIO.LEDR[8]
LEDR[9] << MemoryIOInterface:MemIO.LEDR[9]
HEX_DP[0] << MemoryIOInterface:MemIO.HEX_DP[0]
HEX_DP[1] << MemoryIOInterface:MemIO.HEX_DP[1]
HEX_DP[2] << MemoryIOInterface:MemIO.HEX_DP[2]
HEX_DP[3] << MemoryIOInterface:MemIO.HEX_DP[3]
HEX_DP[4] << MemoryIOInterface:MemIO.HEX_DP[4]
HEX_DP[5] << MemoryIOInterface:MemIO.HEX_DP[5]
HEX_DP[6] << MemoryIOInterface:MemIO.HEX_DP[6]
HEX_DP[7] << MemoryIOInterface:MemIO.HEX_DP[7]
SW[0] => MemoryIOInterface:MemIO.SW[0]
SW[1] => MemoryIOInterface:MemIO.SW[1]
SW[2] => MemoryIOInterface:MemIO.SW[2]
SW[3] => MemoryIOInterface:MemIO.SW[3]
SW[4] => MemoryIOInterface:MemIO.SW[4]
SW[5] => MemoryIOInterface:MemIO.SW[5]
SW[6] => MemoryIOInterface:MemIO.SW[6]
SW[7] => MemoryIOInterface:MemIO.SW[7]
SW[8] => MemoryIOInterface:MemIO.SW[8]
SW[9] => MemoryIOInterface:MemIO.SW[9]
KEY[0] => SimpleProcessor:P.reset
KEY[0] => MemoryIOInterface:MemIO.reset
KEY[1] => MemoryIOInterface:MemIO.KEY
debug_PC[0] << SimpleProcessor:P.debug_PC[0]
debug_PC[1] << SimpleProcessor:P.debug_PC[1]
debug_PC[2] << SimpleProcessor:P.debug_PC[2]
debug_PC[3] << SimpleProcessor:P.debug_PC[3]
debug_PC[4] << SimpleProcessor:P.debug_PC[4]
debug_PC[5] << SimpleProcessor:P.debug_PC[5]
debug_PC[6] << SimpleProcessor:P.debug_PC[6]
debug_PC[7] << SimpleProcessor:P.debug_PC[7]
debug_PC[8] << SimpleProcessor:P.debug_PC[8]
debug_PC[9] << SimpleProcessor:P.debug_PC[9]
debug_PC[10] << SimpleProcessor:P.debug_PC[10]
debug_PC[11] << SimpleProcessor:P.debug_PC[11]
debug_PC[12] << SimpleProcessor:P.debug_PC[12]
debug_PC[13] << SimpleProcessor:P.debug_PC[13]
debug_PC[14] << SimpleProcessor:P.debug_PC[14]
debug_PC[15] << SimpleProcessor:P.debug_PC[15]
debug_IR[0] << SimpleProcessor:P.debug_IR[0]
debug_IR[1] << SimpleProcessor:P.debug_IR[1]
debug_IR[2] << SimpleProcessor:P.debug_IR[2]
debug_IR[3] << SimpleProcessor:P.debug_IR[3]
debug_IR[4] << SimpleProcessor:P.debug_IR[4]
debug_IR[5] << SimpleProcessor:P.debug_IR[5]
debug_IR[6] << SimpleProcessor:P.debug_IR[6]
debug_IR[7] << SimpleProcessor:P.debug_IR[7]
debug_IR[8] << SimpleProcessor:P.debug_IR[8]
debug_IR[9] << SimpleProcessor:P.debug_IR[9]
debug_IR[10] << SimpleProcessor:P.debug_IR[10]
debug_IR[11] << SimpleProcessor:P.debug_IR[11]
debug_IR[12] << SimpleProcessor:P.debug_IR[12]
debug_IR[13] << SimpleProcessor:P.debug_IR[13]
debug_IR[14] << SimpleProcessor:P.debug_IR[14]
debug_IR[15] << SimpleProcessor:P.debug_IR[15]
debug_state[0] << SimpleProcessor:P.debug_state[0]
debug_state[1] << SimpleProcessor:P.debug_state[1]
debug_state[2] << SimpleProcessor:P.debug_state[2]
debug_r1[0] << SimpleProcessor:P.debug_r1[0]
debug_r1[1] << SimpleProcessor:P.debug_r1[1]
debug_r1[2] << SimpleProcessor:P.debug_r1[2]
debug_r1[3] << SimpleProcessor:P.debug_r1[3]
debug_r1[4] << SimpleProcessor:P.debug_r1[4]
debug_r1[5] << SimpleProcessor:P.debug_r1[5]
debug_r1[6] << SimpleProcessor:P.debug_r1[6]
debug_r1[7] << SimpleProcessor:P.debug_r1[7]
debug_r1[8] << SimpleProcessor:P.debug_r1[8]
debug_r1[9] << SimpleProcessor:P.debug_r1[9]
debug_r1[10] << SimpleProcessor:P.debug_r1[10]
debug_r1[11] << SimpleProcessor:P.debug_r1[11]
debug_r1[12] << SimpleProcessor:P.debug_r1[12]
debug_r1[13] << SimpleProcessor:P.debug_r1[13]
debug_r1[14] << SimpleProcessor:P.debug_r1[14]
debug_r1[15] << SimpleProcessor:P.debug_r1[15]
debug_r2[0] << SimpleProcessor:P.debug_r2[0]
debug_r2[1] << SimpleProcessor:P.debug_r2[1]
debug_r2[2] << SimpleProcessor:P.debug_r2[2]
debug_r2[3] << SimpleProcessor:P.debug_r2[3]
debug_r2[4] << SimpleProcessor:P.debug_r2[4]
debug_r2[5] << SimpleProcessor:P.debug_r2[5]
debug_r2[6] << SimpleProcessor:P.debug_r2[6]
debug_r2[7] << SimpleProcessor:P.debug_r2[7]
debug_r2[8] << SimpleProcessor:P.debug_r2[8]
debug_r2[9] << SimpleProcessor:P.debug_r2[9]
debug_r2[10] << SimpleProcessor:P.debug_r2[10]
debug_r2[11] << SimpleProcessor:P.debug_r2[11]
debug_r2[12] << SimpleProcessor:P.debug_r2[12]
debug_r2[13] << SimpleProcessor:P.debug_r2[13]
debug_r2[14] << SimpleProcessor:P.debug_r2[14]
debug_r2[15] << SimpleProcessor:P.debug_r2[15]
debug_r3[0] << SimpleProcessor:P.debug_r3[0]
debug_r3[1] << SimpleProcessor:P.debug_r3[1]
debug_r3[2] << SimpleProcessor:P.debug_r3[2]
debug_r3[3] << SimpleProcessor:P.debug_r3[3]
debug_r3[4] << SimpleProcessor:P.debug_r3[4]
debug_r3[5] << SimpleProcessor:P.debug_r3[5]
debug_r3[6] << SimpleProcessor:P.debug_r3[6]
debug_r3[7] << SimpleProcessor:P.debug_r3[7]
debug_r3[8] << SimpleProcessor:P.debug_r3[8]
debug_r3[9] << SimpleProcessor:P.debug_r3[9]
debug_r3[10] << SimpleProcessor:P.debug_r3[10]
debug_r3[11] << SimpleProcessor:P.debug_r3[11]
debug_r3[12] << SimpleProcessor:P.debug_r3[12]
debug_r3[13] << SimpleProcessor:P.debug_r3[13]
debug_r3[14] << SimpleProcessor:P.debug_r3[14]
debug_r3[15] << SimpleProcessor:P.debug_r3[15]
debug_r4[0] << SimpleProcessor:P.debug_r4[0]
debug_r4[1] << SimpleProcessor:P.debug_r4[1]
debug_r4[2] << SimpleProcessor:P.debug_r4[2]
debug_r4[3] << SimpleProcessor:P.debug_r4[3]
debug_r4[4] << SimpleProcessor:P.debug_r4[4]
debug_r4[5] << SimpleProcessor:P.debug_r4[5]
debug_r4[6] << SimpleProcessor:P.debug_r4[6]
debug_r4[7] << SimpleProcessor:P.debug_r4[7]
debug_r4[8] << SimpleProcessor:P.debug_r4[8]
debug_r4[9] << SimpleProcessor:P.debug_r4[9]
debug_r4[10] << SimpleProcessor:P.debug_r4[10]
debug_r4[11] << SimpleProcessor:P.debug_r4[11]
debug_r4[12] << SimpleProcessor:P.debug_r4[12]
debug_r4[13] << SimpleProcessor:P.debug_r4[13]
debug_r4[14] << SimpleProcessor:P.debug_r4[14]
debug_r4[15] << SimpleProcessor:P.debug_r4[15]
debug_r5[0] << SimpleProcessor:P.debug_r5[0]
debug_r5[1] << SimpleProcessor:P.debug_r5[1]
debug_r5[2] << SimpleProcessor:P.debug_r5[2]
debug_r5[3] << SimpleProcessor:P.debug_r5[3]
debug_r5[4] << SimpleProcessor:P.debug_r5[4]
debug_r5[5] << SimpleProcessor:P.debug_r5[5]
debug_r5[6] << SimpleProcessor:P.debug_r5[6]
debug_r5[7] << SimpleProcessor:P.debug_r5[7]
debug_r5[8] << SimpleProcessor:P.debug_r5[8]
debug_r5[9] << SimpleProcessor:P.debug_r5[9]
debug_r5[10] << SimpleProcessor:P.debug_r5[10]
debug_r5[11] << SimpleProcessor:P.debug_r5[11]
debug_r5[12] << SimpleProcessor:P.debug_r5[12]
debug_r5[13] << SimpleProcessor:P.debug_r5[13]
debug_r5[14] << SimpleProcessor:P.debug_r5[14]
debug_r5[15] << SimpleProcessor:P.debug_r5[15]
debug_r6[0] << SimpleProcessor:P.debug_r6[0]
debug_r6[1] << SimpleProcessor:P.debug_r6[1]
debug_r6[2] << SimpleProcessor:P.debug_r6[2]
debug_r6[3] << SimpleProcessor:P.debug_r6[3]
debug_r6[4] << SimpleProcessor:P.debug_r6[4]
debug_r6[5] << SimpleProcessor:P.debug_r6[5]
debug_r6[6] << SimpleProcessor:P.debug_r6[6]
debug_r6[7] << SimpleProcessor:P.debug_r6[7]
debug_r6[8] << SimpleProcessor:P.debug_r6[8]
debug_r6[9] << SimpleProcessor:P.debug_r6[9]
debug_r6[10] << SimpleProcessor:P.debug_r6[10]
debug_r6[11] << SimpleProcessor:P.debug_r6[11]
debug_r6[12] << SimpleProcessor:P.debug_r6[12]
debug_r6[13] << SimpleProcessor:P.debug_r6[13]
debug_r6[14] << SimpleProcessor:P.debug_r6[14]
debug_r6[15] << SimpleProcessor:P.debug_r6[15]
debug_r7[0] << SimpleProcessor:P.debug_r7[0]
debug_r7[1] << SimpleProcessor:P.debug_r7[1]
debug_r7[2] << SimpleProcessor:P.debug_r7[2]
debug_r7[3] << SimpleProcessor:P.debug_r7[3]
debug_r7[4] << SimpleProcessor:P.debug_r7[4]
debug_r7[5] << SimpleProcessor:P.debug_r7[5]
debug_r7[6] << SimpleProcessor:P.debug_r7[6]
debug_r7[7] << SimpleProcessor:P.debug_r7[7]
debug_r7[8] << SimpleProcessor:P.debug_r7[8]
debug_r7[9] << SimpleProcessor:P.debug_r7[9]
debug_r7[10] << SimpleProcessor:P.debug_r7[10]
debug_r7[11] << SimpleProcessor:P.debug_r7[11]
debug_r7[12] << SimpleProcessor:P.debug_r7[12]
debug_r7[13] << SimpleProcessor:P.debug_r7[13]
debug_r7[14] << SimpleProcessor:P.debug_r7[14]
debug_r7[15] << SimpleProcessor:P.debug_r7[15]
debug_RA[0] << SimpleProcessor:P.debug_RA[0]
debug_RA[1] << SimpleProcessor:P.debug_RA[1]
debug_RA[2] << SimpleProcessor:P.debug_RA[2]
debug_RA[3] << SimpleProcessor:P.debug_RA[3]
debug_RA[4] << SimpleProcessor:P.debug_RA[4]
debug_RA[5] << SimpleProcessor:P.debug_RA[5]
debug_RA[6] << SimpleProcessor:P.debug_RA[6]
debug_RA[7] << SimpleProcessor:P.debug_RA[7]
debug_RA[8] << SimpleProcessor:P.debug_RA[8]
debug_RA[9] << SimpleProcessor:P.debug_RA[9]
debug_RA[10] << SimpleProcessor:P.debug_RA[10]
debug_RA[11] << SimpleProcessor:P.debug_RA[11]
debug_RA[12] << SimpleProcessor:P.debug_RA[12]
debug_RA[13] << SimpleProcessor:P.debug_RA[13]
debug_RA[14] << SimpleProcessor:P.debug_RA[14]
debug_RA[15] << SimpleProcessor:P.debug_RA[15]
debug_RB[0] << SimpleProcessor:P.debug_RB[0]
debug_RB[1] << SimpleProcessor:P.debug_RB[1]
debug_RB[2] << SimpleProcessor:P.debug_RB[2]
debug_RB[3] << SimpleProcessor:P.debug_RB[3]
debug_RB[4] << SimpleProcessor:P.debug_RB[4]
debug_RB[5] << SimpleProcessor:P.debug_RB[5]
debug_RB[6] << SimpleProcessor:P.debug_RB[6]
debug_RB[7] << SimpleProcessor:P.debug_RB[7]
debug_RB[8] << SimpleProcessor:P.debug_RB[8]
debug_RB[9] << SimpleProcessor:P.debug_RB[9]
debug_RB[10] << SimpleProcessor:P.debug_RB[10]
debug_RB[11] << SimpleProcessor:P.debug_RB[11]
debug_RB[12] << SimpleProcessor:P.debug_RB[12]
debug_RB[13] << SimpleProcessor:P.debug_RB[13]
debug_RB[14] << SimpleProcessor:P.debug_RB[14]
debug_RB[15] << SimpleProcessor:P.debug_RB[15]
debug_Extension[0] << SimpleProcessor:P.debug_Extension[0]
debug_Extension[1] << SimpleProcessor:P.debug_Extension[1]
debug_Extension[2] << SimpleProcessor:P.debug_Extension[2]
debug_Extension[3] << SimpleProcessor:P.debug_Extension[3]
debug_Extension[4] << SimpleProcessor:P.debug_Extension[4]
debug_Extension[5] << SimpleProcessor:P.debug_Extension[5]
debug_Extension[6] << SimpleProcessor:P.debug_Extension[6]
debug_Extension[7] << SimpleProcessor:P.debug_Extension[7]
debug_Extension[8] << SimpleProcessor:P.debug_Extension[8]
debug_Extension[9] << SimpleProcessor:P.debug_Extension[9]
debug_Extension[10] << SimpleProcessor:P.debug_Extension[10]
debug_Extension[11] << SimpleProcessor:P.debug_Extension[11]
debug_Extension[12] << SimpleProcessor:P.debug_Extension[12]
debug_Extension[13] << SimpleProcessor:P.debug_Extension[13]
debug_Extension[14] << SimpleProcessor:P.debug_Extension[14]
debug_Extension[15] << SimpleProcessor:P.debug_Extension[15]
debug_RZ[0] << SimpleProcessor:P.debug_RZ[0]
debug_RZ[1] << SimpleProcessor:P.debug_RZ[1]
debug_RZ[2] << SimpleProcessor:P.debug_RZ[2]
debug_RZ[3] << SimpleProcessor:P.debug_RZ[3]
debug_RZ[4] << SimpleProcessor:P.debug_RZ[4]
debug_RZ[5] << SimpleProcessor:P.debug_RZ[5]
debug_RZ[6] << SimpleProcessor:P.debug_RZ[6]
debug_RZ[7] << SimpleProcessor:P.debug_RZ[7]
debug_RZ[8] << SimpleProcessor:P.debug_RZ[8]
debug_RZ[9] << SimpleProcessor:P.debug_RZ[9]
debug_RZ[10] << SimpleProcessor:P.debug_RZ[10]
debug_RZ[11] << SimpleProcessor:P.debug_RZ[11]
debug_RZ[12] << SimpleProcessor:P.debug_RZ[12]
debug_RZ[13] << SimpleProcessor:P.debug_RZ[13]
debug_RZ[14] << SimpleProcessor:P.debug_RZ[14]
debug_RZ[15] << SimpleProcessor:P.debug_RZ[15]
debug_RY[0] << SimpleProcessor:P.debug_RY[0]
debug_RY[1] << SimpleProcessor:P.debug_RY[1]
debug_RY[2] << SimpleProcessor:P.debug_RY[2]
debug_RY[3] << SimpleProcessor:P.debug_RY[3]
debug_RY[4] << SimpleProcessor:P.debug_RY[4]
debug_RY[5] << SimpleProcessor:P.debug_RY[5]
debug_RY[6] << SimpleProcessor:P.debug_RY[6]
debug_RY[7] << SimpleProcessor:P.debug_RY[7]
debug_RY[8] << SimpleProcessor:P.debug_RY[8]
debug_RY[9] << SimpleProcessor:P.debug_RY[9]
debug_RY[10] << SimpleProcessor:P.debug_RY[10]
debug_RY[11] << SimpleProcessor:P.debug_RY[11]
debug_RY[12] << SimpleProcessor:P.debug_RY[12]
debug_RY[13] << SimpleProcessor:P.debug_RY[13]
debug_RY[14] << SimpleProcessor:P.debug_RY[14]
debug_RY[15] << SimpleProcessor:P.debug_RY[15]


|SimpleComputer|SimpleProcessor:P
clock => ControlUnit:CU.clock
clock => RegisterFile8by16Bit:REGfile.clock
clock => Reg16Bit:RA.clock
clock => Reg16Bit:RB.clock
clock => Reg16Bit:RZ.clock
clock => Reg16Bit:RM.clock
clock => Reg16Bit:RY.clock
clock => Reg16Bit:PC.clock
clock => Reg16Bit:IR.clock
clock => Reg16Bit:PC_temp.clock
clock => Reg16Bit:Status.clock
reset => ControlUnit:CU.reset
reset => RegisterFile8by16Bit:REGfile.reset
reset => Reg16Bit:RA.reset
reset => Reg16Bit:RB.reset
reset => Reg16Bit:RZ.reset
reset => Reg16Bit:RM.reset
reset => Reg16Bit:RY.reset
reset => Reg16Bit:PC.reset
reset => Reg16Bit:IR.reset
reset => Reg16Bit:PC_temp.reset
reset => Reg16Bit:Status.reset
MEM_read <= ControlUnit:CU.MEM_read
MEM_write <= ControlUnit:CU.MEM_write
MFC => ControlUnit:CU.MFC
MEM_address[0] <= Mux2Input16Bit:muxMA.result[0]
MEM_address[1] <= Mux2Input16Bit:muxMA.result[1]
MEM_address[2] <= Mux2Input16Bit:muxMA.result[2]
MEM_address[3] <= Mux2Input16Bit:muxMA.result[3]
MEM_address[4] <= Mux2Input16Bit:muxMA.result[4]
MEM_address[5] <= Mux2Input16Bit:muxMA.result[5]
MEM_address[6] <= Mux2Input16Bit:muxMA.result[6]
MEM_address[7] <= Mux2Input16Bit:muxMA.result[7]
MEM_address[8] <= Mux2Input16Bit:muxMA.result[8]
MEM_address[9] <= Mux2Input16Bit:muxMA.result[9]
MEM_address[10] <= Mux2Input16Bit:muxMA.result[10]
MEM_address[11] <= Mux2Input16Bit:muxMA.result[11]
MEM_address[12] <= Mux2Input16Bit:muxMA.result[12]
MEM_address[13] <= Mux2Input16Bit:muxMA.result[13]
MEM_address[14] <= Mux2Input16Bit:muxMA.result[14]
MEM_address[15] <= Mux2Input16Bit:muxMA.result[15]
Data_to_Mem[0] <= Reg16Bit:RM.Q[0]
Data_to_Mem[1] <= Reg16Bit:RM.Q[1]
Data_to_Mem[2] <= Reg16Bit:RM.Q[2]
Data_to_Mem[3] <= Reg16Bit:RM.Q[3]
Data_to_Mem[4] <= Reg16Bit:RM.Q[4]
Data_to_Mem[5] <= Reg16Bit:RM.Q[5]
Data_to_Mem[6] <= Reg16Bit:RM.Q[6]
Data_to_Mem[7] <= Reg16Bit:RM.Q[7]
Data_to_Mem[8] <= Reg16Bit:RM.Q[8]
Data_to_Mem[9] <= Reg16Bit:RM.Q[9]
Data_to_Mem[10] <= Reg16Bit:RM.Q[10]
Data_to_Mem[11] <= Reg16Bit:RM.Q[11]
Data_to_Mem[12] <= Reg16Bit:RM.Q[12]
Data_to_Mem[13] <= Reg16Bit:RM.Q[13]
Data_to_Mem[14] <= Reg16Bit:RM.Q[14]
Data_to_Mem[15] <= Reg16Bit:RM.Q[15]
Data_from_Mem[0] => Reg16Bit:IR.D[0]
Data_from_Mem[0] => Mux4Input16Bit:muxY.input1[0]
Data_from_Mem[1] => Reg16Bit:IR.D[1]
Data_from_Mem[1] => Mux4Input16Bit:muxY.input1[1]
Data_from_Mem[2] => Reg16Bit:IR.D[2]
Data_from_Mem[2] => Mux4Input16Bit:muxY.input1[2]
Data_from_Mem[3] => Reg16Bit:IR.D[3]
Data_from_Mem[3] => Mux4Input16Bit:muxY.input1[3]
Data_from_Mem[4] => Reg16Bit:IR.D[4]
Data_from_Mem[4] => Mux4Input16Bit:muxY.input1[4]
Data_from_Mem[5] => Reg16Bit:IR.D[5]
Data_from_Mem[5] => Mux4Input16Bit:muxY.input1[5]
Data_from_Mem[6] => Reg16Bit:IR.D[6]
Data_from_Mem[6] => Mux4Input16Bit:muxY.input1[6]
Data_from_Mem[7] => Reg16Bit:IR.D[7]
Data_from_Mem[7] => Mux4Input16Bit:muxY.input1[7]
Data_from_Mem[8] => Reg16Bit:IR.D[8]
Data_from_Mem[8] => Mux4Input16Bit:muxY.input1[8]
Data_from_Mem[9] => Reg16Bit:IR.D[9]
Data_from_Mem[9] => Mux4Input16Bit:muxY.input1[9]
Data_from_Mem[10] => Reg16Bit:IR.D[10]
Data_from_Mem[10] => Mux4Input16Bit:muxY.input1[10]
Data_from_Mem[11] => Reg16Bit:IR.D[11]
Data_from_Mem[11] => Mux4Input16Bit:muxY.input1[11]
Data_from_Mem[12] => Reg16Bit:IR.D[12]
Data_from_Mem[12] => Mux4Input16Bit:muxY.input1[12]
Data_from_Mem[13] => Reg16Bit:IR.D[13]
Data_from_Mem[13] => Mux4Input16Bit:muxY.input1[13]
Data_from_Mem[14] => Reg16Bit:IR.D[14]
Data_from_Mem[14] => Mux4Input16Bit:muxY.input1[14]
Data_from_Mem[15] => Reg16Bit:IR.D[15]
Data_from_Mem[15] => Mux4Input16Bit:muxY.input1[15]
debug_PC[0] <= Reg16Bit:PC.Q[0]
debug_PC[1] <= Reg16Bit:PC.Q[1]
debug_PC[2] <= Reg16Bit:PC.Q[2]
debug_PC[3] <= Reg16Bit:PC.Q[3]
debug_PC[4] <= Reg16Bit:PC.Q[4]
debug_PC[5] <= Reg16Bit:PC.Q[5]
debug_PC[6] <= Reg16Bit:PC.Q[6]
debug_PC[7] <= Reg16Bit:PC.Q[7]
debug_PC[8] <= Reg16Bit:PC.Q[8]
debug_PC[9] <= Reg16Bit:PC.Q[9]
debug_PC[10] <= Reg16Bit:PC.Q[10]
debug_PC[11] <= Reg16Bit:PC.Q[11]
debug_PC[12] <= Reg16Bit:PC.Q[12]
debug_PC[13] <= Reg16Bit:PC.Q[13]
debug_PC[14] <= Reg16Bit:PC.Q[14]
debug_PC[15] <= Reg16Bit:PC.Q[15]
debug_IR[0] <= Reg16Bit:IR.Q[0]
debug_IR[1] <= Reg16Bit:IR.Q[1]
debug_IR[2] <= Reg16Bit:IR.Q[2]
debug_IR[3] <= Reg16Bit:IR.Q[3]
debug_IR[4] <= Reg16Bit:IR.Q[4]
debug_IR[5] <= Reg16Bit:IR.Q[5]
debug_IR[6] <= Reg16Bit:IR.Q[6]
debug_IR[7] <= Reg16Bit:IR.Q[7]
debug_IR[8] <= Reg16Bit:IR.Q[8]
debug_IR[9] <= Reg16Bit:IR.Q[9]
debug_IR[10] <= Reg16Bit:IR.Q[10]
debug_IR[11] <= Reg16Bit:IR.Q[11]
debug_IR[12] <= Reg16Bit:IR.Q[12]
debug_IR[13] <= Reg16Bit:IR.Q[13]
debug_IR[14] <= Reg16Bit:IR.Q[14]
debug_IR[15] <= Reg16Bit:IR.Q[15]
debug_state[0] <= ControlUnit:CU.debug_state[0]
debug_state[1] <= ControlUnit:CU.debug_state[1]
debug_state[2] <= ControlUnit:CU.debug_state[2]
debug_r1[0] <= RegisterFile8by16Bit:REGfile.debug_r1[0]
debug_r1[1] <= RegisterFile8by16Bit:REGfile.debug_r1[1]
debug_r1[2] <= RegisterFile8by16Bit:REGfile.debug_r1[2]
debug_r1[3] <= RegisterFile8by16Bit:REGfile.debug_r1[3]
debug_r1[4] <= RegisterFile8by16Bit:REGfile.debug_r1[4]
debug_r1[5] <= RegisterFile8by16Bit:REGfile.debug_r1[5]
debug_r1[6] <= RegisterFile8by16Bit:REGfile.debug_r1[6]
debug_r1[7] <= RegisterFile8by16Bit:REGfile.debug_r1[7]
debug_r1[8] <= RegisterFile8by16Bit:REGfile.debug_r1[8]
debug_r1[9] <= RegisterFile8by16Bit:REGfile.debug_r1[9]
debug_r1[10] <= RegisterFile8by16Bit:REGfile.debug_r1[10]
debug_r1[11] <= RegisterFile8by16Bit:REGfile.debug_r1[11]
debug_r1[12] <= RegisterFile8by16Bit:REGfile.debug_r1[12]
debug_r1[13] <= RegisterFile8by16Bit:REGfile.debug_r1[13]
debug_r1[14] <= RegisterFile8by16Bit:REGfile.debug_r1[14]
debug_r1[15] <= RegisterFile8by16Bit:REGfile.debug_r1[15]
debug_r2[0] <= RegisterFile8by16Bit:REGfile.debug_r2[0]
debug_r2[1] <= RegisterFile8by16Bit:REGfile.debug_r2[1]
debug_r2[2] <= RegisterFile8by16Bit:REGfile.debug_r2[2]
debug_r2[3] <= RegisterFile8by16Bit:REGfile.debug_r2[3]
debug_r2[4] <= RegisterFile8by16Bit:REGfile.debug_r2[4]
debug_r2[5] <= RegisterFile8by16Bit:REGfile.debug_r2[5]
debug_r2[6] <= RegisterFile8by16Bit:REGfile.debug_r2[6]
debug_r2[7] <= RegisterFile8by16Bit:REGfile.debug_r2[7]
debug_r2[8] <= RegisterFile8by16Bit:REGfile.debug_r2[8]
debug_r2[9] <= RegisterFile8by16Bit:REGfile.debug_r2[9]
debug_r2[10] <= RegisterFile8by16Bit:REGfile.debug_r2[10]
debug_r2[11] <= RegisterFile8by16Bit:REGfile.debug_r2[11]
debug_r2[12] <= RegisterFile8by16Bit:REGfile.debug_r2[12]
debug_r2[13] <= RegisterFile8by16Bit:REGfile.debug_r2[13]
debug_r2[14] <= RegisterFile8by16Bit:REGfile.debug_r2[14]
debug_r2[15] <= RegisterFile8by16Bit:REGfile.debug_r2[15]
debug_r3[0] <= RegisterFile8by16Bit:REGfile.debug_r3[0]
debug_r3[1] <= RegisterFile8by16Bit:REGfile.debug_r3[1]
debug_r3[2] <= RegisterFile8by16Bit:REGfile.debug_r3[2]
debug_r3[3] <= RegisterFile8by16Bit:REGfile.debug_r3[3]
debug_r3[4] <= RegisterFile8by16Bit:REGfile.debug_r3[4]
debug_r3[5] <= RegisterFile8by16Bit:REGfile.debug_r3[5]
debug_r3[6] <= RegisterFile8by16Bit:REGfile.debug_r3[6]
debug_r3[7] <= RegisterFile8by16Bit:REGfile.debug_r3[7]
debug_r3[8] <= RegisterFile8by16Bit:REGfile.debug_r3[8]
debug_r3[9] <= RegisterFile8by16Bit:REGfile.debug_r3[9]
debug_r3[10] <= RegisterFile8by16Bit:REGfile.debug_r3[10]
debug_r3[11] <= RegisterFile8by16Bit:REGfile.debug_r3[11]
debug_r3[12] <= RegisterFile8by16Bit:REGfile.debug_r3[12]
debug_r3[13] <= RegisterFile8by16Bit:REGfile.debug_r3[13]
debug_r3[14] <= RegisterFile8by16Bit:REGfile.debug_r3[14]
debug_r3[15] <= RegisterFile8by16Bit:REGfile.debug_r3[15]
debug_r4[0] <= RegisterFile8by16Bit:REGfile.debug_r4[0]
debug_r4[1] <= RegisterFile8by16Bit:REGfile.debug_r4[1]
debug_r4[2] <= RegisterFile8by16Bit:REGfile.debug_r4[2]
debug_r4[3] <= RegisterFile8by16Bit:REGfile.debug_r4[3]
debug_r4[4] <= RegisterFile8by16Bit:REGfile.debug_r4[4]
debug_r4[5] <= RegisterFile8by16Bit:REGfile.debug_r4[5]
debug_r4[6] <= RegisterFile8by16Bit:REGfile.debug_r4[6]
debug_r4[7] <= RegisterFile8by16Bit:REGfile.debug_r4[7]
debug_r4[8] <= RegisterFile8by16Bit:REGfile.debug_r4[8]
debug_r4[9] <= RegisterFile8by16Bit:REGfile.debug_r4[9]
debug_r4[10] <= RegisterFile8by16Bit:REGfile.debug_r4[10]
debug_r4[11] <= RegisterFile8by16Bit:REGfile.debug_r4[11]
debug_r4[12] <= RegisterFile8by16Bit:REGfile.debug_r4[12]
debug_r4[13] <= RegisterFile8by16Bit:REGfile.debug_r4[13]
debug_r4[14] <= RegisterFile8by16Bit:REGfile.debug_r4[14]
debug_r4[15] <= RegisterFile8by16Bit:REGfile.debug_r4[15]
debug_r5[0] <= RegisterFile8by16Bit:REGfile.debug_r5[0]
debug_r5[1] <= RegisterFile8by16Bit:REGfile.debug_r5[1]
debug_r5[2] <= RegisterFile8by16Bit:REGfile.debug_r5[2]
debug_r5[3] <= RegisterFile8by16Bit:REGfile.debug_r5[3]
debug_r5[4] <= RegisterFile8by16Bit:REGfile.debug_r5[4]
debug_r5[5] <= RegisterFile8by16Bit:REGfile.debug_r5[5]
debug_r5[6] <= RegisterFile8by16Bit:REGfile.debug_r5[6]
debug_r5[7] <= RegisterFile8by16Bit:REGfile.debug_r5[7]
debug_r5[8] <= RegisterFile8by16Bit:REGfile.debug_r5[8]
debug_r5[9] <= RegisterFile8by16Bit:REGfile.debug_r5[9]
debug_r5[10] <= RegisterFile8by16Bit:REGfile.debug_r5[10]
debug_r5[11] <= RegisterFile8by16Bit:REGfile.debug_r5[11]
debug_r5[12] <= RegisterFile8by16Bit:REGfile.debug_r5[12]
debug_r5[13] <= RegisterFile8by16Bit:REGfile.debug_r5[13]
debug_r5[14] <= RegisterFile8by16Bit:REGfile.debug_r5[14]
debug_r5[15] <= RegisterFile8by16Bit:REGfile.debug_r5[15]
debug_r6[0] <= RegisterFile8by16Bit:REGfile.debug_r6[0]
debug_r6[1] <= RegisterFile8by16Bit:REGfile.debug_r6[1]
debug_r6[2] <= RegisterFile8by16Bit:REGfile.debug_r6[2]
debug_r6[3] <= RegisterFile8by16Bit:REGfile.debug_r6[3]
debug_r6[4] <= RegisterFile8by16Bit:REGfile.debug_r6[4]
debug_r6[5] <= RegisterFile8by16Bit:REGfile.debug_r6[5]
debug_r6[6] <= RegisterFile8by16Bit:REGfile.debug_r6[6]
debug_r6[7] <= RegisterFile8by16Bit:REGfile.debug_r6[7]
debug_r6[8] <= RegisterFile8by16Bit:REGfile.debug_r6[8]
debug_r6[9] <= RegisterFile8by16Bit:REGfile.debug_r6[9]
debug_r6[10] <= RegisterFile8by16Bit:REGfile.debug_r6[10]
debug_r6[11] <= RegisterFile8by16Bit:REGfile.debug_r6[11]
debug_r6[12] <= RegisterFile8by16Bit:REGfile.debug_r6[12]
debug_r6[13] <= RegisterFile8by16Bit:REGfile.debug_r6[13]
debug_r6[14] <= RegisterFile8by16Bit:REGfile.debug_r6[14]
debug_r6[15] <= RegisterFile8by16Bit:REGfile.debug_r6[15]
debug_r7[0] <= RegisterFile8by16Bit:REGfile.debug_r7[0]
debug_r7[1] <= RegisterFile8by16Bit:REGfile.debug_r7[1]
debug_r7[2] <= RegisterFile8by16Bit:REGfile.debug_r7[2]
debug_r7[3] <= RegisterFile8by16Bit:REGfile.debug_r7[3]
debug_r7[4] <= RegisterFile8by16Bit:REGfile.debug_r7[4]
debug_r7[5] <= RegisterFile8by16Bit:REGfile.debug_r7[5]
debug_r7[6] <= RegisterFile8by16Bit:REGfile.debug_r7[6]
debug_r7[7] <= RegisterFile8by16Bit:REGfile.debug_r7[7]
debug_r7[8] <= RegisterFile8by16Bit:REGfile.debug_r7[8]
debug_r7[9] <= RegisterFile8by16Bit:REGfile.debug_r7[9]
debug_r7[10] <= RegisterFile8by16Bit:REGfile.debug_r7[10]
debug_r7[11] <= RegisterFile8by16Bit:REGfile.debug_r7[11]
debug_r7[12] <= RegisterFile8by16Bit:REGfile.debug_r7[12]
debug_r7[13] <= RegisterFile8by16Bit:REGfile.debug_r7[13]
debug_r7[14] <= RegisterFile8by16Bit:REGfile.debug_r7[14]
debug_r7[15] <= RegisterFile8by16Bit:REGfile.debug_r7[15]
debug_RA[0] <= Reg16Bit:RA.Q[0]
debug_RA[1] <= Reg16Bit:RA.Q[1]
debug_RA[2] <= Reg16Bit:RA.Q[2]
debug_RA[3] <= Reg16Bit:RA.Q[3]
debug_RA[4] <= Reg16Bit:RA.Q[4]
debug_RA[5] <= Reg16Bit:RA.Q[5]
debug_RA[6] <= Reg16Bit:RA.Q[6]
debug_RA[7] <= Reg16Bit:RA.Q[7]
debug_RA[8] <= Reg16Bit:RA.Q[8]
debug_RA[9] <= Reg16Bit:RA.Q[9]
debug_RA[10] <= Reg16Bit:RA.Q[10]
debug_RA[11] <= Reg16Bit:RA.Q[11]
debug_RA[12] <= Reg16Bit:RA.Q[12]
debug_RA[13] <= Reg16Bit:RA.Q[13]
debug_RA[14] <= Reg16Bit:RA.Q[14]
debug_RA[15] <= Reg16Bit:RA.Q[15]
debug_RB[0] <= Reg16Bit:RB.Q[0]
debug_RB[1] <= Reg16Bit:RB.Q[1]
debug_RB[2] <= Reg16Bit:RB.Q[2]
debug_RB[3] <= Reg16Bit:RB.Q[3]
debug_RB[4] <= Reg16Bit:RB.Q[4]
debug_RB[5] <= Reg16Bit:RB.Q[5]
debug_RB[6] <= Reg16Bit:RB.Q[6]
debug_RB[7] <= Reg16Bit:RB.Q[7]
debug_RB[8] <= Reg16Bit:RB.Q[8]
debug_RB[9] <= Reg16Bit:RB.Q[9]
debug_RB[10] <= Reg16Bit:RB.Q[10]
debug_RB[11] <= Reg16Bit:RB.Q[11]
debug_RB[12] <= Reg16Bit:RB.Q[12]
debug_RB[13] <= Reg16Bit:RB.Q[13]
debug_RB[14] <= Reg16Bit:RB.Q[14]
debug_RB[15] <= Reg16Bit:RB.Q[15]
debug_Extension[0] <= Immediate:IMME.extension[0]
debug_Extension[1] <= Immediate:IMME.extension[1]
debug_Extension[2] <= Immediate:IMME.extension[2]
debug_Extension[3] <= Immediate:IMME.extension[3]
debug_Extension[4] <= Immediate:IMME.extension[4]
debug_Extension[5] <= Immediate:IMME.extension[5]
debug_Extension[6] <= Immediate:IMME.extension[6]
debug_Extension[7] <= Immediate:IMME.extension[7]
debug_Extension[8] <= Immediate:IMME.extension[8]
debug_Extension[9] <= Immediate:IMME.extension[9]
debug_Extension[10] <= Immediate:IMME.extension[10]
debug_Extension[11] <= Immediate:IMME.extension[11]
debug_Extension[12] <= Immediate:IMME.extension[12]
debug_Extension[13] <= Immediate:IMME.extension[13]
debug_Extension[14] <= Immediate:IMME.extension[14]
debug_Extension[15] <= Immediate:IMME.extension[15]
debug_RZ[0] <= Reg16Bit:RZ.Q[0]
debug_RZ[1] <= Reg16Bit:RZ.Q[1]
debug_RZ[2] <= Reg16Bit:RZ.Q[2]
debug_RZ[3] <= Reg16Bit:RZ.Q[3]
debug_RZ[4] <= Reg16Bit:RZ.Q[4]
debug_RZ[5] <= Reg16Bit:RZ.Q[5]
debug_RZ[6] <= Reg16Bit:RZ.Q[6]
debug_RZ[7] <= Reg16Bit:RZ.Q[7]
debug_RZ[8] <= Reg16Bit:RZ.Q[8]
debug_RZ[9] <= Reg16Bit:RZ.Q[9]
debug_RZ[10] <= Reg16Bit:RZ.Q[10]
debug_RZ[11] <= Reg16Bit:RZ.Q[11]
debug_RZ[12] <= Reg16Bit:RZ.Q[12]
debug_RZ[13] <= Reg16Bit:RZ.Q[13]
debug_RZ[14] <= Reg16Bit:RZ.Q[14]
debug_RZ[15] <= Reg16Bit:RZ.Q[15]
debug_RY[0] <= Reg16Bit:RY.Q[0]
debug_RY[1] <= Reg16Bit:RY.Q[1]
debug_RY[2] <= Reg16Bit:RY.Q[2]
debug_RY[3] <= Reg16Bit:RY.Q[3]
debug_RY[4] <= Reg16Bit:RY.Q[4]
debug_RY[5] <= Reg16Bit:RY.Q[5]
debug_RY[6] <= Reg16Bit:RY.Q[6]
debug_RY[7] <= Reg16Bit:RY.Q[7]
debug_RY[8] <= Reg16Bit:RY.Q[8]
debug_RY[9] <= Reg16Bit:RY.Q[9]
debug_RY[10] <= Reg16Bit:RY.Q[10]
debug_RY[11] <= Reg16Bit:RY.Q[11]
debug_RY[12] <= Reg16Bit:RY.Q[12]
debug_RY[13] <= Reg16Bit:RY.Q[13]
debug_RY[14] <= Reg16Bit:RY.Q[14]
debug_RY[15] <= Reg16Bit:RY.Q[15]


|SimpleComputer|SimpleProcessor:P|ControlUnit:CU
clock => current_state[0].CLK
clock => current_state[1].CLK
clock => current_state[2].CLK
reset => current_state[0].ACLR
reset => current_state[1].ACLR
reset => current_state[2].ACLR
status[0] => extend.OUTPUTSELECT
status[0] => extend.OUTPUTSELECT
status[0] => extend.OUTPUTSELECT
status[0] => INC_select.OUTPUTSELECT
status[0] => PC_select.OUTPUTSELECT
status[0] => PC_select.OUTPUTSELECT
status[0] => PC_enable.OUTPUTSELECT
status[1] => process_2.IN0
status[2] => ~NO_FANOUT~
status[3] => process_2.IN1
status[4] => ~NO_FANOUT~
status[5] => ~NO_FANOUT~
status[6] => ~NO_FANOUT~
status[7] => ~NO_FANOUT~
status[8] => ~NO_FANOUT~
status[9] => ~NO_FANOUT~
status[10] => ~NO_FANOUT~
status[11] => ~NO_FANOUT~
status[12] => ~NO_FANOUT~
status[13] => ~NO_FANOUT~
status[14] => ~NO_FANOUT~
status[15] => ~NO_FANOUT~
MFC => next_state.DATAA
MFC => IR_enable.DATAB
MFC => next_state.DATAB
MFC => next_state.DATAA
IR[0] => Equal1.IN2
IR[0] => Equal13.IN2
IR[0] => Equal14.IN1
IR[0] => Equal15.IN2
IR[0] => Equal16.IN2
IR[0] => Equal17.IN2
IR[0] => Equal18.IN1
IR[0] => Equal19.IN0
IR[1] => Equal1.IN1
IR[1] => Equal13.IN1
IR[1] => Equal14.IN0
IR[1] => Equal15.IN0
IR[1] => Equal16.IN1
IR[1] => Equal17.IN1
IR[1] => Equal18.IN2
IR[1] => Equal19.IN2
IR[2] => Equal1.IN0
IR[2] => Equal13.IN0
IR[2] => Equal14.IN2
IR[2] => Equal15.IN1
IR[2] => Equal16.IN0
IR[2] => Equal17.IN0
IR[2] => Equal18.IN0
IR[2] => Equal19.IN1
IR[3] => Equal2.IN3
IR[3] => Equal7.IN3
IR[3] => Equal8.IN3
IR[3] => Equal9.IN1
IR[3] => Equal10.IN2
IR[3] => Equal11.IN3
IR[3] => Equal12.IN2
IR[3] => Equal20.IN3
IR[4] => Equal2.IN2
IR[4] => Equal7.IN2
IR[4] => Equal8.IN2
IR[4] => Equal9.IN3
IR[4] => Equal10.IN1
IR[4] => Equal11.IN2
IR[4] => Equal12.IN1
IR[4] => Equal20.IN2
IR[5] => Equal2.IN1
IR[5] => Equal7.IN1
IR[5] => Equal8.IN1
IR[5] => Equal9.IN2
IR[5] => Equal10.IN3
IR[5] => Equal11.IN0
IR[5] => Equal12.IN0
IR[5] => Equal20.IN1
IR[6] => Equal2.IN0
IR[6] => Equal7.IN0
IR[6] => Equal8.IN0
IR[6] => Equal9.IN0
IR[6] => Equal10.IN0
IR[6] => Equal11.IN1
IR[6] => Equal12.IN3
IR[6] => Equal20.IN0
IR[7] => ~NO_FANOUT~
IR[8] => ~NO_FANOUT~
IR[9] => ~NO_FANOUT~
IR[10] => ~NO_FANOUT~
IR[11] => ~NO_FANOUT~
IR[12] => ~NO_FANOUT~
IR[13] => ~NO_FANOUT~
IR[14] => ~NO_FANOUT~
IR[15] => ~NO_FANOUT~
RF_write <= RF_write.DB_MAX_OUTPUT_PORT_TYPE
C_select[0] <= C_select.DB_MAX_OUTPUT_PORT_TYPE
C_select[1] <= C_select.DB_MAX_OUTPUT_PORT_TYPE
B_select <= B_select.DB_MAX_OUTPUT_PORT_TYPE
Y_select[0] <= Y_select.DB_MAX_OUTPUT_PORT_TYPE
Y_select[1] <= Y_select.DB_MAX_OUTPUT_PORT_TYPE
ALU_op[0] <= ALU_op.DB_MAX_OUTPUT_PORT_TYPE
ALU_op[1] <= ALU_op.DB_MAX_OUTPUT_PORT_TYPE
A_inv <= A_inv.DB_MAX_OUTPUT_PORT_TYPE
B_inv <= B_inv.DB_MAX_OUTPUT_PORT_TYPE
C_in <= C_in.DB_MAX_OUTPUT_PORT_TYPE
MEM_read <= MEM_read.DB_MAX_OUTPUT_PORT_TYPE
MEM_write <= MEM_write.DB_MAX_OUTPUT_PORT_TYPE
MA_select <= MA_select.DB_MAX_OUTPUT_PORT_TYPE
IR_enable <= IR_enable.DB_MAX_OUTPUT_PORT_TYPE
PC_select[0] <= PC_select.DB_MAX_OUTPUT_PORT_TYPE
PC_select[1] <= PC_select.DB_MAX_OUTPUT_PORT_TYPE
PC_enable <= PC_enable.DB_MAX_OUTPUT_PORT_TYPE
INC_select <= INC_select.DB_MAX_OUTPUT_PORT_TYPE
extend[0] <= extend.DB_MAX_OUTPUT_PORT_TYPE
extend[1] <= extend.DB_MAX_OUTPUT_PORT_TYPE
extend[2] <= extend.DB_MAX_OUTPUT_PORT_TYPE
Status_enable <= Status_enable.DB_MAX_OUTPUT_PORT_TYPE
debug_state[0] <= current_state[0].DB_MAX_OUTPUT_PORT_TYPE
debug_state[1] <= current_state[1].DB_MAX_OUTPUT_PORT_TYPE
debug_state[2] <= current_state[2].DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile
clock => Reg16Bit:R1.clock
clock => Reg16Bit:R2.clock
clock => Reg16Bit:R3.clock
clock => Reg16Bit:R4.clock
clock => Reg16Bit:R5.clock
clock => Reg16Bit:R6.clock
clock => Reg16Bit:R7.clock
reset => Reg16Bit:R1.reset
reset => Reg16Bit:R2.reset
reset => Reg16Bit:R3.reset
reset => Reg16Bit:R4.reset
reset => Reg16Bit:R5.reset
reset => Reg16Bit:R6.reset
reset => Reg16Bit:R7.reset
RF_write => comb.IN1
RF_write => comb.IN1
RF_write => comb.IN1
RF_write => comb.IN1
RF_write => comb.IN1
RF_write => comb.IN1
RF_write => comb.IN1
AddressA[0] => Mux8Input16Bit:M1.s[0]
AddressA[1] => Mux8Input16Bit:M1.s[1]
AddressA[2] => Mux8Input16Bit:M1.s[2]
AddressB[0] => Mux8Input16Bit:M2.s[0]
AddressB[1] => Mux8Input16Bit:M2.s[1]
AddressB[2] => Mux8Input16Bit:M2.s[2]
AddressC[0] => Decoder3Bit:D1.x[0]
AddressC[1] => Decoder3Bit:D1.x[1]
AddressC[2] => Decoder3Bit:D1.x[2]
InputC[0] => Reg16Bit:R1.D[0]
InputC[0] => Reg16Bit:R2.D[0]
InputC[0] => Reg16Bit:R3.D[0]
InputC[0] => Reg16Bit:R4.D[0]
InputC[0] => Reg16Bit:R5.D[0]
InputC[0] => Reg16Bit:R6.D[0]
InputC[0] => Reg16Bit:R7.D[0]
InputC[1] => Reg16Bit:R1.D[1]
InputC[1] => Reg16Bit:R2.D[1]
InputC[1] => Reg16Bit:R3.D[1]
InputC[1] => Reg16Bit:R4.D[1]
InputC[1] => Reg16Bit:R5.D[1]
InputC[1] => Reg16Bit:R6.D[1]
InputC[1] => Reg16Bit:R7.D[1]
InputC[2] => Reg16Bit:R1.D[2]
InputC[2] => Reg16Bit:R2.D[2]
InputC[2] => Reg16Bit:R3.D[2]
InputC[2] => Reg16Bit:R4.D[2]
InputC[2] => Reg16Bit:R5.D[2]
InputC[2] => Reg16Bit:R6.D[2]
InputC[2] => Reg16Bit:R7.D[2]
InputC[3] => Reg16Bit:R1.D[3]
InputC[3] => Reg16Bit:R2.D[3]
InputC[3] => Reg16Bit:R3.D[3]
InputC[3] => Reg16Bit:R4.D[3]
InputC[3] => Reg16Bit:R5.D[3]
InputC[3] => Reg16Bit:R6.D[3]
InputC[3] => Reg16Bit:R7.D[3]
InputC[4] => Reg16Bit:R1.D[4]
InputC[4] => Reg16Bit:R2.D[4]
InputC[4] => Reg16Bit:R3.D[4]
InputC[4] => Reg16Bit:R4.D[4]
InputC[4] => Reg16Bit:R5.D[4]
InputC[4] => Reg16Bit:R6.D[4]
InputC[4] => Reg16Bit:R7.D[4]
InputC[5] => Reg16Bit:R1.D[5]
InputC[5] => Reg16Bit:R2.D[5]
InputC[5] => Reg16Bit:R3.D[5]
InputC[5] => Reg16Bit:R4.D[5]
InputC[5] => Reg16Bit:R5.D[5]
InputC[5] => Reg16Bit:R6.D[5]
InputC[5] => Reg16Bit:R7.D[5]
InputC[6] => Reg16Bit:R1.D[6]
InputC[6] => Reg16Bit:R2.D[6]
InputC[6] => Reg16Bit:R3.D[6]
InputC[6] => Reg16Bit:R4.D[6]
InputC[6] => Reg16Bit:R5.D[6]
InputC[6] => Reg16Bit:R6.D[6]
InputC[6] => Reg16Bit:R7.D[6]
InputC[7] => Reg16Bit:R1.D[7]
InputC[7] => Reg16Bit:R2.D[7]
InputC[7] => Reg16Bit:R3.D[7]
InputC[7] => Reg16Bit:R4.D[7]
InputC[7] => Reg16Bit:R5.D[7]
InputC[7] => Reg16Bit:R6.D[7]
InputC[7] => Reg16Bit:R7.D[7]
InputC[8] => Reg16Bit:R1.D[8]
InputC[8] => Reg16Bit:R2.D[8]
InputC[8] => Reg16Bit:R3.D[8]
InputC[8] => Reg16Bit:R4.D[8]
InputC[8] => Reg16Bit:R5.D[8]
InputC[8] => Reg16Bit:R6.D[8]
InputC[8] => Reg16Bit:R7.D[8]
InputC[9] => Reg16Bit:R1.D[9]
InputC[9] => Reg16Bit:R2.D[9]
InputC[9] => Reg16Bit:R3.D[9]
InputC[9] => Reg16Bit:R4.D[9]
InputC[9] => Reg16Bit:R5.D[9]
InputC[9] => Reg16Bit:R6.D[9]
InputC[9] => Reg16Bit:R7.D[9]
InputC[10] => Reg16Bit:R1.D[10]
InputC[10] => Reg16Bit:R2.D[10]
InputC[10] => Reg16Bit:R3.D[10]
InputC[10] => Reg16Bit:R4.D[10]
InputC[10] => Reg16Bit:R5.D[10]
InputC[10] => Reg16Bit:R6.D[10]
InputC[10] => Reg16Bit:R7.D[10]
InputC[11] => Reg16Bit:R1.D[11]
InputC[11] => Reg16Bit:R2.D[11]
InputC[11] => Reg16Bit:R3.D[11]
InputC[11] => Reg16Bit:R4.D[11]
InputC[11] => Reg16Bit:R5.D[11]
InputC[11] => Reg16Bit:R6.D[11]
InputC[11] => Reg16Bit:R7.D[11]
InputC[12] => Reg16Bit:R1.D[12]
InputC[12] => Reg16Bit:R2.D[12]
InputC[12] => Reg16Bit:R3.D[12]
InputC[12] => Reg16Bit:R4.D[12]
InputC[12] => Reg16Bit:R5.D[12]
InputC[12] => Reg16Bit:R6.D[12]
InputC[12] => Reg16Bit:R7.D[12]
InputC[13] => Reg16Bit:R1.D[13]
InputC[13] => Reg16Bit:R2.D[13]
InputC[13] => Reg16Bit:R3.D[13]
InputC[13] => Reg16Bit:R4.D[13]
InputC[13] => Reg16Bit:R5.D[13]
InputC[13] => Reg16Bit:R6.D[13]
InputC[13] => Reg16Bit:R7.D[13]
InputC[14] => Reg16Bit:R1.D[14]
InputC[14] => Reg16Bit:R2.D[14]
InputC[14] => Reg16Bit:R3.D[14]
InputC[14] => Reg16Bit:R4.D[14]
InputC[14] => Reg16Bit:R5.D[14]
InputC[14] => Reg16Bit:R6.D[14]
InputC[14] => Reg16Bit:R7.D[14]
InputC[15] => Reg16Bit:R1.D[15]
InputC[15] => Reg16Bit:R2.D[15]
InputC[15] => Reg16Bit:R3.D[15]
InputC[15] => Reg16Bit:R4.D[15]
InputC[15] => Reg16Bit:R5.D[15]
InputC[15] => Reg16Bit:R6.D[15]
InputC[15] => Reg16Bit:R7.D[15]
OutputA[0] <= Mux8Input16Bit:M1.result[0]
OutputA[1] <= Mux8Input16Bit:M1.result[1]
OutputA[2] <= Mux8Input16Bit:M1.result[2]
OutputA[3] <= Mux8Input16Bit:M1.result[3]
OutputA[4] <= Mux8Input16Bit:M1.result[4]
OutputA[5] <= Mux8Input16Bit:M1.result[5]
OutputA[6] <= Mux8Input16Bit:M1.result[6]
OutputA[7] <= Mux8Input16Bit:M1.result[7]
OutputA[8] <= Mux8Input16Bit:M1.result[8]
OutputA[9] <= Mux8Input16Bit:M1.result[9]
OutputA[10] <= Mux8Input16Bit:M1.result[10]
OutputA[11] <= Mux8Input16Bit:M1.result[11]
OutputA[12] <= Mux8Input16Bit:M1.result[12]
OutputA[13] <= Mux8Input16Bit:M1.result[13]
OutputA[14] <= Mux8Input16Bit:M1.result[14]
OutputA[15] <= Mux8Input16Bit:M1.result[15]
OutputB[0] <= Mux8Input16Bit:M2.result[0]
OutputB[1] <= Mux8Input16Bit:M2.result[1]
OutputB[2] <= Mux8Input16Bit:M2.result[2]
OutputB[3] <= Mux8Input16Bit:M2.result[3]
OutputB[4] <= Mux8Input16Bit:M2.result[4]
OutputB[5] <= Mux8Input16Bit:M2.result[5]
OutputB[6] <= Mux8Input16Bit:M2.result[6]
OutputB[7] <= Mux8Input16Bit:M2.result[7]
OutputB[8] <= Mux8Input16Bit:M2.result[8]
OutputB[9] <= Mux8Input16Bit:M2.result[9]
OutputB[10] <= Mux8Input16Bit:M2.result[10]
OutputB[11] <= Mux8Input16Bit:M2.result[11]
OutputB[12] <= Mux8Input16Bit:M2.result[12]
OutputB[13] <= Mux8Input16Bit:M2.result[13]
OutputB[14] <= Mux8Input16Bit:M2.result[14]
OutputB[15] <= Mux8Input16Bit:M2.result[15]
debug_r1[0] <= Reg16Bit:R1.Q[0]
debug_r1[1] <= Reg16Bit:R1.Q[1]
debug_r1[2] <= Reg16Bit:R1.Q[2]
debug_r1[3] <= Reg16Bit:R1.Q[3]
debug_r1[4] <= Reg16Bit:R1.Q[4]
debug_r1[5] <= Reg16Bit:R1.Q[5]
debug_r1[6] <= Reg16Bit:R1.Q[6]
debug_r1[7] <= Reg16Bit:R1.Q[7]
debug_r1[8] <= Reg16Bit:R1.Q[8]
debug_r1[9] <= Reg16Bit:R1.Q[9]
debug_r1[10] <= Reg16Bit:R1.Q[10]
debug_r1[11] <= Reg16Bit:R1.Q[11]
debug_r1[12] <= Reg16Bit:R1.Q[12]
debug_r1[13] <= Reg16Bit:R1.Q[13]
debug_r1[14] <= Reg16Bit:R1.Q[14]
debug_r1[15] <= Reg16Bit:R1.Q[15]
debug_r2[0] <= Reg16Bit:R2.Q[0]
debug_r2[1] <= Reg16Bit:R2.Q[1]
debug_r2[2] <= Reg16Bit:R2.Q[2]
debug_r2[3] <= Reg16Bit:R2.Q[3]
debug_r2[4] <= Reg16Bit:R2.Q[4]
debug_r2[5] <= Reg16Bit:R2.Q[5]
debug_r2[6] <= Reg16Bit:R2.Q[6]
debug_r2[7] <= Reg16Bit:R2.Q[7]
debug_r2[8] <= Reg16Bit:R2.Q[8]
debug_r2[9] <= Reg16Bit:R2.Q[9]
debug_r2[10] <= Reg16Bit:R2.Q[10]
debug_r2[11] <= Reg16Bit:R2.Q[11]
debug_r2[12] <= Reg16Bit:R2.Q[12]
debug_r2[13] <= Reg16Bit:R2.Q[13]
debug_r2[14] <= Reg16Bit:R2.Q[14]
debug_r2[15] <= Reg16Bit:R2.Q[15]
debug_r3[0] <= Reg16Bit:R3.Q[0]
debug_r3[1] <= Reg16Bit:R3.Q[1]
debug_r3[2] <= Reg16Bit:R3.Q[2]
debug_r3[3] <= Reg16Bit:R3.Q[3]
debug_r3[4] <= Reg16Bit:R3.Q[4]
debug_r3[5] <= Reg16Bit:R3.Q[5]
debug_r3[6] <= Reg16Bit:R3.Q[6]
debug_r3[7] <= Reg16Bit:R3.Q[7]
debug_r3[8] <= Reg16Bit:R3.Q[8]
debug_r3[9] <= Reg16Bit:R3.Q[9]
debug_r3[10] <= Reg16Bit:R3.Q[10]
debug_r3[11] <= Reg16Bit:R3.Q[11]
debug_r3[12] <= Reg16Bit:R3.Q[12]
debug_r3[13] <= Reg16Bit:R3.Q[13]
debug_r3[14] <= Reg16Bit:R3.Q[14]
debug_r3[15] <= Reg16Bit:R3.Q[15]
debug_r4[0] <= Reg16Bit:R4.Q[0]
debug_r4[1] <= Reg16Bit:R4.Q[1]
debug_r4[2] <= Reg16Bit:R4.Q[2]
debug_r4[3] <= Reg16Bit:R4.Q[3]
debug_r4[4] <= Reg16Bit:R4.Q[4]
debug_r4[5] <= Reg16Bit:R4.Q[5]
debug_r4[6] <= Reg16Bit:R4.Q[6]
debug_r4[7] <= Reg16Bit:R4.Q[7]
debug_r4[8] <= Reg16Bit:R4.Q[8]
debug_r4[9] <= Reg16Bit:R4.Q[9]
debug_r4[10] <= Reg16Bit:R4.Q[10]
debug_r4[11] <= Reg16Bit:R4.Q[11]
debug_r4[12] <= Reg16Bit:R4.Q[12]
debug_r4[13] <= Reg16Bit:R4.Q[13]
debug_r4[14] <= Reg16Bit:R4.Q[14]
debug_r4[15] <= Reg16Bit:R4.Q[15]
debug_r5[0] <= Reg16Bit:R5.Q[0]
debug_r5[1] <= Reg16Bit:R5.Q[1]
debug_r5[2] <= Reg16Bit:R5.Q[2]
debug_r5[3] <= Reg16Bit:R5.Q[3]
debug_r5[4] <= Reg16Bit:R5.Q[4]
debug_r5[5] <= Reg16Bit:R5.Q[5]
debug_r5[6] <= Reg16Bit:R5.Q[6]
debug_r5[7] <= Reg16Bit:R5.Q[7]
debug_r5[8] <= Reg16Bit:R5.Q[8]
debug_r5[9] <= Reg16Bit:R5.Q[9]
debug_r5[10] <= Reg16Bit:R5.Q[10]
debug_r5[11] <= Reg16Bit:R5.Q[11]
debug_r5[12] <= Reg16Bit:R5.Q[12]
debug_r5[13] <= Reg16Bit:R5.Q[13]
debug_r5[14] <= Reg16Bit:R5.Q[14]
debug_r5[15] <= Reg16Bit:R5.Q[15]
debug_r6[0] <= Reg16Bit:R6.Q[0]
debug_r6[1] <= Reg16Bit:R6.Q[1]
debug_r6[2] <= Reg16Bit:R6.Q[2]
debug_r6[3] <= Reg16Bit:R6.Q[3]
debug_r6[4] <= Reg16Bit:R6.Q[4]
debug_r6[5] <= Reg16Bit:R6.Q[5]
debug_r6[6] <= Reg16Bit:R6.Q[6]
debug_r6[7] <= Reg16Bit:R6.Q[7]
debug_r6[8] <= Reg16Bit:R6.Q[8]
debug_r6[9] <= Reg16Bit:R6.Q[9]
debug_r6[10] <= Reg16Bit:R6.Q[10]
debug_r6[11] <= Reg16Bit:R6.Q[11]
debug_r6[12] <= Reg16Bit:R6.Q[12]
debug_r6[13] <= Reg16Bit:R6.Q[13]
debug_r6[14] <= Reg16Bit:R6.Q[14]
debug_r6[15] <= Reg16Bit:R6.Q[15]
debug_r7[0] <= Reg16Bit:R7.Q[0]
debug_r7[1] <= Reg16Bit:R7.Q[1]
debug_r7[2] <= Reg16Bit:R7.Q[2]
debug_r7[3] <= Reg16Bit:R7.Q[3]
debug_r7[4] <= Reg16Bit:R7.Q[4]
debug_r7[5] <= Reg16Bit:R7.Q[5]
debug_r7[6] <= Reg16Bit:R7.Q[6]
debug_r7[7] <= Reg16Bit:R7.Q[7]
debug_r7[8] <= Reg16Bit:R7.Q[8]
debug_r7[9] <= Reg16Bit:R7.Q[9]
debug_r7[10] <= Reg16Bit:R7.Q[10]
debug_r7[11] <= Reg16Bit:R7.Q[11]
debug_r7[12] <= Reg16Bit:R7.Q[12]
debug_r7[13] <= Reg16Bit:R7.Q[13]
debug_r7[14] <= Reg16Bit:R7.Q[14]
debug_r7[15] <= Reg16Bit:R7.Q[15]


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Decoder3Bit:D1
x[0] => y.IN1
x[0] => y.IN1
x[0] => y.IN1
x[0] => y.IN1
x[0] => y.IN1
x[0] => y.IN1
x[0] => y.IN1
x[0] => y.IN1
x[1] => y.IN0
x[1] => y.IN0
x[1] => y.IN0
x[1] => y.IN0
x[2] => y.IN1
x[2] => y.IN1
x[2] => y.IN1
x[2] => y.IN1
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R1
clock => Reg1Bit:bit0.clock
clock => Reg1Bit:bit1.clock
clock => Reg1Bit:bit2.clock
clock => Reg1Bit:bit3.clock
clock => Reg1Bit:bit4.clock
clock => Reg1Bit:bit5.clock
clock => Reg1Bit:bit6.clock
clock => Reg1Bit:bit7.clock
clock => Reg1Bit:bit8.clock
clock => Reg1Bit:bit9.clock
clock => Reg1Bit:bit10.clock
clock => Reg1Bit:bit11.clock
clock => Reg1Bit:bit12.clock
clock => Reg1Bit:bit13.clock
clock => Reg1Bit:bit14.clock
clock => Reg1Bit:bit15.clock
reset => Reg1Bit:bit0.reset
reset => Reg1Bit:bit1.reset
reset => Reg1Bit:bit2.reset
reset => Reg1Bit:bit3.reset
reset => Reg1Bit:bit4.reset
reset => Reg1Bit:bit5.reset
reset => Reg1Bit:bit6.reset
reset => Reg1Bit:bit7.reset
reset => Reg1Bit:bit8.reset
reset => Reg1Bit:bit9.reset
reset => Reg1Bit:bit10.reset
reset => Reg1Bit:bit11.reset
reset => Reg1Bit:bit12.reset
reset => Reg1Bit:bit13.reset
reset => Reg1Bit:bit14.reset
reset => Reg1Bit:bit15.reset
enable => Reg1Bit:bit0.enable
enable => Reg1Bit:bit1.enable
enable => Reg1Bit:bit2.enable
enable => Reg1Bit:bit3.enable
enable => Reg1Bit:bit4.enable
enable => Reg1Bit:bit5.enable
enable => Reg1Bit:bit6.enable
enable => Reg1Bit:bit7.enable
enable => Reg1Bit:bit8.enable
enable => Reg1Bit:bit9.enable
enable => Reg1Bit:bit10.enable
enable => Reg1Bit:bit11.enable
enable => Reg1Bit:bit12.enable
enable => Reg1Bit:bit13.enable
enable => Reg1Bit:bit14.enable
enable => Reg1Bit:bit15.enable
D[0] => Reg1Bit:bit0.D
D[1] => Reg1Bit:bit1.D
D[2] => Reg1Bit:bit2.D
D[3] => Reg1Bit:bit3.D
D[4] => Reg1Bit:bit4.D
D[5] => Reg1Bit:bit5.D
D[6] => Reg1Bit:bit6.D
D[7] => Reg1Bit:bit7.D
D[8] => Reg1Bit:bit8.D
D[9] => Reg1Bit:bit9.D
D[10] => Reg1Bit:bit10.D
D[11] => Reg1Bit:bit11.D
D[12] => Reg1Bit:bit12.D
D[13] => Reg1Bit:bit13.D
D[14] => Reg1Bit:bit14.D
D[15] => Reg1Bit:bit15.D
Q[0] <= Reg1Bit:bit0.Q
Q[1] <= Reg1Bit:bit1.Q
Q[2] <= Reg1Bit:bit2.Q
Q[3] <= Reg1Bit:bit3.Q
Q[4] <= Reg1Bit:bit4.Q
Q[5] <= Reg1Bit:bit5.Q
Q[6] <= Reg1Bit:bit6.Q
Q[7] <= Reg1Bit:bit7.Q
Q[8] <= Reg1Bit:bit8.Q
Q[9] <= Reg1Bit:bit9.Q
Q[10] <= Reg1Bit:bit10.Q
Q[11] <= Reg1Bit:bit11.Q
Q[12] <= Reg1Bit:bit12.Q
Q[13] <= Reg1Bit:bit13.Q
Q[14] <= Reg1Bit:bit14.Q
Q[15] <= Reg1Bit:bit15.Q


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R1|Reg1Bit:bit0
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R1|Reg1Bit:bit1
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R1|Reg1Bit:bit2
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R1|Reg1Bit:bit3
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R1|Reg1Bit:bit4
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R1|Reg1Bit:bit5
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R1|Reg1Bit:bit6
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R1|Reg1Bit:bit7
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R1|Reg1Bit:bit8
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R1|Reg1Bit:bit9
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R1|Reg1Bit:bit10
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R1|Reg1Bit:bit11
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R1|Reg1Bit:bit12
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R1|Reg1Bit:bit13
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R1|Reg1Bit:bit14
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R1|Reg1Bit:bit15
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R2
clock => Reg1Bit:bit0.clock
clock => Reg1Bit:bit1.clock
clock => Reg1Bit:bit2.clock
clock => Reg1Bit:bit3.clock
clock => Reg1Bit:bit4.clock
clock => Reg1Bit:bit5.clock
clock => Reg1Bit:bit6.clock
clock => Reg1Bit:bit7.clock
clock => Reg1Bit:bit8.clock
clock => Reg1Bit:bit9.clock
clock => Reg1Bit:bit10.clock
clock => Reg1Bit:bit11.clock
clock => Reg1Bit:bit12.clock
clock => Reg1Bit:bit13.clock
clock => Reg1Bit:bit14.clock
clock => Reg1Bit:bit15.clock
reset => Reg1Bit:bit0.reset
reset => Reg1Bit:bit1.reset
reset => Reg1Bit:bit2.reset
reset => Reg1Bit:bit3.reset
reset => Reg1Bit:bit4.reset
reset => Reg1Bit:bit5.reset
reset => Reg1Bit:bit6.reset
reset => Reg1Bit:bit7.reset
reset => Reg1Bit:bit8.reset
reset => Reg1Bit:bit9.reset
reset => Reg1Bit:bit10.reset
reset => Reg1Bit:bit11.reset
reset => Reg1Bit:bit12.reset
reset => Reg1Bit:bit13.reset
reset => Reg1Bit:bit14.reset
reset => Reg1Bit:bit15.reset
enable => Reg1Bit:bit0.enable
enable => Reg1Bit:bit1.enable
enable => Reg1Bit:bit2.enable
enable => Reg1Bit:bit3.enable
enable => Reg1Bit:bit4.enable
enable => Reg1Bit:bit5.enable
enable => Reg1Bit:bit6.enable
enable => Reg1Bit:bit7.enable
enable => Reg1Bit:bit8.enable
enable => Reg1Bit:bit9.enable
enable => Reg1Bit:bit10.enable
enable => Reg1Bit:bit11.enable
enable => Reg1Bit:bit12.enable
enable => Reg1Bit:bit13.enable
enable => Reg1Bit:bit14.enable
enable => Reg1Bit:bit15.enable
D[0] => Reg1Bit:bit0.D
D[1] => Reg1Bit:bit1.D
D[2] => Reg1Bit:bit2.D
D[3] => Reg1Bit:bit3.D
D[4] => Reg1Bit:bit4.D
D[5] => Reg1Bit:bit5.D
D[6] => Reg1Bit:bit6.D
D[7] => Reg1Bit:bit7.D
D[8] => Reg1Bit:bit8.D
D[9] => Reg1Bit:bit9.D
D[10] => Reg1Bit:bit10.D
D[11] => Reg1Bit:bit11.D
D[12] => Reg1Bit:bit12.D
D[13] => Reg1Bit:bit13.D
D[14] => Reg1Bit:bit14.D
D[15] => Reg1Bit:bit15.D
Q[0] <= Reg1Bit:bit0.Q
Q[1] <= Reg1Bit:bit1.Q
Q[2] <= Reg1Bit:bit2.Q
Q[3] <= Reg1Bit:bit3.Q
Q[4] <= Reg1Bit:bit4.Q
Q[5] <= Reg1Bit:bit5.Q
Q[6] <= Reg1Bit:bit6.Q
Q[7] <= Reg1Bit:bit7.Q
Q[8] <= Reg1Bit:bit8.Q
Q[9] <= Reg1Bit:bit9.Q
Q[10] <= Reg1Bit:bit10.Q
Q[11] <= Reg1Bit:bit11.Q
Q[12] <= Reg1Bit:bit12.Q
Q[13] <= Reg1Bit:bit13.Q
Q[14] <= Reg1Bit:bit14.Q
Q[15] <= Reg1Bit:bit15.Q


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R2|Reg1Bit:bit0
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R2|Reg1Bit:bit1
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R2|Reg1Bit:bit2
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R2|Reg1Bit:bit3
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R2|Reg1Bit:bit4
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R2|Reg1Bit:bit5
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R2|Reg1Bit:bit6
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R2|Reg1Bit:bit7
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R2|Reg1Bit:bit8
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R2|Reg1Bit:bit9
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R2|Reg1Bit:bit10
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R2|Reg1Bit:bit11
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R2|Reg1Bit:bit12
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R2|Reg1Bit:bit13
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R2|Reg1Bit:bit14
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R2|Reg1Bit:bit15
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R3
clock => Reg1Bit:bit0.clock
clock => Reg1Bit:bit1.clock
clock => Reg1Bit:bit2.clock
clock => Reg1Bit:bit3.clock
clock => Reg1Bit:bit4.clock
clock => Reg1Bit:bit5.clock
clock => Reg1Bit:bit6.clock
clock => Reg1Bit:bit7.clock
clock => Reg1Bit:bit8.clock
clock => Reg1Bit:bit9.clock
clock => Reg1Bit:bit10.clock
clock => Reg1Bit:bit11.clock
clock => Reg1Bit:bit12.clock
clock => Reg1Bit:bit13.clock
clock => Reg1Bit:bit14.clock
clock => Reg1Bit:bit15.clock
reset => Reg1Bit:bit0.reset
reset => Reg1Bit:bit1.reset
reset => Reg1Bit:bit2.reset
reset => Reg1Bit:bit3.reset
reset => Reg1Bit:bit4.reset
reset => Reg1Bit:bit5.reset
reset => Reg1Bit:bit6.reset
reset => Reg1Bit:bit7.reset
reset => Reg1Bit:bit8.reset
reset => Reg1Bit:bit9.reset
reset => Reg1Bit:bit10.reset
reset => Reg1Bit:bit11.reset
reset => Reg1Bit:bit12.reset
reset => Reg1Bit:bit13.reset
reset => Reg1Bit:bit14.reset
reset => Reg1Bit:bit15.reset
enable => Reg1Bit:bit0.enable
enable => Reg1Bit:bit1.enable
enable => Reg1Bit:bit2.enable
enable => Reg1Bit:bit3.enable
enable => Reg1Bit:bit4.enable
enable => Reg1Bit:bit5.enable
enable => Reg1Bit:bit6.enable
enable => Reg1Bit:bit7.enable
enable => Reg1Bit:bit8.enable
enable => Reg1Bit:bit9.enable
enable => Reg1Bit:bit10.enable
enable => Reg1Bit:bit11.enable
enable => Reg1Bit:bit12.enable
enable => Reg1Bit:bit13.enable
enable => Reg1Bit:bit14.enable
enable => Reg1Bit:bit15.enable
D[0] => Reg1Bit:bit0.D
D[1] => Reg1Bit:bit1.D
D[2] => Reg1Bit:bit2.D
D[3] => Reg1Bit:bit3.D
D[4] => Reg1Bit:bit4.D
D[5] => Reg1Bit:bit5.D
D[6] => Reg1Bit:bit6.D
D[7] => Reg1Bit:bit7.D
D[8] => Reg1Bit:bit8.D
D[9] => Reg1Bit:bit9.D
D[10] => Reg1Bit:bit10.D
D[11] => Reg1Bit:bit11.D
D[12] => Reg1Bit:bit12.D
D[13] => Reg1Bit:bit13.D
D[14] => Reg1Bit:bit14.D
D[15] => Reg1Bit:bit15.D
Q[0] <= Reg1Bit:bit0.Q
Q[1] <= Reg1Bit:bit1.Q
Q[2] <= Reg1Bit:bit2.Q
Q[3] <= Reg1Bit:bit3.Q
Q[4] <= Reg1Bit:bit4.Q
Q[5] <= Reg1Bit:bit5.Q
Q[6] <= Reg1Bit:bit6.Q
Q[7] <= Reg1Bit:bit7.Q
Q[8] <= Reg1Bit:bit8.Q
Q[9] <= Reg1Bit:bit9.Q
Q[10] <= Reg1Bit:bit10.Q
Q[11] <= Reg1Bit:bit11.Q
Q[12] <= Reg1Bit:bit12.Q
Q[13] <= Reg1Bit:bit13.Q
Q[14] <= Reg1Bit:bit14.Q
Q[15] <= Reg1Bit:bit15.Q


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R3|Reg1Bit:bit0
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R3|Reg1Bit:bit1
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R3|Reg1Bit:bit2
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R3|Reg1Bit:bit3
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R3|Reg1Bit:bit4
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R3|Reg1Bit:bit5
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R3|Reg1Bit:bit6
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R3|Reg1Bit:bit7
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R3|Reg1Bit:bit8
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R3|Reg1Bit:bit9
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R3|Reg1Bit:bit10
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R3|Reg1Bit:bit11
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R3|Reg1Bit:bit12
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R3|Reg1Bit:bit13
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R3|Reg1Bit:bit14
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R3|Reg1Bit:bit15
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R4
clock => Reg1Bit:bit0.clock
clock => Reg1Bit:bit1.clock
clock => Reg1Bit:bit2.clock
clock => Reg1Bit:bit3.clock
clock => Reg1Bit:bit4.clock
clock => Reg1Bit:bit5.clock
clock => Reg1Bit:bit6.clock
clock => Reg1Bit:bit7.clock
clock => Reg1Bit:bit8.clock
clock => Reg1Bit:bit9.clock
clock => Reg1Bit:bit10.clock
clock => Reg1Bit:bit11.clock
clock => Reg1Bit:bit12.clock
clock => Reg1Bit:bit13.clock
clock => Reg1Bit:bit14.clock
clock => Reg1Bit:bit15.clock
reset => Reg1Bit:bit0.reset
reset => Reg1Bit:bit1.reset
reset => Reg1Bit:bit2.reset
reset => Reg1Bit:bit3.reset
reset => Reg1Bit:bit4.reset
reset => Reg1Bit:bit5.reset
reset => Reg1Bit:bit6.reset
reset => Reg1Bit:bit7.reset
reset => Reg1Bit:bit8.reset
reset => Reg1Bit:bit9.reset
reset => Reg1Bit:bit10.reset
reset => Reg1Bit:bit11.reset
reset => Reg1Bit:bit12.reset
reset => Reg1Bit:bit13.reset
reset => Reg1Bit:bit14.reset
reset => Reg1Bit:bit15.reset
enable => Reg1Bit:bit0.enable
enable => Reg1Bit:bit1.enable
enable => Reg1Bit:bit2.enable
enable => Reg1Bit:bit3.enable
enable => Reg1Bit:bit4.enable
enable => Reg1Bit:bit5.enable
enable => Reg1Bit:bit6.enable
enable => Reg1Bit:bit7.enable
enable => Reg1Bit:bit8.enable
enable => Reg1Bit:bit9.enable
enable => Reg1Bit:bit10.enable
enable => Reg1Bit:bit11.enable
enable => Reg1Bit:bit12.enable
enable => Reg1Bit:bit13.enable
enable => Reg1Bit:bit14.enable
enable => Reg1Bit:bit15.enable
D[0] => Reg1Bit:bit0.D
D[1] => Reg1Bit:bit1.D
D[2] => Reg1Bit:bit2.D
D[3] => Reg1Bit:bit3.D
D[4] => Reg1Bit:bit4.D
D[5] => Reg1Bit:bit5.D
D[6] => Reg1Bit:bit6.D
D[7] => Reg1Bit:bit7.D
D[8] => Reg1Bit:bit8.D
D[9] => Reg1Bit:bit9.D
D[10] => Reg1Bit:bit10.D
D[11] => Reg1Bit:bit11.D
D[12] => Reg1Bit:bit12.D
D[13] => Reg1Bit:bit13.D
D[14] => Reg1Bit:bit14.D
D[15] => Reg1Bit:bit15.D
Q[0] <= Reg1Bit:bit0.Q
Q[1] <= Reg1Bit:bit1.Q
Q[2] <= Reg1Bit:bit2.Q
Q[3] <= Reg1Bit:bit3.Q
Q[4] <= Reg1Bit:bit4.Q
Q[5] <= Reg1Bit:bit5.Q
Q[6] <= Reg1Bit:bit6.Q
Q[7] <= Reg1Bit:bit7.Q
Q[8] <= Reg1Bit:bit8.Q
Q[9] <= Reg1Bit:bit9.Q
Q[10] <= Reg1Bit:bit10.Q
Q[11] <= Reg1Bit:bit11.Q
Q[12] <= Reg1Bit:bit12.Q
Q[13] <= Reg1Bit:bit13.Q
Q[14] <= Reg1Bit:bit14.Q
Q[15] <= Reg1Bit:bit15.Q


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R4|Reg1Bit:bit0
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R4|Reg1Bit:bit1
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R4|Reg1Bit:bit2
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R4|Reg1Bit:bit3
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R4|Reg1Bit:bit4
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R4|Reg1Bit:bit5
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R4|Reg1Bit:bit6
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R4|Reg1Bit:bit7
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R4|Reg1Bit:bit8
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R4|Reg1Bit:bit9
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R4|Reg1Bit:bit10
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R4|Reg1Bit:bit11
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R4|Reg1Bit:bit12
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R4|Reg1Bit:bit13
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R4|Reg1Bit:bit14
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R4|Reg1Bit:bit15
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R5
clock => Reg1Bit:bit0.clock
clock => Reg1Bit:bit1.clock
clock => Reg1Bit:bit2.clock
clock => Reg1Bit:bit3.clock
clock => Reg1Bit:bit4.clock
clock => Reg1Bit:bit5.clock
clock => Reg1Bit:bit6.clock
clock => Reg1Bit:bit7.clock
clock => Reg1Bit:bit8.clock
clock => Reg1Bit:bit9.clock
clock => Reg1Bit:bit10.clock
clock => Reg1Bit:bit11.clock
clock => Reg1Bit:bit12.clock
clock => Reg1Bit:bit13.clock
clock => Reg1Bit:bit14.clock
clock => Reg1Bit:bit15.clock
reset => Reg1Bit:bit0.reset
reset => Reg1Bit:bit1.reset
reset => Reg1Bit:bit2.reset
reset => Reg1Bit:bit3.reset
reset => Reg1Bit:bit4.reset
reset => Reg1Bit:bit5.reset
reset => Reg1Bit:bit6.reset
reset => Reg1Bit:bit7.reset
reset => Reg1Bit:bit8.reset
reset => Reg1Bit:bit9.reset
reset => Reg1Bit:bit10.reset
reset => Reg1Bit:bit11.reset
reset => Reg1Bit:bit12.reset
reset => Reg1Bit:bit13.reset
reset => Reg1Bit:bit14.reset
reset => Reg1Bit:bit15.reset
enable => Reg1Bit:bit0.enable
enable => Reg1Bit:bit1.enable
enable => Reg1Bit:bit2.enable
enable => Reg1Bit:bit3.enable
enable => Reg1Bit:bit4.enable
enable => Reg1Bit:bit5.enable
enable => Reg1Bit:bit6.enable
enable => Reg1Bit:bit7.enable
enable => Reg1Bit:bit8.enable
enable => Reg1Bit:bit9.enable
enable => Reg1Bit:bit10.enable
enable => Reg1Bit:bit11.enable
enable => Reg1Bit:bit12.enable
enable => Reg1Bit:bit13.enable
enable => Reg1Bit:bit14.enable
enable => Reg1Bit:bit15.enable
D[0] => Reg1Bit:bit0.D
D[1] => Reg1Bit:bit1.D
D[2] => Reg1Bit:bit2.D
D[3] => Reg1Bit:bit3.D
D[4] => Reg1Bit:bit4.D
D[5] => Reg1Bit:bit5.D
D[6] => Reg1Bit:bit6.D
D[7] => Reg1Bit:bit7.D
D[8] => Reg1Bit:bit8.D
D[9] => Reg1Bit:bit9.D
D[10] => Reg1Bit:bit10.D
D[11] => Reg1Bit:bit11.D
D[12] => Reg1Bit:bit12.D
D[13] => Reg1Bit:bit13.D
D[14] => Reg1Bit:bit14.D
D[15] => Reg1Bit:bit15.D
Q[0] <= Reg1Bit:bit0.Q
Q[1] <= Reg1Bit:bit1.Q
Q[2] <= Reg1Bit:bit2.Q
Q[3] <= Reg1Bit:bit3.Q
Q[4] <= Reg1Bit:bit4.Q
Q[5] <= Reg1Bit:bit5.Q
Q[6] <= Reg1Bit:bit6.Q
Q[7] <= Reg1Bit:bit7.Q
Q[8] <= Reg1Bit:bit8.Q
Q[9] <= Reg1Bit:bit9.Q
Q[10] <= Reg1Bit:bit10.Q
Q[11] <= Reg1Bit:bit11.Q
Q[12] <= Reg1Bit:bit12.Q
Q[13] <= Reg1Bit:bit13.Q
Q[14] <= Reg1Bit:bit14.Q
Q[15] <= Reg1Bit:bit15.Q


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R5|Reg1Bit:bit0
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R5|Reg1Bit:bit1
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R5|Reg1Bit:bit2
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R5|Reg1Bit:bit3
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R5|Reg1Bit:bit4
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R5|Reg1Bit:bit5
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R5|Reg1Bit:bit6
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R5|Reg1Bit:bit7
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R5|Reg1Bit:bit8
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R5|Reg1Bit:bit9
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R5|Reg1Bit:bit10
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R5|Reg1Bit:bit11
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R5|Reg1Bit:bit12
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R5|Reg1Bit:bit13
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R5|Reg1Bit:bit14
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R5|Reg1Bit:bit15
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R6
clock => Reg1Bit:bit0.clock
clock => Reg1Bit:bit1.clock
clock => Reg1Bit:bit2.clock
clock => Reg1Bit:bit3.clock
clock => Reg1Bit:bit4.clock
clock => Reg1Bit:bit5.clock
clock => Reg1Bit:bit6.clock
clock => Reg1Bit:bit7.clock
clock => Reg1Bit:bit8.clock
clock => Reg1Bit:bit9.clock
clock => Reg1Bit:bit10.clock
clock => Reg1Bit:bit11.clock
clock => Reg1Bit:bit12.clock
clock => Reg1Bit:bit13.clock
clock => Reg1Bit:bit14.clock
clock => Reg1Bit:bit15.clock
reset => Reg1Bit:bit0.reset
reset => Reg1Bit:bit1.reset
reset => Reg1Bit:bit2.reset
reset => Reg1Bit:bit3.reset
reset => Reg1Bit:bit4.reset
reset => Reg1Bit:bit5.reset
reset => Reg1Bit:bit6.reset
reset => Reg1Bit:bit7.reset
reset => Reg1Bit:bit8.reset
reset => Reg1Bit:bit9.reset
reset => Reg1Bit:bit10.reset
reset => Reg1Bit:bit11.reset
reset => Reg1Bit:bit12.reset
reset => Reg1Bit:bit13.reset
reset => Reg1Bit:bit14.reset
reset => Reg1Bit:bit15.reset
enable => Reg1Bit:bit0.enable
enable => Reg1Bit:bit1.enable
enable => Reg1Bit:bit2.enable
enable => Reg1Bit:bit3.enable
enable => Reg1Bit:bit4.enable
enable => Reg1Bit:bit5.enable
enable => Reg1Bit:bit6.enable
enable => Reg1Bit:bit7.enable
enable => Reg1Bit:bit8.enable
enable => Reg1Bit:bit9.enable
enable => Reg1Bit:bit10.enable
enable => Reg1Bit:bit11.enable
enable => Reg1Bit:bit12.enable
enable => Reg1Bit:bit13.enable
enable => Reg1Bit:bit14.enable
enable => Reg1Bit:bit15.enable
D[0] => Reg1Bit:bit0.D
D[1] => Reg1Bit:bit1.D
D[2] => Reg1Bit:bit2.D
D[3] => Reg1Bit:bit3.D
D[4] => Reg1Bit:bit4.D
D[5] => Reg1Bit:bit5.D
D[6] => Reg1Bit:bit6.D
D[7] => Reg1Bit:bit7.D
D[8] => Reg1Bit:bit8.D
D[9] => Reg1Bit:bit9.D
D[10] => Reg1Bit:bit10.D
D[11] => Reg1Bit:bit11.D
D[12] => Reg1Bit:bit12.D
D[13] => Reg1Bit:bit13.D
D[14] => Reg1Bit:bit14.D
D[15] => Reg1Bit:bit15.D
Q[0] <= Reg1Bit:bit0.Q
Q[1] <= Reg1Bit:bit1.Q
Q[2] <= Reg1Bit:bit2.Q
Q[3] <= Reg1Bit:bit3.Q
Q[4] <= Reg1Bit:bit4.Q
Q[5] <= Reg1Bit:bit5.Q
Q[6] <= Reg1Bit:bit6.Q
Q[7] <= Reg1Bit:bit7.Q
Q[8] <= Reg1Bit:bit8.Q
Q[9] <= Reg1Bit:bit9.Q
Q[10] <= Reg1Bit:bit10.Q
Q[11] <= Reg1Bit:bit11.Q
Q[12] <= Reg1Bit:bit12.Q
Q[13] <= Reg1Bit:bit13.Q
Q[14] <= Reg1Bit:bit14.Q
Q[15] <= Reg1Bit:bit15.Q


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R6|Reg1Bit:bit0
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R6|Reg1Bit:bit1
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R6|Reg1Bit:bit2
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R6|Reg1Bit:bit3
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R6|Reg1Bit:bit4
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R6|Reg1Bit:bit5
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R6|Reg1Bit:bit6
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R6|Reg1Bit:bit7
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R6|Reg1Bit:bit8
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R6|Reg1Bit:bit9
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R6|Reg1Bit:bit10
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R6|Reg1Bit:bit11
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R6|Reg1Bit:bit12
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R6|Reg1Bit:bit13
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R6|Reg1Bit:bit14
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R6|Reg1Bit:bit15
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R7
clock => Reg1Bit:bit0.clock
clock => Reg1Bit:bit1.clock
clock => Reg1Bit:bit2.clock
clock => Reg1Bit:bit3.clock
clock => Reg1Bit:bit4.clock
clock => Reg1Bit:bit5.clock
clock => Reg1Bit:bit6.clock
clock => Reg1Bit:bit7.clock
clock => Reg1Bit:bit8.clock
clock => Reg1Bit:bit9.clock
clock => Reg1Bit:bit10.clock
clock => Reg1Bit:bit11.clock
clock => Reg1Bit:bit12.clock
clock => Reg1Bit:bit13.clock
clock => Reg1Bit:bit14.clock
clock => Reg1Bit:bit15.clock
reset => Reg1Bit:bit0.reset
reset => Reg1Bit:bit1.reset
reset => Reg1Bit:bit2.reset
reset => Reg1Bit:bit3.reset
reset => Reg1Bit:bit4.reset
reset => Reg1Bit:bit5.reset
reset => Reg1Bit:bit6.reset
reset => Reg1Bit:bit7.reset
reset => Reg1Bit:bit8.reset
reset => Reg1Bit:bit9.reset
reset => Reg1Bit:bit10.reset
reset => Reg1Bit:bit11.reset
reset => Reg1Bit:bit12.reset
reset => Reg1Bit:bit13.reset
reset => Reg1Bit:bit14.reset
reset => Reg1Bit:bit15.reset
enable => Reg1Bit:bit0.enable
enable => Reg1Bit:bit1.enable
enable => Reg1Bit:bit2.enable
enable => Reg1Bit:bit3.enable
enable => Reg1Bit:bit4.enable
enable => Reg1Bit:bit5.enable
enable => Reg1Bit:bit6.enable
enable => Reg1Bit:bit7.enable
enable => Reg1Bit:bit8.enable
enable => Reg1Bit:bit9.enable
enable => Reg1Bit:bit10.enable
enable => Reg1Bit:bit11.enable
enable => Reg1Bit:bit12.enable
enable => Reg1Bit:bit13.enable
enable => Reg1Bit:bit14.enable
enable => Reg1Bit:bit15.enable
D[0] => Reg1Bit:bit0.D
D[1] => Reg1Bit:bit1.D
D[2] => Reg1Bit:bit2.D
D[3] => Reg1Bit:bit3.D
D[4] => Reg1Bit:bit4.D
D[5] => Reg1Bit:bit5.D
D[6] => Reg1Bit:bit6.D
D[7] => Reg1Bit:bit7.D
D[8] => Reg1Bit:bit8.D
D[9] => Reg1Bit:bit9.D
D[10] => Reg1Bit:bit10.D
D[11] => Reg1Bit:bit11.D
D[12] => Reg1Bit:bit12.D
D[13] => Reg1Bit:bit13.D
D[14] => Reg1Bit:bit14.D
D[15] => Reg1Bit:bit15.D
Q[0] <= Reg1Bit:bit0.Q
Q[1] <= Reg1Bit:bit1.Q
Q[2] <= Reg1Bit:bit2.Q
Q[3] <= Reg1Bit:bit3.Q
Q[4] <= Reg1Bit:bit4.Q
Q[5] <= Reg1Bit:bit5.Q
Q[6] <= Reg1Bit:bit6.Q
Q[7] <= Reg1Bit:bit7.Q
Q[8] <= Reg1Bit:bit8.Q
Q[9] <= Reg1Bit:bit9.Q
Q[10] <= Reg1Bit:bit10.Q
Q[11] <= Reg1Bit:bit11.Q
Q[12] <= Reg1Bit:bit12.Q
Q[13] <= Reg1Bit:bit13.Q
Q[14] <= Reg1Bit:bit14.Q
Q[15] <= Reg1Bit:bit15.Q


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R7|Reg1Bit:bit0
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R7|Reg1Bit:bit1
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R7|Reg1Bit:bit2
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R7|Reg1Bit:bit3
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R7|Reg1Bit:bit4
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R7|Reg1Bit:bit5
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R7|Reg1Bit:bit6
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R7|Reg1Bit:bit7
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R7|Reg1Bit:bit8
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R7|Reg1Bit:bit9
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R7|Reg1Bit:bit10
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R7|Reg1Bit:bit11
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R7|Reg1Bit:bit12
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R7|Reg1Bit:bit13
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R7|Reg1Bit:bit14
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Reg16Bit:R7|Reg1Bit:bit15
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Mux8Input16Bit:M1
s[0] => Mux0.IN2
s[0] => Mux1.IN2
s[0] => Mux2.IN2
s[0] => Mux3.IN2
s[0] => Mux4.IN2
s[0] => Mux5.IN2
s[0] => Mux6.IN2
s[0] => Mux7.IN2
s[0] => Mux8.IN2
s[0] => Mux9.IN2
s[0] => Mux10.IN2
s[0] => Mux11.IN2
s[0] => Mux12.IN2
s[0] => Mux13.IN2
s[0] => Mux14.IN2
s[0] => Mux15.IN2
s[1] => Mux0.IN1
s[1] => Mux1.IN1
s[1] => Mux2.IN1
s[1] => Mux3.IN1
s[1] => Mux4.IN1
s[1] => Mux5.IN1
s[1] => Mux6.IN1
s[1] => Mux7.IN1
s[1] => Mux8.IN1
s[1] => Mux9.IN1
s[1] => Mux10.IN1
s[1] => Mux11.IN1
s[1] => Mux12.IN1
s[1] => Mux13.IN1
s[1] => Mux14.IN1
s[1] => Mux15.IN1
s[2] => Mux0.IN0
s[2] => Mux1.IN0
s[2] => Mux2.IN0
s[2] => Mux3.IN0
s[2] => Mux4.IN0
s[2] => Mux5.IN0
s[2] => Mux6.IN0
s[2] => Mux7.IN0
s[2] => Mux8.IN0
s[2] => Mux9.IN0
s[2] => Mux10.IN0
s[2] => Mux11.IN0
s[2] => Mux12.IN0
s[2] => Mux13.IN0
s[2] => Mux14.IN0
s[2] => Mux15.IN0
input0[0] => Mux15.IN3
input0[1] => Mux14.IN3
input0[2] => Mux13.IN3
input0[3] => Mux12.IN3
input0[4] => Mux11.IN3
input0[5] => Mux10.IN3
input0[6] => Mux9.IN3
input0[7] => Mux8.IN3
input0[8] => Mux7.IN3
input0[9] => Mux6.IN3
input0[10] => Mux5.IN3
input0[11] => Mux4.IN3
input0[12] => Mux3.IN3
input0[13] => Mux2.IN3
input0[14] => Mux1.IN3
input0[15] => Mux0.IN3
input1[0] => Mux15.IN4
input1[1] => Mux14.IN4
input1[2] => Mux13.IN4
input1[3] => Mux12.IN4
input1[4] => Mux11.IN4
input1[5] => Mux10.IN4
input1[6] => Mux9.IN4
input1[7] => Mux8.IN4
input1[8] => Mux7.IN4
input1[9] => Mux6.IN4
input1[10] => Mux5.IN4
input1[11] => Mux4.IN4
input1[12] => Mux3.IN4
input1[13] => Mux2.IN4
input1[14] => Mux1.IN4
input1[15] => Mux0.IN4
input2[0] => Mux15.IN5
input2[1] => Mux14.IN5
input2[2] => Mux13.IN5
input2[3] => Mux12.IN5
input2[4] => Mux11.IN5
input2[5] => Mux10.IN5
input2[6] => Mux9.IN5
input2[7] => Mux8.IN5
input2[8] => Mux7.IN5
input2[9] => Mux6.IN5
input2[10] => Mux5.IN5
input2[11] => Mux4.IN5
input2[12] => Mux3.IN5
input2[13] => Mux2.IN5
input2[14] => Mux1.IN5
input2[15] => Mux0.IN5
input3[0] => Mux15.IN6
input3[1] => Mux14.IN6
input3[2] => Mux13.IN6
input3[3] => Mux12.IN6
input3[4] => Mux11.IN6
input3[5] => Mux10.IN6
input3[6] => Mux9.IN6
input3[7] => Mux8.IN6
input3[8] => Mux7.IN6
input3[9] => Mux6.IN6
input3[10] => Mux5.IN6
input3[11] => Mux4.IN6
input3[12] => Mux3.IN6
input3[13] => Mux2.IN6
input3[14] => Mux1.IN6
input3[15] => Mux0.IN6
input4[0] => Mux15.IN7
input4[1] => Mux14.IN7
input4[2] => Mux13.IN7
input4[3] => Mux12.IN7
input4[4] => Mux11.IN7
input4[5] => Mux10.IN7
input4[6] => Mux9.IN7
input4[7] => Mux8.IN7
input4[8] => Mux7.IN7
input4[9] => Mux6.IN7
input4[10] => Mux5.IN7
input4[11] => Mux4.IN7
input4[12] => Mux3.IN7
input4[13] => Mux2.IN7
input4[14] => Mux1.IN7
input4[15] => Mux0.IN7
input5[0] => Mux15.IN8
input5[1] => Mux14.IN8
input5[2] => Mux13.IN8
input5[3] => Mux12.IN8
input5[4] => Mux11.IN8
input5[5] => Mux10.IN8
input5[6] => Mux9.IN8
input5[7] => Mux8.IN8
input5[8] => Mux7.IN8
input5[9] => Mux6.IN8
input5[10] => Mux5.IN8
input5[11] => Mux4.IN8
input5[12] => Mux3.IN8
input5[13] => Mux2.IN8
input5[14] => Mux1.IN8
input5[15] => Mux0.IN8
input6[0] => Mux15.IN9
input6[1] => Mux14.IN9
input6[2] => Mux13.IN9
input6[3] => Mux12.IN9
input6[4] => Mux11.IN9
input6[5] => Mux10.IN9
input6[6] => Mux9.IN9
input6[7] => Mux8.IN9
input6[8] => Mux7.IN9
input6[9] => Mux6.IN9
input6[10] => Mux5.IN9
input6[11] => Mux4.IN9
input6[12] => Mux3.IN9
input6[13] => Mux2.IN9
input6[14] => Mux1.IN9
input6[15] => Mux0.IN9
input7[0] => Mux15.IN10
input7[1] => Mux14.IN10
input7[2] => Mux13.IN10
input7[3] => Mux12.IN10
input7[4] => Mux11.IN10
input7[5] => Mux10.IN10
input7[6] => Mux9.IN10
input7[7] => Mux8.IN10
input7[8] => Mux7.IN10
input7[9] => Mux6.IN10
input7[10] => Mux5.IN10
input7[11] => Mux4.IN10
input7[12] => Mux3.IN10
input7[13] => Mux2.IN10
input7[14] => Mux1.IN10
input7[15] => Mux0.IN10
result[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|RegisterFile8by16Bit:REGfile|Mux8Input16Bit:M2
s[0] => Mux0.IN2
s[0] => Mux1.IN2
s[0] => Mux2.IN2
s[0] => Mux3.IN2
s[0] => Mux4.IN2
s[0] => Mux5.IN2
s[0] => Mux6.IN2
s[0] => Mux7.IN2
s[0] => Mux8.IN2
s[0] => Mux9.IN2
s[0] => Mux10.IN2
s[0] => Mux11.IN2
s[0] => Mux12.IN2
s[0] => Mux13.IN2
s[0] => Mux14.IN2
s[0] => Mux15.IN2
s[1] => Mux0.IN1
s[1] => Mux1.IN1
s[1] => Mux2.IN1
s[1] => Mux3.IN1
s[1] => Mux4.IN1
s[1] => Mux5.IN1
s[1] => Mux6.IN1
s[1] => Mux7.IN1
s[1] => Mux8.IN1
s[1] => Mux9.IN1
s[1] => Mux10.IN1
s[1] => Mux11.IN1
s[1] => Mux12.IN1
s[1] => Mux13.IN1
s[1] => Mux14.IN1
s[1] => Mux15.IN1
s[2] => Mux0.IN0
s[2] => Mux1.IN0
s[2] => Mux2.IN0
s[2] => Mux3.IN0
s[2] => Mux4.IN0
s[2] => Mux5.IN0
s[2] => Mux6.IN0
s[2] => Mux7.IN0
s[2] => Mux8.IN0
s[2] => Mux9.IN0
s[2] => Mux10.IN0
s[2] => Mux11.IN0
s[2] => Mux12.IN0
s[2] => Mux13.IN0
s[2] => Mux14.IN0
s[2] => Mux15.IN0
input0[0] => Mux15.IN3
input0[1] => Mux14.IN3
input0[2] => Mux13.IN3
input0[3] => Mux12.IN3
input0[4] => Mux11.IN3
input0[5] => Mux10.IN3
input0[6] => Mux9.IN3
input0[7] => Mux8.IN3
input0[8] => Mux7.IN3
input0[9] => Mux6.IN3
input0[10] => Mux5.IN3
input0[11] => Mux4.IN3
input0[12] => Mux3.IN3
input0[13] => Mux2.IN3
input0[14] => Mux1.IN3
input0[15] => Mux0.IN3
input1[0] => Mux15.IN4
input1[1] => Mux14.IN4
input1[2] => Mux13.IN4
input1[3] => Mux12.IN4
input1[4] => Mux11.IN4
input1[5] => Mux10.IN4
input1[6] => Mux9.IN4
input1[7] => Mux8.IN4
input1[8] => Mux7.IN4
input1[9] => Mux6.IN4
input1[10] => Mux5.IN4
input1[11] => Mux4.IN4
input1[12] => Mux3.IN4
input1[13] => Mux2.IN4
input1[14] => Mux1.IN4
input1[15] => Mux0.IN4
input2[0] => Mux15.IN5
input2[1] => Mux14.IN5
input2[2] => Mux13.IN5
input2[3] => Mux12.IN5
input2[4] => Mux11.IN5
input2[5] => Mux10.IN5
input2[6] => Mux9.IN5
input2[7] => Mux8.IN5
input2[8] => Mux7.IN5
input2[9] => Mux6.IN5
input2[10] => Mux5.IN5
input2[11] => Mux4.IN5
input2[12] => Mux3.IN5
input2[13] => Mux2.IN5
input2[14] => Mux1.IN5
input2[15] => Mux0.IN5
input3[0] => Mux15.IN6
input3[1] => Mux14.IN6
input3[2] => Mux13.IN6
input3[3] => Mux12.IN6
input3[4] => Mux11.IN6
input3[5] => Mux10.IN6
input3[6] => Mux9.IN6
input3[7] => Mux8.IN6
input3[8] => Mux7.IN6
input3[9] => Mux6.IN6
input3[10] => Mux5.IN6
input3[11] => Mux4.IN6
input3[12] => Mux3.IN6
input3[13] => Mux2.IN6
input3[14] => Mux1.IN6
input3[15] => Mux0.IN6
input4[0] => Mux15.IN7
input4[1] => Mux14.IN7
input4[2] => Mux13.IN7
input4[3] => Mux12.IN7
input4[4] => Mux11.IN7
input4[5] => Mux10.IN7
input4[6] => Mux9.IN7
input4[7] => Mux8.IN7
input4[8] => Mux7.IN7
input4[9] => Mux6.IN7
input4[10] => Mux5.IN7
input4[11] => Mux4.IN7
input4[12] => Mux3.IN7
input4[13] => Mux2.IN7
input4[14] => Mux1.IN7
input4[15] => Mux0.IN7
input5[0] => Mux15.IN8
input5[1] => Mux14.IN8
input5[2] => Mux13.IN8
input5[3] => Mux12.IN8
input5[4] => Mux11.IN8
input5[5] => Mux10.IN8
input5[6] => Mux9.IN8
input5[7] => Mux8.IN8
input5[8] => Mux7.IN8
input5[9] => Mux6.IN8
input5[10] => Mux5.IN8
input5[11] => Mux4.IN8
input5[12] => Mux3.IN8
input5[13] => Mux2.IN8
input5[14] => Mux1.IN8
input5[15] => Mux0.IN8
input6[0] => Mux15.IN9
input6[1] => Mux14.IN9
input6[2] => Mux13.IN9
input6[3] => Mux12.IN9
input6[4] => Mux11.IN9
input6[5] => Mux10.IN9
input6[6] => Mux9.IN9
input6[7] => Mux8.IN9
input6[8] => Mux7.IN9
input6[9] => Mux6.IN9
input6[10] => Mux5.IN9
input6[11] => Mux4.IN9
input6[12] => Mux3.IN9
input6[13] => Mux2.IN9
input6[14] => Mux1.IN9
input6[15] => Mux0.IN9
input7[0] => Mux15.IN10
input7[1] => Mux14.IN10
input7[2] => Mux13.IN10
input7[3] => Mux12.IN10
input7[4] => Mux11.IN10
input7[5] => Mux10.IN10
input7[6] => Mux9.IN10
input7[7] => Mux8.IN10
input7[8] => Mux7.IN10
input7[9] => Mux6.IN10
input7[10] => Mux5.IN10
input7[11] => Mux4.IN10
input7[12] => Mux3.IN10
input7[13] => Mux2.IN10
input7[14] => Mux1.IN10
input7[15] => Mux0.IN10
result[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|ALU:ALU_comp
ALU_op[0] => Mux4Input16Bit:M3.s[0]
ALU_op[1] => Mux4Input16Bit:M3.s[1]
A[0] => Mux2Input16Bit:M1.input0[0]
A[0] => Mux2Input16Bit:M1.input1[0]
A[1] => Mux2Input16Bit:M1.input0[1]
A[1] => Mux2Input16Bit:M1.input1[1]
A[2] => Mux2Input16Bit:M1.input0[2]
A[2] => Mux2Input16Bit:M1.input1[2]
A[3] => Mux2Input16Bit:M1.input0[3]
A[3] => Mux2Input16Bit:M1.input1[3]
A[4] => Mux2Input16Bit:M1.input0[4]
A[4] => Mux2Input16Bit:M1.input1[4]
A[5] => Mux2Input16Bit:M1.input0[5]
A[5] => Mux2Input16Bit:M1.input1[5]
A[6] => Mux2Input16Bit:M1.input0[6]
A[6] => Mux2Input16Bit:M1.input1[6]
A[7] => Mux2Input16Bit:M1.input0[7]
A[7] => Mux2Input16Bit:M1.input1[7]
A[8] => Mux2Input16Bit:M1.input0[8]
A[8] => Mux2Input16Bit:M1.input1[8]
A[9] => Mux2Input16Bit:M1.input0[9]
A[9] => Mux2Input16Bit:M1.input1[9]
A[10] => Mux2Input16Bit:M1.input0[10]
A[10] => Mux2Input16Bit:M1.input1[10]
A[11] => Mux2Input16Bit:M1.input0[11]
A[11] => Mux2Input16Bit:M1.input1[11]
A[12] => Mux2Input16Bit:M1.input0[12]
A[12] => Mux2Input16Bit:M1.input1[12]
A[13] => Mux2Input16Bit:M1.input0[13]
A[13] => Mux2Input16Bit:M1.input1[13]
A[14] => Mux2Input16Bit:M1.input0[14]
A[14] => Mux2Input16Bit:M1.input1[14]
A[15] => Mux2Input16Bit:M1.input0[15]
A[15] => Mux2Input16Bit:M1.input1[15]
B[0] => Mux2Input16Bit:M2.input0[0]
B[0] => Mux2Input16Bit:M2.input1[0]
B[1] => Mux2Input16Bit:M2.input0[1]
B[1] => Mux2Input16Bit:M2.input1[1]
B[2] => Mux2Input16Bit:M2.input0[2]
B[2] => Mux2Input16Bit:M2.input1[2]
B[3] => Mux2Input16Bit:M2.input0[3]
B[3] => Mux2Input16Bit:M2.input1[3]
B[4] => Mux2Input16Bit:M2.input0[4]
B[4] => Mux2Input16Bit:M2.input1[4]
B[5] => Mux2Input16Bit:M2.input0[5]
B[5] => Mux2Input16Bit:M2.input1[5]
B[6] => Mux2Input16Bit:M2.input0[6]
B[6] => Mux2Input16Bit:M2.input1[6]
B[7] => Mux2Input16Bit:M2.input0[7]
B[7] => Mux2Input16Bit:M2.input1[7]
B[8] => Mux2Input16Bit:M2.input0[8]
B[8] => Mux2Input16Bit:M2.input1[8]
B[9] => Mux2Input16Bit:M2.input0[9]
B[9] => Mux2Input16Bit:M2.input1[9]
B[10] => Mux2Input16Bit:M2.input0[10]
B[10] => Mux2Input16Bit:M2.input1[10]
B[11] => Mux2Input16Bit:M2.input0[11]
B[11] => Mux2Input16Bit:M2.input1[11]
B[12] => Mux2Input16Bit:M2.input0[12]
B[12] => Mux2Input16Bit:M2.input1[12]
B[13] => Mux2Input16Bit:M2.input0[13]
B[13] => Mux2Input16Bit:M2.input1[13]
B[14] => Mux2Input16Bit:M2.input0[14]
B[14] => Mux2Input16Bit:M2.input1[14]
B[15] => Mux2Input16Bit:M2.input0[15]
B[15] => Mux2Input16Bit:M2.input1[15]
A_inv => Mux2Input16Bit:M1.s
B_inv => Mux2Input16Bit:M2.s
C_in => Adder16Bit:A1.C_in
ALU_out[0] <= Mux4Input16Bit:M3.result[0]
ALU_out[1] <= Mux4Input16Bit:M3.result[1]
ALU_out[2] <= Mux4Input16Bit:M3.result[2]
ALU_out[3] <= Mux4Input16Bit:M3.result[3]
ALU_out[4] <= Mux4Input16Bit:M3.result[4]
ALU_out[5] <= Mux4Input16Bit:M3.result[5]
ALU_out[6] <= Mux4Input16Bit:M3.result[6]
ALU_out[7] <= Mux4Input16Bit:M3.result[7]
ALU_out[8] <= Mux4Input16Bit:M3.result[8]
ALU_out[9] <= Mux4Input16Bit:M3.result[9]
ALU_out[10] <= Mux4Input16Bit:M3.result[10]
ALU_out[11] <= Mux4Input16Bit:M3.result[11]
ALU_out[12] <= Mux4Input16Bit:M3.result[12]
ALU_out[13] <= Mux4Input16Bit:M3.result[13]
ALU_out[14] <= Mux4Input16Bit:M3.result[14]
ALU_out[15] <= Mux4Input16Bit:M3.result[15]
N <= Adder16Bit:A1.S[15]
C <= Adder16Bit:A1.C_out_15
V <= V.DB_MAX_OUTPUT_PORT_TYPE
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|ALU:ALU_comp|Mux2Input16Bit:M1
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
input0[0] => result.DATAB
input0[1] => result.DATAB
input0[2] => result.DATAB
input0[3] => result.DATAB
input0[4] => result.DATAB
input0[5] => result.DATAB
input0[6] => result.DATAB
input0[7] => result.DATAB
input0[8] => result.DATAB
input0[9] => result.DATAB
input0[10] => result.DATAB
input0[11] => result.DATAB
input0[12] => result.DATAB
input0[13] => result.DATAB
input0[14] => result.DATAB
input0[15] => result.DATAB
input1[0] => result.DATAA
input1[1] => result.DATAA
input1[2] => result.DATAA
input1[3] => result.DATAA
input1[4] => result.DATAA
input1[5] => result.DATAA
input1[6] => result.DATAA
input1[7] => result.DATAA
input1[8] => result.DATAA
input1[9] => result.DATAA
input1[10] => result.DATAA
input1[11] => result.DATAA
input1[12] => result.DATAA
input1[13] => result.DATAA
input1[14] => result.DATAA
input1[15] => result.DATAA
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|ALU:ALU_comp|Mux2Input16Bit:M2
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
input0[0] => result.DATAB
input0[1] => result.DATAB
input0[2] => result.DATAB
input0[3] => result.DATAB
input0[4] => result.DATAB
input0[5] => result.DATAB
input0[6] => result.DATAB
input0[7] => result.DATAB
input0[8] => result.DATAB
input0[9] => result.DATAB
input0[10] => result.DATAB
input0[11] => result.DATAB
input0[12] => result.DATAB
input0[13] => result.DATAB
input0[14] => result.DATAB
input0[15] => result.DATAB
input1[0] => result.DATAA
input1[1] => result.DATAA
input1[2] => result.DATAA
input1[3] => result.DATAA
input1[4] => result.DATAA
input1[5] => result.DATAA
input1[6] => result.DATAA
input1[7] => result.DATAA
input1[8] => result.DATAA
input1[9] => result.DATAA
input1[10] => result.DATAA
input1[11] => result.DATAA
input1[12] => result.DATAA
input1[13] => result.DATAA
input1[14] => result.DATAA
input1[15] => result.DATAA
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|ALU:ALU_comp|Adder16Bit:A1
X[0] => Adder1Bit:S0.X
X[1] => Adder1Bit:S1.X
X[2] => Adder1Bit:S2.X
X[3] => Adder1Bit:S3.X
X[4] => Adder1Bit:S4.X
X[5] => Adder1Bit:S5.X
X[6] => Adder1Bit:S6.X
X[7] => Adder1Bit:S7.X
X[8] => Adder1Bit:S8.X
X[9] => Adder1Bit:S9.X
X[10] => Adder1Bit:S10.X
X[11] => Adder1Bit:S11.X
X[12] => Adder1Bit:S12.X
X[13] => Adder1Bit:S13.X
X[14] => Adder1Bit:S14.X
X[15] => Adder1Bit:S15.X
Y[0] => Adder1Bit:S0.Y
Y[1] => Adder1Bit:S1.Y
Y[2] => Adder1Bit:S2.Y
Y[3] => Adder1Bit:S3.Y
Y[4] => Adder1Bit:S4.Y
Y[5] => Adder1Bit:S5.Y
Y[6] => Adder1Bit:S6.Y
Y[7] => Adder1Bit:S7.Y
Y[8] => Adder1Bit:S8.Y
Y[9] => Adder1Bit:S9.Y
Y[10] => Adder1Bit:S10.Y
Y[11] => Adder1Bit:S11.Y
Y[12] => Adder1Bit:S12.Y
Y[13] => Adder1Bit:S13.Y
Y[14] => Adder1Bit:S14.Y
Y[15] => Adder1Bit:S15.Y
C_in => Adder1Bit:S0.C_in
S[0] <= Adder1Bit:S0.S
S[1] <= Adder1Bit:S1.S
S[2] <= Adder1Bit:S2.S
S[3] <= Adder1Bit:S3.S
S[4] <= Adder1Bit:S4.S
S[5] <= Adder1Bit:S5.S
S[6] <= Adder1Bit:S6.S
S[7] <= Adder1Bit:S7.S
S[8] <= Adder1Bit:S8.S
S[9] <= Adder1Bit:S9.S
S[10] <= Adder1Bit:S10.S
S[11] <= Adder1Bit:S11.S
S[12] <= Adder1Bit:S12.S
S[13] <= Adder1Bit:S13.S
S[14] <= Adder1Bit:S14.S
S[15] <= Adder1Bit:S15.S
C_out_14 <= Adder1Bit:S14.C_out
C_out_15 <= Adder1Bit:S15.C_out


|SimpleComputer|SimpleProcessor:P|ALU:ALU_comp|Adder16Bit:A1|Adder1Bit:S0
X => S.IN0
X => C_out.IN0
X => C_out.IN0
Y => S.IN1
Y => C_out.IN1
Y => C_out.IN0
C_in => S.IN1
C_in => C_out.IN1
C_in => C_out.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|ALU:ALU_comp|Adder16Bit:A1|Adder1Bit:S1
X => S.IN0
X => C_out.IN0
X => C_out.IN0
Y => S.IN1
Y => C_out.IN1
Y => C_out.IN0
C_in => S.IN1
C_in => C_out.IN1
C_in => C_out.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|ALU:ALU_comp|Adder16Bit:A1|Adder1Bit:S2
X => S.IN0
X => C_out.IN0
X => C_out.IN0
Y => S.IN1
Y => C_out.IN1
Y => C_out.IN0
C_in => S.IN1
C_in => C_out.IN1
C_in => C_out.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|ALU:ALU_comp|Adder16Bit:A1|Adder1Bit:S3
X => S.IN0
X => C_out.IN0
X => C_out.IN0
Y => S.IN1
Y => C_out.IN1
Y => C_out.IN0
C_in => S.IN1
C_in => C_out.IN1
C_in => C_out.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|ALU:ALU_comp|Adder16Bit:A1|Adder1Bit:S4
X => S.IN0
X => C_out.IN0
X => C_out.IN0
Y => S.IN1
Y => C_out.IN1
Y => C_out.IN0
C_in => S.IN1
C_in => C_out.IN1
C_in => C_out.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|ALU:ALU_comp|Adder16Bit:A1|Adder1Bit:S5
X => S.IN0
X => C_out.IN0
X => C_out.IN0
Y => S.IN1
Y => C_out.IN1
Y => C_out.IN0
C_in => S.IN1
C_in => C_out.IN1
C_in => C_out.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|ALU:ALU_comp|Adder16Bit:A1|Adder1Bit:S6
X => S.IN0
X => C_out.IN0
X => C_out.IN0
Y => S.IN1
Y => C_out.IN1
Y => C_out.IN0
C_in => S.IN1
C_in => C_out.IN1
C_in => C_out.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|ALU:ALU_comp|Adder16Bit:A1|Adder1Bit:S7
X => S.IN0
X => C_out.IN0
X => C_out.IN0
Y => S.IN1
Y => C_out.IN1
Y => C_out.IN0
C_in => S.IN1
C_in => C_out.IN1
C_in => C_out.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|ALU:ALU_comp|Adder16Bit:A1|Adder1Bit:S8
X => S.IN0
X => C_out.IN0
X => C_out.IN0
Y => S.IN1
Y => C_out.IN1
Y => C_out.IN0
C_in => S.IN1
C_in => C_out.IN1
C_in => C_out.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|ALU:ALU_comp|Adder16Bit:A1|Adder1Bit:S9
X => S.IN0
X => C_out.IN0
X => C_out.IN0
Y => S.IN1
Y => C_out.IN1
Y => C_out.IN0
C_in => S.IN1
C_in => C_out.IN1
C_in => C_out.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|ALU:ALU_comp|Adder16Bit:A1|Adder1Bit:S10
X => S.IN0
X => C_out.IN0
X => C_out.IN0
Y => S.IN1
Y => C_out.IN1
Y => C_out.IN0
C_in => S.IN1
C_in => C_out.IN1
C_in => C_out.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|ALU:ALU_comp|Adder16Bit:A1|Adder1Bit:S11
X => S.IN0
X => C_out.IN0
X => C_out.IN0
Y => S.IN1
Y => C_out.IN1
Y => C_out.IN0
C_in => S.IN1
C_in => C_out.IN1
C_in => C_out.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|ALU:ALU_comp|Adder16Bit:A1|Adder1Bit:S12
X => S.IN0
X => C_out.IN0
X => C_out.IN0
Y => S.IN1
Y => C_out.IN1
Y => C_out.IN0
C_in => S.IN1
C_in => C_out.IN1
C_in => C_out.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|ALU:ALU_comp|Adder16Bit:A1|Adder1Bit:S13
X => S.IN0
X => C_out.IN0
X => C_out.IN0
Y => S.IN1
Y => C_out.IN1
Y => C_out.IN0
C_in => S.IN1
C_in => C_out.IN1
C_in => C_out.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|ALU:ALU_comp|Adder16Bit:A1|Adder1Bit:S14
X => S.IN0
X => C_out.IN0
X => C_out.IN0
Y => S.IN1
Y => C_out.IN1
Y => C_out.IN0
C_in => S.IN1
C_in => C_out.IN1
C_in => C_out.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|ALU:ALU_comp|Adder16Bit:A1|Adder1Bit:S15
X => S.IN0
X => C_out.IN0
X => C_out.IN0
Y => S.IN1
Y => C_out.IN1
Y => C_out.IN0
C_in => S.IN1
C_in => C_out.IN1
C_in => C_out.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|ALU:ALU_comp|Mux4Input16Bit:M3
s[0] => Mux0.IN1
s[0] => Mux1.IN1
s[0] => Mux2.IN1
s[0] => Mux3.IN1
s[0] => Mux4.IN1
s[0] => Mux5.IN1
s[0] => Mux6.IN1
s[0] => Mux7.IN1
s[0] => Mux8.IN1
s[0] => Mux9.IN1
s[0] => Mux10.IN1
s[0] => Mux11.IN1
s[0] => Mux12.IN1
s[0] => Mux13.IN1
s[0] => Mux14.IN1
s[0] => Mux15.IN1
s[1] => Mux0.IN0
s[1] => Mux1.IN0
s[1] => Mux2.IN0
s[1] => Mux3.IN0
s[1] => Mux4.IN0
s[1] => Mux5.IN0
s[1] => Mux6.IN0
s[1] => Mux7.IN0
s[1] => Mux8.IN0
s[1] => Mux9.IN0
s[1] => Mux10.IN0
s[1] => Mux11.IN0
s[1] => Mux12.IN0
s[1] => Mux13.IN0
s[1] => Mux14.IN0
s[1] => Mux15.IN0
input0[0] => Mux15.IN2
input0[1] => Mux14.IN2
input0[2] => Mux13.IN2
input0[3] => Mux12.IN2
input0[4] => Mux11.IN2
input0[5] => Mux10.IN2
input0[6] => Mux9.IN2
input0[7] => Mux8.IN2
input0[8] => Mux7.IN2
input0[9] => Mux6.IN2
input0[10] => Mux5.IN2
input0[11] => Mux4.IN2
input0[12] => Mux3.IN2
input0[13] => Mux2.IN2
input0[14] => Mux1.IN2
input0[15] => Mux0.IN2
input1[0] => Mux15.IN3
input1[1] => Mux14.IN3
input1[2] => Mux13.IN3
input1[3] => Mux12.IN3
input1[4] => Mux11.IN3
input1[5] => Mux10.IN3
input1[6] => Mux9.IN3
input1[7] => Mux8.IN3
input1[8] => Mux7.IN3
input1[9] => Mux6.IN3
input1[10] => Mux5.IN3
input1[11] => Mux4.IN3
input1[12] => Mux3.IN3
input1[13] => Mux2.IN3
input1[14] => Mux1.IN3
input1[15] => Mux0.IN3
input2[0] => Mux15.IN4
input2[1] => Mux14.IN4
input2[2] => Mux13.IN4
input2[3] => Mux12.IN4
input2[4] => Mux11.IN4
input2[5] => Mux10.IN4
input2[6] => Mux9.IN4
input2[7] => Mux8.IN4
input2[8] => Mux7.IN4
input2[9] => Mux6.IN4
input2[10] => Mux5.IN4
input2[11] => Mux4.IN4
input2[12] => Mux3.IN4
input2[13] => Mux2.IN4
input2[14] => Mux1.IN4
input2[15] => Mux0.IN4
input3[0] => Mux15.IN5
input3[1] => Mux14.IN5
input3[2] => Mux13.IN5
input3[3] => Mux12.IN5
input3[4] => Mux11.IN5
input3[5] => Mux10.IN5
input3[6] => Mux9.IN5
input3[7] => Mux8.IN5
input3[8] => Mux7.IN5
input3[9] => Mux6.IN5
input3[10] => Mux5.IN5
input3[11] => Mux4.IN5
input3[12] => Mux3.IN5
input3[13] => Mux2.IN5
input3[14] => Mux1.IN5
input3[15] => Mux0.IN5
result[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Immediate:IMME
IR[0] => ~NO_FANOUT~
IR[1] => ~NO_FANOUT~
IR[2] => ~NO_FANOUT~
IR[3] => Mux15.IN5
IR[3] => Mux15.IN6
IR[3] => Mux15.IN7
IR[3] => Mux15.IN8
IR[3] => Mux6.IN10
IR[3] => Mux15.IN9
IR[3] => Mux15.IN10
IR[4] => Mux14.IN5
IR[4] => Mux14.IN6
IR[4] => Mux14.IN7
IR[4] => Mux14.IN8
IR[4] => Mux5.IN10
IR[4] => Mux14.IN9
IR[4] => Mux14.IN10
IR[5] => Mux13.IN5
IR[5] => Mux13.IN6
IR[5] => Mux13.IN7
IR[5] => Mux13.IN8
IR[5] => Mux4.IN10
IR[5] => Mux13.IN9
IR[5] => Mux13.IN10
IR[6] => Mux12.IN5
IR[6] => Mux12.IN6
IR[6] => Mux12.IN7
IR[6] => Mux12.IN8
IR[6] => Mux3.IN10
IR[6] => Mux12.IN9
IR[6] => Mux12.IN10
IR[7] => Mux11.IN5
IR[7] => Mux11.IN6
IR[7] => Mux11.IN7
IR[7] => Mux11.IN8
IR[7] => Mux2.IN10
IR[7] => Mux11.IN9
IR[7] => Mux11.IN10
IR[7] => Mux15.IN4
IR[8] => Mux10.IN5
IR[8] => Mux10.IN6
IR[8] => Mux10.IN7
IR[8] => Mux10.IN8
IR[8] => Mux1.IN10
IR[8] => Mux10.IN9
IR[8] => Mux10.IN10
IR[8] => Mux14.IN4
IR[9] => Mux0.IN8
IR[9] => Mux0.IN9
IR[9] => Mux1.IN8
IR[9] => Mux2.IN8
IR[9] => Mux3.IN4
IR[9] => Mux4.IN4
IR[9] => Mux5.IN4
IR[9] => Mux6.IN4
IR[9] => Mux7.IN5
IR[9] => Mux8.IN5
IR[9] => Mux9.IN4
IR[9] => Mux9.IN5
IR[9] => Mux13.IN4
IR[9] => Mux9.IN6
IR[9] => Mux9.IN7
IR[9] => Mux9.IN8
IR[9] => Mux9.IN9
IR[10] => Mux8.IN7
IR[10] => Mux8.IN8
IR[10] => Mux8.IN9
IR[10] => Mux8.IN10
IR[10] => Mux12.IN4
IR[11] => Mux7.IN7
IR[11] => Mux7.IN8
IR[11] => Mux7.IN9
IR[11] => Mux7.IN10
IR[11] => Mux11.IN4
IR[12] => Mux6.IN6
IR[12] => Mux6.IN7
IR[12] => Mux6.IN8
IR[12] => Mux6.IN9
IR[12] => Mux10.IN4
IR[13] => Mux5.IN6
IR[13] => Mux5.IN7
IR[13] => Mux5.IN8
IR[13] => Mux5.IN9
IR[13] => Mux9.IN10
IR[14] => Mux4.IN6
IR[14] => Mux4.IN7
IR[14] => Mux4.IN8
IR[14] => Mux4.IN9
IR[14] => Mux8.IN6
IR[15] => Mux0.IN10
IR[15] => Mux1.IN9
IR[15] => Mux2.IN9
IR[15] => Mux3.IN5
IR[15] => Mux4.IN5
IR[15] => Mux5.IN5
IR[15] => Mux6.IN5
IR[15] => Mux7.IN6
IR[15] => Mux3.IN6
IR[15] => Mux3.IN7
IR[15] => Mux3.IN8
IR[15] => Mux3.IN9
PC[0] => ~NO_FANOUT~
PC[1] => ~NO_FANOUT~
PC[2] => ~NO_FANOUT~
PC[3] => ~NO_FANOUT~
PC[4] => ~NO_FANOUT~
PC[5] => ~NO_FANOUT~
PC[6] => ~NO_FANOUT~
PC[7] => ~NO_FANOUT~
PC[8] => ~NO_FANOUT~
PC[9] => ~NO_FANOUT~
PC[10] => ~NO_FANOUT~
PC[11] => ~NO_FANOUT~
PC[12] => ~NO_FANOUT~
PC[13] => Mux2.IN1
PC[13] => Mux2.IN2
PC[13] => Mux2.IN3
PC[13] => Mux2.IN4
PC[14] => Mux1.IN1
PC[14] => Mux1.IN2
PC[14] => Mux1.IN3
PC[14] => Mux1.IN4
PC[15] => Mux0.IN1
PC[15] => Mux0.IN2
PC[15] => Mux0.IN3
PC[15] => Mux0.IN4
extend[0] => Mux0.IN7
extend[0] => Mux1.IN7
extend[0] => Mux2.IN7
extend[0] => Mux3.IN3
extend[0] => Mux4.IN3
extend[0] => Mux5.IN3
extend[0] => Mux6.IN3
extend[0] => Mux7.IN4
extend[0] => Mux8.IN4
extend[0] => Mux9.IN3
extend[0] => Mux10.IN3
extend[0] => Mux11.IN3
extend[0] => Mux12.IN3
extend[0] => Mux13.IN3
extend[0] => Mux14.IN3
extend[0] => Mux15.IN3
extend[1] => Mux0.IN6
extend[1] => Mux1.IN6
extend[1] => Mux2.IN6
extend[1] => Mux3.IN2
extend[1] => Mux4.IN2
extend[1] => Mux5.IN2
extend[1] => Mux6.IN2
extend[1] => Mux7.IN3
extend[1] => Mux8.IN3
extend[1] => Mux9.IN2
extend[1] => Mux10.IN2
extend[1] => Mux11.IN2
extend[1] => Mux12.IN2
extend[1] => Mux13.IN2
extend[1] => Mux14.IN2
extend[1] => Mux15.IN2
extend[2] => Mux0.IN5
extend[2] => Mux1.IN5
extend[2] => Mux2.IN5
extend[2] => Mux3.IN1
extend[2] => Mux4.IN1
extend[2] => Mux5.IN1
extend[2] => Mux6.IN1
extend[2] => Mux7.IN2
extend[2] => Mux8.IN2
extend[2] => Mux9.IN1
extend[2] => Mux10.IN1
extend[2] => Mux11.IN1
extend[2] => Mux12.IN1
extend[2] => Mux13.IN1
extend[2] => Mux14.IN1
extend[2] => Mux15.IN1
extension[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
extension[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
extension[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
extension[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
extension[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
extension[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
extension[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
extension[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
extension[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
extension[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
extension[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
extension[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
extension[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
extension[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
extension[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
extension[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Adder16Bit:Adder_comp
X[0] => Adder1Bit:S0.X
X[1] => Adder1Bit:S1.X
X[2] => Adder1Bit:S2.X
X[3] => Adder1Bit:S3.X
X[4] => Adder1Bit:S4.X
X[5] => Adder1Bit:S5.X
X[6] => Adder1Bit:S6.X
X[7] => Adder1Bit:S7.X
X[8] => Adder1Bit:S8.X
X[9] => Adder1Bit:S9.X
X[10] => Adder1Bit:S10.X
X[11] => Adder1Bit:S11.X
X[12] => Adder1Bit:S12.X
X[13] => Adder1Bit:S13.X
X[14] => Adder1Bit:S14.X
X[15] => Adder1Bit:S15.X
Y[0] => Adder1Bit:S0.Y
Y[1] => Adder1Bit:S1.Y
Y[2] => Adder1Bit:S2.Y
Y[3] => Adder1Bit:S3.Y
Y[4] => Adder1Bit:S4.Y
Y[5] => Adder1Bit:S5.Y
Y[6] => Adder1Bit:S6.Y
Y[7] => Adder1Bit:S7.Y
Y[8] => Adder1Bit:S8.Y
Y[9] => Adder1Bit:S9.Y
Y[10] => Adder1Bit:S10.Y
Y[11] => Adder1Bit:S11.Y
Y[12] => Adder1Bit:S12.Y
Y[13] => Adder1Bit:S13.Y
Y[14] => Adder1Bit:S14.Y
Y[15] => Adder1Bit:S15.Y
C_in => Adder1Bit:S0.C_in
S[0] <= Adder1Bit:S0.S
S[1] <= Adder1Bit:S1.S
S[2] <= Adder1Bit:S2.S
S[3] <= Adder1Bit:S3.S
S[4] <= Adder1Bit:S4.S
S[5] <= Adder1Bit:S5.S
S[6] <= Adder1Bit:S6.S
S[7] <= Adder1Bit:S7.S
S[8] <= Adder1Bit:S8.S
S[9] <= Adder1Bit:S9.S
S[10] <= Adder1Bit:S10.S
S[11] <= Adder1Bit:S11.S
S[12] <= Adder1Bit:S12.S
S[13] <= Adder1Bit:S13.S
S[14] <= Adder1Bit:S14.S
S[15] <= Adder1Bit:S15.S
C_out_14 <= Adder1Bit:S14.C_out
C_out_15 <= Adder1Bit:S15.C_out


|SimpleComputer|SimpleProcessor:P|Adder16Bit:Adder_comp|Adder1Bit:S0
X => S.IN0
X => C_out.IN0
X => C_out.IN0
Y => S.IN1
Y => C_out.IN1
Y => C_out.IN0
C_in => S.IN1
C_in => C_out.IN1
C_in => C_out.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Adder16Bit:Adder_comp|Adder1Bit:S1
X => S.IN0
X => C_out.IN0
X => C_out.IN0
Y => S.IN1
Y => C_out.IN1
Y => C_out.IN0
C_in => S.IN1
C_in => C_out.IN1
C_in => C_out.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Adder16Bit:Adder_comp|Adder1Bit:S2
X => S.IN0
X => C_out.IN0
X => C_out.IN0
Y => S.IN1
Y => C_out.IN1
Y => C_out.IN0
C_in => S.IN1
C_in => C_out.IN1
C_in => C_out.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Adder16Bit:Adder_comp|Adder1Bit:S3
X => S.IN0
X => C_out.IN0
X => C_out.IN0
Y => S.IN1
Y => C_out.IN1
Y => C_out.IN0
C_in => S.IN1
C_in => C_out.IN1
C_in => C_out.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Adder16Bit:Adder_comp|Adder1Bit:S4
X => S.IN0
X => C_out.IN0
X => C_out.IN0
Y => S.IN1
Y => C_out.IN1
Y => C_out.IN0
C_in => S.IN1
C_in => C_out.IN1
C_in => C_out.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Adder16Bit:Adder_comp|Adder1Bit:S5
X => S.IN0
X => C_out.IN0
X => C_out.IN0
Y => S.IN1
Y => C_out.IN1
Y => C_out.IN0
C_in => S.IN1
C_in => C_out.IN1
C_in => C_out.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Adder16Bit:Adder_comp|Adder1Bit:S6
X => S.IN0
X => C_out.IN0
X => C_out.IN0
Y => S.IN1
Y => C_out.IN1
Y => C_out.IN0
C_in => S.IN1
C_in => C_out.IN1
C_in => C_out.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Adder16Bit:Adder_comp|Adder1Bit:S7
X => S.IN0
X => C_out.IN0
X => C_out.IN0
Y => S.IN1
Y => C_out.IN1
Y => C_out.IN0
C_in => S.IN1
C_in => C_out.IN1
C_in => C_out.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Adder16Bit:Adder_comp|Adder1Bit:S8
X => S.IN0
X => C_out.IN0
X => C_out.IN0
Y => S.IN1
Y => C_out.IN1
Y => C_out.IN0
C_in => S.IN1
C_in => C_out.IN1
C_in => C_out.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Adder16Bit:Adder_comp|Adder1Bit:S9
X => S.IN0
X => C_out.IN0
X => C_out.IN0
Y => S.IN1
Y => C_out.IN1
Y => C_out.IN0
C_in => S.IN1
C_in => C_out.IN1
C_in => C_out.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Adder16Bit:Adder_comp|Adder1Bit:S10
X => S.IN0
X => C_out.IN0
X => C_out.IN0
Y => S.IN1
Y => C_out.IN1
Y => C_out.IN0
C_in => S.IN1
C_in => C_out.IN1
C_in => C_out.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Adder16Bit:Adder_comp|Adder1Bit:S11
X => S.IN0
X => C_out.IN0
X => C_out.IN0
Y => S.IN1
Y => C_out.IN1
Y => C_out.IN0
C_in => S.IN1
C_in => C_out.IN1
C_in => C_out.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Adder16Bit:Adder_comp|Adder1Bit:S12
X => S.IN0
X => C_out.IN0
X => C_out.IN0
Y => S.IN1
Y => C_out.IN1
Y => C_out.IN0
C_in => S.IN1
C_in => C_out.IN1
C_in => C_out.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Adder16Bit:Adder_comp|Adder1Bit:S13
X => S.IN0
X => C_out.IN0
X => C_out.IN0
Y => S.IN1
Y => C_out.IN1
Y => C_out.IN0
C_in => S.IN1
C_in => C_out.IN1
C_in => C_out.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Adder16Bit:Adder_comp|Adder1Bit:S14
X => S.IN0
X => C_out.IN0
X => C_out.IN0
Y => S.IN1
Y => C_out.IN1
Y => C_out.IN0
C_in => S.IN1
C_in => C_out.IN1
C_in => C_out.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Adder16Bit:Adder_comp|Adder1Bit:S15
X => S.IN0
X => C_out.IN0
X => C_out.IN0
Y => S.IN1
Y => C_out.IN1
Y => C_out.IN0
C_in => S.IN1
C_in => C_out.IN1
C_in => C_out.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RA
clock => Reg1Bit:bit0.clock
clock => Reg1Bit:bit1.clock
clock => Reg1Bit:bit2.clock
clock => Reg1Bit:bit3.clock
clock => Reg1Bit:bit4.clock
clock => Reg1Bit:bit5.clock
clock => Reg1Bit:bit6.clock
clock => Reg1Bit:bit7.clock
clock => Reg1Bit:bit8.clock
clock => Reg1Bit:bit9.clock
clock => Reg1Bit:bit10.clock
clock => Reg1Bit:bit11.clock
clock => Reg1Bit:bit12.clock
clock => Reg1Bit:bit13.clock
clock => Reg1Bit:bit14.clock
clock => Reg1Bit:bit15.clock
reset => Reg1Bit:bit0.reset
reset => Reg1Bit:bit1.reset
reset => Reg1Bit:bit2.reset
reset => Reg1Bit:bit3.reset
reset => Reg1Bit:bit4.reset
reset => Reg1Bit:bit5.reset
reset => Reg1Bit:bit6.reset
reset => Reg1Bit:bit7.reset
reset => Reg1Bit:bit8.reset
reset => Reg1Bit:bit9.reset
reset => Reg1Bit:bit10.reset
reset => Reg1Bit:bit11.reset
reset => Reg1Bit:bit12.reset
reset => Reg1Bit:bit13.reset
reset => Reg1Bit:bit14.reset
reset => Reg1Bit:bit15.reset
enable => Reg1Bit:bit0.enable
enable => Reg1Bit:bit1.enable
enable => Reg1Bit:bit2.enable
enable => Reg1Bit:bit3.enable
enable => Reg1Bit:bit4.enable
enable => Reg1Bit:bit5.enable
enable => Reg1Bit:bit6.enable
enable => Reg1Bit:bit7.enable
enable => Reg1Bit:bit8.enable
enable => Reg1Bit:bit9.enable
enable => Reg1Bit:bit10.enable
enable => Reg1Bit:bit11.enable
enable => Reg1Bit:bit12.enable
enable => Reg1Bit:bit13.enable
enable => Reg1Bit:bit14.enable
enable => Reg1Bit:bit15.enable
D[0] => Reg1Bit:bit0.D
D[1] => Reg1Bit:bit1.D
D[2] => Reg1Bit:bit2.D
D[3] => Reg1Bit:bit3.D
D[4] => Reg1Bit:bit4.D
D[5] => Reg1Bit:bit5.D
D[6] => Reg1Bit:bit6.D
D[7] => Reg1Bit:bit7.D
D[8] => Reg1Bit:bit8.D
D[9] => Reg1Bit:bit9.D
D[10] => Reg1Bit:bit10.D
D[11] => Reg1Bit:bit11.D
D[12] => Reg1Bit:bit12.D
D[13] => Reg1Bit:bit13.D
D[14] => Reg1Bit:bit14.D
D[15] => Reg1Bit:bit15.D
Q[0] <= Reg1Bit:bit0.Q
Q[1] <= Reg1Bit:bit1.Q
Q[2] <= Reg1Bit:bit2.Q
Q[3] <= Reg1Bit:bit3.Q
Q[4] <= Reg1Bit:bit4.Q
Q[5] <= Reg1Bit:bit5.Q
Q[6] <= Reg1Bit:bit6.Q
Q[7] <= Reg1Bit:bit7.Q
Q[8] <= Reg1Bit:bit8.Q
Q[9] <= Reg1Bit:bit9.Q
Q[10] <= Reg1Bit:bit10.Q
Q[11] <= Reg1Bit:bit11.Q
Q[12] <= Reg1Bit:bit12.Q
Q[13] <= Reg1Bit:bit13.Q
Q[14] <= Reg1Bit:bit14.Q
Q[15] <= Reg1Bit:bit15.Q


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RA|Reg1Bit:bit0
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RA|Reg1Bit:bit1
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RA|Reg1Bit:bit2
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RA|Reg1Bit:bit3
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RA|Reg1Bit:bit4
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RA|Reg1Bit:bit5
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RA|Reg1Bit:bit6
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RA|Reg1Bit:bit7
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RA|Reg1Bit:bit8
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RA|Reg1Bit:bit9
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RA|Reg1Bit:bit10
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RA|Reg1Bit:bit11
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RA|Reg1Bit:bit12
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RA|Reg1Bit:bit13
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RA|Reg1Bit:bit14
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RA|Reg1Bit:bit15
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RB
clock => Reg1Bit:bit0.clock
clock => Reg1Bit:bit1.clock
clock => Reg1Bit:bit2.clock
clock => Reg1Bit:bit3.clock
clock => Reg1Bit:bit4.clock
clock => Reg1Bit:bit5.clock
clock => Reg1Bit:bit6.clock
clock => Reg1Bit:bit7.clock
clock => Reg1Bit:bit8.clock
clock => Reg1Bit:bit9.clock
clock => Reg1Bit:bit10.clock
clock => Reg1Bit:bit11.clock
clock => Reg1Bit:bit12.clock
clock => Reg1Bit:bit13.clock
clock => Reg1Bit:bit14.clock
clock => Reg1Bit:bit15.clock
reset => Reg1Bit:bit0.reset
reset => Reg1Bit:bit1.reset
reset => Reg1Bit:bit2.reset
reset => Reg1Bit:bit3.reset
reset => Reg1Bit:bit4.reset
reset => Reg1Bit:bit5.reset
reset => Reg1Bit:bit6.reset
reset => Reg1Bit:bit7.reset
reset => Reg1Bit:bit8.reset
reset => Reg1Bit:bit9.reset
reset => Reg1Bit:bit10.reset
reset => Reg1Bit:bit11.reset
reset => Reg1Bit:bit12.reset
reset => Reg1Bit:bit13.reset
reset => Reg1Bit:bit14.reset
reset => Reg1Bit:bit15.reset
enable => Reg1Bit:bit0.enable
enable => Reg1Bit:bit1.enable
enable => Reg1Bit:bit2.enable
enable => Reg1Bit:bit3.enable
enable => Reg1Bit:bit4.enable
enable => Reg1Bit:bit5.enable
enable => Reg1Bit:bit6.enable
enable => Reg1Bit:bit7.enable
enable => Reg1Bit:bit8.enable
enable => Reg1Bit:bit9.enable
enable => Reg1Bit:bit10.enable
enable => Reg1Bit:bit11.enable
enable => Reg1Bit:bit12.enable
enable => Reg1Bit:bit13.enable
enable => Reg1Bit:bit14.enable
enable => Reg1Bit:bit15.enable
D[0] => Reg1Bit:bit0.D
D[1] => Reg1Bit:bit1.D
D[2] => Reg1Bit:bit2.D
D[3] => Reg1Bit:bit3.D
D[4] => Reg1Bit:bit4.D
D[5] => Reg1Bit:bit5.D
D[6] => Reg1Bit:bit6.D
D[7] => Reg1Bit:bit7.D
D[8] => Reg1Bit:bit8.D
D[9] => Reg1Bit:bit9.D
D[10] => Reg1Bit:bit10.D
D[11] => Reg1Bit:bit11.D
D[12] => Reg1Bit:bit12.D
D[13] => Reg1Bit:bit13.D
D[14] => Reg1Bit:bit14.D
D[15] => Reg1Bit:bit15.D
Q[0] <= Reg1Bit:bit0.Q
Q[1] <= Reg1Bit:bit1.Q
Q[2] <= Reg1Bit:bit2.Q
Q[3] <= Reg1Bit:bit3.Q
Q[4] <= Reg1Bit:bit4.Q
Q[5] <= Reg1Bit:bit5.Q
Q[6] <= Reg1Bit:bit6.Q
Q[7] <= Reg1Bit:bit7.Q
Q[8] <= Reg1Bit:bit8.Q
Q[9] <= Reg1Bit:bit9.Q
Q[10] <= Reg1Bit:bit10.Q
Q[11] <= Reg1Bit:bit11.Q
Q[12] <= Reg1Bit:bit12.Q
Q[13] <= Reg1Bit:bit13.Q
Q[14] <= Reg1Bit:bit14.Q
Q[15] <= Reg1Bit:bit15.Q


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RB|Reg1Bit:bit0
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RB|Reg1Bit:bit1
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RB|Reg1Bit:bit2
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RB|Reg1Bit:bit3
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RB|Reg1Bit:bit4
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RB|Reg1Bit:bit5
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RB|Reg1Bit:bit6
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RB|Reg1Bit:bit7
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RB|Reg1Bit:bit8
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RB|Reg1Bit:bit9
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RB|Reg1Bit:bit10
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RB|Reg1Bit:bit11
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RB|Reg1Bit:bit12
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RB|Reg1Bit:bit13
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RB|Reg1Bit:bit14
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RB|Reg1Bit:bit15
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RZ
clock => Reg1Bit:bit0.clock
clock => Reg1Bit:bit1.clock
clock => Reg1Bit:bit2.clock
clock => Reg1Bit:bit3.clock
clock => Reg1Bit:bit4.clock
clock => Reg1Bit:bit5.clock
clock => Reg1Bit:bit6.clock
clock => Reg1Bit:bit7.clock
clock => Reg1Bit:bit8.clock
clock => Reg1Bit:bit9.clock
clock => Reg1Bit:bit10.clock
clock => Reg1Bit:bit11.clock
clock => Reg1Bit:bit12.clock
clock => Reg1Bit:bit13.clock
clock => Reg1Bit:bit14.clock
clock => Reg1Bit:bit15.clock
reset => Reg1Bit:bit0.reset
reset => Reg1Bit:bit1.reset
reset => Reg1Bit:bit2.reset
reset => Reg1Bit:bit3.reset
reset => Reg1Bit:bit4.reset
reset => Reg1Bit:bit5.reset
reset => Reg1Bit:bit6.reset
reset => Reg1Bit:bit7.reset
reset => Reg1Bit:bit8.reset
reset => Reg1Bit:bit9.reset
reset => Reg1Bit:bit10.reset
reset => Reg1Bit:bit11.reset
reset => Reg1Bit:bit12.reset
reset => Reg1Bit:bit13.reset
reset => Reg1Bit:bit14.reset
reset => Reg1Bit:bit15.reset
enable => Reg1Bit:bit0.enable
enable => Reg1Bit:bit1.enable
enable => Reg1Bit:bit2.enable
enable => Reg1Bit:bit3.enable
enable => Reg1Bit:bit4.enable
enable => Reg1Bit:bit5.enable
enable => Reg1Bit:bit6.enable
enable => Reg1Bit:bit7.enable
enable => Reg1Bit:bit8.enable
enable => Reg1Bit:bit9.enable
enable => Reg1Bit:bit10.enable
enable => Reg1Bit:bit11.enable
enable => Reg1Bit:bit12.enable
enable => Reg1Bit:bit13.enable
enable => Reg1Bit:bit14.enable
enable => Reg1Bit:bit15.enable
D[0] => Reg1Bit:bit0.D
D[1] => Reg1Bit:bit1.D
D[2] => Reg1Bit:bit2.D
D[3] => Reg1Bit:bit3.D
D[4] => Reg1Bit:bit4.D
D[5] => Reg1Bit:bit5.D
D[6] => Reg1Bit:bit6.D
D[7] => Reg1Bit:bit7.D
D[8] => Reg1Bit:bit8.D
D[9] => Reg1Bit:bit9.D
D[10] => Reg1Bit:bit10.D
D[11] => Reg1Bit:bit11.D
D[12] => Reg1Bit:bit12.D
D[13] => Reg1Bit:bit13.D
D[14] => Reg1Bit:bit14.D
D[15] => Reg1Bit:bit15.D
Q[0] <= Reg1Bit:bit0.Q
Q[1] <= Reg1Bit:bit1.Q
Q[2] <= Reg1Bit:bit2.Q
Q[3] <= Reg1Bit:bit3.Q
Q[4] <= Reg1Bit:bit4.Q
Q[5] <= Reg1Bit:bit5.Q
Q[6] <= Reg1Bit:bit6.Q
Q[7] <= Reg1Bit:bit7.Q
Q[8] <= Reg1Bit:bit8.Q
Q[9] <= Reg1Bit:bit9.Q
Q[10] <= Reg1Bit:bit10.Q
Q[11] <= Reg1Bit:bit11.Q
Q[12] <= Reg1Bit:bit12.Q
Q[13] <= Reg1Bit:bit13.Q
Q[14] <= Reg1Bit:bit14.Q
Q[15] <= Reg1Bit:bit15.Q


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RZ|Reg1Bit:bit0
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RZ|Reg1Bit:bit1
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RZ|Reg1Bit:bit2
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RZ|Reg1Bit:bit3
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RZ|Reg1Bit:bit4
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RZ|Reg1Bit:bit5
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RZ|Reg1Bit:bit6
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RZ|Reg1Bit:bit7
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RZ|Reg1Bit:bit8
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RZ|Reg1Bit:bit9
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RZ|Reg1Bit:bit10
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RZ|Reg1Bit:bit11
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RZ|Reg1Bit:bit12
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RZ|Reg1Bit:bit13
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RZ|Reg1Bit:bit14
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RZ|Reg1Bit:bit15
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RM
clock => Reg1Bit:bit0.clock
clock => Reg1Bit:bit1.clock
clock => Reg1Bit:bit2.clock
clock => Reg1Bit:bit3.clock
clock => Reg1Bit:bit4.clock
clock => Reg1Bit:bit5.clock
clock => Reg1Bit:bit6.clock
clock => Reg1Bit:bit7.clock
clock => Reg1Bit:bit8.clock
clock => Reg1Bit:bit9.clock
clock => Reg1Bit:bit10.clock
clock => Reg1Bit:bit11.clock
clock => Reg1Bit:bit12.clock
clock => Reg1Bit:bit13.clock
clock => Reg1Bit:bit14.clock
clock => Reg1Bit:bit15.clock
reset => Reg1Bit:bit0.reset
reset => Reg1Bit:bit1.reset
reset => Reg1Bit:bit2.reset
reset => Reg1Bit:bit3.reset
reset => Reg1Bit:bit4.reset
reset => Reg1Bit:bit5.reset
reset => Reg1Bit:bit6.reset
reset => Reg1Bit:bit7.reset
reset => Reg1Bit:bit8.reset
reset => Reg1Bit:bit9.reset
reset => Reg1Bit:bit10.reset
reset => Reg1Bit:bit11.reset
reset => Reg1Bit:bit12.reset
reset => Reg1Bit:bit13.reset
reset => Reg1Bit:bit14.reset
reset => Reg1Bit:bit15.reset
enable => Reg1Bit:bit0.enable
enable => Reg1Bit:bit1.enable
enable => Reg1Bit:bit2.enable
enable => Reg1Bit:bit3.enable
enable => Reg1Bit:bit4.enable
enable => Reg1Bit:bit5.enable
enable => Reg1Bit:bit6.enable
enable => Reg1Bit:bit7.enable
enable => Reg1Bit:bit8.enable
enable => Reg1Bit:bit9.enable
enable => Reg1Bit:bit10.enable
enable => Reg1Bit:bit11.enable
enable => Reg1Bit:bit12.enable
enable => Reg1Bit:bit13.enable
enable => Reg1Bit:bit14.enable
enable => Reg1Bit:bit15.enable
D[0] => Reg1Bit:bit0.D
D[1] => Reg1Bit:bit1.D
D[2] => Reg1Bit:bit2.D
D[3] => Reg1Bit:bit3.D
D[4] => Reg1Bit:bit4.D
D[5] => Reg1Bit:bit5.D
D[6] => Reg1Bit:bit6.D
D[7] => Reg1Bit:bit7.D
D[8] => Reg1Bit:bit8.D
D[9] => Reg1Bit:bit9.D
D[10] => Reg1Bit:bit10.D
D[11] => Reg1Bit:bit11.D
D[12] => Reg1Bit:bit12.D
D[13] => Reg1Bit:bit13.D
D[14] => Reg1Bit:bit14.D
D[15] => Reg1Bit:bit15.D
Q[0] <= Reg1Bit:bit0.Q
Q[1] <= Reg1Bit:bit1.Q
Q[2] <= Reg1Bit:bit2.Q
Q[3] <= Reg1Bit:bit3.Q
Q[4] <= Reg1Bit:bit4.Q
Q[5] <= Reg1Bit:bit5.Q
Q[6] <= Reg1Bit:bit6.Q
Q[7] <= Reg1Bit:bit7.Q
Q[8] <= Reg1Bit:bit8.Q
Q[9] <= Reg1Bit:bit9.Q
Q[10] <= Reg1Bit:bit10.Q
Q[11] <= Reg1Bit:bit11.Q
Q[12] <= Reg1Bit:bit12.Q
Q[13] <= Reg1Bit:bit13.Q
Q[14] <= Reg1Bit:bit14.Q
Q[15] <= Reg1Bit:bit15.Q


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RM|Reg1Bit:bit0
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RM|Reg1Bit:bit1
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RM|Reg1Bit:bit2
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RM|Reg1Bit:bit3
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RM|Reg1Bit:bit4
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RM|Reg1Bit:bit5
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RM|Reg1Bit:bit6
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RM|Reg1Bit:bit7
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RM|Reg1Bit:bit8
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RM|Reg1Bit:bit9
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RM|Reg1Bit:bit10
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RM|Reg1Bit:bit11
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RM|Reg1Bit:bit12
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RM|Reg1Bit:bit13
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RM|Reg1Bit:bit14
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RM|Reg1Bit:bit15
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RY
clock => Reg1Bit:bit0.clock
clock => Reg1Bit:bit1.clock
clock => Reg1Bit:bit2.clock
clock => Reg1Bit:bit3.clock
clock => Reg1Bit:bit4.clock
clock => Reg1Bit:bit5.clock
clock => Reg1Bit:bit6.clock
clock => Reg1Bit:bit7.clock
clock => Reg1Bit:bit8.clock
clock => Reg1Bit:bit9.clock
clock => Reg1Bit:bit10.clock
clock => Reg1Bit:bit11.clock
clock => Reg1Bit:bit12.clock
clock => Reg1Bit:bit13.clock
clock => Reg1Bit:bit14.clock
clock => Reg1Bit:bit15.clock
reset => Reg1Bit:bit0.reset
reset => Reg1Bit:bit1.reset
reset => Reg1Bit:bit2.reset
reset => Reg1Bit:bit3.reset
reset => Reg1Bit:bit4.reset
reset => Reg1Bit:bit5.reset
reset => Reg1Bit:bit6.reset
reset => Reg1Bit:bit7.reset
reset => Reg1Bit:bit8.reset
reset => Reg1Bit:bit9.reset
reset => Reg1Bit:bit10.reset
reset => Reg1Bit:bit11.reset
reset => Reg1Bit:bit12.reset
reset => Reg1Bit:bit13.reset
reset => Reg1Bit:bit14.reset
reset => Reg1Bit:bit15.reset
enable => Reg1Bit:bit0.enable
enable => Reg1Bit:bit1.enable
enable => Reg1Bit:bit2.enable
enable => Reg1Bit:bit3.enable
enable => Reg1Bit:bit4.enable
enable => Reg1Bit:bit5.enable
enable => Reg1Bit:bit6.enable
enable => Reg1Bit:bit7.enable
enable => Reg1Bit:bit8.enable
enable => Reg1Bit:bit9.enable
enable => Reg1Bit:bit10.enable
enable => Reg1Bit:bit11.enable
enable => Reg1Bit:bit12.enable
enable => Reg1Bit:bit13.enable
enable => Reg1Bit:bit14.enable
enable => Reg1Bit:bit15.enable
D[0] => Reg1Bit:bit0.D
D[1] => Reg1Bit:bit1.D
D[2] => Reg1Bit:bit2.D
D[3] => Reg1Bit:bit3.D
D[4] => Reg1Bit:bit4.D
D[5] => Reg1Bit:bit5.D
D[6] => Reg1Bit:bit6.D
D[7] => Reg1Bit:bit7.D
D[8] => Reg1Bit:bit8.D
D[9] => Reg1Bit:bit9.D
D[10] => Reg1Bit:bit10.D
D[11] => Reg1Bit:bit11.D
D[12] => Reg1Bit:bit12.D
D[13] => Reg1Bit:bit13.D
D[14] => Reg1Bit:bit14.D
D[15] => Reg1Bit:bit15.D
Q[0] <= Reg1Bit:bit0.Q
Q[1] <= Reg1Bit:bit1.Q
Q[2] <= Reg1Bit:bit2.Q
Q[3] <= Reg1Bit:bit3.Q
Q[4] <= Reg1Bit:bit4.Q
Q[5] <= Reg1Bit:bit5.Q
Q[6] <= Reg1Bit:bit6.Q
Q[7] <= Reg1Bit:bit7.Q
Q[8] <= Reg1Bit:bit8.Q
Q[9] <= Reg1Bit:bit9.Q
Q[10] <= Reg1Bit:bit10.Q
Q[11] <= Reg1Bit:bit11.Q
Q[12] <= Reg1Bit:bit12.Q
Q[13] <= Reg1Bit:bit13.Q
Q[14] <= Reg1Bit:bit14.Q
Q[15] <= Reg1Bit:bit15.Q


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RY|Reg1Bit:bit0
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RY|Reg1Bit:bit1
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RY|Reg1Bit:bit2
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RY|Reg1Bit:bit3
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RY|Reg1Bit:bit4
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RY|Reg1Bit:bit5
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RY|Reg1Bit:bit6
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RY|Reg1Bit:bit7
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RY|Reg1Bit:bit8
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RY|Reg1Bit:bit9
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RY|Reg1Bit:bit10
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RY|Reg1Bit:bit11
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RY|Reg1Bit:bit12
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RY|Reg1Bit:bit13
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RY|Reg1Bit:bit14
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:RY|Reg1Bit:bit15
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:PC
clock => Reg1Bit:bit0.clock
clock => Reg1Bit:bit1.clock
clock => Reg1Bit:bit2.clock
clock => Reg1Bit:bit3.clock
clock => Reg1Bit:bit4.clock
clock => Reg1Bit:bit5.clock
clock => Reg1Bit:bit6.clock
clock => Reg1Bit:bit7.clock
clock => Reg1Bit:bit8.clock
clock => Reg1Bit:bit9.clock
clock => Reg1Bit:bit10.clock
clock => Reg1Bit:bit11.clock
clock => Reg1Bit:bit12.clock
clock => Reg1Bit:bit13.clock
clock => Reg1Bit:bit14.clock
clock => Reg1Bit:bit15.clock
reset => Reg1Bit:bit0.reset
reset => Reg1Bit:bit1.reset
reset => Reg1Bit:bit2.reset
reset => Reg1Bit:bit3.reset
reset => Reg1Bit:bit4.reset
reset => Reg1Bit:bit5.reset
reset => Reg1Bit:bit6.reset
reset => Reg1Bit:bit7.reset
reset => Reg1Bit:bit8.reset
reset => Reg1Bit:bit9.reset
reset => Reg1Bit:bit10.reset
reset => Reg1Bit:bit11.reset
reset => Reg1Bit:bit12.reset
reset => Reg1Bit:bit13.reset
reset => Reg1Bit:bit14.reset
reset => Reg1Bit:bit15.reset
enable => Reg1Bit:bit0.enable
enable => Reg1Bit:bit1.enable
enable => Reg1Bit:bit2.enable
enable => Reg1Bit:bit3.enable
enable => Reg1Bit:bit4.enable
enable => Reg1Bit:bit5.enable
enable => Reg1Bit:bit6.enable
enable => Reg1Bit:bit7.enable
enable => Reg1Bit:bit8.enable
enable => Reg1Bit:bit9.enable
enable => Reg1Bit:bit10.enable
enable => Reg1Bit:bit11.enable
enable => Reg1Bit:bit12.enable
enable => Reg1Bit:bit13.enable
enable => Reg1Bit:bit14.enable
enable => Reg1Bit:bit15.enable
D[0] => Reg1Bit:bit0.D
D[1] => Reg1Bit:bit1.D
D[2] => Reg1Bit:bit2.D
D[3] => Reg1Bit:bit3.D
D[4] => Reg1Bit:bit4.D
D[5] => Reg1Bit:bit5.D
D[6] => Reg1Bit:bit6.D
D[7] => Reg1Bit:bit7.D
D[8] => Reg1Bit:bit8.D
D[9] => Reg1Bit:bit9.D
D[10] => Reg1Bit:bit10.D
D[11] => Reg1Bit:bit11.D
D[12] => Reg1Bit:bit12.D
D[13] => Reg1Bit:bit13.D
D[14] => Reg1Bit:bit14.D
D[15] => Reg1Bit:bit15.D
Q[0] <= Reg1Bit:bit0.Q
Q[1] <= Reg1Bit:bit1.Q
Q[2] <= Reg1Bit:bit2.Q
Q[3] <= Reg1Bit:bit3.Q
Q[4] <= Reg1Bit:bit4.Q
Q[5] <= Reg1Bit:bit5.Q
Q[6] <= Reg1Bit:bit6.Q
Q[7] <= Reg1Bit:bit7.Q
Q[8] <= Reg1Bit:bit8.Q
Q[9] <= Reg1Bit:bit9.Q
Q[10] <= Reg1Bit:bit10.Q
Q[11] <= Reg1Bit:bit11.Q
Q[12] <= Reg1Bit:bit12.Q
Q[13] <= Reg1Bit:bit13.Q
Q[14] <= Reg1Bit:bit14.Q
Q[15] <= Reg1Bit:bit15.Q


|SimpleComputer|SimpleProcessor:P|Reg16Bit:PC|Reg1Bit:bit0
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:PC|Reg1Bit:bit1
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:PC|Reg1Bit:bit2
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:PC|Reg1Bit:bit3
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:PC|Reg1Bit:bit4
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:PC|Reg1Bit:bit5
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:PC|Reg1Bit:bit6
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:PC|Reg1Bit:bit7
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:PC|Reg1Bit:bit8
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:PC|Reg1Bit:bit9
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:PC|Reg1Bit:bit10
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:PC|Reg1Bit:bit11
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:PC|Reg1Bit:bit12
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:PC|Reg1Bit:bit13
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:PC|Reg1Bit:bit14
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:PC|Reg1Bit:bit15
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:IR
clock => Reg1Bit:bit0.clock
clock => Reg1Bit:bit1.clock
clock => Reg1Bit:bit2.clock
clock => Reg1Bit:bit3.clock
clock => Reg1Bit:bit4.clock
clock => Reg1Bit:bit5.clock
clock => Reg1Bit:bit6.clock
clock => Reg1Bit:bit7.clock
clock => Reg1Bit:bit8.clock
clock => Reg1Bit:bit9.clock
clock => Reg1Bit:bit10.clock
clock => Reg1Bit:bit11.clock
clock => Reg1Bit:bit12.clock
clock => Reg1Bit:bit13.clock
clock => Reg1Bit:bit14.clock
clock => Reg1Bit:bit15.clock
reset => Reg1Bit:bit0.reset
reset => Reg1Bit:bit1.reset
reset => Reg1Bit:bit2.reset
reset => Reg1Bit:bit3.reset
reset => Reg1Bit:bit4.reset
reset => Reg1Bit:bit5.reset
reset => Reg1Bit:bit6.reset
reset => Reg1Bit:bit7.reset
reset => Reg1Bit:bit8.reset
reset => Reg1Bit:bit9.reset
reset => Reg1Bit:bit10.reset
reset => Reg1Bit:bit11.reset
reset => Reg1Bit:bit12.reset
reset => Reg1Bit:bit13.reset
reset => Reg1Bit:bit14.reset
reset => Reg1Bit:bit15.reset
enable => Reg1Bit:bit0.enable
enable => Reg1Bit:bit1.enable
enable => Reg1Bit:bit2.enable
enable => Reg1Bit:bit3.enable
enable => Reg1Bit:bit4.enable
enable => Reg1Bit:bit5.enable
enable => Reg1Bit:bit6.enable
enable => Reg1Bit:bit7.enable
enable => Reg1Bit:bit8.enable
enable => Reg1Bit:bit9.enable
enable => Reg1Bit:bit10.enable
enable => Reg1Bit:bit11.enable
enable => Reg1Bit:bit12.enable
enable => Reg1Bit:bit13.enable
enable => Reg1Bit:bit14.enable
enable => Reg1Bit:bit15.enable
D[0] => Reg1Bit:bit0.D
D[1] => Reg1Bit:bit1.D
D[2] => Reg1Bit:bit2.D
D[3] => Reg1Bit:bit3.D
D[4] => Reg1Bit:bit4.D
D[5] => Reg1Bit:bit5.D
D[6] => Reg1Bit:bit6.D
D[7] => Reg1Bit:bit7.D
D[8] => Reg1Bit:bit8.D
D[9] => Reg1Bit:bit9.D
D[10] => Reg1Bit:bit10.D
D[11] => Reg1Bit:bit11.D
D[12] => Reg1Bit:bit12.D
D[13] => Reg1Bit:bit13.D
D[14] => Reg1Bit:bit14.D
D[15] => Reg1Bit:bit15.D
Q[0] <= Reg1Bit:bit0.Q
Q[1] <= Reg1Bit:bit1.Q
Q[2] <= Reg1Bit:bit2.Q
Q[3] <= Reg1Bit:bit3.Q
Q[4] <= Reg1Bit:bit4.Q
Q[5] <= Reg1Bit:bit5.Q
Q[6] <= Reg1Bit:bit6.Q
Q[7] <= Reg1Bit:bit7.Q
Q[8] <= Reg1Bit:bit8.Q
Q[9] <= Reg1Bit:bit9.Q
Q[10] <= Reg1Bit:bit10.Q
Q[11] <= Reg1Bit:bit11.Q
Q[12] <= Reg1Bit:bit12.Q
Q[13] <= Reg1Bit:bit13.Q
Q[14] <= Reg1Bit:bit14.Q
Q[15] <= Reg1Bit:bit15.Q


|SimpleComputer|SimpleProcessor:P|Reg16Bit:IR|Reg1Bit:bit0
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:IR|Reg1Bit:bit1
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:IR|Reg1Bit:bit2
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:IR|Reg1Bit:bit3
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:IR|Reg1Bit:bit4
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:IR|Reg1Bit:bit5
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:IR|Reg1Bit:bit6
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:IR|Reg1Bit:bit7
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:IR|Reg1Bit:bit8
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:IR|Reg1Bit:bit9
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:IR|Reg1Bit:bit10
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:IR|Reg1Bit:bit11
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:IR|Reg1Bit:bit12
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:IR|Reg1Bit:bit13
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:IR|Reg1Bit:bit14
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:IR|Reg1Bit:bit15
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:PC_temp
clock => Reg1Bit:bit0.clock
clock => Reg1Bit:bit1.clock
clock => Reg1Bit:bit2.clock
clock => Reg1Bit:bit3.clock
clock => Reg1Bit:bit4.clock
clock => Reg1Bit:bit5.clock
clock => Reg1Bit:bit6.clock
clock => Reg1Bit:bit7.clock
clock => Reg1Bit:bit8.clock
clock => Reg1Bit:bit9.clock
clock => Reg1Bit:bit10.clock
clock => Reg1Bit:bit11.clock
clock => Reg1Bit:bit12.clock
clock => Reg1Bit:bit13.clock
clock => Reg1Bit:bit14.clock
clock => Reg1Bit:bit15.clock
reset => Reg1Bit:bit0.reset
reset => Reg1Bit:bit1.reset
reset => Reg1Bit:bit2.reset
reset => Reg1Bit:bit3.reset
reset => Reg1Bit:bit4.reset
reset => Reg1Bit:bit5.reset
reset => Reg1Bit:bit6.reset
reset => Reg1Bit:bit7.reset
reset => Reg1Bit:bit8.reset
reset => Reg1Bit:bit9.reset
reset => Reg1Bit:bit10.reset
reset => Reg1Bit:bit11.reset
reset => Reg1Bit:bit12.reset
reset => Reg1Bit:bit13.reset
reset => Reg1Bit:bit14.reset
reset => Reg1Bit:bit15.reset
enable => Reg1Bit:bit0.enable
enable => Reg1Bit:bit1.enable
enable => Reg1Bit:bit2.enable
enable => Reg1Bit:bit3.enable
enable => Reg1Bit:bit4.enable
enable => Reg1Bit:bit5.enable
enable => Reg1Bit:bit6.enable
enable => Reg1Bit:bit7.enable
enable => Reg1Bit:bit8.enable
enable => Reg1Bit:bit9.enable
enable => Reg1Bit:bit10.enable
enable => Reg1Bit:bit11.enable
enable => Reg1Bit:bit12.enable
enable => Reg1Bit:bit13.enable
enable => Reg1Bit:bit14.enable
enable => Reg1Bit:bit15.enable
D[0] => Reg1Bit:bit0.D
D[1] => Reg1Bit:bit1.D
D[2] => Reg1Bit:bit2.D
D[3] => Reg1Bit:bit3.D
D[4] => Reg1Bit:bit4.D
D[5] => Reg1Bit:bit5.D
D[6] => Reg1Bit:bit6.D
D[7] => Reg1Bit:bit7.D
D[8] => Reg1Bit:bit8.D
D[9] => Reg1Bit:bit9.D
D[10] => Reg1Bit:bit10.D
D[11] => Reg1Bit:bit11.D
D[12] => Reg1Bit:bit12.D
D[13] => Reg1Bit:bit13.D
D[14] => Reg1Bit:bit14.D
D[15] => Reg1Bit:bit15.D
Q[0] <= Reg1Bit:bit0.Q
Q[1] <= Reg1Bit:bit1.Q
Q[2] <= Reg1Bit:bit2.Q
Q[3] <= Reg1Bit:bit3.Q
Q[4] <= Reg1Bit:bit4.Q
Q[5] <= Reg1Bit:bit5.Q
Q[6] <= Reg1Bit:bit6.Q
Q[7] <= Reg1Bit:bit7.Q
Q[8] <= Reg1Bit:bit8.Q
Q[9] <= Reg1Bit:bit9.Q
Q[10] <= Reg1Bit:bit10.Q
Q[11] <= Reg1Bit:bit11.Q
Q[12] <= Reg1Bit:bit12.Q
Q[13] <= Reg1Bit:bit13.Q
Q[14] <= Reg1Bit:bit14.Q
Q[15] <= Reg1Bit:bit15.Q


|SimpleComputer|SimpleProcessor:P|Reg16Bit:PC_temp|Reg1Bit:bit0
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:PC_temp|Reg1Bit:bit1
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:PC_temp|Reg1Bit:bit2
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:PC_temp|Reg1Bit:bit3
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:PC_temp|Reg1Bit:bit4
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:PC_temp|Reg1Bit:bit5
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:PC_temp|Reg1Bit:bit6
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:PC_temp|Reg1Bit:bit7
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:PC_temp|Reg1Bit:bit8
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:PC_temp|Reg1Bit:bit9
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:PC_temp|Reg1Bit:bit10
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:PC_temp|Reg1Bit:bit11
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:PC_temp|Reg1Bit:bit12
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:PC_temp|Reg1Bit:bit13
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:PC_temp|Reg1Bit:bit14
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:PC_temp|Reg1Bit:bit15
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:Status
clock => Reg1Bit:bit0.clock
clock => Reg1Bit:bit1.clock
clock => Reg1Bit:bit2.clock
clock => Reg1Bit:bit3.clock
clock => Reg1Bit:bit4.clock
clock => Reg1Bit:bit5.clock
clock => Reg1Bit:bit6.clock
clock => Reg1Bit:bit7.clock
clock => Reg1Bit:bit8.clock
clock => Reg1Bit:bit9.clock
clock => Reg1Bit:bit10.clock
clock => Reg1Bit:bit11.clock
clock => Reg1Bit:bit12.clock
clock => Reg1Bit:bit13.clock
clock => Reg1Bit:bit14.clock
clock => Reg1Bit:bit15.clock
reset => Reg1Bit:bit0.reset
reset => Reg1Bit:bit1.reset
reset => Reg1Bit:bit2.reset
reset => Reg1Bit:bit3.reset
reset => Reg1Bit:bit4.reset
reset => Reg1Bit:bit5.reset
reset => Reg1Bit:bit6.reset
reset => Reg1Bit:bit7.reset
reset => Reg1Bit:bit8.reset
reset => Reg1Bit:bit9.reset
reset => Reg1Bit:bit10.reset
reset => Reg1Bit:bit11.reset
reset => Reg1Bit:bit12.reset
reset => Reg1Bit:bit13.reset
reset => Reg1Bit:bit14.reset
reset => Reg1Bit:bit15.reset
enable => Reg1Bit:bit0.enable
enable => Reg1Bit:bit1.enable
enable => Reg1Bit:bit2.enable
enable => Reg1Bit:bit3.enable
enable => Reg1Bit:bit4.enable
enable => Reg1Bit:bit5.enable
enable => Reg1Bit:bit6.enable
enable => Reg1Bit:bit7.enable
enable => Reg1Bit:bit8.enable
enable => Reg1Bit:bit9.enable
enable => Reg1Bit:bit10.enable
enable => Reg1Bit:bit11.enable
enable => Reg1Bit:bit12.enable
enable => Reg1Bit:bit13.enable
enable => Reg1Bit:bit14.enable
enable => Reg1Bit:bit15.enable
D[0] => Reg1Bit:bit0.D
D[1] => Reg1Bit:bit1.D
D[2] => Reg1Bit:bit2.D
D[3] => Reg1Bit:bit3.D
D[4] => Reg1Bit:bit4.D
D[5] => Reg1Bit:bit5.D
D[6] => Reg1Bit:bit6.D
D[7] => Reg1Bit:bit7.D
D[8] => Reg1Bit:bit8.D
D[9] => Reg1Bit:bit9.D
D[10] => Reg1Bit:bit10.D
D[11] => Reg1Bit:bit11.D
D[12] => Reg1Bit:bit12.D
D[13] => Reg1Bit:bit13.D
D[14] => Reg1Bit:bit14.D
D[15] => Reg1Bit:bit15.D
Q[0] <= Reg1Bit:bit0.Q
Q[1] <= Reg1Bit:bit1.Q
Q[2] <= Reg1Bit:bit2.Q
Q[3] <= Reg1Bit:bit3.Q
Q[4] <= Reg1Bit:bit4.Q
Q[5] <= Reg1Bit:bit5.Q
Q[6] <= Reg1Bit:bit6.Q
Q[7] <= Reg1Bit:bit7.Q
Q[8] <= Reg1Bit:bit8.Q
Q[9] <= Reg1Bit:bit9.Q
Q[10] <= Reg1Bit:bit10.Q
Q[11] <= Reg1Bit:bit11.Q
Q[12] <= Reg1Bit:bit12.Q
Q[13] <= Reg1Bit:bit13.Q
Q[14] <= Reg1Bit:bit14.Q
Q[15] <= Reg1Bit:bit15.Q


|SimpleComputer|SimpleProcessor:P|Reg16Bit:Status|Reg1Bit:bit0
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:Status|Reg1Bit:bit1
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:Status|Reg1Bit:bit2
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:Status|Reg1Bit:bit3
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:Status|Reg1Bit:bit4
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:Status|Reg1Bit:bit5
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:Status|Reg1Bit:bit6
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:Status|Reg1Bit:bit7
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:Status|Reg1Bit:bit8
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:Status|Reg1Bit:bit9
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:Status|Reg1Bit:bit10
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:Status|Reg1Bit:bit11
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:Status|Reg1Bit:bit12
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:Status|Reg1Bit:bit13
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:Status|Reg1Bit:bit14
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Reg16Bit:Status|Reg1Bit:bit15
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Mux2Input16Bit:muxB
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
input0[0] => result.DATAB
input0[1] => result.DATAB
input0[2] => result.DATAB
input0[3] => result.DATAB
input0[4] => result.DATAB
input0[5] => result.DATAB
input0[6] => result.DATAB
input0[7] => result.DATAB
input0[8] => result.DATAB
input0[9] => result.DATAB
input0[10] => result.DATAB
input0[11] => result.DATAB
input0[12] => result.DATAB
input0[13] => result.DATAB
input0[14] => result.DATAB
input0[15] => result.DATAB
input1[0] => result.DATAA
input1[1] => result.DATAA
input1[2] => result.DATAA
input1[3] => result.DATAA
input1[4] => result.DATAA
input1[5] => result.DATAA
input1[6] => result.DATAA
input1[7] => result.DATAA
input1[8] => result.DATAA
input1[9] => result.DATAA
input1[10] => result.DATAA
input1[11] => result.DATAA
input1[12] => result.DATAA
input1[13] => result.DATAA
input1[14] => result.DATAA
input1[15] => result.DATAA
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Mux2Input16Bit:muxMA
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
input0[0] => result.DATAB
input0[1] => result.DATAB
input0[2] => result.DATAB
input0[3] => result.DATAB
input0[4] => result.DATAB
input0[5] => result.DATAB
input0[6] => result.DATAB
input0[7] => result.DATAB
input0[8] => result.DATAB
input0[9] => result.DATAB
input0[10] => result.DATAB
input0[11] => result.DATAB
input0[12] => result.DATAB
input0[13] => result.DATAB
input0[14] => result.DATAB
input0[15] => result.DATAB
input1[0] => result.DATAA
input1[1] => result.DATAA
input1[2] => result.DATAA
input1[3] => result.DATAA
input1[4] => result.DATAA
input1[5] => result.DATAA
input1[6] => result.DATAA
input1[7] => result.DATAA
input1[8] => result.DATAA
input1[9] => result.DATAA
input1[10] => result.DATAA
input1[11] => result.DATAA
input1[12] => result.DATAA
input1[13] => result.DATAA
input1[14] => result.DATAA
input1[15] => result.DATAA
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Mux2Input16Bit:muxINC
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
s => result.OUTPUTSELECT
input0[0] => result.DATAB
input0[1] => result.DATAB
input0[2] => result.DATAB
input0[3] => result.DATAB
input0[4] => result.DATAB
input0[5] => result.DATAB
input0[6] => result.DATAB
input0[7] => result.DATAB
input0[8] => result.DATAB
input0[9] => result.DATAB
input0[10] => result.DATAB
input0[11] => result.DATAB
input0[12] => result.DATAB
input0[13] => result.DATAB
input0[14] => result.DATAB
input0[15] => result.DATAB
input1[0] => result.DATAA
input1[1] => result.DATAA
input1[2] => result.DATAA
input1[3] => result.DATAA
input1[4] => result.DATAA
input1[5] => result.DATAA
input1[6] => result.DATAA
input1[7] => result.DATAA
input1[8] => result.DATAA
input1[9] => result.DATAA
input1[10] => result.DATAA
input1[11] => result.DATAA
input1[12] => result.DATAA
input1[13] => result.DATAA
input1[14] => result.DATAA
input1[15] => result.DATAA
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Mux4Input3Bit:muxC
s[0] => Mux0.IN1
s[0] => Mux1.IN1
s[0] => Mux2.IN1
s[1] => Mux0.IN0
s[1] => Mux1.IN0
s[1] => Mux2.IN0
input0[0] => Mux2.IN2
input0[1] => Mux1.IN2
input0[2] => Mux0.IN2
input1[0] => Mux2.IN3
input1[1] => Mux1.IN3
input1[2] => Mux0.IN3
input2[0] => Mux2.IN4
input2[1] => Mux1.IN4
input2[2] => Mux0.IN4
input3[0] => Mux2.IN5
input3[1] => Mux1.IN5
input3[2] => Mux0.IN5
result[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Mux4Input16Bit:muxPC
s[0] => Mux0.IN1
s[0] => Mux1.IN1
s[0] => Mux2.IN1
s[0] => Mux3.IN1
s[0] => Mux4.IN1
s[0] => Mux5.IN1
s[0] => Mux6.IN1
s[0] => Mux7.IN1
s[0] => Mux8.IN1
s[0] => Mux9.IN1
s[0] => Mux10.IN1
s[0] => Mux11.IN1
s[0] => Mux12.IN1
s[0] => Mux13.IN1
s[0] => Mux14.IN1
s[0] => Mux15.IN1
s[1] => Mux0.IN0
s[1] => Mux1.IN0
s[1] => Mux2.IN0
s[1] => Mux3.IN0
s[1] => Mux4.IN0
s[1] => Mux5.IN0
s[1] => Mux6.IN0
s[1] => Mux7.IN0
s[1] => Mux8.IN0
s[1] => Mux9.IN0
s[1] => Mux10.IN0
s[1] => Mux11.IN0
s[1] => Mux12.IN0
s[1] => Mux13.IN0
s[1] => Mux14.IN0
s[1] => Mux15.IN0
input0[0] => Mux15.IN2
input0[1] => Mux14.IN2
input0[2] => Mux13.IN2
input0[3] => Mux12.IN2
input0[4] => Mux11.IN2
input0[5] => Mux10.IN2
input0[6] => Mux9.IN2
input0[7] => Mux8.IN2
input0[8] => Mux7.IN2
input0[9] => Mux6.IN2
input0[10] => Mux5.IN2
input0[11] => Mux4.IN2
input0[12] => Mux3.IN2
input0[13] => Mux2.IN2
input0[14] => Mux1.IN2
input0[15] => Mux0.IN2
input1[0] => Mux15.IN3
input1[1] => Mux14.IN3
input1[2] => Mux13.IN3
input1[3] => Mux12.IN3
input1[4] => Mux11.IN3
input1[5] => Mux10.IN3
input1[6] => Mux9.IN3
input1[7] => Mux8.IN3
input1[8] => Mux7.IN3
input1[9] => Mux6.IN3
input1[10] => Mux5.IN3
input1[11] => Mux4.IN3
input1[12] => Mux3.IN3
input1[13] => Mux2.IN3
input1[14] => Mux1.IN3
input1[15] => Mux0.IN3
input2[0] => Mux15.IN4
input2[1] => Mux14.IN4
input2[2] => Mux13.IN4
input2[3] => Mux12.IN4
input2[4] => Mux11.IN4
input2[5] => Mux10.IN4
input2[6] => Mux9.IN4
input2[7] => Mux8.IN4
input2[8] => Mux7.IN4
input2[9] => Mux6.IN4
input2[10] => Mux5.IN4
input2[11] => Mux4.IN4
input2[12] => Mux3.IN4
input2[13] => Mux2.IN4
input2[14] => Mux1.IN4
input2[15] => Mux0.IN4
input3[0] => Mux15.IN5
input3[1] => Mux14.IN5
input3[2] => Mux13.IN5
input3[3] => Mux12.IN5
input3[4] => Mux11.IN5
input3[5] => Mux10.IN5
input3[6] => Mux9.IN5
input3[7] => Mux8.IN5
input3[8] => Mux7.IN5
input3[9] => Mux6.IN5
input3[10] => Mux5.IN5
input3[11] => Mux4.IN5
input3[12] => Mux3.IN5
input3[13] => Mux2.IN5
input3[14] => Mux1.IN5
input3[15] => Mux0.IN5
result[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|SimpleProcessor:P|Mux4Input16Bit:muxY
s[0] => Mux0.IN1
s[0] => Mux1.IN1
s[0] => Mux2.IN1
s[0] => Mux3.IN1
s[0] => Mux4.IN1
s[0] => Mux5.IN1
s[0] => Mux6.IN1
s[0] => Mux7.IN1
s[0] => Mux8.IN1
s[0] => Mux9.IN1
s[0] => Mux10.IN1
s[0] => Mux11.IN1
s[0] => Mux12.IN1
s[0] => Mux13.IN1
s[0] => Mux14.IN1
s[0] => Mux15.IN1
s[1] => Mux0.IN0
s[1] => Mux1.IN0
s[1] => Mux2.IN0
s[1] => Mux3.IN0
s[1] => Mux4.IN0
s[1] => Mux5.IN0
s[1] => Mux6.IN0
s[1] => Mux7.IN0
s[1] => Mux8.IN0
s[1] => Mux9.IN0
s[1] => Mux10.IN0
s[1] => Mux11.IN0
s[1] => Mux12.IN0
s[1] => Mux13.IN0
s[1] => Mux14.IN0
s[1] => Mux15.IN0
input0[0] => Mux15.IN2
input0[1] => Mux14.IN2
input0[2] => Mux13.IN2
input0[3] => Mux12.IN2
input0[4] => Mux11.IN2
input0[5] => Mux10.IN2
input0[6] => Mux9.IN2
input0[7] => Mux8.IN2
input0[8] => Mux7.IN2
input0[9] => Mux6.IN2
input0[10] => Mux5.IN2
input0[11] => Mux4.IN2
input0[12] => Mux3.IN2
input0[13] => Mux2.IN2
input0[14] => Mux1.IN2
input0[15] => Mux0.IN2
input1[0] => Mux15.IN3
input1[1] => Mux14.IN3
input1[2] => Mux13.IN3
input1[3] => Mux12.IN3
input1[4] => Mux11.IN3
input1[5] => Mux10.IN3
input1[6] => Mux9.IN3
input1[7] => Mux8.IN3
input1[8] => Mux7.IN3
input1[9] => Mux6.IN3
input1[10] => Mux5.IN3
input1[11] => Mux4.IN3
input1[12] => Mux3.IN3
input1[13] => Mux2.IN3
input1[14] => Mux1.IN3
input1[15] => Mux0.IN3
input2[0] => Mux15.IN4
input2[1] => Mux14.IN4
input2[2] => Mux13.IN4
input2[3] => Mux12.IN4
input2[4] => Mux11.IN4
input2[5] => Mux10.IN4
input2[6] => Mux9.IN4
input2[7] => Mux8.IN4
input2[8] => Mux7.IN4
input2[9] => Mux6.IN4
input2[10] => Mux5.IN4
input2[11] => Mux4.IN4
input2[12] => Mux3.IN4
input2[13] => Mux2.IN4
input2[14] => Mux1.IN4
input2[15] => Mux0.IN4
input3[0] => Mux15.IN5
input3[1] => Mux14.IN5
input3[2] => Mux13.IN5
input3[3] => Mux12.IN5
input3[4] => Mux11.IN5
input3[5] => Mux10.IN5
input3[6] => Mux9.IN5
input3[7] => Mux8.IN5
input3[8] => Mux7.IN5
input3[9] => Mux6.IN5
input3[10] => Mux5.IN5
input3[11] => Mux4.IN5
input3[12] => Mux3.IN5
input3[13] => Mux2.IN5
input3[14] => Mux1.IN5
input3[15] => Mux0.IN5
result[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO
clock => MainMemory:Memory.clock
clock => Reg16Bit:LEDRed.clock
clock => Reg16Bit:HEX_Display.clock
clock => Reg16Bit:SliderSwitch.clock
clock => Reg16Bit:PushButton.clock
reset => Reg16Bit:LEDRed.reset
reset => Reg16Bit:HEX_Display.reset
MEM_read => comb.IN1
MEM_read => Data_out.IN1
MEM_read => Data_out.IN1
MEM_read => Data_out.IN1
MEM_write => comb.IN1
MEM_write => comb.IN1
MEM_write => comb.IN1
MFC <= MFC.DB_MAX_OUTPUT_PORT_TYPE
Address[0] => MainMemory:Memory.Address[0]
Address[0] => Equal1.IN15
Address[0] => Equal2.IN15
Address[0] => Equal3.IN15
Address[0] => Equal4.IN15
Address[1] => MainMemory:Memory.Address[1]
Address[1] => Equal1.IN14
Address[1] => Equal2.IN14
Address[1] => Equal3.IN14
Address[1] => Equal4.IN14
Address[2] => MainMemory:Memory.Address[2]
Address[2] => Equal1.IN13
Address[2] => Equal2.IN13
Address[2] => Equal3.IN13
Address[2] => Equal4.IN13
Address[3] => MainMemory:Memory.Address[3]
Address[3] => Equal1.IN12
Address[3] => Equal2.IN12
Address[3] => Equal3.IN12
Address[3] => Equal4.IN12
Address[4] => MainMemory:Memory.Address[4]
Address[4] => Equal1.IN11
Address[4] => Equal2.IN1
Address[4] => Equal3.IN11
Address[4] => Equal4.IN2
Address[5] => MainMemory:Memory.Address[5]
Address[5] => Equal1.IN10
Address[5] => Equal2.IN11
Address[5] => Equal3.IN10
Address[5] => Equal4.IN11
Address[6] => MainMemory:Memory.Address[6]
Address[6] => Equal1.IN9
Address[6] => Equal2.IN10
Address[6] => Equal3.IN1
Address[6] => Equal4.IN1
Address[7] => MainMemory:Memory.Address[7]
Address[7] => Equal1.IN8
Address[7] => Equal2.IN9
Address[7] => Equal3.IN9
Address[7] => Equal4.IN10
Address[8] => MainMemory:Memory.Address[8]
Address[8] => Equal1.IN7
Address[8] => Equal2.IN8
Address[8] => Equal3.IN8
Address[8] => Equal4.IN9
Address[9] => MainMemory:Memory.Address[9]
Address[9] => Equal1.IN6
Address[9] => Equal2.IN7
Address[9] => Equal3.IN7
Address[9] => Equal4.IN8
Address[10] => MainMemory:Memory.Address[10]
Address[10] => Equal1.IN5
Address[10] => Equal2.IN6
Address[10] => Equal3.IN6
Address[10] => Equal4.IN7
Address[11] => MainMemory:Memory.Address[11]
Address[11] => Equal1.IN4
Address[11] => Equal2.IN5
Address[11] => Equal3.IN5
Address[11] => Equal4.IN6
Address[12] => MainMemory:Memory.Address[12]
Address[12] => Equal0.IN3
Address[12] => Equal1.IN0
Address[12] => Equal2.IN0
Address[12] => Equal3.IN0
Address[12] => Equal4.IN0
Address[13] => MainMemory:Memory.Address[13]
Address[13] => Equal0.IN2
Address[13] => Equal1.IN3
Address[13] => Equal2.IN4
Address[13] => Equal3.IN4
Address[13] => Equal4.IN5
Address[14] => MainMemory:Memory.Address[14]
Address[14] => Equal0.IN1
Address[14] => Equal1.IN2
Address[14] => Equal2.IN3
Address[14] => Equal3.IN3
Address[14] => Equal4.IN4
Address[15] => MainMemory:Memory.Address[15]
Address[15] => Equal0.IN0
Address[15] => Equal1.IN1
Address[15] => Equal2.IN2
Address[15] => Equal3.IN2
Address[15] => Equal4.IN3
Data_in[0] => MainMemory:Memory.Data_in[0]
Data_in[0] => Reg16Bit:LEDRed.D[0]
Data_in[0] => Reg16Bit:HEX_Display.D[0]
Data_in[1] => MainMemory:Memory.Data_in[1]
Data_in[1] => Reg16Bit:LEDRed.D[1]
Data_in[1] => Reg16Bit:HEX_Display.D[1]
Data_in[2] => MainMemory:Memory.Data_in[2]
Data_in[2] => Reg16Bit:LEDRed.D[2]
Data_in[2] => Reg16Bit:HEX_Display.D[2]
Data_in[3] => MainMemory:Memory.Data_in[3]
Data_in[3] => Reg16Bit:LEDRed.D[3]
Data_in[3] => Reg16Bit:HEX_Display.D[3]
Data_in[4] => MainMemory:Memory.Data_in[4]
Data_in[4] => Reg16Bit:LEDRed.D[4]
Data_in[4] => Reg16Bit:HEX_Display.D[4]
Data_in[5] => MainMemory:Memory.Data_in[5]
Data_in[5] => Reg16Bit:LEDRed.D[5]
Data_in[5] => Reg16Bit:HEX_Display.D[5]
Data_in[6] => MainMemory:Memory.Data_in[6]
Data_in[6] => Reg16Bit:LEDRed.D[6]
Data_in[6] => Reg16Bit:HEX_Display.D[6]
Data_in[7] => MainMemory:Memory.Data_in[7]
Data_in[7] => Reg16Bit:LEDRed.D[7]
Data_in[7] => Reg16Bit:HEX_Display.D[7]
Data_in[8] => MainMemory:Memory.Data_in[8]
Data_in[8] => Reg16Bit:LEDRed.D[8]
Data_in[8] => Reg16Bit:HEX_Display.D[8]
Data_in[9] => MainMemory:Memory.Data_in[9]
Data_in[9] => Reg16Bit:LEDRed.D[9]
Data_in[9] => Reg16Bit:HEX_Display.D[9]
Data_in[10] => MainMemory:Memory.Data_in[10]
Data_in[10] => Reg16Bit:LEDRed.D[10]
Data_in[10] => Reg16Bit:HEX_Display.D[10]
Data_in[11] => MainMemory:Memory.Data_in[11]
Data_in[11] => Reg16Bit:LEDRed.D[11]
Data_in[11] => Reg16Bit:HEX_Display.D[11]
Data_in[12] => MainMemory:Memory.Data_in[12]
Data_in[12] => Reg16Bit:LEDRed.D[12]
Data_in[12] => Reg16Bit:HEX_Display.D[12]
Data_in[13] => MainMemory:Memory.Data_in[13]
Data_in[13] => Reg16Bit:LEDRed.D[13]
Data_in[13] => Reg16Bit:HEX_Display.D[13]
Data_in[14] => MainMemory:Memory.Data_in[14]
Data_in[14] => Reg16Bit:LEDRed.D[14]
Data_in[14] => Reg16Bit:HEX_Display.D[14]
Data_in[15] => MainMemory:Memory.Data_in[15]
Data_in[15] => Reg16Bit:LEDRed.D[15]
Data_in[15] => Reg16Bit:HEX_Display.D[15]
Data_out[0] <= Data_out.DB_MAX_OUTPUT_PORT_TYPE
Data_out[1] <= Data_out.DB_MAX_OUTPUT_PORT_TYPE
Data_out[2] <= Data_out.DB_MAX_OUTPUT_PORT_TYPE
Data_out[3] <= Data_out.DB_MAX_OUTPUT_PORT_TYPE
Data_out[4] <= Data_out.DB_MAX_OUTPUT_PORT_TYPE
Data_out[5] <= Data_out.DB_MAX_OUTPUT_PORT_TYPE
Data_out[6] <= Data_out.DB_MAX_OUTPUT_PORT_TYPE
Data_out[7] <= Data_out.DB_MAX_OUTPUT_PORT_TYPE
Data_out[8] <= Data_out.DB_MAX_OUTPUT_PORT_TYPE
Data_out[9] <= Data_out.DB_MAX_OUTPUT_PORT_TYPE
Data_out[10] <= Data_out.DB_MAX_OUTPUT_PORT_TYPE
Data_out[11] <= Data_out.DB_MAX_OUTPUT_PORT_TYPE
Data_out[12] <= Data_out.DB_MAX_OUTPUT_PORT_TYPE
Data_out[13] <= Data_out.DB_MAX_OUTPUT_PORT_TYPE
Data_out[14] <= Data_out.DB_MAX_OUTPUT_PORT_TYPE
Data_out[15] <= Data_out.DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] <= Reg16Bit:LEDRed.Q[0]
LEDR[1] <= Reg16Bit:LEDRed.Q[1]
LEDR[2] <= Reg16Bit:LEDRed.Q[2]
LEDR[3] <= Reg16Bit:LEDRed.Q[3]
LEDR[4] <= Reg16Bit:LEDRed.Q[4]
LEDR[5] <= Reg16Bit:LEDRed.Q[5]
LEDR[6] <= Reg16Bit:LEDRed.Q[6]
LEDR[7] <= Reg16Bit:LEDRed.Q[7]
LEDR[8] <= Reg16Bit:LEDRed.Q[8]
LEDR[9] <= Reg16Bit:LEDRed.Q[9]
HEX_DP[0] <= Reg16Bit:HEX_Display.Q[0]
HEX_DP[1] <= Reg16Bit:HEX_Display.Q[1]
HEX_DP[2] <= Reg16Bit:HEX_Display.Q[2]
HEX_DP[3] <= Reg16Bit:HEX_Display.Q[3]
HEX_DP[4] <= Reg16Bit:HEX_Display.Q[4]
HEX_DP[5] <= Reg16Bit:HEX_Display.Q[5]
HEX_DP[6] <= Reg16Bit:HEX_Display.Q[6]
HEX_DP[7] <= Reg16Bit:HEX_Display.Q[7]
SW[0] => Reg16Bit:SliderSwitch.D[0]
SW[1] => Reg16Bit:SliderSwitch.D[1]
SW[2] => Reg16Bit:SliderSwitch.D[2]
SW[3] => Reg16Bit:SliderSwitch.D[3]
SW[4] => Reg16Bit:SliderSwitch.D[4]
SW[5] => Reg16Bit:SliderSwitch.D[5]
SW[6] => Reg16Bit:SliderSwitch.D[6]
SW[7] => Reg16Bit:SliderSwitch.D[7]
SW[8] => Reg16Bit:SliderSwitch.D[8]
SW[9] => Reg16Bit:SliderSwitch.D[9]
KEY => Reg16Bit:PushButton.D[1]


|SimpleComputer|MemoryIOInterface:MemIO|MainMemory:Memory
clock => altsyncram:altsyncram_component.clock0
MEM_read => MFC.IN0
MEM_write => MFC.IN1
MEM_write => altsyncram:altsyncram_component.wren_a
MFC <= MFC.DB_MAX_OUTPUT_PORT_TYPE
Address[0] => altsyncram:altsyncram_component.address_a[0]
Address[1] => altsyncram:altsyncram_component.address_a[1]
Address[2] => altsyncram:altsyncram_component.address_a[2]
Address[3] => altsyncram:altsyncram_component.address_a[3]
Address[4] => altsyncram:altsyncram_component.address_a[4]
Address[5] => altsyncram:altsyncram_component.address_a[5]
Address[6] => altsyncram:altsyncram_component.address_a[6]
Address[7] => altsyncram:altsyncram_component.address_a[7]
Address[8] => altsyncram:altsyncram_component.address_a[8]
Address[9] => altsyncram:altsyncram_component.address_a[9]
Address[10] => altsyncram:altsyncram_component.address_a[10]
Address[11] => altsyncram:altsyncram_component.address_a[11]
Address[12] => ~NO_FANOUT~
Address[13] => ~NO_FANOUT~
Address[14] => ~NO_FANOUT~
Address[15] => ~NO_FANOUT~
Data_in[0] => altsyncram:altsyncram_component.data_a[0]
Data_in[1] => altsyncram:altsyncram_component.data_a[1]
Data_in[2] => altsyncram:altsyncram_component.data_a[2]
Data_in[3] => altsyncram:altsyncram_component.data_a[3]
Data_in[4] => altsyncram:altsyncram_component.data_a[4]
Data_in[5] => altsyncram:altsyncram_component.data_a[5]
Data_in[6] => altsyncram:altsyncram_component.data_a[6]
Data_in[7] => altsyncram:altsyncram_component.data_a[7]
Data_in[8] => altsyncram:altsyncram_component.data_a[8]
Data_in[9] => altsyncram:altsyncram_component.data_a[9]
Data_in[10] => altsyncram:altsyncram_component.data_a[10]
Data_in[11] => altsyncram:altsyncram_component.data_a[11]
Data_in[12] => altsyncram:altsyncram_component.data_a[12]
Data_in[13] => altsyncram:altsyncram_component.data_a[13]
Data_in[14] => altsyncram:altsyncram_component.data_a[14]
Data_in[15] => altsyncram:altsyncram_component.data_a[15]
Data_out[0] <= altsyncram:altsyncram_component.q_a[0]
Data_out[1] <= altsyncram:altsyncram_component.q_a[1]
Data_out[2] <= altsyncram:altsyncram_component.q_a[2]
Data_out[3] <= altsyncram:altsyncram_component.q_a[3]
Data_out[4] <= altsyncram:altsyncram_component.q_a[4]
Data_out[5] <= altsyncram:altsyncram_component.q_a[5]
Data_out[6] <= altsyncram:altsyncram_component.q_a[6]
Data_out[7] <= altsyncram:altsyncram_component.q_a[7]
Data_out[8] <= altsyncram:altsyncram_component.q_a[8]
Data_out[9] <= altsyncram:altsyncram_component.q_a[9]
Data_out[10] <= altsyncram:altsyncram_component.q_a[10]
Data_out[11] <= altsyncram:altsyncram_component.q_a[11]
Data_out[12] <= altsyncram:altsyncram_component.q_a[12]
Data_out[13] <= altsyncram:altsyncram_component.q_a[13]
Data_out[14] <= altsyncram:altsyncram_component.q_a[14]
Data_out[15] <= altsyncram:altsyncram_component.q_a[15]


|SimpleComputer|MemoryIOInterface:MemIO|MainMemory:Memory|altsyncram:altsyncram_component
wren_a => altsyncram_71e1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_71e1:auto_generated.data_a[0]
data_a[1] => altsyncram_71e1:auto_generated.data_a[1]
data_a[2] => altsyncram_71e1:auto_generated.data_a[2]
data_a[3] => altsyncram_71e1:auto_generated.data_a[3]
data_a[4] => altsyncram_71e1:auto_generated.data_a[4]
data_a[5] => altsyncram_71e1:auto_generated.data_a[5]
data_a[6] => altsyncram_71e1:auto_generated.data_a[6]
data_a[7] => altsyncram_71e1:auto_generated.data_a[7]
data_a[8] => altsyncram_71e1:auto_generated.data_a[8]
data_a[9] => altsyncram_71e1:auto_generated.data_a[9]
data_a[10] => altsyncram_71e1:auto_generated.data_a[10]
data_a[11] => altsyncram_71e1:auto_generated.data_a[11]
data_a[12] => altsyncram_71e1:auto_generated.data_a[12]
data_a[13] => altsyncram_71e1:auto_generated.data_a[13]
data_a[14] => altsyncram_71e1:auto_generated.data_a[14]
data_a[15] => altsyncram_71e1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_71e1:auto_generated.address_a[0]
address_a[1] => altsyncram_71e1:auto_generated.address_a[1]
address_a[2] => altsyncram_71e1:auto_generated.address_a[2]
address_a[3] => altsyncram_71e1:auto_generated.address_a[3]
address_a[4] => altsyncram_71e1:auto_generated.address_a[4]
address_a[5] => altsyncram_71e1:auto_generated.address_a[5]
address_a[6] => altsyncram_71e1:auto_generated.address_a[6]
address_a[7] => altsyncram_71e1:auto_generated.address_a[7]
address_a[8] => altsyncram_71e1:auto_generated.address_a[8]
address_a[9] => altsyncram_71e1:auto_generated.address_a[9]
address_a[10] => altsyncram_71e1:auto_generated.address_a[10]
address_a[11] => altsyncram_71e1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_71e1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_71e1:auto_generated.q_a[0]
q_a[1] <= altsyncram_71e1:auto_generated.q_a[1]
q_a[2] <= altsyncram_71e1:auto_generated.q_a[2]
q_a[3] <= altsyncram_71e1:auto_generated.q_a[3]
q_a[4] <= altsyncram_71e1:auto_generated.q_a[4]
q_a[5] <= altsyncram_71e1:auto_generated.q_a[5]
q_a[6] <= altsyncram_71e1:auto_generated.q_a[6]
q_a[7] <= altsyncram_71e1:auto_generated.q_a[7]
q_a[8] <= altsyncram_71e1:auto_generated.q_a[8]
q_a[9] <= altsyncram_71e1:auto_generated.q_a[9]
q_a[10] <= altsyncram_71e1:auto_generated.q_a[10]
q_a[11] <= altsyncram_71e1:auto_generated.q_a[11]
q_a[12] <= altsyncram_71e1:auto_generated.q_a[12]
q_a[13] <= altsyncram_71e1:auto_generated.q_a[13]
q_a[14] <= altsyncram_71e1:auto_generated.q_a[14]
q_a[15] <= altsyncram_71e1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SimpleComputer|MemoryIOInterface:MemIO|MainMemory:Memory|altsyncram:altsyncram_component|altsyncram_71e1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:LEDRed
clock => Reg1Bit:bit0.clock
clock => Reg1Bit:bit1.clock
clock => Reg1Bit:bit2.clock
clock => Reg1Bit:bit3.clock
clock => Reg1Bit:bit4.clock
clock => Reg1Bit:bit5.clock
clock => Reg1Bit:bit6.clock
clock => Reg1Bit:bit7.clock
clock => Reg1Bit:bit8.clock
clock => Reg1Bit:bit9.clock
clock => Reg1Bit:bit10.clock
clock => Reg1Bit:bit11.clock
clock => Reg1Bit:bit12.clock
clock => Reg1Bit:bit13.clock
clock => Reg1Bit:bit14.clock
clock => Reg1Bit:bit15.clock
reset => Reg1Bit:bit0.reset
reset => Reg1Bit:bit1.reset
reset => Reg1Bit:bit2.reset
reset => Reg1Bit:bit3.reset
reset => Reg1Bit:bit4.reset
reset => Reg1Bit:bit5.reset
reset => Reg1Bit:bit6.reset
reset => Reg1Bit:bit7.reset
reset => Reg1Bit:bit8.reset
reset => Reg1Bit:bit9.reset
reset => Reg1Bit:bit10.reset
reset => Reg1Bit:bit11.reset
reset => Reg1Bit:bit12.reset
reset => Reg1Bit:bit13.reset
reset => Reg1Bit:bit14.reset
reset => Reg1Bit:bit15.reset
enable => Reg1Bit:bit0.enable
enable => Reg1Bit:bit1.enable
enable => Reg1Bit:bit2.enable
enable => Reg1Bit:bit3.enable
enable => Reg1Bit:bit4.enable
enable => Reg1Bit:bit5.enable
enable => Reg1Bit:bit6.enable
enable => Reg1Bit:bit7.enable
enable => Reg1Bit:bit8.enable
enable => Reg1Bit:bit9.enable
enable => Reg1Bit:bit10.enable
enable => Reg1Bit:bit11.enable
enable => Reg1Bit:bit12.enable
enable => Reg1Bit:bit13.enable
enable => Reg1Bit:bit14.enable
enable => Reg1Bit:bit15.enable
D[0] => Reg1Bit:bit0.D
D[1] => Reg1Bit:bit1.D
D[2] => Reg1Bit:bit2.D
D[3] => Reg1Bit:bit3.D
D[4] => Reg1Bit:bit4.D
D[5] => Reg1Bit:bit5.D
D[6] => Reg1Bit:bit6.D
D[7] => Reg1Bit:bit7.D
D[8] => Reg1Bit:bit8.D
D[9] => Reg1Bit:bit9.D
D[10] => Reg1Bit:bit10.D
D[11] => Reg1Bit:bit11.D
D[12] => Reg1Bit:bit12.D
D[13] => Reg1Bit:bit13.D
D[14] => Reg1Bit:bit14.D
D[15] => Reg1Bit:bit15.D
Q[0] <= Reg1Bit:bit0.Q
Q[1] <= Reg1Bit:bit1.Q
Q[2] <= Reg1Bit:bit2.Q
Q[3] <= Reg1Bit:bit3.Q
Q[4] <= Reg1Bit:bit4.Q
Q[5] <= Reg1Bit:bit5.Q
Q[6] <= Reg1Bit:bit6.Q
Q[7] <= Reg1Bit:bit7.Q
Q[8] <= Reg1Bit:bit8.Q
Q[9] <= Reg1Bit:bit9.Q
Q[10] <= Reg1Bit:bit10.Q
Q[11] <= Reg1Bit:bit11.Q
Q[12] <= Reg1Bit:bit12.Q
Q[13] <= Reg1Bit:bit13.Q
Q[14] <= Reg1Bit:bit14.Q
Q[15] <= Reg1Bit:bit15.Q


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:LEDRed|Reg1Bit:bit0
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:LEDRed|Reg1Bit:bit1
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:LEDRed|Reg1Bit:bit2
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:LEDRed|Reg1Bit:bit3
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:LEDRed|Reg1Bit:bit4
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:LEDRed|Reg1Bit:bit5
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:LEDRed|Reg1Bit:bit6
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:LEDRed|Reg1Bit:bit7
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:LEDRed|Reg1Bit:bit8
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:LEDRed|Reg1Bit:bit9
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:LEDRed|Reg1Bit:bit10
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:LEDRed|Reg1Bit:bit11
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:LEDRed|Reg1Bit:bit12
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:LEDRed|Reg1Bit:bit13
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:LEDRed|Reg1Bit:bit14
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:LEDRed|Reg1Bit:bit15
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:HEX_Display
clock => Reg1Bit:bit0.clock
clock => Reg1Bit:bit1.clock
clock => Reg1Bit:bit2.clock
clock => Reg1Bit:bit3.clock
clock => Reg1Bit:bit4.clock
clock => Reg1Bit:bit5.clock
clock => Reg1Bit:bit6.clock
clock => Reg1Bit:bit7.clock
clock => Reg1Bit:bit8.clock
clock => Reg1Bit:bit9.clock
clock => Reg1Bit:bit10.clock
clock => Reg1Bit:bit11.clock
clock => Reg1Bit:bit12.clock
clock => Reg1Bit:bit13.clock
clock => Reg1Bit:bit14.clock
clock => Reg1Bit:bit15.clock
reset => Reg1Bit:bit0.reset
reset => Reg1Bit:bit1.reset
reset => Reg1Bit:bit2.reset
reset => Reg1Bit:bit3.reset
reset => Reg1Bit:bit4.reset
reset => Reg1Bit:bit5.reset
reset => Reg1Bit:bit6.reset
reset => Reg1Bit:bit7.reset
reset => Reg1Bit:bit8.reset
reset => Reg1Bit:bit9.reset
reset => Reg1Bit:bit10.reset
reset => Reg1Bit:bit11.reset
reset => Reg1Bit:bit12.reset
reset => Reg1Bit:bit13.reset
reset => Reg1Bit:bit14.reset
reset => Reg1Bit:bit15.reset
enable => Reg1Bit:bit0.enable
enable => Reg1Bit:bit1.enable
enable => Reg1Bit:bit2.enable
enable => Reg1Bit:bit3.enable
enable => Reg1Bit:bit4.enable
enable => Reg1Bit:bit5.enable
enable => Reg1Bit:bit6.enable
enable => Reg1Bit:bit7.enable
enable => Reg1Bit:bit8.enable
enable => Reg1Bit:bit9.enable
enable => Reg1Bit:bit10.enable
enable => Reg1Bit:bit11.enable
enable => Reg1Bit:bit12.enable
enable => Reg1Bit:bit13.enable
enable => Reg1Bit:bit14.enable
enable => Reg1Bit:bit15.enable
D[0] => Reg1Bit:bit0.D
D[1] => Reg1Bit:bit1.D
D[2] => Reg1Bit:bit2.D
D[3] => Reg1Bit:bit3.D
D[4] => Reg1Bit:bit4.D
D[5] => Reg1Bit:bit5.D
D[6] => Reg1Bit:bit6.D
D[7] => Reg1Bit:bit7.D
D[8] => Reg1Bit:bit8.D
D[9] => Reg1Bit:bit9.D
D[10] => Reg1Bit:bit10.D
D[11] => Reg1Bit:bit11.D
D[12] => Reg1Bit:bit12.D
D[13] => Reg1Bit:bit13.D
D[14] => Reg1Bit:bit14.D
D[15] => Reg1Bit:bit15.D
Q[0] <= Reg1Bit:bit0.Q
Q[1] <= Reg1Bit:bit1.Q
Q[2] <= Reg1Bit:bit2.Q
Q[3] <= Reg1Bit:bit3.Q
Q[4] <= Reg1Bit:bit4.Q
Q[5] <= Reg1Bit:bit5.Q
Q[6] <= Reg1Bit:bit6.Q
Q[7] <= Reg1Bit:bit7.Q
Q[8] <= Reg1Bit:bit8.Q
Q[9] <= Reg1Bit:bit9.Q
Q[10] <= Reg1Bit:bit10.Q
Q[11] <= Reg1Bit:bit11.Q
Q[12] <= Reg1Bit:bit12.Q
Q[13] <= Reg1Bit:bit13.Q
Q[14] <= Reg1Bit:bit14.Q
Q[15] <= Reg1Bit:bit15.Q


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:HEX_Display|Reg1Bit:bit0
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:HEX_Display|Reg1Bit:bit1
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:HEX_Display|Reg1Bit:bit2
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:HEX_Display|Reg1Bit:bit3
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:HEX_Display|Reg1Bit:bit4
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:HEX_Display|Reg1Bit:bit5
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:HEX_Display|Reg1Bit:bit6
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:HEX_Display|Reg1Bit:bit7
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:HEX_Display|Reg1Bit:bit8
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:HEX_Display|Reg1Bit:bit9
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:HEX_Display|Reg1Bit:bit10
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:HEX_Display|Reg1Bit:bit11
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:HEX_Display|Reg1Bit:bit12
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:HEX_Display|Reg1Bit:bit13
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:HEX_Display|Reg1Bit:bit14
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:HEX_Display|Reg1Bit:bit15
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:SliderSwitch
clock => Reg1Bit:bit0.clock
clock => Reg1Bit:bit1.clock
clock => Reg1Bit:bit2.clock
clock => Reg1Bit:bit3.clock
clock => Reg1Bit:bit4.clock
clock => Reg1Bit:bit5.clock
clock => Reg1Bit:bit6.clock
clock => Reg1Bit:bit7.clock
clock => Reg1Bit:bit8.clock
clock => Reg1Bit:bit9.clock
clock => Reg1Bit:bit10.clock
clock => Reg1Bit:bit11.clock
clock => Reg1Bit:bit12.clock
clock => Reg1Bit:bit13.clock
clock => Reg1Bit:bit14.clock
clock => Reg1Bit:bit15.clock
reset => Reg1Bit:bit0.reset
reset => Reg1Bit:bit1.reset
reset => Reg1Bit:bit2.reset
reset => Reg1Bit:bit3.reset
reset => Reg1Bit:bit4.reset
reset => Reg1Bit:bit5.reset
reset => Reg1Bit:bit6.reset
reset => Reg1Bit:bit7.reset
reset => Reg1Bit:bit8.reset
reset => Reg1Bit:bit9.reset
reset => Reg1Bit:bit10.reset
reset => Reg1Bit:bit11.reset
reset => Reg1Bit:bit12.reset
reset => Reg1Bit:bit13.reset
reset => Reg1Bit:bit14.reset
reset => Reg1Bit:bit15.reset
enable => Reg1Bit:bit0.enable
enable => Reg1Bit:bit1.enable
enable => Reg1Bit:bit2.enable
enable => Reg1Bit:bit3.enable
enable => Reg1Bit:bit4.enable
enable => Reg1Bit:bit5.enable
enable => Reg1Bit:bit6.enable
enable => Reg1Bit:bit7.enable
enable => Reg1Bit:bit8.enable
enable => Reg1Bit:bit9.enable
enable => Reg1Bit:bit10.enable
enable => Reg1Bit:bit11.enable
enable => Reg1Bit:bit12.enable
enable => Reg1Bit:bit13.enable
enable => Reg1Bit:bit14.enable
enable => Reg1Bit:bit15.enable
D[0] => Reg1Bit:bit0.D
D[1] => Reg1Bit:bit1.D
D[2] => Reg1Bit:bit2.D
D[3] => Reg1Bit:bit3.D
D[4] => Reg1Bit:bit4.D
D[5] => Reg1Bit:bit5.D
D[6] => Reg1Bit:bit6.D
D[7] => Reg1Bit:bit7.D
D[8] => Reg1Bit:bit8.D
D[9] => Reg1Bit:bit9.D
D[10] => Reg1Bit:bit10.D
D[11] => Reg1Bit:bit11.D
D[12] => Reg1Bit:bit12.D
D[13] => Reg1Bit:bit13.D
D[14] => Reg1Bit:bit14.D
D[15] => Reg1Bit:bit15.D
Q[0] <= Reg1Bit:bit0.Q
Q[1] <= Reg1Bit:bit1.Q
Q[2] <= Reg1Bit:bit2.Q
Q[3] <= Reg1Bit:bit3.Q
Q[4] <= Reg1Bit:bit4.Q
Q[5] <= Reg1Bit:bit5.Q
Q[6] <= Reg1Bit:bit6.Q
Q[7] <= Reg1Bit:bit7.Q
Q[8] <= Reg1Bit:bit8.Q
Q[9] <= Reg1Bit:bit9.Q
Q[10] <= Reg1Bit:bit10.Q
Q[11] <= Reg1Bit:bit11.Q
Q[12] <= Reg1Bit:bit12.Q
Q[13] <= Reg1Bit:bit13.Q
Q[14] <= Reg1Bit:bit14.Q
Q[15] <= Reg1Bit:bit15.Q


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:SliderSwitch|Reg1Bit:bit0
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:SliderSwitch|Reg1Bit:bit1
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:SliderSwitch|Reg1Bit:bit2
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:SliderSwitch|Reg1Bit:bit3
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:SliderSwitch|Reg1Bit:bit4
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:SliderSwitch|Reg1Bit:bit5
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:SliderSwitch|Reg1Bit:bit6
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:SliderSwitch|Reg1Bit:bit7
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:SliderSwitch|Reg1Bit:bit8
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:SliderSwitch|Reg1Bit:bit9
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:SliderSwitch|Reg1Bit:bit10
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:SliderSwitch|Reg1Bit:bit11
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:SliderSwitch|Reg1Bit:bit12
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:SliderSwitch|Reg1Bit:bit13
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:SliderSwitch|Reg1Bit:bit14
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:SliderSwitch|Reg1Bit:bit15
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:PushButton
clock => Reg1Bit:bit0.clock
clock => Reg1Bit:bit1.clock
clock => Reg1Bit:bit2.clock
clock => Reg1Bit:bit3.clock
clock => Reg1Bit:bit4.clock
clock => Reg1Bit:bit5.clock
clock => Reg1Bit:bit6.clock
clock => Reg1Bit:bit7.clock
clock => Reg1Bit:bit8.clock
clock => Reg1Bit:bit9.clock
clock => Reg1Bit:bit10.clock
clock => Reg1Bit:bit11.clock
clock => Reg1Bit:bit12.clock
clock => Reg1Bit:bit13.clock
clock => Reg1Bit:bit14.clock
clock => Reg1Bit:bit15.clock
reset => Reg1Bit:bit0.reset
reset => Reg1Bit:bit1.reset
reset => Reg1Bit:bit2.reset
reset => Reg1Bit:bit3.reset
reset => Reg1Bit:bit4.reset
reset => Reg1Bit:bit5.reset
reset => Reg1Bit:bit6.reset
reset => Reg1Bit:bit7.reset
reset => Reg1Bit:bit8.reset
reset => Reg1Bit:bit9.reset
reset => Reg1Bit:bit10.reset
reset => Reg1Bit:bit11.reset
reset => Reg1Bit:bit12.reset
reset => Reg1Bit:bit13.reset
reset => Reg1Bit:bit14.reset
reset => Reg1Bit:bit15.reset
enable => Reg1Bit:bit0.enable
enable => Reg1Bit:bit1.enable
enable => Reg1Bit:bit2.enable
enable => Reg1Bit:bit3.enable
enable => Reg1Bit:bit4.enable
enable => Reg1Bit:bit5.enable
enable => Reg1Bit:bit6.enable
enable => Reg1Bit:bit7.enable
enable => Reg1Bit:bit8.enable
enable => Reg1Bit:bit9.enable
enable => Reg1Bit:bit10.enable
enable => Reg1Bit:bit11.enable
enable => Reg1Bit:bit12.enable
enable => Reg1Bit:bit13.enable
enable => Reg1Bit:bit14.enable
enable => Reg1Bit:bit15.enable
D[0] => Reg1Bit:bit0.D
D[1] => Reg1Bit:bit1.D
D[2] => Reg1Bit:bit2.D
D[3] => Reg1Bit:bit3.D
D[4] => Reg1Bit:bit4.D
D[5] => Reg1Bit:bit5.D
D[6] => Reg1Bit:bit6.D
D[7] => Reg1Bit:bit7.D
D[8] => Reg1Bit:bit8.D
D[9] => Reg1Bit:bit9.D
D[10] => Reg1Bit:bit10.D
D[11] => Reg1Bit:bit11.D
D[12] => Reg1Bit:bit12.D
D[13] => Reg1Bit:bit13.D
D[14] => Reg1Bit:bit14.D
D[15] => Reg1Bit:bit15.D
Q[0] <= Reg1Bit:bit0.Q
Q[1] <= Reg1Bit:bit1.Q
Q[2] <= Reg1Bit:bit2.Q
Q[3] <= Reg1Bit:bit3.Q
Q[4] <= Reg1Bit:bit4.Q
Q[5] <= Reg1Bit:bit5.Q
Q[6] <= Reg1Bit:bit6.Q
Q[7] <= Reg1Bit:bit7.Q
Q[8] <= Reg1Bit:bit8.Q
Q[9] <= Reg1Bit:bit9.Q
Q[10] <= Reg1Bit:bit10.Q
Q[11] <= Reg1Bit:bit11.Q
Q[12] <= Reg1Bit:bit12.Q
Q[13] <= Reg1Bit:bit13.Q
Q[14] <= Reg1Bit:bit14.Q
Q[15] <= Reg1Bit:bit15.Q


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:PushButton|Reg1Bit:bit0
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:PushButton|Reg1Bit:bit1
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:PushButton|Reg1Bit:bit2
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:PushButton|Reg1Bit:bit3
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:PushButton|Reg1Bit:bit4
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:PushButton|Reg1Bit:bit5
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:PushButton|Reg1Bit:bit6
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:PushButton|Reg1Bit:bit7
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:PushButton|Reg1Bit:bit8
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:PushButton|Reg1Bit:bit9
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:PushButton|Reg1Bit:bit10
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:PushButton|Reg1Bit:bit11
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:PushButton|Reg1Bit:bit12
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:PushButton|Reg1Bit:bit13
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:PushButton|Reg1Bit:bit14
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleComputer|MemoryIOInterface:MemIO|Reg16Bit:PushButton|Reg1Bit:bit15
clock => Q~reg0.CLK
reset => Q~reg0.ACLR
enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


