{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 15 17:43:58 2009 " "Info: Processing started: Wed Jul 15 17:43:58 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Data_Gen -c Data_Gen --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Data_Gen -c Data_Gen --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_100 " "Info: Assuming node \"Clk_100\" is an undefined clock" {  } { { "Data_Gen.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/Data_Gen.bdf" { { 224 -72 96 240 "Clk_100" "" } { 216 96 160 232 "Clk_100" "" } { 384 96 160 400 "Clk_100" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_100" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk_100 register register lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_reg_bit\[0\] lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_reg_bit\[15\] 250.0 MHz Internal " "Info: Clock \"Clk_100\" Internal fmax is restricted to 250.0 MHz between source register \"lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_reg_bit\[0\]\" and destination register \"lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_reg_bit\[15\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 4.0 ns " "Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.147 ns + Longest register register " "Info: + Longest register to register delay is 2.147 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_reg_bit\[0\] 1 REG FF_X26_Y17_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X26_Y17_N1; Fanout = 3; REG Node = 'lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_45k.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_45k.tdf" 113 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.446 ns) 0.789 ns lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X26_Y17_N0 2 " "Info: 2: + IC(0.343 ns) + CELL(0.446 ns) = 0.789 ns; Loc. = LCCOMB_X26_Y17_N0; Fanout = 2; COMB Node = 'lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.789 ns" { lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[0] lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_45k.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_45k.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.847 ns lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X26_Y17_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.058 ns) = 0.847 ns; Loc. = LCCOMB_X26_Y17_N2; Fanout = 2; COMB Node = 'lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita0~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_45k.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_45k.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.905 ns lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X26_Y17_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.058 ns) = 0.905 ns; Loc. = LCCOMB_X26_Y17_N4; Fanout = 2; COMB Node = 'lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita1~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_45k.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_45k.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.963 ns lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X26_Y17_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.058 ns) = 0.963 ns; Loc. = LCCOMB_X26_Y17_N6; Fanout = 2; COMB Node = 'lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita2~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_45k.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_45k.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.021 ns lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X26_Y17_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.058 ns) = 1.021 ns; Loc. = LCCOMB_X26_Y17_N8; Fanout = 2; COMB Node = 'lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita3~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_45k.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_45k.tdf" 53 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.079 ns lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X26_Y17_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.058 ns) = 1.079 ns; Loc. = LCCOMB_X26_Y17_N10; Fanout = 2; COMB Node = 'lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita4~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_45k.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_45k.tdf" 58 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.137 ns lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X26_Y17_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.058 ns) = 1.137 ns; Loc. = LCCOMB_X26_Y17_N12; Fanout = 2; COMB Node = 'lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita5~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_45k.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_45k.tdf" 63 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.195 ns lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X26_Y17_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.058 ns) = 1.195 ns; Loc. = LCCOMB_X26_Y17_N14; Fanout = 2; COMB Node = 'lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita6~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_45k.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_45k.tdf" 68 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.253 ns lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X26_Y17_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.058 ns) = 1.253 ns; Loc. = LCCOMB_X26_Y17_N16; Fanout = 2; COMB Node = 'lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita7~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_45k.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_45k.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.311 ns lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X26_Y17_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.058 ns) = 1.311 ns; Loc. = LCCOMB_X26_Y17_N18; Fanout = 2; COMB Node = 'lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita8~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_45k.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_45k.tdf" 78 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.369 ns lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X26_Y17_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.058 ns) = 1.369 ns; Loc. = LCCOMB_X26_Y17_N20; Fanout = 2; COMB Node = 'lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita9~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_45k.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_45k.tdf" 83 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.427 ns lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X26_Y17_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.058 ns) = 1.427 ns; Loc. = LCCOMB_X26_Y17_N22; Fanout = 2; COMB Node = 'lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita10~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_45k.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_45k.tdf" 88 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.485 ns lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X26_Y17_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.058 ns) = 1.485 ns; Loc. = LCCOMB_X26_Y17_N24; Fanout = 2; COMB Node = 'lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita11~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_45k.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_45k.tdf" 93 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.543 ns lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X26_Y17_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.058 ns) = 1.543 ns; Loc. = LCCOMB_X26_Y17_N26; Fanout = 2; COMB Node = 'lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita12~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_45k.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_45k.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.601 ns lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X26_Y17_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.058 ns) = 1.601 ns; Loc. = LCCOMB_X26_Y17_N28; Fanout = 1; COMB Node = 'lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita13~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_45k.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_45k.tdf" 103 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.455 ns) 2.056 ns lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_comb_bita15 17 COMB LCCOMB_X26_Y17_N30 1 " "Info: 17: + IC(0.000 ns) + CELL(0.455 ns) = 2.056 ns; Loc. = LCCOMB_X26_Y17_N30; Fanout = 1; COMB Node = 'lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_comb_bita15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita14~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "db/cntr_45k.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_45k.tdf" 108 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 2.147 ns lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_reg_bit\[15\] 18 REG FF_X26_Y17_N31 2 " "Info: 18: + IC(0.000 ns) + CELL(0.091 ns) = 2.147 ns; Loc. = FF_X26_Y17_N31; Fanout = 2; REG Node = 'lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_reg_bit\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita15 lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[15] } "NODE_NAME" } } { "db/cntr_45k.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_45k.tdf" 113 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.804 ns ( 84.02 % ) " "Info: Total cell delay = 1.804 ns ( 84.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.343 ns ( 15.98 % ) " "Info: Total interconnect delay = 0.343 ns ( 15.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[0] lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita0~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita1~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita2~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita3~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita4~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita5~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita6~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita7~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita8~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita9~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita10~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita11~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita12~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita13~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita14~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita15 lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.147 ns" { lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[0] {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita0~COUT {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita1~COUT {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita2~COUT {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita3~COUT {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita4~COUT {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita5~COUT {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita6~COUT {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita7~COUT {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita8~COUT {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita9~COUT {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita10~COUT {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita11~COUT {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita12~COUT {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita13~COUT {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita14~COUT {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita15 {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[15] {} } { 0.000ns 0.343ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.446ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.455ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 destination 2.575 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_100\" to destination register is 2.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Data_Gen.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/Data_Gen.bdf" { { 224 -72 96 240 "Clk_100" "" } { 216 96 160 232 "Clk_100" "" } { 384 96 160 400 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_100~input 2 COMB IOIBUF_X0_Y14_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Data_Gen.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/Data_Gen.bdf" { { 224 -72 96 240 "Clk_100" "" } { 216 96 160 232 "Clk_100" "" } { 384 96 160 400 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G4 32 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Data_Gen.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/Data_Gen.bdf" { { 224 -72 96 240 "Clk_100" "" } { 216 96 160 232 "Clk_100" "" } { 384 96 160 400 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.534 ns) 2.575 ns lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_reg_bit\[15\] 4 REG FF_X26_Y17_N31 2 " "Info: 4: + IC(0.972 ns) + CELL(0.534 ns) = 2.575 ns; Loc. = FF_X26_Y17_N31; Fanout = 2; REG Node = 'lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_reg_bit\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { Clk_100~inputclkctrl lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[15] } "NODE_NAME" } } { "db/cntr_45k.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_45k.tdf" 113 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 55.92 % ) " "Info: Total cell delay = 1.440 ns ( 55.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 44.08 % ) " "Info: Total interconnect delay = 1.135 ns ( 44.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.575 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.575 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[15] {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 source 2.575 ns - Longest register " "Info: - Longest clock path from clock \"Clk_100\" to source register is 2.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Data_Gen.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/Data_Gen.bdf" { { 224 -72 96 240 "Clk_100" "" } { 216 96 160 232 "Clk_100" "" } { 384 96 160 400 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_100~input 2 COMB IOIBUF_X0_Y14_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Data_Gen.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/Data_Gen.bdf" { { 224 -72 96 240 "Clk_100" "" } { 216 96 160 232 "Clk_100" "" } { 384 96 160 400 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G4 32 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Data_Gen.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/Data_Gen.bdf" { { 224 -72 96 240 "Clk_100" "" } { 216 96 160 232 "Clk_100" "" } { 384 96 160 400 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.534 ns) 2.575 ns lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_reg_bit\[0\] 4 REG FF_X26_Y17_N1 3 " "Info: 4: + IC(0.972 ns) + CELL(0.534 ns) = 2.575 ns; Loc. = FF_X26_Y17_N1; Fanout = 3; REG Node = 'lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { Clk_100~inputclkctrl lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_45k.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_45k.tdf" 113 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 55.92 % ) " "Info: Total cell delay = 1.440 ns ( 55.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 44.08 % ) " "Info: Total interconnect delay = 1.135 ns ( 44.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.575 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.575 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.575 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.575 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[15] {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.575 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.575 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "db/cntr_45k.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_45k.tdf" 113 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "db/cntr_45k.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_45k.tdf" 113 17 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[0] lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita0~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita1~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita2~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita3~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita4~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita5~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita6~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita7~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita8~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita9~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita10~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita11~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita12~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita13~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita14~COUT lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita15 lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.147 ns" { lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[0] {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita0~COUT {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita1~COUT {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita2~COUT {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita3~COUT {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita4~COUT {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita5~COUT {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita6~COUT {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita7~COUT {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita8~COUT {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita9~COUT {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita10~COUT {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita11~COUT {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita12~COUT {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita13~COUT {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita14~COUT {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_comb_bita15 {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[15] {} } { 0.000ns 0.343ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.446ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.455ns 0.091ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.575 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.575 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[15] {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.575 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.575 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[15] {} } {  } {  } "" } } { "db/cntr_45k.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_45k.tdf" 113 17 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_reg_bit\[15\] End_of_Line Clk_100 4.734 ns register " "Info: tsu for register \"lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_reg_bit\[15\]\" (data pin = \"End_of_Line\", clock pin = \"Clk_100\") is 4.734 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.324 ns + Longest pin register " "Info: + Longest pin to register delay is 7.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns End_of_Line 1 PIN PIN_P8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_P8; Fanout = 1; PIN Node = 'End_of_Line'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { End_of_Line } "NODE_NAME" } } { "Data_Gen.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/Data_Gen.bdf" { { 192 -72 96 208 "End_of_Line" "" } { 184 96 165 200 "End_of_Line" "" } { 352 96 165 368 "End_of_Line" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns End_of_Line~input 2 COMB IOIBUF_X21_Y0_N29 41 " "Info: 2: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = IOIBUF_X21_Y0_N29; Fanout = 41; COMB Node = 'End_of_Line~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { End_of_Line End_of_Line~input } "NODE_NAME" } } { "Data_Gen.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/Data_Gen.bdf" { { 192 -72 96 208 "End_of_Line" "" } { 184 96 165 200 "End_of_Line" "" } { 352 96 165 368 "End_of_Line" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.365 ns) + CELL(0.130 ns) 5.337 ns lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|_~52 3 COMB LCCOMB_X17_Y13_N16 32 " "Info: 3: + IC(4.365 ns) + CELL(0.130 ns) = 5.337 ns; Loc. = LCCOMB_X17_Y13_N16; Fanout = 32; COMB Node = 'lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|_~52'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.495 ns" { End_of_Line~input lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|_~52 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.610 ns) 7.324 ns lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_reg_bit\[15\] 4 REG FF_X26_Y17_N31 2 " "Info: 4: + IC(1.377 ns) + CELL(0.610 ns) = 7.324 ns; Loc. = FF_X26_Y17_N31; Fanout = 2; REG Node = 'lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_reg_bit\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.987 ns" { lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|_~52 lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[15] } "NODE_NAME" } } { "db/cntr_45k.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_45k.tdf" 113 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.582 ns ( 21.60 % ) " "Info: Total cell delay = 1.582 ns ( 21.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.742 ns ( 78.40 % ) " "Info: Total interconnect delay = 5.742 ns ( 78.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.324 ns" { End_of_Line End_of_Line~input lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|_~52 lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.324 ns" { End_of_Line {} End_of_Line~input {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|_~52 {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[15] {} } { 0.000ns 0.000ns 4.365ns 1.377ns } { 0.000ns 0.842ns 0.130ns 0.610ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "db/cntr_45k.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_45k.tdf" 113 17 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 destination 2.575 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk_100\" to destination register is 2.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Data_Gen.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/Data_Gen.bdf" { { 224 -72 96 240 "Clk_100" "" } { 216 96 160 232 "Clk_100" "" } { 384 96 160 400 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_100~input 2 COMB IOIBUF_X0_Y14_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Data_Gen.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/Data_Gen.bdf" { { 224 -72 96 240 "Clk_100" "" } { 216 96 160 232 "Clk_100" "" } { 384 96 160 400 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G4 32 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Data_Gen.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/Data_Gen.bdf" { { 224 -72 96 240 "Clk_100" "" } { 216 96 160 232 "Clk_100" "" } { 384 96 160 400 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.534 ns) 2.575 ns lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_reg_bit\[15\] 4 REG FF_X26_Y17_N31 2 " "Info: 4: + IC(0.972 ns) + CELL(0.534 ns) = 2.575 ns; Loc. = FF_X26_Y17_N31; Fanout = 2; REG Node = 'lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_reg_bit\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { Clk_100~inputclkctrl lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[15] } "NODE_NAME" } } { "db/cntr_45k.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_45k.tdf" 113 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 55.92 % ) " "Info: Total cell delay = 1.440 ns ( 55.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 44.08 % ) " "Info: Total interconnect delay = 1.135 ns ( 44.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.575 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.575 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[15] {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.324 ns" { End_of_Line End_of_Line~input lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|_~52 lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.324 ns" { End_of_Line {} End_of_Line~input {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|_~52 {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[15] {} } { 0.000ns 0.000ns 4.365ns 1.377ns } { 0.000ns 0.842ns 0.130ns 0.610ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.575 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.575 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[15] {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk_100 C_Dat\[3\] lpm_counter42:inst74\|lpm_counter:lpm_counter_component\|cntr_nek:auto_generated\|counter_reg_bit\[3\] 8.831 ns register " "Info: tco from clock \"Clk_100\" to destination pin \"C_Dat\[3\]\" through register \"lpm_counter42:inst74\|lpm_counter:lpm_counter_component\|cntr_nek:auto_generated\|counter_reg_bit\[3\]\" is 8.831 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 source 2.563 ns + Longest register " "Info: + Longest clock path from clock \"Clk_100\" to source register is 2.563 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Data_Gen.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/Data_Gen.bdf" { { 224 -72 96 240 "Clk_100" "" } { 216 96 160 232 "Clk_100" "" } { 384 96 160 400 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_100~input 2 COMB IOIBUF_X0_Y14_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Data_Gen.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/Data_Gen.bdf" { { 224 -72 96 240 "Clk_100" "" } { 216 96 160 232 "Clk_100" "" } { 384 96 160 400 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G4 32 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Data_Gen.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/Data_Gen.bdf" { { 224 -72 96 240 "Clk_100" "" } { 216 96 160 232 "Clk_100" "" } { 384 96 160 400 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.534 ns) 2.563 ns lpm_counter42:inst74\|lpm_counter:lpm_counter_component\|cntr_nek:auto_generated\|counter_reg_bit\[3\] 4 REG FF_X17_Y21_N7 3 " "Info: 4: + IC(0.960 ns) + CELL(0.534 ns) = 2.563 ns; Loc. = FF_X17_Y21_N7; Fanout = 3; REG Node = 'lpm_counter42:inst74\|lpm_counter:lpm_counter_component\|cntr_nek:auto_generated\|counter_reg_bit\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { Clk_100~inputclkctrl lpm_counter42:inst74|lpm_counter:lpm_counter_component|cntr_nek:auto_generated|counter_reg_bit[3] } "NODE_NAME" } } { "db/cntr_nek.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_nek.tdf" 113 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 56.18 % ) " "Info: Total cell delay = 1.440 ns ( 56.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.123 ns ( 43.82 % ) " "Info: Total interconnect delay = 1.123 ns ( 43.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.563 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter42:inst74|lpm_counter:lpm_counter_component|cntr_nek:auto_generated|counter_reg_bit[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.563 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter42:inst74|lpm_counter:lpm_counter_component|cntr_nek:auto_generated|counter_reg_bit[3] {} } { 0.000ns 0.000ns 0.163ns 0.960ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "db/cntr_nek.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_nek.tdf" 113 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.069 ns + Longest register pin " "Info: + Longest register to pin delay is 6.069 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter42:inst74\|lpm_counter:lpm_counter_component\|cntr_nek:auto_generated\|counter_reg_bit\[3\] 1 REG FF_X17_Y21_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X17_Y21_N7; Fanout = 3; REG Node = 'lpm_counter42:inst74\|lpm_counter:lpm_counter_component\|cntr_nek:auto_generated\|counter_reg_bit\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter42:inst74|lpm_counter:lpm_counter_component|cntr_nek:auto_generated|counter_reg_bit[3] } "NODE_NAME" } } { "db/cntr_nek.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_nek.tdf" 113 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.484 ns) + CELL(0.367 ns) 0.851 ns lpm_mux8:inst72\|lpm_mux:lpm_mux_component\|mux_krc:auto_generated\|result_node\[3\] 2 COMB LCCOMB_X16_Y21_N0 2 " "Info: 2: + IC(0.484 ns) + CELL(0.367 ns) = 0.851 ns; Loc. = LCCOMB_X16_Y21_N0; Fanout = 2; COMB Node = 'lpm_mux8:inst72\|lpm_mux:lpm_mux_component\|mux_krc:auto_generated\|result_node\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { lpm_counter42:inst74|lpm_counter:lpm_counter_component|cntr_nek:auto_generated|counter_reg_bit[3] lpm_mux8:inst72|lpm_mux:lpm_mux_component|mux_krc:auto_generated|result_node[3] } "NODE_NAME" } } { "db/mux_krc.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/mux_krc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.711 ns) + CELL(3.507 ns) 6.069 ns C_Dat\[3\]~output 3 COMB IOOBUF_X0_Y25_N16 1 " "Info: 3: + IC(1.711 ns) + CELL(3.507 ns) = 6.069 ns; Loc. = IOOBUF_X0_Y25_N16; Fanout = 1; COMB Node = 'C_Dat\[3\]~output'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.218 ns" { lpm_mux8:inst72|lpm_mux:lpm_mux_component|mux_krc:auto_generated|result_node[3] C_Dat[3]~output } "NODE_NAME" } } { "Data_Gen.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/Data_Gen.bdf" { { 296 816 992 312 "C_Dat\[15..0\]" "" } { 288 728 819 304 "C_Dat\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 6.069 ns C_Dat\[3\] 4 PIN PIN_F3 0 " "Info: 4: + IC(0.000 ns) + CELL(0.000 ns) = 6.069 ns; Loc. = PIN_F3; Fanout = 0; PIN Node = 'C_Dat\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { C_Dat[3]~output C_Dat[3] } "NODE_NAME" } } { "Data_Gen.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/Data_Gen.bdf" { { 296 816 992 312 "C_Dat\[15..0\]" "" } { 288 728 819 304 "C_Dat\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.874 ns ( 63.83 % ) " "Info: Total cell delay = 3.874 ns ( 63.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.195 ns ( 36.17 % ) " "Info: Total interconnect delay = 2.195 ns ( 36.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.069 ns" { lpm_counter42:inst74|lpm_counter:lpm_counter_component|cntr_nek:auto_generated|counter_reg_bit[3] lpm_mux8:inst72|lpm_mux:lpm_mux_component|mux_krc:auto_generated|result_node[3] C_Dat[3]~output C_Dat[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.069 ns" { lpm_counter42:inst74|lpm_counter:lpm_counter_component|cntr_nek:auto_generated|counter_reg_bit[3] {} lpm_mux8:inst72|lpm_mux:lpm_mux_component|mux_krc:auto_generated|result_node[3] {} C_Dat[3]~output {} C_Dat[3] {} } { 0.000ns 0.484ns 1.711ns 0.000ns } { 0.000ns 0.367ns 3.507ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.563 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter42:inst74|lpm_counter:lpm_counter_component|cntr_nek:auto_generated|counter_reg_bit[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.563 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter42:inst74|lpm_counter:lpm_counter_component|cntr_nek:auto_generated|counter_reg_bit[3] {} } { 0.000ns 0.000ns 0.163ns 0.960ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.069 ns" { lpm_counter42:inst74|lpm_counter:lpm_counter_component|cntr_nek:auto_generated|counter_reg_bit[3] lpm_mux8:inst72|lpm_mux:lpm_mux_component|mux_krc:auto_generated|result_node[3] C_Dat[3]~output C_Dat[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.069 ns" { lpm_counter42:inst74|lpm_counter:lpm_counter_component|cntr_nek:auto_generated|counter_reg_bit[3] {} lpm_mux8:inst72|lpm_mux:lpm_mux_component|mux_krc:auto_generated|result_node[3] {} C_Dat[3]~output {} C_Dat[3] {} } { 0.000ns 0.484ns 1.711ns 0.000ns } { 0.000ns 0.367ns 3.507ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Data_Sel_Control DDat\[5\] 10.468 ns Longest " "Info: Longest tpd from source pin \"Data_Sel_Control\" to destination pin \"DDat\[5\]\" is 10.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Data_Sel_Control 1 PIN PIN_J1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J1; Fanout = 1; PIN Node = 'Data_Sel_Control'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_Sel_Control } "NODE_NAME" } } { "Data_Gen.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/Data_Gen.bdf" { { 472 -64 112 488 "Data_Sel_Control" "" } { 80 560 654 96 "Data_Sel_Control" "" } { 208 568 662 224 "Data_Sel_Control" "" } { 344 568 662 360 "Data_Sel_Control" "" } { 480 568 662 496 "Data_Sel_Control" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.876 ns) 0.876 ns Data_Sel_Control~input 2 COMB IOIBUF_X0_Y13_N22 34 " "Info: 2: + IC(0.000 ns) + CELL(0.876 ns) = 0.876 ns; Loc. = IOIBUF_X0_Y13_N22; Fanout = 34; COMB Node = 'Data_Sel_Control~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { Data_Sel_Control Data_Sel_Control~input } "NODE_NAME" } } { "Data_Gen.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/Data_Gen.bdf" { { 472 -64 112 488 "Data_Sel_Control" "" } { 80 560 654 96 "Data_Sel_Control" "" } { 208 568 662 224 "Data_Sel_Control" "" } { 344 568 662 360 "Data_Sel_Control" "" } { 480 568 662 496 "Data_Sel_Control" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.093 ns) + CELL(0.130 ns) 5.099 ns lpm_mux8:inst72\|lpm_mux:lpm_mux_component\|mux_krc:auto_generated\|result_node\[5\]~21 3 COMB LCCOMB_X16_Y21_N4 2 " "Info: 3: + IC(4.093 ns) + CELL(0.130 ns) = 5.099 ns; Loc. = LCCOMB_X16_Y21_N4; Fanout = 2; COMB Node = 'lpm_mux8:inst72\|lpm_mux:lpm_mux_component\|mux_krc:auto_generated\|result_node\[5\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.223 ns" { Data_Sel_Control~input lpm_mux8:inst72|lpm_mux:lpm_mux_component|mux_krc:auto_generated|result_node[5]~21 } "NODE_NAME" } } { "db/mux_krc.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/mux_krc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.963 ns) + CELL(3.406 ns) 10.468 ns DDat\[5\]~output 4 COMB IOOBUF_X14_Y0_N23 1 " "Info: 4: + IC(1.963 ns) + CELL(3.406 ns) = 10.468 ns; Loc. = IOOBUF_X14_Y0_N23; Fanout = 1; COMB Node = 'DDat\[5\]~output'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.369 ns" { lpm_mux8:inst72|lpm_mux:lpm_mux_component|mux_krc:auto_generated|result_node[5]~21 DDat[5]~output } "NODE_NAME" } } { "Data_Gen.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/Data_Gen.bdf" { { 432 800 976 448 "DDat\[15..0\]" "" } { 424 728 809 440 "DDat\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 10.468 ns DDat\[5\] 5 PIN PIN_P6 0 " "Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 10.468 ns; Loc. = PIN_P6; Fanout = 0; PIN Node = 'DDat\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { DDat[5]~output DDat[5] } "NODE_NAME" } } { "Data_Gen.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/Data_Gen.bdf" { { 432 800 976 448 "DDat\[15..0\]" "" } { 424 728 809 440 "DDat\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.412 ns ( 42.15 % ) " "Info: Total cell delay = 4.412 ns ( 42.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.056 ns ( 57.85 % ) " "Info: Total interconnect delay = 6.056 ns ( 57.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.468 ns" { Data_Sel_Control Data_Sel_Control~input lpm_mux8:inst72|lpm_mux:lpm_mux_component|mux_krc:auto_generated|result_node[5]~21 DDat[5]~output DDat[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.468 ns" { Data_Sel_Control {} Data_Sel_Control~input {} lpm_mux8:inst72|lpm_mux:lpm_mux_component|mux_krc:auto_generated|result_node[5]~21 {} DDat[5]~output {} DDat[5] {} } { 0.000ns 0.000ns 4.093ns 1.963ns 0.000ns } { 0.000ns 0.876ns 0.130ns 3.406ns 0.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_reg_bit\[1\] End_of_Line Clk_100 -2.085 ns register " "Info: th for register \"lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_reg_bit\[1\]\" (data pin = \"End_of_Line\", clock pin = \"Clk_100\") is -2.085 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 destination 2.575 ns + Longest register " "Info: + Longest clock path from clock \"Clk_100\" to destination register is 2.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Data_Gen.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/Data_Gen.bdf" { { 224 -72 96 240 "Clk_100" "" } { 216 96 160 232 "Clk_100" "" } { 384 96 160 400 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_100~input 2 COMB IOIBUF_X0_Y14_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Data_Gen.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/Data_Gen.bdf" { { 224 -72 96 240 "Clk_100" "" } { 216 96 160 232 "Clk_100" "" } { 384 96 160 400 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G4 32 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Data_Gen.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/Data_Gen.bdf" { { 224 -72 96 240 "Clk_100" "" } { 216 96 160 232 "Clk_100" "" } { 384 96 160 400 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.534 ns) 2.575 ns lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_reg_bit\[1\] 4 REG FF_X26_Y17_N3 3 " "Info: 4: + IC(0.972 ns) + CELL(0.534 ns) = 2.575 ns; Loc. = FF_X26_Y17_N3; Fanout = 3; REG Node = 'lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_reg_bit\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { Clk_100~inputclkctrl lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "db/cntr_45k.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_45k.tdf" 113 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 55.92 % ) " "Info: Total cell delay = 1.440 ns ( 55.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 44.08 % ) " "Info: Total interconnect delay = 1.135 ns ( 44.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.575 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.575 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[1] {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "db/cntr_45k.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_45k.tdf" 113 17 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.817 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.817 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns End_of_Line 1 PIN PIN_P8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_P8; Fanout = 1; PIN Node = 'End_of_Line'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { End_of_Line } "NODE_NAME" } } { "Data_Gen.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/Data_Gen.bdf" { { 192 -72 96 208 "End_of_Line" "" } { 184 96 165 200 "End_of_Line" "" } { 352 96 165 368 "End_of_Line" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns End_of_Line~input 2 COMB IOIBUF_X21_Y0_N29 41 " "Info: 2: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = IOIBUF_X21_Y0_N29; Fanout = 41; COMB Node = 'End_of_Line~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { End_of_Line End_of_Line~input } "NODE_NAME" } } { "Data_Gen.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/Data_Gen.bdf" { { 192 -72 96 208 "End_of_Line" "" } { 184 96 165 200 "End_of_Line" "" } { 352 96 165 368 "End_of_Line" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.633 ns) + CELL(0.342 ns) 4.817 ns lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_reg_bit\[1\] 3 REG FF_X26_Y17_N3 3 " "Info: 3: + IC(3.633 ns) + CELL(0.342 ns) = 4.817 ns; Loc. = FF_X26_Y17_N3; Fanout = 3; REG Node = 'lpm_counter41:inst69\|lpm_counter:lpm_counter_component\|cntr_45k:auto_generated\|counter_reg_bit\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.975 ns" { End_of_Line~input lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "db/cntr_45k.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_45k.tdf" 113 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.184 ns ( 24.58 % ) " "Info: Total cell delay = 1.184 ns ( 24.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.633 ns ( 75.42 % ) " "Info: Total interconnect delay = 3.633 ns ( 75.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.817 ns" { End_of_Line End_of_Line~input lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.817 ns" { End_of_Line {} End_of_Line~input {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[1] {} } { 0.000ns 0.000ns 3.633ns } { 0.000ns 0.842ns 0.342ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.575 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.575 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[1] {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.817 ns" { End_of_Line End_of_Line~input lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.817 ns" { End_of_Line {} End_of_Line~input {} lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[1] {} } { 0.000ns 0.000ns 3.633ns } { 0.000ns 0.842ns 0.342ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Peak virtual memory: 178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 15 17:43:59 2009 " "Info: Processing ended: Wed Jul 15 17:43:59 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
