# do TecTacToe_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/altera/18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/gsegura/Documents/taller/laboratorio4/TecTacToe {/home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameController.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:28 on Oct 21,2019
# vlog -reportprogress 300 -sv -work work "+incdir+/home/gsegura/Documents/taller/laboratorio4/TecTacToe" /home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameController.sv 
# -- Compiling module GameController
# 
# Top level modules:
# 	GameController
# End time: 11:08:28 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/gsegura/Documents/taller/laboratorio4/TecTacToe {/home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameController_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:28 on Oct 21,2019
# vlog -reportprogress 300 -sv -work work "+incdir+/home/gsegura/Documents/taller/laboratorio4/TecTacToe" /home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameController_tb.sv 
# -- Compiling module GameController_tb
# 
# Top level modules:
# 	GameController_tb
# End time: 11:08:28 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.GameController_tb
# vsim work.GameController_tb 
# Start time: 11:08:33 on Oct 21,2019
# Loading sv_std.std
# Loading work.GameController_tb
# Loading work.GameController
add wave -position insertpoint sim:/GameController_tb/*
run
# End time: 11:09:50 on Oct 21,2019, Elapsed time: 0:01:17
# Errors: 0, Warnings: 0, Suppressed Warnings: 10
