static inline bool F_1 ( T_1 V_1 )\r\n{\r\nV_1 &= 0xff0fe ;\r\nreturn ( V_1 == 0x30056 || V_1 == 0x4f052 ) ;\r\n}\r\nstatic int F_2 ( T_1 V_1 , unsigned long * V_2 , unsigned long * V_3 )\r\n{\r\nunsigned int V_4 , V_5 , V_6 , V_7 ;\r\nunsigned long V_8 , V_9 ;\r\nV_8 = V_9 = 0 ;\r\nif ( V_1 & ~ V_10 )\r\nreturn - 1 ;\r\nV_5 = ( V_1 >> V_11 ) & V_12 ;\r\nV_4 = ( V_1 >> V_13 ) & V_14 ;\r\nV_6 = ( V_1 >> V_15 ) & V_16 ;\r\nV_7 = ( V_1 >> V_17 ) & V_18 ;\r\nif ( V_5 ) {\r\nT_1 V_19 ;\r\nif ( V_5 > 6 )\r\nreturn - 1 ;\r\nV_19 = V_1 & ~ V_20 ;\r\nif ( V_5 >= 5 && V_19 != 0x500fa && V_19 != 0x600f4 )\r\nreturn - 1 ;\r\nV_8 |= F_3 ( V_5 ) ;\r\nV_9 |= F_4 ( V_5 ) ;\r\n}\r\nif ( V_5 <= 4 ) {\r\nV_8 |= V_21 ;\r\nV_9 |= V_22 ;\r\n}\r\nif ( V_4 >= 6 && V_4 <= 9 ) {\r\nif ( V_6 & 0x7 )\r\nreturn - 1 ;\r\n} else if ( V_1 & V_23 ) {\r\nV_8 |= V_24 ;\r\nV_9 |= F_5 ( V_6 ) ;\r\n}\r\nif ( V_1 & V_25 ) {\r\nV_8 |= V_26 ;\r\nV_9 |= F_6 ( V_1 >> V_27 ) ;\r\n}\r\nif ( F_1 ( V_1 ) ) {\r\nV_8 |= V_28 ;\r\nV_9 |= F_7 ( V_1 >> V_29 ) ;\r\n} else {\r\nunsigned int V_30 , exp ;\r\nV_30 = ( V_1 >> V_31 ) & V_32 ;\r\nexp = V_30 >> 7 ;\r\nif ( exp && ( V_30 & 0x60 ) == 0 )\r\nreturn - 1 ;\r\nV_8 |= V_33 ;\r\nV_9 |= F_8 ( V_1 >> V_34 ) ;\r\n}\r\nif ( ! V_5 && V_7 )\r\nreturn - 1 ;\r\nif ( V_1 & V_35 ) {\r\nif ( ! V_7 )\r\nreturn - 1 ;\r\nV_8 |= V_36 ;\r\nV_9 |= F_9 ( V_1 >> V_37 ) ;\r\n}\r\nV_8 |= F_10 ( V_7 ) ;\r\nV_9 |= V_38 ;\r\n* V_2 = V_8 ;\r\n* V_3 = V_9 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_11 ( T_1 V_1 [] , int V_39 ,\r\nunsigned int V_40 [] , unsigned long V_41 [] ,\r\nstruct V_42 * V_43 [] )\r\n{\r\nunsigned long V_44 , V_45 , V_46 , V_4 , V_47 , V_48 , V_6 , V_49 ;\r\nunsigned int V_5 , V_50 ;\r\nint V_51 ;\r\nV_50 = 0 ;\r\nfor ( V_51 = 0 ; V_51 < V_39 ; ++ V_51 ) {\r\nV_5 = ( V_1 [ V_51 ] >> V_11 ) & V_12 ;\r\nif ( V_5 )\r\nV_50 |= 1 << V_5 ;\r\n}\r\nV_44 = V_52 ;\r\nV_45 = V_46 = 0 ;\r\nfor ( V_51 = 0 ; V_51 < V_39 ; ++ V_51 ) {\r\nV_5 = ( V_1 [ V_51 ] >> V_11 ) & V_12 ;\r\nV_4 = ( V_1 [ V_51 ] >> V_13 ) & V_14 ;\r\nV_47 = ( V_1 [ V_51 ] >> V_53 ) & V_54 ;\r\nV_48 = V_1 [ V_51 ] & V_55 ;\r\nif ( ! V_5 ) {\r\nfor ( V_5 = 1 ; V_5 <= 4 ; ++ V_5 ) {\r\nif ( ! ( V_50 & ( 1 << V_5 ) ) )\r\nbreak;\r\n}\r\nV_50 |= 1 << V_5 ;\r\n}\r\nif ( V_5 <= 4 ) {\r\nV_45 |= V_4 << F_12 ( V_5 ) ;\r\nV_45 |= V_47 << F_13 ( V_5 ) ;\r\nV_45 |= V_48 << F_14 ( V_5 ) ;\r\n}\r\nif ( V_1 [ V_51 ] & V_23 ) {\r\nV_6 = V_1 [ V_51 ] >> V_15 ;\r\nV_45 |= ( V_6 & 1 ) << V_56 ;\r\nV_6 >>= 1 ;\r\nV_45 |= ( V_6 & 1 ) << V_57 ;\r\n}\r\nif ( V_1 [ V_51 ] & V_25 ) {\r\nV_44 |= V_58 ;\r\nV_49 = ( V_1 [ V_51 ] >> V_27 ) & V_59 ;\r\nif ( V_49 ) {\r\nV_44 |= ( V_49 & 3 ) << V_60 ;\r\nV_44 |= ( V_49 >> 2 ) << V_61 ;\r\n}\r\n}\r\nif ( F_1 ( V_1 [ V_51 ] ) ) {\r\nV_45 |= ( ( V_1 [ V_51 ] >> V_29 ) &\r\nV_62 ) << V_63 ;\r\n} else {\r\nV_49 = ( V_1 [ V_51 ] >> V_29 ) & V_62 ;\r\nV_44 |= V_49 << V_64 ;\r\nV_49 = ( V_1 [ V_51 ] >> V_65 ) & V_66 ;\r\nV_44 |= V_49 << V_67 ;\r\nV_49 = ( V_1 [ V_51 ] >> V_31 ) & V_32 ;\r\nV_44 |= V_49 << V_68 ;\r\n}\r\nif ( V_1 [ V_51 ] & V_35 ) {\r\nV_49 = ( V_1 [ V_51 ] >> V_37 ) & V_69 ;\r\nV_44 |= V_49 << V_70 ;\r\n}\r\nif ( V_43 [ V_51 ] -> V_71 . V_72 )\r\nV_46 |= F_15 ( V_5 ) ;\r\nif ( V_43 [ V_51 ] -> V_71 . V_73 )\r\nV_46 |= F_16 ( V_5 ) ;\r\nif ( V_43 [ V_51 ] -> V_71 . V_74 ) {\r\nif ( F_17 ( V_75 ) )\r\nV_46 |= F_16 ( V_5 ) ;\r\nelse\r\nV_46 |= F_18 ( V_5 ) ;\r\n}\r\nV_40 [ V_51 ] = V_5 - 1 ;\r\n}\r\nV_41 [ 0 ] = 0 ;\r\nif ( V_50 & 2 )\r\nV_41 [ 0 ] = V_76 ;\r\nif ( V_50 & 0x7c )\r\nV_41 [ 0 ] |= V_77 ;\r\nif ( ! ( V_50 & 0x60 ) )\r\nV_41 [ 0 ] |= V_78 ;\r\nV_41 [ 1 ] = V_45 ;\r\nV_41 [ 2 ] = V_44 ;\r\nV_41 [ 3 ] = V_46 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_19 ( T_1 V_1 )\r\n{\r\nint V_51 , V_79 ;\r\nfor ( V_51 = 0 ; V_51 < F_20 ( V_80 ) ; ++ V_51 ) {\r\nif ( V_1 < V_80 [ V_51 ] [ 0 ] )\r\nbreak;\r\nfor ( V_79 = 0 ; V_79 < V_81 && V_80 [ V_51 ] [ V_79 ] ; ++ V_79 )\r\nif ( V_1 == V_80 [ V_51 ] [ V_79 ] )\r\nreturn V_51 ;\r\n}\r\nreturn - 1 ;\r\n}\r\nstatic int F_21 ( T_1 V_1 , unsigned int V_82 , T_1 V_83 [] )\r\n{\r\nint V_51 , V_79 , V_84 = 0 ;\r\nT_1 V_85 ;\r\nV_83 [ V_84 ++ ] = V_1 ;\r\nV_51 = F_19 ( V_1 ) ;\r\nif ( V_51 >= 0 ) {\r\nfor ( V_79 = 0 ; V_79 < V_81 ; ++ V_79 ) {\r\nV_85 = V_80 [ V_51 ] [ V_79 ] ;\r\nif ( V_85 && V_85 != V_1 )\r\nV_83 [ V_84 ++ ] = V_85 ;\r\n}\r\n}\r\nif ( V_82 & V_86 ) {\r\nV_79 = V_84 ;\r\nfor ( V_51 = 0 ; V_51 < V_84 ; ++ V_51 ) {\r\nswitch ( V_83 [ V_51 ] ) {\r\ncase 0x1e :\r\nV_83 [ V_79 ++ ] = 0x600f4 ;\r\nbreak;\r\ncase 0x600f4 :\r\nV_83 [ V_79 ++ ] = 0x1e ;\r\nbreak;\r\ncase 0x2 :\r\nV_83 [ V_79 ++ ] = 0x500fa ;\r\nbreak;\r\ncase 0x500fa :\r\nV_83 [ V_79 ++ ] = 0x2 ;\r\nbreak;\r\n}\r\n}\r\nV_84 = V_79 ;\r\n}\r\nreturn V_84 ;\r\n}\r\nstatic void F_22 ( unsigned int V_5 , unsigned long V_41 [] )\r\n{\r\nif ( V_5 <= 3 )\r\nV_41 [ 1 ] &= ~ ( 0xffUL << F_14 ( V_5 + 1 ) ) ;\r\n}\r\nstatic T_1 F_23 ( T_1 V_87 )\r\n{\r\nT_1 V_88 = 0 ;\r\nif ( V_87 & V_89 )\r\nreturn V_88 ;\r\nif ( V_87 & V_90 )\r\nreturn - 1 ;\r\nif ( V_87 & V_91 )\r\nreturn - 1 ;\r\nif ( V_87 & V_92 ) {\r\nV_88 |= V_93 ;\r\nreturn V_88 ;\r\n}\r\nreturn - 1 ;\r\n}\r\nstatic void F_24 ( T_1 V_88 )\r\n{\r\nF_25 ( V_94 , ( F_26 ( V_94 ) | V_88 ) ) ;\r\n}\r\nstatic int T_2 F_27 ( void )\r\n{\r\nint V_95 ;\r\nif ( ! V_96 -> V_97 ||\r\nstrcmp ( V_96 -> V_97 , L_1 ) )\r\nreturn - V_98 ;\r\nV_95 = F_28 ( & V_99 ) ;\r\nif ( V_95 )\r\nreturn V_95 ;\r\nV_96 -> V_100 |= V_101 ;\r\nif ( F_17 ( V_102 ) )\r\nF_29 ( L_2 ) ;\r\nreturn 0 ;\r\n}
