// Seed: 3267329933
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    input tri1 id_3,
    output supply0 id_4
);
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  logic id_10 = -1'b0 == -1, id_11;
  wire id_12;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    input wand id_2,
    output supply0 id_3,
    input supply1 id_4,
    input wand id_5,
    input supply1 id_6,
    input supply0 id_7,
    output tri id_8,
    input uwire id_9,
    input uwire id_10,
    input wor id_11,
    input wor id_12,
    input uwire id_13,
    input uwire id_14,
    output uwire id_15,
    output supply0 id_16,
    input tri id_17
);
  assign id_3 = id_10;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_17,
      id_2,
      id_8
  );
  assign modCall_1.id_3 = 0;
  wire id_19;
endmodule
