$date
	Sun Jul 03 18:10:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module akhilTest_tb $end
$var wire 1 ! Y $end
$var wire 1 " X $end
$var wire 1 # D $end
$var wire 1 $ C $end
$var wire 1 % B $end
$var wire 1 & A $end
$var integer 32 ' k [31:0] $end
$scope module wtfquestion $end
$var wire 1 & A $end
$var wire 1 % B $end
$var wire 1 $ C $end
$var wire 1 # D $end
$var wire 1 " X $end
$var wire 1 ! Y $end
$var wire 1 ( w1 $end
$var wire 1 ) w2 $end
$var wire 1 * w3 $end
$var wire 1 + w4 $end
$var wire 1 , w5 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
0)
0(
b0 '
0&
0%
0$
0#
0"
0!
$end
#10
1#
b1 '
#20
1)
0#
1$
b10 '
#30
1!
1,
1*
1#
b11 '
#40
0,
0!
0*
0#
0$
1%
b100 '
#50
1#
b101 '
#60
0#
1$
b110 '
#70
1!
1,
1*
1#
b111 '
#80
0!
0,
0*
0)
0#
0$
0%
1&
b1000 '
#90
1#
b1001 '
#100
1)
0#
1$
b1010 '
#110
1!
1,
1*
1#
b1011 '
#120
0,
0!
1"
0*
1(
0#
0$
1%
b1100 '
#130
1#
b1101 '
#140
0#
1$
b1110 '
#150
1!
1+
1,
1*
1#
b1111 '
#160
0"
0!
0,
0+
0*
0)
0(
0#
0$
0%
0&
b10000 '
