//I Type

//initial begin
//mem[0] = 32'b000000000101_00000_000_00010_0010011;   // ADDI x2, x0, 5      
//mem[1] = 32'b0000000_00101_00010_001_00001_0010011;   // SLLI x1, x2, 5    
//mem[2] = 32'b000000001111_00010_010_00001_0010011;   // SLTI x1, x2, 15       
//mem[3] = 32'b0100000_00101_00010_101_00001_0010011;   // SRAI x1, x2, 5   
//mem[4] = 32'b0000000_00101_00010_101_00001_0010011;   // SRLI x1, x2, 5       
//mem[5] = 32'b000000000011_00010_011_00001_0010011;   // SLTIU x1, x2, 3      
//mem[6] = 32'b010000101010_00010_100_00001_0010011;   // XORI x1, x2, 42       
//mem[7] = 32'b000000010000_00010_110_00001_0010011;   // ORI x1, x2, 16        
//mem[8] = 32'b000000000111_00010_111_00001_0010011;   // ANDI x1, x2, 7       
//mem[9] = 32'b000000100000_00000_000_00000_1100111;   // JALR x0, 32(x0)    
//end