
---------- Begin Simulation Statistics ----------
final_tick                                83102880000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 277089                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725764                       # Number of bytes of host memory used
host_op_rate                                   277642                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   360.89                       # Real time elapsed on the host
host_tick_rate                              230268925                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100199496                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083103                       # Number of seconds simulated
sim_ticks                                 83102880000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100199496                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.662058                       # CPI: cycles per instruction
system.cpu.discardedOps                        197509                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        33365654                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.601664                       # IPC: instructions per cycle
system.cpu.numCycles                        166205760                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46438739     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42753845     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10986191     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199496                       # Class of committed instruction
system.cpu.tickCycles                       132840106                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168902                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        370907                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           61                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       604987                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          479                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1211437                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            479                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4397362                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3642725                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             83181                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2112890                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2110692                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.895972                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   66040                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             682                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                295                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              387                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          165                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51492669                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51492669                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51493174                       # number of overall hits
system.cpu.dcache.overall_hits::total        51493174                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       658395                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         658395                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       666309                       # number of overall misses
system.cpu.dcache.overall_misses::total        666309                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23682205500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23682205500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23682205500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23682205500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52151064                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52151064                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52159483                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52159483                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012625                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012625                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012774                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012774                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 35969.601075                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35969.601075                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 35542.376735                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35542.376735                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       214322                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3224                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.477047                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       529572                       # number of writebacks
system.cpu.dcache.writebacks::total            529572                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        60621                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        60621                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        60621                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        60621                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       597774                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       597774                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       605681                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       605681                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21487279000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21487279000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22183845499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22183845499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011462                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011462                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011612                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011612                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35945.489432                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35945.489432                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 36626.285948                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36626.285948                       # average overall mshr miss latency
system.cpu.dcache.replacements                 604660                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40842868                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40842868                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       331141                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        331141                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8248761000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8248761000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41174009                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41174009                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008042                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008042                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24910.116838                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24910.116838                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          558                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          558                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       330583                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       330583                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7894153000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7894153000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008029                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008029                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23879.488661                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23879.488661                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10649801                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10649801                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       327254                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       327254                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15433444500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15433444500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029813                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029813                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 47160.445709                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47160.445709                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        60063                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        60063                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       267191                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       267191                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13593126000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13593126000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024341                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024341                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 50874.191122                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50874.191122                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          505                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           505                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7914                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7914                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.940017                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.940017                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7907                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7907                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    696566499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    696566499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939185                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939185                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 88094.915771                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88094.915771                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       244500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       244500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        61125                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        61125                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       240500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       240500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        60125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        60125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  83102880000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.582123                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52098930                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            605684                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             86.016685                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.582123                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983967                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983967                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          206                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          339                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          462                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         417882156                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        417882156                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83102880000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83102880000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83102880000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42703679                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43555066                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11057137                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10235474                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10235474                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10235474                       # number of overall hits
system.cpu.icache.overall_hits::total        10235474                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          767                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            767                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          767                       # number of overall misses
system.cpu.icache.overall_misses::total           767                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55552500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55552500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55552500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55552500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10236241                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10236241                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10236241                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10236241                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72428.292047                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72428.292047                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72428.292047                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72428.292047                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          325                       # number of writebacks
system.cpu.icache.writebacks::total               325                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          767                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          767                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          767                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          767                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54785500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54785500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54785500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54785500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71428.292047                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71428.292047                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71428.292047                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71428.292047                       # average overall mshr miss latency
system.cpu.icache.replacements                    325                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10235474                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10235474                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          767                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           767                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55552500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55552500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10236241                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10236241                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72428.292047                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72428.292047                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          767                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          767                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54785500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54785500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71428.292047                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71428.292047                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  83102880000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           362.725381                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10236241                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               767                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13345.816167                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   362.725381                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.708448                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.708448                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          335                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20473249                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20473249                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83102880000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83102880000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83102880000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  83102880000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100199496                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   98                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               404337                       # number of demand (read+write) hits
system.l2.demand_hits::total                   404435                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  98                       # number of overall hits
system.l2.overall_hits::.cpu.data              404337                       # number of overall hits
system.l2.overall_hits::total                  404435                       # number of overall hits
system.l2.demand_misses::.cpu.inst                669                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201348                       # number of demand (read+write) misses
system.l2.demand_misses::total                 202017                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               669                       # number of overall misses
system.l2.overall_misses::.cpu.data            201348                       # number of overall misses
system.l2.overall_misses::total                202017                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52586500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17027522500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17080109000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52586500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17027522500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17080109000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              767                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           605685                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               606452                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             767                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          605685                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              606452                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.872229                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.332430                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.333113                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.872229                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.332430                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.333113                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78604.633782                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84567.626696                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84547.879634                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78604.633782                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84567.626696                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84547.879634                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111215                       # number of writebacks
system.l2.writebacks::total                    111215                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201343                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            202012                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201343                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           202012                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45896500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15013774500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15059671000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45896500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15013774500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15059671000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.872229                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.332422                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.333105                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.872229                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.332422                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.333105                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68604.633782                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74568.147390                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74548.398115                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68604.633782                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74568.147390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74548.398115                       # average overall mshr miss latency
system.l2.replacements                         169375                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       529572                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           529572                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       529572                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       529572                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          321                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              321                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          321                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          321                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            130939                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                130939                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136252                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136252                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11816341500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11816341500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        267191                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            267191                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.509942                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.509942                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86724.169187                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86724.169187                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136252                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136252                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10453831500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10453831500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.509942                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.509942                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76724.242580                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76724.242580                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             98                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 98                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52586500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52586500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.872229                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.872229                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78604.633782                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78604.633782                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45896500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45896500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.872229                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.872229                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68604.633782                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68604.633782                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        273398                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            273398                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        65096                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65096                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5211181000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5211181000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       338494                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        338494                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.192311                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.192311                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80053.782106                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80053.782106                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        65091                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65091                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4559943000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4559943000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.192296                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.192296                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70054.892381                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70054.892381                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  83102880000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31886.361689                       # Cycle average of tags in use
system.l2.tags.total_refs                     1211370                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    202143                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.992639                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      44.867867                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        81.434798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31760.059024                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002485                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973095                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1337                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15684                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15646                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9893151                       # Number of tag accesses
system.l2.tags.data_accesses                  9893151                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83102880000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    111215.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       669.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    201302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003534478500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6656                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6656                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              525991                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104662                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      202011                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111215                       # Number of write requests accepted
system.mem_ctrls.readBursts                    202011                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111215                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     40                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.55                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                202011                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111215                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  139722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.344050                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.842417                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.338440                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6494     97.57%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           32      0.48%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          128      1.92%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6656                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.706130                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.677132                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.999413                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4385     65.88%     65.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               35      0.53%     66.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2053     30.84%     97.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              174      2.61%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.12%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6656                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12928704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7117760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    155.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     85.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   83102602000                       # Total gap between requests
system.mem_ctrls.avgGap                     265311.95                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12883328                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7116544                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 515216.801150573825                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 155028658.453232914209                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 85635347.415155768394                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          669                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       201342                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       111215                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18485250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6720058000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1959044743000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27631.17                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33376.33                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17614932.72                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12885888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12928704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7117760                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7117760                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          669                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       201342                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         202011                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       111215                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        111215                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       515217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    155059464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        155574680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       515217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       515217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     85649980                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        85649980                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     85649980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       515217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    155059464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       241224660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               201971                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              111196                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12810                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12635                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12659                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12393                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12607                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12381                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12464                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12146                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12615                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12623                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12799                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12751                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12808                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12680                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12829                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12771                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7042                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7031                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7038                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6946                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7147                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6796                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6493                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6882                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6917                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         7009                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6948                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         7006                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6935                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7059                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7090                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2951587000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1009855000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6738543250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14613.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33363.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              138948                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              70006                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.80                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           62.96                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       104213                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   192.324259                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   112.276064                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   256.017911                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        68440     65.67%     65.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14354     13.77%     79.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2554      2.45%     81.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1594      1.53%     83.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9522      9.14%     92.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1303      1.25%     93.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          461      0.44%     94.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          342      0.33%     94.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5643      5.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       104213                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12926144                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7116544                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              155.543875                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               85.635347                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.88                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  83102880000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       371215740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       197305845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      714678300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     288927000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6560052720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  21020906310                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  14209700160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   43362786075                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   521.796430                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  36727466000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2774940000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  43600474000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       372865080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       198182490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      727394640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     291516120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6560052720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  21815549580                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  13540526880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   43506087510                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   523.520816                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  34978904750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2774940000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  45349035250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  83102880000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              65760                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111215                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57681                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136251                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136251                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65760                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       572918                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 572918                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20046464                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20046464                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            202011                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  202011    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              202011                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  83102880000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           847131500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1087837000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            339261                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       640787                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          325                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          133248                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           267191                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          267190                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           767                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       338494                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1859                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1816029                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1817888                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        69888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     72656384                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               72726272                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          169375                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7117760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           775827                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000699                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026422                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 775285     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    542      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             775827                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  83102880000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1135615500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1150500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         908528495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
