
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.27+30 (git sha1 e56dad56c, x86_64-conda-linux-gnu-cc 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1681341442694/work=/usr/local/src/conda/yosys-0.27_33_ge56dad56c -fdebug-prefix-map=/users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/conda-env=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Liberty frontend: OpenRAM_output/sky130_sram_2rw_64x128_64_TT_1p8V_25C.lib
Imported 1 cell types from liberty file.

2. Executing Liberty frontend: OpenRAM_output/sky130_sram_2rw_32x128_32_TT_1p8V_25C.lib
Imported 1 cell types from liberty file.

3. Executing Verilog-2005 frontend: ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v
Parsing SystemVerilog input from `../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v' to AST representation.
Generating RTLIL representation for module `\alu'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu_control.v
Parsing SystemVerilog input from `../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu_control.v' to AST representation.
Generating RTLIL representation for module `\alu_control'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/branch_unit.v
Parsing SystemVerilog input from `../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/branch_unit.v' to AST representation.
Generating RTLIL representation for module `\branch_unit'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/control_unit.v
Parsing SystemVerilog input from `../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/control_unit.v' to AST representation.
Generating RTLIL representation for module `\control_unit'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/cpu.v
Parsing SystemVerilog input from `../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/cpu.v' to AST representation.
Generating RTLIL representation for module `\cpu'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/immediate_extend_unit.v
Parsing SystemVerilog input from `../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/immediate_extend_unit.v' to AST representation.
Generating RTLIL representation for module `\immediate_extend_unit'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/mux_2.v
Parsing SystemVerilog input from `../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/mux_2.v' to AST representation.
Generating RTLIL representation for module `\mux_2'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/pc.v
Parsing SystemVerilog input from `../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/pc.v' to AST representation.
Generating RTLIL representation for module `\pc'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/reg_arstn.v
Parsing SystemVerilog input from `../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/reg_arstn.v' to AST representation.
Generating RTLIL representation for module `\reg_arstn'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/reg_arstn_en.v
Parsing SystemVerilog input from `../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/reg_arstn_en.v' to AST representation.
Generating RTLIL representation for module `\reg_arstn_en'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v
Parsing SystemVerilog input from `../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v' to AST representation.
Generating RTLIL representation for module `\register_file'.
Warning: Replacing memory \reg_array with list of registers. See ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:59
Warning: Replacing memory \reg_array_nxt with list of registers. See ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:49
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v
Parsing SystemVerilog input from `../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v' to AST representation.
Generating RTLIL representation for module `\sram_BW32'.
Warning: Replacing memory \cs_ext_i with list of registers. See ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:82
Warning: Replacing memory \cs_i with list of registers. See ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:81
Generating RTLIL representation for module `\sram_BW64'.
Warning: Replacing memory \cs_ext_i with list of registers. See ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:161
Warning: Replacing memory \cs_i with list of registers. See ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:160
Successfully finished Verilog frontend.

15. Generating Graphviz representation of design.
Writing dot description to `/users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/hierarchy.dot'.
Dumping module cpu to page 1.

16. Executing HIERARCHY pass (managing design hierarchy).

16.1. Analyzing design hierarchy..
Top module:  \cpu
Used module:     \branch_unit
Used module:     \mux_2
Used module:     \alu
Used module:     \alu_control
Used module:     \register_file
Used module:     \control_unit
Used module:     \sram_BW64
Used module:     \sram_BW32
Used module:     \pc
Used module:         \reg_arstn_en
Used module:     \immediate_extend_unit
Parameter \DATA_W = 64

16.2. Executing AST frontend in derive mode using pre-parsed AST for module `\branch_unit'.
Parameter \DATA_W = 64
Generating RTLIL representation for module `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000'.
Parameter \DATA_W = 64

16.3. Executing AST frontend in derive mode using pre-parsed AST for module `\mux_2'.
Parameter \DATA_W = 64
Generating RTLIL representation for module `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000'.
Parameter \DATA_W = 64

16.4. Executing AST frontend in derive mode using pre-parsed AST for module `\alu'.
Parameter \DATA_W = 64
Generating RTLIL representation for module `$paramod\alu\DATA_W=s32'00000000000000000000000001000000'.
Parameter \DATA_W = 64
Found cached RTLIL representation for module `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000'.
Parameter \DATA_W = 64

16.5. Executing AST frontend in derive mode using pre-parsed AST for module `\register_file'.
Parameter \DATA_W = 64
Generating RTLIL representation for module `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000'.
Warning: Replacing memory \reg_array with list of registers. See ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:59
Warning: Replacing memory \reg_array_nxt with list of registers. See ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:49
Parameter \ADDR_W = 10

16.6. Executing AST frontend in derive mode using pre-parsed AST for module `\sram_BW64'.
Parameter \ADDR_W = 10
Generating RTLIL representation for module `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010'.
Warning: Replacing memory \cs_ext_i with list of registers. See ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:161
Warning: Replacing memory \cs_i with list of registers. See ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:160
Parameter \ADDR_W = 9

16.7. Executing AST frontend in derive mode using pre-parsed AST for module `\sram_BW32'.
Parameter \ADDR_W = 9
Generating RTLIL representation for module `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001'.
Warning: Replacing memory \cs_ext_i with list of registers. See ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:82
Warning: Replacing memory \cs_i with list of registers. See ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:81
Parameter \DATA_W = 64

16.8. Executing AST frontend in derive mode using pre-parsed AST for module `\pc'.
Parameter \DATA_W = 64
Generating RTLIL representation for module `$paramod\pc\DATA_W=s32'00000000000000000000000001000000'.
Parameter \DATA_W = 16
Parameter \PRESET_VAL = 0

16.9. Executing AST frontend in derive mode using pre-parsed AST for module `\reg_arstn_en'.
Parameter \DATA_W = 16
Parameter \PRESET_VAL = 0
Generating RTLIL representation for module `$paramod$e18ebf2046cabfdf4fa0afa2c04bef0cec4e08f5\reg_arstn_en'.
Parameter \DATA_W = 16

16.10. Executing AST frontend in derive mode using pre-parsed AST for module `\mux_2'.
Parameter \DATA_W = 16
Generating RTLIL representation for module `$paramod\mux_2\DATA_W=s32'00000000000000000000000000010000'.
Parameter \DATA_W = 16
Found cached RTLIL representation for module `$paramod\mux_2\DATA_W=s32'00000000000000000000000000010000'.

16.11. Analyzing design hierarchy..
Top module:  \cpu
Used module:     $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000
Used module:     $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000
Used module:     $paramod\alu\DATA_W=s32'00000000000000000000000001000000
Used module:     \alu_control
Used module:     $paramod\register_file\DATA_W=s32'00000000000000000000000001000000
Used module:     \control_unit
Used module:     $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010
Used module:     $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001
Used module:     $paramod\pc\DATA_W=s32'00000000000000000000000001000000
Used module:         \reg_arstn_en
Used module:         \mux_2
Used module:     \immediate_extend_unit
Parameter \DATA_W = 64
Parameter \PRESET_VAL = 0

16.12. Executing AST frontend in derive mode using pre-parsed AST for module `\reg_arstn_en'.
Parameter \DATA_W = 64
Parameter \PRESET_VAL = 0
Generating RTLIL representation for module `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en'.
Parameter \DATA_W = 64
Found cached RTLIL representation for module `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000'.
Parameter \DATA_W = 64
Found cached RTLIL representation for module `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000'.

16.13. Analyzing design hierarchy..
Top module:  \cpu
Used module:     $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000
Used module:     $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000
Used module:     $paramod\alu\DATA_W=s32'00000000000000000000000001000000
Used module:     \alu_control
Used module:     $paramod\register_file\DATA_W=s32'00000000000000000000000001000000
Used module:     \control_unit
Used module:     $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010
Used module:     $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001
Used module:     $paramod\pc\DATA_W=s32'00000000000000000000000001000000
Used module:         $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en
Used module:     \immediate_extend_unit

16.14. Analyzing design hierarchy..
Top module:  \cpu
Used module:     $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000
Used module:     $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000
Used module:     $paramod\alu\DATA_W=s32'00000000000000000000000001000000
Used module:     \alu_control
Used module:     $paramod\register_file\DATA_W=s32'00000000000000000000000001000000
Used module:     \control_unit
Used module:     $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010
Used module:     $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001
Used module:     $paramod\pc\DATA_W=s32'00000000000000000000000001000000
Used module:         $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en
Used module:     \immediate_extend_unit
Removing unused module `$paramod\mux_2\DATA_W=s32'00000000000000000000000000010000'.
Removing unused module `$paramod$e18ebf2046cabfdf4fa0afa2c04bef0cec4e08f5\reg_arstn_en'.
Removing unused module `\sram_BW64'.
Removing unused module `\sram_BW32'.
Removing unused module `\register_file'.
Removing unused module `\reg_arstn_en'.
Removing unused module `\reg_arstn'.
Removing unused module `\pc'.
Removing unused module `\mux_2'.
Removing unused module `\branch_unit'.
Removing unused module `\alu'.
Removed 11 unused modules.

17. Executing TRIBUF pass.

18. Executing HIERARCHY pass (managing design hierarchy).

18.1. Analyzing design hierarchy..
Top module:  \cpu
Used module:     $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000
Used module:     $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000
Used module:     $paramod\alu\DATA_W=s32'00000000000000000000000001000000
Used module:     \alu_control
Used module:     $paramod\register_file\DATA_W=s32'00000000000000000000000001000000
Used module:     \control_unit
Used module:     $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010
Used module:     $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001
Used module:     $paramod\pc\DATA_W=s32'00000000000000000000000001000000
Used module:         $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en
Used module:     \immediate_extend_unit

18.2. Analyzing design hierarchy..
Top module:  \cpu
Used module:     $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000
Used module:     $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000
Used module:     $paramod\alu\DATA_W=s32'00000000000000000000000001000000
Used module:     \alu_control
Used module:     $paramod\register_file\DATA_W=s32'00000000000000000000000001000000
Used module:     \control_unit
Used module:     $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010
Used module:     $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001
Used module:     $paramod\pc\DATA_W=s32'00000000000000000000000001000000
Used module:         $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en
Used module:     \immediate_extend_unit
Removed 0 unused modules.

19. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

20. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:57$403 in module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.
Marked 2 switch rules as full_case in process $proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:137$371 in module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.
Marked 1 switch rules as full_case in process $proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361 in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Marked 32 switch rules as full_case in process $proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264 in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Removed 2 dead cases from process $proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:39$257 in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Marked 2 switch rules as full_case in process $proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:39$257 in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Marked 1 switch rules as full_case in process $proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:116$253 in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
Marked 1 switch rules as full_case in process $proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:108$249 in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
Marked 1 switch rules as full_case in process $proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:98$245 in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
Marked 1 switch rules as full_case in process $proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:90$243 in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
Marked 1 switch rules as full_case in process $proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:74$242 in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
Marked 1 switch rules as full_case in process $proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:52$231 in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
Marked 1 switch rules as full_case in process $proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/mux_2.v:11$229 in module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.
Marked 1 switch rules as full_case in process $proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/immediate_extend_unit.v:23$34 in module immediate_extend_unit.
Marked 1 switch rules as full_case in process $proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/control_unit.v:31$33 in module control_unit.
Marked 1 switch rules as full_case in process $proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu_control.v:56$26 in module alu_control.
Marked 1 switch rules as full_case in process $proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu_control.v:43$25 in module alu_control.
Marked 1 switch rules as full_case in process $proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/reg_arstn_en.v:24$439 in module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.
Marked 1 switch rules as full_case in process $proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/reg_arstn_en.v:16$437 in module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.
Removed a total of 2 dead cases.

21. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 32 redundant assignments.
Promoted 106 assignments to connections.

22. Executing PROC_INIT pass (extract init attributes).

23. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \arst_n in `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
Found async reset \arst_n in `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/reg_arstn_en.v:16$437'.

24. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

25. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\pc\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/pc.v:73$429'.
Creating decoders for process `$paramod\pc\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/pc.v:39$427'.
Creating decoders for process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:0$426'.
Creating decoders for process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:80$417'.
Creating decoders for process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:66$410'.
Creating decoders for process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:57$403'.
     1/2: $1$mem2reg_rd$\data_ext_i$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:62$402_DATA[31:0]$409
     2/2: $1$mem2reg_rd$\data_i$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:58$401_DATA[31:0]$408
Creating decoders for process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:0$394'.
Creating decoders for process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:159$385'.
Creating decoders for process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:145$378'.
Creating decoders for process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:137$371'.
     1/2: $1$mem2reg_rd$\data_ext_i$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:142$370_DATA[63:0]$377
     2/2: $1$mem2reg_rd$\data_i$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:138$369_DATA[63:0]$376
Creating decoders for process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
     1/33: $2\idx[31:0]
     2/33: $0\reg_array[31][63:0]
     3/33: $0\reg_array[30][63:0]
     4/33: $0\reg_array[29][63:0]
     5/33: $0\reg_array[28][63:0]
     6/33: $0\reg_array[27][63:0]
     7/33: $0\reg_array[26][63:0]
     8/33: $0\reg_array[25][63:0]
     9/33: $0\reg_array[24][63:0]
    10/33: $0\reg_array[23][63:0]
    11/33: $0\reg_array[22][63:0]
    12/33: $0\reg_array[21][63:0]
    13/33: $0\reg_array[20][63:0]
    14/33: $0\reg_array[19][63:0]
    15/33: $0\reg_array[18][63:0]
    16/33: $0\reg_array[17][63:0]
    17/33: $0\reg_array[16][63:0]
    18/33: $0\reg_array[15][63:0]
    19/33: $0\reg_array[14][63:0]
    20/33: $0\reg_array[13][63:0]
    21/33: $0\reg_array[12][63:0]
    22/33: $0\reg_array[11][63:0]
    23/33: $0\reg_array[10][63:0]
    24/33: $0\reg_array[9][63:0]
    25/33: $0\reg_array[8][63:0]
    26/33: $0\reg_array[7][63:0]
    27/33: $0\reg_array[6][63:0]
    28/33: $0\reg_array[5][63:0]
    29/33: $0\reg_array[4][63:0]
    30/33: $0\reg_array[3][63:0]
    31/33: $0\reg_array[2][63:0]
    32/33: $0\reg_array[1][63:0]
    33/33: $0\reg_array[0][63:0]
Creating decoders for process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
     1/32: $1\reg_array_nxt[31][63:0]
     2/32: $1\reg_array_nxt[30][63:0]
     3/32: $1\reg_array_nxt[29][63:0]
     4/32: $1\reg_array_nxt[28][63:0]
     5/32: $1\reg_array_nxt[27][63:0]
     6/32: $1\reg_array_nxt[26][63:0]
     7/32: $1\reg_array_nxt[25][63:0]
     8/32: $1\reg_array_nxt[24][63:0]
     9/32: $1\reg_array_nxt[23][63:0]
    10/32: $1\reg_array_nxt[22][63:0]
    11/32: $1\reg_array_nxt[21][63:0]
    12/32: $1\reg_array_nxt[20][63:0]
    13/32: $1\reg_array_nxt[19][63:0]
    14/32: $1\reg_array_nxt[18][63:0]
    15/32: $1\reg_array_nxt[17][63:0]
    16/32: $1\reg_array_nxt[16][63:0]
    17/32: $1\reg_array_nxt[15][63:0]
    18/32: $1\reg_array_nxt[14][63:0]
    19/32: $1\reg_array_nxt[13][63:0]
    20/32: $1\reg_array_nxt[12][63:0]
    21/32: $1\reg_array_nxt[11][63:0]
    22/32: $1\reg_array_nxt[10][63:0]
    23/32: $1\reg_array_nxt[9][63:0]
    24/32: $1\reg_array_nxt[8][63:0]
    25/32: $1\reg_array_nxt[7][63:0]
    26/32: $1\reg_array_nxt[6][63:0]
    27/32: $1\reg_array_nxt[5][63:0]
    28/32: $1\reg_array_nxt[4][63:0]
    29/32: $1\reg_array_nxt[3][63:0]
    30/32: $1\reg_array_nxt[2][63:0]
    31/32: $1\reg_array_nxt[1][63:0]
    32/32: $1\reg_array_nxt[0][63:0]
Creating decoders for process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:39$257'.
     1/2: $1$mem2reg_rd$\reg_array$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:41$256_DATA[63:0]$263
     2/2: $1$mem2reg_rd$\reg_array$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:40$255_DATA[63:0]$262
Creating decoders for process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:116$253'.
     1/1: $1\overflow[0:0]
Creating decoders for process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:108$249'.
     1/1: $1\overflow_sub[0:0]
Creating decoders for process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:98$245'.
     1/1: $1\overflow_add[0:0]
Creating decoders for process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:90$243'.
     1/1: $1\msb_equal_flag[0:0]
Creating decoders for process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:74$242'.
     1/1: $1\alu_out[63:0]
Creating decoders for process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:61$233'.
Creating decoders for process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:52$231'.
     1/1: $1\zero_flag[0:0]
Creating decoders for process `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/mux_2.v:11$229'.
     1/1: $1\mux_out[63:0]
Creating decoders for process `\immediate_extend_unit.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/immediate_extend_unit.v:23$34'.
     1/1: $1\immediate_extended[63:0]
Creating decoders for process `\control_unit.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/control_unit.v:31$33'.
     1/8: $1\jump[0:0]
     2/8: $1\alu_op[1:0]
     3/8: $1\branch[0:0]
     4/8: $1\mem_write[0:0]
     5/8: $1\mem_read[0:0]
     6/8: $1\reg_write[0:0]
     7/8: $1\mem_2_reg[0:0]
     8/8: $1\alu_src[0:0]
Creating decoders for process `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/branch_unit.v:23$226'.
Creating decoders for process `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/branch_unit.v:22$223'.
Creating decoders for process `\alu_control.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu_control.v:56$26'.
     1/1: $1\alu_control[3:0]
Creating decoders for process `\alu_control.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu_control.v:43$25'.
     1/1: $1\rtype_op[3:0]
Creating decoders for process `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/reg_arstn_en.v:24$439'.
     1/1: $1\nxt[63:0]
Creating decoders for process `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/reg_arstn_en.v:16$437'.
     1/1: $0\r[63:0]

26. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc' from process `$paramod\pc\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/pc.v:73$429'.
No latch inferred for signal `$paramod\pc\DATA_W=s32'00000000000000000000000001000000.\pc_src' from process `$paramod\pc\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/pc.v:39$427'.
No latch inferred for signal `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.\data_i[0]' from process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:0$426'.
No latch inferred for signal `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.\data_ext_i[0]' from process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:0$426'.
No latch inferred for signal `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.\cs_i[0]' from process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:80$417'.
No latch inferred for signal `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.\cs_ext_i[0]' from process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:80$417'.
No latch inferred for signal `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.\csb0' from process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:66$410'.
No latch inferred for signal `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.\web0' from process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:66$410'.
No latch inferred for signal `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.\csb1' from process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:66$410'.
No latch inferred for signal `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.\web1' from process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:66$410'.
No latch inferred for signal `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.\addr_i' from process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:66$410'.
No latch inferred for signal `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.\addr_ext_i' from process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:66$410'.
No latch inferred for signal `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.\mem_sel' from process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:66$410'.
No latch inferred for signal `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.\mem_sel_ext' from process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:66$410'.
No latch inferred for signal `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.\rdata_ext' from process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:57$403'.
No latch inferred for signal `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.\rdata' from process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:57$403'.
No latch inferred for signal `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$mem2reg_rd$\data_i$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:58$401_ADDR' from process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:57$403'.
No latch inferred for signal `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$mem2reg_rd$\data_i$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:58$401_DATA' from process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:57$403'.
No latch inferred for signal `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$mem2reg_rd$\data_ext_i$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:62$402_ADDR' from process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:57$403'.
No latch inferred for signal `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$mem2reg_rd$\data_ext_i$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:62$402_DATA' from process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:57$403'.
No latch inferred for signal `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.\data_i[0]' from process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:0$394'.
No latch inferred for signal `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.\data_ext_i[0]' from process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:0$394'.
No latch inferred for signal `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.\cs_i[0]' from process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:159$385'.
No latch inferred for signal `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.\cs_ext_i[0]' from process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:159$385'.
No latch inferred for signal `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.\csb0' from process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:145$378'.
No latch inferred for signal `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.\web0' from process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:145$378'.
No latch inferred for signal `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.\csb1' from process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:145$378'.
No latch inferred for signal `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.\web1' from process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:145$378'.
No latch inferred for signal `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.\addr_i' from process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:145$378'.
No latch inferred for signal `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.\addr_ext_i' from process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:145$378'.
No latch inferred for signal `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.\mem_sel' from process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:145$378'.
No latch inferred for signal `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.\mem_sel_ext' from process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:145$378'.
No latch inferred for signal `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.\rdata_ext' from process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:137$371'.
No latch inferred for signal `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.\rdata' from process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:137$371'.
No latch inferred for signal `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$mem2reg_rd$\data_i$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:138$369_ADDR' from process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:137$371'.
No latch inferred for signal `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$mem2reg_rd$\data_i$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:138$369_DATA' from process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:137$371'.
No latch inferred for signal `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$mem2reg_rd$\data_ext_i$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:142$370_ADDR' from process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:137$371'.
No latch inferred for signal `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$mem2reg_rd$\data_ext_i$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:142$370_DATA' from process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:137$371'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\idx' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[0]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[1]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[2]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[3]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[4]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[5]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[6]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[7]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[8]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[9]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[10]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[11]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[12]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[13]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[14]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[15]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[16]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[17]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[18]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[19]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[20]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[21]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[22]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[23]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[24]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[25]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[26]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[27]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[28]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[29]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[30]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[31]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:39$257'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:39$257'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$mem2reg_rd$\reg_array$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:40$255_ADDR' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:39$257'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$mem2reg_rd$\reg_array$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:40$255_DATA' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:39$257'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$mem2reg_rd$\reg_array$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:41$256_ADDR' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:39$257'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$mem2reg_rd$\reg_array$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:41$256_DATA' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:39$257'.
No latch inferred for signal `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.\overflow' from process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:116$253'.
No latch inferred for signal `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.\overflow_sub' from process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:108$249'.
No latch inferred for signal `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.\overflow_add' from process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:98$245'.
No latch inferred for signal `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.\msb_equal_flag' from process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:90$243'.
No latch inferred for signal `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out' from process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:74$242'.
No latch inferred for signal `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.\sub_out' from process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:61$233'.
No latch inferred for signal `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.\add_out' from process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:61$233'.
No latch inferred for signal `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.\and_out' from process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:61$233'.
No latch inferred for signal `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.\or_out' from process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:61$233'.
No latch inferred for signal `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.\slt_out' from process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:61$233'.
No latch inferred for signal `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.\sll_out' from process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:61$233'.
No latch inferred for signal `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.\srl_out' from process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:61$233'.
No latch inferred for signal `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.\zero_flag' from process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:52$231'.
No latch inferred for signal `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out' from process `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/mux_2.v:11$229'.
No latch inferred for signal `\immediate_extend_unit.\immediate_extended' from process `\immediate_extend_unit.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/immediate_extend_unit.v:23$34'.
No latch inferred for signal `\control_unit.\alu_op' from process `\control_unit.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/control_unit.v:31$33'.
No latch inferred for signal `\control_unit.\branch' from process `\control_unit.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/control_unit.v:31$33'.
No latch inferred for signal `\control_unit.\mem_read' from process `\control_unit.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/control_unit.v:31$33'.
No latch inferred for signal `\control_unit.\mem_2_reg' from process `\control_unit.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/control_unit.v:31$33'.
No latch inferred for signal `\control_unit.\mem_write' from process `\control_unit.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/control_unit.v:31$33'.
No latch inferred for signal `\control_unit.\alu_src' from process `\control_unit.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/control_unit.v:31$33'.
No latch inferred for signal `\control_unit.\reg_write' from process `\control_unit.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/control_unit.v:31$33'.
No latch inferred for signal `\control_unit.\jump' from process `\control_unit.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/control_unit.v:31$33'.
No latch inferred for signal `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc' from process `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/branch_unit.v:23$226'.
No latch inferred for signal `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc' from process `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/branch_unit.v:22$223'.
No latch inferred for signal `\alu_control.\alu_control' from process `\alu_control.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu_control.v:56$26'.
No latch inferred for signal `\alu_control.\rtype_op' from process `\alu_control.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu_control.v:43$25'.
No latch inferred for signal `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\nxt' from process `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/reg_arstn_en.v:24$439'.

27. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\idx' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $dff cell `$procdff$707' with positive edge clock.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[0]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$708' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[1]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$709' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[2]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$710' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[3]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$711' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[4]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$712' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[5]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$713' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[6]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$714' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[7]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$715' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[8]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$716' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[9]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$717' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[10]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$718' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[11]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$719' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[12]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$720' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[13]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$721' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[14]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$722' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[15]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$723' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[16]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$724' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[17]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$725' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[18]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$726' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[19]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$727' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[20]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$728' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[21]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$729' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[22]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$730' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[23]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$731' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[24]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$732' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[25]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$733' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[26]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$734' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[27]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$735' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[28]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$736' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[29]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$737' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[30]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$738' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[31]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$739' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\r' using process `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/reg_arstn_en.v:16$437'.
  created $adff cell `$procdff$740' with positive edge clock and negative level reset.

28. Executing PROC_MEMWR pass (convert process memory writes to cells).

29. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\pc\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/pc.v:73$429'.
Removing empty process `$paramod\pc\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/pc.v:39$427'.
Removing empty process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:0$426'.
Removing empty process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:80$417'.
Removing empty process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:66$410'.
Found and cleaned up 2 empty switches in `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:57$403'.
Removing empty process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:57$403'.
Removing empty process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:0$394'.
Removing empty process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:159$385'.
Removing empty process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:145$378'.
Found and cleaned up 2 empty switches in `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:137$371'.
Removing empty process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:137$371'.
Removing empty process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
Found and cleaned up 32 empty switches in `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
Removing empty process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
Found and cleaned up 2 empty switches in `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:39$257'.
Removing empty process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:39$257'.
Found and cleaned up 1 empty switch in `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:116$253'.
Removing empty process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:116$253'.
Found and cleaned up 1 empty switch in `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:108$249'.
Removing empty process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:108$249'.
Found and cleaned up 1 empty switch in `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:98$245'.
Removing empty process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:98$245'.
Found and cleaned up 1 empty switch in `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:90$243'.
Removing empty process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:90$243'.
Found and cleaned up 1 empty switch in `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:74$242'.
Removing empty process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:74$242'.
Removing empty process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:61$233'.
Found and cleaned up 1 empty switch in `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:52$231'.
Removing empty process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:52$231'.
Found and cleaned up 1 empty switch in `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/mux_2.v:11$229'.
Removing empty process `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/mux_2.v:11$229'.
Found and cleaned up 1 empty switch in `\immediate_extend_unit.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/immediate_extend_unit.v:23$34'.
Removing empty process `immediate_extend_unit.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/immediate_extend_unit.v:23$34'.
Found and cleaned up 1 empty switch in `\control_unit.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/control_unit.v:31$33'.
Removing empty process `control_unit.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/control_unit.v:31$33'.
Removing empty process `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/branch_unit.v:23$226'.
Removing empty process `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/branch_unit.v:22$223'.
Found and cleaned up 1 empty switch in `\alu_control.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu_control.v:56$26'.
Removing empty process `alu_control.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu_control.v:56$26'.
Found and cleaned up 1 empty switch in `\alu_control.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu_control.v:43$25'.
Removing empty process `alu_control.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu_control.v:43$25'.
Found and cleaned up 1 empty switch in `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/reg_arstn_en.v:24$439'.
Removing empty process `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/reg_arstn_en.v:24$439'.
Removing empty process `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/reg_arstn_en.v:16$437'.
Cleaned up 50 empty switches.

30. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\pc\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.
Optimizing module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.
Optimizing module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.
Optimizing module immediate_extend_unit.
Optimizing module cpu.
Optimizing module control_unit.
Optimizing module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.
Optimizing module alu_control.
Optimizing module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.

31. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\pc\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.
Optimizing module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.
Optimizing module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.
Optimizing module immediate_extend_unit.
Optimizing module cpu.
Optimizing module control_unit.
Optimizing module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.
Optimizing module alu_control.
Optimizing module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.

32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\pc\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010..
Finding unused cells or wires in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module \immediate_extend_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en..
Removed 6 unused cells and 398 unused wires.

33. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en...
Checking module $paramod\alu\DATA_W=s32'00000000000000000000000001000000...
Checking module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000...
Checking module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000...
Checking module $paramod\pc\DATA_W=s32'00000000000000000000000001000000...
Checking module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000...
Checking module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001...
Checking module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010...
Checking module alu_control...
Checking module control_unit...
Warning: Wire control_unit.\reg_dst is used but has no driver.
Checking module cpu...
Checking module immediate_extend_unit...
Found and reported 1 problems.

34. Executing OPT pass (performing simple optimizations).

34.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.
Optimizing module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\pc\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.
Optimizing module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.
Optimizing module alu_control.
Optimizing module control_unit.
Optimizing module cpu.
Optimizing module immediate_extend_unit.

34.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en'.
Finding identical cells in module `$paramod\alu\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\pc\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\immediate_extend_unit'.
Removed a total of 15 cells.

34.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\alu\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\pc\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu_control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \immediate_extend_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

34.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.
  Optimizing cells in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\pc\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.
  Optimizing cells in module \alu_control.
  Optimizing cells in module \control_unit.
    New ctrl vector for $pmux cell $procmux$655: { $procmux$659_CMP $auto$opt_reduce.cc:134:opt_pmux$742 }
    New ctrl vector for $pmux cell $procmux$676: $auto$opt_reduce.cc:134:opt_pmux$744
    New ctrl vector for $pmux cell $procmux$685: $auto$opt_reduce.cc:134:opt_pmux$746
  Optimizing cells in module \control_unit.
  Optimizing cells in module \cpu.
  Optimizing cells in module \immediate_extend_unit.
    New ctrl vector for $pmux cell $procmux$643: { $procmux$647_CMP $procmux$646_CMP $auto$opt_reduce.cc:134:opt_pmux$748 $procmux$644_CMP }
  Optimizing cells in module \immediate_extend_unit.
Performed a total of 4 changes.

34.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en'.
Finding identical cells in module `$paramod\alu\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\pc\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\immediate_extend_unit'.
Removed a total of 1 cells.

34.6. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $procdff$708 ($adff) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000 (removing D path).
Setting constant 0-bit at position 0 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 1 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 2 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 3 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 4 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 5 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 6 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 7 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 8 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 9 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 10 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 11 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 12 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 13 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 14 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 15 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 16 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 17 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 18 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 19 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 20 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 21 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 22 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 23 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 24 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 25 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 26 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 27 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 28 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 29 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 30 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 31 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 32 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 33 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 34 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 35 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 36 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 37 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 38 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 39 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 40 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 41 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 42 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 43 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 44 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 45 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 46 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 47 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 48 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 49 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 50 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 51 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 52 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 53 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 54 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 55 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 56 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 57 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 58 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 59 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 60 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 61 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 62 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Setting constant 0-bit at position 63 on $procdff$708 ($dlatch) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.

34.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en..
Finding unused cells or wires in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\pc\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \immediate_extend_unit..
Removed 0 unused cells and 14 unused wires.

34.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.
Optimizing module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\pc\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.
Optimizing module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.
Optimizing module alu_control.
Optimizing module control_unit.
Optimizing module cpu.
Optimizing module immediate_extend_unit.

34.9. Rerunning OPT passes. (Maybe there is more to do..)

34.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\alu\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\pc\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu_control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \immediate_extend_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

34.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.
  Optimizing cells in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\pc\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.
  Optimizing cells in module \alu_control.
  Optimizing cells in module \control_unit.
  Optimizing cells in module \cpu.
  Optimizing cells in module \immediate_extend_unit.
Performed a total of 0 changes.

34.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en'.
Finding identical cells in module `$paramod\alu\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\pc\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\immediate_extend_unit'.
Removed a total of 0 cells.

34.13. Executing OPT_DFF pass (perform DFF optimizations).

34.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en..
Finding unused cells or wires in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\pc\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \immediate_extend_unit..

34.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.
Optimizing module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\pc\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.
Optimizing module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.
Optimizing module alu_control.
Optimizing module control_unit.
Optimizing module cpu.
Optimizing module immediate_extend_unit.

34.16. Finished OPT passes. (There is nothing left to do.)

35. Executing FSM pass (extract and optimize FSM).

35.1. Executing FSM_DETECT pass (finding FSMs in design).

35.2. Executing FSM_EXTRACT pass (extracting FSM from design).

35.3. Executing FSM_OPT pass (simple optimizations of FSMs).

35.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en..
Finding unused cells or wires in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\pc\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \immediate_extend_unit..

35.5. Executing FSM_OPT pass (simple optimizations of FSMs).

35.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

35.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

35.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

36. Executing OPT pass (performing simple optimizations).

36.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.
Optimizing module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\pc\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.
Optimizing module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.
Optimizing module alu_control.
Optimizing module control_unit.
Optimizing module cpu.
Optimizing module immediate_extend_unit.

36.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en'.
Finding identical cells in module `$paramod\alu\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\pc\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\immediate_extend_unit'.
Removed a total of 0 cells.

36.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\alu\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\pc\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu_control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \immediate_extend_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

36.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.
  Optimizing cells in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\pc\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.
  Optimizing cells in module \alu_control.
  Optimizing cells in module \control_unit.
  Optimizing cells in module \cpu.
  Optimizing cells in module \immediate_extend_unit.
Performed a total of 0 changes.

36.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en'.
Finding identical cells in module `$paramod\alu\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\pc\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\immediate_extend_unit'.
Removed a total of 0 cells.

36.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$740 ($adff) from module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en (D = \din, Q = \r).
Adding EN signal on $procdff$739 ($adff) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000 (D = \wdata, Q = \reg_array[31]).
Adding EN signal on $procdff$738 ($adff) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000 (D = \wdata, Q = \reg_array[30]).
Adding EN signal on $procdff$737 ($adff) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000 (D = \wdata, Q = \reg_array[29]).
Adding EN signal on $procdff$736 ($adff) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000 (D = \wdata, Q = \reg_array[28]).
Adding EN signal on $procdff$735 ($adff) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000 (D = \wdata, Q = \reg_array[27]).
Adding EN signal on $procdff$734 ($adff) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000 (D = \wdata, Q = \reg_array[26]).
Adding EN signal on $procdff$733 ($adff) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000 (D = \wdata, Q = \reg_array[25]).
Adding EN signal on $procdff$732 ($adff) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000 (D = \wdata, Q = \reg_array[24]).
Adding EN signal on $procdff$731 ($adff) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000 (D = \wdata, Q = \reg_array[23]).
Adding EN signal on $procdff$730 ($adff) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000 (D = \wdata, Q = \reg_array[22]).
Adding EN signal on $procdff$729 ($adff) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000 (D = \wdata, Q = \reg_array[21]).
Adding EN signal on $procdff$728 ($adff) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000 (D = \wdata, Q = \reg_array[20]).
Adding EN signal on $procdff$727 ($adff) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000 (D = \wdata, Q = \reg_array[19]).
Adding EN signal on $procdff$726 ($adff) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000 (D = \wdata, Q = \reg_array[18]).
Adding EN signal on $procdff$725 ($adff) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000 (D = \wdata, Q = \reg_array[17]).
Adding EN signal on $procdff$724 ($adff) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000 (D = \wdata, Q = \reg_array[16]).
Adding EN signal on $procdff$723 ($adff) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000 (D = \wdata, Q = \reg_array[15]).
Adding EN signal on $procdff$722 ($adff) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000 (D = \wdata, Q = \reg_array[14]).
Adding EN signal on $procdff$721 ($adff) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000 (D = \wdata, Q = \reg_array[13]).
Adding EN signal on $procdff$720 ($adff) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000 (D = \wdata, Q = \reg_array[12]).
Adding EN signal on $procdff$719 ($adff) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000 (D = \wdata, Q = \reg_array[11]).
Adding EN signal on $procdff$718 ($adff) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000 (D = \wdata, Q = \reg_array[10]).
Adding EN signal on $procdff$717 ($adff) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000 (D = \wdata, Q = \reg_array[9]).
Adding EN signal on $procdff$716 ($adff) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000 (D = \wdata, Q = \reg_array[8]).
Adding EN signal on $procdff$715 ($adff) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000 (D = \wdata, Q = \reg_array[7]).
Adding EN signal on $procdff$714 ($adff) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000 (D = \wdata, Q = \reg_array[6]).
Adding EN signal on $procdff$713 ($adff) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000 (D = \wdata, Q = \reg_array[5]).
Adding EN signal on $procdff$712 ($adff) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000 (D = \wdata, Q = \reg_array[4]).
Adding EN signal on $procdff$711 ($adff) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000 (D = \wdata, Q = \reg_array[3]).
Adding EN signal on $procdff$710 ($adff) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000 (D = \wdata, Q = \reg_array[2]).
Adding EN signal on $procdff$709 ($adff) from module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000 (D = \wdata, Q = \reg_array[1]).

36.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en..
Finding unused cells or wires in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\pc\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \immediate_extend_unit..
Removed 32 unused cells and 32 unused wires.

36.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.
Optimizing module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\pc\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.
Optimizing module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.
Optimizing module alu_control.
Optimizing module control_unit.
Optimizing module cpu.
Optimizing module immediate_extend_unit.

36.9. Rerunning OPT passes. (Maybe there is more to do..)

36.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\alu\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\pc\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu_control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \immediate_extend_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

36.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.
  Optimizing cells in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\pc\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.
  Optimizing cells in module \alu_control.
  Optimizing cells in module \control_unit.
  Optimizing cells in module \cpu.
  Optimizing cells in module \immediate_extend_unit.
Performed a total of 0 changes.

36.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en'.
Finding identical cells in module `$paramod\alu\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\pc\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\immediate_extend_unit'.
Removed a total of 0 cells.

36.13. Executing OPT_DFF pass (perform DFF optimizations).

36.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en..
Finding unused cells or wires in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\pc\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \immediate_extend_unit..

36.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.
Optimizing module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\pc\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.
Optimizing module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.
Optimizing module alu_control.
Optimizing module control_unit.
Optimizing module cpu.
Optimizing module immediate_extend_unit.

36.16. Finished OPT passes. (There is nothing left to do.)

37. Executing WREDUCE pass (reducing word size of cells).
Removed top 3 bits (of 4) from port B of cell $paramod\alu\DATA_W=s32'00000000000000000000000001000000.$procmux$634_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell $paramod\alu\DATA_W=s32'00000000000000000000000001000000.$procmux$632_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell $paramod\alu\DATA_W=s32'00000000000000000000000001000000.$procmux$631_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell $paramod\alu\DATA_W=s32'00000000000000000000000001000000.$procmux$630_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell $paramod\alu\DATA_W=s32'00000000000000000000000001000000.$procmux$629_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell $paramod\alu\DATA_W=s32'00000000000000000000000001000000.$ternary$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:68$241 ($mux).
Removed top 2 bits (of 4) from port B of cell $paramod\alu\DATA_W=s32'00000000000000000000000001000000.$eq$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:117$254 ($eq).
Removed top 63 bits (of 64) from wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.slt_out.
Removed top 61 bits (of 64) from port B of cell $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.$sub$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/branch_unit.v:22$225 ($sub).
Removed top 61 bits (of 64) from port B of cell $paramod\pc\DATA_W=s32'00000000000000000000000001000000.$add$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/pc.v:73$430 ($add).
Removed top 4 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$procmux$613_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$procmux$612_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$procmux$611_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$procmux$610_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$procmux$609_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$procmux$608_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$procmux$607_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$procmux$606_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$procmux$605_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$procmux$604_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$procmux$603_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$procmux$602_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$procmux$601_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$procmux$600_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$procmux$599_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$procmux$580_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$procmux$579_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$procmux$578_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$procmux$577_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$procmux$576_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$procmux$575_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$procmux$574_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$procmux$573_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$procmux$572_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$procmux$571_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$procmux$570_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$procmux$569_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$procmux$568_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$procmux$567_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$procmux$566_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$eq$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:48$269 ($eq).
Removed top 3 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$eq$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:48$272 ($eq).
Removed top 3 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$eq$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:48$275 ($eq).
Removed top 2 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$eq$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:48$278 ($eq).
Removed top 2 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$eq$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:48$281 ($eq).
Removed top 2 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$eq$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:48$284 ($eq).
Removed top 2 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$eq$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:48$287 ($eq).
Removed top 1 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$eq$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:48$290 ($eq).
Removed top 1 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$eq$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:48$293 ($eq).
Removed top 1 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$eq$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:48$296 ($eq).
Removed top 1 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$eq$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:48$299 ($eq).
Removed top 1 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$eq$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:48$302 ($eq).
Removed top 1 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$eq$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:48$305 ($eq).
Removed top 1 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$eq$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:48$308 ($eq).
Removed top 1 bits (of 5) from port B of cell $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$eq$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:48$311 ($eq).
Removed top 1 bits (of 4) from port B of cell alu_control.$procmux$699_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell alu_control.$procmux$698_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell alu_control.$procmux$697_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell alu_control.$procmux$695 ($pmux).
Removed top 1 bits (of 4) from port B of cell alu_control.$procmux$696_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell alu_control.$procmux$692_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell alu_control.$procmux$690 ($pmux).
Removed top 1 bits (of 4) from wire alu_control.rtype_op.
Removed top 1 bits (of 7) from port B of cell control_unit.$procmux$656_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell control_unit.$procmux$679_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell control_unit.$procmux$660_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell control_unit.$procmux$657_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell immediate_extend_unit.$procmux$648_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell immediate_extend_unit.$procmux$645_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell immediate_extend_unit.$procmux$644_CMP0 ($eq).

38. Executing PEEPOPT pass (run peephole optimizers).

39. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en..
Finding unused cells or wires in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\pc\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \immediate_extend_unit..
Removed 0 unused cells and 2 unused wires.

40. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000:
  creating $macc model for $add$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:62$234 ($add).
  creating $macc model for $sub$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:65$237 ($sub).
  creating $alu model for $macc $sub$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:65$237.
  creating $alu model for $macc $add$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:62$234.
  creating $alu model for $lt$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:68$240 ($lt): merged with $sub$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:65$237.
  creating $alu cell for $add$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:62$234: $auto$alumacc.cc:485:replace_alu$783
  creating $alu cell for $sub$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:65$237, $lt$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:68$240: $auto$alumacc.cc:485:replace_alu$786
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000:
  creating $macc model for $add$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/branch_unit.v:22$224 ($add).
  creating $macc model for $sub$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/branch_unit.v:22$225 ($sub).
  merging $macc model for $add$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/branch_unit.v:22$224 into $sub$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/branch_unit.v:22$225.
  creating $macc cell for $sub$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/branch_unit.v:22$225: $auto$alumacc.cc:365:replace_macc$793
  created 0 $alu and 1 $macc cells.
Extracting $alu and $macc cells in module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\pc\DATA_W=s32'00000000000000000000000001000000:
  creating $macc model for $add$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/pc.v:73$430 ($add).
  creating $alu model for $macc $add$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/pc.v:73$430.
  creating $alu cell for $add$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/pc.v:73$430: $auto$alumacc.cc:485:replace_alu$794
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module alu_control:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module control_unit:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module cpu:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module immediate_extend_unit:
  created 0 $alu and 0 $macc cells.

41. Executing SHARE pass (SAT-based resource sharing).
Found 2 cells in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000 that may be considered for resource sharing.
  Analyzing resource sharing options for $shr$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:64$236 ($shr):
    Found 1 activation_patterns using ctrl signal $procmux$629_CMP.
    No candidates found.
  Analyzing resource sharing options for $shl$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:63$235 ($shl):
    Found 1 activation_patterns using ctrl signal $procmux$630_CMP.
    No candidates found.

42. Executing OPT pass (performing simple optimizations).

42.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.
Optimizing module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\pc\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.
Optimizing module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.
Optimizing module alu_control.
Optimizing module control_unit.
Optimizing module cpu.
Optimizing module immediate_extend_unit.

42.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en'.
Finding identical cells in module `$paramod\alu\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\pc\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\immediate_extend_unit'.
Removed a total of 0 cells.

42.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\alu\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\pc\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu_control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \immediate_extend_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

42.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.
  Optimizing cells in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\pc\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.
  Optimizing cells in module \alu_control.
  Optimizing cells in module \control_unit.
  Optimizing cells in module \cpu.
  Optimizing cells in module \immediate_extend_unit.
Performed a total of 0 changes.

42.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en'.
Finding identical cells in module `$paramod\alu\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\pc\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\immediate_extend_unit'.
Removed a total of 0 cells.

42.6. Executing OPT_DFF pass (perform DFF optimizations).

42.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en..
Finding unused cells or wires in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\pc\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \immediate_extend_unit..
Removed 1 unused cells and 2 unused wires.

42.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.
Optimizing module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\pc\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.
Optimizing module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.
Optimizing module alu_control.
Optimizing module control_unit.
Optimizing module cpu.
Optimizing module immediate_extend_unit.

42.9. Rerunning OPT passes. (Maybe there is more to do..)

42.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\alu\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\pc\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu_control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \immediate_extend_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

42.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.
  Optimizing cells in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\pc\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.
  Optimizing cells in module \alu_control.
  Optimizing cells in module \control_unit.
  Optimizing cells in module \cpu.
  Optimizing cells in module \immediate_extend_unit.
Performed a total of 0 changes.

42.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en'.
Finding identical cells in module `$paramod\alu\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\pc\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\immediate_extend_unit'.
Removed a total of 0 cells.

42.13. Executing OPT_DFF pass (perform DFF optimizations).

42.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en..
Finding unused cells or wires in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\pc\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \immediate_extend_unit..

42.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.
Optimizing module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\pc\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.
Optimizing module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.
Optimizing module alu_control.
Optimizing module control_unit.
Optimizing module cpu.
Optimizing module immediate_extend_unit.

42.16. Finished OPT passes. (There is nothing left to do.)

43. Executing MEMORY pass.

43.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

43.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

43.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

43.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

43.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

43.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en..
Finding unused cells or wires in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\pc\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \immediate_extend_unit..

43.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

43.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

43.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en..
Finding unused cells or wires in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\pc\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \immediate_extend_unit..

43.10. Executing MEMORY_COLLECT pass (generating $mem cells).

44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en..
Finding unused cells or wires in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\pc\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \immediate_extend_unit..

45. Executing OPT pass (performing simple optimizations).

45.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.
Optimizing module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\pc\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.
Optimizing module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.
Optimizing module alu_control.
Optimizing module control_unit.
Optimizing module cpu.
Optimizing module immediate_extend_unit.

45.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en'.
Finding identical cells in module `$paramod\alu\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\pc\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\immediate_extend_unit'.
Removed a total of 0 cells.

45.3. Executing OPT_DFF pass (perform DFF optimizations).

45.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en..
Finding unused cells or wires in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\pc\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \immediate_extend_unit..
Removed 3 unused cells and 14 unused wires.

45.5. Finished fast OPT passes.

46. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

47. Executing OPT pass (performing simple optimizations).

47.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.
Optimizing module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\pc\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.
Optimizing module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.
Optimizing module alu_control.
Optimizing module control_unit.
Optimizing module cpu.
Optimizing module immediate_extend_unit.

47.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en'.
Finding identical cells in module `$paramod\alu\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\pc\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\immediate_extend_unit'.
Removed a total of 0 cells.

47.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\alu\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\pc\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu_control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \immediate_extend_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

47.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.
  Optimizing cells in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\pc\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.
  Optimizing cells in module \alu_control.
  Optimizing cells in module \control_unit.
  Optimizing cells in module \cpu.
  Optimizing cells in module \immediate_extend_unit.
    Consolidated identical input bits for $pmux cell $procmux$643:
      Old ports: A={ \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [7] \instruction [30:25] \instruction [11:8] 1'0 }, B={ \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [19:12] \instruction [20] \instruction [30:21] 1'0 \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31:20] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31:25] \instruction [11:7] }, Y=\immediate_extended
      New ports: A={ \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [7] \instruction [11:8] 1'0 }, B={ \instruction [19:12] \instruction [20] \instruction [24:21] 1'0 \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [24:20] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [11:7] }, Y={ \immediate_extended [19:11] \immediate_extended [4:0] }
      New connections: { \immediate_extended [63:20] \immediate_extended [10:5] } = { \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31] \instruction [31:25] }
  Optimizing cells in module \immediate_extend_unit.
Performed a total of 1 changes.

47.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en'.
Finding identical cells in module `$paramod\alu\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\pc\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\immediate_extend_unit'.
Removed a total of 0 cells.

47.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $procmux$616 in front of them:
        $logic_and$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:99$248
        $logic_and$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:109$252

47.7. Executing OPT_DFF pass (perform DFF optimizations).

47.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en..
Finding unused cells or wires in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\pc\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \immediate_extend_unit..
Removed 0 unused cells and 2 unused wires.

47.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.
Optimizing module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\pc\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.
Optimizing module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.
Optimizing module alu_control.
Optimizing module control_unit.
Optimizing module cpu.
Optimizing module immediate_extend_unit.

47.10. Rerunning OPT passes. (Maybe there is more to do..)

47.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\alu\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\pc\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu_control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \immediate_extend_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

47.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.
  Optimizing cells in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\pc\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.
  Optimizing cells in module \alu_control.
  Optimizing cells in module \control_unit.
  Optimizing cells in module \cpu.
  Optimizing cells in module \immediate_extend_unit.
Performed a total of 0 changes.

47.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en'.
Finding identical cells in module `$paramod\alu\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\pc\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\immediate_extend_unit'.
Removed a total of 0 cells.

47.14. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$798 in front of them:
        $ne$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:99$247
        $ne$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:109$251

47.15. Executing OPT_DFF pass (perform DFF optimizations).

47.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en..
Finding unused cells or wires in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\pc\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \immediate_extend_unit..
Removed 0 unused cells and 3 unused wires.

47.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.
Optimizing module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\pc\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.
Optimizing module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.
Optimizing module alu_control.
Optimizing module control_unit.
Optimizing module cpu.
Optimizing module immediate_extend_unit.

47.18. Rerunning OPT passes. (Maybe there is more to do..)

47.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\alu\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\pc\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu_control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \immediate_extend_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

47.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.
  Optimizing cells in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\pc\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.
  Optimizing cells in module \alu_control.
  Optimizing cells in module \control_unit.
  Optimizing cells in module \cpu.
  Optimizing cells in module \immediate_extend_unit.
Performed a total of 0 changes.

47.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en'.
Finding identical cells in module `$paramod\alu\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\pc\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\immediate_extend_unit'.
Removed a total of 0 cells.

47.22. Executing OPT_SHARE pass.

47.23. Executing OPT_DFF pass (perform DFF optimizations).

47.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en..
Finding unused cells or wires in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\pc\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \immediate_extend_unit..
Removed 0 unused cells and 1 unused wires.

47.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.
Optimizing module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\pc\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.
Optimizing module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.
Optimizing module alu_control.
Optimizing module control_unit.
Optimizing module cpu.
Optimizing module immediate_extend_unit.

47.26. Rerunning OPT passes. (Maybe there is more to do..)

47.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\alu\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\pc\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu_control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \immediate_extend_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

47.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.
  Optimizing cells in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\pc\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.
  Optimizing cells in module \alu_control.
  Optimizing cells in module \control_unit.
  Optimizing cells in module \cpu.
  Optimizing cells in module \immediate_extend_unit.
Performed a total of 0 changes.

47.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en'.
Finding identical cells in module `$paramod\alu\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\pc\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\immediate_extend_unit'.
Removed a total of 0 cells.

47.30. Executing OPT_SHARE pass.

47.31. Executing OPT_DFF pass (perform DFF optimizations).

47.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en..
Finding unused cells or wires in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\pc\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \immediate_extend_unit..

47.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.
Optimizing module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\pc\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.
Optimizing module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.
Optimizing module alu_control.
Optimizing module control_unit.
Optimizing module cpu.
Optimizing module immediate_extend_unit.

47.34. Finished OPT passes. (There is nothing left to do.)

48. Executing TECHMAP pass (map to technology primitives).

48.1. Executing Verilog-2005 frontend: /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/conda-env/bin/../share/yosys/techmap.v
Parsing Verilog input from `/users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/conda-env/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

48.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$13af41b20a9ff4e701d080c0d60e0efb0173cb4d\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$57f63e8a3282e053be0430389b09fa050ac7dca0\_90_pmux for cells of type $pmux.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $xnor.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$712000040727e2606656c8f403adad3a85c347bb\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$ff467a932a72bec5a93c27dba04bf3daba067451\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000111110 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper maccmap for cells of type $macc.
  add \updated_pc (64 bits, unsigned)
  add \immediate_extended (64 bits, unsigned)
  add 64'1111111111111111111111111111111111111111111111111111111111111100 (64 bits, unsigned)
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000001000000 for cells of type $fa.
Using template $paramod$039520c137afc9cd69dd56c3fb11a4e1fbe5f664\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000001000000 for cells of type $lcu.
Using template $paramod$c902248951c526246774c2c266eae0951dd5fd6e\_90_alu for cells of type $alu.
Using template $paramod$constmap:e00aa0a058e67d372193cba695b7d8f6ecbb6790$paramod$3c60eea9bd1f83191edfb6fa70b2e752514dad2e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:e00aa0a058e67d372193cba695b7d8f6ecbb6790$paramod$2056a088e6fa2597154869b8a979348dae8e9c4e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$fd83f0dc90bc6cfa066a0ab3a52828ecd0c3243c\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $ne.
No more expansions possible.

49. Executing OPT pass (performing simple optimizations).

49.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.
Optimizing module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\pc\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.
Optimizing module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.
Optimizing module alu_control.
Optimizing module control_unit.
Optimizing module cpu.
Optimizing module immediate_extend_unit.

49.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en'.
Finding identical cells in module `$paramod\alu\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\pc\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\immediate_extend_unit'.
Removed a total of 779 cells.

49.3. Executing OPT_DFF pass (perform DFF optimizations).

49.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en..
Finding unused cells or wires in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\pc\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \immediate_extend_unit..
Removed 163 unused cells and 1878 unused wires.

49.5. Finished fast OPT passes.

50. Executing ABC pass (technology mapping using ABC).

50.1. Extracting gate netlist of module `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

50.2. Extracting gate netlist of module `$paramod\alu\DATA_W=s32'00000000000000000000000001000000' to `<abc-temp-dir>/input.blif'..
Extracted 2974 gates and 3107 wires to a netlist network with 132 inputs and 66 outputs.

50.2.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

50.2.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:        1
ABC RESULTS:             ORNOT cells:      184
ABC RESULTS:               AND cells:       86
ABC RESULTS:              XNOR cells:       67
ABC RESULTS:               NOR cells:       60
ABC RESULTS:                OR cells:      766
ABC RESULTS:               NOT cells:       64
ABC RESULTS:               MUX cells:      643
ABC RESULTS:               XOR cells:      125
ABC RESULTS:            ANDNOT cells:      963
ABC RESULTS:        internal signals:     2909
ABC RESULTS:           input signals:      132
ABC RESULTS:          output signals:       66
Removing temp directory.

50.3. Extracting gate netlist of module `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000' to `<abc-temp-dir>/input.blif'..
Extracted 715 gates and 843 wires to a netlist network with 128 inputs and 64 outputs.

50.3.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

50.3.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:        2
ABC RESULTS:             ORNOT cells:       13
ABC RESULTS:                OR cells:      137
ABC RESULTS:               NOR cells:      134
ABC RESULTS:            ANDNOT cells:      117
ABC RESULTS:               XOR cells:      120
ABC RESULTS:              XNOR cells:       69
ABC RESULTS:        internal signals:      651
ABC RESULTS:           input signals:      128
ABC RESULTS:          output signals:       64
Removing temp directory.

50.4. Extracting gate netlist of module `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000' to `<abc-temp-dir>/input.blif'..
Extracted 64 gates and 193 wires to a netlist network with 129 inputs and 64 outputs.

50.4.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

50.4.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:       64
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:      129
ABC RESULTS:          output signals:       64
Removing temp directory.

50.5. Extracting gate netlist of module `$paramod\pc\DATA_W=s32'00000000000000000000000001000000' to `<abc-temp-dir>/input.blif'..
Extracted 174 gates and 238 wires to a netlist network with 64 inputs and 63 outputs.

50.5.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

50.5.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        3
ABC RESULTS:               AND cells:        4
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:       30
ABC RESULTS:                OR cells:       46
ABC RESULTS:              XNOR cells:       27
ABC RESULTS:            ANDNOT cells:       27
ABC RESULTS:               XOR cells:       34
ABC RESULTS:        internal signals:      111
ABC RESULTS:           input signals:       64
ABC RESULTS:          output signals:       63
Removing temp directory.

50.6. Extracting gate netlist of module `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000' to `<abc-temp-dir>/input.blif'..
Extracted 8300 gates and 10301 wires to a netlist network with 2000 inputs and 159 outputs.

50.6.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

50.6.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:       66
ABC RESULTS:              NAND cells:       36
ABC RESULTS:             ORNOT cells:       14
ABC RESULTS:               AND cells:        2
ABC RESULTS:                OR cells:     3511
ABC RESULTS:            ANDNOT cells:     4629
ABC RESULTS:        internal signals:     8142
ABC RESULTS:           input signals:     2000
ABC RESULTS:          output signals:      159
Removing temp directory.

50.7. Extracting gate netlist of module `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001' to `<abc-temp-dir>/input.blif'..
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 5 outputs.

50.7.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

50.7.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        5
Removing temp directory.

50.8. Extracting gate netlist of module `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010' to `<abc-temp-dir>/input.blif'..
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 5 outputs.

50.8.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

50.8.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        5
Removing temp directory.

50.9. Extracting gate netlist of module `\alu_control' to `<abc-temp-dir>/input.blif'..
Extracted 54 gates and 61 wires to a netlist network with 6 inputs and 3 outputs.

50.9.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

50.9.2. Re-integrating ABC results.
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               NOR cells:        4
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        7
ABC RESULTS:            ANDNOT cells:       15
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:       52
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        3
Removing temp directory.

50.10. Extracting gate netlist of module `\control_unit' to `<abc-temp-dir>/input.blif'..
Extracted 42 gates and 50 wires to a netlist network with 7 inputs and 8 outputs.

50.10.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

50.10.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:                OR cells:       11
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:       10
ABC RESULTS:        internal signals:       35
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        8
Removing temp directory.

50.11. Extracting gate netlist of module `\cpu' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

50.12. Extracting gate netlist of module `\immediate_extend_unit' to `<abc-temp-dir>/input.blif'..
Extracted 88 gates and 115 wires to a netlist network with 26 inputs and 14 outputs.

50.12.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

50.12.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        2
ABC RESULTS:             ORNOT cells:        6
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:       29
ABC RESULTS:                OR cells:       24
ABC RESULTS:               MUX cells:       13
ABC RESULTS:        internal signals:       75
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       14
Removing temp directory.

51. Executing OPT pass (performing simple optimizations).

51.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.
Optimizing module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\pc\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.
Optimizing module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.
Optimizing module alu_control.
Optimizing module control_unit.
Optimizing module cpu.
Optimizing module immediate_extend_unit.

51.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en'.
Finding identical cells in module `$paramod\alu\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\pc\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\immediate_extend_unit'.
Removed a total of 1 cells.

51.3. Executing OPT_DFF pass (perform DFF optimizations).

51.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en..
Finding unused cells or wires in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\pc\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \immediate_extend_unit..
Removed 6 unused cells and 4712 unused wires.

51.5. Finished fast OPT passes.

52. Executing HIERARCHY pass (managing design hierarchy).

52.1. Analyzing design hierarchy..
Top module:  \cpu
Used module:     $paramod\alu\DATA_W=s32'00000000000000000000000001000000
Used module:     \alu_control
Used module:     $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000
Used module:     $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000
Used module:     \control_unit
Used module:     $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010
Used module:     \immediate_extend_unit
Used module:     $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001
Used module:     $paramod\pc\DATA_W=s32'00000000000000000000000001000000
Used module:         $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en
Used module:     $paramod\register_file\DATA_W=s32'00000000000000000000000001000000

52.2. Analyzing design hierarchy..
Top module:  \cpu
Used module:     $paramod\alu\DATA_W=s32'00000000000000000000000001000000
Used module:     \alu_control
Used module:     $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000
Used module:     $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000
Used module:     \control_unit
Used module:     $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010
Used module:     \immediate_extend_unit
Used module:     $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001
Used module:     $paramod\pc\DATA_W=s32'00000000000000000000000001000000
Used module:         $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en
Used module:     $paramod\register_file\DATA_W=s32'00000000000000000000000001000000
Removed 0 unused modules.

53. Printing statistics.

=== $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en ===

   Number of wires:                  6
   Number of wire bits:            195
   Number of public wires:           6
   Number of public wire bits:     195
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     $_DFFE_PN0P_                   64

=== $paramod\alu\DATA_W=s32'00000000000000000000000001000000 ===

   Number of wires:               2893
   Number of wire bits:           3085
   Number of public wires:           6
   Number of public wire bits:     198
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2953
     $_ANDNOT_                     963
     $_AND_                         86
     $_MUX_                        643
     $_NAND_                         1
     $_NOR_                         60
     $_NOT_                         58
     $_ORNOT_                      184
     $_OR_                         766
     $_XNOR_                        67
     $_XOR_                        125

=== $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000 ===

   Number of wires:                532
   Number of wire bits:            784
   Number of public wires:           4
   Number of public wire bits:     256
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                592
     $_ANDNOT_                     117
     $_NAND_                         2
     $_NOR_                        134
     $_ORNOT_                       13
     $_OR_                         137
     $_XNOR_                        69
     $_XOR_                        120

=== $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000 ===

   Number of wires:                  4
   Number of wire bits:            193
   Number of public wires:           4
   Number of public wire bits:     193
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     $_MUX_                         64

=== $paramod\pc\DATA_W=s32'00000000000000000000000001000000 ===

   Number of wires:                124
   Number of wire bits:            502
   Number of public wires:          13
   Number of public wire bits:     391
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                177
     $_ANDNOT_                      27
     $_AND_                          4
     $_NAND_                        30
     $_NOR_                          3
     $_NOT_                          1
     $_ORNOT_                        2
     $_OR_                          46
     $_XNOR_                        27
     $_XOR_                         34
     $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en      1
     $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000      2

=== $paramod\register_file\DATA_W=s32'00000000000000000000000001000000 ===

   Number of wires:               8172
   Number of wire bits:          10420
   Number of public wires:          42
   Number of public wire bits:    2290
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              10242
     $_ANDNOT_                    4629
     $_AND_                          2
     $_DFFE_PN0P_                 1984
     $_NAND_                        36
     $_NOT_                         66
     $_ORNOT_                       14
     $_OR_                        3511

=== $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001 ===

   Number of wires:                 24
   Number of wire bits:            348
   Number of public wires:          23
   Number of public wire bits:     347
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $_NOT_                          1
     $_ORNOT_                        2
     $_XNOR_                         2
     sky130_sram_2rw_32x128_32       1

=== $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010 ===

   Number of wires:                 24
   Number of wire bits:            540
   Number of public wires:          23
   Number of public wire bits:     539
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $_NOT_                          1
     $_ORNOT_                        2
     $_XNOR_                         2
     sky130_sram_2rw_64x128_64       1

=== alu_control ===

   Number of wires:                 38
   Number of wire bits:             47
   Number of public wires:           5
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $_ANDNOT_                      15
     $_AND_                          4
     $_MUX_                          1
     $_NAND_                         1
     $_NOR_                          4
     $_NOT_                          1
     $_ORNOT_                        3
     $_OR_                           7

=== control_unit ===

   Number of wires:                 30
   Number of wire bits:             37
   Number of public wires:          10
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 27
     $_ANDNOT_                       9
     $_AND_                          1
     $_NAND_                         2
     $_NOR_                          1
     $_ORNOT_                        3
     $_OR_                          11

=== cpu ===

   Number of wires:                 36
   Number of wire bits:           1078
   Number of public wires:          36
   Number of public wire bits:    1078
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $paramod\alu\DATA_W=s32'00000000000000000000000001000000      1
     $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000      1
     $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000      2
     $paramod\pc\DATA_W=s32'00000000000000000000000001000000      1
     $paramod\register_file\DATA_W=s32'00000000000000000000000001000000      1
     $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001      1
     $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010      1
     alu_control                     1
     control_unit                    1
     immediate_extend_unit           1

=== immediate_extend_unit ===

   Number of wires:                 67
   Number of wire bits:            191
   Number of public wires:           4
   Number of public wire bits:     128
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $_ANDNOT_                      29
     $_AND_                          2
     $_MUX_                         13
     $_NAND_                         2
     $_NOR_                          1
     $_ORNOT_                        6
     $_OR_                          24

=== design hierarchy ===

   cpu                               1
     $paramod\alu\DATA_W=s32'00000000000000000000000001000000      1
     $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000      1
     $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000      2
     $paramod\pc\DATA_W=s32'00000000000000000000000001000000      1
       $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en      1
       $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000      2
     $paramod\register_file\DATA_W=s32'00000000000000000000000001000000      1
     $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001      1
     $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010      1
     alu_control                     1
     control_unit                    1
     immediate_extend_unit           1

   Number of wires:              11962
   Number of wire bits:          17999
   Number of public wires:         188
   Number of public wire bits:    6225
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              14433
     $_ANDNOT_                    5789
     $_AND_                         99
     $_DFFE_PN0P_                 2048
     $_MUX_                        913
     $_NAND_                        74
     $_NOR_                        203
     $_NOT_                        128
     $_ORNOT_                      229
     $_OR_                        4502
     $_XNOR_                       167
     $_XOR_                        279
     sky130_sram_2rw_32x128_32       1
     sky130_sram_2rw_64x128_64       1

54. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en...
Checking module $paramod\alu\DATA_W=s32'00000000000000000000000001000000...
Checking module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000...
Checking module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000...
Checking module $paramod\pc\DATA_W=s32'00000000000000000000000001000000...
Checking module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000...
Checking module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001...
Checking module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010...
Checking module alu_control...
Checking module control_unit...
Checking module cpu...
Checking module immediate_extend_unit...
Found and reported 0 problems.

55. Generating Graphviz representation of design.
Writing dot description to `/users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/post_techmap.dot'.
Dumping module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en to page 1.
Dumping module $paramod\alu\DATA_W=s32'00000000000000000000000001000000 to page 2.
Dumping module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000 to page 3.
Dumping module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000 to page 4.
Dumping module $paramod\pc\DATA_W=s32'00000000000000000000000001000000 to page 5.
Dumping module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000 to page 6.
Dumping module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001 to page 7.
Dumping module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010 to page 8.
Dumping module alu_control to page 9.
Dumping module control_unit to page 10.
Dumping module cpu to page 11.
Dumping module immediate_extend_unit to page 12.

56. Executing SHARE pass (SAT-based resource sharing).

57. Executing OPT pass (performing simple optimizations).

57.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.
Optimizing module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\pc\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.
Optimizing module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.
Optimizing module alu_control.
Optimizing module control_unit.
Optimizing module cpu.
Optimizing module immediate_extend_unit.

57.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en'.
Finding identical cells in module `$paramod\alu\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\pc\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\immediate_extend_unit'.
Removed a total of 0 cells.

57.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\alu\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\pc\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu_control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \control_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \immediate_extend_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

57.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.
  Optimizing cells in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\pc\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.
  Optimizing cells in module \alu_control.
  Optimizing cells in module \control_unit.
  Optimizing cells in module \cpu.
  Optimizing cells in module \immediate_extend_unit.
Performed a total of 0 changes.

57.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en'.
Finding identical cells in module `$paramod\alu\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\pc\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\immediate_extend_unit'.
Removed a total of 0 cells.

57.6. Executing OPT_DFF pass (perform DFF optimizations).

57.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en..
Finding unused cells or wires in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\pc\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \immediate_extend_unit..

57.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.
Optimizing module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\pc\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.
Optimizing module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.
Optimizing module alu_control.
Optimizing module control_unit.
Optimizing module cpu.
Optimizing module immediate_extend_unit.

57.9. Finished OPT passes. (There is nothing left to do.)

58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en..
Finding unused cells or wires in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\pc\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \immediate_extend_unit..
Removed 0 unused cells and 22 unused wires.

59. Printing statistics.

=== $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en ===

   Number of wires:                  5
   Number of wire bits:            131
   Number of public wires:           5
   Number of public wire bits:     131
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     $_DFFE_PN0P_                   64

=== $paramod\alu\DATA_W=s32'00000000000000000000000001000000 ===

   Number of wires:               2893
   Number of wire bits:           3085
   Number of public wires:           6
   Number of public wire bits:     198
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2953
     $_ANDNOT_                     963
     $_AND_                         86
     $_MUX_                        643
     $_NAND_                         1
     $_NOR_                         60
     $_NOT_                         58
     $_ORNOT_                      184
     $_OR_                         766
     $_XNOR_                        67
     $_XOR_                        125

=== $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000 ===

   Number of wires:                532
   Number of wire bits:            784
   Number of public wires:           4
   Number of public wire bits:     256
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                592
     $_ANDNOT_                     117
     $_NAND_                         2
     $_NOR_                        134
     $_ORNOT_                       13
     $_OR_                         137
     $_XNOR_                        69
     $_XOR_                        120

=== $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000 ===

   Number of wires:                  4
   Number of wire bits:            193
   Number of public wires:           4
   Number of public wire bits:     193
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     $_MUX_                         64

=== $paramod\pc\DATA_W=s32'00000000000000000000000001000000 ===

   Number of wires:                124
   Number of wire bits:            502
   Number of public wires:          13
   Number of public wire bits:     391
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                177
     $_ANDNOT_                      27
     $_AND_                          4
     $_NAND_                        30
     $_NOR_                          3
     $_NOT_                          1
     $_ORNOT_                        2
     $_OR_                          46
     $_XNOR_                        27
     $_XOR_                         34
     $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en      1
     $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000      2

=== $paramod\register_file\DATA_W=s32'00000000000000000000000001000000 ===

   Number of wires:               8170
   Number of wire bits:          10324
   Number of public wires:          40
   Number of public wire bits:    2194
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              10242
     $_ANDNOT_                    4629
     $_AND_                          2
     $_DFFE_PN0P_                 1984
     $_NAND_                        36
     $_NOT_                         66
     $_ORNOT_                       14
     $_OR_                        3511

=== $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001 ===

   Number of wires:                 16
   Number of wire bits:            266
   Number of public wires:          15
   Number of public wire bits:     265
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $_NOT_                          1
     $_ORNOT_                        2
     $_XNOR_                         2
     sky130_sram_2rw_32x128_32       1

=== $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010 ===

   Number of wires:                 16
   Number of wire bits:            394
   Number of public wires:          15
   Number of public wire bits:     393
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $_NOT_                          1
     $_ORNOT_                        2
     $_XNOR_                         2
     sky130_sram_2rw_64x128_64       1

=== alu_control ===

   Number of wires:                 37
   Number of wire bits:             43
   Number of public wires:           4
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $_ANDNOT_                      15
     $_AND_                          4
     $_MUX_                          1
     $_NAND_                         1
     $_NOR_                          4
     $_NOT_                          1
     $_ORNOT_                        3
     $_OR_                           7

=== control_unit ===

   Number of wires:                 30
   Number of wire bits:             37
   Number of public wires:          10
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 27
     $_ANDNOT_                       9
     $_AND_                          1
     $_NAND_                         2
     $_NOR_                          1
     $_ORNOT_                        3
     $_OR_                          11

=== cpu ===

   Number of wires:                 36
   Number of wire bits:           1078
   Number of public wires:          36
   Number of public wire bits:    1078
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $paramod\alu\DATA_W=s32'00000000000000000000000001000000      1
     $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000      1
     $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000      2
     $paramod\pc\DATA_W=s32'00000000000000000000000001000000      1
     $paramod\register_file\DATA_W=s32'00000000000000000000000001000000      1
     $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001      1
     $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010      1
     alu_control                     1
     control_unit                    1
     immediate_extend_unit           1

=== immediate_extend_unit ===

   Number of wires:                 65
   Number of wire bits:            159
   Number of public wires:           2
   Number of public wire bits:      96
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $_ANDNOT_                      29
     $_AND_                          2
     $_MUX_                         13
     $_NAND_                         2
     $_NOR_                          1
     $_ORNOT_                        6
     $_OR_                          24

=== design hierarchy ===

   cpu                               1
     $paramod\alu\DATA_W=s32'00000000000000000000000001000000      1
     $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000      1
     $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000      2
     $paramod\pc\DATA_W=s32'00000000000000000000000001000000      1
       $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en      1
       $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000      2
     $paramod\register_file\DATA_W=s32'00000000000000000000000001000000      1
     $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001      1
     $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010      1
     alu_control                     1
     control_unit                    1
     immediate_extend_unit           1

   Number of wires:              11940
   Number of wire bits:          17575
   Number of public wires:         166
   Number of public wire bits:    5801
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              14433
     $_ANDNOT_                    5789
     $_AND_                         99
     $_DFFE_PN0P_                 2048
     $_MUX_                        913
     $_NAND_                        74
     $_NOR_                        203
     $_NOT_                        128
     $_ORNOT_                      229
     $_OR_                        4502
     $_XNOR_                       167
     $_XOR_                        279
     sky130_sram_2rw_32x128_32       1
     sky130_sram_2rw_64x128_64       1

mapping tbuf

60. Executing TECHMAP pass (map to technology primitives).

60.1. Executing Verilog-2005 frontend: /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/conda-env/share/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/conda-env/share/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

60.2. Continuing TECHMAP pass.
No more expansions possible.

61. Executing SIMPLEMAP pass (map simple cells to gate primitives).

62. Executing TECHMAP pass (map to technology primitives).

62.1. Executing Verilog-2005 frontend: /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/conda-env/share/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/conda-env/share/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

62.2. Continuing TECHMAP pass.
No more expansions possible.

63. Executing SIMPLEMAP pass (map simple cells to gate primitives).

64. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

64.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en':
  mapped 64 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.
Mapping DFF cells in module `$paramod\alu\DATA_W=s32'00000000000000000000000001000000':
Mapping DFF cells in module `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000':
Mapping DFF cells in module `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000':
Mapping DFF cells in module `$paramod\pc\DATA_W=s32'00000000000000000000000001000000':
Mapping DFF cells in module `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000':
  mapped 1984 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.
Mapping DFF cells in module `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001':
Mapping DFF cells in module `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010':
Mapping DFF cells in module `\alu_control':
Mapping DFF cells in module `\control_unit':
Mapping DFF cells in module `\cpu':
Mapping DFF cells in module `\immediate_extend_unit':

65. Printing statistics.

=== $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en ===

   Number of wires:                 69
   Number of wire bits:            195
   Number of public wires:           5
   Number of public wire bits:     131
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                128
     $_MUX_                         64
     sky130_fd_sc_hd__dfrtp_2       64

=== $paramod\alu\DATA_W=s32'00000000000000000000000001000000 ===

   Number of wires:               2893
   Number of wire bits:           3085
   Number of public wires:           6
   Number of public wire bits:     198
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2953
     $_ANDNOT_                     963
     $_AND_                         86
     $_MUX_                        643
     $_NAND_                         1
     $_NOR_                         60
     $_NOT_                         58
     $_ORNOT_                      184
     $_OR_                         766
     $_XNOR_                        67
     $_XOR_                        125

=== $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000 ===

   Number of wires:                532
   Number of wire bits:            784
   Number of public wires:           4
   Number of public wire bits:     256
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                592
     $_ANDNOT_                     117
     $_NAND_                         2
     $_NOR_                        134
     $_ORNOT_                       13
     $_OR_                         137
     $_XNOR_                        69
     $_XOR_                        120

=== $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000 ===

   Number of wires:                  4
   Number of wire bits:            193
   Number of public wires:           4
   Number of public wire bits:     193
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     $_MUX_                         64

=== $paramod\pc\DATA_W=s32'00000000000000000000000001000000 ===

   Number of wires:                124
   Number of wire bits:            502
   Number of public wires:          13
   Number of public wire bits:     391
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                177
     $_ANDNOT_                      27
     $_AND_                          4
     $_NAND_                        30
     $_NOR_                          3
     $_NOT_                          1
     $_ORNOT_                        2
     $_OR_                          46
     $_XNOR_                        27
     $_XOR_                         34
     $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en      1
     $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000      2

=== $paramod\register_file\DATA_W=s32'00000000000000000000000001000000 ===

   Number of wires:              10154
   Number of wire bits:          12308
   Number of public wires:          40
   Number of public wire bits:    2194
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              12226
     $_ANDNOT_                    4629
     $_AND_                          2
     $_MUX_                       1984
     $_NAND_                        36
     $_NOT_                         66
     $_ORNOT_                       14
     $_OR_                        3511
     sky130_fd_sc_hd__dfrtp_2     1984

=== $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001 ===

   Number of wires:                 16
   Number of wire bits:            266
   Number of public wires:          15
   Number of public wire bits:     265
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $_NOT_                          1
     $_ORNOT_                        2
     $_XNOR_                         2
     sky130_sram_2rw_32x128_32       1

=== $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010 ===

   Number of wires:                 16
   Number of wire bits:            394
   Number of public wires:          15
   Number of public wire bits:     393
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $_NOT_                          1
     $_ORNOT_                        2
     $_XNOR_                         2
     sky130_sram_2rw_64x128_64       1

=== alu_control ===

   Number of wires:                 37
   Number of wire bits:             43
   Number of public wires:           4
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $_ANDNOT_                      15
     $_AND_                          4
     $_MUX_                          1
     $_NAND_                         1
     $_NOR_                          4
     $_NOT_                          1
     $_ORNOT_                        3
     $_OR_                           7

=== control_unit ===

   Number of wires:                 30
   Number of wire bits:             37
   Number of public wires:          10
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 27
     $_ANDNOT_                       9
     $_AND_                          1
     $_NAND_                         2
     $_NOR_                          1
     $_ORNOT_                        3
     $_OR_                          11

=== cpu ===

   Number of wires:                 36
   Number of wire bits:           1078
   Number of public wires:          36
   Number of public wire bits:    1078
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $paramod\alu\DATA_W=s32'00000000000000000000000001000000      1
     $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000      1
     $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000      2
     $paramod\pc\DATA_W=s32'00000000000000000000000001000000      1
     $paramod\register_file\DATA_W=s32'00000000000000000000000001000000      1
     $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001      1
     $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010      1
     alu_control                     1
     control_unit                    1
     immediate_extend_unit           1

=== immediate_extend_unit ===

   Number of wires:                 65
   Number of wire bits:            159
   Number of public wires:           2
   Number of public wire bits:      96
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $_ANDNOT_                      29
     $_AND_                          2
     $_MUX_                         13
     $_NAND_                         2
     $_NOR_                          1
     $_ORNOT_                        6
     $_OR_                          24

=== design hierarchy ===

   cpu                               1
     $paramod\alu\DATA_W=s32'00000000000000000000000001000000      1
     $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000      1
     $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000      2
     $paramod\pc\DATA_W=s32'00000000000000000000000001000000      1
       $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en      1
       $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000      2
     $paramod\register_file\DATA_W=s32'00000000000000000000000001000000      1
     $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001      1
     $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010      1
     alu_control                     1
     control_unit                    1
     immediate_extend_unit           1

   Number of wires:              13988
   Number of wire bits:          19623
   Number of public wires:         166
   Number of public wire bits:    5801
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              16481
     $_ANDNOT_                    5789
     $_AND_                         99
     $_MUX_                       2961
     $_NAND_                        74
     $_NOR_                        203
     $_NOT_                        128
     $_ORNOT_                      229
     $_OR_                        4502
     $_XNOR_                       167
     $_XOR_                        279
     sky130_fd_sc_hd__dfrtp_2     2048
     sky130_sram_2rw_32x128_32       1
     sky130_sram_2rw_64x128_64       1

[INFO]: USING STRATEGY AREA 0

66. Executing ABC pass (technology mapping using ABC).

66.1. Extracting gate netlist of module `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en' to `/tmp/yosys-abc-TgSu2P/input.blif'..
Extracted 64 gates and 193 wires to a netlist network with 129 inputs and 64 outputs.

66.1.1. Executing ABC.
Running ABC command: "/users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/conda-env/bin/yosys-abc" -s -f /tmp/yosys-abc-TgSu2P/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-TgSu2P/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-TgSu2P/input.blif 
ABC: + read_lib -w /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.08 sec
ABC: Memory =    9.54 MB. Time =     0.08 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 100000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 100000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 30 -S 750.0 
ABC: + upsize -D 100000 
ABC: Current delay (777.44 ps) does not exceed the target delay (100000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 100000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    131 ( 51.1 %)   Cap = 10.4 ff ( 12.8 %)   Area =      972.18 ( 48.9 %)   Delay =  2011.87 ps  ( 81.7 %)               
ABC: Path  0 --       3 : 0    1 pi                      A =   0.00  Df =   8.2   -5.1 ps  S =  17.7 ps  Cin =  0.0 ff  Cout =   2.2 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     194 : 1   14 sky130_fd_sc_hd__buf_1  A =   3.75  Df = 408.6 -171.6 ps  S = 522.6 ps  Cin =  2.1 ff  Cout =  44.6 ff  Cmax = 130.0 ff  G = 2034  
ABC: Path  2 --     195 : 1   26 sky130_fd_sc_hd__buf_1  A =   3.75  Df =1215.5 -491.0 ps  S =1008.0 ps  Cin =  2.1 ff  Cout =  87.2 ff  Cmax = 130.0 ff  G = 3974  
ABC: Path  3 --     196 : 3    1 sky130_fd_sc_hd__mux2_2 A =  11.26  Df =1686.5 -543.9 ps  S =  49.4 ps  Cin =  2.3 ff  Cout =   2.2 ff  Cmax = 297.6 ff  G =   92  
ABC: Path  4 --     197 : 1    1 sky130_fd_sc_hd__buf_1  A =   3.75  Df =2011.9 -649.7 ps  S = 397.1 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi2 (\en).  End-point = po0 ($auto$rtlil.cc:2607:MuxGate$34566).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  129/   64  lat =    0  nd =   131  edge =    259  area =971.89  delay = 4.00  lev = 4
ABC: + write_blif /tmp/yosys-abc-TgSu2P/output.blif 

66.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:       64
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:       67
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:      129
ABC RESULTS:          output signals:       64
Removing temp directory.

66.2. Extracting gate netlist of module `$paramod\alu\DATA_W=s32'00000000000000000000000001000000' to `/tmp/yosys-abc-VQtNCb/input.blif'..
Extracted 2953 gates and 3085 wires to a netlist network with 132 inputs and 66 outputs.

66.2.1. Executing ABC.
Running ABC command: "/users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/conda-env/bin/yosys-abc" -s -f /tmp/yosys-abc-VQtNCb/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-VQtNCb/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-VQtNCb/input.blif 
ABC: + read_lib -w /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.08 sec
ABC: Memory =    9.54 MB. Time =     0.08 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 100000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 100000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 30 -S 750.0 
ABC: + upsize -D 100000 
ABC: Current delay (7288.49 ps) does not exceed the target delay (100000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 100000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =   1884 (  8.8 %)   Cap =  8.9 ff (  6.6 %)   Area =    18362.61 ( 81.2 %)   Delay =  8779.22 ps  ( 12.9 %)               
ABC: Path  0 --      61 : 0    4 pi                        A =   0.00  Df =  43.4  -24.2 ps  S =  65.8 ps  Cin =  0.0 ff  Cout =  12.9 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     596 : 1   22 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 965.1 -470.2 ps  S =1257.3 ps  Cin =  2.1 ff  Cout = 108.4 ff  Cmax = 130.0 ff  G = 4882  
ABC: Path  2 --     597 : 1   22 sky130_fd_sc_hd__buf_1    A =   3.75  Df =1939.3 -816.6 ps  S =1223.1 ps  Cin =  2.1 ff  Cout = 106.0 ff  Cmax = 130.0 ff  G = 4783  
ABC: Path  3 --     658 : 1   28 sky130_fd_sc_hd__buf_1    A =   3.75  Df =2858.8-1125.9 ps  S =1145.1 ps  Cin =  2.1 ff  Cout =  99.2 ff  Cmax = 130.0 ff  G = 4531  
ABC: Path  4 --    1028 : 6    3 sky130_fd_sc_hd__mux4_2   A =  22.52  Df =3458.6 -103.8 ps  S =  89.9 ps  Cin =  2.6 ff  Cout =   5.6 ff  Cmax = 301.2 ff  G =  205  
ABC: Path  5 --    1210 : 6    3 sky130_fd_sc_hd__mux4_2   A =  22.52  Df =3941.8 -334.9 ps  S =  91.4 ps  Cin =  2.6 ff  Cout =   6.1 ff  Cmax = 301.2 ff  G =  221  
ABC: Path  6 --    1211 : 3    1 sky130_fd_sc_hd__mux2_2   A =  11.26  Df =4224.0 -459.5 ps  S =  53.3 ps  Cin =  2.3 ff  Cout =   4.7 ff  Cmax = 297.6 ff  G =  192  
ABC: Path  7 --    1223 : 4    1 sky130_fd_sc_hd__o211ai_2 A =  12.51  Df =4348.2 -519.9 ps  S = 129.4 ps  Cin =  4.4 ff  Cout =   2.5 ff  Cmax = 133.7 ff  G =   53  
ABC: Path  8 --    1224 : 4    2 sky130_fd_sc_hd__a31o_2   A =   8.76  Df =4590.7 -441.6 ps  S = 206.7 ps  Cin =  2.4 ff  Cout =  34.9 ff  Cmax = 271.9 ff  G = 1477  
ABC: Path  9 --    2062 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =5131.8 -450.9 ps  S =  90.0 ps  Cin =  1.5 ff  Cout =   1.4 ff  Cmax = 310.4 ff  G =   89  
ABC: Path 10 --    2063 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =5218.8  -11.5 ps  S =  89.9 ps  Cin =  1.5 ff  Cout =   1.4 ff  Cmax = 310.4 ff  G =   89  
ABC: Path 11 --    2064 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =5733.7 -184.9 ps  S =  89.8 ps  Cin =  1.5 ff  Cout =   1.4 ff  Cmax = 310.4 ff  G =   89  
ABC: Path 12 --    2065 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =6261.9 -625.5 ps  S =  91.0 ps  Cin =  1.5 ff  Cout =   1.6 ff  Cmax = 310.4 ff  G =  100  
ABC: Path 13 --    2071 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =6862.2-1134.2 ps  S =  92.2 ps  Cin =  1.5 ff  Cout =   1.8 ff  Cmax = 310.4 ff  G =  114  
ABC: Path 14 --    2074 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =7497.4-1677.0 ps  S =  92.2 ps  Cin =  1.5 ff  Cout =   1.8 ff  Cmax = 310.4 ff  G =  114  
ABC: Path 15 --    2078 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =8154.6-2230.1 ps  S = 105.7 ps  Cin =  1.5 ff  Cout =   4.7 ff  Cmax = 310.4 ff  G =  286  
ABC: Path 16 --    2079 : 4    1 sky130_fd_sc_hd__nor4_2   A =  12.51  Df =8779.2-2769.3 ps  S = 825.2 ps  Cin =  4.3 ff  Cout =  33.4 ff  Cmax =  64.1 ff  G =  774  
ABC: Start-point = pi60 (\alu_in_1 [0]).  End-point = po64 (\zero_flag).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  132/   66  lat =    0  nd =  1884  edge =   5812  area =18364.28  delay =21.00  lev = 21
ABC: + write_blif /tmp/yosys-abc-VQtNCb/output.blif 

66.2.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:       28
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       31
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       73
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:      100
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       35
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       79
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       50
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:       29
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      109
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      152
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:      173
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       55
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       41
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:      102
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:      127
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       41
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       44
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:      222
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:       64
ABC RESULTS:        internal signals:     2887
ABC RESULTS:           input signals:      132
ABC RESULTS:          output signals:       66
Removing temp directory.

66.3. Extracting gate netlist of module `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000' to `/tmp/yosys-abc-5VUb9W/input.blif'..
Extracted 592 gates and 720 wires to a netlist network with 128 inputs and 64 outputs.

66.3.1. Executing ABC.
Running ABC command: "/users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/conda-env/bin/yosys-abc" -s -f /tmp/yosys-abc-5VUb9W/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-5VUb9W/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-5VUb9W/input.blif 
ABC: + read_lib -w /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.08 sec
ABC: Memory =    9.54 MB. Time =     0.08 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 100000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 100000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 30 -S 750.0 
ABC: + upsize -D 100000 
ABC: Current delay (3729.58 ps) does not exceed the target delay (100000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 100000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    531 (  5.3 %)   Cap = 11.0 ff (  0.7 %)   Area =     5143.68 ( 94.7 %)   Delay =  3798.86 ps  (  3.8 %)               
ABC: Path  0 --      43 : 0    2 pi                        A =   0.00  Df =  21.5  -12.2 ps  S =  35.4 ps  Cin =  0.0 ff  Cout =   6.1 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     353 : 2    4 sky130_fd_sc_hd__or2_2    A =   6.26  Df = 339.5 -173.4 ps  S =  97.9 ps  Cin =  1.5 ff  Cout =  17.0 ff  Cmax = 299.4 ff  G = 1132  
ABC: Path  2 --     356 : 4    3 sky130_fd_sc_hd__and4bb_2 A =  12.51  Df = 610.3 -172.4 ps  S =  96.4 ps  Cin =  1.5 ff  Cout =  10.9 ff  Cmax = 270.1 ff  G =  682  
ABC: Path  3 --     363 : 3    2 sky130_fd_sc_hd__and3b_2  A =  10.01  Df = 867.2  -18.8 ps  S =  75.8 ps  Cin =  1.5 ff  Cout =   9.6 ff  Cmax = 309.5 ff  G =  627  
ABC: Path  4 --     379 : 2    2 sky130_fd_sc_hd__nand2_2  A =   6.26  Df = 920.1   -8.6 ps  S =  55.0 ps  Cin =  4.4 ff  Cout =   6.2 ff  Cmax = 295.7 ff  G =  130  
ABC: Path  5 --     380 : 4    2 sky130_fd_sc_hd__or4_2    A =   8.76  Df =1479.3 -448.4 ps  S = 116.2 ps  Cin =  1.5 ff  Cout =   7.2 ff  Cmax = 310.4 ff  G =  451  
ABC: Path  6 --     452 : 4    6 sky130_fd_sc_hd__o31a_2   A =  10.01  Df =2115.1 -224.8 ps  S = 150.1 ps  Cin =  2.3 ff  Cout =  25.1 ff  Cmax = 285.7 ff  G = 1027  
ABC: Path  7 --     594 : 4    5 sky130_fd_sc_hd__o31a_2   A =  10.01  Df =2352.7  -44.6 ps  S = 136.1 ps  Cin =  2.3 ff  Cout =  22.7 ff  Cmax = 285.7 ff  G =  930  
ABC: Path  8 --     662 : 4    4 sky130_fd_sc_hd__o31ai_2  A =  12.51  Df =2764.8 -272.1 ps  S = 452.8 ps  Cin =  4.4 ff  Cout =  19.9 ff  Cmax =  80.6 ff  G =  438  
ABC: Path  9 --     699 : 4    3 sky130_fd_sc_hd__a31oi_2  A =  12.51  Df =2972.2 -248.0 ps  S = 244.2 ps  Cin =  4.4 ff  Cout =  13.6 ff  Cmax = 118.1 ff  G =  293  
ABC: Path 10 --     715 : 4    2 sky130_fd_sc_hd__o31a_2   A =  10.01  Df =3372.0 -428.5 ps  S =  88.7 ps  Cin =  2.3 ff  Cout =  13.2 ff  Cmax = 285.7 ff  G =  536  
ABC: Path 11 --     717 : 3    1 sky130_fd_sc_hd__o21ai_2  A =   8.76  Df =3530.5 -516.1 ps  S = 148.8 ps  Cin =  4.5 ff  Cout =   9.0 ff  Cmax = 139.2 ff  G =  190  
ABC: Path 12 --     720 : 2    1 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =3798.9 -392.1 ps  S = 453.9 ps  Cin =  8.5 ff  Cout =  33.4 ff  Cmax = 121.8 ff  G =  394  
ABC: Start-point = pi42 (\immediate_extended [21]).  End-point = po62 (\branch_pc [63]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  128/   64  lat =    0  nd =   531  edge =   1286  area =5144.95  delay =13.00  lev = 13
ABC: + write_blif /tmp/yosys-abc-5VUb9W/output.blif 

66.3.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       26
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       41
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       62
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       58
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       67
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       59
ABC RESULTS:        internal signals:      528
ABC RESULTS:           input signals:      128
ABC RESULTS:          output signals:       64
Removing temp directory.

66.4. Extracting gate netlist of module `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000' to `/tmp/yosys-abc-BXvn1Y/input.blif'..
Extracted 64 gates and 193 wires to a netlist network with 129 inputs and 64 outputs.

66.4.1. Executing ABC.
Running ABC command: "/users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/conda-env/bin/yosys-abc" -s -f /tmp/yosys-abc-BXvn1Y/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-BXvn1Y/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-BXvn1Y/input.blif 
ABC: + read_lib -w /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.08 sec
ABC: Memory =    9.54 MB. Time =     0.08 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 100000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 100000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 30 -S 750.0 
ABC: + upsize -D 100000 
ABC: Current delay (777.44 ps) does not exceed the target delay (100000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 100000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    131 ( 51.1 %)   Cap = 10.4 ff ( 12.8 %)   Area =      972.18 ( 48.9 %)   Delay =  2011.87 ps  ( 81.7 %)               
ABC: Path  0 --       3 : 0    1 pi                      A =   0.00  Df =   8.2   -5.1 ps  S =  17.7 ps  Cin =  0.0 ff  Cout =   2.2 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     194 : 1   14 sky130_fd_sc_hd__buf_1  A =   3.75  Df = 408.6 -171.6 ps  S = 522.6 ps  Cin =  2.1 ff  Cout =  44.6 ff  Cmax = 130.0 ff  G = 2034  
ABC: Path  2 --     195 : 1   26 sky130_fd_sc_hd__buf_1  A =   3.75  Df =1215.5 -491.0 ps  S =1008.0 ps  Cin =  2.1 ff  Cout =  87.2 ff  Cmax = 130.0 ff  G = 3974  
ABC: Path  3 --     196 : 3    1 sky130_fd_sc_hd__mux2_2 A =  11.26  Df =1686.5 -543.9 ps  S =  49.4 ps  Cin =  2.3 ff  Cout =   2.2 ff  Cmax = 297.6 ff  G =   92  
ABC: Path  4 --     197 : 1    1 sky130_fd_sc_hd__buf_1  A =   3.75  Df =2011.9 -649.7 ps  S = 397.1 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi2 (\select_a).  End-point = po0 (\mux_out [0]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  129/   64  lat =    0  nd =   131  edge =    259  area =971.89  delay = 4.00  lev = 4
ABC: + write_blif /tmp/yosys-abc-BXvn1Y/output.blif 

66.4.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:       64
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:       67
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:      129
ABC RESULTS:          output signals:       64
Removing temp directory.

66.5. Extracting gate netlist of module `$paramod\pc\DATA_W=s32'00000000000000000000000001000000' to `/tmp/yosys-abc-i7MR1E/input.blif'..
Extracted 174 gates and 238 wires to a netlist network with 64 inputs and 63 outputs.

66.5.1. Executing ABC.
Running ABC command: "/users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/conda-env/bin/yosys-abc" -s -f /tmp/yosys-abc-i7MR1E/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-i7MR1E/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-i7MR1E/input.blif 
ABC: + read_lib -w /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.08 sec
ABC: Memory =    9.54 MB. Time =     0.08 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 100000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 100000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 30 -S 750.0 
ABC: + upsize -D 100000 
ABC: Current delay (2606.87 ps) does not exceed the target delay (100000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 100000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    163 ( 11.7 %)   Cap = 15.3 ff (  2.8 %)   Area =     1491.43 ( 88.3 %)   Delay =  3691.48 ps  ( 17.2 %)               
ABC: Path  0 --       5 : 0    3 pi                       A =   0.00  Df =  43.9  -24.5 ps  S =  66.5 ps  Cin =  0.0 ff  Cout =  13.1 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     136 : 4    1 sky130_fd_sc_hd__and4_2  A =  10.01  Df = 247.9  -26.0 ps  S =  47.4 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 300.3 ff  G =  138  
ABC: Path  2 --     137 : 1    9 sky130_fd_sc_hd__buf_1   A =   3.75  Df = 516.9 -116.1 ps  S = 316.3 ps  Cin =  2.1 ff  Cout =  26.4 ff  Cmax = 130.0 ff  G = 1214  
ABC: Path  3 --     163 : 4    1 sky130_fd_sc_hd__and4_2  A =  10.01  Df = 780.8 -167.7 ps  S =  48.8 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 300.3 ff  G =  138  
ABC: Path  4 --     164 : 1    8 sky130_fd_sc_hd__buf_1   A =   3.75  Df =1044.1 -255.6 ps  S = 307.2 ps  Cin =  2.1 ff  Cout =  25.6 ff  Cmax = 130.0 ff  G = 1175  
ABC: Path  5 --     193 : 4    1 sky130_fd_sc_hd__and4_2  A =  10.01  Df =1306.1 -307.4 ps  S =  48.6 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 300.3 ff  G =  138  
ABC: Path  6 --     194 : 1    7 sky130_fd_sc_hd__buf_1   A =   3.75  Df =1591.2 -407.8 ps  S = 339.1 ps  Cin =  2.1 ff  Cout =  28.4 ff  Cmax = 130.0 ff  G = 1294  
ABC: Path  7 --     207 : 4    6 sky130_fd_sc_hd__and4_2  A =  10.01  Df =1942.3 -445.5 ps  S = 132.4 ps  Cin =  1.5 ff  Cout =  19.6 ff  Cmax = 300.3 ff  G = 1245  
ABC: Path  8 --     235 : 4    1 sky130_fd_sc_hd__and4_2  A =  10.01  Df =2150.9 -473.2 ps  S =  47.4 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 300.3 ff  G =  138  
ABC: Path  9 --     236 : 1    7 sky130_fd_sc_hd__buf_1   A =   3.75  Df =2377.2 -542.1 ps  S = 254.3 ps  Cin =  2.1 ff  Cout =  21.0 ff  Cmax = 130.0 ff  G =  964  
ABC: Path 10 --     263 : 4    1 sky130_fd_sc_hd__and4_2  A =  10.01  Df =2624.7 -590.2 ps  S =  47.9 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 300.3 ff  G =  138  
ABC: Path 11 --     264 : 1   11 sky130_fd_sc_hd__buf_1   A =   3.75  Df =2946.5 -707.9 ps  S = 392.8 ps  Cin =  2.1 ff  Cout =  33.1 ff  Cmax = 130.0 ff  G = 1516  
ABC: Path 12 --     277 : 4    2 sky130_fd_sc_hd__and4_2  A =  10.01  Df =3266.2 -726.0 ps  S =  89.8 ps  Cin =  1.5 ff  Cout =  10.1 ff  Cmax = 300.3 ff  G =  639  
ABC: Path 13 --     279 : 2    1 sky130_fd_sc_hd__and2b_2 A =   8.76  Df =3477.8 -198.3 ps  S =  33.8 ps  Cin =  1.6 ff  Cout =   2.2 ff  Cmax = 310.4 ff  G =  132  
ABC: Path 14 --     280 : 1    1 sky130_fd_sc_hd__buf_1   A =   3.75  Df =3691.5  -93.5 ps  S = 396.1 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi4 (\current_pc [4]).  End-point = po58 (\updated_pc [59]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =   64/   63  lat =    0  nd =   163  edge =    402  area =1491.74  delay =14.00  lev = 14
ABC: + write_blif /tmp/yosys-abc-i7MR1E/output.blif 

66.5.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       24
ABC RESULTS:        internal signals:      111
ABC RESULTS:           input signals:       64
ABC RESULTS:          output signals:       63
Removing temp directory.

66.6. Extracting gate netlist of module `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000' to `/tmp/yosys-abc-Z0VOYR/input.blif'..
Extracted 10242 gates and 12306 wires to a netlist network with 2064 inputs and 2112 outputs.

66.6.1. Executing ABC.
Running ABC command: "/users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/conda-env/bin/yosys-abc" -s -f /tmp/yosys-abc-Z0VOYR/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-Z0VOYR/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-Z0VOYR/input.blif 
ABC: + read_lib -w /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.08 sec
ABC: Memory =    9.54 MB. Time =     0.08 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 100000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 100000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 30 -S 750.0 
ABC: + upsize -D 100000 
ABC: Current delay (2710.41 ps) does not exceed the target delay (100000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 100000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =   8250 ( 34.0 %)   Cap = 11.6 ff (  8.0 %)   Area =    66991.75 ( 65.9 %)   Delay =  3975.28 ps  (  3.4 %)               
ABC: Path  0 --    1998 : 0    1 pi                        A =   0.00  Df =   8.2   -5.1 ps  S =  17.7 ps  Cin =  0.0 ff  Cout =   2.2 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    6382 : 1   16 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 400.3 -168.0 ps  S = 510.6 ps  Cin =  2.1 ff  Cout =  43.6 ff  Cmax = 130.0 ff  G = 1982  
ABC: Path  2 --    6451 : 4    1 sky130_fd_sc_hd__nand4b_2 A =  15.01  Df = 648.6  -26.1 ps  S = 114.6 ps  Cin =  3.7 ff  Cout =   2.2 ff  Cmax = 200.5 ff  G =   56  
ABC: Path  3 --    6452 : 1   12 sky130_fd_sc_hd__buf_1    A =   3.75  Df =1088.1 -147.8 ps  S = 583.2 ps  Cin =  2.1 ff  Cout =  49.6 ff  Cmax = 130.0 ff  G = 2214  
ABC: Path  4 --    6983 : 1   19 sky130_fd_sc_hd__buf_1    A =   3.75  Df =1928.5 -499.2 ps  S =1051.3 ps  Cin =  2.1 ff  Cout =  90.9 ff  Cmax = 130.0 ff  G = 4046  
ABC: Path  5 --    6984 : 3    1 sky130_fd_sc_hd__nor3b_2  A =  12.51  Df =2004.6 -314.7 ps  S = 143.8 ps  Cin =  3.4 ff  Cout =   2.5 ff  Cmax =  93.4 ff  G =   68  
ABC: Path  6 --    6987 : 5    1 sky130_fd_sc_hd__a2111o_2 A =  12.51  Df =2456.7 -570.6 ps  S =  56.1 ps  Cin =  2.4 ff  Cout =   1.8 ff  Cmax = 324.1 ff  G =   71  
ABC: Path  7 --    6996 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =3078.0 -728.3 ps  S =  90.6 ps  Cin =  1.5 ff  Cout =   1.5 ff  Cmax = 310.4 ff  G =   95  
ABC: Path  8 --    7005 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =3734.7 -891.0 ps  S =  94.4 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 310.4 ff  G =  140  
ABC: Path  9 --    7006 : 1    1 sky130_fd_sc_hd__buf_1    A =   3.75  Df =3975.3 -815.1 ps  S = 395.8 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi1997 (\raddr_1 [1]).  End-point = po82 (\rdata_1 [18]).
ABC: + print_stats -m 
ABC: netlist                       : i/o = 2064/ 2112  lat =    0  nd =  8250  edge =  22030  area =66981.96  delay =10.00  lev = 10
ABC: + write_blif /tmp/yosys-abc-Z0VOYR/output.blif 

66.6.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nor4b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand4b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:       70
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:      325
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:       68
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:      252
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:      384
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:      634
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:      254
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:      254
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:      134
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:      255
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      645
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       41
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:      397
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:     1984
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:     2479
ABC RESULTS:        internal signals:     8130
ABC RESULTS:           input signals:     2064
ABC RESULTS:          output signals:     2112
Removing temp directory.

66.7. Extracting gate netlist of module `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001' to `/tmp/yosys-abc-d30sLi/input.blif'..
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 5 outputs.

66.7.1. Executing ABC.
Running ABC command: "/users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/conda-env/bin/yosys-abc" -s -f /tmp/yosys-abc-d30sLi/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-d30sLi/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-d30sLi/input.blif 
ABC: + read_lib -w /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.08 sec
ABC: Memory =    9.54 MB. Time =     0.08 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 100000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 100000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 30 -S 750.0 
ABC: + upsize -D 100000 
ABC: Current delay (470.87 ps) does not exceed the target delay (100000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 100000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =      7 ( 42.9 %)   Cap = 18.0 ff (  8.9 %)   Area =       61.31 ( 57.1 %)   Delay =   534.23 ps  ( 57.1 %)               
ABC: Path  0 --       3 : 0    2 pi                      A =   0.00  Df =  33.7  -18.4 ps  S =  52.3 ps  Cin =  0.0 ff  Cout =   9.9 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      12 : 2    1 sky130_fd_sc_hd__or2b_2 A =   8.76  Df = 313.9 -158.7 ps  S =  48.9 ps  Cin =  1.6 ff  Cout =   2.2 ff  Cmax = 312.2 ff  G =  134  
ABC: Path  2 --      13 : 1    1 sky130_fd_sc_hd__buf_1  A =   3.75  Df = 534.2  -63.6 ps  S = 395.6 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi2 (\wen).  End-point = po1 (\web0).
ABC: + print_stats -m 
ABC: netlist                       : i/o =    5/    5  lat =    0  nd =     7  edge =     11  area =61.31  delay = 2.00  lev = 2
ABC: + write_blif /tmp/yosys-abc-d30sLi/output.blif 

66.7.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        5
Removing temp directory.

66.8. Extracting gate netlist of module `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010' to `/tmp/yosys-abc-ys1Fw0/input.blif'..
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 5 outputs.

66.8.1. Executing ABC.
Running ABC command: "/users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/conda-env/bin/yosys-abc" -s -f /tmp/yosys-abc-ys1Fw0/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-ys1Fw0/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-ys1Fw0/input.blif 
ABC: + read_lib -w /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.08 sec
ABC: Memory =    9.54 MB. Time =     0.08 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 100000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 100000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 30 -S 750.0 
ABC: + upsize -D 100000 
ABC: Current delay (470.87 ps) does not exceed the target delay (100000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 100000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =      7 ( 42.9 %)   Cap = 18.0 ff (  8.9 %)   Area =       61.31 ( 57.1 %)   Delay =   534.23 ps  ( 57.1 %)               
ABC: Path  0 --       3 : 0    2 pi                      A =   0.00  Df =  33.7  -18.4 ps  S =  52.3 ps  Cin =  0.0 ff  Cout =   9.9 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      12 : 2    1 sky130_fd_sc_hd__or2b_2 A =   8.76  Df = 313.9 -158.7 ps  S =  48.9 ps  Cin =  1.6 ff  Cout =   2.2 ff  Cmax = 312.2 ff  G =  134  
ABC: Path  2 --      13 : 1    1 sky130_fd_sc_hd__buf_1  A =   3.75  Df = 534.2  -63.6 ps  S = 395.6 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi2 (\wen).  End-point = po1 (\web0).
ABC: + print_stats -m 
ABC: netlist                       : i/o =    5/    5  lat =    0  nd =     7  edge =     11  area =61.31  delay = 2.00  lev = 2
ABC: + write_blif /tmp/yosys-abc-ys1Fw0/output.blif 

66.8.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        5
Removing temp directory.

66.9. Extracting gate netlist of module `\alu_control' to `/tmp/yosys-abc-w0RJrG/input.blif'..
Extracted 36 gates and 42 wires to a netlist network with 6 inputs and 3 outputs.

66.9.1. Executing ABC.
Running ABC command: "/users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/conda-env/bin/yosys-abc" -s -f /tmp/yosys-abc-w0RJrG/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-w0RJrG/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-w0RJrG/input.blif 
ABC: + read_lib -w /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.08 sec
ABC: Memory =    9.54 MB. Time =     0.08 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 100000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 100000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 30 -S 750.0 
ABC: + upsize -D 100000 
ABC: Current delay (1286.06 ps) does not exceed the target delay (100000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 100000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =     11 (  9.1 %)   Cap = 11.4 ff (  1.1 %)   Area =      108.85 ( 90.9 %)   Delay =  1337.77 ps  ( 45.5 %)               
ABC: Path  0 --       1 : 0    6 pi                       A =   0.00  Df =  34.1  -19.5 ps  S =  52.9 ps  Cin =  0.0 ff  Cout =  10.1 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      18 : 4    1 sky130_fd_sc_hd__or4b_2  A =  10.01  Df = 658.9 -469.4 ps  S =  95.7 ps  Cin =  1.5 ff  Cout =   2.5 ff  Cmax = 265.5 ff  G =  159  
ABC: Path  2 --      19 : 5    1 sky130_fd_sc_hd__a311o_2 A =  11.26  Df =1042.6 -700.6 ps  S =  47.1 ps  Cin =  2.3 ff  Cout =   1.4 ff  Cmax = 298.5 ff  G =   58  
ABC: Path  3 --      20 : 3    1 sky130_fd_sc_hd__a21bo_2 A =  10.01  Df =1337.8 -708.9 ps  S = 186.4 ps  Cin =  2.0 ff  Cout =  33.4 ff  Cmax = 288.4 ff  G = 1644  
ABC: Start-point = pi0 (\func3 [0]).  End-point = po2 (\alu_control [2]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =    6/    3  lat =    0  nd =    11  edge =     40  area =108.85  delay = 3.00  lev = 3
ABC: + write_blif /tmp/yosys-abc-w0RJrG/output.blif 

66.9.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        1
ABC RESULTS:        internal signals:       33
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        3
Removing temp directory.

66.10. Extracting gate netlist of module `\control_unit' to `/tmp/yosys-abc-nEDC8u/input.blif'..
Extracted 27 gates and 34 wires to a netlist network with 7 inputs and 7 outputs.

66.10.1. Executing ABC.
Running ABC command: "/users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/conda-env/bin/yosys-abc" -s -f /tmp/yosys-abc-nEDC8u/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-nEDC8u/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-nEDC8u/input.blif 
ABC: + read_lib -w /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.08 sec
ABC: Memory =    9.54 MB. Time =     0.08 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 100000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 100000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 30 -S 750.0 
ABC: + upsize -D 100000 
ABC: Current delay (1031.71 ps) does not exceed the target delay (100000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 100000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =     16 ( 18.8 %)   Cap = 14.1 ff (  7.8 %)   Area =      126.37 ( 75.0 %)   Delay =   858.63 ps  ( 31.2 %)               
ABC: Path  0 --       4 : 0    2 pi                        A =   0.00  Df =  11.5   -6.9 ps  S =  22.0 ps  Cin =  0.0 ff  Cout =   3.1 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      19 : 4    4 sky130_fd_sc_hd__and4bb_2 A =  12.51  Df = 312.6  -56.8 ps  S =  93.9 ps  Cin =  1.5 ff  Cout =  10.4 ff  Cmax = 270.1 ff  G =  659  
ABC: Path  2 --      20 : 2    4 sky130_fd_sc_hd__nand2b_2 A =   8.76  Df = 409.5  -41.9 ps  S = 106.3 ps  Cin =  3.0 ff  Cout =  16.5 ff  Cmax = 285.7 ff  G =  524  
ABC: Path  3 --      21 : 3    1 sky130_fd_sc_hd__nor3_2   A =  10.01  Df = 858.6 -382.6 ps  S = 578.5 ps  Cin =  4.4 ff  Cout =  33.4 ff  Cmax =  92.5 ff  G =  765  
ABC: Start-point = pi3 (\opcode [3]).  End-point = po1 (\mem_2_reg).
ABC: + print_stats -m 
ABC: netlist                       : i/o =    7/    7  lat =    0  nd =    16  edge =     40  area =126.38  delay = 3.00  lev = 3
ABC: + write_blif /tmp/yosys-abc-nEDC8u/output.blif 

66.10.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        1
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        7
Removing temp directory.

66.11. Extracting gate netlist of module `\cpu' to `/tmp/yosys-abc-b5kjxu/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

66.12. Extracting gate netlist of module `\immediate_extend_unit' to `/tmp/yosys-abc-vkiiku/input.blif'..
Extracted 77 gates and 103 wires to a netlist network with 26 inputs and 14 outputs.

66.12.1. Executing ABC.
Running ABC command: "/users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/conda-env/bin/yosys-abc" -s -f /tmp/yosys-abc-vkiiku/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-vkiiku/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-vkiiku/input.blif 
ABC: + read_lib -w /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.08 sec
ABC: Memory =    9.54 MB. Time =     0.08 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 100000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 100000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 30 -S 750.0 
ABC: + upsize -D 100000 
ABC: Current delay (1469.05 ps) does not exceed the target delay (100000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 100000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =     32 ( 21.9 %)   Cap = 11.8 ff (  5.5 %)   Area =      272.76 ( 78.1 %)   Delay =  1550.16 ps  ( 81.2 %)               
ABC: Path  0 --       5 : 0    2 pi                       A =   0.00  Df =  14.6   -8.7 ps  S =  26.0 ps  Cin =  0.0 ff  Cout =   4.0 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      41 : 4    2 sky130_fd_sc_hd__and4b_2 A =  11.26  Df = 259.1  -28.0 ps  S =  59.1 ps  Cin =  1.6 ff  Cout =   4.0 ff  Cmax = 297.6 ff  G =  249  
ABC: Path  2 --      42 : 4    1 sky130_fd_sc_hd__and4_2  A =  10.01  Df = 466.7  -16.5 ps  S =  47.4 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 300.3 ff  G =  138  
ABC: Path  3 --      43 : 1   12 sky130_fd_sc_hd__buf_1   A =   3.75  Df = 741.2 -113.8 ps  S = 324.4 ps  Cin =  2.1 ff  Cout =  27.1 ff  Cmax = 130.0 ff  G = 1221  
ABC: Path  4 --      51 : 4    1 sky130_fd_sc_hd__a211o_2 A =  10.01  Df =1550.2  -94.7 ps  S = 166.4 ps  Cin =  2.4 ff  Cout =  33.4 ff  Cmax = 325.0 ff  G = 1421  
ABC: Start-point = pi4 (\instruction [4]).  End-point = po0 (\immediate_extended [13]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =   26/   14  lat =    0  nd =    32  edge =     93  area =272.75  delay = 6.00  lev = 6
ABC: + write_blif /tmp/yosys-abc-vkiiku/output.blif 

66.12.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       10
ABC RESULTS:        internal signals:       63
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       14
Removing temp directory.

67. Executing SETUNDEF pass (replace undef values with defined constants).

68. Executing HILOMAP pass (mapping to constant drivers).

69. Executing SPLITNETS pass (splitting up multi-bit signals).

70. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en..
Finding unused cells or wires in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\pc\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \immediate_extend_unit..
Removed 0 unused cells and 16936 unused wires.

71. Executing INSBUF pass (insert buffer cells for connected wires).
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49908: \branch_pc [0] -> \jump_pc [0]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49909: \branch_pc [1] -> \jump_pc [1]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49910: \branch_pc [2] -> \jump_pc [2]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49911: \branch_pc [3] -> \jump_pc [3]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49912: \branch_pc [4] -> \jump_pc [4]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49913: \branch_pc [5] -> \jump_pc [5]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49914: \branch_pc [6] -> \jump_pc [6]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49915: \branch_pc [7] -> \jump_pc [7]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49916: \branch_pc [8] -> \jump_pc [8]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49917: \branch_pc [9] -> \jump_pc [9]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49918: \branch_pc [10] -> \jump_pc [10]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49919: \branch_pc [11] -> \jump_pc [11]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49920: \branch_pc [12] -> \jump_pc [12]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49921: \branch_pc [13] -> \jump_pc [13]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49922: \branch_pc [14] -> \jump_pc [14]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49923: \branch_pc [15] -> \jump_pc [15]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49924: \branch_pc [16] -> \jump_pc [16]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49925: \branch_pc [17] -> \jump_pc [17]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49926: \branch_pc [18] -> \jump_pc [18]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49927: \branch_pc [19] -> \jump_pc [19]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49928: \branch_pc [20] -> \jump_pc [20]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49929: \branch_pc [21] -> \jump_pc [21]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49930: \branch_pc [22] -> \jump_pc [22]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49931: \branch_pc [23] -> \jump_pc [23]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49932: \branch_pc [24] -> \jump_pc [24]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49933: \branch_pc [25] -> \jump_pc [25]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49934: \branch_pc [26] -> \jump_pc [26]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49935: \branch_pc [27] -> \jump_pc [27]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49936: \branch_pc [28] -> \jump_pc [28]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49937: \branch_pc [29] -> \jump_pc [29]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49938: \branch_pc [30] -> \jump_pc [30]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49939: \branch_pc [31] -> \jump_pc [31]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49940: \branch_pc [32] -> \jump_pc [32]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49941: \branch_pc [33] -> \jump_pc [33]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49942: \branch_pc [34] -> \jump_pc [34]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49943: \branch_pc [35] -> \jump_pc [35]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49944: \branch_pc [36] -> \jump_pc [36]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49945: \branch_pc [37] -> \jump_pc [37]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49946: \branch_pc [38] -> \jump_pc [38]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49947: \branch_pc [39] -> \jump_pc [39]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49948: \branch_pc [40] -> \jump_pc [40]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49949: \branch_pc [41] -> \jump_pc [41]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49950: \branch_pc [42] -> \jump_pc [42]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49951: \branch_pc [43] -> \jump_pc [43]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49952: \branch_pc [44] -> \jump_pc [44]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49953: \branch_pc [45] -> \jump_pc [45]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49954: \branch_pc [46] -> \jump_pc [46]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49955: \branch_pc [47] -> \jump_pc [47]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49956: \branch_pc [48] -> \jump_pc [48]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49957: \branch_pc [49] -> \jump_pc [49]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49958: \branch_pc [50] -> \jump_pc [50]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49959: \branch_pc [51] -> \jump_pc [51]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49960: \branch_pc [52] -> \jump_pc [52]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49961: \branch_pc [53] -> \jump_pc [53]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49962: \branch_pc [54] -> \jump_pc [54]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49963: \branch_pc [55] -> \jump_pc [55]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49964: \branch_pc [56] -> \jump_pc [56]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49965: \branch_pc [57] -> \jump_pc [57]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49966: \branch_pc [58] -> \jump_pc [58]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49967: \branch_pc [59] -> \jump_pc [59]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49968: \branch_pc [60] -> \jump_pc [60]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49969: \branch_pc [61] -> \jump_pc [61]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49970: \branch_pc [62] -> \jump_pc [62]
Add $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49971: \branch_pc [63] -> \jump_pc [63]
Add $paramod\pc\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49972: \current_pc [0] -> \updated_pc [0]
Add $paramod\pc\DATA_W=s32'00000000000000000000000001000000/$auto$insbuf.cc:97:execute$49973: \current_pc [1] -> \updated_pc [1]
Add control_unit/$auto$insbuf.cc:97:execute$49974: \alu_op [0] -> \branch
Add control_unit/$auto$insbuf.cc:97:execute$49975: \mem_2_reg -> \mem_read
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$49976: \instruction [25] -> \immediate_extended [5]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$49977: \instruction [26] -> \immediate_extended [6]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$49978: \instruction [27] -> \immediate_extended [7]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$49979: \instruction [28] -> \immediate_extended [8]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$49980: \instruction [29] -> \immediate_extended [9]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$49981: \instruction [30] -> \immediate_extended [10]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$49982: \instruction [31] -> \immediate_extended [20]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$49983: \instruction [31] -> \immediate_extended [21]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$49984: \instruction [31] -> \immediate_extended [22]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$49985: \instruction [31] -> \immediate_extended [23]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$49986: \instruction [31] -> \immediate_extended [24]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$49987: \instruction [31] -> \immediate_extended [25]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$49988: \instruction [31] -> \immediate_extended [26]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$49989: \instruction [31] -> \immediate_extended [27]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$49990: \instruction [31] -> \immediate_extended [28]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$49991: \instruction [31] -> \immediate_extended [29]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$49992: \instruction [31] -> \immediate_extended [30]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$49993: \instruction [31] -> \immediate_extended [31]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$49994: \instruction [31] -> \immediate_extended [32]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$49995: \instruction [31] -> \immediate_extended [33]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$49996: \instruction [31] -> \immediate_extended [34]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$49997: \instruction [31] -> \immediate_extended [35]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$49998: \instruction [31] -> \immediate_extended [36]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$49999: \instruction [31] -> \immediate_extended [37]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$50000: \instruction [31] -> \immediate_extended [38]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$50001: \instruction [31] -> \immediate_extended [39]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$50002: \instruction [31] -> \immediate_extended [40]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$50003: \instruction [31] -> \immediate_extended [41]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$50004: \instruction [31] -> \immediate_extended [42]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$50005: \instruction [31] -> \immediate_extended [43]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$50006: \instruction [31] -> \immediate_extended [44]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$50007: \instruction [31] -> \immediate_extended [45]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$50008: \instruction [31] -> \immediate_extended [46]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$50009: \instruction [31] -> \immediate_extended [47]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$50010: \instruction [31] -> \immediate_extended [48]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$50011: \instruction [31] -> \immediate_extended [49]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$50012: \instruction [31] -> \immediate_extended [50]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$50013: \instruction [31] -> \immediate_extended [51]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$50014: \instruction [31] -> \immediate_extended [52]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$50015: \instruction [31] -> \immediate_extended [53]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$50016: \instruction [31] -> \immediate_extended [54]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$50017: \instruction [31] -> \immediate_extended [55]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$50018: \instruction [31] -> \immediate_extended [56]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$50019: \instruction [31] -> \immediate_extended [57]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$50020: \instruction [31] -> \immediate_extended [58]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$50021: \instruction [31] -> \immediate_extended [59]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$50022: \instruction [31] -> \immediate_extended [60]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$50023: \instruction [31] -> \immediate_extended [61]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$50024: \instruction [31] -> \immediate_extended [62]
Add immediate_extend_unit/$auto$insbuf.cc:97:execute$50025: \instruction [31] -> \immediate_extended [63]

72. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en...
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [63] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [62] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [61] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [60] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [59] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [58] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [57] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [56] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [55] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [54] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [53] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [52] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [51] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [50] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [49] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [48] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [47] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [46] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [45] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [44] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [43] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [42] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [41] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [40] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [39] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [38] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [37] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [36] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [35] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [34] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [33] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [32] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [31] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [30] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [29] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [28] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [27] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [26] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [25] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [24] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [23] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [22] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [21] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [20] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [19] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [18] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [17] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [16] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [15] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [14] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [13] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [12] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [11] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [10] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [9] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [8] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [7] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [6] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [5] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [4] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [3] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [2] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [1] is used but has no driver.
Warning: Wire $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\dout [0] is used but has no driver.
Checking module $paramod\alu\DATA_W=s32'00000000000000000000000001000000...
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\zero_flag is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\overflow is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [63] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [62] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [61] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [60] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [59] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [58] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [57] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [56] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [55] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [54] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [53] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [52] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [51] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [50] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [49] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [48] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [47] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [46] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [45] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [44] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [43] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [42] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [41] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [40] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [39] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [38] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [37] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [36] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [35] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [34] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [33] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [32] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [31] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [30] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [29] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [28] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [27] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [26] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [25] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [24] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [23] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [22] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [21] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [20] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [19] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [18] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [17] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [16] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [15] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [14] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [13] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [12] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [11] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [10] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [9] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [8] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [7] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [6] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [5] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [4] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [3] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [2] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [1] is used but has no driver.
Warning: Wire $paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out [0] is used but has no driver.
Checking module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000...
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [63] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [62] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [61] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [60] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [59] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [58] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [57] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [56] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [55] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [54] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [53] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [52] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [51] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [50] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [49] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [48] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [47] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [46] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [45] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [44] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [43] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [42] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [41] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [40] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [39] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [38] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [37] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [36] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [35] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [34] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [33] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [32] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [31] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [30] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [29] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [28] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [27] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [26] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [25] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [24] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [23] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [22] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [21] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [20] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [19] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [18] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [17] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [16] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [15] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [14] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [13] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [12] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [11] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [10] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [9] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [8] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [7] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [6] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [5] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [4] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [3] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [2] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [1] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc [0] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [63] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [62] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [61] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [60] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [59] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [58] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [57] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [56] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [55] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [54] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [53] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [52] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [51] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [50] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [49] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [48] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [47] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [46] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [45] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [44] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [43] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [42] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [41] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [40] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [39] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [38] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [37] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [36] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [35] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [34] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [33] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [32] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [31] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [30] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [29] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [28] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [27] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [26] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [25] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [24] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [23] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [22] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [21] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [20] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [19] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [18] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [17] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [16] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [15] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [14] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [13] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [12] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [11] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [10] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [9] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [8] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [7] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [6] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [5] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [4] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [3] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [2] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [1] is used but has no driver.
Warning: Wire $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc [0] is used but has no driver.
Checking module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000...
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [63] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [62] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [61] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [60] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [59] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [58] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [57] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [56] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [55] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [54] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [53] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [52] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [51] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [50] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [49] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [48] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [47] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [46] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [45] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [44] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [43] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [42] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [41] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [40] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [39] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [38] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [37] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [36] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [35] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [34] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [33] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [32] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [31] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [30] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [29] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [28] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [27] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [26] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [25] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [24] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [23] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [22] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [21] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [20] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [19] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [18] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [17] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [16] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [15] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [14] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [13] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [12] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [11] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [10] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [9] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [8] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [7] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [6] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [5] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [4] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [3] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [2] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [1] is used but has no driver.
Warning: Wire $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out [0] is used but has no driver.
Checking module $paramod\pc\DATA_W=s32'00000000000000000000000001000000...
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [1] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [0] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\pc_src is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [63] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [62] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [61] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [60] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [59] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [58] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [57] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [56] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [55] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [54] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [53] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [52] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [51] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [50] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [49] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [48] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [47] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [46] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [45] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [44] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [43] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [42] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [41] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [40] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [39] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [38] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [37] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [36] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [35] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [34] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [33] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [32] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [31] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [30] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [29] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [28] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [27] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [26] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [25] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [24] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [23] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [22] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [21] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [20] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [19] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [18] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [17] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [16] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [15] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [14] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [13] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [12] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [11] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [10] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [9] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [8] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [7] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [6] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [5] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [4] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [3] is used but has no driver.
Warning: Wire $paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc [2] is used but has no driver.
Checking module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000...
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [63] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [62] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [61] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [60] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [59] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [58] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [57] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [56] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [55] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [54] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [53] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [52] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [51] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [50] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [49] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [48] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [47] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [46] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [45] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [44] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [43] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [42] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [41] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [40] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [39] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [38] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [37] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [36] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [35] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [34] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [33] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [32] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [31] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [30] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [29] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [28] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [27] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [26] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [25] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [24] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [23] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [22] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [21] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [20] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [19] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [18] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [17] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [16] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [15] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [14] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [13] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [12] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [11] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [10] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [9] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [8] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [7] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [6] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [5] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [4] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [3] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [2] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [1] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2 [0] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [63] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [62] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [61] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [60] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [59] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [58] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [57] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [56] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [55] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [54] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [53] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [52] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [51] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [50] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [49] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [48] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [47] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [46] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [45] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [44] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [43] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [42] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [41] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [40] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [39] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [38] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [37] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [36] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [35] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [34] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [33] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [32] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [31] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [30] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [29] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [28] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [27] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [26] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [25] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [24] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [23] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [22] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [21] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [20] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [19] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [18] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [17] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [16] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [15] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [14] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [13] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [12] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [11] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [10] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [9] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [8] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [7] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [6] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [5] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [4] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [3] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [2] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [1] is used but has no driver.
Warning: Wire $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1 [0] is used but has no driver.
Checking module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001...
Warning: Wire $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.\web1 is used but has no driver.
Warning: Wire $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.\web0 is used but has no driver.
Warning: Wire $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.\csb1 is used but has no driver.
Warning: Wire $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.\csb0 is used but has no driver.
Warning: Wire $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$abc$34407$indirect$\clk0$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:84$395 is used but has no driver.
Checking module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010...
Warning: Wire $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.\web1 is used but has no driver.
Warning: Wire $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.\web0 is used but has no driver.
Warning: Wire $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.\csb1 is used but has no driver.
Warning: Wire $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.\csb0 is used but has no driver.
Warning: Wire $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$abc$34413$indirect$\clk0$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:164$363 is used but has no driver.
Checking module alu_control...
Warning: Wire alu_control.\alu_control [3] is used but has no driver.
Warning: Wire alu_control.\alu_control [2] is used but has no driver.
Warning: Wire alu_control.\alu_control [1] is used but has no driver.
Warning: Wire alu_control.\alu_control [0] is used but has no driver.
Checking module control_unit...
Warning: Wire control_unit.\reg_write is used but has no driver.
Warning: Wire control_unit.\reg_dst is used but has no driver.
Warning: Wire control_unit.\mem_write is used but has no driver.
Warning: Wire control_unit.\mem_read is used but has no driver.
Warning: Wire control_unit.\mem_2_reg is used but has no driver.
Warning: Wire control_unit.\jump is used but has no driver.
Warning: Wire control_unit.\branch is used but has no driver.
Warning: Wire control_unit.\alu_src is used but has no driver.
Warning: Wire control_unit.\alu_op [1] is used but has no driver.
Warning: Wire control_unit.\alu_op [0] is used but has no driver.
Checking module cpu...
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$49906 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$49904 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$49902 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$49900 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$49898 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$49896 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$49894 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$49892 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$49890 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$49888 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$49886 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$49884 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$49882 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$49880 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$49878 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$49876 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$49874 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$49872 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$49870 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$49868 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$49866 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$49864 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$49862 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$49860 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$49858 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$49856 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$49854 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$49852 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$49850 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$49848 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$49846 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$49844 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$49842 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:39:hilomap_worker$49840 is used but has no driver.
Checking module immediate_extend_unit...
Warning: Wire immediate_extend_unit.\immediate_extended [63] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [62] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [61] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [60] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [59] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [58] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [57] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [56] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [55] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [54] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [53] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [52] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [51] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [50] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [49] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [48] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [47] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [46] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [45] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [44] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [43] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [42] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [41] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [40] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [39] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [38] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [37] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [36] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [35] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [34] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [33] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [32] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [31] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [30] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [29] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [28] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [27] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [26] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [25] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [24] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [23] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [22] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [21] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [20] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [19] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [18] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [17] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [16] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [15] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [14] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [13] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [12] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [11] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [10] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [9] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [8] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [7] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [6] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [5] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [4] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [3] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [2] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [1] is used but has no driver.
Warning: Wire immediate_extend_unit.\immediate_extended [0] is used but has no driver.
Found and reported 637 problems.

73. Printing statistics.

=== $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en ===

   Number of wires:                136
   Number of wire bits:            262
   Number of public wires:           5
   Number of public wire bits:     131
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                195
     sky130_fd_sc_hd__buf_1         67
     sky130_fd_sc_hd__dfrtp_2       64
     sky130_fd_sc_hd__mux2_2        64

   Chip area for module '$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en': 2653.795200

=== $paramod\alu\DATA_W=s32'00000000000000000000000001000000 ===

   Number of wires:               1824
   Number of wire bits:           2016
   Number of public wires:           6
   Number of public wire bits:     198
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1884
     sky130_fd_sc_hd__a2111o_2       1
     sky130_fd_sc_hd__a211o_2       41
     sky130_fd_sc_hd__a211oi_2       1
     sky130_fd_sc_hd__a21bo_2       14
     sky130_fd_sc_hd__a21boi_2       3
     sky130_fd_sc_hd__a21o_2        79
     sky130_fd_sc_hd__a21oi_2       44
     sky130_fd_sc_hd__a221o_2       16
     sky130_fd_sc_hd__a22o_2         1
     sky130_fd_sc_hd__a2bb2o_2       8
     sky130_fd_sc_hd__a311o_2        6
     sky130_fd_sc_hd__a311oi_2       1
     sky130_fd_sc_hd__a31o_2        73
     sky130_fd_sc_hd__a31oi_2        4
     sky130_fd_sc_hd__a41o_2         1
     sky130_fd_sc_hd__and2_2        31
     sky130_fd_sc_hd__and2b_2       17
     sky130_fd_sc_hd__and3_2        27
     sky130_fd_sc_hd__and3b_2       10
     sky130_fd_sc_hd__and4_2         6
     sky130_fd_sc_hd__buf_1         64
     sky130_fd_sc_hd__buf_2          1
     sky130_fd_sc_hd__inv_2        100
     sky130_fd_sc_hd__mux2_2       222
     sky130_fd_sc_hd__mux4_2       173
     sky130_fd_sc_hd__nand2_2      152
     sky130_fd_sc_hd__nand2b_2      11
     sky130_fd_sc_hd__nand3_2       12
     sky130_fd_sc_hd__nand3b_2       3
     sky130_fd_sc_hd__nand4_2        3
     sky130_fd_sc_hd__nor2_2       109
     sky130_fd_sc_hd__nor2b_2        7
     sky130_fd_sc_hd__nor3_2         2
     sky130_fd_sc_hd__nor4_2         4
     sky130_fd_sc_hd__o2111a_2       5
     sky130_fd_sc_hd__o2111ai_2      1
     sky130_fd_sc_hd__o211a_2       32
     sky130_fd_sc_hd__o211ai_2      10
     sky130_fd_sc_hd__o21a_2        50
     sky130_fd_sc_hd__o21ai_2       55
     sky130_fd_sc_hd__o21ba_2        4
     sky130_fd_sc_hd__o21bai_2       4
     sky130_fd_sc_hd__o221a_2       28
     sky130_fd_sc_hd__o221ai_2       3
     sky130_fd_sc_hd__o22a_2        35
     sky130_fd_sc_hd__o2bb2a_2      11
     sky130_fd_sc_hd__o311a_2        9
     sky130_fd_sc_hd__o31a_2        14
     sky130_fd_sc_hd__o31ai_2        5
     sky130_fd_sc_hd__o32a_2        17
     sky130_fd_sc_hd__o41a_2         1
     sky130_fd_sc_hd__or2_2        127
     sky130_fd_sc_hd__or2b_2        12
     sky130_fd_sc_hd__or3_2        102
     sky130_fd_sc_hd__or3b_2        29
     sky130_fd_sc_hd__or4_2         41
     sky130_fd_sc_hd__or4b_2         4
     sky130_fd_sc_hd__or4bb_2        2
     sky130_fd_sc_hd__xnor2_2       30
     sky130_fd_sc_hd__xor2_2         6

   Chip area for module '$paramod\alu\DATA_W=s32'00000000000000000000000001000000': 18362.611200

=== $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000 ===

   Number of wires:                471
   Number of wire bits:            723
   Number of public wires:           4
   Number of public wire bits:     256
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                595
     sky130_fd_sc_hd__a211o_2        2
     sky130_fd_sc_hd__a211oi_2       4
     sky130_fd_sc_hd__a21bo_2       13
     sky130_fd_sc_hd__a21o_2        15
     sky130_fd_sc_hd__a21oi_2       21
     sky130_fd_sc_hd__a221o_2        4
     sky130_fd_sc_hd__a22o_2         1
     sky130_fd_sc_hd__a2bb2o_2      15
     sky130_fd_sc_hd__a31o_2         6
     sky130_fd_sc_hd__a31oi_2        2
     sky130_fd_sc_hd__and2_2        26
     sky130_fd_sc_hd__and2b_2        7
     sky130_fd_sc_hd__and3_2         9
     sky130_fd_sc_hd__and3b_2        5
     sky130_fd_sc_hd__and4_2         1
     sky130_fd_sc_hd__and4bb_2      13
     sky130_fd_sc_hd__buf_1          1
     sky130_fd_sc_hd__buf_2         64
     sky130_fd_sc_hd__inv_2         27
     sky130_fd_sc_hd__nand2_2       62
     sky130_fd_sc_hd__nand3_2        1
     sky130_fd_sc_hd__nand3b_2       2
     sky130_fd_sc_hd__nor2_2        67
     sky130_fd_sc_hd__nor3_2         3
     sky130_fd_sc_hd__nor4_2         2
     sky130_fd_sc_hd__o21a_2         9
     sky130_fd_sc_hd__o21ai_2        9
     sky130_fd_sc_hd__o21ba_2        6
     sky130_fd_sc_hd__o21bai_2      10
     sky130_fd_sc_hd__o22a_2         6
     sky130_fd_sc_hd__o22ai_2        1
     sky130_fd_sc_hd__o2bb2a_2       1
     sky130_fd_sc_hd__o311a_2        1
     sky130_fd_sc_hd__o31a_2         5
     sky130_fd_sc_hd__o31ai_2        1
     sky130_fd_sc_hd__or2_2         41
     sky130_fd_sc_hd__or2b_2         7
     sky130_fd_sc_hd__or3_2          2
     sky130_fd_sc_hd__or4_2          5
     sky130_fd_sc_hd__or4bb_2        1
     sky130_fd_sc_hd__xnor2_2       59
     sky130_fd_sc_hd__xor2_2        58

   Chip area for module '$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000': 5463.990400

=== $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000 ===

   Number of wires:                 71
   Number of wire bits:            260
   Number of public wires:           4
   Number of public wire bits:     193
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                131
     sky130_fd_sc_hd__buf_1         67
     sky130_fd_sc_hd__mux2_2        64

   Chip area for module '$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000': 972.182400

=== $paramod\pc\DATA_W=s32'00000000000000000000000001000000 ===

   Number of wires:                239
   Number of wire bits:            491
   Number of public wires:         139
   Number of public wire bits:     391
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                168
     $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en      1
     $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000      2
     sky130_fd_sc_hd__a21o_2         2
     sky130_fd_sc_hd__a21oi_2       14
     sky130_fd_sc_hd__a31o_2         6
     sky130_fd_sc_hd__a31oi_2        1
     sky130_fd_sc_hd__a41o_2         1
     sky130_fd_sc_hd__and2_2        18
     sky130_fd_sc_hd__and2b_2        6
     sky130_fd_sc_hd__and3_2        17
     sky130_fd_sc_hd__and4_2        20
     sky130_fd_sc_hd__buf_1         17
     sky130_fd_sc_hd__buf_2          2
     sky130_fd_sc_hd__inv_2          2
     sky130_fd_sc_hd__nand2_2        7
     sky130_fd_sc_hd__nor2_2        16
     sky130_fd_sc_hd__o21ba_2        5
     sky130_fd_sc_hd__or2_2          1
     sky130_fd_sc_hd__xnor2_2        6
     sky130_fd_sc_hd__xor2_2        24

   Area for cell type $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000 is unknown!
   Area for cell type $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en is unknown!

   Chip area for module '$paramod\pc\DATA_W=s32'00000000000000000000000001000000': 1501.440000

=== $paramod\register_file\DATA_W=s32'00000000000000000000000001000000 ===

   Number of wires:              10115
   Number of wire bits:          10316
   Number of public wires:        1993
   Number of public wire bits:    2194
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              10234
     sky130_fd_sc_hd__a2111o_2     384
     sky130_fd_sc_hd__a2111oi_2      2
     sky130_fd_sc_hd__a221o_2      254
     sky130_fd_sc_hd__a22o_2       634
     sky130_fd_sc_hd__a32o_2         6
     sky130_fd_sc_hd__and2_2         9
     sky130_fd_sc_hd__and2b_2        4
     sky130_fd_sc_hd__and3_2       645
     sky130_fd_sc_hd__and3b_2       70
     sky130_fd_sc_hd__and4b_2        4
     sky130_fd_sc_hd__and4bb_2       2
     sky130_fd_sc_hd__buf_1       2479
     sky130_fd_sc_hd__dfrtp_2     1984
     sky130_fd_sc_hd__inv_2        325
     sky130_fd_sc_hd__mux2_2      1984
     sky130_fd_sc_hd__nand2_2        6
     sky130_fd_sc_hd__nand2b_2       4
     sky130_fd_sc_hd__nand3b_2       3
     sky130_fd_sc_hd__nand4_2        2
     sky130_fd_sc_hd__nand4b_2       4
     sky130_fd_sc_hd__nor2_2        41
     sky130_fd_sc_hd__nor2b_2        3
     sky130_fd_sc_hd__nor3_2         8
     sky130_fd_sc_hd__nor3b_2       68
     sky130_fd_sc_hd__nor4b_2        2
     sky130_fd_sc_hd__o2111a_2       1
     sky130_fd_sc_hd__o2111ai_2    252
     sky130_fd_sc_hd__or2_2          4
     sky130_fd_sc_hd__or2b_2         3
     sky130_fd_sc_hd__or3_2        397
     sky130_fd_sc_hd__or3b_2       134
     sky130_fd_sc_hd__or4_2        254
     sky130_fd_sc_hd__or4b_2       255
     sky130_fd_sc_hd__or4bb_2        7

   Chip area for module '$paramod\register_file\DATA_W=s32'00000000000000000000000001000000': 119121.747200

=== $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001 ===

   Number of wires:                 18
   Number of wire bits:            268
   Number of public wires:          15
   Number of public wire bits:     265
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     sky130_fd_sc_hd__buf_1          2
     sky130_fd_sc_hd__inv_2          1
     sky130_fd_sc_hd__or2b_2         2
     sky130_fd_sc_hd__xnor2_2        2
     sky130_sram_2rw_32x128_32       1

   Chip area for module '$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001': 138703.362000

=== $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010 ===

   Number of wires:                 18
   Number of wire bits:            396
   Number of public wires:          15
   Number of public wire bits:     393
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     sky130_fd_sc_hd__buf_1          2
     sky130_fd_sc_hd__inv_2          1
     sky130_fd_sc_hd__or2b_2         2
     sky130_fd_sc_hd__xnor2_2        2
     sky130_sram_2rw_64x128_64       1

   Chip area for module '$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010': 227869.314000

=== alu_control ===

   Number of wires:                 12
   Number of wire bits:             18
   Number of public wires:           4
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     sky130_fd_sc_hd__a211oi_2       1
     sky130_fd_sc_hd__a21bo_2        1
     sky130_fd_sc_hd__a311o_2        1
     sky130_fd_sc_hd__conb_1         1
     sky130_fd_sc_hd__inv_2          1
     sky130_fd_sc_hd__o21ai_2        1
     sky130_fd_sc_hd__o311a_2        1
     sky130_fd_sc_hd__or3b_2         1
     sky130_fd_sc_hd__or4b_2         3
     sky130_fd_sc_hd__or4bb_2        1

   Chip area for module '\alu_control': 112.608000

=== control_unit ===

   Number of wires:                 19
   Number of wire bits:             26
   Number of public wires:          10
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     sky130_fd_sc_hd__and2_2         1
     sky130_fd_sc_hd__and2b_2        1
     sky130_fd_sc_hd__and3_2         2
     sky130_fd_sc_hd__and3b_2        1
     sky130_fd_sc_hd__and4_2         1
     sky130_fd_sc_hd__and4bb_2       1
     sky130_fd_sc_hd__buf_1          3
     sky130_fd_sc_hd__buf_2          2
     sky130_fd_sc_hd__conb_1         1
     sky130_fd_sc_hd__nand2b_2       1
     sky130_fd_sc_hd__nor2_2         2
     sky130_fd_sc_hd__nor3_2         1
     sky130_fd_sc_hd__o211a_2        1
     sky130_fd_sc_hd__o21ba_2        1

   Chip area for module '\control_unit': 140.134400

=== cpu ===

   Number of wires:                798
   Number of wire bits:           1112
   Number of public wires:         764
   Number of public wire bits:    1078
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $paramod\alu\DATA_W=s32'00000000000000000000000001000000      1
     $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000      1
     $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000      2
     $paramod\pc\DATA_W=s32'00000000000000000000000001000000      1
     $paramod\register_file\DATA_W=s32'00000000000000000000000001000000      1
     $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001      1
     $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010      1
     alu_control                     1
     control_unit                    1
     immediate_extend_unit           1
     sky130_fd_sc_hd__conb_1        34

   Area for cell type \alu_control is unknown!
   Area for cell type \control_unit is unknown!
   Area for cell type \immediate_extend_unit is unknown!
   Area for cell type $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000 is unknown!
   Area for cell type $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000 is unknown!
   Area for cell type $paramod\alu\DATA_W=s32'00000000000000000000000001000000 is unknown!
   Area for cell type $paramod\register_file\DATA_W=s32'00000000000000000000000001000000 is unknown!
   Area for cell type $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010 is unknown!
   Area for cell type $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001 is unknown!
   Area for cell type $paramod\pc\DATA_W=s32'00000000000000000000000001000000 is unknown!

   Chip area for module '\cpu': 127.622400

=== immediate_extend_unit ===

   Number of wires:                 20
   Number of wire bits:            114
   Number of public wires:           2
   Number of public wire bits:      96
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     sky130_fd_sc_hd__a211o_2       10
     sky130_fd_sc_hd__a32o_2         1
     sky130_fd_sc_hd__and2b_2        1
     sky130_fd_sc_hd__and3b_2        2
     sky130_fd_sc_hd__and4_2         1
     sky130_fd_sc_hd__and4b_2        1
     sky130_fd_sc_hd__buf_1          7
     sky130_fd_sc_hd__buf_2         50
     sky130_fd_sc_hd__mux2_2         4
     sky130_fd_sc_hd__nand2_2        1
     sky130_fd_sc_hd__nor3_2         2
     sky130_fd_sc_hd__or2_2          1
     sky130_fd_sc_hd__or3_2          1

   Chip area for module '\immediate_extend_unit': 523.001600

=== design hierarchy ===

   cpu                               1
     $paramod\alu\DATA_W=s32'00000000000000000000000001000000      1
     $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000      1
     $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000      2
     $paramod\pc\DATA_W=s32'00000000000000000000000001000000      1
       $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en      1
       $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000      2
     $paramod\register_file\DATA_W=s32'00000000000000000000000001000000      1
     $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001      1
     $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010      1
     alu_control                     1
     control_unit                    1
     immediate_extend_unit           1

   Number of wires:              13954
   Number of wire bits:          16782
   Number of public wires:        2973
   Number of public wire bits:    5801
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              13760
     sky130_fd_sc_hd__a2111o_2     385
     sky130_fd_sc_hd__a2111oi_2      2
     sky130_fd_sc_hd__a211o_2       53
     sky130_fd_sc_hd__a211oi_2       6
     sky130_fd_sc_hd__a21bo_2       28
     sky130_fd_sc_hd__a21boi_2       3
     sky130_fd_sc_hd__a21o_2        96
     sky130_fd_sc_hd__a21oi_2       79
     sky130_fd_sc_hd__a221o_2      274
     sky130_fd_sc_hd__a22o_2       636
     sky130_fd_sc_hd__a2bb2o_2      23
     sky130_fd_sc_hd__a311o_2        7
     sky130_fd_sc_hd__a311oi_2       1
     sky130_fd_sc_hd__a31o_2        85
     sky130_fd_sc_hd__a31oi_2        7
     sky130_fd_sc_hd__a32o_2         7
     sky130_fd_sc_hd__a41o_2         2
     sky130_fd_sc_hd__and2_2        85
     sky130_fd_sc_hd__and2b_2       36
     sky130_fd_sc_hd__and3_2       700
     sky130_fd_sc_hd__and3b_2       88
     sky130_fd_sc_hd__and4_2        29
     sky130_fd_sc_hd__and4b_2        5
     sky130_fd_sc_hd__and4bb_2      16
     sky130_fd_sc_hd__buf_1       2910
     sky130_fd_sc_hd__buf_2        119
     sky130_fd_sc_hd__conb_1        36
     sky130_fd_sc_hd__dfrtp_2     2048
     sky130_fd_sc_hd__inv_2        457
     sky130_fd_sc_hd__mux2_2      2530
     sky130_fd_sc_hd__mux4_2       173
     sky130_fd_sc_hd__nand2_2      228
     sky130_fd_sc_hd__nand2b_2      16
     sky130_fd_sc_hd__nand3_2       13
     sky130_fd_sc_hd__nand3b_2       8
     sky130_fd_sc_hd__nand4_2        5
     sky130_fd_sc_hd__nand4b_2       4
     sky130_fd_sc_hd__nor2_2       235
     sky130_fd_sc_hd__nor2b_2       10
     sky130_fd_sc_hd__nor3_2        16
     sky130_fd_sc_hd__nor3b_2       68
     sky130_fd_sc_hd__nor4_2         6
     sky130_fd_sc_hd__nor4b_2        2
     sky130_fd_sc_hd__o2111a_2       6
     sky130_fd_sc_hd__o2111ai_2    253
     sky130_fd_sc_hd__o211a_2       33
     sky130_fd_sc_hd__o211ai_2      10
     sky130_fd_sc_hd__o21a_2        59
     sky130_fd_sc_hd__o21ai_2       65
     sky130_fd_sc_hd__o21ba_2       16
     sky130_fd_sc_hd__o21bai_2      14
     sky130_fd_sc_hd__o221a_2       28
     sky130_fd_sc_hd__o221ai_2       3
     sky130_fd_sc_hd__o22a_2        41
     sky130_fd_sc_hd__o22ai_2        1
     sky130_fd_sc_hd__o2bb2a_2      12
     sky130_fd_sc_hd__o311a_2       11
     sky130_fd_sc_hd__o31a_2        19
     sky130_fd_sc_hd__o31ai_2        6
     sky130_fd_sc_hd__o32a_2        17
     sky130_fd_sc_hd__o41a_2         1
     sky130_fd_sc_hd__or2_2        174
     sky130_fd_sc_hd__or2b_2        26
     sky130_fd_sc_hd__or3_2        502
     sky130_fd_sc_hd__or3b_2       164
     sky130_fd_sc_hd__or4_2        300
     sky130_fd_sc_hd__or4b_2       262
     sky130_fd_sc_hd__or4bb_2       11
     sky130_fd_sc_hd__xnor2_2       99
     sky130_fd_sc_hd__xor2_2        88
     sky130_sram_2rw_32x128_32       1
     sky130_sram_2rw_64x128_64       1

   Chip area for top module '\cpu': 518468.356000

74. Executing Verilog backend.
Dumping module `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en'.
Dumping module `$paramod\alu\DATA_W=s32'00000000000000000000000001000000'.
Dumping module `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000'.
Dumping module `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000'.
Dumping module `$paramod\pc\DATA_W=s32'00000000000000000000000001000000'.
Dumping module `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000'.
Dumping module `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001'.
Dumping module `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010'.
Dumping module `\alu_control'.
Dumping module `\control_unit'.
Dumping module `\cpu'.
Dumping module `\immediate_extend_unit'.

75. Executing Liberty frontend: /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/tmp/synthesis/1-sky130_fd_sc_hd__tt_025C_1v80.no_pg.lib
Imported 428 cell types from liberty file.

76. Executing Liberty frontend: OpenRAM_output/sky130_sram_2rw_64x128_64_TT_1p8V_25C.lib
Imported 1 cell types from liberty file.

77. Executing Liberty frontend: OpenRAM_output/sky130_sram_2rw_32x128_32_TT_1p8V_25C.lib
Imported 1 cell types from liberty file.

78. Executing Verilog-2005 frontend: /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/results/synthesis/cpu.v
Parsing SystemVerilog input from `/users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1/results/synthesis/cpu.v' to AST representation.
Generating RTLIL representation for module `\$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en'.
Generating RTLIL representation for module `\$paramod\alu\DATA_W=s32'00000000000000000000000001000000'.
Generating RTLIL representation for module `\$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000'.
Generating RTLIL representation for module `\$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000'.
Generating RTLIL representation for module `\$paramod\pc\DATA_W=s32'00000000000000000000000001000000'.
Generating RTLIL representation for module `\$paramod\register_file\DATA_W=s32'00000000000000000000000001000000'.
Generating RTLIL representation for module `\$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001'.
Generating RTLIL representation for module `\$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010'.
Generating RTLIL representation for module `\alu_control'.
Generating RTLIL representation for module `\control_unit'.
Generating RTLIL representation for module `\cpu'.
Generating RTLIL representation for module `\immediate_extend_unit'.
Successfully finished Verilog frontend.

79. Executing SYNTH pass.

79.1. Executing HIERARCHY pass (managing design hierarchy).

79.1.1. Analyzing design hierarchy..
Top module:  \cpu
Used module:     \$paramod\register_file\DATA_W=s32'00000000000000000000000001000000
Used module:     \$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000
Used module:     \$paramod\pc\DATA_W=s32'00000000000000000000000001000000
Used module:         \$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en
Used module:     \$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001
Used module:     \immediate_extend_unit
Used module:     \$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010
Used module:     \control_unit
Used module:     \$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000
Used module:     \alu_control
Used module:     \$paramod\alu\DATA_W=s32'00000000000000000000000001000000

79.1.2. Analyzing design hierarchy..
Top module:  \cpu
Used module:     \$paramod\register_file\DATA_W=s32'00000000000000000000000001000000
Used module:     \$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000
Used module:     \$paramod\pc\DATA_W=s32'00000000000000000000000001000000
Used module:         \$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en
Used module:     \$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001
Used module:     \immediate_extend_unit
Used module:     \$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010
Used module:     \control_unit
Used module:     \$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000
Used module:     \alu_control
Used module:     \$paramod\alu\DATA_W=s32'00000000000000000000000001000000
Removed 0 unused modules.

79.2. Executing PROC pass (convert processes to netlists).

79.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

79.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

79.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

79.2.4. Executing PROC_INIT pass (extract init attributes).

79.2.5. Executing PROC_ARST pass (detect async resets in processes).

79.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

79.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

79.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

79.2.9. Executing PROC_DFF pass (convert process syncs to FFs).

79.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

79.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

79.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module immediate_extend_unit.
Optimizing module cpu.
Optimizing module control_unit.
Optimizing module alu_control.
Optimizing module \$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.
Optimizing module \$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.
Optimizing module \$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Optimizing module \$paramod\pc\DATA_W=s32'00000000000000000000000001000000.
Optimizing module \$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.
Optimizing module \$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.
Optimizing module \$paramod\alu\DATA_W=s32'00000000000000000000000001000000.
Optimizing module \$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.

79.3. Executing FLATTEN pass (flatten design).
Deleting now unused module immediate_extend_unit.
Deleting now unused module control_unit.
Deleting now unused module alu_control.
Deleting now unused module \$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.
Deleting now unused module \$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.
Deleting now unused module \$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Deleting now unused module \$paramod\pc\DATA_W=s32'00000000000000000000000001000000.
Deleting now unused module \$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.
Deleting now unused module \$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.
Deleting now unused module \$paramod\alu\DATA_W=s32'00000000000000000000000001000000.
Deleting now unused module \$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.

79.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

79.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Removed 1058 unused cells and 731 unused wires.

79.6. Executing CHECK pass (checking for obvious problems).
Checking module cpu...
Found and reported 0 problems.

79.7. Executing OPT pass (performing simple optimizations).

79.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

79.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

79.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

79.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu.
Performed a total of 0 changes.

79.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

79.7.6. Executing OPT_DFF pass (perform DFF optimizations).

79.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..

79.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

79.7.9. Finished OPT passes. (There is nothing left to do.)

79.8. Executing FSM pass (extract and optimize FSM).

79.8.1. Executing FSM_DETECT pass (finding FSMs in design).

79.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).

79.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).

79.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..

79.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).

79.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

79.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

79.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

79.9. Executing OPT pass (performing simple optimizations).

79.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

79.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

79.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

79.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu.
Performed a total of 0 changes.

79.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

79.9.6. Executing OPT_DFF pass (perform DFF optimizations).

79.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..

79.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

79.9.9. Finished OPT passes. (There is nothing left to do.)

79.10. Executing WREDUCE pass (reducing word size of cells).

79.11. Executing PEEPOPT pass (run peephole optimizers).

79.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..

79.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module cpu:
  created 0 $alu and 0 $macc cells.

79.14. Executing SHARE pass (SAT-based resource sharing).

79.15. Executing OPT pass (performing simple optimizations).

79.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

79.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

79.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

79.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu.
Performed a total of 0 changes.

79.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

79.15.6. Executing OPT_DFF pass (perform DFF optimizations).

79.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..

79.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

79.15.9. Finished OPT passes. (There is nothing left to do.)

79.16. Executing MEMORY pass.

79.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

79.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

79.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

79.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

79.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

79.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..

79.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

79.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

79.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..

79.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).

79.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..

79.18. Executing OPT pass (performing simple optimizations).

79.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

79.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

79.18.3. Executing OPT_DFF pass (perform DFF optimizations).

79.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..

79.18.5. Finished fast OPT passes.

79.19. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

79.20. Executing OPT pass (performing simple optimizations).

79.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

79.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

79.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

79.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu.
Performed a total of 0 changes.

79.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

79.20.6. Executing OPT_SHARE pass.

79.20.7. Executing OPT_DFF pass (perform DFF optimizations).

79.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..

79.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

79.20.10. Finished OPT passes. (There is nothing left to do.)

79.21. Executing TECHMAP pass (map to technology primitives).

79.21.1. Executing Verilog-2005 frontend: /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/conda-env/bin/../share/yosys/techmap.v
Parsing Verilog input from `/users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/conda-env/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

79.21.2. Continuing TECHMAP pass.
No more expansions possible.

79.22. Executing OPT pass (performing simple optimizations).

79.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

79.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

79.22.3. Executing OPT_DFF pass (perform DFF optimizations).

79.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..

79.22.5. Finished fast OPT passes.

79.23. Executing ABC pass (technology mapping using ABC).

79.23.1. Extracting gate netlist of module `\cpu' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

79.24. Executing OPT pass (performing simple optimizations).

79.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

79.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

79.24.3. Executing OPT_DFF pass (perform DFF optimizations).

79.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..

79.24.5. Finished fast OPT passes.

79.25. Executing HIERARCHY pass (managing design hierarchy).

79.25.1. Analyzing design hierarchy..
Top module:  \cpu

79.25.2. Analyzing design hierarchy..
Top module:  \cpu
Removed 0 unused modules.

79.26. Printing statistics.

=== cpu ===

   Number of wires:              13223
   Number of wire bits:          16051
   Number of public wires:       13223
   Number of public wire bits:   16051
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              12702
     sky130_fd_sc_hd__a2111o_2     385
     sky130_fd_sc_hd__a2111oi_2      2
     sky130_fd_sc_hd__a211o_2       51
     sky130_fd_sc_hd__a211oi_2       2
     sky130_fd_sc_hd__a21bo_2       16
     sky130_fd_sc_hd__a21boi_2       3
     sky130_fd_sc_hd__a21o_2        83
     sky130_fd_sc_hd__a21oi_2       44
     sky130_fd_sc_hd__a221o_2      270
     sky130_fd_sc_hd__a22o_2       635
     sky130_fd_sc_hd__a2bb2o_2       9
     sky130_fd_sc_hd__a311o_2        7
     sky130_fd_sc_hd__a311oi_2       1
     sky130_fd_sc_hd__a31o_2        75
     sky130_fd_sc_hd__a31oi_2        5
     sky130_fd_sc_hd__a32o_2         7
     sky130_fd_sc_hd__a41o_2         1
     sky130_fd_sc_hd__and2_2        48
     sky130_fd_sc_hd__and2b_2       24
     sky130_fd_sc_hd__and3_2       675
     sky130_fd_sc_hd__and3b_2       83
     sky130_fd_sc_hd__and4_2         9
     sky130_fd_sc_hd__and4b_2        5
     sky130_fd_sc_hd__and4bb_2       4
     sky130_fd_sc_hd__buf_1       2729
     sky130_fd_sc_hd__buf_2         64
     sky130_fd_sc_hd__conb_1        35
     sky130_fd_sc_hd__dfrtp_2     1993
     sky130_fd_sc_hd__inv_2        433
     sky130_fd_sc_hd__mux2_2      2364
     sky130_fd_sc_hd__mux4_2       173
     sky130_fd_sc_hd__nand2_2      172
     sky130_fd_sc_hd__nand2b_2      16
     sky130_fd_sc_hd__nand3_2       12
     sky130_fd_sc_hd__nand3b_2       7
     sky130_fd_sc_hd__nand4_2        5
     sky130_fd_sc_hd__nand4b_2       4
     sky130_fd_sc_hd__nor2_2       161
     sky130_fd_sc_hd__nor2b_2       10
     sky130_fd_sc_hd__nor3_2        14
     sky130_fd_sc_hd__nor3b_2       68
     sky130_fd_sc_hd__nor4_2         4
     sky130_fd_sc_hd__nor4b_2        2
     sky130_fd_sc_hd__o2111a_2       6
     sky130_fd_sc_hd__o2111ai_2    253
     sky130_fd_sc_hd__o211a_2       33
     sky130_fd_sc_hd__o211ai_2      10
     sky130_fd_sc_hd__o21a_2        51
     sky130_fd_sc_hd__o21ai_2       58
     sky130_fd_sc_hd__o21ba_2        5
     sky130_fd_sc_hd__o21bai_2       4
     sky130_fd_sc_hd__o221a_2       28
     sky130_fd_sc_hd__o221ai_2       3
     sky130_fd_sc_hd__o22a_2        35
     sky130_fd_sc_hd__o2bb2a_2      11
     sky130_fd_sc_hd__o311a_2       10
     sky130_fd_sc_hd__o31a_2        14
     sky130_fd_sc_hd__o31ai_2        5
     sky130_fd_sc_hd__o32a_2        17
     sky130_fd_sc_hd__o41a_2         1
     sky130_fd_sc_hd__or2_2        138
     sky130_fd_sc_hd__or2b_2        22
     sky130_fd_sc_hd__or3_2        501
     sky130_fd_sc_hd__or3b_2       164
     sky130_fd_sc_hd__or4_2        295
     sky130_fd_sc_hd__or4b_2       262
     sky130_fd_sc_hd__or4bb_2       10
     sky130_fd_sc_hd__xnor2_2       43
     sky130_fd_sc_hd__xor2_2        11
     sky130_sram_2rw_32x128_32       1
     sky130_sram_2rw_64x128_64       1

79.27. Executing CHECK pass (checking for obvious problems).
Checking module cpu...
Found and reported 0 problems.
[INFO]: USING STRATEGY AREA 0

80. Executing ABC pass (technology mapping using ABC).

80.1. Extracting gate netlist of module `\cpu' to `/tmp/yosys-abc-9eGe0r/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

81. Executing SETUNDEF pass (replace undef values with defined constants).

82. Executing HILOMAP pass (mapping to constant drivers).

83. Executing SPLITNETS pass (splitting up multi-bit signals).

84. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Removed 1210 unused cells and 4138 unused wires.

85. Executing INSBUF pass (insert buffer cells for connected wires).

86. Executing CHECK pass (checking for obvious problems).
Checking module cpu...
Found and reported 0 problems.

87. Printing statistics.

=== cpu ===

   Number of wires:              12809
   Number of wire bits:          13123
   Number of public wires:       12809
   Number of public wire bits:   13123
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              12702
     sky130_fd_sc_hd__a2111o_2     385
     sky130_fd_sc_hd__a2111oi_2      2
     sky130_fd_sc_hd__a211o_2       51
     sky130_fd_sc_hd__a211oi_2       2
     sky130_fd_sc_hd__a21bo_2       16
     sky130_fd_sc_hd__a21boi_2       3
     sky130_fd_sc_hd__a21o_2        83
     sky130_fd_sc_hd__a21oi_2       44
     sky130_fd_sc_hd__a221o_2      270
     sky130_fd_sc_hd__a22o_2       635
     sky130_fd_sc_hd__a2bb2o_2       9
     sky130_fd_sc_hd__a311o_2        7
     sky130_fd_sc_hd__a311oi_2       1
     sky130_fd_sc_hd__a31o_2        75
     sky130_fd_sc_hd__a31oi_2        5
     sky130_fd_sc_hd__a32o_2         7
     sky130_fd_sc_hd__a41o_2         1
     sky130_fd_sc_hd__and2_2        48
     sky130_fd_sc_hd__and2b_2       24
     sky130_fd_sc_hd__and3_2       675
     sky130_fd_sc_hd__and3b_2       83
     sky130_fd_sc_hd__and4_2         9
     sky130_fd_sc_hd__and4b_2        5
     sky130_fd_sc_hd__and4bb_2       4
     sky130_fd_sc_hd__buf_1       2729
     sky130_fd_sc_hd__buf_2         64
     sky130_fd_sc_hd__conb_1        35
     sky130_fd_sc_hd__dfrtp_2     1993
     sky130_fd_sc_hd__inv_2        433
     sky130_fd_sc_hd__mux2_2      2364
     sky130_fd_sc_hd__mux4_2       173
     sky130_fd_sc_hd__nand2_2      172
     sky130_fd_sc_hd__nand2b_2      16
     sky130_fd_sc_hd__nand3_2       12
     sky130_fd_sc_hd__nand3b_2       7
     sky130_fd_sc_hd__nand4_2        5
     sky130_fd_sc_hd__nand4b_2       4
     sky130_fd_sc_hd__nor2_2       161
     sky130_fd_sc_hd__nor2b_2       10
     sky130_fd_sc_hd__nor3_2        14
     sky130_fd_sc_hd__nor3b_2       68
     sky130_fd_sc_hd__nor4_2         4
     sky130_fd_sc_hd__nor4b_2        2
     sky130_fd_sc_hd__o2111a_2       6
     sky130_fd_sc_hd__o2111ai_2    253
     sky130_fd_sc_hd__o211a_2       33
     sky130_fd_sc_hd__o211ai_2      10
     sky130_fd_sc_hd__o21a_2        51
     sky130_fd_sc_hd__o21ai_2       58
     sky130_fd_sc_hd__o21ba_2        5
     sky130_fd_sc_hd__o21bai_2       4
     sky130_fd_sc_hd__o221a_2       28
     sky130_fd_sc_hd__o221ai_2       3
     sky130_fd_sc_hd__o22a_2        35
     sky130_fd_sc_hd__o2bb2a_2      11
     sky130_fd_sc_hd__o311a_2       10
     sky130_fd_sc_hd__o31a_2        14
     sky130_fd_sc_hd__o31ai_2        5
     sky130_fd_sc_hd__o32a_2        17
     sky130_fd_sc_hd__o41a_2         1
     sky130_fd_sc_hd__or2_2        138
     sky130_fd_sc_hd__or2b_2        22
     sky130_fd_sc_hd__or3_2        501
     sky130_fd_sc_hd__or3b_2       164
     sky130_fd_sc_hd__or4_2        295
     sky130_fd_sc_hd__or4b_2       262
     sky130_fd_sc_hd__or4bb_2       10
     sky130_fd_sc_hd__xnor2_2       43
     sky130_fd_sc_hd__xor2_2        11
     sky130_sram_2rw_32x128_32       1
     sky130_sram_2rw_64x128_64       1

   Chip area for module '\cpu': 508308.612000

88. Executing Verilog backend.
Dumping module `\cpu'.

Warnings: 643 unique messages, 650 total
End of script. Logfile hash: bcf9b27c12, CPU: user 13.88s system 0.14s, MEM: 277.98 MB peak
Yosys 0.27+30 (git sha1 e56dad56c, x86_64-conda-linux-gnu-cc 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1681341442694/work=/usr/local/src/conda/yosys-0.27_33_ge56dad56c -fdebug-prefix-map=/users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/conda-env=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)
Time spent: 67% 4x abc (28 sec), 8% 4x write_verilog (3 sec), ...
