Timing Analyzer report for Practica_9
Sat Oct 19 09:30:41 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_FPGA_CLK'
 13. Slow 1200mV 85C Model Hold: 'i_FPGA_CLK'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'i_FPGA_CLK'
 22. Slow 1200mV 0C Model Hold: 'i_FPGA_CLK'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'i_FPGA_CLK'
 30. Fast 1200mV 0C Model Hold: 'i_FPGA_CLK'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; Practica_9                                             ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE6E22C8                                            ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.9%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                 ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets        ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; i_FPGA_CLK ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_FPGA_CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 230.52 MHz ; 230.52 MHz      ; i_FPGA_CLK ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; i_FPGA_CLK ; -3.338 ; -169.396      ;
+------------+--------+---------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; i_FPGA_CLK ; 0.433 ; 0.000         ;
+------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+------------+--------+-----------------------------+
; Clock      ; Slack  ; End Point TNS               ;
+------------+--------+-----------------------------+
; i_FPGA_CLK ; -3.000 ; -102.629                    ;
+------------+--------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_FPGA_CLK'                                                                                                      ;
+--------+------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -3.338 ; LCD:data_printing|count[20]  ; LCD:data_printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.257      ;
; -3.282 ; LCD:data_printing|count[18]  ; LCD:data_printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.201      ;
; -3.280 ; LCD:data_printing|count[21]  ; LCD:data_printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.199      ;
; -3.258 ; LCD:data_printing|count[16]  ; LCD:data_printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.177      ;
; -3.224 ; LCD:data_printing|count[11]  ; LCD:data_printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.143      ;
; -3.154 ; LCD:data_printing|count[17]  ; LCD:data_printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.073      ;
; -3.138 ; LCD:data_printing|count[20]  ; LCD:data_printing|act_state.IDLE ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.077     ; 4.062      ;
; -3.138 ; LCD:data_printing|count[20]  ; LCD:data_printing|act_state.S3   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.077     ; 4.062      ;
; -3.126 ; UART_RX:data_receive|cnt[2]  ; UART_RX:data_receive|cnt[6]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.045      ;
; -3.126 ; UART_RX:data_receive|cnt[2]  ; UART_RX:data_receive|cnt[3]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.045      ;
; -3.126 ; UART_RX:data_receive|cnt[2]  ; UART_RX:data_receive|cnt[5]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.045      ;
; -3.126 ; UART_RX:data_receive|cnt[2]  ; UART_RX:data_receive|cnt[2]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.045      ;
; -3.126 ; UART_RX:data_receive|cnt[2]  ; UART_RX:data_receive|cnt[0]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.045      ;
; -3.126 ; UART_RX:data_receive|cnt[2]  ; UART_RX:data_receive|cnt[1]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.045      ;
; -3.126 ; UART_RX:data_receive|cnt[2]  ; UART_RX:data_receive|cnt[7]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.045      ;
; -3.124 ; UART_RX:data_receive|cnt[9]  ; UART_RX:data_receive|cnt[6]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.083     ; 4.042      ;
; -3.124 ; UART_RX:data_receive|cnt[9]  ; UART_RX:data_receive|cnt[3]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.083     ; 4.042      ;
; -3.124 ; UART_RX:data_receive|cnt[9]  ; UART_RX:data_receive|cnt[5]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.083     ; 4.042      ;
; -3.124 ; UART_RX:data_receive|cnt[9]  ; UART_RX:data_receive|cnt[2]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.083     ; 4.042      ;
; -3.124 ; UART_RX:data_receive|cnt[9]  ; UART_RX:data_receive|cnt[0]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.083     ; 4.042      ;
; -3.124 ; UART_RX:data_receive|cnt[9]  ; UART_RX:data_receive|cnt[1]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.083     ; 4.042      ;
; -3.124 ; UART_RX:data_receive|cnt[9]  ; UART_RX:data_receive|cnt[7]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.083     ; 4.042      ;
; -3.116 ; UART_RX:data_receive|cnt[1]  ; UART_RX:data_receive|cnt[6]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.035      ;
; -3.116 ; UART_RX:data_receive|cnt[1]  ; UART_RX:data_receive|cnt[3]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.035      ;
; -3.116 ; UART_RX:data_receive|cnt[1]  ; UART_RX:data_receive|cnt[5]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.035      ;
; -3.116 ; UART_RX:data_receive|cnt[1]  ; UART_RX:data_receive|cnt[2]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.035      ;
; -3.116 ; UART_RX:data_receive|cnt[1]  ; UART_RX:data_receive|cnt[0]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.035      ;
; -3.116 ; UART_RX:data_receive|cnt[1]  ; UART_RX:data_receive|cnt[1]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.035      ;
; -3.116 ; UART_RX:data_receive|cnt[1]  ; UART_RX:data_receive|cnt[7]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.035      ;
; -3.114 ; LCD:data_printing|count[20]  ; LCD:data_printing|count[21]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.033      ;
; -3.113 ; LCD:data_printing|count[20]  ; LCD:data_printing|count[17]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.032      ;
; -3.113 ; UART_RX:data_receive|cnt[10] ; UART_RX:data_receive|cnt[6]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.083     ; 4.031      ;
; -3.113 ; UART_RX:data_receive|cnt[10] ; UART_RX:data_receive|cnt[3]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.083     ; 4.031      ;
; -3.113 ; UART_RX:data_receive|cnt[10] ; UART_RX:data_receive|cnt[5]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.083     ; 4.031      ;
; -3.113 ; UART_RX:data_receive|cnt[10] ; UART_RX:data_receive|cnt[2]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.083     ; 4.031      ;
; -3.113 ; UART_RX:data_receive|cnt[10] ; UART_RX:data_receive|cnt[0]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.083     ; 4.031      ;
; -3.113 ; UART_RX:data_receive|cnt[10] ; UART_RX:data_receive|cnt[1]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.083     ; 4.031      ;
; -3.113 ; UART_RX:data_receive|cnt[10] ; UART_RX:data_receive|cnt[7]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.083     ; 4.031      ;
; -3.082 ; LCD:data_printing|count[18]  ; LCD:data_printing|act_state.IDLE ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.077     ; 4.006      ;
; -3.082 ; LCD:data_printing|count[18]  ; LCD:data_printing|act_state.S3   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.077     ; 4.006      ;
; -3.080 ; LCD:data_printing|count[21]  ; LCD:data_printing|act_state.IDLE ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.077     ; 4.004      ;
; -3.080 ; LCD:data_printing|count[21]  ; LCD:data_printing|act_state.S3   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.077     ; 4.004      ;
; -3.058 ; LCD:data_printing|count[16]  ; LCD:data_printing|act_state.IDLE ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.077     ; 3.982      ;
; -3.058 ; LCD:data_printing|count[16]  ; LCD:data_printing|act_state.S3   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.077     ; 3.982      ;
; -3.058 ; LCD:data_printing|count[18]  ; LCD:data_printing|count[21]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.977      ;
; -3.057 ; LCD:data_printing|count[18]  ; LCD:data_printing|count[17]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.976      ;
; -3.056 ; LCD:data_printing|count[21]  ; LCD:data_printing|count[21]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.975      ;
; -3.055 ; LCD:data_printing|count[21]  ; LCD:data_printing|count[17]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.974      ;
; -3.035 ; LCD:data_printing|count[19]  ; LCD:data_printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.954      ;
; -3.034 ; LCD:data_printing|count[16]  ; LCD:data_printing|count[21]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.953      ;
; -3.033 ; LCD:data_printing|count[16]  ; LCD:data_printing|count[17]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.952      ;
; -3.030 ; LCD:data_printing|count[11]  ; LCD:data_printing|act_state.IDLE ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.077     ; 3.954      ;
; -3.030 ; LCD:data_printing|count[11]  ; LCD:data_printing|act_state.S3   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.077     ; 3.954      ;
; -3.027 ; LCD:data_printing|count[12]  ; LCD:data_printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.946      ;
; -3.024 ; LCD:data_printing|count[15]  ; LCD:data_printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.943      ;
; -3.014 ; LCD:data_printing|count[6]   ; LCD:data_printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.087     ; 3.928      ;
; -3.000 ; LCD:data_printing|count[11]  ; LCD:data_printing|count[21]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.919      ;
; -2.999 ; LCD:data_printing|count[11]  ; LCD:data_printing|count[17]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.918      ;
; -2.954 ; LCD:data_printing|count[17]  ; LCD:data_printing|act_state.IDLE ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.077     ; 3.878      ;
; -2.954 ; LCD:data_printing|count[17]  ; LCD:data_printing|act_state.S3   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.077     ; 3.878      ;
; -2.939 ; UART_RX:data_receive|cnt[3]  ; UART_RX:data_receive|cnt[6]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.858      ;
; -2.939 ; UART_RX:data_receive|cnt[3]  ; UART_RX:data_receive|cnt[3]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.858      ;
; -2.939 ; UART_RX:data_receive|cnt[3]  ; UART_RX:data_receive|cnt[5]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.858      ;
; -2.939 ; UART_RX:data_receive|cnt[3]  ; UART_RX:data_receive|cnt[2]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.858      ;
; -2.939 ; UART_RX:data_receive|cnt[3]  ; UART_RX:data_receive|cnt[0]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.858      ;
; -2.939 ; UART_RX:data_receive|cnt[3]  ; UART_RX:data_receive|cnt[1]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.858      ;
; -2.939 ; UART_RX:data_receive|cnt[3]  ; UART_RX:data_receive|cnt[7]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.858      ;
; -2.938 ; UART_RX:data_receive|cnt[8]  ; UART_RX:data_receive|cnt[6]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.083     ; 3.856      ;
; -2.938 ; UART_RX:data_receive|cnt[8]  ; UART_RX:data_receive|cnt[3]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.083     ; 3.856      ;
; -2.938 ; UART_RX:data_receive|cnt[8]  ; UART_RX:data_receive|cnt[5]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.083     ; 3.856      ;
; -2.938 ; UART_RX:data_receive|cnt[8]  ; UART_RX:data_receive|cnt[2]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.083     ; 3.856      ;
; -2.938 ; UART_RX:data_receive|cnt[8]  ; UART_RX:data_receive|cnt[0]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.083     ; 3.856      ;
; -2.938 ; UART_RX:data_receive|cnt[8]  ; UART_RX:data_receive|cnt[1]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.083     ; 3.856      ;
; -2.938 ; UART_RX:data_receive|cnt[8]  ; UART_RX:data_receive|cnt[7]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.083     ; 3.856      ;
; -2.930 ; LCD:data_printing|count[17]  ; LCD:data_printing|count[21]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.849      ;
; -2.929 ; LCD:data_printing|count[17]  ; LCD:data_printing|count[17]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.848      ;
; -2.920 ; UART_RX:data_receive|cnt[2]  ; UART_RX:data_receive|cnt[10]     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 3.840      ;
; -2.920 ; UART_RX:data_receive|cnt[9]  ; UART_RX:data_receive|cnt[10]     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.839      ;
; -2.920 ; UART_RX:data_receive|cnt[2]  ; UART_RX:data_receive|cnt[11]     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 3.840      ;
; -2.920 ; UART_RX:data_receive|cnt[9]  ; UART_RX:data_receive|cnt[11]     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.839      ;
; -2.920 ; UART_RX:data_receive|cnt[2]  ; UART_RX:data_receive|cnt[9]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 3.840      ;
; -2.920 ; UART_RX:data_receive|cnt[9]  ; UART_RX:data_receive|cnt[9]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.839      ;
; -2.920 ; UART_RX:data_receive|cnt[2]  ; UART_RX:data_receive|cnt[8]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 3.840      ;
; -2.920 ; UART_RX:data_receive|cnt[9]  ; UART_RX:data_receive|cnt[8]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.839      ;
; -2.918 ; UART_RX:data_receive|cnt[10] ; UART_RX:data_receive|cnt[10]     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.837      ;
; -2.918 ; UART_RX:data_receive|cnt[10] ; UART_RX:data_receive|cnt[11]     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.837      ;
; -2.918 ; UART_RX:data_receive|cnt[10] ; UART_RX:data_receive|cnt[9]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.837      ;
; -2.918 ; UART_RX:data_receive|cnt[10] ; UART_RX:data_receive|cnt[8]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.837      ;
; -2.910 ; UART_RX:data_receive|cnt[1]  ; UART_RX:data_receive|cnt[10]     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 3.830      ;
; -2.910 ; UART_RX:data_receive|cnt[1]  ; UART_RX:data_receive|cnt[11]     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 3.830      ;
; -2.910 ; UART_RX:data_receive|cnt[1]  ; UART_RX:data_receive|cnt[9]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 3.830      ;
; -2.910 ; UART_RX:data_receive|cnt[1]  ; UART_RX:data_receive|cnt[8]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 3.830      ;
; -2.907 ; LCD:data_printing|count[20]  ; LCD:data_printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.077     ; 3.831      ;
; -2.907 ; LCD:data_printing|count[20]  ; LCD:data_printing|act_state.S6   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.077     ; 3.831      ;
; -2.907 ; LCD:data_printing|count[20]  ; LCD:data_printing|act_state.S0   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.077     ; 3.831      ;
; -2.907 ; LCD:data_printing|count[20]  ; LCD:data_printing|act_state.S7   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.077     ; 3.831      ;
; -2.907 ; LCD:data_printing|count[20]  ; LCD:data_printing|act_state.S5   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.077     ; 3.831      ;
; -2.907 ; LCD:data_printing|count[20]  ; LCD:data_printing|act_state.S4   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.077     ; 3.831      ;
; -2.907 ; LCD:data_printing|count[20]  ; LCD:data_printing|act_state.S2   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.077     ; 3.831      ;
; -2.907 ; LCD:data_printing|count[20]  ; LCD:data_printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.077     ; 3.831      ;
+--------+------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_FPGA_CLK'                                                                                                                  ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.433 ; UART_RX:data_receive|data_out_buf[7] ; UART_RX:data_receive|data_out_buf[7] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; UART_RX:data_receive|data_out_buf[6] ; UART_RX:data_receive|data_out_buf[6] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; UART_RX:data_receive|data_out_buf[5] ; UART_RX:data_receive|data_out_buf[5] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; UART_RX:data_receive|data_out_buf[4] ; UART_RX:data_receive|data_out_buf[4] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; UART_RX:data_receive|data_out_buf[3] ; UART_RX:data_receive|data_out_buf[3] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; UART_RX:data_receive|data_out_buf[1] ; UART_RX:data_receive|data_out_buf[1] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; UART_RX:data_receive|data_out_buf[0] ; UART_RX:data_receive|data_out_buf[0] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; UART_RX:data_receive|data_out_buf[2] ; UART_RX:data_receive|data_out_buf[2] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.100      ; 0.746      ;
; 0.452 ; LCD:data_printing|act_state.S6       ; LCD:data_printing|act_state.S6       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; UART_RX:data_receive|num_bits[1]     ; UART_RX:data_receive|num_bits[1]     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:data_receive|num_bits[2]     ; UART_RX:data_receive|num_bits[2]     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:data_receive|num_bits[0]     ; UART_RX:data_receive|num_bits[0]     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:data_receive|num_bits[3]     ; UART_RX:data_receive|num_bits[3]     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 0.746      ;
; 0.517 ; LCD:data_printing|act_state.S0       ; LCD:data_printing|act_state.S1       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 0.811      ;
; 0.531 ; LCD:data_printing|act_state.S7       ; LCD:data_printing|act_state.S8       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 0.825      ;
; 0.630 ; LCD:data_printing|act_state.S6       ; LCD:data_printing|act_state.S0       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 0.924      ;
; 0.637 ; UART_RX:data_receive|data_out_buf[2] ; UART_RX:data_receive|o_DATA[2]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.142      ; 0.991      ;
; 0.643 ; UART_RX:data_receive|cnt[3]          ; UART_RX:data_receive|cnt[4]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.536      ; 1.391      ;
; 0.651 ; LCD:data_printing|act_state.S6       ; LCD:data_printing|act_state.S7       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 0.945      ;
; 0.660 ; UART_RX:data_receive|cnt[2]          ; UART_RX:data_receive|cnt[4]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.536      ; 1.408      ;
; 0.694 ; LCD:data_printing|act_state.S2       ; LCD:data_printing|act_state.S3       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 0.988      ;
; 0.699 ; LCD:data_printing|act_state.S1       ; LCD:data_printing|act_state.S2       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 0.993      ;
; 0.725 ; UART_RX:data_receive|cnt[4]          ; UART_RX:data_receive|cnt[4]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.101      ; 1.038      ;
; 0.727 ; UART_RX:data_receive|cnt[12]         ; UART_RX:data_receive|cnt[12]         ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.101      ; 1.040      ;
; 0.731 ; LCD:data_printing|act_state.S4       ; LCD:data_printing|act_state.S5       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.025      ;
; 0.742 ; UART_RX:data_receive|cnt[2]          ; UART_RX:data_receive|cnt[2]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.036      ;
; 0.742 ; LCD:data_printing|act_state.IDLE     ; LCD:data_printing|act_state.S0       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.036      ;
; 0.744 ; LCD:data_printing|count[14]          ; LCD:data_printing|count[14]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; LCD:data_printing|count[15]          ; LCD:data_printing|count[15]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; LCD:data_printing|count[3]           ; LCD:data_printing|count[3]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.038      ;
; 0.745 ; LCD:data_printing|count[16]          ; LCD:data_printing|count[16]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; UART_RX:data_receive|cnt[6]          ; UART_RX:data_receive|cnt[6]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; UART_RX:data_receive|cnt[3]          ; UART_RX:data_receive|cnt[3]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; UART_RX:data_receive|cnt[1]          ; UART_RX:data_receive|cnt[1]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.039      ;
; 0.746 ; LCD:data_printing|count[19]          ; LCD:data_printing|count[19]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; UART_RX:data_receive|cnt[5]          ; UART_RX:data_receive|cnt[5]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.040      ;
; 0.747 ; LCD:data_printing|count[2]           ; LCD:data_printing|count[2]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.041      ;
; 0.747 ; UART_RX:data_receive|cnt[7]          ; UART_RX:data_receive|cnt[7]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.041      ;
; 0.748 ; LCD:data_printing|act_state.IDLE     ; LCD:data_printing|act_state.S6       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.042      ;
; 0.760 ; LCD:data_printing|count[11]          ; LCD:data_printing|count[11]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; LCD:data_printing|count[1]           ; LCD:data_printing|count[1]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; LCD:data_printing|count[9]           ; LCD:data_printing|count[9]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; LCD:data_printing|count[6]           ; LCD:data_printing|count[6]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; LCD:data_printing|count[12]          ; LCD:data_printing|count[12]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; LCD:data_printing|count[4]           ; LCD:data_printing|count[4]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; LCD:data_printing|count[20]          ; LCD:data_printing|count[20]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.059      ;
; 0.767 ; UART_RX:data_receive|cnt[0]          ; UART_RX:data_receive|cnt[0]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.061      ;
; 0.783 ; UART_RX:data_receive|cnt[1]          ; UART_RX:data_receive|cnt[4]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.536      ; 1.531      ;
; 0.800 ; UART_RX:data_receive|cnt[0]          ; UART_RX:data_receive|cnt[4]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.536      ; 1.548      ;
; 0.856 ; UART_RX:data_receive|cnt[11]         ; UART_RX:data_receive|cnt[12]         ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.535      ; 1.603      ;
; 0.870 ; UART_RX:data_receive|data_out_buf[3] ; UART_RX:data_receive|o_DATA[3]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.113      ; 1.195      ;
; 0.915 ; UART_RX:data_receive|data_out_buf[6] ; UART_RX:data_receive|o_DATA[6]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.113      ; 1.240      ;
; 0.916 ; UART_RX:data_receive|data_out_buf[7] ; UART_RX:data_receive|o_DATA[7]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.113      ; 1.241      ;
; 0.916 ; UART_RX:data_receive|data_out_buf[4] ; UART_RX:data_receive|o_DATA[4]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.113      ; 1.241      ;
; 0.916 ; UART_RX:data_receive|data_out_buf[0] ; UART_RX:data_receive|o_DATA[0]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.113      ; 1.241      ;
; 0.917 ; UART_RX:data_receive|data_out_buf[5] ; UART_RX:data_receive|o_DATA[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.113      ; 1.242      ;
; 0.924 ; UART_RX:data_receive|cnt[10]         ; UART_RX:data_receive|cnt[12]         ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.535      ; 1.671      ;
; 0.925 ; UART_RX:data_receive|cnt[7]          ; UART_RX:data_receive|cnt[12]         ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.536      ; 1.673      ;
; 0.943 ; UART_RX:data_receive|cnt[6]          ; UART_RX:data_receive|cnt[12]         ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.536      ; 1.691      ;
; 0.998 ; UART_RX:data_receive|cnt[9]          ; UART_RX:data_receive|cnt[12]         ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.535      ; 1.745      ;
; 1.008 ; LCD:data_printing|act_state.S5       ; LCD:data_printing|act_state.IDLE     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.302      ;
; 1.009 ; UART_RX:data_receive|busy            ; UART_RX:data_receive|busy            ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.099      ; 1.320      ;
; 1.010 ; UART_RX:data_receive|cnt[8]          ; UART_RX:data_receive|cnt[12]         ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.535      ; 1.757      ;
; 1.028 ; LCD:data_printing|act_state.S8       ; LCD:data_printing|act_state.IDLE     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.322      ;
; 1.065 ; UART_RX:data_receive|cnt[5]          ; UART_RX:data_receive|cnt[12]         ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.536      ; 1.813      ;
; 1.092 ; LCD:data_printing|act_state.S3       ; LCD:data_printing|act_state.S4       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.386      ;
; 1.095 ; UART_RX:data_receive|num_bits[0]     ; UART_RX:data_receive|num_bits[1]     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.388      ;
; 1.097 ; UART_RX:data_receive|cnt[1]          ; UART_RX:data_receive|cnt[2]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.391      ;
; 1.098 ; LCD:data_printing|count[15]          ; LCD:data_printing|count[16]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.392      ;
; 1.098 ; LCD:data_printing|count[3]           ; LCD:data_printing|count[4]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.392      ;
; 1.099 ; UART_RX:data_receive|cnt[5]          ; UART_RX:data_receive|cnt[6]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.393      ;
; 1.100 ; LCD:data_printing|count[5]           ; LCD:data_printing|count[6]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.394      ;
; 1.100 ; LCD:data_printing|count[19]          ; LCD:data_printing|count[20]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.394      ;
; 1.105 ; LCD:data_printing|count[14]          ; LCD:data_printing|count[15]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.399      ;
; 1.105 ; UART_RX:data_receive|cnt[2]          ; UART_RX:data_receive|cnt[3]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.399      ;
; 1.105 ; UART_RX:data_receive|cnt[0]          ; UART_RX:data_receive|cnt[1]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.399      ;
; 1.108 ; LCD:data_printing|count[2]           ; LCD:data_printing|count[3]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.402      ;
; 1.108 ; LCD:data_printing|count[18]          ; LCD:data_printing|count[19]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.402      ;
; 1.108 ; UART_RX:data_receive|cnt[6]          ; UART_RX:data_receive|cnt[7]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.402      ;
; 1.114 ; LCD:data_printing|count[11]          ; LCD:data_printing|count[12]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.408      ;
; 1.114 ; UART_RX:data_receive|cnt[0]          ; UART_RX:data_receive|cnt[2]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.408      ;
; 1.114 ; LCD:data_printing|count[14]          ; LCD:data_printing|count[16]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.408      ;
; 1.115 ; LCD:data_printing|count[1]           ; LCD:data_printing|count[2]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.409      ;
; 1.117 ; LCD:data_printing|count[2]           ; LCD:data_printing|count[4]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; LCD:data_printing|count[18]          ; LCD:data_printing|count[20]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.411      ;
; 1.124 ; LCD:data_printing|count[0]           ; LCD:data_printing|count[1]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.418      ;
; 1.133 ; LCD:data_printing|count[12]          ; LCD:data_printing|count[14]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.427      ;
; 1.133 ; LCD:data_printing|count[0]           ; LCD:data_printing|count[2]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.427      ;
; 1.134 ; LCD:data_printing|count[4]           ; LCD:data_printing|count[6]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.428      ;
; 1.143 ; LCD:data_printing|count[21]          ; LCD:data_printing|count[21]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.437      ;
; 1.145 ; LCD:data_printing|count[17]          ; LCD:data_printing|count[17]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.439      ;
; 1.154 ; UART_RX:data_receive|data_out_buf[1] ; UART_RX:data_receive|o_DATA[1]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.113      ; 1.479      ;
; 1.203 ; UART_RX:data_receive|cnt[3]          ; UART_RX:data_receive|cnt[12]         ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.536      ; 1.951      ;
; 1.220 ; UART_RX:data_receive|cnt[2]          ; UART_RX:data_receive|cnt[12]         ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.536      ; 1.968      ;
; 1.228 ; UART_RX:data_receive|cnt[3]          ; UART_RX:data_receive|cnt[5]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.522      ;
; 1.228 ; UART_RX:data_receive|cnt[1]          ; UART_RX:data_receive|cnt[3]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.522      ;
; 1.230 ; UART_RX:data_receive|cnt[5]          ; UART_RX:data_receive|cnt[7]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.524      ;
; 1.231 ; LCD:data_printing|count[17]          ; LCD:data_printing|count[19]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.525      ;
; 1.237 ; UART_RX:data_receive|cnt[3]          ; UART_RX:data_receive|cnt[6]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.531      ;
; 1.238 ; LCD:data_printing|count[3]           ; LCD:data_printing|count[6]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.532      ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 244.08 MHz ; 244.08 MHz      ; i_FPGA_CLK ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow 1200mV 0C Model Setup Summary  ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; i_FPGA_CLK ; -3.097 ; -152.362      ;
+------------+--------+---------------+


+------------------------------------+
; Slow 1200mV 0C Model Hold Summary  ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; i_FPGA_CLK ; 0.382 ; 0.000         ;
+------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+------------+--------+----------------------------+
; Clock      ; Slack  ; End Point TNS              ;
+------------+--------+----------------------------+
; i_FPGA_CLK ; -3.000 ; -102.629                   ;
+------------+--------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_FPGA_CLK'                                                                                                       ;
+--------+------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -3.097 ; LCD:data_printing|count[20]  ; LCD:data_printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.026      ;
; -3.067 ; LCD:data_printing|count[18]  ; LCD:data_printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.996      ;
; -3.064 ; LCD:data_printing|count[21]  ; LCD:data_printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.993      ;
; -3.012 ; LCD:data_printing|count[16]  ; LCD:data_printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.941      ;
; -2.952 ; LCD:data_printing|count[17]  ; LCD:data_printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.881      ;
; -2.921 ; LCD:data_printing|count[11]  ; LCD:data_printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.850      ;
; -2.898 ; LCD:data_printing|count[20]  ; LCD:data_printing|act_state.IDLE ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.071     ; 3.829      ;
; -2.898 ; LCD:data_printing|count[20]  ; LCD:data_printing|act_state.S3   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.071     ; 3.829      ;
; -2.885 ; LCD:data_printing|count[20]  ; LCD:data_printing|count[21]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.814      ;
; -2.884 ; LCD:data_printing|count[20]  ; LCD:data_printing|count[17]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.813      ;
; -2.868 ; LCD:data_printing|count[18]  ; LCD:data_printing|act_state.IDLE ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.071     ; 3.799      ;
; -2.868 ; LCD:data_printing|count[18]  ; LCD:data_printing|act_state.S3   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.071     ; 3.799      ;
; -2.865 ; LCD:data_printing|count[21]  ; LCD:data_printing|act_state.IDLE ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.071     ; 3.796      ;
; -2.865 ; LCD:data_printing|count[21]  ; LCD:data_printing|act_state.S3   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.071     ; 3.796      ;
; -2.855 ; LCD:data_printing|count[18]  ; LCD:data_printing|count[21]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.784      ;
; -2.854 ; LCD:data_printing|count[18]  ; LCD:data_printing|count[17]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.783      ;
; -2.852 ; LCD:data_printing|count[21]  ; LCD:data_printing|count[21]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.781      ;
; -2.851 ; LCD:data_printing|count[21]  ; LCD:data_printing|count[17]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.780      ;
; -2.822 ; LCD:data_printing|count[19]  ; LCD:data_printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.751      ;
; -2.813 ; LCD:data_printing|count[16]  ; LCD:data_printing|act_state.IDLE ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.071     ; 3.744      ;
; -2.813 ; LCD:data_printing|count[16]  ; LCD:data_printing|act_state.S3   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.071     ; 3.744      ;
; -2.812 ; LCD:data_printing|count[15]  ; LCD:data_printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.741      ;
; -2.800 ; LCD:data_printing|count[16]  ; LCD:data_printing|count[21]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.729      ;
; -2.799 ; LCD:data_printing|count[16]  ; LCD:data_printing|count[17]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.728      ;
; -2.798 ; UART_RX:data_receive|cnt[9]  ; UART_RX:data_receive|cnt[6]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.075     ; 3.725      ;
; -2.798 ; UART_RX:data_receive|cnt[9]  ; UART_RX:data_receive|cnt[3]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.075     ; 3.725      ;
; -2.798 ; UART_RX:data_receive|cnt[9]  ; UART_RX:data_receive|cnt[5]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.075     ; 3.725      ;
; -2.798 ; UART_RX:data_receive|cnt[9]  ; UART_RX:data_receive|cnt[2]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.075     ; 3.725      ;
; -2.798 ; UART_RX:data_receive|cnt[9]  ; UART_RX:data_receive|cnt[0]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.075     ; 3.725      ;
; -2.798 ; UART_RX:data_receive|cnt[9]  ; UART_RX:data_receive|cnt[1]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.075     ; 3.725      ;
; -2.798 ; UART_RX:data_receive|cnt[9]  ; UART_RX:data_receive|cnt[7]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.075     ; 3.725      ;
; -2.798 ; UART_RX:data_receive|cnt[10] ; UART_RX:data_receive|cnt[6]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.075     ; 3.725      ;
; -2.798 ; UART_RX:data_receive|cnt[10] ; UART_RX:data_receive|cnt[3]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.075     ; 3.725      ;
; -2.798 ; UART_RX:data_receive|cnt[10] ; UART_RX:data_receive|cnt[5]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.075     ; 3.725      ;
; -2.798 ; UART_RX:data_receive|cnt[10] ; UART_RX:data_receive|cnt[2]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.075     ; 3.725      ;
; -2.798 ; UART_RX:data_receive|cnt[10] ; UART_RX:data_receive|cnt[0]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.075     ; 3.725      ;
; -2.798 ; UART_RX:data_receive|cnt[10] ; UART_RX:data_receive|cnt[1]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.075     ; 3.725      ;
; -2.798 ; UART_RX:data_receive|cnt[10] ; UART_RX:data_receive|cnt[7]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.075     ; 3.725      ;
; -2.770 ; UART_RX:data_receive|cnt[2]  ; UART_RX:data_receive|cnt[6]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.698      ;
; -2.770 ; UART_RX:data_receive|cnt[2]  ; UART_RX:data_receive|cnt[3]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.698      ;
; -2.770 ; UART_RX:data_receive|cnt[2]  ; UART_RX:data_receive|cnt[5]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.698      ;
; -2.770 ; UART_RX:data_receive|cnt[2]  ; UART_RX:data_receive|cnt[2]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.698      ;
; -2.770 ; UART_RX:data_receive|cnt[2]  ; UART_RX:data_receive|cnt[0]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.698      ;
; -2.770 ; UART_RX:data_receive|cnt[2]  ; UART_RX:data_receive|cnt[1]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.698      ;
; -2.770 ; UART_RX:data_receive|cnt[2]  ; UART_RX:data_receive|cnt[7]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.698      ;
; -2.762 ; UART_RX:data_receive|cnt[1]  ; UART_RX:data_receive|cnt[6]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.690      ;
; -2.762 ; UART_RX:data_receive|cnt[1]  ; UART_RX:data_receive|cnt[3]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.690      ;
; -2.762 ; UART_RX:data_receive|cnt[1]  ; UART_RX:data_receive|cnt[5]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.690      ;
; -2.762 ; UART_RX:data_receive|cnt[1]  ; UART_RX:data_receive|cnt[2]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.690      ;
; -2.762 ; UART_RX:data_receive|cnt[1]  ; UART_RX:data_receive|cnt[0]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.690      ;
; -2.762 ; UART_RX:data_receive|cnt[1]  ; UART_RX:data_receive|cnt[1]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.690      ;
; -2.762 ; UART_RX:data_receive|cnt[1]  ; UART_RX:data_receive|cnt[7]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.690      ;
; -2.753 ; LCD:data_printing|count[17]  ; LCD:data_printing|act_state.IDLE ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.071     ; 3.684      ;
; -2.753 ; LCD:data_printing|count[17]  ; LCD:data_printing|act_state.S3   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.071     ; 3.684      ;
; -2.747 ; LCD:data_printing|count[12]  ; LCD:data_printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.676      ;
; -2.740 ; LCD:data_printing|count[17]  ; LCD:data_printing|count[21]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.669      ;
; -2.739 ; LCD:data_printing|count[17]  ; LCD:data_printing|count[17]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.668      ;
; -2.738 ; LCD:data_printing|count[6]   ; LCD:data_printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.075     ; 3.665      ;
; -2.722 ; LCD:data_printing|count[11]  ; LCD:data_printing|act_state.IDLE ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.071     ; 3.653      ;
; -2.722 ; LCD:data_printing|count[11]  ; LCD:data_printing|act_state.S3   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.071     ; 3.653      ;
; -2.709 ; LCD:data_printing|count[11]  ; LCD:data_printing|count[21]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.638      ;
; -2.708 ; LCD:data_printing|count[11]  ; LCD:data_printing|count[17]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.637      ;
; -2.689 ; LCD:data_printing|count[14]  ; LCD:data_printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.618      ;
; -2.677 ; UART_RX:data_receive|cnt[9]  ; UART_RX:data_receive|cnt[10]     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.605      ;
; -2.677 ; UART_RX:data_receive|cnt[9]  ; UART_RX:data_receive|cnt[11]     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.605      ;
; -2.677 ; UART_RX:data_receive|cnt[9]  ; UART_RX:data_receive|cnt[9]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.605      ;
; -2.677 ; UART_RX:data_receive|cnt[9]  ; UART_RX:data_receive|cnt[8]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.605      ;
; -2.677 ; UART_RX:data_receive|cnt[10] ; UART_RX:data_receive|cnt[10]     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.605      ;
; -2.677 ; UART_RX:data_receive|cnt[10] ; UART_RX:data_receive|cnt[11]     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.605      ;
; -2.677 ; UART_RX:data_receive|cnt[10] ; UART_RX:data_receive|cnt[9]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.605      ;
; -2.677 ; UART_RX:data_receive|cnt[10] ; UART_RX:data_receive|cnt[8]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.605      ;
; -2.666 ; LCD:data_printing|count[20]  ; LCD:data_printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.070     ; 3.598      ;
; -2.666 ; LCD:data_printing|count[20]  ; LCD:data_printing|act_state.S6   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.070     ; 3.598      ;
; -2.666 ; LCD:data_printing|count[20]  ; LCD:data_printing|act_state.S0   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.070     ; 3.598      ;
; -2.666 ; LCD:data_printing|count[20]  ; LCD:data_printing|act_state.S7   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.070     ; 3.598      ;
; -2.666 ; LCD:data_printing|count[20]  ; LCD:data_printing|act_state.S5   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.070     ; 3.598      ;
; -2.666 ; LCD:data_printing|count[20]  ; LCD:data_printing|act_state.S4   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.070     ; 3.598      ;
; -2.666 ; LCD:data_printing|count[20]  ; LCD:data_printing|act_state.S2   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.070     ; 3.598      ;
; -2.666 ; LCD:data_printing|count[20]  ; LCD:data_printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.070     ; 3.598      ;
; -2.636 ; LCD:data_printing|count[18]  ; LCD:data_printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.070     ; 3.568      ;
; -2.636 ; LCD:data_printing|count[18]  ; LCD:data_printing|act_state.S6   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.070     ; 3.568      ;
; -2.636 ; LCD:data_printing|count[18]  ; LCD:data_printing|act_state.S0   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.070     ; 3.568      ;
; -2.636 ; LCD:data_printing|count[18]  ; LCD:data_printing|act_state.S7   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.070     ; 3.568      ;
; -2.636 ; LCD:data_printing|count[18]  ; LCD:data_printing|act_state.S5   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.070     ; 3.568      ;
; -2.636 ; LCD:data_printing|count[18]  ; LCD:data_printing|act_state.S4   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.070     ; 3.568      ;
; -2.636 ; LCD:data_printing|count[18]  ; LCD:data_printing|act_state.S2   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.070     ; 3.568      ;
; -2.636 ; LCD:data_printing|count[18]  ; LCD:data_printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.070     ; 3.568      ;
; -2.633 ; LCD:data_printing|count[21]  ; LCD:data_printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.070     ; 3.565      ;
; -2.633 ; LCD:data_printing|count[21]  ; LCD:data_printing|act_state.S6   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.070     ; 3.565      ;
; -2.633 ; LCD:data_printing|count[21]  ; LCD:data_printing|act_state.S0   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.070     ; 3.565      ;
; -2.633 ; LCD:data_printing|count[21]  ; LCD:data_printing|act_state.S7   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.070     ; 3.565      ;
; -2.633 ; LCD:data_printing|count[21]  ; LCD:data_printing|act_state.S5   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.070     ; 3.565      ;
; -2.633 ; LCD:data_printing|count[21]  ; LCD:data_printing|act_state.S4   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.070     ; 3.565      ;
; -2.633 ; LCD:data_printing|count[21]  ; LCD:data_printing|act_state.S2   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.070     ; 3.565      ;
; -2.633 ; LCD:data_printing|count[21]  ; LCD:data_printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.070     ; 3.565      ;
; -2.624 ; UART_RX:data_receive|cnt[8]  ; UART_RX:data_receive|cnt[6]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.075     ; 3.551      ;
; -2.624 ; UART_RX:data_receive|cnt[8]  ; UART_RX:data_receive|cnt[3]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.075     ; 3.551      ;
; -2.624 ; UART_RX:data_receive|cnt[8]  ; UART_RX:data_receive|cnt[5]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.075     ; 3.551      ;
; -2.624 ; UART_RX:data_receive|cnt[8]  ; UART_RX:data_receive|cnt[2]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.075     ; 3.551      ;
; -2.624 ; UART_RX:data_receive|cnt[8]  ; UART_RX:data_receive|cnt[0]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.075     ; 3.551      ;
+--------+------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_FPGA_CLK'                                                                                                                   ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.382 ; UART_RX:data_receive|data_out_buf[7] ; UART_RX:data_receive|data_out_buf[7] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; UART_RX:data_receive|data_out_buf[6] ; UART_RX:data_receive|data_out_buf[6] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; UART_RX:data_receive|data_out_buf[5] ; UART_RX:data_receive|data_out_buf[5] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; UART_RX:data_receive|data_out_buf[4] ; UART_RX:data_receive|data_out_buf[4] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; UART_RX:data_receive|data_out_buf[3] ; UART_RX:data_receive|data_out_buf[3] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; UART_RX:data_receive|data_out_buf[1] ; UART_RX:data_receive|data_out_buf[1] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; UART_RX:data_receive|data_out_buf[0] ; UART_RX:data_receive|data_out_buf[0] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.092      ; 0.669      ;
; 0.383 ; UART_RX:data_receive|data_out_buf[2] ; UART_RX:data_receive|data_out_buf[2] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.091      ; 0.669      ;
; 0.401 ; LCD:data_printing|act_state.S6       ; LCD:data_printing|act_state.S6       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:data_receive|num_bits[1]     ; UART_RX:data_receive|num_bits[1]     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:data_receive|num_bits[2]     ; UART_RX:data_receive|num_bits[2]     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:data_receive|num_bits[0]     ; UART_RX:data_receive|num_bits[0]     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:data_receive|num_bits[3]     ; UART_RX:data_receive|num_bits[3]     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.669      ;
; 0.478 ; LCD:data_printing|act_state.S0       ; LCD:data_printing|act_state.S1       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.746      ;
; 0.496 ; LCD:data_printing|act_state.S7       ; LCD:data_printing|act_state.S8       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.764      ;
; 0.583 ; UART_RX:data_receive|data_out_buf[2] ; UART_RX:data_receive|o_DATA[2]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.134      ; 0.912      ;
; 0.585 ; LCD:data_printing|act_state.S6       ; LCD:data_printing|act_state.S0       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.853      ;
; 0.594 ; UART_RX:data_receive|cnt[3]          ; UART_RX:data_receive|cnt[4]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.496      ; 1.285      ;
; 0.604 ; UART_RX:data_receive|cnt[2]          ; UART_RX:data_receive|cnt[4]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.496      ; 1.295      ;
; 0.608 ; LCD:data_printing|act_state.S6       ; LCD:data_printing|act_state.S7       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.876      ;
; 0.617 ; LCD:data_printing|act_state.S2       ; LCD:data_printing|act_state.S3       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.072      ; 0.884      ;
; 0.646 ; LCD:data_printing|act_state.S1       ; LCD:data_printing|act_state.S2       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.914      ;
; 0.664 ; LCD:data_printing|act_state.IDLE     ; LCD:data_printing|act_state.S6       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 0.933      ;
; 0.674 ; UART_RX:data_receive|cnt[4]          ; UART_RX:data_receive|cnt[4]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.090      ; 0.959      ;
; 0.676 ; LCD:data_printing|act_state.S4       ; LCD:data_printing|act_state.S5       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.944      ;
; 0.678 ; UART_RX:data_receive|cnt[12]         ; UART_RX:data_receive|cnt[12]         ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.090      ; 0.963      ;
; 0.690 ; UART_RX:data_receive|cnt[2]          ; UART_RX:data_receive|cnt[2]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 0.959      ;
; 0.692 ; LCD:data_printing|count[14]          ; LCD:data_printing|count[14]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; LCD:data_printing|act_state.IDLE     ; LCD:data_printing|act_state.S0       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 0.961      ;
; 0.694 ; LCD:data_printing|count[15]          ; LCD:data_printing|count[15]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; LCD:data_printing|count[19]          ; LCD:data_printing|count[19]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; LCD:data_printing|count[16]          ; LCD:data_printing|count[16]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; LCD:data_printing|count[3]           ; LCD:data_printing|count[3]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; UART_RX:data_receive|cnt[6]          ; UART_RX:data_receive|cnt[6]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 0.963      ;
; 0.694 ; UART_RX:data_receive|cnt[5]          ; UART_RX:data_receive|cnt[5]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 0.963      ;
; 0.694 ; UART_RX:data_receive|cnt[1]          ; UART_RX:data_receive|cnt[1]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 0.963      ;
; 0.695 ; UART_RX:data_receive|cnt[3]          ; UART_RX:data_receive|cnt[3]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 0.964      ;
; 0.697 ; LCD:data_printing|count[2]           ; LCD:data_printing|count[2]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; UART_RX:data_receive|cnt[7]          ; UART_RX:data_receive|cnt[7]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 0.966      ;
; 0.704 ; LCD:data_printing|count[1]           ; LCD:data_printing|count[1]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.972      ;
; 0.706 ; LCD:data_printing|count[11]          ; LCD:data_printing|count[11]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; LCD:data_printing|count[9]           ; LCD:data_printing|count[9]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; LCD:data_printing|count[6]           ; LCD:data_printing|count[6]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.975      ;
; 0.709 ; LCD:data_printing|count[12]          ; LCD:data_printing|count[12]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; LCD:data_printing|count[4]           ; LCD:data_printing|count[4]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; LCD:data_printing|count[20]          ; LCD:data_printing|count[20]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.979      ;
; 0.715 ; UART_RX:data_receive|cnt[1]          ; UART_RX:data_receive|cnt[4]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.496      ; 1.406      ;
; 0.717 ; UART_RX:data_receive|cnt[0]          ; UART_RX:data_receive|cnt[0]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 0.986      ;
; 0.727 ; UART_RX:data_receive|cnt[0]          ; UART_RX:data_receive|cnt[4]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.496      ; 1.418      ;
; 0.807 ; UART_RX:data_receive|cnt[11]         ; UART_RX:data_receive|cnt[12]         ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.495      ; 1.497      ;
; 0.816 ; UART_RX:data_receive|data_out_buf[3] ; UART_RX:data_receive|o_DATA[3]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.102      ; 1.113      ;
; 0.840 ; UART_RX:data_receive|data_out_buf[7] ; UART_RX:data_receive|o_DATA[7]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.102      ; 1.137      ;
; 0.840 ; UART_RX:data_receive|data_out_buf[4] ; UART_RX:data_receive|o_DATA[4]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.102      ; 1.137      ;
; 0.840 ; UART_RX:data_receive|cnt[7]          ; UART_RX:data_receive|cnt[12]         ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.496      ; 1.531      ;
; 0.841 ; UART_RX:data_receive|data_out_buf[5] ; UART_RX:data_receive|o_DATA[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.102      ; 1.138      ;
; 0.841 ; UART_RX:data_receive|data_out_buf[0] ; UART_RX:data_receive|o_DATA[0]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.102      ; 1.138      ;
; 0.844 ; UART_RX:data_receive|data_out_buf[6] ; UART_RX:data_receive|o_DATA[6]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.102      ; 1.141      ;
; 0.853 ; UART_RX:data_receive|cnt[6]          ; UART_RX:data_receive|cnt[12]         ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.496      ; 1.544      ;
; 0.860 ; UART_RX:data_receive|cnt[10]         ; UART_RX:data_receive|cnt[12]         ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.495      ; 1.550      ;
; 0.890 ; LCD:data_printing|act_state.S5       ; LCD:data_printing|act_state.IDLE     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.072      ; 1.157      ;
; 0.915 ; LCD:data_printing|act_state.S8       ; LCD:data_printing|act_state.IDLE     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.072      ; 1.182      ;
; 0.930 ; UART_RX:data_receive|cnt[9]          ; UART_RX:data_receive|cnt[12]         ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.495      ; 1.620      ;
; 0.935 ; UART_RX:data_receive|busy            ; UART_RX:data_receive|busy            ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.089      ; 1.219      ;
; 0.940 ; UART_RX:data_receive|cnt[8]          ; UART_RX:data_receive|cnt[12]         ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.495      ; 1.630      ;
; 0.958 ; UART_RX:data_receive|cnt[5]          ; UART_RX:data_receive|cnt[12]         ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.496      ; 1.649      ;
; 0.974 ; LCD:data_printing|act_state.S3       ; LCD:data_printing|act_state.S4       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 1.243      ;
; 1.011 ; UART_RX:data_receive|cnt[2]          ; UART_RX:data_receive|cnt[3]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 1.280      ;
; 1.011 ; LCD:data_printing|count[14]          ; LCD:data_printing|count[15]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.279      ;
; 1.012 ; UART_RX:data_receive|cnt[0]          ; UART_RX:data_receive|cnt[1]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 1.281      ;
; 1.014 ; UART_RX:data_receive|cnt[5]          ; UART_RX:data_receive|cnt[6]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 1.283      ;
; 1.015 ; UART_RX:data_receive|cnt[1]          ; UART_RX:data_receive|cnt[2]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 1.284      ;
; 1.016 ; UART_RX:data_receive|cnt[6]          ; UART_RX:data_receive|cnt[7]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 1.285      ;
; 1.016 ; LCD:data_printing|count[2]           ; LCD:data_printing|count[3]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.284      ;
; 1.017 ; LCD:data_printing|count[18]          ; LCD:data_printing|count[19]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.285      ;
; 1.018 ; LCD:data_printing|count[15]          ; LCD:data_printing|count[16]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.286      ;
; 1.018 ; LCD:data_printing|count[5]           ; LCD:data_printing|count[6]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.286      ;
; 1.018 ; LCD:data_printing|count[3]           ; LCD:data_printing|count[4]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.286      ;
; 1.018 ; LCD:data_printing|count[19]          ; LCD:data_printing|count[20]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.286      ;
; 1.026 ; LCD:data_printing|count[1]           ; LCD:data_printing|count[2]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; LCD:data_printing|count[14]          ; LCD:data_printing|count[16]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; UART_RX:data_receive|cnt[0]          ; UART_RX:data_receive|cnt[2]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 1.296      ;
; 1.028 ; LCD:data_printing|count[0]           ; LCD:data_printing|count[1]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; UART_RX:data_receive|num_bits[0]     ; UART_RX:data_receive|num_bits[1]     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.297      ;
; 1.030 ; LCD:data_printing|count[11]          ; LCD:data_printing|count[12]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; LCD:data_printing|count[2]           ; LCD:data_printing|count[4]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.299      ;
; 1.032 ; LCD:data_printing|count[18]          ; LCD:data_printing|count[20]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.300      ;
; 1.041 ; UART_RX:data_receive|data_out_buf[1] ; UART_RX:data_receive|o_DATA[1]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.102      ; 1.338      ;
; 1.043 ; LCD:data_printing|count[12]          ; LCD:data_printing|count[14]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.311      ;
; 1.044 ; LCD:data_printing|count[4]           ; LCD:data_printing|count[6]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.312      ;
; 1.044 ; LCD:data_printing|count[0]           ; LCD:data_printing|count[2]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.312      ;
; 1.058 ; LCD:data_printing|count[21]          ; LCD:data_printing|count[21]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.326      ;
; 1.065 ; LCD:data_printing|count[17]          ; LCD:data_printing|count[17]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.333      ;
; 1.082 ; UART_RX:data_receive|cnt[3]          ; UART_RX:data_receive|cnt[12]         ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.496      ; 1.773      ;
; 1.092 ; UART_RX:data_receive|cnt[2]          ; UART_RX:data_receive|cnt[12]         ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.496      ; 1.783      ;
; 1.110 ; UART_RX:data_receive|cnt[5]          ; UART_RX:data_receive|cnt[7]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 1.379      ;
; 1.112 ; UART_RX:data_receive|cnt[1]          ; UART_RX:data_receive|cnt[3]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 1.381      ;
; 1.113 ; UART_RX:data_receive|cnt[3]          ; UART_RX:data_receive|cnt[5]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 1.382      ;
; 1.116 ; LCD:data_printing|count[17]          ; LCD:data_printing|count[19]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.384      ;
; 1.120 ; LCD:data_printing|count[1]           ; LCD:data_printing|count[3]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.388      ;
; 1.127 ; LCD:data_printing|count[9]           ; LCD:data_printing|count[11]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.071      ; 1.393      ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------+
; Fast 1200mV 0C Model Setup Summary  ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; i_FPGA_CLK ; -0.910 ; -36.896       ;
+------------+--------+---------------+


+------------------------------------+
; Fast 1200mV 0C Model Hold Summary  ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; i_FPGA_CLK ; 0.178 ; 0.000         ;
+------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+------------+--------+----------------------------+
; Clock      ; Slack  ; End Point TNS              ;
+------------+--------+----------------------------+
; i_FPGA_CLK ; -3.000 ; -74.768                    ;
+------------+--------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_FPGA_CLK'                                                                                                               ;
+--------+----------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.910 ; LCD:data_printing|count[21]      ; LCD:data_printing|count[18]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.860      ;
; -0.909 ; LCD:data_printing|count[18]      ; LCD:data_printing|count[18]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.859      ;
; -0.838 ; LCD:data_printing|count[20]      ; LCD:data_printing|count[18]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.788      ;
; -0.822 ; LCD:data_printing|count[17]      ; LCD:data_printing|count[18]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.772      ;
; -0.818 ; LCD:data_printing|count[11]      ; LCD:data_printing|count[18]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.768      ;
; -0.801 ; LCD:data_printing|count[21]      ; LCD:data_printing|act_state.IDLE     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.035     ; 1.753      ;
; -0.801 ; LCD:data_printing|count[21]      ; LCD:data_printing|act_state.S3       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.035     ; 1.753      ;
; -0.800 ; LCD:data_printing|count[18]      ; LCD:data_printing|act_state.IDLE     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.035     ; 1.752      ;
; -0.800 ; LCD:data_printing|count[18]      ; LCD:data_printing|act_state.S3       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.035     ; 1.752      ;
; -0.795 ; LCD:data_printing|count[21]      ; LCD:data_printing|count[17]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.745      ;
; -0.795 ; LCD:data_printing|count[21]      ; LCD:data_printing|count[21]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.745      ;
; -0.794 ; LCD:data_printing|count[18]      ; LCD:data_printing|count[17]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.744      ;
; -0.794 ; LCD:data_printing|count[18]      ; LCD:data_printing|count[21]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.744      ;
; -0.791 ; LCD:data_printing|count[16]      ; LCD:data_printing|count[18]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.741      ;
; -0.743 ; UART_RX:data_receive|cnt[9]      ; UART_RX:data_receive|cnt[6]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.038     ; 1.692      ;
; -0.743 ; UART_RX:data_receive|cnt[9]      ; UART_RX:data_receive|cnt[3]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.038     ; 1.692      ;
; -0.743 ; UART_RX:data_receive|cnt[9]      ; UART_RX:data_receive|cnt[5]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.038     ; 1.692      ;
; -0.743 ; UART_RX:data_receive|cnt[9]      ; UART_RX:data_receive|cnt[2]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.038     ; 1.692      ;
; -0.743 ; UART_RX:data_receive|cnt[9]      ; UART_RX:data_receive|cnt[0]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.038     ; 1.692      ;
; -0.743 ; UART_RX:data_receive|cnt[9]      ; UART_RX:data_receive|cnt[1]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.038     ; 1.692      ;
; -0.743 ; UART_RX:data_receive|cnt[9]      ; UART_RX:data_receive|cnt[7]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.038     ; 1.692      ;
; -0.742 ; UART_RX:data_receive|cnt[2]      ; UART_RX:data_receive|cnt[6]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.692      ;
; -0.742 ; UART_RX:data_receive|cnt[2]      ; UART_RX:data_receive|cnt[3]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.692      ;
; -0.742 ; UART_RX:data_receive|cnt[2]      ; UART_RX:data_receive|cnt[5]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.692      ;
; -0.742 ; UART_RX:data_receive|cnt[2]      ; UART_RX:data_receive|cnt[2]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.692      ;
; -0.742 ; UART_RX:data_receive|cnt[2]      ; UART_RX:data_receive|cnt[0]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.692      ;
; -0.742 ; UART_RX:data_receive|cnt[2]      ; UART_RX:data_receive|cnt[1]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.692      ;
; -0.742 ; UART_RX:data_receive|cnt[2]      ; UART_RX:data_receive|cnt[7]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.692      ;
; -0.740 ; UART_RX:data_receive|cnt[10]     ; UART_RX:data_receive|cnt[6]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.038     ; 1.689      ;
; -0.740 ; UART_RX:data_receive|cnt[10]     ; UART_RX:data_receive|cnt[3]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.038     ; 1.689      ;
; -0.740 ; UART_RX:data_receive|cnt[10]     ; UART_RX:data_receive|cnt[5]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.038     ; 1.689      ;
; -0.740 ; UART_RX:data_receive|cnt[10]     ; UART_RX:data_receive|cnt[2]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.038     ; 1.689      ;
; -0.740 ; UART_RX:data_receive|cnt[10]     ; UART_RX:data_receive|cnt[0]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.038     ; 1.689      ;
; -0.740 ; UART_RX:data_receive|cnt[10]     ; UART_RX:data_receive|cnt[1]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.038     ; 1.689      ;
; -0.740 ; UART_RX:data_receive|cnt[10]     ; UART_RX:data_receive|cnt[7]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.038     ; 1.689      ;
; -0.737 ; UART_RX:data_receive|cnt[1]      ; UART_RX:data_receive|cnt[6]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.687      ;
; -0.737 ; UART_RX:data_receive|cnt[1]      ; UART_RX:data_receive|cnt[3]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.687      ;
; -0.737 ; UART_RX:data_receive|cnt[1]      ; UART_RX:data_receive|cnt[5]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.687      ;
; -0.737 ; UART_RX:data_receive|cnt[1]      ; UART_RX:data_receive|cnt[2]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.687      ;
; -0.737 ; UART_RX:data_receive|cnt[1]      ; UART_RX:data_receive|cnt[0]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.687      ;
; -0.737 ; UART_RX:data_receive|cnt[1]      ; UART_RX:data_receive|cnt[1]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.687      ;
; -0.737 ; UART_RX:data_receive|cnt[1]      ; UART_RX:data_receive|cnt[7]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.687      ;
; -0.729 ; LCD:data_printing|count[20]      ; LCD:data_printing|act_state.IDLE     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.035     ; 1.681      ;
; -0.729 ; LCD:data_printing|count[20]      ; LCD:data_printing|act_state.S3       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.035     ; 1.681      ;
; -0.725 ; LCD:data_printing|count[12]      ; LCD:data_printing|count[18]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.675      ;
; -0.723 ; LCD:data_printing|count[20]      ; LCD:data_printing|count[17]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.673      ;
; -0.723 ; LCD:data_printing|count[20]      ; LCD:data_printing|count[21]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.673      ;
; -0.719 ; LCD:data_printing|count[6]       ; LCD:data_printing|count[18]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.038     ; 1.668      ;
; -0.717 ; LCD:data_printing|count[21]      ; LCD:data_printing|act_state.S8       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.034     ; 1.670      ;
; -0.717 ; LCD:data_printing|count[21]      ; LCD:data_printing|act_state.S6       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.034     ; 1.670      ;
; -0.717 ; LCD:data_printing|count[21]      ; LCD:data_printing|act_state.S0       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.034     ; 1.670      ;
; -0.717 ; LCD:data_printing|count[21]      ; LCD:data_printing|act_state.S7       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.034     ; 1.670      ;
; -0.717 ; LCD:data_printing|count[21]      ; LCD:data_printing|act_state.S5       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.034     ; 1.670      ;
; -0.717 ; LCD:data_printing|count[21]      ; LCD:data_printing|act_state.S4       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.034     ; 1.670      ;
; -0.717 ; LCD:data_printing|count[21]      ; LCD:data_printing|act_state.S2       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.034     ; 1.670      ;
; -0.717 ; LCD:data_printing|count[21]      ; LCD:data_printing|act_state.S1       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.034     ; 1.670      ;
; -0.716 ; LCD:data_printing|count[18]      ; LCD:data_printing|act_state.S8       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.034     ; 1.669      ;
; -0.716 ; LCD:data_printing|count[18]      ; LCD:data_printing|act_state.S6       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.034     ; 1.669      ;
; -0.716 ; LCD:data_printing|count[18]      ; LCD:data_printing|act_state.S0       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.034     ; 1.669      ;
; -0.716 ; LCD:data_printing|count[18]      ; LCD:data_printing|act_state.S7       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.034     ; 1.669      ;
; -0.716 ; LCD:data_printing|count[18]      ; LCD:data_printing|act_state.S5       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.034     ; 1.669      ;
; -0.716 ; LCD:data_printing|count[18]      ; LCD:data_printing|act_state.S4       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.034     ; 1.669      ;
; -0.716 ; LCD:data_printing|count[18]      ; LCD:data_printing|act_state.S2       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.034     ; 1.669      ;
; -0.716 ; LCD:data_printing|count[18]      ; LCD:data_printing|act_state.S1       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.034     ; 1.669      ;
; -0.713 ; LCD:data_printing|count[17]      ; LCD:data_printing|act_state.IDLE     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.035     ; 1.665      ;
; -0.713 ; LCD:data_printing|count[17]      ; LCD:data_printing|act_state.S3       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.035     ; 1.665      ;
; -0.709 ; LCD:data_printing|count[11]      ; LCD:data_printing|act_state.IDLE     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.035     ; 1.661      ;
; -0.709 ; LCD:data_printing|count[11]      ; LCD:data_printing|act_state.S3       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.035     ; 1.661      ;
; -0.707 ; LCD:data_printing|count[17]      ; LCD:data_printing|count[17]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.657      ;
; -0.707 ; LCD:data_printing|count[17]      ; LCD:data_printing|count[21]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.657      ;
; -0.705 ; LCD:data_printing|count[19]      ; LCD:data_printing|count[18]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.655      ;
; -0.703 ; LCD:data_printing|count[11]      ; LCD:data_printing|count[17]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.653      ;
; -0.703 ; LCD:data_printing|count[11]      ; LCD:data_printing|count[21]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.653      ;
; -0.699 ; LCD:data_printing|count[7]       ; LCD:data_printing|count[18]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.039     ; 1.647      ;
; -0.697 ; LCD:data_printing|count[8]       ; LCD:data_printing|count[18]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.039     ; 1.645      ;
; -0.693 ; LCD:data_printing|count[15]      ; LCD:data_printing|count[18]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.643      ;
; -0.682 ; LCD:data_printing|count[16]      ; LCD:data_printing|act_state.IDLE     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.035     ; 1.634      ;
; -0.682 ; LCD:data_printing|count[16]      ; LCD:data_printing|act_state.S3       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.035     ; 1.634      ;
; -0.676 ; LCD:data_printing|count[16]      ; LCD:data_printing|count[17]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.626      ;
; -0.676 ; LCD:data_printing|count[16]      ; LCD:data_printing|count[21]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.626      ;
; -0.675 ; UART_RX:data_receive|num_bits[0] ; UART_RX:data_receive|data_out_buf[2] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; 0.160      ; 1.822      ;
; -0.675 ; UART_RX:data_receive|cnt[9]      ; UART_RX:data_receive|cnt[10]         ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.625      ;
; -0.675 ; UART_RX:data_receive|cnt[9]      ; UART_RX:data_receive|cnt[11]         ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.625      ;
; -0.675 ; UART_RX:data_receive|cnt[9]      ; UART_RX:data_receive|cnt[9]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.625      ;
; -0.675 ; UART_RX:data_receive|cnt[9]      ; UART_RX:data_receive|cnt[8]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.625      ;
; -0.674 ; UART_RX:data_receive|cnt[2]      ; UART_RX:data_receive|cnt[10]         ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.625      ;
; -0.674 ; UART_RX:data_receive|cnt[2]      ; UART_RX:data_receive|cnt[11]         ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.625      ;
; -0.674 ; UART_RX:data_receive|cnt[2]      ; UART_RX:data_receive|cnt[9]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.625      ;
; -0.674 ; UART_RX:data_receive|cnt[2]      ; UART_RX:data_receive|cnt[8]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.625      ;
; -0.673 ; LCD:data_printing|count[10]      ; LCD:data_printing|count[18]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.039     ; 1.621      ;
; -0.672 ; UART_RX:data_receive|cnt[10]     ; UART_RX:data_receive|cnt[10]         ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.622      ;
; -0.672 ; UART_RX:data_receive|cnt[10]     ; UART_RX:data_receive|cnt[11]         ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.622      ;
; -0.672 ; UART_RX:data_receive|cnt[10]     ; UART_RX:data_receive|cnt[9]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.622      ;
; -0.672 ; UART_RX:data_receive|cnt[10]     ; UART_RX:data_receive|cnt[8]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.622      ;
; -0.671 ; LCD:data_printing|count[1]       ; LCD:data_printing|count[18]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.038     ; 1.620      ;
; -0.669 ; LCD:data_printing|count[1]       ; LCD:data_printing|count[21]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.038     ; 1.618      ;
; -0.669 ; UART_RX:data_receive|cnt[1]      ; UART_RX:data_receive|cnt[10]         ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.620      ;
; -0.669 ; UART_RX:data_receive|cnt[1]      ; UART_RX:data_receive|cnt[11]         ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.620      ;
; -0.669 ; UART_RX:data_receive|cnt[1]      ; UART_RX:data_receive|cnt[9]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.620      ;
; -0.669 ; UART_RX:data_receive|cnt[1]      ; UART_RX:data_receive|cnt[8]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.620      ;
+--------+----------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_FPGA_CLK'                                                                                                                   ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.178 ; UART_RX:data_receive|data_out_buf[7] ; UART_RX:data_receive|data_out_buf[7] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; UART_RX:data_receive|data_out_buf[6] ; UART_RX:data_receive|data_out_buf[6] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; UART_RX:data_receive|data_out_buf[5] ; UART_RX:data_receive|data_out_buf[5] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; UART_RX:data_receive|data_out_buf[4] ; UART_RX:data_receive|data_out_buf[4] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; UART_RX:data_receive|data_out_buf[3] ; UART_RX:data_receive|data_out_buf[3] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; UART_RX:data_receive|data_out_buf[1] ; UART_RX:data_receive|data_out_buf[1] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; UART_RX:data_receive|data_out_buf[0] ; UART_RX:data_receive|data_out_buf[0] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; UART_RX:data_receive|data_out_buf[2] ; UART_RX:data_receive|data_out_buf[2] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.044      ; 0.307      ;
; 0.187 ; LCD:data_printing|act_state.S6       ; LCD:data_printing|act_state.S6       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:data_receive|num_bits[1]     ; UART_RX:data_receive|num_bits[1]     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:data_receive|num_bits[2]     ; UART_RX:data_receive|num_bits[2]     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:data_receive|num_bits[0]     ; UART_RX:data_receive|num_bits[0]     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:data_receive|num_bits[3]     ; UART_RX:data_receive|num_bits[3]     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.307      ;
; 0.207 ; LCD:data_printing|act_state.S7       ; LCD:data_printing|act_state.S8       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.327      ;
; 0.216 ; LCD:data_printing|act_state.S0       ; LCD:data_printing|act_state.S1       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.336      ;
; 0.243 ; UART_RX:data_receive|data_out_buf[2] ; UART_RX:data_receive|o_DATA[2]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.059      ; 0.386      ;
; 0.256 ; LCD:data_printing|act_state.S6       ; LCD:data_printing|act_state.S0       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.376      ;
; 0.260 ; LCD:data_printing|act_state.S6       ; LCD:data_printing|act_state.S7       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.380      ;
; 0.262 ; UART_RX:data_receive|cnt[3]          ; UART_RX:data_receive|cnt[4]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.222      ; 0.568      ;
; 0.265 ; LCD:data_printing|act_state.S2       ; LCD:data_printing|act_state.S3       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.035      ; 0.384      ;
; 0.268 ; LCD:data_printing|act_state.S1       ; LCD:data_printing|act_state.S2       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.388      ;
; 0.274 ; UART_RX:data_receive|cnt[2]          ; UART_RX:data_receive|cnt[4]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.222      ; 0.580      ;
; 0.282 ; LCD:data_printing|act_state.IDLE     ; LCD:data_printing|act_state.S6       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.403      ;
; 0.285 ; LCD:data_printing|act_state.S4       ; LCD:data_printing|act_state.S5       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.405      ;
; 0.287 ; LCD:data_printing|act_state.IDLE     ; LCD:data_printing|act_state.S0       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.408      ;
; 0.290 ; UART_RX:data_receive|cnt[4]          ; UART_RX:data_receive|cnt[4]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.044      ; 0.418      ;
; 0.291 ; UART_RX:data_receive|cnt[12]         ; UART_RX:data_receive|cnt[12]         ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.044      ; 0.419      ;
; 0.297 ; LCD:data_printing|count[14]          ; LCD:data_printing|count[14]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; UART_RX:data_receive|cnt[2]          ; UART_RX:data_receive|cnt[2]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; LCD:data_printing|count[15]          ; LCD:data_printing|count[15]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; LCD:data_printing|count[19]          ; LCD:data_printing|count[19]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; LCD:data_printing|count[16]          ; LCD:data_printing|count[16]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; UART_RX:data_receive|cnt[6]          ; UART_RX:data_receive|cnt[6]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; UART_RX:data_receive|cnt[1]          ; UART_RX:data_receive|cnt[1]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; LCD:data_printing|count[3]           ; LCD:data_printing|count[3]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; UART_RX:data_receive|cnt[3]          ; UART_RX:data_receive|cnt[3]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; UART_RX:data_receive|cnt[5]          ; UART_RX:data_receive|cnt[5]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; UART_RX:data_receive|cnt[7]          ; UART_RX:data_receive|cnt[7]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; LCD:data_printing|count[2]           ; LCD:data_printing|count[2]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.420      ;
; 0.304 ; LCD:data_printing|count[11]          ; LCD:data_printing|count[11]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; LCD:data_printing|count[1]           ; LCD:data_printing|count[1]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; LCD:data_printing|count[12]          ; LCD:data_printing|count[12]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; LCD:data_printing|count[9]           ; LCD:data_printing|count[9]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; LCD:data_printing|count[20]          ; LCD:data_printing|count[20]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; LCD:data_printing|count[6]           ; LCD:data_printing|count[6]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; LCD:data_printing|count[4]           ; LCD:data_printing|count[4]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; UART_RX:data_receive|cnt[0]          ; UART_RX:data_receive|cnt[0]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.429      ;
; 0.321 ; UART_RX:data_receive|data_out_buf[3] ; UART_RX:data_receive|o_DATA[3]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.051      ; 0.456      ;
; 0.327 ; UART_RX:data_receive|cnt[1]          ; UART_RX:data_receive|cnt[4]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.222      ; 0.633      ;
; 0.333 ; UART_RX:data_receive|data_out_buf[7] ; UART_RX:data_receive|o_DATA[7]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.051      ; 0.468      ;
; 0.333 ; UART_RX:data_receive|data_out_buf[4] ; UART_RX:data_receive|o_DATA[4]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.051      ; 0.468      ;
; 0.333 ; UART_RX:data_receive|data_out_buf[0] ; UART_RX:data_receive|o_DATA[0]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.051      ; 0.468      ;
; 0.334 ; UART_RX:data_receive|data_out_buf[5] ; UART_RX:data_receive|o_DATA[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.051      ; 0.469      ;
; 0.335 ; UART_RX:data_receive|data_out_buf[6] ; UART_RX:data_receive|o_DATA[6]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.051      ; 0.470      ;
; 0.336 ; UART_RX:data_receive|cnt[11]         ; UART_RX:data_receive|cnt[12]         ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.221      ; 0.641      ;
; 0.339 ; UART_RX:data_receive|cnt[0]          ; UART_RX:data_receive|cnt[4]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.222      ; 0.645      ;
; 0.361 ; UART_RX:data_receive|cnt[10]         ; UART_RX:data_receive|cnt[12]         ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.221      ; 0.666      ;
; 0.394 ; UART_RX:data_receive|cnt[7]          ; UART_RX:data_receive|cnt[12]         ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.222      ; 0.700      ;
; 0.397 ; LCD:data_printing|act_state.S8       ; LCD:data_printing|act_state.IDLE     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.035      ; 0.516      ;
; 0.402 ; UART_RX:data_receive|cnt[9]          ; UART_RX:data_receive|cnt[12]         ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.221      ; 0.707      ;
; 0.407 ; UART_RX:data_receive|cnt[6]          ; UART_RX:data_receive|cnt[12]         ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.222      ; 0.713      ;
; 0.414 ; UART_RX:data_receive|busy            ; UART_RX:data_receive|busy            ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.044      ; 0.542      ;
; 0.414 ; UART_RX:data_receive|cnt[8]          ; UART_RX:data_receive|cnt[12]         ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.221      ; 0.719      ;
; 0.416 ; LCD:data_printing|act_state.S5       ; LCD:data_printing|act_state.IDLE     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.035      ; 0.535      ;
; 0.424 ; LCD:data_printing|act_state.S3       ; LCD:data_printing|act_state.S4       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.545      ;
; 0.432 ; UART_RX:data_receive|data_out_buf[1] ; UART_RX:data_receive|o_DATA[1]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.051      ; 0.567      ;
; 0.446 ; UART_RX:data_receive|cnt[1]          ; UART_RX:data_receive|cnt[2]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; LCD:data_printing|count[15]          ; LCD:data_printing|count[16]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; UART_RX:data_receive|cnt[5]          ; UART_RX:data_receive|cnt[6]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; LCD:data_printing|count[19]          ; LCD:data_printing|count[20]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.568      ;
; 0.448 ; LCD:data_printing|count[3]           ; LCD:data_printing|count[4]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; UART_RX:data_receive|num_bits[0]     ; UART_RX:data_receive|num_bits[1]     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.569      ;
; 0.450 ; LCD:data_printing|count[5]           ; LCD:data_printing|count[6]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.570      ;
; 0.451 ; LCD:data_printing|count[21]          ; LCD:data_printing|count[21]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.572      ;
; 0.453 ; LCD:data_printing|count[17]          ; LCD:data_printing|count[17]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; LCD:data_printing|count[1]           ; LCD:data_printing|count[2]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; LCD:data_printing|count[11]          ; LCD:data_printing|count[12]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.574      ;
; 0.455 ; LCD:data_printing|count[14]          ; LCD:data_printing|count[15]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; UART_RX:data_receive|cnt[0]          ; UART_RX:data_receive|cnt[1]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; UART_RX:data_receive|cnt[2]          ; UART_RX:data_receive|cnt[3]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; UART_RX:data_receive|cnt[6]          ; UART_RX:data_receive|cnt[7]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; LCD:data_printing|count[2]           ; LCD:data_printing|count[3]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; UART_RX:data_receive|cnt[0]          ; UART_RX:data_receive|cnt[2]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; LCD:data_printing|count[14]          ; LCD:data_printing|count[16]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; LCD:data_printing|count[18]          ; LCD:data_printing|count[19]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; UART_RX:data_receive|cnt[5]          ; UART_RX:data_receive|cnt[12]         ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.222      ; 0.766      ;
; 0.461 ; LCD:data_printing|count[2]           ; LCD:data_printing|count[4]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; LCD:data_printing|count[18]          ; LCD:data_printing|count[20]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.583      ;
; 0.465 ; LCD:data_printing|count[0]           ; LCD:data_printing|count[1]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; LCD:data_printing|count[12]          ; LCD:data_printing|count[14]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.587      ;
; 0.468 ; LCD:data_printing|count[4]           ; LCD:data_printing|count[6]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; LCD:data_printing|count[0]           ; LCD:data_printing|count[2]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.588      ;
; 0.508 ; LCD:data_printing|act_state.IDLE     ; LCD:data_printing|act_state.IDLE     ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.628      ;
; 0.509 ; UART_RX:data_receive|cnt[1]          ; UART_RX:data_receive|cnt[3]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.630      ;
; 0.510 ; UART_RX:data_receive|cnt[3]          ; UART_RX:data_receive|cnt[5]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.631      ;
; 0.510 ; UART_RX:data_receive|cnt[5]          ; UART_RX:data_receive|cnt[7]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.631      ;
; 0.512 ; LCD:data_printing|count[17]          ; LCD:data_printing|count[19]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.633      ;
; 0.513 ; LCD:data_printing|count[18]          ; LCD:data_printing|count[18]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.634      ;
; 0.513 ; UART_RX:data_receive|cnt[3]          ; UART_RX:data_receive|cnt[6]          ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.634      ;
; 0.514 ; LCD:data_printing|count[3]           ; LCD:data_printing|count[6]           ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.634      ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.338   ; 0.178 ; N/A      ; N/A     ; -3.000              ;
;  i_FPGA_CLK      ; -3.338   ; 0.178 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -169.396 ; 0.0   ; 0.0      ; 0.0     ; -102.629            ;
;  i_FPGA_CLK      ; -169.396 ; 0.000 ; N/A      ; N/A     ; -102.629            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_RS          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_E           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_RW          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LCD_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LCD_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LCD_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LCD_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LCD_DATA[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LCD_DATA[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LCD_DATA[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LCD_DATA[7] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DVD         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_ST                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_RST                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_FPGA_CLK              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_RX                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_RS          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_E           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_RW          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; o_LCD_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; o_LCD_DATA[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; o_LCD_DATA[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; o_DVD         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_RS          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_E           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_RW          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_DVD         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_RS          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_E           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_RW          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_LCD_DATA[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; o_LCD_DATA[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_DVD         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------+
; Setup Transfers                                                     ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; i_FPGA_CLK ; i_FPGA_CLK ; 1451     ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Hold Transfers                                                      ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; i_FPGA_CLK ; i_FPGA_CLK ; 1451     ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 28    ; 28   ;
+---------------------------------+-------+------+


+----------------------------------------------+
; Clock Status Summary                         ;
+------------+------------+------+-------------+
; Target     ; Clock      ; Type ; Status      ;
+------------+------------+------+-------------+
; i_FPGA_CLK ; i_FPGA_CLK ; Base ; Constrained ;
+------------+------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_RST      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_RX       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ST       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; o_E           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_RS          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_RST      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_RX       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ST       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; o_E           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_RS          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Sat Oct 19 09:30:40 2024
Info: Command: quartus_sta Practica_9 -c Practica_9
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Practica_9.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_FPGA_CLK i_FPGA_CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.338            -169.396 i_FPGA_CLK 
Info (332146): Worst-case hold slack is 0.433
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.433               0.000 i_FPGA_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -102.629 i_FPGA_CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.097
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.097            -152.362 i_FPGA_CLK 
Info (332146): Worst-case hold slack is 0.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.382               0.000 i_FPGA_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -102.629 i_FPGA_CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.910
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.910             -36.896 i_FPGA_CLK 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.178               0.000 i_FPGA_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -74.768 i_FPGA_CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4779 megabytes
    Info: Processing ended: Sat Oct 19 09:30:41 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


