--------------------------------------------------------------------------------
Release 11.4 Trace  (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/11.1/ISE/bin/lin64/unwrapped/trce -ise ../__xps/ise/system.ise -e
200 -xml system.twx system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vsx95t,ff1136,-1 (PRODUCTION 1.66 2009-11-16, STEPPING level 0)
Report level:             error report, limited to 200 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY 
   FROM TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO        TIMEGRP "RAMS" 10 ns; ignored 
   during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "epb_cs_n_IBUF" MAXDELAY = 4 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.393ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"chan_550_simple_adc_mkid/chan_550_simple_adc_mkid/drdy_clk" PERIOD =         
3.6364 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"chan_550_simple_adc_mkid/chan_550_simple_adc_mkid/drdy_clk" PERIOD =         
3.6364 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"chan_550_simple_adc_mkid/chan_550_simple_adc_mkid/dcm_clk" derived from  NET 
"chan_550_simple_adc_mkid/chan_550_simple_adc_mkid/drdy_clk" PERIOD =        
3.6364 ns HIGH 50%;  duty cycle corrected to 3.636 nS  HIGH 1.818 nS  

 132138 paths analyzed, 87178 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.611ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dly_clk_n = PERIOD TIMEGRP "dly_clk_n" 200 MHz HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.600ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_epb_clk = PERIOD TIMEGRP "epb_clk" 88 MHz HIGH 50%;

 382709 paths analyzed, 10701 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.319ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP "TNM_RD_DATA_SEL" 
TO TIMEGRP "FFS"         10 ns;

 432 paths analyzed, 432 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.845ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP 
"TNM_RDEN_SEL_MUX" TO TIMEGRP "FFS"         10 ns;

 144 paths analyzed, 144 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.855ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" 10 ns;

 311 paths analyzed, 311 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.772ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "RAMS" 10 ns;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "TNM_GATE_DLY" TO 
TIMEGRP "FFS" 10 ns;

 45 paths analyzed, 45 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.986ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_RDEN_DLY" TO 
TIMEGRP "FFS" 10 ns;

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.839ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP 
"TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"         10 ns;

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.451ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adcmkid1_DRDY_I_p = PERIOD TIMEGRP "adcmkid1_DRDY_I_p" 
3.636 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adcmkid1_DRDY_I_n = PERIOD TIMEGRP "adcmkid1_DRDY_I_n" 
3.636 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk 
= PERIOD TIMEGRP         
"dram_infrastructure_inst_dram_infrastructure_inst_mem_clk"         
TS_dly_clk_n * 1.5 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.221ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_chan_550_simple_adc_mkid_chan_550_simple_adc_mkid_dcm_clk 
= PERIOD TIMEGRP         
"chan_550_simple_adc_mkid_chan_550_simple_adc_mkid_dcm_clk"         
TS_adcmkid1_DRDY_I_p HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_chan_550_simple_adc_mkid_chan_550_simple_adc_mkid_dcm_clk_0 = PERIOD         
TIMEGRP "chan_550_simple_adc_mkid_chan_550_simple_adc_mkid_dcm_clk_0"         
TS_adcmkid1_DRDY_I_n HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_0_int = PERIOD    
     TIMEGRP         
"dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_0_int"         
TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk HIGH 50%;

 10851 paths analyzed, 5524 endpoints analyzed, 2 failing endpoints
 2 timing errors detected. (2 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.802ns.
--------------------------------------------------------------------------------
Slack:                  -0.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/opb_wr_data_reg_0 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.317ns (Levels of Logic = 4)
  Clock Path Skew:      -0.296ns (3.364 - 3.660)
  Source Clock:         dram_sys_dram_clk_div rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/phy_init_done to opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/opb_wr_data_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y80.AQ      Tcko                  0.471   chan_550_simple_DRAM_LUT_dram_phy_ready
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/phy_init_done
    SLICE_X70Y80.D6      net (fanout=2)        0.459   chan_550_simple_DRAM_LUT_dram_phy_ready
    SLICE_X70Y80.D       Tilo                  0.094   chan_550_simple_DRAM_LUT_dram_phy_ready
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.ctrl_opb_attach_inst/Sl_DBus_reg<31>2
    SLICE_X69Y79.B5      net (fanout=1)        0.496   opb0_Sl_DBus<95>
    SLICE_X69Y79.B       Tilo                  0.094   chan_550_simple_conv_phase_load_centers_user_data_out<3>
                                                       opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000029
    SLICE_X69Y79.D2      net (fanout=1)        0.749   opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000029
    SLICE_X69Y79.D       Tilo                  0.094   chan_550_simple_conv_phase_load_centers_user_data_out<3>
                                                       opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or0000104
    SLICE_X67Y79.B5      net (fanout=1)        0.398   opb0/OPB_rdDBus<31>
    SLICE_X67Y79.B       Tilo                  0.094   epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg<1>
                                                       opb0/opb0/OPB_DBus_I/Y_31_or00001
    SLICE_X65Y80.AX      net (fanout=33)       0.376   chan_550_simple_avgIQ_bram_ramblk_portb_BRAM_Dout<31>
    SLICE_X65Y80.CLK     Tdick                -0.008   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/opb_wr_data_reg<3>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/opb_wr_data_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      3.317ns (0.839ns logic, 2.478ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_rd/rd_data_in_fall_r_31 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.294ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (1.441 - 1.427)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_rd/rd_data_in_fall_r_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y20.DQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/stg2a_out_fall
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall
    SLICE_X36Y6.C4       net (fanout=2)        1.843   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/stg2a_out_fall
    SLICE_X36Y6.C        Tilo                  0.094   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/stg2a_out_fall
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/rd_data_fall1
    SLICE_X45Y4.DX       net (fanout=2)        0.905   dram_controller_inst/dram_controller_inst/mem_if_top_inst/rd_data_fall<31>
    SLICE_X45Y4.CLK      Tdick                 0.002   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_rd/rd_data_in_fall_r<31>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_rd/rd_data_in_fall_r_31
    -------------------------------------------------  ---------------------------
    Total                                      3.294ns (0.546ns logic, 2.748ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_90_int = PERIOD   
      TIMEGRP         
"dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_90_int"         
TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk PHASE         
0.833 ns HIGH 50%;

 729 paths analyzed, 708 endpoints analyzed, 2 failing endpoints
 2 timing errors detected. (2 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.725ns.
--------------------------------------------------------------------------------
Slack:                  -0.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r_1 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_oddr_dm (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.051ns (Levels of Logic = 0)
  Clock Path Skew:      0.389ns (1.847 - 1.458)
  Source Clock:         dram_sys_dram_clk_90 rising at 0.833ns
  Destination Clock:    dram_sys_dram_clk_90 rising at 4.166ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r_1 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_oddr_dm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y27.BQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r<3>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r_1
    OLOGIC_X0Y26.D1      net (fanout=1)        3.167   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r<1>
    OLOGIC_X0Y26.CLK     Todck                 0.434   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/dm_out
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_oddr_dm
    -------------------------------------------------  ---------------------------
    Total                                      4.051ns (0.884ns logic, 3.167ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r_0 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/u_oddr_dm (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.899ns (Levels of Logic = 0)
  Clock Path Skew:      0.396ns (1.854 - 1.458)
  Source Clock:         dram_sys_dram_clk_90 rising at 0.833ns
  Destination Clock:    dram_sys_dram_clk_90 rising at 4.166ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r_0 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/u_oddr_dm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y27.AQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r<3>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r_0
    OLOGIC_X0Y34.D1      net (fanout=1)        3.015   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r<0>
    OLOGIC_X0Y34.CLK     Todck                 0.434   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/dm_out
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/u_oddr_dm
    -------------------------------------------------  ---------------------------
    Total                                      3.899ns (0.884ns logic, 3.015ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_div_int = PERIOD  
       TIMEGRP         
"dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_div_int"         
TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk * 0.5         HIGH 
50%;

 13513 paths analyzed, 4249 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.712ns.
--------------------------------------------------------------------------------
Slack:                  -0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_31 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.043ns (Levels of Logic = 1)
  Clock Path Skew:      -0.124ns (3.565 - 3.689)
  Source Clock:         dram_sys_dram_clk_0 rising at 3.333ns
  Destination Clock:    dram_sys_dram_clk_div rising at 6.666ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y20.DQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/stg2a_out_fall
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall
    SLICE_X36Y6.C4       net (fanout=2)        1.843   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/stg2a_out_fall
    SLICE_X36Y6.C        Tilo                  0.094   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/stg2a_out_fall
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/rd_data_fall1
    SLICE_X43Y7.DX       net (fanout=2)        0.654   dram_controller_inst/dram_controller_inst/mem_if_top_inst/rd_data_fall<31>
    SLICE_X43Y7.CLK      Tdick                 0.002   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<31>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_31
    -------------------------------------------------  ---------------------------
    Total                                      3.043ns (0.546ns logic, 2.497ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for chan_550_simple_adc_mkid/chan_550_simple_adc_mkid/drdy_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|chan_550_simple_adc_mkid/chan_5|      3.636ns|      3.000ns|      3.611ns|            0|            0|            0|       132138|
|50_simple_adc_mkid/drdy_clk    |             |             |             |             |             |             |             |
| chan_550_simple_adc_mkid/chan_|      3.636ns|      3.611ns|          N/A|            0|            0|       132138|            0|
| 550_simple_adc_mkid/dcm_clk   |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_dly_clk_n
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_dly_clk_n                   |      5.000ns|      3.600ns|      5.703ns|            0|            5|            0|        25093|
| TS_dram_infrastructure_inst_dr|      3.333ns|      2.221ns|      3.802ns|            0|            5|            0|        25093|
| am_infrastructure_inst_mem_clk|             |             |             |             |             |             |             |
|  TS_dram_infrastructure_inst_d|      3.333ns|      3.802ns|          N/A|            2|            0|        10851|            0|
|  ram_infrastructure_inst_dram_|             |             |             |             |             |             |             |
|  clk_0_int                    |             |             |             |             |             |             |             |
|  TS_dram_infrastructure_inst_d|      3.333ns|      3.725ns|          N/A|            2|            0|          729|            0|
|  ram_infrastructure_inst_dram_|             |             |             |             |             |             |             |
|  clk_90_int                   |             |             |             |             |             |             |             |
|  TS_dram_infrastructure_inst_d|      6.667ns|      6.712ns|          N/A|            1|            0|        13513|            0|
|  ram_infrastructure_inst_dram_|             |             |             |             |             |             |             |
|  clk_div_int                  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_adcmkid1_DRDY_I_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_adcmkid1_DRDY_I_p           |      3.636ns|      3.000ns|      2.222ns|            0|            0|            0|            0|
| TS_chan_550_simple_adc_mkid_ch|      3.636ns|      2.222ns|          N/A|            0|            0|            0|            0|
| an_550_simple_adc_mkid_dcm_clk|             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_adcmkid1_DRDY_I_n
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_adcmkid1_DRDY_I_n           |      3.636ns|      3.000ns|      2.222ns|            0|            0|            0|            0|
| TS_chan_550_simple_adc_mkid_ch|      3.636ns|      2.222ns|          N/A|            0|            0|            0|            0|
| an_550_simple_adc_mkid_dcm_clk|             |             |             |             |             |             |             |
| _0                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.
WARNING:Timing - DCM chan_550_simple_adc_mkid/chan_550_simple_adc_mkid/CLK_DCM 
   does not have a CLKIN_PERIOD attribute (the period of the DCM input 
   clock).DCM jitter will not be included in timing analysis when this 
   attribute is not defined. For more information, please refer to the 
   appropriate architectural handbook


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock adcmkid1_DRDY_I_n
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
adcmkid1_DRDY_I_n|    3.611|         |         |         |
adcmkid1_DRDY_I_p|    3.611|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock adcmkid1_DRDY_I_p
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
adcmkid1_DRDY_I_n|    3.611|         |         |         |
adcmkid1_DRDY_I_p|    3.611|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock dly_clk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
dly_clk_n      |    7.845|    1.612|    2.389|    3.301|
dly_clk_p      |    7.845|    1.612|    2.389|    3.301|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock dly_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
dly_clk_n      |    7.845|    1.612|    2.389|    3.301|
dly_clk_p      |    7.845|    1.612|    2.389|    3.301|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock epb_clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
epb_clk_in     |   11.319|         |    4.595|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 5  Score: 1127  (Setup/Max: 1127, Hold: 0)

Constraints cover 540882 paths, 1 nets, and 125853 connections

Design statistics:
   Minimum period:  11.319ns   (Maximum frequency:  88.347MHz)
   Maximum path delay from/to any node:   7.845ns
   Maximum net delay:   2.393ns


Analysis completed Mon Jul 23 21:00:51 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1756 MB

Total REAL time to Trace completion: 2 mins 2 secs 
Total CPU time to Trace completion: 2 mins 2 secs 



