$date
	Sun Sep 22 19:36:41 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Circuit_Testbench $end
$var wire 1 ! F_nor $end
$var wire 1 " F_nand $end
$var reg 1 # w $end
$var reg 1 $ x $end
$var reg 1 % y $end
$var reg 1 & z $end
$scope module nand_circuit $end
$var wire 1 " F $end
$var wire 1 ' nw $end
$var wire 1 ( nx $end
$var wire 1 ) ny $end
$var wire 1 * nz $end
$var wire 1 + temp1 $end
$var wire 1 , temp2 $end
$var wire 1 - temp3 $end
$var wire 1 . temp4 $end
$var wire 1 / temp5 $end
$var wire 1 # w $end
$var wire 1 $ x $end
$var wire 1 % y $end
$var wire 1 & z $end
$upscope $end
$scope module nor_circuit $end
$var wire 1 ! F $end
$var wire 1 0 nw $end
$var wire 1 1 temp1 $end
$var wire 1 2 temp2 $end
$var wire 1 3 temp3 $end
$var wire 1 4 temp4 $end
$var wire 1 5 temp5 $end
$var wire 1 6 temp6 $end
$var wire 1 # w $end
$var wire 1 $ x $end
$var wire 1 % y $end
$var wire 1 & z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
06
15
04
13
12
01
10
0/
1.
0-
0,
1+
1*
1)
1(
1'
0&
0%
0$
0#
1"
1!
$end
#15
0"
0!
1/
16
0.
05
1,
1-
14
0*
02
03
1&
#30
1"
1!
0/
06
1.
15
0,
04
1*
12
0)
0&
1%
#45
0"
0!
1/
16
0.
05
1,
14
0*
02
1&
#60
0/
1.
15
1"
1!
0,
04
0-
06
1*
12
1)
13
0(
0&
0%
1$
#75
0"
0!
1/
16
0.
05
1,
1-
14
0*
02
03
1&
#90
1"
1!
0/
06
1.
15
0,
04
1*
12
0)
0&
1%
#105
0"
0!
1/
16
0.
05
1,
14
0*
02
1&
#120
0/
1"
1!
1.
15
0-
06
0+
04
1*
1)
13
1(
11
0'
00
0&
0%
0$
1#
#135
1-
0*
03
1&
#150
1*
0)
0&
1%
#165
0*
1&
#180
1/
0.
05
0-
1+
14
1*
1)
13
0(
01
0&
0%
1$
#195
0"
0!
1-
16
0*
03
1&
#210
1*
0)
0&
1%
#225
0*
1&
#300
