<dec f='llvm/llvm/include/llvm/CodeGen/MachineOperand.h' l='99' type='unsigned int'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineOperand.h' l='379' u='r' c='_ZNK4llvm14MachineOperand10isImplicitEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineOperand.h' l='494' u='w' c='_ZN4llvm14MachineOperand11setImplicitEb'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineOperand.h' l='799' u='w' c='_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb'/>
<offset>25</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineOperand.h' l='96'>/// IsImp - True if this is an implicit def or use, false if it is explicit.
  /// This is only valid on register opderands.
  ///</doc>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='260' u='w' c='_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb'/>
