Keyword: SWD
Occurrences: 14
================================================================================

Page 35: access to the system memory via JTAG/SWD.
Page 75: Note:       After the STM32F03xx4/6 device has booted in bootloader mode, serial wire debug (SWD)
Page 75: communication is no longer possible until the system is reset. This is because the SWD
Page 78: (SWD) communication is no more possible until the system is reset, because SWD uses
Page 79: serial wire debug (SWD) communication is no more possible until the system is reset,
Page 79: because SWD uses PA14 pin (SWCLK), already used by the bootloader (USART2_TX).
Page 82: (SWD) communication is no more possible until the system is reset, because SWD uses
Page 86: wire debug (SWD) communication is no more possible until the system is reset, because
Page 86: SWD uses PA14 pin (SWCLK), already used by the bootloader (USART2_RX).
Page 90: (SWD) communication is no more possible until the system is reset, because SWD uses
Page 94: (SWD) communication is no more possible until the system is reset, because SWD uses
Page 98: (SWD) communication is no longer possible until the system is reset, because SWD uses
Page 105: user software (or via JTAG/SWD) reads 0x1FFFE945 at address 0x1FFFB004 for
Page 350: â€“ In the bootloader code the PA13 (JTMS/SWDIO) I/O output speed is
