# ece5760

lab 1 week 1 final:
* ```lab1w1.c```
* ```lab1w1.v```

lab 1 week 2 final:
* ```vga_solver.c``` -- c code for printing solver values onto the VGA
* ```vga_solver.v``` -- Verilog code (for Quartus) that has Qsys connections with ```vga_solver.c``` and clock (which doesnt work rn)

lab 1 week 3 final:
* ```lab1w3_final.c```
* ```lab1w3_final.v```
