// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.3
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ==============================================================

// cpuControl
// 0x00 : Control signals
//        bit 0  - ap_start (Read/Write/COH)
//        bit 1  - ap_done (Read/COR)
//        bit 2  - ap_idle (Read)
//        bit 3  - ap_ready (Read)
//        bit 7  - auto_restart (Read/Write)
//        others - reserved
// 0x04 : Global Interrupt Enable Register
//        bit 0  - Global Interrupt Enable (Read/Write)
//        others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x10 : Data signal of num_of_burst
//        bit 31~0 - num_of_burst[31:0] (Read/Write)
// 0x14 : reserved
// 0x18 : Data signal of burst_size
//        bit 31~0 - burst_size[31:0] (Read/Write)
// 0x1c : reserved
// 0x20 : Data signal of offset
//        bit 31~0 - offset[31:0] (Read/Write)
// 0x24 : reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XMM2S_CPUCONTROL_ADDR_AP_CTRL           0x00
#define XMM2S_CPUCONTROL_ADDR_GIE               0x04
#define XMM2S_CPUCONTROL_ADDR_IER               0x08
#define XMM2S_CPUCONTROL_ADDR_ISR               0x0c
#define XMM2S_CPUCONTROL_ADDR_NUM_OF_BURST_DATA 0x10
#define XMM2S_CPUCONTROL_BITS_NUM_OF_BURST_DATA 32
#define XMM2S_CPUCONTROL_ADDR_BURST_SIZE_DATA   0x18
#define XMM2S_CPUCONTROL_BITS_BURST_SIZE_DATA   32
#define XMM2S_CPUCONTROL_ADDR_OFFSET_DATA       0x20
#define XMM2S_CPUCONTROL_BITS_OFFSET_DATA       32

