
piano-touch.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000031e4  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  0800336c  0800336c  0000436c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080033bc  080033bc  000050a4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080033bc  080033bc  000050a4  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080033bc  080033bc  000050a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080033bc  080033bc  000043bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080033c0  080033c0  000043c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000a4  20000000  080033c4  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000050a4  2**0
                  CONTENTS
 10 .bss          000003a0  200000a4  200000a4  000050a4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000444  20000444  000050a4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000050a4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c70b  00000000  00000000  000050d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002444  00000000  00000000  000117df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a08  00000000  00000000  00013c28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000077e  00000000  00000000  00014630  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00031048  00000000  00000000  00014dae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000dfb9  00000000  00000000  00045df6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b11bf  00000000  00000000  00053daf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00104f6e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002760  00000000  00000000  00104fb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000008c  00000000  00000000  00107714  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000a4 	.word	0x200000a4
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003354 	.word	0x08003354

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000a8 	.word	0x200000a8
 80001c4:	08003354 	.word	0x08003354

080001c8 <enable_clocks>:
#include <digitalio.h>


void enable_clocks(void) {
 80001c8:	b480      	push	{r7}
 80001ca:	af00      	add	r7, sp, #0

	RCC->AHBENR |= RCC_AHBENR_GPIOAEN | RCC_AHBENR_GPIOEEN;		//enabling GPIOA and GPIOE clocks
 80001cc:	4b0b      	ldr	r3, [pc, #44]	@ (80001fc <enable_clocks+0x34>)
 80001ce:	695b      	ldr	r3, [r3, #20]
 80001d0:	4a0a      	ldr	r2, [pc, #40]	@ (80001fc <enable_clocks+0x34>)
 80001d2:	f443 1308 	orr.w	r3, r3, #2228224	@ 0x220000
 80001d6:	6153      	str	r3, [r2, #20]

	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;           // enable clock for timer 2
 80001d8:	4b08      	ldr	r3, [pc, #32]	@ (80001fc <enable_clocks+0x34>)
 80001da:	69db      	ldr	r3, [r3, #28]
 80001dc:	4a07      	ldr	r2, [pc, #28]	@ (80001fc <enable_clocks+0x34>)
 80001de:	f043 0301 	orr.w	r3, r3, #1
 80001e2:	61d3      	str	r3, [r2, #28]
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;           // enable clock for timer 3
 80001e4:	4b05      	ldr	r3, [pc, #20]	@ (80001fc <enable_clocks+0x34>)
 80001e6:	69db      	ldr	r3, [r3, #28]
 80001e8:	4a04      	ldr	r2, [pc, #16]	@ (80001fc <enable_clocks+0x34>)
 80001ea:	f043 0302 	orr.w	r3, r3, #2
 80001ee:	61d3      	str	r3, [r2, #28]

}
 80001f0:	bf00      	nop
 80001f2:	46bd      	mov	sp, r7
 80001f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001f8:	4770      	bx	lr
 80001fa:	bf00      	nop
 80001fc:	40021000 	.word	0x40021000

08000200 <initialise_leds>:

void initialise_leds(void) {
 8000200:	b480      	push	{r7}
 8000202:	b083      	sub	sp, #12
 8000204:	af00      	add	r7, sp, #0
	// get a pointer to the second half word of the MODER register (for outputs pe8-15)
	uint16_t *led_output_registers = ((uint16_t *)&(GPIOE->MODER)) + 1;
 8000206:	4b06      	ldr	r3, [pc, #24]	@ (8000220 <initialise_leds+0x20>)
 8000208:	607b      	str	r3, [r7, #4]
	*led_output_registers = 0x5555;
 800020a:	687b      	ldr	r3, [r7, #4]
 800020c:	f245 5255 	movw	r2, #21845	@ 0x5555
 8000210:	801a      	strh	r2, [r3, #0]
}
 8000212:	bf00      	nop
 8000214:	370c      	adds	r7, #12
 8000216:	46bd      	mov	sp, r7
 8000218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop
 8000220:	48001002 	.word	0x48001002

08000224 <set_leds>:

void set_leds(uint8_t key) {
 8000224:	b480      	push	{r7}
 8000226:	b083      	sub	sp, #12
 8000228:	af00      	add	r7, sp, #0
 800022a:	4603      	mov	r3, r0
 800022c:	71fb      	strb	r3, [r7, #7]

	GPIOE->ODR |= (1 << (8 + key));   // Turn ON LED corresponding to key
 800022e:	4b08      	ldr	r3, [pc, #32]	@ (8000250 <set_leds+0x2c>)
 8000230:	695b      	ldr	r3, [r3, #20]
 8000232:	79fa      	ldrb	r2, [r7, #7]
 8000234:	3208      	adds	r2, #8
 8000236:	2101      	movs	r1, #1
 8000238:	fa01 f202 	lsl.w	r2, r1, r2
 800023c:	4611      	mov	r1, r2
 800023e:	4a04      	ldr	r2, [pc, #16]	@ (8000250 <set_leds+0x2c>)
 8000240:	430b      	orrs	r3, r1
 8000242:	6153      	str	r3, [r2, #20]

}
 8000244:	bf00      	nop
 8000246:	370c      	adds	r7, #12
 8000248:	46bd      	mov	sp, r7
 800024a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800024e:	4770      	bx	lr
 8000250:	48001000 	.word	0x48001000

08000254 <clear_leds>:

void clear_leds(uint8_t key) {
 8000254:	b480      	push	{r7}
 8000256:	b083      	sub	sp, #12
 8000258:	af00      	add	r7, sp, #0
 800025a:	4603      	mov	r3, r0
 800025c:	71fb      	strb	r3, [r7, #7]

	GPIOE->ODR &= !(1 << (8 + key));
 800025e:	4b0b      	ldr	r3, [pc, #44]	@ (800028c <clear_leds+0x38>)
 8000260:	695b      	ldr	r3, [r3, #20]
 8000262:	79fa      	ldrb	r2, [r7, #7]
 8000264:	3208      	adds	r2, #8
 8000266:	2101      	movs	r1, #1
 8000268:	fa01 f202 	lsl.w	r2, r1, r2
 800026c:	2a00      	cmp	r2, #0
 800026e:	bf0c      	ite	eq
 8000270:	2201      	moveq	r2, #1
 8000272:	2200      	movne	r2, #0
 8000274:	b2d2      	uxtb	r2, r2
 8000276:	4611      	mov	r1, r2
 8000278:	4a04      	ldr	r2, [pc, #16]	@ (800028c <clear_leds+0x38>)
 800027a:	400b      	ands	r3, r1
 800027c:	6153      	str	r3, [r2, #20]
}
 800027e:	bf00      	nop
 8000280:	370c      	adds	r7, #12
 8000282:	46bd      	mov	sp, r7
 8000284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000288:	4770      	bx	lr
 800028a:	bf00      	nop
 800028c:	48001000 	.word	0x48001000

08000290 <HAL_TSC_ConvCpltCallback>:
	.key_clear = 0,
	.key_valid = 0
};


void HAL_TSC_ConvCpltCallback(TSC_HandleTypeDef* htsc){
 8000290:	b580      	push	{r7, lr}
 8000292:	b084      	sub	sp, #16
 8000294:	af00      	add	r7, sp, #0
 8000296:	6078      	str	r0, [r7, #4]

	// discharge the TSC
	HAL_TSC_IODischarge(htsc, ENABLE);
 8000298:	2101      	movs	r1, #1
 800029a:	6878      	ldr	r0, [r7, #4]
 800029c:	f002 ff68 	bl	8003170 <HAL_TSC_IODischarge>

	// check the touch sensing channels
	for (int i = 0; i < 5; i++) {
 80002a0:	2300      	movs	r3, #0
 80002a2:	60fb      	str	r3, [r7, #12]
 80002a4:	e022      	b.n	80002ec <HAL_TSC_ConvCpltCallback+0x5c>
		if (HAL_TSC_GroupGetStatus(htsc, piano.keys[i].group) == TSC_GROUP_COMPLETED) {
 80002a6:	4a19      	ldr	r2, [pc, #100]	@ (800030c <HAL_TSC_ConvCpltCallback+0x7c>)
 80002a8:	68fb      	ldr	r3, [r7, #12]
 80002aa:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80002ae:	4619      	mov	r1, r3
 80002b0:	6878      	ldr	r0, [r7, #4]
 80002b2:	f002 ff29 	bl	8003108 <HAL_TSC_GroupGetStatus>
 80002b6:	4603      	mov	r3, r0
 80002b8:	2b01      	cmp	r3, #1
 80002ba:	d114      	bne.n	80002e6 <HAL_TSC_ConvCpltCallback+0x56>
			uint16_t val = (uint16_t)HAL_TSC_GroupGetValue(htsc, piano.keys[i].group);
 80002bc:	4a13      	ldr	r2, [pc, #76]	@ (800030c <HAL_TSC_ConvCpltCallback+0x7c>)
 80002be:	68fb      	ldr	r3, [r7, #12]
 80002c0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80002c4:	4619      	mov	r1, r3
 80002c6:	6878      	ldr	r0, [r7, #4]
 80002c8:	f002 ff40 	bl	800314c <HAL_TSC_GroupGetValue>
 80002cc:	4603      	mov	r3, r0
 80002ce:	817b      	strh	r3, [r7, #10]
			key_press_logic(val, &piano, i, piano.keys[i].threshold); // C
 80002d0:	68fb      	ldr	r3, [r7, #12]
 80002d2:	b2da      	uxtb	r2, r3
 80002d4:	490d      	ldr	r1, [pc, #52]	@ (800030c <HAL_TSC_ConvCpltCallback+0x7c>)
 80002d6:	68fb      	ldr	r3, [r7, #12]
 80002d8:	00db      	lsls	r3, r3, #3
 80002da:	440b      	add	r3, r1
 80002dc:	889b      	ldrh	r3, [r3, #4]
 80002de:	8978      	ldrh	r0, [r7, #10]
 80002e0:	490a      	ldr	r1, [pc, #40]	@ (800030c <HAL_TSC_ConvCpltCallback+0x7c>)
 80002e2:	f000 f815 	bl	8000310 <key_press_logic>
	for (int i = 0; i < 5; i++) {
 80002e6:	68fb      	ldr	r3, [r7, #12]
 80002e8:	3301      	adds	r3, #1
 80002ea:	60fb      	str	r3, [r7, #12]
 80002ec:	68fb      	ldr	r3, [r7, #12]
 80002ee:	2b04      	cmp	r3, #4
 80002f0:	ddd9      	ble.n	80002a6 <HAL_TSC_ConvCpltCallback+0x16>
		}
	}

	// error if interrupts not initialised
	if (HAL_TSC_Start_IT(htsc) != HAL_OK) {
 80002f2:	6878      	ldr	r0, [r7, #4]
 80002f4:	f002 feab 	bl	800304e <HAL_TSC_Start_IT>
 80002f8:	4603      	mov	r3, r0
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d001      	beq.n	8000302 <HAL_TSC_ConvCpltCallback+0x72>
		Error_Handler();
 80002fe:	f000 fa9f 	bl	8000840 <Error_Handler>
	}

}
 8000302:	bf00      	nop
 8000304:	3710      	adds	r7, #16
 8000306:	46bd      	mov	sp, r7
 8000308:	bd80      	pop	{r7, pc}
 800030a:	bf00      	nop
 800030c:	20000000 	.word	0x20000000

08000310 <key_press_logic>:


void key_press_logic(uint16_t sample_value, Steinway *piano, uint8_t key, uint16_t threshold) {
 8000310:	b580      	push	{r7, lr}
 8000312:	b084      	sub	sp, #16
 8000314:	af00      	add	r7, sp, #0
 8000316:	60b9      	str	r1, [r7, #8]
 8000318:	4611      	mov	r1, r2
 800031a:	461a      	mov	r2, r3
 800031c:	4603      	mov	r3, r0
 800031e:	81fb      	strh	r3, [r7, #14]
 8000320:	460b      	mov	r3, r1
 8000322:	737b      	strb	r3, [r7, #13]
 8000324:	4613      	mov	r3, r2
 8000326:	80fb      	strh	r3, [r7, #6]
	if (sample_value < threshold) {
 8000328:	89fa      	ldrh	r2, [r7, #14]
 800032a:	88fb      	ldrh	r3, [r7, #6]
 800032c:	429a      	cmp	r2, r3
 800032e:	d21a      	bcs.n	8000366 <key_press_logic+0x56>

		if (!piano->key_pressed) {
 8000330:	68bb      	ldr	r3, [r7, #8]
 8000332:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8000336:	2b00      	cmp	r3, #0
 8000338:	d11b      	bne.n	8000372 <key_press_logic+0x62>

			piano->key_pressed = 1;
 800033a:	68bb      	ldr	r3, [r7, #8]
 800033c:	2201      	movs	r2, #1
 800033e:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
			piano->key_clear = 1;
 8000342:	68bb      	ldr	r3, [r7, #8]
 8000344:	2201      	movs	r2, #1
 8000346:	f883 204f 	strb.w	r2, [r3, #79]	@ 0x4f
			set_leds(key);
 800034a:	7b7b      	ldrb	r3, [r7, #13]
 800034c:	4618      	mov	r0, r3
 800034e:	f7ff ff69 	bl	8000224 <set_leds>
		  enable_timer2_interrupt();
 8000352:	f000 fce3 	bl	8000d1c <enable_timer2_interrupt>
		  enable_timer3_interrupt();
 8000356:	f000 fd13 	bl	8000d80 <enable_timer3_interrupt>
			gameplay_logic(piano, key);			// when key pressed, progress to game logic
 800035a:	7b7b      	ldrb	r3, [r7, #13]
 800035c:	4619      	mov	r1, r3
 800035e:	68b8      	ldr	r0, [r7, #8]
 8000360:	f000 f80c 	bl	800037c <gameplay_logic>
	}
	 else {
		 piano->key_states[key] = 0;		// key not pressed
	}

}
 8000364:	e005      	b.n	8000372 <key_press_logic+0x62>
		 piano->key_states[key] = 0;		// key not pressed
 8000366:	7b7b      	ldrb	r3, [r7, #13]
 8000368:	68ba      	ldr	r2, [r7, #8]
 800036a:	4413      	add	r3, r2
 800036c:	2200      	movs	r2, #0
 800036e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
}
 8000372:	bf00      	nop
 8000374:	3710      	adds	r7, #16
 8000376:	46bd      	mov	sp, r7
 8000378:	bd80      	pop	{r7, pc}
	...

0800037c <gameplay_logic>:

void gameplay_logic(Steinway* piano, uint8_t key) {
 800037c:	b5b0      	push	{r4, r5, r7, lr}
 800037e:	b08c      	sub	sp, #48	@ 0x30
 8000380:	af00      	add	r7, sp, #0
 8000382:	6078      	str	r0, [r7, #4]
 8000384:	460b      	mov	r3, r1
 8000386:	70fb      	strb	r3, [r7, #3]

	uint8_t concurrent_keys = 0;
 8000388:	2300      	movs	r3, #0
 800038a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	// the correct sequence of keys (ode to joy)
	uint8_t correct_sequence[MAX_SEQ_COUNT] = {EKEY, EKEY, FKEY, GKEY, GKEY, FKEY, EKEY, DKEY, CKEY, CKEY,
 800038e:	4b44      	ldr	r3, [pc, #272]	@ (80004a0 <gameplay_logic+0x124>)
 8000390:	f107 0408 	add.w	r4, r7, #8
 8000394:	461d      	mov	r5, r3
 8000396:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000398:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800039a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800039e:	c407      	stmia	r4!, {r0, r1, r2}
 80003a0:	8023      	strh	r3, [r4, #0]
								DKEY, EKEY, EKEY, DKEY, DKEY, EKEY, EKEY, FKEY, GKEY, GKEY, FKEY, EKEY, DKEY,
								CKEY, CKEY, DKEY, EKEY, DKEY, CKEY, CKEY};

	// for convenience
	uint8_t j = piano->touch_count;
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	f8b3 304c 	ldrh.w	r3, [r3, #76]	@ 0x4c
 80003a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (piano->key_valid && piano->key_pressed) {
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80003b2:	2b00      	cmp	r3, #0
 80003b4:	d06f      	beq.n	8000496 <gameplay_logic+0x11a>
 80003b6:	687b      	ldr	r3, [r7, #4]
 80003b8:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d06a      	beq.n	8000496 <gameplay_logic+0x11a>

		piano->key_states[key] = 1;
 80003c0:	78fb      	ldrb	r3, [r7, #3]
 80003c2:	687a      	ldr	r2, [r7, #4]
 80003c4:	4413      	add	r3, r2
 80003c6:	2201      	movs	r2, #1
 80003c8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

		// check how many keys have been pressed
		for (int i = 0; i < 5; i++) {
 80003cc:	2300      	movs	r3, #0
 80003ce:	62bb      	str	r3, [r7, #40]	@ 0x28
 80003d0:	e010      	b.n	80003f4 <gameplay_logic+0x78>
			if (piano->key_states[i] == 1) {
 80003d2:	687a      	ldr	r2, [r7, #4]
 80003d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80003d6:	4413      	add	r3, r2
 80003d8:	3328      	adds	r3, #40	@ 0x28
 80003da:	781b      	ldrb	r3, [r3, #0]
 80003dc:	2b01      	cmp	r3, #1
 80003de:	d105      	bne.n	80003ec <gameplay_logic+0x70>
				concurrent_keys++;
 80003e0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80003e4:	3301      	adds	r3, #1
 80003e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80003ea:	e000      	b.n	80003ee <gameplay_logic+0x72>
			} else {
				continue;
 80003ec:	bf00      	nop
		for (int i = 0; i < 5; i++) {
 80003ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80003f0:	3301      	adds	r3, #1
 80003f2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80003f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80003f6:	2b04      	cmp	r3, #4
 80003f8:	ddeb      	ble.n	80003d2 <gameplay_logic+0x56>
			}
		}

		// if there is more than one key pressed at a time, reset the game
		if (concurrent_keys != 1) {
 80003fa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80003fe:	2b01      	cmp	r3, #1
 8000400:	d00f      	beq.n	8000422 <gameplay_logic+0xa6>
			memset(piano->key_states, 0, sizeof(piano->key_states));
 8000402:	687b      	ldr	r3, [r7, #4]
 8000404:	3328      	adds	r3, #40	@ 0x28
 8000406:	2205      	movs	r2, #5
 8000408:	2100      	movs	r1, #0
 800040a:	4618      	mov	r0, r3
 800040c:	f002 ff75 	bl	80032fa <memset>
			piano->touch_count = 0;
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	2200      	movs	r2, #0
 8000414:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
			piano->key_valid = 0;
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	2200      	movs	r2, #0
 800041c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			return;
 8000420:	e03a      	b.n	8000498 <gameplay_logic+0x11c>
		}
		// if there is exactly one key pressed
		else if (concurrent_keys == 1) {
 8000422:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000426:	2b01      	cmp	r3, #1
 8000428:	d126      	bne.n	8000478 <gameplay_logic+0xfc>

			piano->sequence[j] = key;
 800042a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800042e:	687a      	ldr	r2, [r7, #4]
 8000430:	4413      	add	r3, r2
 8000432:	78fa      	ldrb	r2, [r7, #3]
 8000434:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

			// increase count if the pressed key is correct
			if (piano->sequence[j] == correct_sequence[j]){
 8000438:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800043c:	687a      	ldr	r2, [r7, #4]
 800043e:	4413      	add	r3, r2
 8000440:	f893 202d 	ldrb.w	r2, [r3, #45]	@ 0x2d
 8000444:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000448:	3330      	adds	r3, #48	@ 0x30
 800044a:	443b      	add	r3, r7
 800044c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8000450:	429a      	cmp	r2, r3
 8000452:	d108      	bne.n	8000466 <gameplay_logic+0xea>
				piano->touch_count++;
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	f8b3 304c 	ldrh.w	r3, [r3, #76]	@ 0x4c
 800045a:	3301      	adds	r3, #1
 800045c:	b29a      	uxth	r2, r3
 800045e:	687b      	ldr	r3, [r7, #4]
 8000460:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
 8000464:	e008      	b.n	8000478 <gameplay_logic+0xfc>

			}
			// if wrong key, reset
			else {
				piano->touch_count = 0;
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	2200      	movs	r2, #0
 800046a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
				piano->key_valid = 0;
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	2200      	movs	r2, #0
 8000472:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
				return;
 8000476:	e00f      	b.n	8000498 <gameplay_logic+0x11c>
			}
		}

		// if the song is played correctly, game is complete!
		if (piano->touch_count == MAX_SEQ_COUNT) {
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	f8b3 304c 	ldrh.w	r3, [r3, #76]	@ 0x4c
 800047e:	2b1e      	cmp	r3, #30
 8000480:	d105      	bne.n	800048e <gameplay_logic+0x112>
			piano->touch_count = 0;
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	2200      	movs	r2, #0
 8000486:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
			completion_function();
 800048a:	f000 f80b 	bl	80004a4 <completion_function>
		}

		piano->key_valid = 0;
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	2200      	movs	r2, #0
 8000492:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
	}

	return;
 8000496:	bf00      	nop
}
 8000498:	3730      	adds	r7, #48	@ 0x30
 800049a:	46bd      	mov	sp, r7
 800049c:	bdb0      	pop	{r4, r5, r7, pc}
 800049e:	bf00      	nop
 80004a0:	0800336c 	.word	0x0800336c

080004a4 <completion_function>:

void completion_function(void) {
 80004a4:	b480      	push	{r7}
 80004a6:	af00      	add	r7, sp, #0
	game_complete = 1;
 80004a8:	4b03      	ldr	r3, [pc, #12]	@ (80004b8 <completion_function+0x14>)
 80004aa:	2201      	movs	r2, #1
 80004ac:	701a      	strb	r2, [r3, #0]
	return;
 80004ae:	bf00      	nop
}
 80004b0:	46bd      	mov	sp, r7
 80004b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b6:	4770      	bx	lr
 80004b8:	2000043c 	.word	0x2000043c

080004bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004bc:	b580      	push	{r7, lr}
 80004be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004c0:	f000 fd04 	bl	8000ecc <HAL_Init>

  /* USER CODE BEGIN Init */
  SerialInitialise(BAUD_115200, &USART1_PORT, 0x00);
 80004c4:	2200      	movs	r2, #0
 80004c6:	4917      	ldr	r1, [pc, #92]	@ (8000524 <main+0x68>)
 80004c8:	2004      	movs	r0, #4
 80004ca:	f000 f9bf 	bl	800084c <SerialInitialise>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004ce:	f000 f82f 	bl	8000530 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004d2:	f000 f92f 	bl	8000734 <MX_GPIO_Init>
  MX_SPI1_Init();
 80004d6:	f000 f887 	bl	80005e8 <MX_SPI1_Init>
  MX_USB_PCD_Init();
 80004da:	f000 f909 	bl	80006f0 <MX_USB_PCD_Init>
  MX_TSC_Init();
 80004de:	f000 f8c1 	bl	8000664 <MX_TSC_Init>

  enable_clocks();
 80004e2:	f7ff fe71 	bl	80001c8 <enable_clocks>
  initialise_leds();
 80004e6:	f7ff fe8b 	bl	8000200 <initialise_leds>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  HAL_TSC_IODischarge(&htsc, ENABLE);
 80004ea:	2101      	movs	r1, #1
 80004ec:	480e      	ldr	r0, [pc, #56]	@ (8000528 <main+0x6c>)
 80004ee:	f002 fe3f 	bl	8003170 <HAL_TSC_IODischarge>
  HAL_Delay(2);
 80004f2:	2002      	movs	r0, #2
 80004f4:	f000 fd50 	bl	8000f98 <HAL_Delay>

	if (HAL_TSC_Start_IT(&htsc) != HAL_OK) {
 80004f8:	480b      	ldr	r0, [pc, #44]	@ (8000528 <main+0x6c>)
 80004fa:	f002 fda8 	bl	800304e <HAL_TSC_Start_IT>
 80004fe:	4603      	mov	r3, r0
 8000500:	2b00      	cmp	r3, #0
 8000502:	d001      	beq.n	8000508 <main+0x4c>
		Error_Handler();
 8000504:	f000 f99c 	bl	8000840 <Error_Handler>
	}

  while (1)
  {

		if (mutex == UNLOCKED) {
 8000508:	4b08      	ldr	r3, [pc, #32]	@ (800052c <main+0x70>)
 800050a:	781b      	ldrb	r3, [r3, #0]
 800050c:	2b01      	cmp	r3, #1
 800050e:	d105      	bne.n	800051c <main+0x60>
			mutex = LOCKED;
 8000510:	4b06      	ldr	r3, [pc, #24]	@ (800052c <main+0x70>)
 8000512:	2200      	movs	r2, #0
 8000514:	701a      	strb	r2, [r3, #0]

			mutex = UNLOCKED;
 8000516:	4b05      	ldr	r3, [pc, #20]	@ (800052c <main+0x70>)
 8000518:	2201      	movs	r2, #1
 800051a:	701a      	strb	r2, [r3, #0]
		}



	  HAL_Delay(2);
 800051c:	2002      	movs	r0, #2
 800051e:	f000 fd3b 	bl	8000f98 <HAL_Delay>
		if (mutex == UNLOCKED) {
 8000522:	e7f1      	b.n	8000508 <main+0x4c>
 8000524:	20000058 	.word	0x20000058
 8000528:	20000124 	.word	0x20000124
 800052c:	20000054 	.word	0x20000054

08000530 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b09e      	sub	sp, #120	@ 0x78
 8000534:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000536:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800053a:	2228      	movs	r2, #40	@ 0x28
 800053c:	2100      	movs	r1, #0
 800053e:	4618      	mov	r0, r3
 8000540:	f002 fedb 	bl	80032fa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000544:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000548:	2200      	movs	r2, #0
 800054a:	601a      	str	r2, [r3, #0]
 800054c:	605a      	str	r2, [r3, #4]
 800054e:	609a      	str	r2, [r3, #8]
 8000550:	60da      	str	r2, [r3, #12]
 8000552:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000554:	463b      	mov	r3, r7
 8000556:	223c      	movs	r2, #60	@ 0x3c
 8000558:	2100      	movs	r1, #0
 800055a:	4618      	mov	r0, r3
 800055c:	f002 fecd 	bl	80032fa <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000560:	2301      	movs	r3, #1
 8000562:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000564:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000568:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800056a:	2300      	movs	r3, #0
 800056c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800056e:	2301      	movs	r3, #1
 8000570:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000572:	2302      	movs	r3, #2
 8000574:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000576:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800057a:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800057c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000580:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000582:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000586:	4618      	mov	r0, r3
 8000588:	f001 f8b8 	bl	80016fc <HAL_RCC_OscConfig>
 800058c:	4603      	mov	r3, r0
 800058e:	2b00      	cmp	r3, #0
 8000590:	d001      	beq.n	8000596 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000592:	f000 f955 	bl	8000840 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000596:	230f      	movs	r3, #15
 8000598:	63fb      	str	r3, [r7, #60]	@ 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800059a:	2302      	movs	r3, #2
 800059c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800059e:	2300      	movs	r3, #0
 80005a0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80005a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80005a6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005a8:	2300      	movs	r3, #0
 80005aa:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80005ac:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80005b0:	2101      	movs	r1, #1
 80005b2:	4618      	mov	r0, r3
 80005b4:	f002 f8b0 	bl	8002718 <HAL_RCC_ClockConfig>
 80005b8:	4603      	mov	r3, r0
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d001      	beq.n	80005c2 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80005be:	f000 f93f 	bl	8000840 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80005c2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80005c6:	603b      	str	r3, [r7, #0]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 80005c8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80005cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005ce:	463b      	mov	r3, r7
 80005d0:	4618      	mov	r0, r3
 80005d2:	f002 fa63 	bl	8002a9c <HAL_RCCEx_PeriphCLKConfig>
 80005d6:	4603      	mov	r3, r0
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d001      	beq.n	80005e0 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 80005dc:	f000 f930 	bl	8000840 <Error_Handler>
  }
}
 80005e0:	bf00      	nop
 80005e2:	3778      	adds	r7, #120	@ 0x78
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd80      	pop	{r7, pc}

080005e8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80005ec:	4b1b      	ldr	r3, [pc, #108]	@ (800065c <MX_SPI1_Init+0x74>)
 80005ee:	4a1c      	ldr	r2, [pc, #112]	@ (8000660 <MX_SPI1_Init+0x78>)
 80005f0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80005f2:	4b1a      	ldr	r3, [pc, #104]	@ (800065c <MX_SPI1_Init+0x74>)
 80005f4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80005f8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80005fa:	4b18      	ldr	r3, [pc, #96]	@ (800065c <MX_SPI1_Init+0x74>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000600:	4b16      	ldr	r3, [pc, #88]	@ (800065c <MX_SPI1_Init+0x74>)
 8000602:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000606:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000608:	4b14      	ldr	r3, [pc, #80]	@ (800065c <MX_SPI1_Init+0x74>)
 800060a:	2200      	movs	r2, #0
 800060c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800060e:	4b13      	ldr	r3, [pc, #76]	@ (800065c <MX_SPI1_Init+0x74>)
 8000610:	2200      	movs	r2, #0
 8000612:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000614:	4b11      	ldr	r3, [pc, #68]	@ (800065c <MX_SPI1_Init+0x74>)
 8000616:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800061a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800061c:	4b0f      	ldr	r3, [pc, #60]	@ (800065c <MX_SPI1_Init+0x74>)
 800061e:	2208      	movs	r2, #8
 8000620:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000622:	4b0e      	ldr	r3, [pc, #56]	@ (800065c <MX_SPI1_Init+0x74>)
 8000624:	2200      	movs	r2, #0
 8000626:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000628:	4b0c      	ldr	r3, [pc, #48]	@ (800065c <MX_SPI1_Init+0x74>)
 800062a:	2200      	movs	r2, #0
 800062c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800062e:	4b0b      	ldr	r3, [pc, #44]	@ (800065c <MX_SPI1_Init+0x74>)
 8000630:	2200      	movs	r2, #0
 8000632:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000634:	4b09      	ldr	r3, [pc, #36]	@ (800065c <MX_SPI1_Init+0x74>)
 8000636:	2207      	movs	r2, #7
 8000638:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800063a:	4b08      	ldr	r3, [pc, #32]	@ (800065c <MX_SPI1_Init+0x74>)
 800063c:	2200      	movs	r2, #0
 800063e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000640:	4b06      	ldr	r3, [pc, #24]	@ (800065c <MX_SPI1_Init+0x74>)
 8000642:	2208      	movs	r2, #8
 8000644:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000646:	4805      	ldr	r0, [pc, #20]	@ (800065c <MX_SPI1_Init+0x74>)
 8000648:	f002 fbd6 	bl	8002df8 <HAL_SPI_Init>
 800064c:	4603      	mov	r3, r0
 800064e:	2b00      	cmp	r3, #0
 8000650:	d001      	beq.n	8000656 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000652:	f000 f8f5 	bl	8000840 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000656:	bf00      	nop
 8000658:	bd80      	pop	{r7, pc}
 800065a:	bf00      	nop
 800065c:	200000c0 	.word	0x200000c0
 8000660:	40013000 	.word	0x40013000

08000664 <MX_TSC_Init>:
  * @brief TSC Initialization Function
  * @param None
  * @retval None
  */
static void MX_TSC_Init(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	af00      	add	r7, sp, #0

  /* USER CODE END TSC_Init 1 */

  /** Configure the TSC peripheral
  */
  htsc.Instance = TSC;
 8000668:	4b1d      	ldr	r3, [pc, #116]	@ (80006e0 <MX_TSC_Init+0x7c>)
 800066a:	4a1e      	ldr	r2, [pc, #120]	@ (80006e4 <MX_TSC_Init+0x80>)
 800066c:	601a      	str	r2, [r3, #0]
  htsc.Init.CTPulseHighLength = TSC_CTPH_2CYCLES;
 800066e:	4b1c      	ldr	r3, [pc, #112]	@ (80006e0 <MX_TSC_Init+0x7c>)
 8000670:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000674:	605a      	str	r2, [r3, #4]
  htsc.Init.CTPulseLowLength = TSC_CTPL_2CYCLES;
 8000676:	4b1a      	ldr	r3, [pc, #104]	@ (80006e0 <MX_TSC_Init+0x7c>)
 8000678:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800067c:	609a      	str	r2, [r3, #8]
  htsc.Init.SpreadSpectrum = DISABLE;
 800067e:	4b18      	ldr	r3, [pc, #96]	@ (80006e0 <MX_TSC_Init+0x7c>)
 8000680:	2200      	movs	r2, #0
 8000682:	731a      	strb	r2, [r3, #12]
  htsc.Init.SpreadSpectrumDeviation = 1;
 8000684:	4b16      	ldr	r3, [pc, #88]	@ (80006e0 <MX_TSC_Init+0x7c>)
 8000686:	2201      	movs	r2, #1
 8000688:	611a      	str	r2, [r3, #16]
  htsc.Init.SpreadSpectrumPrescaler = TSC_SS_PRESC_DIV1;
 800068a:	4b15      	ldr	r3, [pc, #84]	@ (80006e0 <MX_TSC_Init+0x7c>)
 800068c:	2200      	movs	r2, #0
 800068e:	615a      	str	r2, [r3, #20]
  htsc.Init.PulseGeneratorPrescaler = TSC_PG_PRESC_DIV4;
 8000690:	4b13      	ldr	r3, [pc, #76]	@ (80006e0 <MX_TSC_Init+0x7c>)
 8000692:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000696:	619a      	str	r2, [r3, #24]
  htsc.Init.MaxCountValue = TSC_MCV_8191;
 8000698:	4b11      	ldr	r3, [pc, #68]	@ (80006e0 <MX_TSC_Init+0x7c>)
 800069a:	22a0      	movs	r2, #160	@ 0xa0
 800069c:	61da      	str	r2, [r3, #28]
  htsc.Init.IODefaultMode = TSC_IODEF_OUT_PP_LOW;
 800069e:	4b10      	ldr	r3, [pc, #64]	@ (80006e0 <MX_TSC_Init+0x7c>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	621a      	str	r2, [r3, #32]
  htsc.Init.SynchroPinPolarity = TSC_SYNC_POLARITY_FALLING;
 80006a4:	4b0e      	ldr	r3, [pc, #56]	@ (80006e0 <MX_TSC_Init+0x7c>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	625a      	str	r2, [r3, #36]	@ 0x24
  htsc.Init.AcquisitionMode = TSC_ACQ_MODE_NORMAL;
 80006aa:	4b0d      	ldr	r3, [pc, #52]	@ (80006e0 <MX_TSC_Init+0x7c>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	629a      	str	r2, [r3, #40]	@ 0x28
  htsc.Init.MaxCountInterrupt = DISABLE;
 80006b0:	4b0b      	ldr	r3, [pc, #44]	@ (80006e0 <MX_TSC_Init+0x7c>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  htsc.Init.ChannelIOs = TSC_GROUP1_IO1|TSC_GROUP1_IO3|TSC_GROUP3_IO2|TSC_GROUP3_IO4
 80006b8:	4b09      	ldr	r3, [pc, #36]	@ (80006e0 <MX_TSC_Init+0x7c>)
 80006ba:	4a0b      	ldr	r2, [pc, #44]	@ (80006e8 <MX_TSC_Init+0x84>)
 80006bc:	631a      	str	r2, [r3, #48]	@ 0x30
                    |TSC_GROUP5_IO2|TSC_GROUP5_IO4|TSC_GROUP6_IO2|TSC_GROUP6_IO4
                    |TSC_GROUP8_IO2|TSC_GROUP8_IO4;
  htsc.Init.ShieldIOs = 0;
 80006be:	4b08      	ldr	r3, [pc, #32]	@ (80006e0 <MX_TSC_Init+0x7c>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	635a      	str	r2, [r3, #52]	@ 0x34
  htsc.Init.SamplingIOs = TSC_GROUP1_IO2|TSC_GROUP3_IO3|TSC_GROUP5_IO3|TSC_GROUP6_IO3
 80006c4:	4b06      	ldr	r3, [pc, #24]	@ (80006e0 <MX_TSC_Init+0x7c>)
 80006c6:	4a09      	ldr	r2, [pc, #36]	@ (80006ec <MX_TSC_Init+0x88>)
 80006c8:	639a      	str	r2, [r3, #56]	@ 0x38
                    |TSC_GROUP8_IO3;
  if (HAL_TSC_Init(&htsc) != HAL_OK)
 80006ca:	4805      	ldr	r0, [pc, #20]	@ (80006e0 <MX_TSC_Init+0x7c>)
 80006cc:	f002 fc3f 	bl	8002f4e <HAL_TSC_Init>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d001      	beq.n	80006da <MX_TSC_Init+0x76>
  {
    Error_Handler();
 80006d6:	f000 f8b3 	bl	8000840 <Error_Handler>
  }
  /* USER CODE BEGIN TSC_Init 2 */

  /* USER CODE END TSC_Init 2 */

}
 80006da:	bf00      	nop
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	bf00      	nop
 80006e0:	20000124 	.word	0x20000124
 80006e4:	40024000 	.word	0x40024000
 80006e8:	a0aa0a05 	.word	0xa0aa0a05
 80006ec:	40440402 	.word	0x40440402

080006f0 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 80006f4:	4b0d      	ldr	r3, [pc, #52]	@ (800072c <MX_USB_PCD_Init+0x3c>)
 80006f6:	4a0e      	ldr	r2, [pc, #56]	@ (8000730 <MX_USB_PCD_Init+0x40>)
 80006f8:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80006fa:	4b0c      	ldr	r3, [pc, #48]	@ (800072c <MX_USB_PCD_Init+0x3c>)
 80006fc:	2208      	movs	r2, #8
 80006fe:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000700:	4b0a      	ldr	r3, [pc, #40]	@ (800072c <MX_USB_PCD_Init+0x3c>)
 8000702:	2202      	movs	r2, #2
 8000704:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000706:	4b09      	ldr	r3, [pc, #36]	@ (800072c <MX_USB_PCD_Init+0x3c>)
 8000708:	2202      	movs	r2, #2
 800070a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800070c:	4b07      	ldr	r3, [pc, #28]	@ (800072c <MX_USB_PCD_Init+0x3c>)
 800070e:	2200      	movs	r2, #0
 8000710:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8000712:	4b06      	ldr	r3, [pc, #24]	@ (800072c <MX_USB_PCD_Init+0x3c>)
 8000714:	2200      	movs	r2, #0
 8000716:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8000718:	4804      	ldr	r0, [pc, #16]	@ (800072c <MX_USB_PCD_Init+0x3c>)
 800071a:	f000 ff28 	bl	800156e <HAL_PCD_Init>
 800071e:	4603      	mov	r3, r0
 8000720:	2b00      	cmp	r3, #0
 8000722:	d001      	beq.n	8000728 <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 8000724:	f000 f88c 	bl	8000840 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8000728:	bf00      	nop
 800072a:	bd80      	pop	{r7, pc}
 800072c:	20000168 	.word	0x20000168
 8000730:	40005c00 	.word	0x40005c00

08000734 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b08c      	sub	sp, #48	@ 0x30
 8000738:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800073a:	f107 031c 	add.w	r3, r7, #28
 800073e:	2200      	movs	r2, #0
 8000740:	601a      	str	r2, [r3, #0]
 8000742:	605a      	str	r2, [r3, #4]
 8000744:	609a      	str	r2, [r3, #8]
 8000746:	60da      	str	r2, [r3, #12]
 8000748:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800074a:	4b3b      	ldr	r3, [pc, #236]	@ (8000838 <MX_GPIO_Init+0x104>)
 800074c:	695b      	ldr	r3, [r3, #20]
 800074e:	4a3a      	ldr	r2, [pc, #232]	@ (8000838 <MX_GPIO_Init+0x104>)
 8000750:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000754:	6153      	str	r3, [r2, #20]
 8000756:	4b38      	ldr	r3, [pc, #224]	@ (8000838 <MX_GPIO_Init+0x104>)
 8000758:	695b      	ldr	r3, [r3, #20]
 800075a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800075e:	61bb      	str	r3, [r7, #24]
 8000760:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000762:	4b35      	ldr	r3, [pc, #212]	@ (8000838 <MX_GPIO_Init+0x104>)
 8000764:	695b      	ldr	r3, [r3, #20]
 8000766:	4a34      	ldr	r2, [pc, #208]	@ (8000838 <MX_GPIO_Init+0x104>)
 8000768:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800076c:	6153      	str	r3, [r2, #20]
 800076e:	4b32      	ldr	r3, [pc, #200]	@ (8000838 <MX_GPIO_Init+0x104>)
 8000770:	695b      	ldr	r3, [r3, #20]
 8000772:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000776:	617b      	str	r3, [r7, #20]
 8000778:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800077a:	4b2f      	ldr	r3, [pc, #188]	@ (8000838 <MX_GPIO_Init+0x104>)
 800077c:	695b      	ldr	r3, [r3, #20]
 800077e:	4a2e      	ldr	r2, [pc, #184]	@ (8000838 <MX_GPIO_Init+0x104>)
 8000780:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000784:	6153      	str	r3, [r2, #20]
 8000786:	4b2c      	ldr	r3, [pc, #176]	@ (8000838 <MX_GPIO_Init+0x104>)
 8000788:	695b      	ldr	r3, [r3, #20]
 800078a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800078e:	613b      	str	r3, [r7, #16]
 8000790:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000792:	4b29      	ldr	r3, [pc, #164]	@ (8000838 <MX_GPIO_Init+0x104>)
 8000794:	695b      	ldr	r3, [r3, #20]
 8000796:	4a28      	ldr	r2, [pc, #160]	@ (8000838 <MX_GPIO_Init+0x104>)
 8000798:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800079c:	6153      	str	r3, [r2, #20]
 800079e:	4b26      	ldr	r3, [pc, #152]	@ (8000838 <MX_GPIO_Init+0x104>)
 80007a0:	695b      	ldr	r3, [r3, #20]
 80007a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80007a6:	60fb      	str	r3, [r7, #12]
 80007a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007aa:	4b23      	ldr	r3, [pc, #140]	@ (8000838 <MX_GPIO_Init+0x104>)
 80007ac:	695b      	ldr	r3, [r3, #20]
 80007ae:	4a22      	ldr	r2, [pc, #136]	@ (8000838 <MX_GPIO_Init+0x104>)
 80007b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80007b4:	6153      	str	r3, [r2, #20]
 80007b6:	4b20      	ldr	r3, [pc, #128]	@ (8000838 <MX_GPIO_Init+0x104>)
 80007b8:	695b      	ldr	r3, [r3, #20]
 80007ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80007be:	60bb      	str	r3, [r7, #8]
 80007c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007c2:	4b1d      	ldr	r3, [pc, #116]	@ (8000838 <MX_GPIO_Init+0x104>)
 80007c4:	695b      	ldr	r3, [r3, #20]
 80007c6:	4a1c      	ldr	r2, [pc, #112]	@ (8000838 <MX_GPIO_Init+0x104>)
 80007c8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80007cc:	6153      	str	r3, [r2, #20]
 80007ce:	4b1a      	ldr	r3, [pc, #104]	@ (8000838 <MX_GPIO_Init+0x104>)
 80007d0:	695b      	ldr	r3, [r3, #20]
 80007d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80007d6:	607b      	str	r3, [r7, #4]
 80007d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 80007da:	2200      	movs	r2, #0
 80007dc:	f64f 7108 	movw	r1, #65288	@ 0xff08
 80007e0:	4816      	ldr	r0, [pc, #88]	@ (800083c <MX_GPIO_Init+0x108>)
 80007e2:	f000 fe89 	bl	80014f8 <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : DRDY_Pin MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin
                           MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 80007e6:	2337      	movs	r3, #55	@ 0x37
 80007e8:	61fb      	str	r3, [r7, #28]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80007ea:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80007ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f0:	2300      	movs	r3, #0
 80007f2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80007f4:	f107 031c 	add.w	r3, r7, #28
 80007f8:	4619      	mov	r1, r3
 80007fa:	4810      	ldr	r0, [pc, #64]	@ (800083c <MX_GPIO_Init+0x108>)
 80007fc:	f000 fd02 	bl	8001204 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8000800:	f64f 7308 	movw	r3, #65288	@ 0xff08
 8000804:	61fb      	str	r3, [r7, #28]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000806:	2301      	movs	r3, #1
 8000808:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080a:	2300      	movs	r3, #0
 800080c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800080e:	2300      	movs	r3, #0
 8000810:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000812:	f107 031c 	add.w	r3, r7, #28
 8000816:	4619      	mov	r1, r3
 8000818:	4808      	ldr	r0, [pc, #32]	@ (800083c <MX_GPIO_Init+0x108>)
 800081a:	f000 fcf3 	bl	8001204 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  HAL_NVIC_SetPriority(EXTI2_TSC_IRQn, 0, 0);
 800081e:	2200      	movs	r2, #0
 8000820:	2100      	movs	r1, #0
 8000822:	2008      	movs	r0, #8
 8000824:	f000 fcb7 	bl	8001196 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_TSC_IRQn);
 8000828:	2008      	movs	r0, #8
 800082a:	f000 fcd0 	bl	80011ce <HAL_NVIC_EnableIRQ>
  /* USER CODE END MX_GPIO_Init_2 */
}
 800082e:	bf00      	nop
 8000830:	3730      	adds	r7, #48	@ 0x30
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	40021000 	.word	0x40021000
 800083c:	48001000 	.word	0x48001000

08000840 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000840:	b480      	push	{r7}
 8000842:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000844:	b672      	cpsid	i
}
 8000846:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000848:	bf00      	nop
 800084a:	e7fd      	b.n	8000848 <Error_Handler+0x8>

0800084c <SerialInitialise>:
		0x77};


// InitialiseSerial - Initialise the serial port
// Input: baudRate is from an enumerated set
void SerialInitialise(uint32_t baudRate, SerialPort *serial_port, void (*completion_function)(uint32_t)) {
 800084c:	b480      	push	{r7}
 800084e:	b087      	sub	sp, #28
 8000850:	af00      	add	r7, sp, #0
 8000852:	60f8      	str	r0, [r7, #12]
 8000854:	60b9      	str	r1, [r7, #8]
 8000856:	607a      	str	r2, [r7, #4]

	serial_port->completion_function = completion_function;
 8000858:	68bb      	ldr	r3, [r7, #8]
 800085a:	687a      	ldr	r2, [r7, #4]
 800085c:	63da      	str	r2, [r3, #60]	@ 0x3c

	// enable clock power, system configuration clock and GPIOC
	// common to all UARTs
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800085e:	4b34      	ldr	r3, [pc, #208]	@ (8000930 <SerialInitialise+0xe4>)
 8000860:	69db      	ldr	r3, [r3, #28]
 8000862:	4a33      	ldr	r2, [pc, #204]	@ (8000930 <SerialInitialise+0xe4>)
 8000864:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000868:	61d3      	str	r3, [r2, #28]
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 800086a:	4b31      	ldr	r3, [pc, #196]	@ (8000930 <SerialInitialise+0xe4>)
 800086c:	699b      	ldr	r3, [r3, #24]
 800086e:	4a30      	ldr	r2, [pc, #192]	@ (8000930 <SerialInitialise+0xe4>)
 8000870:	f043 0301 	orr.w	r3, r3, #1
 8000874:	6193      	str	r3, [r2, #24]

	switch(serial_port->SerialPortGPIO) {
 8000876:	68bb      	ldr	r3, [r7, #8]
 8000878:	6a1b      	ldr	r3, [r3, #32]
 800087a:	2b02      	cmp	r3, #2
 800087c:	d106      	bne.n	800088c <SerialInitialise+0x40>
	case SERIAL_GPIO_C:
		RCC->AHBENR |= RCC_AHBENR_GPIOCEN;
 800087e:	4b2c      	ldr	r3, [pc, #176]	@ (8000930 <SerialInitialise+0xe4>)
 8000880:	695b      	ldr	r3, [r3, #20]
 8000882:	4a2b      	ldr	r2, [pc, #172]	@ (8000930 <SerialInitialise+0xe4>)
 8000884:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000888:	6153      	str	r3, [r2, #20]
		break;
 800088a:	e000      	b.n	800088e <SerialInitialise+0x42>
	default:
		break;
 800088c:	bf00      	nop
	}

	// set pin mode
	*(serial_port->SerialPinModeRegister) = serial_port->SerialPinModeValue;
 800088e:	68bb      	ldr	r3, [r7, #8]
 8000890:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000892:	68ba      	ldr	r2, [r7, #8]
 8000894:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8000896:	601a      	str	r2, [r3, #0]

	// enable high speed clock for GPIOC
	*(serial_port->SerialPinSpeedRegister) = serial_port->SerialPinSpeedValue;
 8000898:	68bb      	ldr	r3, [r7, #8]
 800089a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800089c:	68ba      	ldr	r2, [r7, #8]
 800089e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80008a0:	601a      	str	r2, [r3, #0]

	// set alternate function to enable USART to an external pin
	*(serial_port->SerialPinAlternatePinRegister) = serial_port->SerialPinAlternatePinValue;
 80008a2:	68bb      	ldr	r3, [r7, #8]
 80008a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80008a6:	68ba      	ldr	r2, [r7, #8]
 80008a8:	f892 2038 	ldrb.w	r2, [r2, #56]	@ 0x38
 80008ac:	b2d2      	uxtb	r2, r2
 80008ae:	701a      	strb	r2, [r3, #0]

	*(serial_port->TimerEnableRegister) |= serial_port->TimerEnableMask;
 80008b0:	68bb      	ldr	r3, [r7, #8]
 80008b2:	69d9      	ldr	r1, [r3, #28]
 80008b4:	68bb      	ldr	r3, [r7, #8]
 80008b6:	699b      	ldr	r3, [r3, #24]
 80008b8:	681a      	ldr	r2, [r3, #0]
 80008ba:	68bb      	ldr	r3, [r7, #8]
 80008bc:	699b      	ldr	r3, [r3, #24]
 80008be:	430a      	orrs	r2, r1
 80008c0:	601a      	str	r2, [r3, #0]

	uint16_t *baud_rate_config = ((uint16_t*)serial_port->BaudRate); // only 16 bits used!
 80008c2:	68bb      	ldr	r3, [r7, #8]
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	617b      	str	r3, [r7, #20]

	// Baud rate calculation from datasheet
	switch(baudRate){
 80008c8:	68fb      	ldr	r3, [r7, #12]
 80008ca:	2b04      	cmp	r3, #4
 80008cc:	d821      	bhi.n	8000912 <SerialInitialise+0xc6>
 80008ce:	a201      	add	r2, pc, #4	@ (adr r2, 80008d4 <SerialInitialise+0x88>)
 80008d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008d4:	080008e9 	.word	0x080008e9
 80008d8:	080008f1 	.word	0x080008f1
 80008dc:	080008f9 	.word	0x080008f9
 80008e0:	08000901 	.word	0x08000901
 80008e4:	08000909 	.word	0x08000909
	case BAUD_9600:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 80008e8:	697b      	ldr	r3, [r7, #20]
 80008ea:	2246      	movs	r2, #70	@ 0x46
 80008ec:	801a      	strh	r2, [r3, #0]
		break;
 80008ee:	e010      	b.n	8000912 <SerialInitialise+0xc6>
	case BAUD_19200:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 80008f0:	697b      	ldr	r3, [r7, #20]
 80008f2:	2246      	movs	r2, #70	@ 0x46
 80008f4:	801a      	strh	r2, [r3, #0]
		break;
 80008f6:	e00c      	b.n	8000912 <SerialInitialise+0xc6>
	case BAUD_38400:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 80008f8:	697b      	ldr	r3, [r7, #20]
 80008fa:	2246      	movs	r2, #70	@ 0x46
 80008fc:	801a      	strh	r2, [r3, #0]
		break;
 80008fe:	e008      	b.n	8000912 <SerialInitialise+0xc6>
	case BAUD_57600:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 8000900:	697b      	ldr	r3, [r7, #20]
 8000902:	2246      	movs	r2, #70	@ 0x46
 8000904:	801a      	strh	r2, [r3, #0]
		break;
 8000906:	e004      	b.n	8000912 <SerialInitialise+0xc6>
	case BAUD_115200:
		*baud_rate_config = 0x46 * 0x06;  // 115200 at 8MHz
 8000908:	697b      	ldr	r3, [r7, #20]
 800090a:	f44f 72d2 	mov.w	r2, #420	@ 0x1a4
 800090e:	801a      	strh	r2, [r3, #0]
		break;
 8000910:	bf00      	nop
	}


	// enable serial port for tx and rx
	*(serial_port->ControlRegister1) |= USART_CR1_TE | USART_CR1_RE | USART_CR1_UE;
 8000912:	68bb      	ldr	r3, [r7, #8]
 8000914:	685b      	ldr	r3, [r3, #4]
 8000916:	681a      	ldr	r2, [r3, #0]
 8000918:	68bb      	ldr	r3, [r7, #8]
 800091a:	685b      	ldr	r3, [r3, #4]
 800091c:	f042 020d 	orr.w	r2, r2, #13
 8000920:	601a      	str	r2, [r3, #0]
}
 8000922:	bf00      	nop
 8000924:	371c      	adds	r7, #28
 8000926:	46bd      	mov	sp, r7
 8000928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092c:	4770      	bx	lr
 800092e:	bf00      	nop
 8000930:	40021000 	.word	0x40021000

08000934 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b082      	sub	sp, #8
 8000938:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800093a:	4b0f      	ldr	r3, [pc, #60]	@ (8000978 <HAL_MspInit+0x44>)
 800093c:	699b      	ldr	r3, [r3, #24]
 800093e:	4a0e      	ldr	r2, [pc, #56]	@ (8000978 <HAL_MspInit+0x44>)
 8000940:	f043 0301 	orr.w	r3, r3, #1
 8000944:	6193      	str	r3, [r2, #24]
 8000946:	4b0c      	ldr	r3, [pc, #48]	@ (8000978 <HAL_MspInit+0x44>)
 8000948:	699b      	ldr	r3, [r3, #24]
 800094a:	f003 0301 	and.w	r3, r3, #1
 800094e:	607b      	str	r3, [r7, #4]
 8000950:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000952:	4b09      	ldr	r3, [pc, #36]	@ (8000978 <HAL_MspInit+0x44>)
 8000954:	69db      	ldr	r3, [r3, #28]
 8000956:	4a08      	ldr	r2, [pc, #32]	@ (8000978 <HAL_MspInit+0x44>)
 8000958:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800095c:	61d3      	str	r3, [r2, #28]
 800095e:	4b06      	ldr	r3, [pc, #24]	@ (8000978 <HAL_MspInit+0x44>)
 8000960:	69db      	ldr	r3, [r3, #28]
 8000962:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000966:	603b      	str	r3, [r7, #0]
 8000968:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800096a:	2007      	movs	r0, #7
 800096c:	f000 fc08 	bl	8001180 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000970:	bf00      	nop
 8000972:	3708      	adds	r7, #8
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}
 8000978:	40021000 	.word	0x40021000

0800097c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b08a      	sub	sp, #40	@ 0x28
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000984:	f107 0314 	add.w	r3, r7, #20
 8000988:	2200      	movs	r2, #0
 800098a:	601a      	str	r2, [r3, #0]
 800098c:	605a      	str	r2, [r3, #4]
 800098e:	609a      	str	r2, [r3, #8]
 8000990:	60da      	str	r2, [r3, #12]
 8000992:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	4a17      	ldr	r2, [pc, #92]	@ (80009f8 <HAL_SPI_MspInit+0x7c>)
 800099a:	4293      	cmp	r3, r2
 800099c:	d128      	bne.n	80009f0 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800099e:	4b17      	ldr	r3, [pc, #92]	@ (80009fc <HAL_SPI_MspInit+0x80>)
 80009a0:	699b      	ldr	r3, [r3, #24]
 80009a2:	4a16      	ldr	r2, [pc, #88]	@ (80009fc <HAL_SPI_MspInit+0x80>)
 80009a4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80009a8:	6193      	str	r3, [r2, #24]
 80009aa:	4b14      	ldr	r3, [pc, #80]	@ (80009fc <HAL_SPI_MspInit+0x80>)
 80009ac:	699b      	ldr	r3, [r3, #24]
 80009ae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80009b2:	613b      	str	r3, [r7, #16]
 80009b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009b6:	4b11      	ldr	r3, [pc, #68]	@ (80009fc <HAL_SPI_MspInit+0x80>)
 80009b8:	695b      	ldr	r3, [r3, #20]
 80009ba:	4a10      	ldr	r2, [pc, #64]	@ (80009fc <HAL_SPI_MspInit+0x80>)
 80009bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009c0:	6153      	str	r3, [r2, #20]
 80009c2:	4b0e      	ldr	r3, [pc, #56]	@ (80009fc <HAL_SPI_MspInit+0x80>)
 80009c4:	695b      	ldr	r3, [r3, #20]
 80009c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80009ca:	60fb      	str	r3, [r7, #12]
 80009cc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 80009ce:	23e0      	movs	r3, #224	@ 0xe0
 80009d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009d2:	2302      	movs	r3, #2
 80009d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d6:	2300      	movs	r3, #0
 80009d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009da:	2303      	movs	r3, #3
 80009dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80009de:	2305      	movs	r3, #5
 80009e0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009e2:	f107 0314 	add.w	r3, r7, #20
 80009e6:	4619      	mov	r1, r3
 80009e8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009ec:	f000 fc0a 	bl	8001204 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80009f0:	bf00      	nop
 80009f2:	3728      	adds	r7, #40	@ 0x28
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	40013000 	.word	0x40013000
 80009fc:	40021000 	.word	0x40021000

08000a00 <HAL_TSC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htsc: TSC handle pointer
  * @retval None
  */
void HAL_TSC_MspInit(TSC_HandleTypeDef* htsc)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b08c      	sub	sp, #48	@ 0x30
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a08:	f107 031c 	add.w	r3, r7, #28
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	601a      	str	r2, [r3, #0]
 8000a10:	605a      	str	r2, [r3, #4]
 8000a12:	609a      	str	r2, [r3, #8]
 8000a14:	60da      	str	r2, [r3, #12]
 8000a16:	611a      	str	r2, [r3, #16]
  if(htsc->Instance==TSC)
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	4a4e      	ldr	r2, [pc, #312]	@ (8000b58 <HAL_TSC_MspInit+0x158>)
 8000a1e:	4293      	cmp	r3, r2
 8000a20:	f040 8096 	bne.w	8000b50 <HAL_TSC_MspInit+0x150>
  {
    /* USER CODE BEGIN TSC_MspInit 0 */

    /* USER CODE END TSC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TSC_CLK_ENABLE();
 8000a24:	4b4d      	ldr	r3, [pc, #308]	@ (8000b5c <HAL_TSC_MspInit+0x15c>)
 8000a26:	695b      	ldr	r3, [r3, #20]
 8000a28:	4a4c      	ldr	r2, [pc, #304]	@ (8000b5c <HAL_TSC_MspInit+0x15c>)
 8000a2a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000a2e:	6153      	str	r3, [r2, #20]
 8000a30:	4b4a      	ldr	r3, [pc, #296]	@ (8000b5c <HAL_TSC_MspInit+0x15c>)
 8000a32:	695b      	ldr	r3, [r3, #20]
 8000a34:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000a38:	61bb      	str	r3, [r7, #24]
 8000a3a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a3c:	4b47      	ldr	r3, [pc, #284]	@ (8000b5c <HAL_TSC_MspInit+0x15c>)
 8000a3e:	695b      	ldr	r3, [r3, #20]
 8000a40:	4a46      	ldr	r2, [pc, #280]	@ (8000b5c <HAL_TSC_MspInit+0x15c>)
 8000a42:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a46:	6153      	str	r3, [r2, #20]
 8000a48:	4b44      	ldr	r3, [pc, #272]	@ (8000b5c <HAL_TSC_MspInit+0x15c>)
 8000a4a:	695b      	ldr	r3, [r3, #20]
 8000a4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a50:	617b      	str	r3, [r7, #20]
 8000a52:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a54:	4b41      	ldr	r3, [pc, #260]	@ (8000b5c <HAL_TSC_MspInit+0x15c>)
 8000a56:	695b      	ldr	r3, [r3, #20]
 8000a58:	4a40      	ldr	r2, [pc, #256]	@ (8000b5c <HAL_TSC_MspInit+0x15c>)
 8000a5a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000a5e:	6153      	str	r3, [r2, #20]
 8000a60:	4b3e      	ldr	r3, [pc, #248]	@ (8000b5c <HAL_TSC_MspInit+0x15c>)
 8000a62:	695b      	ldr	r3, [r3, #20]
 8000a64:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000a68:	613b      	str	r3, [r7, #16]
 8000a6a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a6c:	4b3b      	ldr	r3, [pc, #236]	@ (8000b5c <HAL_TSC_MspInit+0x15c>)
 8000a6e:	695b      	ldr	r3, [r3, #20]
 8000a70:	4a3a      	ldr	r2, [pc, #232]	@ (8000b5c <HAL_TSC_MspInit+0x15c>)
 8000a72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000a76:	6153      	str	r3, [r2, #20]
 8000a78:	4b38      	ldr	r3, [pc, #224]	@ (8000b5c <HAL_TSC_MspInit+0x15c>)
 8000a7a:	695b      	ldr	r3, [r3, #20]
 8000a7c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000a80:	60fb      	str	r3, [r7, #12]
 8000a82:	68fb      	ldr	r3, [r7, #12]
    PD15     ------> TSC_G8_IO4
    PB4     ------> TSC_G5_IO2
    PB6     ------> TSC_G5_IO3
    PB7     ------> TSC_G5_IO4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 8000a84:	2305      	movs	r3, #5
 8000a86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a88:	2302      	movs	r3, #2
 8000a8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a90:	2300      	movs	r3, #0
 8000a92:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000a94:	2303      	movs	r3, #3
 8000a96:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a98:	f107 031c 	add.w	r3, r7, #28
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000aa2:	f000 fbaf 	bl	8001204 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000aa6:	2302      	movs	r3, #2
 8000aa8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000aaa:	2312      	movs	r3, #18
 8000aac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000ab6:	2303      	movs	r3, #3
 8000ab8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aba:	f107 031c 	add.w	r3, r7, #28
 8000abe:	4619      	mov	r1, r3
 8000ac0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ac4:	f000 fb9e 	bl	8001204 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_14
 8000ac8:	f245 0395 	movw	r3, #20629	@ 0x5095
 8000acc:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ace:	2302      	movs	r3, #2
 8000ad0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000ada:	2303      	movs	r3, #3
 8000adc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ade:	f107 031c 	add.w	r3, r7, #28
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	481e      	ldr	r0, [pc, #120]	@ (8000b60 <HAL_TSC_MspInit+0x160>)
 8000ae6:	f000 fb8d 	bl	8001204 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_13|GPIO_PIN_6;
 8000aea:	f242 0342 	movw	r3, #8258	@ 0x2042
 8000aee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000af0:	2312      	movs	r3, #18
 8000af2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af4:	2300      	movs	r3, #0
 8000af6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af8:	2300      	movs	r3, #0
 8000afa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000afc:	2303      	movs	r3, #3
 8000afe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b00:	f107 031c 	add.w	r3, r7, #28
 8000b04:	4619      	mov	r1, r3
 8000b06:	4816      	ldr	r0, [pc, #88]	@ (8000b60 <HAL_TSC_MspInit+0x160>)
 8000b08:	f000 fb7c 	bl	8001204 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8000b0c:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8000b10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b12:	2302      	movs	r3, #2
 8000b14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b16:	2300      	movs	r3, #0
 8000b18:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000b1e:	2303      	movs	r3, #3
 8000b20:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b22:	f107 031c 	add.w	r3, r7, #28
 8000b26:	4619      	mov	r1, r3
 8000b28:	480e      	ldr	r0, [pc, #56]	@ (8000b64 <HAL_TSC_MspInit+0x164>)
 8000b2a:	f000 fb6b 	bl	8001204 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000b2e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000b32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b34:	2312      	movs	r3, #18
 8000b36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000b40:	2303      	movs	r3, #3
 8000b42:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b44:	f107 031c 	add.w	r3, r7, #28
 8000b48:	4619      	mov	r1, r3
 8000b4a:	4806      	ldr	r0, [pc, #24]	@ (8000b64 <HAL_TSC_MspInit+0x164>)
 8000b4c:	f000 fb5a 	bl	8001204 <HAL_GPIO_Init>

    /* USER CODE END TSC_MspInit 1 */

  }

}
 8000b50:	bf00      	nop
 8000b52:	3730      	adds	r7, #48	@ 0x30
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	40024000 	.word	0x40024000
 8000b5c:	40021000 	.word	0x40021000
 8000b60:	48000400 	.word	0x48000400
 8000b64:	48000c00 	.word	0x48000c00

08000b68 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b08a      	sub	sp, #40	@ 0x28
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b70:	f107 0314 	add.w	r3, r7, #20
 8000b74:	2200      	movs	r2, #0
 8000b76:	601a      	str	r2, [r3, #0]
 8000b78:	605a      	str	r2, [r3, #4]
 8000b7a:	609a      	str	r2, [r3, #8]
 8000b7c:	60da      	str	r2, [r3, #12]
 8000b7e:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB)
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4a18      	ldr	r2, [pc, #96]	@ (8000be8 <HAL_PCD_MspInit+0x80>)
 8000b86:	4293      	cmp	r3, r2
 8000b88:	d129      	bne.n	8000bde <HAL_PCD_MspInit+0x76>
  {
    /* USER CODE BEGIN USB_MspInit 0 */

    /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b8a:	4b18      	ldr	r3, [pc, #96]	@ (8000bec <HAL_PCD_MspInit+0x84>)
 8000b8c:	695b      	ldr	r3, [r3, #20]
 8000b8e:	4a17      	ldr	r2, [pc, #92]	@ (8000bec <HAL_PCD_MspInit+0x84>)
 8000b90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b94:	6153      	str	r3, [r2, #20]
 8000b96:	4b15      	ldr	r3, [pc, #84]	@ (8000bec <HAL_PCD_MspInit+0x84>)
 8000b98:	695b      	ldr	r3, [r3, #20]
 8000b9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b9e:	613b      	str	r3, [r7, #16]
 8000ba0:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 8000ba2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000ba6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ba8:	2302      	movs	r3, #2
 8000baa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bac:	2300      	movs	r3, #0
 8000bae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bb0:	2303      	movs	r3, #3
 8000bb2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8000bb4:	230e      	movs	r3, #14
 8000bb6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bb8:	f107 0314 	add.w	r3, r7, #20
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bc2:	f000 fb1f 	bl	8001204 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8000bc6:	4b09      	ldr	r3, [pc, #36]	@ (8000bec <HAL_PCD_MspInit+0x84>)
 8000bc8:	69db      	ldr	r3, [r3, #28]
 8000bca:	4a08      	ldr	r2, [pc, #32]	@ (8000bec <HAL_PCD_MspInit+0x84>)
 8000bcc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000bd0:	61d3      	str	r3, [r2, #28]
 8000bd2:	4b06      	ldr	r3, [pc, #24]	@ (8000bec <HAL_PCD_MspInit+0x84>)
 8000bd4:	69db      	ldr	r3, [r3, #28]
 8000bd6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8000bda:	60fb      	str	r3, [r7, #12]
 8000bdc:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_MspInit 1 */

  }

}
 8000bde:	bf00      	nop
 8000be0:	3728      	adds	r7, #40	@ 0x28
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	40005c00 	.word	0x40005c00
 8000bec:	40021000 	.word	0x40021000

08000bf0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bf4:	bf00      	nop
 8000bf6:	e7fd      	b.n	8000bf4 <NMI_Handler+0x4>

08000bf8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bfc:	bf00      	nop
 8000bfe:	e7fd      	b.n	8000bfc <HardFault_Handler+0x4>

08000c00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c04:	bf00      	nop
 8000c06:	e7fd      	b.n	8000c04 <MemManage_Handler+0x4>

08000c08 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c0c:	bf00      	nop
 8000c0e:	e7fd      	b.n	8000c0c <BusFault_Handler+0x4>

08000c10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c14:	bf00      	nop
 8000c16:	e7fd      	b.n	8000c14 <UsageFault_Handler+0x4>

08000c18 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c1c:	bf00      	nop
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c24:	4770      	bx	lr

08000c26 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c26:	b480      	push	{r7}
 8000c28:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c2a:	bf00      	nop
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c32:	4770      	bx	lr

08000c34 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c38:	bf00      	nop
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c40:	4770      	bx	lr

08000c42 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c42:	b580      	push	{r7, lr}
 8000c44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c46:	f000 f987 	bl	8000f58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c4a:	bf00      	nop
 8000c4c:	bd80      	pop	{r7, pc}
	...

08000c50 <EXTI2_TSC_IRQHandler>:
/* please refer to the startup file (startup_stm32f3xx.s).                    */
/******************************************************************************/

/* USER CODE BEGIN 1 */
void EXTI2_TSC_IRQHandler(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_TSC_IRQn 0 */

  /* USER CODE END EXTI2_TSC_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8000c54:	2004      	movs	r0, #4
 8000c56:	f000 fc67 	bl	8001528 <HAL_GPIO_EXTI_IRQHandler>
  HAL_TSC_IRQHandler(&htsc);
 8000c5a:	4802      	ldr	r0, [pc, #8]	@ (8000c64 <EXTI2_TSC_IRQHandler+0x14>)
 8000c5c:	f002 fab8 	bl	80031d0 <HAL_TSC_IRQHandler>
  /* USER CODE BEGIN EXTI2_TSC_IRQn 1 */

  /* USER CODE END EXTI2_TSC_IRQn 1 */
}
 8000c60:	bf00      	nop
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	20000124 	.word	0x20000124

08000c68 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c6c:	4b06      	ldr	r3, [pc, #24]	@ (8000c88 <SystemInit+0x20>)
 8000c6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c72:	4a05      	ldr	r2, [pc, #20]	@ (8000c88 <SystemInit+0x20>)
 8000c74:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c78:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c7c:	bf00      	nop
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop
 8000c88:	e000ed00 	.word	0xe000ed00

08000c8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	b083      	sub	sp, #12
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	4603      	mov	r3, r0
 8000c94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	db0b      	blt.n	8000cb6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c9e:	79fb      	ldrb	r3, [r7, #7]
 8000ca0:	f003 021f 	and.w	r2, r3, #31
 8000ca4:	4907      	ldr	r1, [pc, #28]	@ (8000cc4 <__NVIC_EnableIRQ+0x38>)
 8000ca6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000caa:	095b      	lsrs	r3, r3, #5
 8000cac:	2001      	movs	r0, #1
 8000cae:	fa00 f202 	lsl.w	r2, r0, r2
 8000cb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000cb6:	bf00      	nop
 8000cb8:	370c      	adds	r7, #12
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr
 8000cc2:	bf00      	nop
 8000cc4:	e000e100 	.word	0xe000e100

08000cc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	b083      	sub	sp, #12
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	4603      	mov	r3, r0
 8000cd0:	6039      	str	r1, [r7, #0]
 8000cd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	db0a      	blt.n	8000cf2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	b2da      	uxtb	r2, r3
 8000ce0:	490c      	ldr	r1, [pc, #48]	@ (8000d14 <__NVIC_SetPriority+0x4c>)
 8000ce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ce6:	0112      	lsls	r2, r2, #4
 8000ce8:	b2d2      	uxtb	r2, r2
 8000cea:	440b      	add	r3, r1
 8000cec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cf0:	e00a      	b.n	8000d08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cf2:	683b      	ldr	r3, [r7, #0]
 8000cf4:	b2da      	uxtb	r2, r3
 8000cf6:	4908      	ldr	r1, [pc, #32]	@ (8000d18 <__NVIC_SetPriority+0x50>)
 8000cf8:	79fb      	ldrb	r3, [r7, #7]
 8000cfa:	f003 030f 	and.w	r3, r3, #15
 8000cfe:	3b04      	subs	r3, #4
 8000d00:	0112      	lsls	r2, r2, #4
 8000d02:	b2d2      	uxtb	r2, r2
 8000d04:	440b      	add	r3, r1
 8000d06:	761a      	strb	r2, [r3, #24]
}
 8000d08:	bf00      	nop
 8000d0a:	370c      	adds	r7, #12
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d12:	4770      	bx	lr
 8000d14:	e000e100 	.word	0xe000e100
 8000d18:	e000ed00 	.word	0xe000ed00

08000d1c <enable_timer2_interrupt>:
#include "game_logic.h"
#include "timer.h"

void enable_timer2_interrupt(void) {
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000d20:	b672      	cpsid	i
}
 8000d22:	bf00      	nop
	// Disable the interrupts while messing around with the settings
	//  otherwise can lead to strange behaviour
	__disable_irq();

	// Configure Timer 3 for periodic interrupt
	TIM2->PSC = 7999;              	// Timer set to 100Hz (8MHz)
 8000d24:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000d28:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8000d2c:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM2->ARR = 1999;
 8000d2e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000d32:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8000d36:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM2->CNT = 0;         // Reset counter
 8000d38:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	625a      	str	r2, [r3, #36]	@ 0x24
	TIM2->SR = 0;          // Clear status register
 8000d40:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000d44:	2200      	movs	r2, #0
 8000d46:	611a      	str	r2, [r3, #16]
	TIM2->DIER |= TIM_DIER_UIE;         // Enable update interrupt
 8000d48:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000d4c:	68db      	ldr	r3, [r3, #12]
 8000d4e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000d52:	f043 0301 	orr.w	r3, r3, #1
 8000d56:	60d3      	str	r3, [r2, #12]
	TIM2->CR1 |= TIM_CR1_CEN;           // Start the timer
 8000d58:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000d62:	f043 0301 	orr.w	r3, r3, #1
 8000d66:	6013      	str	r3, [r2, #0]

	NVIC_SetPriority(TIM2_IRQn, 2);     // Set Priority as no 2
 8000d68:	2102      	movs	r1, #2
 8000d6a:	201c      	movs	r0, #28
 8000d6c:	f7ff ffac 	bl	8000cc8 <__NVIC_SetPriority>
    NVIC_EnableIRQ(TIM2_IRQn);          // Enable Timer 3 interrupt
 8000d70:	201c      	movs	r0, #28
 8000d72:	f7ff ff8b 	bl	8000c8c <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8000d76:	b662      	cpsie	i
}
 8000d78:	bf00      	nop

	// Re-enable all interrupts
	__enable_irq();
}
 8000d7a:	bf00      	nop
 8000d7c:	bd80      	pop	{r7, pc}
	...

08000d80 <enable_timer3_interrupt>:

void enable_timer3_interrupt(void) {
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000d84:	b672      	cpsid	i
}
 8000d86:	bf00      	nop
	// Disable the interrupts while messing around with the settings
	//  otherwise can lead to strange behaviour
	__disable_irq();
    // Configure Timer 3 for periodic interrupt
    TIM3->PSC = 7999;              // Timer increments every 1 ms
 8000d88:	4b0f      	ldr	r3, [pc, #60]	@ (8000dc8 <enable_timer3_interrupt+0x48>)
 8000d8a:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8000d8e:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM3->ARR = 999;                      // The reload by default is set at 1 so that is not noticible
 8000d90:	4b0d      	ldr	r3, [pc, #52]	@ (8000dc8 <enable_timer3_interrupt+0x48>)
 8000d92:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000d96:	62da      	str	r2, [r3, #44]	@ 0x2c
    TIM3->DIER |= TIM_DIER_UIE;         // Enable update interrupt
 8000d98:	4b0b      	ldr	r3, [pc, #44]	@ (8000dc8 <enable_timer3_interrupt+0x48>)
 8000d9a:	68db      	ldr	r3, [r3, #12]
 8000d9c:	4a0a      	ldr	r2, [pc, #40]	@ (8000dc8 <enable_timer3_interrupt+0x48>)
 8000d9e:	f043 0301 	orr.w	r3, r3, #1
 8000da2:	60d3      	str	r3, [r2, #12]
    TIM3->CR1 |= TIM_CR1_CEN;           // Start the timer
 8000da4:	4b08      	ldr	r3, [pc, #32]	@ (8000dc8 <enable_timer3_interrupt+0x48>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4a07      	ldr	r2, [pc, #28]	@ (8000dc8 <enable_timer3_interrupt+0x48>)
 8000daa:	f043 0301 	orr.w	r3, r3, #1
 8000dae:	6013      	str	r3, [r2, #0]
	NVIC_SetPriority(TIM3_IRQn, 2);     // Set Priority as no 2
 8000db0:	2102      	movs	r1, #2
 8000db2:	201d      	movs	r0, #29
 8000db4:	f7ff ff88 	bl	8000cc8 <__NVIC_SetPriority>

    NVIC_EnableIRQ(TIM3_IRQn);          // Enable Timer 3 interrupt
 8000db8:	201d      	movs	r0, #29
 8000dba:	f7ff ff67 	bl	8000c8c <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8000dbe:	b662      	cpsie	i
}
 8000dc0:	bf00      	nop

	// Re-enable all interrupts
	__enable_irq();
}
 8000dc2:	bf00      	nop
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	40000400 	.word	0x40000400

08000dcc <TIM2_IRQHandler>:

void TIM2_IRQHandler(void) {
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0
    if (TIM2->SR & TIM_SR_UIF) {
 8000dd0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000dd4:	691b      	ldr	r3, [r3, #16]
 8000dd6:	f003 0301 	and.w	r3, r3, #1
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d00b      	beq.n	8000df6 <TIM2_IRQHandler+0x2a>
        TIM2->SR &= ~TIM_SR_UIF;
 8000dde:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000de2:	691b      	ldr	r3, [r3, #16]
 8000de4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000de8:	f023 0301 	bic.w	r3, r3, #1
 8000dec:	6113      	str	r3, [r2, #16]

        piano.key_valid = 1;
 8000dee:	4b04      	ldr	r3, [pc, #16]	@ (8000e00 <TIM2_IRQHandler+0x34>)
 8000df0:	2201      	movs	r2, #1
 8000df2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    }
}
 8000df6:	bf00      	nop
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfe:	4770      	bx	lr
 8000e00:	20000000 	.word	0x20000000

08000e04 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void) {
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b082      	sub	sp, #8
 8000e08:	af00      	add	r7, sp, #0
    if (TIM3->SR & TIM_SR_UIF) {
 8000e0a:	4b18      	ldr	r3, [pc, #96]	@ (8000e6c <TIM3_IRQHandler+0x68>)
 8000e0c:	691b      	ldr	r3, [r3, #16]
 8000e0e:	f003 0301 	and.w	r3, r3, #1
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d025      	beq.n	8000e62 <TIM3_IRQHandler+0x5e>
        TIM3->SR &= ~TIM_SR_UIF;
 8000e16:	4b15      	ldr	r3, [pc, #84]	@ (8000e6c <TIM3_IRQHandler+0x68>)
 8000e18:	691b      	ldr	r3, [r3, #16]
 8000e1a:	4a14      	ldr	r2, [pc, #80]	@ (8000e6c <TIM3_IRQHandler+0x68>)
 8000e1c:	f023 0301 	bic.w	r3, r3, #1
 8000e20:	6113      	str	r3, [r2, #16]

        piano.key_pressed = 0;
 8000e22:	4b13      	ldr	r3, [pc, #76]	@ (8000e70 <TIM3_IRQHandler+0x6c>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e

        if (piano.key_clear) {
 8000e2a:	4b11      	ldr	r3, [pc, #68]	@ (8000e70 <TIM3_IRQHandler+0x6c>)
 8000e2c:	f893 304f 	ldrb.w	r3, [r3, #79]	@ 0x4f
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d016      	beq.n	8000e62 <TIM3_IRQHandler+0x5e>

        	for (int i=0; i < 5; i++) {
 8000e34:	2300      	movs	r3, #0
 8000e36:	607b      	str	r3, [r7, #4]
 8000e38:	e007      	b.n	8000e4a <TIM3_IRQHandler+0x46>
        		clear_leds(i);
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	b2db      	uxtb	r3, r3
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f7ff fa08 	bl	8000254 <clear_leds>
        	for (int i=0; i < 5; i++) {
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	3301      	adds	r3, #1
 8000e48:	607b      	str	r3, [r7, #4]
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	2b04      	cmp	r3, #4
 8000e4e:	ddf4      	ble.n	8000e3a <TIM3_IRQHandler+0x36>
        	}

			memset(piano.key_states, 0, sizeof(piano.key_states));
 8000e50:	2205      	movs	r2, #5
 8000e52:	2100      	movs	r1, #0
 8000e54:	4807      	ldr	r0, [pc, #28]	@ (8000e74 <TIM3_IRQHandler+0x70>)
 8000e56:	f002 fa50 	bl	80032fa <memset>
        	piano.key_clear = 0;
 8000e5a:	4b05      	ldr	r3, [pc, #20]	@ (8000e70 <TIM3_IRQHandler+0x6c>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	f883 204f 	strb.w	r2, [r3, #79]	@ 0x4f
        }
    }
}
 8000e62:	bf00      	nop
 8000e64:	3708      	adds	r7, #8
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	40000400 	.word	0x40000400
 8000e70:	20000000 	.word	0x20000000
 8000e74:	20000028 	.word	0x20000028

08000e78 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000e78:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000eb0 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e7c:	f7ff fef4 	bl	8000c68 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e80:	480c      	ldr	r0, [pc, #48]	@ (8000eb4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e82:	490d      	ldr	r1, [pc, #52]	@ (8000eb8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e84:	4a0d      	ldr	r2, [pc, #52]	@ (8000ebc <LoopForever+0xe>)
  movs r3, #0
 8000e86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e88:	e002      	b.n	8000e90 <LoopCopyDataInit>

08000e8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e8e:	3304      	adds	r3, #4

08000e90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e94:	d3f9      	bcc.n	8000e8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e96:	4a0a      	ldr	r2, [pc, #40]	@ (8000ec0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e98:	4c0a      	ldr	r4, [pc, #40]	@ (8000ec4 <LoopForever+0x16>)
  movs r3, #0
 8000e9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e9c:	e001      	b.n	8000ea2 <LoopFillZerobss>

08000e9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ea0:	3204      	adds	r2, #4

08000ea2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ea2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ea4:	d3fb      	bcc.n	8000e9e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ea6:	f002 fa31 	bl	800330c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000eaa:	f7ff fb07 	bl	80004bc <main>

08000eae <LoopForever>:

LoopForever:
    b LoopForever
 8000eae:	e7fe      	b.n	8000eae <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000eb0:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8000eb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000eb8:	200000a4 	.word	0x200000a4
  ldr r2, =_sidata
 8000ebc:	080033c4 	.word	0x080033c4
  ldr r2, =_sbss
 8000ec0:	200000a4 	.word	0x200000a4
  ldr r4, =_ebss
 8000ec4:	20000444 	.word	0x20000444

08000ec8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000ec8:	e7fe      	b.n	8000ec8 <ADC1_2_IRQHandler>
	...

08000ecc <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ed0:	4b08      	ldr	r3, [pc, #32]	@ (8000ef4 <HAL_Init+0x28>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4a07      	ldr	r2, [pc, #28]	@ (8000ef4 <HAL_Init+0x28>)
 8000ed6:	f043 0310 	orr.w	r3, r3, #16
 8000eda:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000edc:	2003      	movs	r0, #3
 8000ede:	f000 f94f 	bl	8001180 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ee2:	2000      	movs	r0, #0
 8000ee4:	f000 f808 	bl	8000ef8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ee8:	f7ff fd24 	bl	8000934 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000eec:	2300      	movs	r3, #0
}
 8000eee:	4618      	mov	r0, r3
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	40022000 	.word	0x40022000

08000ef8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f00:	4b12      	ldr	r3, [pc, #72]	@ (8000f4c <HAL_InitTick+0x54>)
 8000f02:	681a      	ldr	r2, [r3, #0]
 8000f04:	4b12      	ldr	r3, [pc, #72]	@ (8000f50 <HAL_InitTick+0x58>)
 8000f06:	781b      	ldrb	r3, [r3, #0]
 8000f08:	4619      	mov	r1, r3
 8000f0a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f12:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f16:	4618      	mov	r0, r3
 8000f18:	f000 f967 	bl	80011ea <HAL_SYSTICK_Config>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d001      	beq.n	8000f26 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f22:	2301      	movs	r3, #1
 8000f24:	e00e      	b.n	8000f44 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	2b0f      	cmp	r3, #15
 8000f2a:	d80a      	bhi.n	8000f42 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	6879      	ldr	r1, [r7, #4]
 8000f30:	f04f 30ff 	mov.w	r0, #4294967295
 8000f34:	f000 f92f 	bl	8001196 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f38:	4a06      	ldr	r2, [pc, #24]	@ (8000f54 <HAL_InitTick+0x5c>)
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	e000      	b.n	8000f44 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f42:	2301      	movs	r3, #1
}
 8000f44:	4618      	mov	r0, r3
 8000f46:	3708      	adds	r7, #8
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	20000098 	.word	0x20000098
 8000f50:	200000a0 	.word	0x200000a0
 8000f54:	2000009c 	.word	0x2000009c

08000f58 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f5c:	4b06      	ldr	r3, [pc, #24]	@ (8000f78 <HAL_IncTick+0x20>)
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	461a      	mov	r2, r3
 8000f62:	4b06      	ldr	r3, [pc, #24]	@ (8000f7c <HAL_IncTick+0x24>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	4413      	add	r3, r2
 8000f68:	4a04      	ldr	r2, [pc, #16]	@ (8000f7c <HAL_IncTick+0x24>)
 8000f6a:	6013      	str	r3, [r2, #0]
}
 8000f6c:	bf00      	nop
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop
 8000f78:	200000a0 	.word	0x200000a0
 8000f7c:	20000440 	.word	0x20000440

08000f80 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
  return uwTick;  
 8000f84:	4b03      	ldr	r3, [pc, #12]	@ (8000f94 <HAL_GetTick+0x14>)
 8000f86:	681b      	ldr	r3, [r3, #0]
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop
 8000f94:	20000440 	.word	0x20000440

08000f98 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b084      	sub	sp, #16
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fa0:	f7ff ffee 	bl	8000f80 <HAL_GetTick>
 8000fa4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fb0:	d005      	beq.n	8000fbe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fb2:	4b0a      	ldr	r3, [pc, #40]	@ (8000fdc <HAL_Delay+0x44>)
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	461a      	mov	r2, r3
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	4413      	add	r3, r2
 8000fbc:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000fbe:	bf00      	nop
 8000fc0:	f7ff ffde 	bl	8000f80 <HAL_GetTick>
 8000fc4:	4602      	mov	r2, r0
 8000fc6:	68bb      	ldr	r3, [r7, #8]
 8000fc8:	1ad3      	subs	r3, r2, r3
 8000fca:	68fa      	ldr	r2, [r7, #12]
 8000fcc:	429a      	cmp	r2, r3
 8000fce:	d8f7      	bhi.n	8000fc0 <HAL_Delay+0x28>
  {
  }
}
 8000fd0:	bf00      	nop
 8000fd2:	bf00      	nop
 8000fd4:	3710      	adds	r7, #16
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	200000a0 	.word	0x200000a0

08000fe0 <__NVIC_SetPriorityGrouping>:
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b085      	sub	sp, #20
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	f003 0307 	and.w	r3, r3, #7
 8000fee:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ff0:	4b0c      	ldr	r3, [pc, #48]	@ (8001024 <__NVIC_SetPriorityGrouping+0x44>)
 8000ff2:	68db      	ldr	r3, [r3, #12]
 8000ff4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ff6:	68ba      	ldr	r2, [r7, #8]
 8000ff8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001004:	68bb      	ldr	r3, [r7, #8]
 8001006:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001008:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800100c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001010:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001012:	4a04      	ldr	r2, [pc, #16]	@ (8001024 <__NVIC_SetPriorityGrouping+0x44>)
 8001014:	68bb      	ldr	r3, [r7, #8]
 8001016:	60d3      	str	r3, [r2, #12]
}
 8001018:	bf00      	nop
 800101a:	3714      	adds	r7, #20
 800101c:	46bd      	mov	sp, r7
 800101e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001022:	4770      	bx	lr
 8001024:	e000ed00 	.word	0xe000ed00

08001028 <__NVIC_GetPriorityGrouping>:
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800102c:	4b04      	ldr	r3, [pc, #16]	@ (8001040 <__NVIC_GetPriorityGrouping+0x18>)
 800102e:	68db      	ldr	r3, [r3, #12]
 8001030:	0a1b      	lsrs	r3, r3, #8
 8001032:	f003 0307 	and.w	r3, r3, #7
}
 8001036:	4618      	mov	r0, r3
 8001038:	46bd      	mov	sp, r7
 800103a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103e:	4770      	bx	lr
 8001040:	e000ed00 	.word	0xe000ed00

08001044 <__NVIC_EnableIRQ>:
{
 8001044:	b480      	push	{r7}
 8001046:	b083      	sub	sp, #12
 8001048:	af00      	add	r7, sp, #0
 800104a:	4603      	mov	r3, r0
 800104c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800104e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001052:	2b00      	cmp	r3, #0
 8001054:	db0b      	blt.n	800106e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001056:	79fb      	ldrb	r3, [r7, #7]
 8001058:	f003 021f 	and.w	r2, r3, #31
 800105c:	4907      	ldr	r1, [pc, #28]	@ (800107c <__NVIC_EnableIRQ+0x38>)
 800105e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001062:	095b      	lsrs	r3, r3, #5
 8001064:	2001      	movs	r0, #1
 8001066:	fa00 f202 	lsl.w	r2, r0, r2
 800106a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800106e:	bf00      	nop
 8001070:	370c      	adds	r7, #12
 8001072:	46bd      	mov	sp, r7
 8001074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001078:	4770      	bx	lr
 800107a:	bf00      	nop
 800107c:	e000e100 	.word	0xe000e100

08001080 <__NVIC_SetPriority>:
{
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
 8001086:	4603      	mov	r3, r0
 8001088:	6039      	str	r1, [r7, #0]
 800108a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800108c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001090:	2b00      	cmp	r3, #0
 8001092:	db0a      	blt.n	80010aa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	b2da      	uxtb	r2, r3
 8001098:	490c      	ldr	r1, [pc, #48]	@ (80010cc <__NVIC_SetPriority+0x4c>)
 800109a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800109e:	0112      	lsls	r2, r2, #4
 80010a0:	b2d2      	uxtb	r2, r2
 80010a2:	440b      	add	r3, r1
 80010a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80010a8:	e00a      	b.n	80010c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	b2da      	uxtb	r2, r3
 80010ae:	4908      	ldr	r1, [pc, #32]	@ (80010d0 <__NVIC_SetPriority+0x50>)
 80010b0:	79fb      	ldrb	r3, [r7, #7]
 80010b2:	f003 030f 	and.w	r3, r3, #15
 80010b6:	3b04      	subs	r3, #4
 80010b8:	0112      	lsls	r2, r2, #4
 80010ba:	b2d2      	uxtb	r2, r2
 80010bc:	440b      	add	r3, r1
 80010be:	761a      	strb	r2, [r3, #24]
}
 80010c0:	bf00      	nop
 80010c2:	370c      	adds	r7, #12
 80010c4:	46bd      	mov	sp, r7
 80010c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ca:	4770      	bx	lr
 80010cc:	e000e100 	.word	0xe000e100
 80010d0:	e000ed00 	.word	0xe000ed00

080010d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b089      	sub	sp, #36	@ 0x24
 80010d8:	af00      	add	r7, sp, #0
 80010da:	60f8      	str	r0, [r7, #12]
 80010dc:	60b9      	str	r1, [r7, #8]
 80010de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	f003 0307 	and.w	r3, r3, #7
 80010e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010e8:	69fb      	ldr	r3, [r7, #28]
 80010ea:	f1c3 0307 	rsb	r3, r3, #7
 80010ee:	2b04      	cmp	r3, #4
 80010f0:	bf28      	it	cs
 80010f2:	2304      	movcs	r3, #4
 80010f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010f6:	69fb      	ldr	r3, [r7, #28]
 80010f8:	3304      	adds	r3, #4
 80010fa:	2b06      	cmp	r3, #6
 80010fc:	d902      	bls.n	8001104 <NVIC_EncodePriority+0x30>
 80010fe:	69fb      	ldr	r3, [r7, #28]
 8001100:	3b03      	subs	r3, #3
 8001102:	e000      	b.n	8001106 <NVIC_EncodePriority+0x32>
 8001104:	2300      	movs	r3, #0
 8001106:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001108:	f04f 32ff 	mov.w	r2, #4294967295
 800110c:	69bb      	ldr	r3, [r7, #24]
 800110e:	fa02 f303 	lsl.w	r3, r2, r3
 8001112:	43da      	mvns	r2, r3
 8001114:	68bb      	ldr	r3, [r7, #8]
 8001116:	401a      	ands	r2, r3
 8001118:	697b      	ldr	r3, [r7, #20]
 800111a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800111c:	f04f 31ff 	mov.w	r1, #4294967295
 8001120:	697b      	ldr	r3, [r7, #20]
 8001122:	fa01 f303 	lsl.w	r3, r1, r3
 8001126:	43d9      	mvns	r1, r3
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800112c:	4313      	orrs	r3, r2
         );
}
 800112e:	4618      	mov	r0, r3
 8001130:	3724      	adds	r7, #36	@ 0x24
 8001132:	46bd      	mov	sp, r7
 8001134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001138:	4770      	bx	lr
	...

0800113c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	3b01      	subs	r3, #1
 8001148:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800114c:	d301      	bcc.n	8001152 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800114e:	2301      	movs	r3, #1
 8001150:	e00f      	b.n	8001172 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001152:	4a0a      	ldr	r2, [pc, #40]	@ (800117c <SysTick_Config+0x40>)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	3b01      	subs	r3, #1
 8001158:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800115a:	210f      	movs	r1, #15
 800115c:	f04f 30ff 	mov.w	r0, #4294967295
 8001160:	f7ff ff8e 	bl	8001080 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001164:	4b05      	ldr	r3, [pc, #20]	@ (800117c <SysTick_Config+0x40>)
 8001166:	2200      	movs	r2, #0
 8001168:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800116a:	4b04      	ldr	r3, [pc, #16]	@ (800117c <SysTick_Config+0x40>)
 800116c:	2207      	movs	r2, #7
 800116e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001170:	2300      	movs	r3, #0
}
 8001172:	4618      	mov	r0, r3
 8001174:	3708      	adds	r7, #8
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	e000e010 	.word	0xe000e010

08001180 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001188:	6878      	ldr	r0, [r7, #4]
 800118a:	f7ff ff29 	bl	8000fe0 <__NVIC_SetPriorityGrouping>
}
 800118e:	bf00      	nop
 8001190:	3708      	adds	r7, #8
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}

08001196 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001196:	b580      	push	{r7, lr}
 8001198:	b086      	sub	sp, #24
 800119a:	af00      	add	r7, sp, #0
 800119c:	4603      	mov	r3, r0
 800119e:	60b9      	str	r1, [r7, #8]
 80011a0:	607a      	str	r2, [r7, #4]
 80011a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011a4:	2300      	movs	r3, #0
 80011a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011a8:	f7ff ff3e 	bl	8001028 <__NVIC_GetPriorityGrouping>
 80011ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011ae:	687a      	ldr	r2, [r7, #4]
 80011b0:	68b9      	ldr	r1, [r7, #8]
 80011b2:	6978      	ldr	r0, [r7, #20]
 80011b4:	f7ff ff8e 	bl	80010d4 <NVIC_EncodePriority>
 80011b8:	4602      	mov	r2, r0
 80011ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011be:	4611      	mov	r1, r2
 80011c0:	4618      	mov	r0, r3
 80011c2:	f7ff ff5d 	bl	8001080 <__NVIC_SetPriority>
}
 80011c6:	bf00      	nop
 80011c8:	3718      	adds	r7, #24
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}

080011ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011ce:	b580      	push	{r7, lr}
 80011d0:	b082      	sub	sp, #8
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	4603      	mov	r3, r0
 80011d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011dc:	4618      	mov	r0, r3
 80011de:	f7ff ff31 	bl	8001044 <__NVIC_EnableIRQ>
}
 80011e2:	bf00      	nop
 80011e4:	3708      	adds	r7, #8
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}

080011ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011ea:	b580      	push	{r7, lr}
 80011ec:	b082      	sub	sp, #8
 80011ee:	af00      	add	r7, sp, #0
 80011f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011f2:	6878      	ldr	r0, [r7, #4]
 80011f4:	f7ff ffa2 	bl	800113c <SysTick_Config>
 80011f8:	4603      	mov	r3, r0
}
 80011fa:	4618      	mov	r0, r3
 80011fc:	3708      	adds	r7, #8
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
	...

08001204 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001204:	b480      	push	{r7}
 8001206:	b087      	sub	sp, #28
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
 800120c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800120e:	2300      	movs	r3, #0
 8001210:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001212:	e154      	b.n	80014be <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	681a      	ldr	r2, [r3, #0]
 8001218:	2101      	movs	r1, #1
 800121a:	697b      	ldr	r3, [r7, #20]
 800121c:	fa01 f303 	lsl.w	r3, r1, r3
 8001220:	4013      	ands	r3, r2
 8001222:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	2b00      	cmp	r3, #0
 8001228:	f000 8146 	beq.w	80014b8 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	f003 0303 	and.w	r3, r3, #3
 8001234:	2b01      	cmp	r3, #1
 8001236:	d005      	beq.n	8001244 <HAL_GPIO_Init+0x40>
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	f003 0303 	and.w	r3, r3, #3
 8001240:	2b02      	cmp	r3, #2
 8001242:	d130      	bne.n	80012a6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	689b      	ldr	r3, [r3, #8]
 8001248:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800124a:	697b      	ldr	r3, [r7, #20]
 800124c:	005b      	lsls	r3, r3, #1
 800124e:	2203      	movs	r2, #3
 8001250:	fa02 f303 	lsl.w	r3, r2, r3
 8001254:	43db      	mvns	r3, r3
 8001256:	693a      	ldr	r2, [r7, #16]
 8001258:	4013      	ands	r3, r2
 800125a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	68da      	ldr	r2, [r3, #12]
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	005b      	lsls	r3, r3, #1
 8001264:	fa02 f303 	lsl.w	r3, r2, r3
 8001268:	693a      	ldr	r2, [r7, #16]
 800126a:	4313      	orrs	r3, r2
 800126c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	693a      	ldr	r2, [r7, #16]
 8001272:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800127a:	2201      	movs	r2, #1
 800127c:	697b      	ldr	r3, [r7, #20]
 800127e:	fa02 f303 	lsl.w	r3, r2, r3
 8001282:	43db      	mvns	r3, r3
 8001284:	693a      	ldr	r2, [r7, #16]
 8001286:	4013      	ands	r3, r2
 8001288:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	685b      	ldr	r3, [r3, #4]
 800128e:	091b      	lsrs	r3, r3, #4
 8001290:	f003 0201 	and.w	r2, r3, #1
 8001294:	697b      	ldr	r3, [r7, #20]
 8001296:	fa02 f303 	lsl.w	r3, r2, r3
 800129a:	693a      	ldr	r2, [r7, #16]
 800129c:	4313      	orrs	r3, r2
 800129e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	693a      	ldr	r2, [r7, #16]
 80012a4:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	685b      	ldr	r3, [r3, #4]
 80012aa:	f003 0303 	and.w	r3, r3, #3
 80012ae:	2b03      	cmp	r3, #3
 80012b0:	d017      	beq.n	80012e2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	68db      	ldr	r3, [r3, #12]
 80012b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80012b8:	697b      	ldr	r3, [r7, #20]
 80012ba:	005b      	lsls	r3, r3, #1
 80012bc:	2203      	movs	r2, #3
 80012be:	fa02 f303 	lsl.w	r3, r2, r3
 80012c2:	43db      	mvns	r3, r3
 80012c4:	693a      	ldr	r2, [r7, #16]
 80012c6:	4013      	ands	r3, r2
 80012c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	689a      	ldr	r2, [r3, #8]
 80012ce:	697b      	ldr	r3, [r7, #20]
 80012d0:	005b      	lsls	r3, r3, #1
 80012d2:	fa02 f303 	lsl.w	r3, r2, r3
 80012d6:	693a      	ldr	r2, [r7, #16]
 80012d8:	4313      	orrs	r3, r2
 80012da:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	693a      	ldr	r2, [r7, #16]
 80012e0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	f003 0303 	and.w	r3, r3, #3
 80012ea:	2b02      	cmp	r3, #2
 80012ec:	d123      	bne.n	8001336 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80012ee:	697b      	ldr	r3, [r7, #20]
 80012f0:	08da      	lsrs	r2, r3, #3
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	3208      	adds	r2, #8
 80012f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80012fc:	697b      	ldr	r3, [r7, #20]
 80012fe:	f003 0307 	and.w	r3, r3, #7
 8001302:	009b      	lsls	r3, r3, #2
 8001304:	220f      	movs	r2, #15
 8001306:	fa02 f303 	lsl.w	r3, r2, r3
 800130a:	43db      	mvns	r3, r3
 800130c:	693a      	ldr	r2, [r7, #16]
 800130e:	4013      	ands	r3, r2
 8001310:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	691a      	ldr	r2, [r3, #16]
 8001316:	697b      	ldr	r3, [r7, #20]
 8001318:	f003 0307 	and.w	r3, r3, #7
 800131c:	009b      	lsls	r3, r3, #2
 800131e:	fa02 f303 	lsl.w	r3, r2, r3
 8001322:	693a      	ldr	r2, [r7, #16]
 8001324:	4313      	orrs	r3, r2
 8001326:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	08da      	lsrs	r2, r3, #3
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	3208      	adds	r2, #8
 8001330:	6939      	ldr	r1, [r7, #16]
 8001332:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	005b      	lsls	r3, r3, #1
 8001340:	2203      	movs	r2, #3
 8001342:	fa02 f303 	lsl.w	r3, r2, r3
 8001346:	43db      	mvns	r3, r3
 8001348:	693a      	ldr	r2, [r7, #16]
 800134a:	4013      	ands	r3, r2
 800134c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	f003 0203 	and.w	r2, r3, #3
 8001356:	697b      	ldr	r3, [r7, #20]
 8001358:	005b      	lsls	r3, r3, #1
 800135a:	fa02 f303 	lsl.w	r3, r2, r3
 800135e:	693a      	ldr	r2, [r7, #16]
 8001360:	4313      	orrs	r3, r2
 8001362:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	693a      	ldr	r2, [r7, #16]
 8001368:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001372:	2b00      	cmp	r3, #0
 8001374:	f000 80a0 	beq.w	80014b8 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001378:	4b58      	ldr	r3, [pc, #352]	@ (80014dc <HAL_GPIO_Init+0x2d8>)
 800137a:	699b      	ldr	r3, [r3, #24]
 800137c:	4a57      	ldr	r2, [pc, #348]	@ (80014dc <HAL_GPIO_Init+0x2d8>)
 800137e:	f043 0301 	orr.w	r3, r3, #1
 8001382:	6193      	str	r3, [r2, #24]
 8001384:	4b55      	ldr	r3, [pc, #340]	@ (80014dc <HAL_GPIO_Init+0x2d8>)
 8001386:	699b      	ldr	r3, [r3, #24]
 8001388:	f003 0301 	and.w	r3, r3, #1
 800138c:	60bb      	str	r3, [r7, #8]
 800138e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001390:	4a53      	ldr	r2, [pc, #332]	@ (80014e0 <HAL_GPIO_Init+0x2dc>)
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	089b      	lsrs	r3, r3, #2
 8001396:	3302      	adds	r3, #2
 8001398:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800139c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800139e:	697b      	ldr	r3, [r7, #20]
 80013a0:	f003 0303 	and.w	r3, r3, #3
 80013a4:	009b      	lsls	r3, r3, #2
 80013a6:	220f      	movs	r2, #15
 80013a8:	fa02 f303 	lsl.w	r3, r2, r3
 80013ac:	43db      	mvns	r3, r3
 80013ae:	693a      	ldr	r2, [r7, #16]
 80013b0:	4013      	ands	r3, r2
 80013b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80013ba:	d019      	beq.n	80013f0 <HAL_GPIO_Init+0x1ec>
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	4a49      	ldr	r2, [pc, #292]	@ (80014e4 <HAL_GPIO_Init+0x2e0>)
 80013c0:	4293      	cmp	r3, r2
 80013c2:	d013      	beq.n	80013ec <HAL_GPIO_Init+0x1e8>
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	4a48      	ldr	r2, [pc, #288]	@ (80014e8 <HAL_GPIO_Init+0x2e4>)
 80013c8:	4293      	cmp	r3, r2
 80013ca:	d00d      	beq.n	80013e8 <HAL_GPIO_Init+0x1e4>
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	4a47      	ldr	r2, [pc, #284]	@ (80014ec <HAL_GPIO_Init+0x2e8>)
 80013d0:	4293      	cmp	r3, r2
 80013d2:	d007      	beq.n	80013e4 <HAL_GPIO_Init+0x1e0>
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	4a46      	ldr	r2, [pc, #280]	@ (80014f0 <HAL_GPIO_Init+0x2ec>)
 80013d8:	4293      	cmp	r3, r2
 80013da:	d101      	bne.n	80013e0 <HAL_GPIO_Init+0x1dc>
 80013dc:	2304      	movs	r3, #4
 80013de:	e008      	b.n	80013f2 <HAL_GPIO_Init+0x1ee>
 80013e0:	2305      	movs	r3, #5
 80013e2:	e006      	b.n	80013f2 <HAL_GPIO_Init+0x1ee>
 80013e4:	2303      	movs	r3, #3
 80013e6:	e004      	b.n	80013f2 <HAL_GPIO_Init+0x1ee>
 80013e8:	2302      	movs	r3, #2
 80013ea:	e002      	b.n	80013f2 <HAL_GPIO_Init+0x1ee>
 80013ec:	2301      	movs	r3, #1
 80013ee:	e000      	b.n	80013f2 <HAL_GPIO_Init+0x1ee>
 80013f0:	2300      	movs	r3, #0
 80013f2:	697a      	ldr	r2, [r7, #20]
 80013f4:	f002 0203 	and.w	r2, r2, #3
 80013f8:	0092      	lsls	r2, r2, #2
 80013fa:	4093      	lsls	r3, r2
 80013fc:	693a      	ldr	r2, [r7, #16]
 80013fe:	4313      	orrs	r3, r2
 8001400:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001402:	4937      	ldr	r1, [pc, #220]	@ (80014e0 <HAL_GPIO_Init+0x2dc>)
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	089b      	lsrs	r3, r3, #2
 8001408:	3302      	adds	r3, #2
 800140a:	693a      	ldr	r2, [r7, #16]
 800140c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001410:	4b38      	ldr	r3, [pc, #224]	@ (80014f4 <HAL_GPIO_Init+0x2f0>)
 8001412:	689b      	ldr	r3, [r3, #8]
 8001414:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	43db      	mvns	r3, r3
 800141a:	693a      	ldr	r2, [r7, #16]
 800141c:	4013      	ands	r3, r2
 800141e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001428:	2b00      	cmp	r3, #0
 800142a:	d003      	beq.n	8001434 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 800142c:	693a      	ldr	r2, [r7, #16]
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	4313      	orrs	r3, r2
 8001432:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001434:	4a2f      	ldr	r2, [pc, #188]	@ (80014f4 <HAL_GPIO_Init+0x2f0>)
 8001436:	693b      	ldr	r3, [r7, #16]
 8001438:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800143a:	4b2e      	ldr	r3, [pc, #184]	@ (80014f4 <HAL_GPIO_Init+0x2f0>)
 800143c:	68db      	ldr	r3, [r3, #12]
 800143e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	43db      	mvns	r3, r3
 8001444:	693a      	ldr	r2, [r7, #16]
 8001446:	4013      	ands	r3, r2
 8001448:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	685b      	ldr	r3, [r3, #4]
 800144e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001452:	2b00      	cmp	r3, #0
 8001454:	d003      	beq.n	800145e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8001456:	693a      	ldr	r2, [r7, #16]
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	4313      	orrs	r3, r2
 800145c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800145e:	4a25      	ldr	r2, [pc, #148]	@ (80014f4 <HAL_GPIO_Init+0x2f0>)
 8001460:	693b      	ldr	r3, [r7, #16]
 8001462:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001464:	4b23      	ldr	r3, [pc, #140]	@ (80014f4 <HAL_GPIO_Init+0x2f0>)
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	43db      	mvns	r3, r3
 800146e:	693a      	ldr	r2, [r7, #16]
 8001470:	4013      	ands	r3, r2
 8001472:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	685b      	ldr	r3, [r3, #4]
 8001478:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800147c:	2b00      	cmp	r3, #0
 800147e:	d003      	beq.n	8001488 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8001480:	693a      	ldr	r2, [r7, #16]
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	4313      	orrs	r3, r2
 8001486:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001488:	4a1a      	ldr	r2, [pc, #104]	@ (80014f4 <HAL_GPIO_Init+0x2f0>)
 800148a:	693b      	ldr	r3, [r7, #16]
 800148c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800148e:	4b19      	ldr	r3, [pc, #100]	@ (80014f4 <HAL_GPIO_Init+0x2f0>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	43db      	mvns	r3, r3
 8001498:	693a      	ldr	r2, [r7, #16]
 800149a:	4013      	ands	r3, r2
 800149c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	685b      	ldr	r3, [r3, #4]
 80014a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d003      	beq.n	80014b2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80014aa:	693a      	ldr	r2, [r7, #16]
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	4313      	orrs	r3, r2
 80014b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80014b2:	4a10      	ldr	r2, [pc, #64]	@ (80014f4 <HAL_GPIO_Init+0x2f0>)
 80014b4:	693b      	ldr	r3, [r7, #16]
 80014b6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	3301      	adds	r3, #1
 80014bc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	681a      	ldr	r2, [r3, #0]
 80014c2:	697b      	ldr	r3, [r7, #20]
 80014c4:	fa22 f303 	lsr.w	r3, r2, r3
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	f47f aea3 	bne.w	8001214 <HAL_GPIO_Init+0x10>
  }
}
 80014ce:	bf00      	nop
 80014d0:	bf00      	nop
 80014d2:	371c      	adds	r7, #28
 80014d4:	46bd      	mov	sp, r7
 80014d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014da:	4770      	bx	lr
 80014dc:	40021000 	.word	0x40021000
 80014e0:	40010000 	.word	0x40010000
 80014e4:	48000400 	.word	0x48000400
 80014e8:	48000800 	.word	0x48000800
 80014ec:	48000c00 	.word	0x48000c00
 80014f0:	48001000 	.word	0x48001000
 80014f4:	40010400 	.word	0x40010400

080014f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
 8001500:	460b      	mov	r3, r1
 8001502:	807b      	strh	r3, [r7, #2]
 8001504:	4613      	mov	r3, r2
 8001506:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001508:	787b      	ldrb	r3, [r7, #1]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d003      	beq.n	8001516 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800150e:	887a      	ldrh	r2, [r7, #2]
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001514:	e002      	b.n	800151c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001516:	887a      	ldrh	r2, [r7, #2]
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800151c:	bf00      	nop
 800151e:	370c      	adds	r7, #12
 8001520:	46bd      	mov	sp, r7
 8001522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001526:	4770      	bx	lr

08001528 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
 800152e:	4603      	mov	r3, r0
 8001530:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001532:	4b08      	ldr	r3, [pc, #32]	@ (8001554 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001534:	695a      	ldr	r2, [r3, #20]
 8001536:	88fb      	ldrh	r3, [r7, #6]
 8001538:	4013      	ands	r3, r2
 800153a:	2b00      	cmp	r3, #0
 800153c:	d006      	beq.n	800154c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800153e:	4a05      	ldr	r2, [pc, #20]	@ (8001554 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001540:	88fb      	ldrh	r3, [r7, #6]
 8001542:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001544:	88fb      	ldrh	r3, [r7, #6]
 8001546:	4618      	mov	r0, r3
 8001548:	f000 f806 	bl	8001558 <HAL_GPIO_EXTI_Callback>
  }
}
 800154c:	bf00      	nop
 800154e:	3708      	adds	r7, #8
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	40010400 	.word	0x40010400

08001558 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001558:	b480      	push	{r7}
 800155a:	b083      	sub	sp, #12
 800155c:	af00      	add	r7, sp, #0
 800155e:	4603      	mov	r3, r0
 8001560:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001562:	bf00      	nop
 8001564:	370c      	adds	r7, #12
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr

0800156e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800156e:	b580      	push	{r7, lr}
 8001570:	b084      	sub	sp, #16
 8001572:	af00      	add	r7, sp, #0
 8001574:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d101      	bne.n	8001580 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800157c:	2301      	movs	r3, #1
 800157e:	e0b9      	b.n	80016f4 <HAL_PCD_Init+0x186>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8001586:	b2db      	uxtb	r3, r3
 8001588:	2b00      	cmp	r3, #0
 800158a:	d106      	bne.n	800159a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2200      	movs	r2, #0
 8001590:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001594:	6878      	ldr	r0, [r7, #4]
 8001596:	f7ff fae7 	bl	8000b68 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2203      	movs	r2, #3
 800159e:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4618      	mov	r0, r3
 80015a8:	f001 fe6e 	bl	8003288 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80015ac:	2300      	movs	r3, #0
 80015ae:	73fb      	strb	r3, [r7, #15]
 80015b0:	e03e      	b.n	8001630 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80015b2:	7bfa      	ldrb	r2, [r7, #15]
 80015b4:	6879      	ldr	r1, [r7, #4]
 80015b6:	4613      	mov	r3, r2
 80015b8:	009b      	lsls	r3, r3, #2
 80015ba:	4413      	add	r3, r2
 80015bc:	00db      	lsls	r3, r3, #3
 80015be:	440b      	add	r3, r1
 80015c0:	3311      	adds	r3, #17
 80015c2:	2201      	movs	r2, #1
 80015c4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80015c6:	7bfa      	ldrb	r2, [r7, #15]
 80015c8:	6879      	ldr	r1, [r7, #4]
 80015ca:	4613      	mov	r3, r2
 80015cc:	009b      	lsls	r3, r3, #2
 80015ce:	4413      	add	r3, r2
 80015d0:	00db      	lsls	r3, r3, #3
 80015d2:	440b      	add	r3, r1
 80015d4:	3310      	adds	r3, #16
 80015d6:	7bfa      	ldrb	r2, [r7, #15]
 80015d8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80015da:	7bfa      	ldrb	r2, [r7, #15]
 80015dc:	6879      	ldr	r1, [r7, #4]
 80015de:	4613      	mov	r3, r2
 80015e0:	009b      	lsls	r3, r3, #2
 80015e2:	4413      	add	r3, r2
 80015e4:	00db      	lsls	r3, r3, #3
 80015e6:	440b      	add	r3, r1
 80015e8:	3313      	adds	r3, #19
 80015ea:	2200      	movs	r2, #0
 80015ec:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80015ee:	7bfa      	ldrb	r2, [r7, #15]
 80015f0:	6879      	ldr	r1, [r7, #4]
 80015f2:	4613      	mov	r3, r2
 80015f4:	009b      	lsls	r3, r3, #2
 80015f6:	4413      	add	r3, r2
 80015f8:	00db      	lsls	r3, r3, #3
 80015fa:	440b      	add	r3, r1
 80015fc:	3320      	adds	r3, #32
 80015fe:	2200      	movs	r2, #0
 8001600:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001602:	7bfa      	ldrb	r2, [r7, #15]
 8001604:	6879      	ldr	r1, [r7, #4]
 8001606:	4613      	mov	r3, r2
 8001608:	009b      	lsls	r3, r3, #2
 800160a:	4413      	add	r3, r2
 800160c:	00db      	lsls	r3, r3, #3
 800160e:	440b      	add	r3, r1
 8001610:	3324      	adds	r3, #36	@ 0x24
 8001612:	2200      	movs	r2, #0
 8001614:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001616:	7bfb      	ldrb	r3, [r7, #15]
 8001618:	6879      	ldr	r1, [r7, #4]
 800161a:	1c5a      	adds	r2, r3, #1
 800161c:	4613      	mov	r3, r2
 800161e:	009b      	lsls	r3, r3, #2
 8001620:	4413      	add	r3, r2
 8001622:	00db      	lsls	r3, r3, #3
 8001624:	440b      	add	r3, r1
 8001626:	2200      	movs	r2, #0
 8001628:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800162a:	7bfb      	ldrb	r3, [r7, #15]
 800162c:	3301      	adds	r3, #1
 800162e:	73fb      	strb	r3, [r7, #15]
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	791b      	ldrb	r3, [r3, #4]
 8001634:	7bfa      	ldrb	r2, [r7, #15]
 8001636:	429a      	cmp	r2, r3
 8001638:	d3bb      	bcc.n	80015b2 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800163a:	2300      	movs	r3, #0
 800163c:	73fb      	strb	r3, [r7, #15]
 800163e:	e044      	b.n	80016ca <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001640:	7bfa      	ldrb	r2, [r7, #15]
 8001642:	6879      	ldr	r1, [r7, #4]
 8001644:	4613      	mov	r3, r2
 8001646:	009b      	lsls	r3, r3, #2
 8001648:	4413      	add	r3, r2
 800164a:	00db      	lsls	r3, r3, #3
 800164c:	440b      	add	r3, r1
 800164e:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8001652:	2200      	movs	r2, #0
 8001654:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001656:	7bfa      	ldrb	r2, [r7, #15]
 8001658:	6879      	ldr	r1, [r7, #4]
 800165a:	4613      	mov	r3, r2
 800165c:	009b      	lsls	r3, r3, #2
 800165e:	4413      	add	r3, r2
 8001660:	00db      	lsls	r3, r3, #3
 8001662:	440b      	add	r3, r1
 8001664:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001668:	7bfa      	ldrb	r2, [r7, #15]
 800166a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800166c:	7bfa      	ldrb	r2, [r7, #15]
 800166e:	6879      	ldr	r1, [r7, #4]
 8001670:	4613      	mov	r3, r2
 8001672:	009b      	lsls	r3, r3, #2
 8001674:	4413      	add	r3, r2
 8001676:	00db      	lsls	r3, r3, #3
 8001678:	440b      	add	r3, r1
 800167a:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800167e:	2200      	movs	r2, #0
 8001680:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001682:	7bfa      	ldrb	r2, [r7, #15]
 8001684:	6879      	ldr	r1, [r7, #4]
 8001686:	4613      	mov	r3, r2
 8001688:	009b      	lsls	r3, r3, #2
 800168a:	4413      	add	r3, r2
 800168c:	00db      	lsls	r3, r3, #3
 800168e:	440b      	add	r3, r1
 8001690:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8001694:	2200      	movs	r2, #0
 8001696:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001698:	7bfa      	ldrb	r2, [r7, #15]
 800169a:	6879      	ldr	r1, [r7, #4]
 800169c:	4613      	mov	r3, r2
 800169e:	009b      	lsls	r3, r3, #2
 80016a0:	4413      	add	r3, r2
 80016a2:	00db      	lsls	r3, r3, #3
 80016a4:	440b      	add	r3, r1
 80016a6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80016aa:	2200      	movs	r2, #0
 80016ac:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80016ae:	7bfa      	ldrb	r2, [r7, #15]
 80016b0:	6879      	ldr	r1, [r7, #4]
 80016b2:	4613      	mov	r3, r2
 80016b4:	009b      	lsls	r3, r3, #2
 80016b6:	4413      	add	r3, r2
 80016b8:	00db      	lsls	r3, r3, #3
 80016ba:	440b      	add	r3, r1
 80016bc:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80016c0:	2200      	movs	r2, #0
 80016c2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80016c4:	7bfb      	ldrb	r3, [r7, #15]
 80016c6:	3301      	adds	r3, #1
 80016c8:	73fb      	strb	r3, [r7, #15]
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	791b      	ldrb	r3, [r3, #4]
 80016ce:	7bfa      	ldrb	r2, [r7, #15]
 80016d0:	429a      	cmp	r2, r3
 80016d2:	d3b5      	bcc.n	8001640 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	6818      	ldr	r0, [r3, #0]
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	3304      	adds	r3, #4
 80016dc:	e893 0006 	ldmia.w	r3, {r1, r2}
 80016e0:	f001 fded 	bl	80032be <USB_DevInit>

  hpcd->USB_Address = 0U;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2200      	movs	r2, #0
 80016e8:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2201      	movs	r2, #1
 80016ee:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
  return HAL_OK;
 80016f2:	2300      	movs	r3, #0
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	3710      	adds	r7, #16
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}

080016fc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8001702:	af00      	add	r7, sp, #0
 8001704:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001708:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800170c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800170e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001712:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d102      	bne.n	8001722 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 800171c:	2301      	movs	r3, #1
 800171e:	f000 bff4 	b.w	800270a <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001722:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001726:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f003 0301 	and.w	r3, r3, #1
 8001732:	2b00      	cmp	r3, #0
 8001734:	f000 816d 	beq.w	8001a12 <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001738:	4bb4      	ldr	r3, [pc, #720]	@ (8001a0c <HAL_RCC_OscConfig+0x310>)
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	f003 030c 	and.w	r3, r3, #12
 8001740:	2b04      	cmp	r3, #4
 8001742:	d00c      	beq.n	800175e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001744:	4bb1      	ldr	r3, [pc, #708]	@ (8001a0c <HAL_RCC_OscConfig+0x310>)
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	f003 030c 	and.w	r3, r3, #12
 800174c:	2b08      	cmp	r3, #8
 800174e:	d157      	bne.n	8001800 <HAL_RCC_OscConfig+0x104>
 8001750:	4bae      	ldr	r3, [pc, #696]	@ (8001a0c <HAL_RCC_OscConfig+0x310>)
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001758:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800175c:	d150      	bne.n	8001800 <HAL_RCC_OscConfig+0x104>
 800175e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001762:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001766:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 800176a:	fa93 f3a3 	rbit	r3, r3
 800176e:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001772:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001776:	fab3 f383 	clz	r3, r3
 800177a:	b2db      	uxtb	r3, r3
 800177c:	2b3f      	cmp	r3, #63	@ 0x3f
 800177e:	d802      	bhi.n	8001786 <HAL_RCC_OscConfig+0x8a>
 8001780:	4ba2      	ldr	r3, [pc, #648]	@ (8001a0c <HAL_RCC_OscConfig+0x310>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	e015      	b.n	80017b2 <HAL_RCC_OscConfig+0xb6>
 8001786:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800178a:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800178e:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8001792:	fa93 f3a3 	rbit	r3, r3
 8001796:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 800179a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800179e:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80017a2:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80017a6:	fa93 f3a3 	rbit	r3, r3
 80017aa:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 80017ae:	4b97      	ldr	r3, [pc, #604]	@ (8001a0c <HAL_RCC_OscConfig+0x310>)
 80017b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017b2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80017b6:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 80017ba:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 80017be:	fa92 f2a2 	rbit	r2, r2
 80017c2:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 80017c6:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 80017ca:	fab2 f282 	clz	r2, r2
 80017ce:	b2d2      	uxtb	r2, r2
 80017d0:	f042 0220 	orr.w	r2, r2, #32
 80017d4:	b2d2      	uxtb	r2, r2
 80017d6:	f002 021f 	and.w	r2, r2, #31
 80017da:	2101      	movs	r1, #1
 80017dc:	fa01 f202 	lsl.w	r2, r1, r2
 80017e0:	4013      	ands	r3, r2
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	f000 8114 	beq.w	8001a10 <HAL_RCC_OscConfig+0x314>
 80017e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017ec:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	f040 810b 	bne.w	8001a10 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 80017fa:	2301      	movs	r3, #1
 80017fc:	f000 bf85 	b.w	800270a <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001800:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001804:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001810:	d106      	bne.n	8001820 <HAL_RCC_OscConfig+0x124>
 8001812:	4b7e      	ldr	r3, [pc, #504]	@ (8001a0c <HAL_RCC_OscConfig+0x310>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	4a7d      	ldr	r2, [pc, #500]	@ (8001a0c <HAL_RCC_OscConfig+0x310>)
 8001818:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800181c:	6013      	str	r3, [r2, #0]
 800181e:	e036      	b.n	800188e <HAL_RCC_OscConfig+0x192>
 8001820:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001824:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d10c      	bne.n	800184a <HAL_RCC_OscConfig+0x14e>
 8001830:	4b76      	ldr	r3, [pc, #472]	@ (8001a0c <HAL_RCC_OscConfig+0x310>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a75      	ldr	r2, [pc, #468]	@ (8001a0c <HAL_RCC_OscConfig+0x310>)
 8001836:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800183a:	6013      	str	r3, [r2, #0]
 800183c:	4b73      	ldr	r3, [pc, #460]	@ (8001a0c <HAL_RCC_OscConfig+0x310>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4a72      	ldr	r2, [pc, #456]	@ (8001a0c <HAL_RCC_OscConfig+0x310>)
 8001842:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001846:	6013      	str	r3, [r2, #0]
 8001848:	e021      	b.n	800188e <HAL_RCC_OscConfig+0x192>
 800184a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800184e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800185a:	d10c      	bne.n	8001876 <HAL_RCC_OscConfig+0x17a>
 800185c:	4b6b      	ldr	r3, [pc, #428]	@ (8001a0c <HAL_RCC_OscConfig+0x310>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a6a      	ldr	r2, [pc, #424]	@ (8001a0c <HAL_RCC_OscConfig+0x310>)
 8001862:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001866:	6013      	str	r3, [r2, #0]
 8001868:	4b68      	ldr	r3, [pc, #416]	@ (8001a0c <HAL_RCC_OscConfig+0x310>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a67      	ldr	r2, [pc, #412]	@ (8001a0c <HAL_RCC_OscConfig+0x310>)
 800186e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001872:	6013      	str	r3, [r2, #0]
 8001874:	e00b      	b.n	800188e <HAL_RCC_OscConfig+0x192>
 8001876:	4b65      	ldr	r3, [pc, #404]	@ (8001a0c <HAL_RCC_OscConfig+0x310>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	4a64      	ldr	r2, [pc, #400]	@ (8001a0c <HAL_RCC_OscConfig+0x310>)
 800187c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001880:	6013      	str	r3, [r2, #0]
 8001882:	4b62      	ldr	r3, [pc, #392]	@ (8001a0c <HAL_RCC_OscConfig+0x310>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a61      	ldr	r2, [pc, #388]	@ (8001a0c <HAL_RCC_OscConfig+0x310>)
 8001888:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800188c:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800188e:	4b5f      	ldr	r3, [pc, #380]	@ (8001a0c <HAL_RCC_OscConfig+0x310>)
 8001890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001892:	f023 020f 	bic.w	r2, r3, #15
 8001896:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800189a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	689b      	ldr	r3, [r3, #8]
 80018a2:	495a      	ldr	r1, [pc, #360]	@ (8001a0c <HAL_RCC_OscConfig+0x310>)
 80018a4:	4313      	orrs	r3, r2
 80018a6:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018ac:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d054      	beq.n	8001962 <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018b8:	f7ff fb62 	bl	8000f80 <HAL_GetTick>
 80018bc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018c0:	e00a      	b.n	80018d8 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018c2:	f7ff fb5d 	bl	8000f80 <HAL_GetTick>
 80018c6:	4602      	mov	r2, r0
 80018c8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80018cc:	1ad3      	subs	r3, r2, r3
 80018ce:	2b64      	cmp	r3, #100	@ 0x64
 80018d0:	d902      	bls.n	80018d8 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 80018d2:	2303      	movs	r3, #3
 80018d4:	f000 bf19 	b.w	800270a <HAL_RCC_OscConfig+0x100e>
 80018d8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80018dc:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018e0:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 80018e4:	fa93 f3a3 	rbit	r3, r3
 80018e8:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 80018ec:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018f0:	fab3 f383 	clz	r3, r3
 80018f4:	b2db      	uxtb	r3, r3
 80018f6:	2b3f      	cmp	r3, #63	@ 0x3f
 80018f8:	d802      	bhi.n	8001900 <HAL_RCC_OscConfig+0x204>
 80018fa:	4b44      	ldr	r3, [pc, #272]	@ (8001a0c <HAL_RCC_OscConfig+0x310>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	e015      	b.n	800192c <HAL_RCC_OscConfig+0x230>
 8001900:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001904:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001908:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 800190c:	fa93 f3a3 	rbit	r3, r3
 8001910:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8001914:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001918:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 800191c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8001920:	fa93 f3a3 	rbit	r3, r3
 8001924:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8001928:	4b38      	ldr	r3, [pc, #224]	@ (8001a0c <HAL_RCC_OscConfig+0x310>)
 800192a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800192c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001930:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8001934:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001938:	fa92 f2a2 	rbit	r2, r2
 800193c:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8001940:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8001944:	fab2 f282 	clz	r2, r2
 8001948:	b2d2      	uxtb	r2, r2
 800194a:	f042 0220 	orr.w	r2, r2, #32
 800194e:	b2d2      	uxtb	r2, r2
 8001950:	f002 021f 	and.w	r2, r2, #31
 8001954:	2101      	movs	r1, #1
 8001956:	fa01 f202 	lsl.w	r2, r1, r2
 800195a:	4013      	ands	r3, r2
 800195c:	2b00      	cmp	r3, #0
 800195e:	d0b0      	beq.n	80018c2 <HAL_RCC_OscConfig+0x1c6>
 8001960:	e057      	b.n	8001a12 <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001962:	f7ff fb0d 	bl	8000f80 <HAL_GetTick>
 8001966:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800196a:	e00a      	b.n	8001982 <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800196c:	f7ff fb08 	bl	8000f80 <HAL_GetTick>
 8001970:	4602      	mov	r2, r0
 8001972:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001976:	1ad3      	subs	r3, r2, r3
 8001978:	2b64      	cmp	r3, #100	@ 0x64
 800197a:	d902      	bls.n	8001982 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 800197c:	2303      	movs	r3, #3
 800197e:	f000 bec4 	b.w	800270a <HAL_RCC_OscConfig+0x100e>
 8001982:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001986:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800198a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 800198e:	fa93 f3a3 	rbit	r3, r3
 8001992:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8001996:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800199a:	fab3 f383 	clz	r3, r3
 800199e:	b2db      	uxtb	r3, r3
 80019a0:	2b3f      	cmp	r3, #63	@ 0x3f
 80019a2:	d802      	bhi.n	80019aa <HAL_RCC_OscConfig+0x2ae>
 80019a4:	4b19      	ldr	r3, [pc, #100]	@ (8001a0c <HAL_RCC_OscConfig+0x310>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	e015      	b.n	80019d6 <HAL_RCC_OscConfig+0x2da>
 80019aa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80019ae:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019b2:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 80019b6:	fa93 f3a3 	rbit	r3, r3
 80019ba:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80019be:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80019c2:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80019c6:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80019ca:	fa93 f3a3 	rbit	r3, r3
 80019ce:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 80019d2:	4b0e      	ldr	r3, [pc, #56]	@ (8001a0c <HAL_RCC_OscConfig+0x310>)
 80019d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019d6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80019da:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 80019de:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80019e2:	fa92 f2a2 	rbit	r2, r2
 80019e6:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 80019ea:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 80019ee:	fab2 f282 	clz	r2, r2
 80019f2:	b2d2      	uxtb	r2, r2
 80019f4:	f042 0220 	orr.w	r2, r2, #32
 80019f8:	b2d2      	uxtb	r2, r2
 80019fa:	f002 021f 	and.w	r2, r2, #31
 80019fe:	2101      	movs	r1, #1
 8001a00:	fa01 f202 	lsl.w	r2, r1, r2
 8001a04:	4013      	ands	r3, r2
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d1b0      	bne.n	800196c <HAL_RCC_OscConfig+0x270>
 8001a0a:	e002      	b.n	8001a12 <HAL_RCC_OscConfig+0x316>
 8001a0c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a12:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a16:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f003 0302 	and.w	r3, r3, #2
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	f000 816c 	beq.w	8001d00 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001a28:	4bcc      	ldr	r3, [pc, #816]	@ (8001d5c <HAL_RCC_OscConfig+0x660>)
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	f003 030c 	and.w	r3, r3, #12
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d00b      	beq.n	8001a4c <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001a34:	4bc9      	ldr	r3, [pc, #804]	@ (8001d5c <HAL_RCC_OscConfig+0x660>)
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	f003 030c 	and.w	r3, r3, #12
 8001a3c:	2b08      	cmp	r3, #8
 8001a3e:	d16d      	bne.n	8001b1c <HAL_RCC_OscConfig+0x420>
 8001a40:	4bc6      	ldr	r3, [pc, #792]	@ (8001d5c <HAL_RCC_OscConfig+0x660>)
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d167      	bne.n	8001b1c <HAL_RCC_OscConfig+0x420>
 8001a4c:	2302      	movs	r3, #2
 8001a4e:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a52:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001a56:	fa93 f3a3 	rbit	r3, r3
 8001a5a:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8001a5e:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a62:	fab3 f383 	clz	r3, r3
 8001a66:	b2db      	uxtb	r3, r3
 8001a68:	2b3f      	cmp	r3, #63	@ 0x3f
 8001a6a:	d802      	bhi.n	8001a72 <HAL_RCC_OscConfig+0x376>
 8001a6c:	4bbb      	ldr	r3, [pc, #748]	@ (8001d5c <HAL_RCC_OscConfig+0x660>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	e013      	b.n	8001a9a <HAL_RCC_OscConfig+0x39e>
 8001a72:	2302      	movs	r3, #2
 8001a74:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a78:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001a7c:	fa93 f3a3 	rbit	r3, r3
 8001a80:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001a84:	2302      	movs	r3, #2
 8001a86:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001a8a:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8001a8e:	fa93 f3a3 	rbit	r3, r3
 8001a92:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8001a96:	4bb1      	ldr	r3, [pc, #708]	@ (8001d5c <HAL_RCC_OscConfig+0x660>)
 8001a98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a9a:	2202      	movs	r2, #2
 8001a9c:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8001aa0:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8001aa4:	fa92 f2a2 	rbit	r2, r2
 8001aa8:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8001aac:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001ab0:	fab2 f282 	clz	r2, r2
 8001ab4:	b2d2      	uxtb	r2, r2
 8001ab6:	f042 0220 	orr.w	r2, r2, #32
 8001aba:	b2d2      	uxtb	r2, r2
 8001abc:	f002 021f 	and.w	r2, r2, #31
 8001ac0:	2101      	movs	r1, #1
 8001ac2:	fa01 f202 	lsl.w	r2, r1, r2
 8001ac6:	4013      	ands	r3, r2
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d00a      	beq.n	8001ae2 <HAL_RCC_OscConfig+0x3e6>
 8001acc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ad0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	691b      	ldr	r3, [r3, #16]
 8001ad8:	2b01      	cmp	r3, #1
 8001ada:	d002      	beq.n	8001ae2 <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8001adc:	2301      	movs	r3, #1
 8001ade:	f000 be14 	b.w	800270a <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ae2:	4b9e      	ldr	r3, [pc, #632]	@ (8001d5c <HAL_RCC_OscConfig+0x660>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001aea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001aee:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	695b      	ldr	r3, [r3, #20]
 8001af6:	21f8      	movs	r1, #248	@ 0xf8
 8001af8:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001afc:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8001b00:	fa91 f1a1 	rbit	r1, r1
 8001b04:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8001b08:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8001b0c:	fab1 f181 	clz	r1, r1
 8001b10:	b2c9      	uxtb	r1, r1
 8001b12:	408b      	lsls	r3, r1
 8001b14:	4991      	ldr	r1, [pc, #580]	@ (8001d5c <HAL_RCC_OscConfig+0x660>)
 8001b16:	4313      	orrs	r3, r2
 8001b18:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b1a:	e0f1      	b.n	8001d00 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b20:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	691b      	ldr	r3, [r3, #16]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	f000 8083 	beq.w	8001c34 <HAL_RCC_OscConfig+0x538>
 8001b2e:	2301      	movs	r3, #1
 8001b30:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b34:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001b38:	fa93 f3a3 	rbit	r3, r3
 8001b3c:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8001b40:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b44:	fab3 f383 	clz	r3, r3
 8001b48:	b2db      	uxtb	r3, r3
 8001b4a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001b4e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001b52:	009b      	lsls	r3, r3, #2
 8001b54:	461a      	mov	r2, r3
 8001b56:	2301      	movs	r3, #1
 8001b58:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b5a:	f7ff fa11 	bl	8000f80 <HAL_GetTick>
 8001b5e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b62:	e00a      	b.n	8001b7a <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b64:	f7ff fa0c 	bl	8000f80 <HAL_GetTick>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001b6e:	1ad3      	subs	r3, r2, r3
 8001b70:	2b02      	cmp	r3, #2
 8001b72:	d902      	bls.n	8001b7a <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8001b74:	2303      	movs	r3, #3
 8001b76:	f000 bdc8 	b.w	800270a <HAL_RCC_OscConfig+0x100e>
 8001b7a:	2302      	movs	r3, #2
 8001b7c:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b80:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001b84:	fa93 f3a3 	rbit	r3, r3
 8001b88:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8001b8c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b90:	fab3 f383 	clz	r3, r3
 8001b94:	b2db      	uxtb	r3, r3
 8001b96:	2b3f      	cmp	r3, #63	@ 0x3f
 8001b98:	d802      	bhi.n	8001ba0 <HAL_RCC_OscConfig+0x4a4>
 8001b9a:	4b70      	ldr	r3, [pc, #448]	@ (8001d5c <HAL_RCC_OscConfig+0x660>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	e013      	b.n	8001bc8 <HAL_RCC_OscConfig+0x4cc>
 8001ba0:	2302      	movs	r3, #2
 8001ba2:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ba6:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8001baa:	fa93 f3a3 	rbit	r3, r3
 8001bae:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8001bb2:	2302      	movs	r3, #2
 8001bb4:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8001bb8:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8001bbc:	fa93 f3a3 	rbit	r3, r3
 8001bc0:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8001bc4:	4b65      	ldr	r3, [pc, #404]	@ (8001d5c <HAL_RCC_OscConfig+0x660>)
 8001bc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bc8:	2202      	movs	r2, #2
 8001bca:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8001bce:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8001bd2:	fa92 f2a2 	rbit	r2, r2
 8001bd6:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8001bda:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8001bde:	fab2 f282 	clz	r2, r2
 8001be2:	b2d2      	uxtb	r2, r2
 8001be4:	f042 0220 	orr.w	r2, r2, #32
 8001be8:	b2d2      	uxtb	r2, r2
 8001bea:	f002 021f 	and.w	r2, r2, #31
 8001bee:	2101      	movs	r1, #1
 8001bf0:	fa01 f202 	lsl.w	r2, r1, r2
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d0b4      	beq.n	8001b64 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bfa:	4b58      	ldr	r3, [pc, #352]	@ (8001d5c <HAL_RCC_OscConfig+0x660>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c02:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c06:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	695b      	ldr	r3, [r3, #20]
 8001c0e:	21f8      	movs	r1, #248	@ 0xf8
 8001c10:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c14:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8001c18:	fa91 f1a1 	rbit	r1, r1
 8001c1c:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8001c20:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8001c24:	fab1 f181 	clz	r1, r1
 8001c28:	b2c9      	uxtb	r1, r1
 8001c2a:	408b      	lsls	r3, r1
 8001c2c:	494b      	ldr	r1, [pc, #300]	@ (8001d5c <HAL_RCC_OscConfig+0x660>)
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	600b      	str	r3, [r1, #0]
 8001c32:	e065      	b.n	8001d00 <HAL_RCC_OscConfig+0x604>
 8001c34:	2301      	movs	r3, #1
 8001c36:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c3a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001c3e:	fa93 f3a3 	rbit	r3, r3
 8001c42:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8001c46:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c4a:	fab3 f383 	clz	r3, r3
 8001c4e:	b2db      	uxtb	r3, r3
 8001c50:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001c54:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001c58:	009b      	lsls	r3, r3, #2
 8001c5a:	461a      	mov	r2, r3
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c60:	f7ff f98e 	bl	8000f80 <HAL_GetTick>
 8001c64:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c68:	e00a      	b.n	8001c80 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c6a:	f7ff f989 	bl	8000f80 <HAL_GetTick>
 8001c6e:	4602      	mov	r2, r0
 8001c70:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001c74:	1ad3      	subs	r3, r2, r3
 8001c76:	2b02      	cmp	r3, #2
 8001c78:	d902      	bls.n	8001c80 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8001c7a:	2303      	movs	r3, #3
 8001c7c:	f000 bd45 	b.w	800270a <HAL_RCC_OscConfig+0x100e>
 8001c80:	2302      	movs	r3, #2
 8001c82:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c86:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001c8a:	fa93 f3a3 	rbit	r3, r3
 8001c8e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8001c92:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c96:	fab3 f383 	clz	r3, r3
 8001c9a:	b2db      	uxtb	r3, r3
 8001c9c:	2b3f      	cmp	r3, #63	@ 0x3f
 8001c9e:	d802      	bhi.n	8001ca6 <HAL_RCC_OscConfig+0x5aa>
 8001ca0:	4b2e      	ldr	r3, [pc, #184]	@ (8001d5c <HAL_RCC_OscConfig+0x660>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	e013      	b.n	8001cce <HAL_RCC_OscConfig+0x5d2>
 8001ca6:	2302      	movs	r3, #2
 8001ca8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cac:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001cb0:	fa93 f3a3 	rbit	r3, r3
 8001cb4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8001cb8:	2302      	movs	r3, #2
 8001cba:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8001cbe:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001cc2:	fa93 f3a3 	rbit	r3, r3
 8001cc6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8001cca:	4b24      	ldr	r3, [pc, #144]	@ (8001d5c <HAL_RCC_OscConfig+0x660>)
 8001ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cce:	2202      	movs	r2, #2
 8001cd0:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8001cd4:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8001cd8:	fa92 f2a2 	rbit	r2, r2
 8001cdc:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8001ce0:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8001ce4:	fab2 f282 	clz	r2, r2
 8001ce8:	b2d2      	uxtb	r2, r2
 8001cea:	f042 0220 	orr.w	r2, r2, #32
 8001cee:	b2d2      	uxtb	r2, r2
 8001cf0:	f002 021f 	and.w	r2, r2, #31
 8001cf4:	2101      	movs	r1, #1
 8001cf6:	fa01 f202 	lsl.w	r2, r1, r2
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d1b4      	bne.n	8001c6a <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d04:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f003 0308 	and.w	r3, r3, #8
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	f000 8115 	beq.w	8001f40 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d1a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	699b      	ldr	r3, [r3, #24]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d07e      	beq.n	8001e24 <HAL_RCC_OscConfig+0x728>
 8001d26:	2301      	movs	r3, #1
 8001d28:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d2c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001d30:	fa93 f3a3 	rbit	r3, r3
 8001d34:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8001d38:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d3c:	fab3 f383 	clz	r3, r3
 8001d40:	b2db      	uxtb	r3, r3
 8001d42:	461a      	mov	r2, r3
 8001d44:	4b06      	ldr	r3, [pc, #24]	@ (8001d60 <HAL_RCC_OscConfig+0x664>)
 8001d46:	4413      	add	r3, r2
 8001d48:	009b      	lsls	r3, r3, #2
 8001d4a:	461a      	mov	r2, r3
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d50:	f7ff f916 	bl	8000f80 <HAL_GetTick>
 8001d54:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d58:	e00f      	b.n	8001d7a <HAL_RCC_OscConfig+0x67e>
 8001d5a:	bf00      	nop
 8001d5c:	40021000 	.word	0x40021000
 8001d60:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d64:	f7ff f90c 	bl	8000f80 <HAL_GetTick>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001d6e:	1ad3      	subs	r3, r2, r3
 8001d70:	2b02      	cmp	r3, #2
 8001d72:	d902      	bls.n	8001d7a <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8001d74:	2303      	movs	r3, #3
 8001d76:	f000 bcc8 	b.w	800270a <HAL_RCC_OscConfig+0x100e>
 8001d7a:	2302      	movs	r3, #2
 8001d7c:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d80:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001d84:	fa93 f3a3 	rbit	r3, r3
 8001d88:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001d8c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d90:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001d94:	2202      	movs	r2, #2
 8001d96:	601a      	str	r2, [r3, #0]
 8001d98:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d9c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	fa93 f2a3 	rbit	r2, r3
 8001da6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001daa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001dae:	601a      	str	r2, [r3, #0]
 8001db0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001db4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001db8:	2202      	movs	r2, #2
 8001dba:	601a      	str	r2, [r3, #0]
 8001dbc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001dc0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	fa93 f2a3 	rbit	r2, r3
 8001dca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001dce:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001dd2:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001dd4:	4bb0      	ldr	r3, [pc, #704]	@ (8002098 <HAL_RCC_OscConfig+0x99c>)
 8001dd6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001dd8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ddc:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001de0:	2102      	movs	r1, #2
 8001de2:	6019      	str	r1, [r3, #0]
 8001de4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001de8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	fa93 f1a3 	rbit	r1, r3
 8001df2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001df6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001dfa:	6019      	str	r1, [r3, #0]
  return result;
 8001dfc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e00:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	fab3 f383 	clz	r3, r3
 8001e0a:	b2db      	uxtb	r3, r3
 8001e0c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001e10:	b2db      	uxtb	r3, r3
 8001e12:	f003 031f 	and.w	r3, r3, #31
 8001e16:	2101      	movs	r1, #1
 8001e18:	fa01 f303 	lsl.w	r3, r1, r3
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d0a0      	beq.n	8001d64 <HAL_RCC_OscConfig+0x668>
 8001e22:	e08d      	b.n	8001f40 <HAL_RCC_OscConfig+0x844>
 8001e24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e28:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e34:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	fa93 f2a3 	rbit	r2, r3
 8001e3e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e42:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001e46:	601a      	str	r2, [r3, #0]
  return result;
 8001e48:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e4c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001e50:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e52:	fab3 f383 	clz	r3, r3
 8001e56:	b2db      	uxtb	r3, r3
 8001e58:	461a      	mov	r2, r3
 8001e5a:	4b90      	ldr	r3, [pc, #576]	@ (800209c <HAL_RCC_OscConfig+0x9a0>)
 8001e5c:	4413      	add	r3, r2
 8001e5e:	009b      	lsls	r3, r3, #2
 8001e60:	461a      	mov	r2, r3
 8001e62:	2300      	movs	r3, #0
 8001e64:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e66:	f7ff f88b 	bl	8000f80 <HAL_GetTick>
 8001e6a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e6e:	e00a      	b.n	8001e86 <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e70:	f7ff f886 	bl	8000f80 <HAL_GetTick>
 8001e74:	4602      	mov	r2, r0
 8001e76:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001e7a:	1ad3      	subs	r3, r2, r3
 8001e7c:	2b02      	cmp	r3, #2
 8001e7e:	d902      	bls.n	8001e86 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8001e80:	2303      	movs	r3, #3
 8001e82:	f000 bc42 	b.w	800270a <HAL_RCC_OscConfig+0x100e>
 8001e86:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e8a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001e8e:	2202      	movs	r2, #2
 8001e90:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e92:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e96:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	fa93 f2a3 	rbit	r2, r3
 8001ea0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ea4:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001ea8:	601a      	str	r2, [r3, #0]
 8001eaa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001eae:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001eb2:	2202      	movs	r2, #2
 8001eb4:	601a      	str	r2, [r3, #0]
 8001eb6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001eba:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	fa93 f2a3 	rbit	r2, r3
 8001ec4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ec8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001ecc:	601a      	str	r2, [r3, #0]
 8001ece:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ed2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001ed6:	2202      	movs	r2, #2
 8001ed8:	601a      	str	r2, [r3, #0]
 8001eda:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ede:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	fa93 f2a3 	rbit	r2, r3
 8001ee8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001eec:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001ef0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ef2:	4b69      	ldr	r3, [pc, #420]	@ (8002098 <HAL_RCC_OscConfig+0x99c>)
 8001ef4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001ef6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001efa:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001efe:	2102      	movs	r1, #2
 8001f00:	6019      	str	r1, [r3, #0]
 8001f02:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f06:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	fa93 f1a3 	rbit	r1, r3
 8001f10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f14:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001f18:	6019      	str	r1, [r3, #0]
  return result;
 8001f1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f1e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	fab3 f383 	clz	r3, r3
 8001f28:	b2db      	uxtb	r3, r3
 8001f2a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001f2e:	b2db      	uxtb	r3, r3
 8001f30:	f003 031f 	and.w	r3, r3, #31
 8001f34:	2101      	movs	r1, #1
 8001f36:	fa01 f303 	lsl.w	r3, r1, r3
 8001f3a:	4013      	ands	r3, r2
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d197      	bne.n	8001e70 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f44:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f003 0304 	and.w	r3, r3, #4
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	f000 819e 	beq.w	8002292 <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f56:	2300      	movs	r3, #0
 8001f58:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f5c:	4b4e      	ldr	r3, [pc, #312]	@ (8002098 <HAL_RCC_OscConfig+0x99c>)
 8001f5e:	69db      	ldr	r3, [r3, #28]
 8001f60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d116      	bne.n	8001f96 <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f68:	4b4b      	ldr	r3, [pc, #300]	@ (8002098 <HAL_RCC_OscConfig+0x99c>)
 8001f6a:	69db      	ldr	r3, [r3, #28]
 8001f6c:	4a4a      	ldr	r2, [pc, #296]	@ (8002098 <HAL_RCC_OscConfig+0x99c>)
 8001f6e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f72:	61d3      	str	r3, [r2, #28]
 8001f74:	4b48      	ldr	r3, [pc, #288]	@ (8002098 <HAL_RCC_OscConfig+0x99c>)
 8001f76:	69db      	ldr	r3, [r3, #28]
 8001f78:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8001f7c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f80:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8001f84:	601a      	str	r2, [r3, #0]
 8001f86:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f8a:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8001f8e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001f90:	2301      	movs	r3, #1
 8001f92:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f96:	4b42      	ldr	r3, [pc, #264]	@ (80020a0 <HAL_RCC_OscConfig+0x9a4>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d11a      	bne.n	8001fd8 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fa2:	4b3f      	ldr	r3, [pc, #252]	@ (80020a0 <HAL_RCC_OscConfig+0x9a4>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a3e      	ldr	r2, [pc, #248]	@ (80020a0 <HAL_RCC_OscConfig+0x9a4>)
 8001fa8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fac:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fae:	f7fe ffe7 	bl	8000f80 <HAL_GetTick>
 8001fb2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fb6:	e009      	b.n	8001fcc <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fb8:	f7fe ffe2 	bl	8000f80 <HAL_GetTick>
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001fc2:	1ad3      	subs	r3, r2, r3
 8001fc4:	2b64      	cmp	r3, #100	@ 0x64
 8001fc6:	d901      	bls.n	8001fcc <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8001fc8:	2303      	movs	r3, #3
 8001fca:	e39e      	b.n	800270a <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fcc:	4b34      	ldr	r3, [pc, #208]	@ (80020a0 <HAL_RCC_OscConfig+0x9a4>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d0ef      	beq.n	8001fb8 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fd8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fdc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	2b01      	cmp	r3, #1
 8001fe6:	d106      	bne.n	8001ff6 <HAL_RCC_OscConfig+0x8fa>
 8001fe8:	4b2b      	ldr	r3, [pc, #172]	@ (8002098 <HAL_RCC_OscConfig+0x99c>)
 8001fea:	6a1b      	ldr	r3, [r3, #32]
 8001fec:	4a2a      	ldr	r2, [pc, #168]	@ (8002098 <HAL_RCC_OscConfig+0x99c>)
 8001fee:	f043 0301 	orr.w	r3, r3, #1
 8001ff2:	6213      	str	r3, [r2, #32]
 8001ff4:	e035      	b.n	8002062 <HAL_RCC_OscConfig+0x966>
 8001ff6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ffa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	68db      	ldr	r3, [r3, #12]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d10c      	bne.n	8002020 <HAL_RCC_OscConfig+0x924>
 8002006:	4b24      	ldr	r3, [pc, #144]	@ (8002098 <HAL_RCC_OscConfig+0x99c>)
 8002008:	6a1b      	ldr	r3, [r3, #32]
 800200a:	4a23      	ldr	r2, [pc, #140]	@ (8002098 <HAL_RCC_OscConfig+0x99c>)
 800200c:	f023 0301 	bic.w	r3, r3, #1
 8002010:	6213      	str	r3, [r2, #32]
 8002012:	4b21      	ldr	r3, [pc, #132]	@ (8002098 <HAL_RCC_OscConfig+0x99c>)
 8002014:	6a1b      	ldr	r3, [r3, #32]
 8002016:	4a20      	ldr	r2, [pc, #128]	@ (8002098 <HAL_RCC_OscConfig+0x99c>)
 8002018:	f023 0304 	bic.w	r3, r3, #4
 800201c:	6213      	str	r3, [r2, #32]
 800201e:	e020      	b.n	8002062 <HAL_RCC_OscConfig+0x966>
 8002020:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002024:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	68db      	ldr	r3, [r3, #12]
 800202c:	2b05      	cmp	r3, #5
 800202e:	d10c      	bne.n	800204a <HAL_RCC_OscConfig+0x94e>
 8002030:	4b19      	ldr	r3, [pc, #100]	@ (8002098 <HAL_RCC_OscConfig+0x99c>)
 8002032:	6a1b      	ldr	r3, [r3, #32]
 8002034:	4a18      	ldr	r2, [pc, #96]	@ (8002098 <HAL_RCC_OscConfig+0x99c>)
 8002036:	f043 0304 	orr.w	r3, r3, #4
 800203a:	6213      	str	r3, [r2, #32]
 800203c:	4b16      	ldr	r3, [pc, #88]	@ (8002098 <HAL_RCC_OscConfig+0x99c>)
 800203e:	6a1b      	ldr	r3, [r3, #32]
 8002040:	4a15      	ldr	r2, [pc, #84]	@ (8002098 <HAL_RCC_OscConfig+0x99c>)
 8002042:	f043 0301 	orr.w	r3, r3, #1
 8002046:	6213      	str	r3, [r2, #32]
 8002048:	e00b      	b.n	8002062 <HAL_RCC_OscConfig+0x966>
 800204a:	4b13      	ldr	r3, [pc, #76]	@ (8002098 <HAL_RCC_OscConfig+0x99c>)
 800204c:	6a1b      	ldr	r3, [r3, #32]
 800204e:	4a12      	ldr	r2, [pc, #72]	@ (8002098 <HAL_RCC_OscConfig+0x99c>)
 8002050:	f023 0301 	bic.w	r3, r3, #1
 8002054:	6213      	str	r3, [r2, #32]
 8002056:	4b10      	ldr	r3, [pc, #64]	@ (8002098 <HAL_RCC_OscConfig+0x99c>)
 8002058:	6a1b      	ldr	r3, [r3, #32]
 800205a:	4a0f      	ldr	r2, [pc, #60]	@ (8002098 <HAL_RCC_OscConfig+0x99c>)
 800205c:	f023 0304 	bic.w	r3, r3, #4
 8002060:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002062:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002066:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	68db      	ldr	r3, [r3, #12]
 800206e:	2b00      	cmp	r3, #0
 8002070:	f000 8087 	beq.w	8002182 <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002074:	f7fe ff84 	bl	8000f80 <HAL_GetTick>
 8002078:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800207c:	e012      	b.n	80020a4 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800207e:	f7fe ff7f 	bl	8000f80 <HAL_GetTick>
 8002082:	4602      	mov	r2, r0
 8002084:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002088:	1ad3      	subs	r3, r2, r3
 800208a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800208e:	4293      	cmp	r3, r2
 8002090:	d908      	bls.n	80020a4 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8002092:	2303      	movs	r3, #3
 8002094:	e339      	b.n	800270a <HAL_RCC_OscConfig+0x100e>
 8002096:	bf00      	nop
 8002098:	40021000 	.word	0x40021000
 800209c:	10908120 	.word	0x10908120
 80020a0:	40007000 	.word	0x40007000
 80020a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020a8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80020ac:	2202      	movs	r2, #2
 80020ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020b4:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	fa93 f2a3 	rbit	r2, r3
 80020be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020c2:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80020c6:	601a      	str	r2, [r3, #0]
 80020c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020cc:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80020d0:	2202      	movs	r2, #2
 80020d2:	601a      	str	r2, [r3, #0]
 80020d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020d8:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	fa93 f2a3 	rbit	r2, r3
 80020e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020e6:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80020ea:	601a      	str	r2, [r3, #0]
  return result;
 80020ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020f0:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80020f4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020f6:	fab3 f383 	clz	r3, r3
 80020fa:	b2db      	uxtb	r3, r3
 80020fc:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002100:	b2db      	uxtb	r3, r3
 8002102:	2b00      	cmp	r3, #0
 8002104:	d102      	bne.n	800210c <HAL_RCC_OscConfig+0xa10>
 8002106:	4b98      	ldr	r3, [pc, #608]	@ (8002368 <HAL_RCC_OscConfig+0xc6c>)
 8002108:	6a1b      	ldr	r3, [r3, #32]
 800210a:	e013      	b.n	8002134 <HAL_RCC_OscConfig+0xa38>
 800210c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002110:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002114:	2202      	movs	r2, #2
 8002116:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002118:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800211c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	fa93 f2a3 	rbit	r2, r3
 8002126:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800212a:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800212e:	601a      	str	r2, [r3, #0]
 8002130:	4b8d      	ldr	r3, [pc, #564]	@ (8002368 <HAL_RCC_OscConfig+0xc6c>)
 8002132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002134:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002138:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 800213c:	2102      	movs	r1, #2
 800213e:	6011      	str	r1, [r2, #0]
 8002140:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002144:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002148:	6812      	ldr	r2, [r2, #0]
 800214a:	fa92 f1a2 	rbit	r1, r2
 800214e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002152:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002156:	6011      	str	r1, [r2, #0]
  return result;
 8002158:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800215c:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002160:	6812      	ldr	r2, [r2, #0]
 8002162:	fab2 f282 	clz	r2, r2
 8002166:	b2d2      	uxtb	r2, r2
 8002168:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800216c:	b2d2      	uxtb	r2, r2
 800216e:	f002 021f 	and.w	r2, r2, #31
 8002172:	2101      	movs	r1, #1
 8002174:	fa01 f202 	lsl.w	r2, r1, r2
 8002178:	4013      	ands	r3, r2
 800217a:	2b00      	cmp	r3, #0
 800217c:	f43f af7f 	beq.w	800207e <HAL_RCC_OscConfig+0x982>
 8002180:	e07d      	b.n	800227e <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002182:	f7fe fefd 	bl	8000f80 <HAL_GetTick>
 8002186:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800218a:	e00b      	b.n	80021a4 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800218c:	f7fe fef8 	bl	8000f80 <HAL_GetTick>
 8002190:	4602      	mov	r2, r0
 8002192:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002196:	1ad3      	subs	r3, r2, r3
 8002198:	f241 3288 	movw	r2, #5000	@ 0x1388
 800219c:	4293      	cmp	r3, r2
 800219e:	d901      	bls.n	80021a4 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 80021a0:	2303      	movs	r3, #3
 80021a2:	e2b2      	b.n	800270a <HAL_RCC_OscConfig+0x100e>
 80021a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021a8:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80021ac:	2202      	movs	r2, #2
 80021ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021b4:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	fa93 f2a3 	rbit	r2, r3
 80021be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021c2:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80021c6:	601a      	str	r2, [r3, #0]
 80021c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021cc:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80021d0:	2202      	movs	r2, #2
 80021d2:	601a      	str	r2, [r3, #0]
 80021d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021d8:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	fa93 f2a3 	rbit	r2, r3
 80021e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021e6:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80021ea:	601a      	str	r2, [r3, #0]
  return result;
 80021ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021f0:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80021f4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021f6:	fab3 f383 	clz	r3, r3
 80021fa:	b2db      	uxtb	r3, r3
 80021fc:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002200:	b2db      	uxtb	r3, r3
 8002202:	2b00      	cmp	r3, #0
 8002204:	d102      	bne.n	800220c <HAL_RCC_OscConfig+0xb10>
 8002206:	4b58      	ldr	r3, [pc, #352]	@ (8002368 <HAL_RCC_OscConfig+0xc6c>)
 8002208:	6a1b      	ldr	r3, [r3, #32]
 800220a:	e013      	b.n	8002234 <HAL_RCC_OscConfig+0xb38>
 800220c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002210:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002214:	2202      	movs	r2, #2
 8002216:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002218:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800221c:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	fa93 f2a3 	rbit	r2, r3
 8002226:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800222a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800222e:	601a      	str	r2, [r3, #0]
 8002230:	4b4d      	ldr	r3, [pc, #308]	@ (8002368 <HAL_RCC_OscConfig+0xc6c>)
 8002232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002234:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002238:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 800223c:	2102      	movs	r1, #2
 800223e:	6011      	str	r1, [r2, #0]
 8002240:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002244:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002248:	6812      	ldr	r2, [r2, #0]
 800224a:	fa92 f1a2 	rbit	r1, r2
 800224e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002252:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002256:	6011      	str	r1, [r2, #0]
  return result;
 8002258:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800225c:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002260:	6812      	ldr	r2, [r2, #0]
 8002262:	fab2 f282 	clz	r2, r2
 8002266:	b2d2      	uxtb	r2, r2
 8002268:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800226c:	b2d2      	uxtb	r2, r2
 800226e:	f002 021f 	and.w	r2, r2, #31
 8002272:	2101      	movs	r1, #1
 8002274:	fa01 f202 	lsl.w	r2, r1, r2
 8002278:	4013      	ands	r3, r2
 800227a:	2b00      	cmp	r3, #0
 800227c:	d186      	bne.n	800218c <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800227e:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8002282:	2b01      	cmp	r3, #1
 8002284:	d105      	bne.n	8002292 <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002286:	4b38      	ldr	r3, [pc, #224]	@ (8002368 <HAL_RCC_OscConfig+0xc6c>)
 8002288:	69db      	ldr	r3, [r3, #28]
 800228a:	4a37      	ldr	r2, [pc, #220]	@ (8002368 <HAL_RCC_OscConfig+0xc6c>)
 800228c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002290:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002292:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002296:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	69db      	ldr	r3, [r3, #28]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	f000 8232 	beq.w	8002708 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022a4:	4b30      	ldr	r3, [pc, #192]	@ (8002368 <HAL_RCC_OscConfig+0xc6c>)
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	f003 030c 	and.w	r3, r3, #12
 80022ac:	2b08      	cmp	r3, #8
 80022ae:	f000 8201 	beq.w	80026b4 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022b6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	69db      	ldr	r3, [r3, #28]
 80022be:	2b02      	cmp	r3, #2
 80022c0:	f040 8157 	bne.w	8002572 <HAL_RCC_OscConfig+0xe76>
 80022c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022c8:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80022cc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80022d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022d6:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	fa93 f2a3 	rbit	r2, r3
 80022e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022e4:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80022e8:	601a      	str	r2, [r3, #0]
  return result;
 80022ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022ee:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80022f2:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022f4:	fab3 f383 	clz	r3, r3
 80022f8:	b2db      	uxtb	r3, r3
 80022fa:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80022fe:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002302:	009b      	lsls	r3, r3, #2
 8002304:	461a      	mov	r2, r3
 8002306:	2300      	movs	r3, #0
 8002308:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800230a:	f7fe fe39 	bl	8000f80 <HAL_GetTick>
 800230e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002312:	e009      	b.n	8002328 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002314:	f7fe fe34 	bl	8000f80 <HAL_GetTick>
 8002318:	4602      	mov	r2, r0
 800231a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800231e:	1ad3      	subs	r3, r2, r3
 8002320:	2b02      	cmp	r3, #2
 8002322:	d901      	bls.n	8002328 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8002324:	2303      	movs	r3, #3
 8002326:	e1f0      	b.n	800270a <HAL_RCC_OscConfig+0x100e>
 8002328:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800232c:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002330:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002334:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002336:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800233a:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	fa93 f2a3 	rbit	r2, r3
 8002344:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002348:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800234c:	601a      	str	r2, [r3, #0]
  return result;
 800234e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002352:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002356:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002358:	fab3 f383 	clz	r3, r3
 800235c:	b2db      	uxtb	r3, r3
 800235e:	2b3f      	cmp	r3, #63	@ 0x3f
 8002360:	d804      	bhi.n	800236c <HAL_RCC_OscConfig+0xc70>
 8002362:	4b01      	ldr	r3, [pc, #4]	@ (8002368 <HAL_RCC_OscConfig+0xc6c>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	e029      	b.n	80023bc <HAL_RCC_OscConfig+0xcc0>
 8002368:	40021000 	.word	0x40021000
 800236c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002370:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002374:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002378:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800237a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800237e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	fa93 f2a3 	rbit	r2, r3
 8002388:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800238c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002390:	601a      	str	r2, [r3, #0]
 8002392:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002396:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800239a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800239e:	601a      	str	r2, [r3, #0]
 80023a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023a4:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	fa93 f2a3 	rbit	r2, r3
 80023ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023b2:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80023b6:	601a      	str	r2, [r3, #0]
 80023b8:	4bc3      	ldr	r3, [pc, #780]	@ (80026c8 <HAL_RCC_OscConfig+0xfcc>)
 80023ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023bc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80023c0:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80023c4:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80023c8:	6011      	str	r1, [r2, #0]
 80023ca:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80023ce:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80023d2:	6812      	ldr	r2, [r2, #0]
 80023d4:	fa92 f1a2 	rbit	r1, r2
 80023d8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80023dc:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80023e0:	6011      	str	r1, [r2, #0]
  return result;
 80023e2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80023e6:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80023ea:	6812      	ldr	r2, [r2, #0]
 80023ec:	fab2 f282 	clz	r2, r2
 80023f0:	b2d2      	uxtb	r2, r2
 80023f2:	f042 0220 	orr.w	r2, r2, #32
 80023f6:	b2d2      	uxtb	r2, r2
 80023f8:	f002 021f 	and.w	r2, r2, #31
 80023fc:	2101      	movs	r1, #1
 80023fe:	fa01 f202 	lsl.w	r2, r1, r2
 8002402:	4013      	ands	r3, r2
 8002404:	2b00      	cmp	r3, #0
 8002406:	d185      	bne.n	8002314 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002408:	4baf      	ldr	r3, [pc, #700]	@ (80026c8 <HAL_RCC_OscConfig+0xfcc>)
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002410:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002414:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800241c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002420:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	6a1b      	ldr	r3, [r3, #32]
 8002428:	430b      	orrs	r3, r1
 800242a:	49a7      	ldr	r1, [pc, #668]	@ (80026c8 <HAL_RCC_OscConfig+0xfcc>)
 800242c:	4313      	orrs	r3, r2
 800242e:	604b      	str	r3, [r1, #4]
 8002430:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002434:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002438:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800243c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800243e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002442:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	fa93 f2a3 	rbit	r2, r3
 800244c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002450:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002454:	601a      	str	r2, [r3, #0]
  return result;
 8002456:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800245a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800245e:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002460:	fab3 f383 	clz	r3, r3
 8002464:	b2db      	uxtb	r3, r3
 8002466:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800246a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800246e:	009b      	lsls	r3, r3, #2
 8002470:	461a      	mov	r2, r3
 8002472:	2301      	movs	r3, #1
 8002474:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002476:	f7fe fd83 	bl	8000f80 <HAL_GetTick>
 800247a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800247e:	e009      	b.n	8002494 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002480:	f7fe fd7e 	bl	8000f80 <HAL_GetTick>
 8002484:	4602      	mov	r2, r0
 8002486:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800248a:	1ad3      	subs	r3, r2, r3
 800248c:	2b02      	cmp	r3, #2
 800248e:	d901      	bls.n	8002494 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8002490:	2303      	movs	r3, #3
 8002492:	e13a      	b.n	800270a <HAL_RCC_OscConfig+0x100e>
 8002494:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002498:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800249c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80024a0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024a6:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	fa93 f2a3 	rbit	r2, r3
 80024b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024b4:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80024b8:	601a      	str	r2, [r3, #0]
  return result;
 80024ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024be:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80024c2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80024c4:	fab3 f383 	clz	r3, r3
 80024c8:	b2db      	uxtb	r3, r3
 80024ca:	2b3f      	cmp	r3, #63	@ 0x3f
 80024cc:	d802      	bhi.n	80024d4 <HAL_RCC_OscConfig+0xdd8>
 80024ce:	4b7e      	ldr	r3, [pc, #504]	@ (80026c8 <HAL_RCC_OscConfig+0xfcc>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	e027      	b.n	8002524 <HAL_RCC_OscConfig+0xe28>
 80024d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024d8:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80024dc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80024e0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024e6:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	fa93 f2a3 	rbit	r2, r3
 80024f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024f4:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80024f8:	601a      	str	r2, [r3, #0]
 80024fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024fe:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002502:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002506:	601a      	str	r2, [r3, #0]
 8002508:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800250c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	fa93 f2a3 	rbit	r2, r3
 8002516:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800251a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800251e:	601a      	str	r2, [r3, #0]
 8002520:	4b69      	ldr	r3, [pc, #420]	@ (80026c8 <HAL_RCC_OscConfig+0xfcc>)
 8002522:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002524:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002528:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800252c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002530:	6011      	str	r1, [r2, #0]
 8002532:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002536:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800253a:	6812      	ldr	r2, [r2, #0]
 800253c:	fa92 f1a2 	rbit	r1, r2
 8002540:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002544:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002548:	6011      	str	r1, [r2, #0]
  return result;
 800254a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800254e:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002552:	6812      	ldr	r2, [r2, #0]
 8002554:	fab2 f282 	clz	r2, r2
 8002558:	b2d2      	uxtb	r2, r2
 800255a:	f042 0220 	orr.w	r2, r2, #32
 800255e:	b2d2      	uxtb	r2, r2
 8002560:	f002 021f 	and.w	r2, r2, #31
 8002564:	2101      	movs	r1, #1
 8002566:	fa01 f202 	lsl.w	r2, r1, r2
 800256a:	4013      	ands	r3, r2
 800256c:	2b00      	cmp	r3, #0
 800256e:	d087      	beq.n	8002480 <HAL_RCC_OscConfig+0xd84>
 8002570:	e0ca      	b.n	8002708 <HAL_RCC_OscConfig+0x100c>
 8002572:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002576:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 800257a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800257e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002580:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002584:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	fa93 f2a3 	rbit	r2, r3
 800258e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002592:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002596:	601a      	str	r2, [r3, #0]
  return result;
 8002598:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800259c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80025a0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025a2:	fab3 f383 	clz	r3, r3
 80025a6:	b2db      	uxtb	r3, r3
 80025a8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80025ac:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80025b0:	009b      	lsls	r3, r3, #2
 80025b2:	461a      	mov	r2, r3
 80025b4:	2300      	movs	r3, #0
 80025b6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025b8:	f7fe fce2 	bl	8000f80 <HAL_GetTick>
 80025bc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025c0:	e009      	b.n	80025d6 <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025c2:	f7fe fcdd 	bl	8000f80 <HAL_GetTick>
 80025c6:	4602      	mov	r2, r0
 80025c8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	2b02      	cmp	r3, #2
 80025d0:	d901      	bls.n	80025d6 <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 80025d2:	2303      	movs	r3, #3
 80025d4:	e099      	b.n	800270a <HAL_RCC_OscConfig+0x100e>
 80025d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025da:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80025de:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80025e2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025e8:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	fa93 f2a3 	rbit	r2, r3
 80025f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025f6:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80025fa:	601a      	str	r2, [r3, #0]
  return result;
 80025fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002600:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002604:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002606:	fab3 f383 	clz	r3, r3
 800260a:	b2db      	uxtb	r3, r3
 800260c:	2b3f      	cmp	r3, #63	@ 0x3f
 800260e:	d802      	bhi.n	8002616 <HAL_RCC_OscConfig+0xf1a>
 8002610:	4b2d      	ldr	r3, [pc, #180]	@ (80026c8 <HAL_RCC_OscConfig+0xfcc>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	e027      	b.n	8002666 <HAL_RCC_OscConfig+0xf6a>
 8002616:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800261a:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800261e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002622:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002624:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002628:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	fa93 f2a3 	rbit	r2, r3
 8002632:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002636:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800263a:	601a      	str	r2, [r3, #0]
 800263c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002640:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002644:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002648:	601a      	str	r2, [r3, #0]
 800264a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800264e:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	fa93 f2a3 	rbit	r2, r3
 8002658:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800265c:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002660:	601a      	str	r2, [r3, #0]
 8002662:	4b19      	ldr	r3, [pc, #100]	@ (80026c8 <HAL_RCC_OscConfig+0xfcc>)
 8002664:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002666:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800266a:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 800266e:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002672:	6011      	str	r1, [r2, #0]
 8002674:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002678:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 800267c:	6812      	ldr	r2, [r2, #0]
 800267e:	fa92 f1a2 	rbit	r1, r2
 8002682:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002686:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 800268a:	6011      	str	r1, [r2, #0]
  return result;
 800268c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002690:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002694:	6812      	ldr	r2, [r2, #0]
 8002696:	fab2 f282 	clz	r2, r2
 800269a:	b2d2      	uxtb	r2, r2
 800269c:	f042 0220 	orr.w	r2, r2, #32
 80026a0:	b2d2      	uxtb	r2, r2
 80026a2:	f002 021f 	and.w	r2, r2, #31
 80026a6:	2101      	movs	r1, #1
 80026a8:	fa01 f202 	lsl.w	r2, r1, r2
 80026ac:	4013      	ands	r3, r2
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d187      	bne.n	80025c2 <HAL_RCC_OscConfig+0xec6>
 80026b2:	e029      	b.n	8002708 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026b8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	69db      	ldr	r3, [r3, #28]
 80026c0:	2b01      	cmp	r3, #1
 80026c2:	d103      	bne.n	80026cc <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 80026c4:	2301      	movs	r3, #1
 80026c6:	e020      	b.n	800270a <HAL_RCC_OscConfig+0x100e>
 80026c8:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80026cc:	4b11      	ldr	r3, [pc, #68]	@ (8002714 <HAL_RCC_OscConfig+0x1018>)
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80026d4:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80026d8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80026dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026e0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	6a1b      	ldr	r3, [r3, #32]
 80026e8:	429a      	cmp	r2, r3
 80026ea:	d10b      	bne.n	8002704 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80026ec:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80026f0:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80026f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026f8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002700:	429a      	cmp	r2, r3
 8002702:	d001      	beq.n	8002708 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	e000      	b.n	800270a <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8002708:	2300      	movs	r3, #0
}
 800270a:	4618      	mov	r0, r3
 800270c:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}
 8002714:	40021000 	.word	0x40021000

08002718 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b09e      	sub	sp, #120	@ 0x78
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
 8002720:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002722:	2300      	movs	r3, #0
 8002724:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d101      	bne.n	8002730 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800272c:	2301      	movs	r3, #1
 800272e:	e154      	b.n	80029da <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002730:	4b89      	ldr	r3, [pc, #548]	@ (8002958 <HAL_RCC_ClockConfig+0x240>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f003 0307 	and.w	r3, r3, #7
 8002738:	683a      	ldr	r2, [r7, #0]
 800273a:	429a      	cmp	r2, r3
 800273c:	d910      	bls.n	8002760 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800273e:	4b86      	ldr	r3, [pc, #536]	@ (8002958 <HAL_RCC_ClockConfig+0x240>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f023 0207 	bic.w	r2, r3, #7
 8002746:	4984      	ldr	r1, [pc, #528]	@ (8002958 <HAL_RCC_ClockConfig+0x240>)
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	4313      	orrs	r3, r2
 800274c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800274e:	4b82      	ldr	r3, [pc, #520]	@ (8002958 <HAL_RCC_ClockConfig+0x240>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f003 0307 	and.w	r3, r3, #7
 8002756:	683a      	ldr	r2, [r7, #0]
 8002758:	429a      	cmp	r2, r3
 800275a:	d001      	beq.n	8002760 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800275c:	2301      	movs	r3, #1
 800275e:	e13c      	b.n	80029da <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f003 0302 	and.w	r3, r3, #2
 8002768:	2b00      	cmp	r3, #0
 800276a:	d008      	beq.n	800277e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800276c:	4b7b      	ldr	r3, [pc, #492]	@ (800295c <HAL_RCC_ClockConfig+0x244>)
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	4978      	ldr	r1, [pc, #480]	@ (800295c <HAL_RCC_ClockConfig+0x244>)
 800277a:	4313      	orrs	r3, r2
 800277c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f003 0301 	and.w	r3, r3, #1
 8002786:	2b00      	cmp	r3, #0
 8002788:	f000 80cd 	beq.w	8002926 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	2b01      	cmp	r3, #1
 8002792:	d137      	bne.n	8002804 <HAL_RCC_ClockConfig+0xec>
 8002794:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002798:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800279a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800279c:	fa93 f3a3 	rbit	r3, r3
 80027a0:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80027a2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027a4:	fab3 f383 	clz	r3, r3
 80027a8:	b2db      	uxtb	r3, r3
 80027aa:	2b3f      	cmp	r3, #63	@ 0x3f
 80027ac:	d802      	bhi.n	80027b4 <HAL_RCC_ClockConfig+0x9c>
 80027ae:	4b6b      	ldr	r3, [pc, #428]	@ (800295c <HAL_RCC_ClockConfig+0x244>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	e00f      	b.n	80027d4 <HAL_RCC_ClockConfig+0xbc>
 80027b4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80027b8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027ba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80027bc:	fa93 f3a3 	rbit	r3, r3
 80027c0:	667b      	str	r3, [r7, #100]	@ 0x64
 80027c2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80027c6:	663b      	str	r3, [r7, #96]	@ 0x60
 80027c8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80027ca:	fa93 f3a3 	rbit	r3, r3
 80027ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80027d0:	4b62      	ldr	r3, [pc, #392]	@ (800295c <HAL_RCC_ClockConfig+0x244>)
 80027d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027d4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80027d8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80027da:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80027dc:	fa92 f2a2 	rbit	r2, r2
 80027e0:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 80027e2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80027e4:	fab2 f282 	clz	r2, r2
 80027e8:	b2d2      	uxtb	r2, r2
 80027ea:	f042 0220 	orr.w	r2, r2, #32
 80027ee:	b2d2      	uxtb	r2, r2
 80027f0:	f002 021f 	and.w	r2, r2, #31
 80027f4:	2101      	movs	r1, #1
 80027f6:	fa01 f202 	lsl.w	r2, r1, r2
 80027fa:	4013      	ands	r3, r2
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d171      	bne.n	80028e4 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002800:	2301      	movs	r3, #1
 8002802:	e0ea      	b.n	80029da <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	2b02      	cmp	r3, #2
 800280a:	d137      	bne.n	800287c <HAL_RCC_ClockConfig+0x164>
 800280c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002810:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002812:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002814:	fa93 f3a3 	rbit	r3, r3
 8002818:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800281a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800281c:	fab3 f383 	clz	r3, r3
 8002820:	b2db      	uxtb	r3, r3
 8002822:	2b3f      	cmp	r3, #63	@ 0x3f
 8002824:	d802      	bhi.n	800282c <HAL_RCC_ClockConfig+0x114>
 8002826:	4b4d      	ldr	r3, [pc, #308]	@ (800295c <HAL_RCC_ClockConfig+0x244>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	e00f      	b.n	800284c <HAL_RCC_ClockConfig+0x134>
 800282c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002830:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002832:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002834:	fa93 f3a3 	rbit	r3, r3
 8002838:	647b      	str	r3, [r7, #68]	@ 0x44
 800283a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800283e:	643b      	str	r3, [r7, #64]	@ 0x40
 8002840:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002842:	fa93 f3a3 	rbit	r3, r3
 8002846:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002848:	4b44      	ldr	r3, [pc, #272]	@ (800295c <HAL_RCC_ClockConfig+0x244>)
 800284a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800284c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002850:	63ba      	str	r2, [r7, #56]	@ 0x38
 8002852:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002854:	fa92 f2a2 	rbit	r2, r2
 8002858:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 800285a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800285c:	fab2 f282 	clz	r2, r2
 8002860:	b2d2      	uxtb	r2, r2
 8002862:	f042 0220 	orr.w	r2, r2, #32
 8002866:	b2d2      	uxtb	r2, r2
 8002868:	f002 021f 	and.w	r2, r2, #31
 800286c:	2101      	movs	r1, #1
 800286e:	fa01 f202 	lsl.w	r2, r1, r2
 8002872:	4013      	ands	r3, r2
 8002874:	2b00      	cmp	r3, #0
 8002876:	d135      	bne.n	80028e4 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002878:	2301      	movs	r3, #1
 800287a:	e0ae      	b.n	80029da <HAL_RCC_ClockConfig+0x2c2>
 800287c:	2302      	movs	r3, #2
 800287e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002882:	fa93 f3a3 	rbit	r3, r3
 8002886:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002888:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800288a:	fab3 f383 	clz	r3, r3
 800288e:	b2db      	uxtb	r3, r3
 8002890:	2b3f      	cmp	r3, #63	@ 0x3f
 8002892:	d802      	bhi.n	800289a <HAL_RCC_ClockConfig+0x182>
 8002894:	4b31      	ldr	r3, [pc, #196]	@ (800295c <HAL_RCC_ClockConfig+0x244>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	e00d      	b.n	80028b6 <HAL_RCC_ClockConfig+0x19e>
 800289a:	2302      	movs	r3, #2
 800289c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800289e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028a0:	fa93 f3a3 	rbit	r3, r3
 80028a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80028a6:	2302      	movs	r3, #2
 80028a8:	623b      	str	r3, [r7, #32]
 80028aa:	6a3b      	ldr	r3, [r7, #32]
 80028ac:	fa93 f3a3 	rbit	r3, r3
 80028b0:	61fb      	str	r3, [r7, #28]
 80028b2:	4b2a      	ldr	r3, [pc, #168]	@ (800295c <HAL_RCC_ClockConfig+0x244>)
 80028b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028b6:	2202      	movs	r2, #2
 80028b8:	61ba      	str	r2, [r7, #24]
 80028ba:	69ba      	ldr	r2, [r7, #24]
 80028bc:	fa92 f2a2 	rbit	r2, r2
 80028c0:	617a      	str	r2, [r7, #20]
  return result;
 80028c2:	697a      	ldr	r2, [r7, #20]
 80028c4:	fab2 f282 	clz	r2, r2
 80028c8:	b2d2      	uxtb	r2, r2
 80028ca:	f042 0220 	orr.w	r2, r2, #32
 80028ce:	b2d2      	uxtb	r2, r2
 80028d0:	f002 021f 	and.w	r2, r2, #31
 80028d4:	2101      	movs	r1, #1
 80028d6:	fa01 f202 	lsl.w	r2, r1, r2
 80028da:	4013      	ands	r3, r2
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d101      	bne.n	80028e4 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80028e0:	2301      	movs	r3, #1
 80028e2:	e07a      	b.n	80029da <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80028e4:	4b1d      	ldr	r3, [pc, #116]	@ (800295c <HAL_RCC_ClockConfig+0x244>)
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	f023 0203 	bic.w	r2, r3, #3
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	491a      	ldr	r1, [pc, #104]	@ (800295c <HAL_RCC_ClockConfig+0x244>)
 80028f2:	4313      	orrs	r3, r2
 80028f4:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80028f6:	f7fe fb43 	bl	8000f80 <HAL_GetTick>
 80028fa:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028fc:	e00a      	b.n	8002914 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028fe:	f7fe fb3f 	bl	8000f80 <HAL_GetTick>
 8002902:	4602      	mov	r2, r0
 8002904:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002906:	1ad3      	subs	r3, r2, r3
 8002908:	f241 3288 	movw	r2, #5000	@ 0x1388
 800290c:	4293      	cmp	r3, r2
 800290e:	d901      	bls.n	8002914 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8002910:	2303      	movs	r3, #3
 8002912:	e062      	b.n	80029da <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002914:	4b11      	ldr	r3, [pc, #68]	@ (800295c <HAL_RCC_ClockConfig+0x244>)
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	f003 020c 	and.w	r2, r3, #12
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	009b      	lsls	r3, r3, #2
 8002922:	429a      	cmp	r2, r3
 8002924:	d1eb      	bne.n	80028fe <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002926:	4b0c      	ldr	r3, [pc, #48]	@ (8002958 <HAL_RCC_ClockConfig+0x240>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 0307 	and.w	r3, r3, #7
 800292e:	683a      	ldr	r2, [r7, #0]
 8002930:	429a      	cmp	r2, r3
 8002932:	d215      	bcs.n	8002960 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002934:	4b08      	ldr	r3, [pc, #32]	@ (8002958 <HAL_RCC_ClockConfig+0x240>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f023 0207 	bic.w	r2, r3, #7
 800293c:	4906      	ldr	r1, [pc, #24]	@ (8002958 <HAL_RCC_ClockConfig+0x240>)
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	4313      	orrs	r3, r2
 8002942:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002944:	4b04      	ldr	r3, [pc, #16]	@ (8002958 <HAL_RCC_ClockConfig+0x240>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f003 0307 	and.w	r3, r3, #7
 800294c:	683a      	ldr	r2, [r7, #0]
 800294e:	429a      	cmp	r2, r3
 8002950:	d006      	beq.n	8002960 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e041      	b.n	80029da <HAL_RCC_ClockConfig+0x2c2>
 8002956:	bf00      	nop
 8002958:	40022000 	.word	0x40022000
 800295c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f003 0304 	and.w	r3, r3, #4
 8002968:	2b00      	cmp	r3, #0
 800296a:	d008      	beq.n	800297e <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800296c:	4b1d      	ldr	r3, [pc, #116]	@ (80029e4 <HAL_RCC_ClockConfig+0x2cc>)
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	491a      	ldr	r1, [pc, #104]	@ (80029e4 <HAL_RCC_ClockConfig+0x2cc>)
 800297a:	4313      	orrs	r3, r2
 800297c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f003 0308 	and.w	r3, r3, #8
 8002986:	2b00      	cmp	r3, #0
 8002988:	d009      	beq.n	800299e <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800298a:	4b16      	ldr	r3, [pc, #88]	@ (80029e4 <HAL_RCC_ClockConfig+0x2cc>)
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	691b      	ldr	r3, [r3, #16]
 8002996:	00db      	lsls	r3, r3, #3
 8002998:	4912      	ldr	r1, [pc, #72]	@ (80029e4 <HAL_RCC_ClockConfig+0x2cc>)
 800299a:	4313      	orrs	r3, r2
 800299c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800299e:	f000 f829 	bl	80029f4 <HAL_RCC_GetSysClockFreq>
 80029a2:	4601      	mov	r1, r0
 80029a4:	4b0f      	ldr	r3, [pc, #60]	@ (80029e4 <HAL_RCC_ClockConfig+0x2cc>)
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80029ac:	22f0      	movs	r2, #240	@ 0xf0
 80029ae:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029b0:	693a      	ldr	r2, [r7, #16]
 80029b2:	fa92 f2a2 	rbit	r2, r2
 80029b6:	60fa      	str	r2, [r7, #12]
  return result;
 80029b8:	68fa      	ldr	r2, [r7, #12]
 80029ba:	fab2 f282 	clz	r2, r2
 80029be:	b2d2      	uxtb	r2, r2
 80029c0:	40d3      	lsrs	r3, r2
 80029c2:	4a09      	ldr	r2, [pc, #36]	@ (80029e8 <HAL_RCC_ClockConfig+0x2d0>)
 80029c4:	5cd3      	ldrb	r3, [r2, r3]
 80029c6:	fa21 f303 	lsr.w	r3, r1, r3
 80029ca:	4a08      	ldr	r2, [pc, #32]	@ (80029ec <HAL_RCC_ClockConfig+0x2d4>)
 80029cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80029ce:	4b08      	ldr	r3, [pc, #32]	@ (80029f0 <HAL_RCC_ClockConfig+0x2d8>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4618      	mov	r0, r3
 80029d4:	f7fe fa90 	bl	8000ef8 <HAL_InitTick>
  
  return HAL_OK;
 80029d8:	2300      	movs	r3, #0
}
 80029da:	4618      	mov	r0, r3
 80029dc:	3778      	adds	r7, #120	@ 0x78
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}
 80029e2:	bf00      	nop
 80029e4:	40021000 	.word	0x40021000
 80029e8:	0800338c 	.word	0x0800338c
 80029ec:	20000098 	.word	0x20000098
 80029f0:	2000009c 	.word	0x2000009c

080029f4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b087      	sub	sp, #28
 80029f8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80029fa:	2300      	movs	r3, #0
 80029fc:	60fb      	str	r3, [r7, #12]
 80029fe:	2300      	movs	r3, #0
 8002a00:	60bb      	str	r3, [r7, #8]
 8002a02:	2300      	movs	r3, #0
 8002a04:	617b      	str	r3, [r7, #20]
 8002a06:	2300      	movs	r3, #0
 8002a08:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002a0e:	4b1e      	ldr	r3, [pc, #120]	@ (8002a88 <HAL_RCC_GetSysClockFreq+0x94>)
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	f003 030c 	and.w	r3, r3, #12
 8002a1a:	2b04      	cmp	r3, #4
 8002a1c:	d002      	beq.n	8002a24 <HAL_RCC_GetSysClockFreq+0x30>
 8002a1e:	2b08      	cmp	r3, #8
 8002a20:	d003      	beq.n	8002a2a <HAL_RCC_GetSysClockFreq+0x36>
 8002a22:	e026      	b.n	8002a72 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002a24:	4b19      	ldr	r3, [pc, #100]	@ (8002a8c <HAL_RCC_GetSysClockFreq+0x98>)
 8002a26:	613b      	str	r3, [r7, #16]
      break;
 8002a28:	e026      	b.n	8002a78 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	0c9b      	lsrs	r3, r3, #18
 8002a2e:	f003 030f 	and.w	r3, r3, #15
 8002a32:	4a17      	ldr	r2, [pc, #92]	@ (8002a90 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002a34:	5cd3      	ldrb	r3, [r2, r3]
 8002a36:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8002a38:	4b13      	ldr	r3, [pc, #76]	@ (8002a88 <HAL_RCC_GetSysClockFreq+0x94>)
 8002a3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a3c:	f003 030f 	and.w	r3, r3, #15
 8002a40:	4a14      	ldr	r2, [pc, #80]	@ (8002a94 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002a42:	5cd3      	ldrb	r3, [r2, r3]
 8002a44:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d008      	beq.n	8002a62 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002a50:	4a0e      	ldr	r2, [pc, #56]	@ (8002a8c <HAL_RCC_GetSysClockFreq+0x98>)
 8002a52:	68bb      	ldr	r3, [r7, #8]
 8002a54:	fbb2 f2f3 	udiv	r2, r2, r3
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	fb02 f303 	mul.w	r3, r2, r3
 8002a5e:	617b      	str	r3, [r7, #20]
 8002a60:	e004      	b.n	8002a6c <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	4a0c      	ldr	r2, [pc, #48]	@ (8002a98 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002a66:	fb02 f303 	mul.w	r3, r2, r3
 8002a6a:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	613b      	str	r3, [r7, #16]
      break;
 8002a70:	e002      	b.n	8002a78 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002a72:	4b06      	ldr	r3, [pc, #24]	@ (8002a8c <HAL_RCC_GetSysClockFreq+0x98>)
 8002a74:	613b      	str	r3, [r7, #16]
      break;
 8002a76:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a78:	693b      	ldr	r3, [r7, #16]
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	371c      	adds	r7, #28
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a84:	4770      	bx	lr
 8002a86:	bf00      	nop
 8002a88:	40021000 	.word	0x40021000
 8002a8c:	007a1200 	.word	0x007a1200
 8002a90:	0800339c 	.word	0x0800339c
 8002a94:	080033ac 	.word	0x080033ac
 8002a98:	003d0900 	.word	0x003d0900

08002a9c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b092      	sub	sp, #72	@ 0x48
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002aac:	2300      	movs	r3, #0
 8002aae:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	f000 80d2 	beq.w	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ac0:	4b4d      	ldr	r3, [pc, #308]	@ (8002bf8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002ac2:	69db      	ldr	r3, [r3, #28]
 8002ac4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d10e      	bne.n	8002aea <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002acc:	4b4a      	ldr	r3, [pc, #296]	@ (8002bf8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002ace:	69db      	ldr	r3, [r3, #28]
 8002ad0:	4a49      	ldr	r2, [pc, #292]	@ (8002bf8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002ad2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ad6:	61d3      	str	r3, [r2, #28]
 8002ad8:	4b47      	ldr	r3, [pc, #284]	@ (8002bf8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002ada:	69db      	ldr	r3, [r3, #28]
 8002adc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ae0:	60bb      	str	r3, [r7, #8]
 8002ae2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aea:	4b44      	ldr	r3, [pc, #272]	@ (8002bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d118      	bne.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002af6:	4b41      	ldr	r3, [pc, #260]	@ (8002bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a40      	ldr	r2, [pc, #256]	@ (8002bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002afc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b00:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b02:	f7fe fa3d 	bl	8000f80 <HAL_GetTick>
 8002b06:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b08:	e008      	b.n	8002b1c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b0a:	f7fe fa39 	bl	8000f80 <HAL_GetTick>
 8002b0e:	4602      	mov	r2, r0
 8002b10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b12:	1ad3      	subs	r3, r2, r3
 8002b14:	2b64      	cmp	r3, #100	@ 0x64
 8002b16:	d901      	bls.n	8002b1c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002b18:	2303      	movs	r3, #3
 8002b1a:	e167      	b.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0x350>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b1c:	4b37      	ldr	r3, [pc, #220]	@ (8002bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d0f0      	beq.n	8002b0a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002b28:	4b33      	ldr	r3, [pc, #204]	@ (8002bf8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002b2a:	6a1b      	ldr	r3, [r3, #32]
 8002b2c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b30:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002b32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	f000 8082 	beq.w	8002c3e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b42:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002b44:	429a      	cmp	r2, r3
 8002b46:	d07a      	beq.n	8002c3e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002b48:	4b2b      	ldr	r3, [pc, #172]	@ (8002bf8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002b4a:	6a1b      	ldr	r3, [r3, #32]
 8002b4c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b50:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002b52:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002b56:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b5a:	fa93 f3a3 	rbit	r3, r3
 8002b5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002b60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002b62:	fab3 f383 	clz	r3, r3
 8002b66:	b2db      	uxtb	r3, r3
 8002b68:	461a      	mov	r2, r3
 8002b6a:	4b25      	ldr	r3, [pc, #148]	@ (8002c00 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002b6c:	4413      	add	r3, r2
 8002b6e:	009b      	lsls	r3, r3, #2
 8002b70:	461a      	mov	r2, r3
 8002b72:	2301      	movs	r3, #1
 8002b74:	6013      	str	r3, [r2, #0]
 8002b76:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002b7a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b7e:	fa93 f3a3 	rbit	r3, r3
 8002b82:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002b84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002b86:	fab3 f383 	clz	r3, r3
 8002b8a:	b2db      	uxtb	r3, r3
 8002b8c:	461a      	mov	r2, r3
 8002b8e:	4b1c      	ldr	r3, [pc, #112]	@ (8002c00 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002b90:	4413      	add	r3, r2
 8002b92:	009b      	lsls	r3, r3, #2
 8002b94:	461a      	mov	r2, r3
 8002b96:	2300      	movs	r3, #0
 8002b98:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002b9a:	4a17      	ldr	r2, [pc, #92]	@ (8002bf8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002b9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b9e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002ba0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ba2:	f003 0301 	and.w	r3, r3, #1
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d049      	beq.n	8002c3e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002baa:	f7fe f9e9 	bl	8000f80 <HAL_GetTick>
 8002bae:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bb0:	e00a      	b.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bb2:	f7fe f9e5 	bl	8000f80 <HAL_GetTick>
 8002bb6:	4602      	mov	r2, r0
 8002bb8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002bba:	1ad3      	subs	r3, r2, r3
 8002bbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d901      	bls.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002bc4:	2303      	movs	r3, #3
 8002bc6:	e111      	b.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0x350>
 8002bc8:	2302      	movs	r3, #2
 8002bca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bce:	fa93 f3a3 	rbit	r3, r3
 8002bd2:	627b      	str	r3, [r7, #36]	@ 0x24
 8002bd4:	2302      	movs	r3, #2
 8002bd6:	623b      	str	r3, [r7, #32]
 8002bd8:	6a3b      	ldr	r3, [r7, #32]
 8002bda:	fa93 f3a3 	rbit	r3, r3
 8002bde:	61fb      	str	r3, [r7, #28]
  return result;
 8002be0:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002be2:	fab3 f383 	clz	r3, r3
 8002be6:	b2db      	uxtb	r3, r3
 8002be8:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d108      	bne.n	8002c04 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8002bf2:	4b01      	ldr	r3, [pc, #4]	@ (8002bf8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002bf4:	6a1b      	ldr	r3, [r3, #32]
 8002bf6:	e00d      	b.n	8002c14 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8002bf8:	40021000 	.word	0x40021000
 8002bfc:	40007000 	.word	0x40007000
 8002c00:	10908100 	.word	0x10908100
 8002c04:	2302      	movs	r3, #2
 8002c06:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c08:	69bb      	ldr	r3, [r7, #24]
 8002c0a:	fa93 f3a3 	rbit	r3, r3
 8002c0e:	617b      	str	r3, [r7, #20]
 8002c10:	4b78      	ldr	r3, [pc, #480]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c14:	2202      	movs	r2, #2
 8002c16:	613a      	str	r2, [r7, #16]
 8002c18:	693a      	ldr	r2, [r7, #16]
 8002c1a:	fa92 f2a2 	rbit	r2, r2
 8002c1e:	60fa      	str	r2, [r7, #12]
  return result;
 8002c20:	68fa      	ldr	r2, [r7, #12]
 8002c22:	fab2 f282 	clz	r2, r2
 8002c26:	b2d2      	uxtb	r2, r2
 8002c28:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002c2c:	b2d2      	uxtb	r2, r2
 8002c2e:	f002 021f 	and.w	r2, r2, #31
 8002c32:	2101      	movs	r1, #1
 8002c34:	fa01 f202 	lsl.w	r2, r1, r2
 8002c38:	4013      	ands	r3, r2
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d0b9      	beq.n	8002bb2 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002c3e:	4b6d      	ldr	r3, [pc, #436]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002c40:	6a1b      	ldr	r3, [r3, #32]
 8002c42:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	496a      	ldr	r1, [pc, #424]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002c50:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002c54:	2b01      	cmp	r3, #1
 8002c56:	d105      	bne.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c58:	4b66      	ldr	r3, [pc, #408]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002c5a:	69db      	ldr	r3, [r3, #28]
 8002c5c:	4a65      	ldr	r2, [pc, #404]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002c5e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c62:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f003 0301 	and.w	r3, r3, #1
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d008      	beq.n	8002c82 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002c70:	4b60      	ldr	r3, [pc, #384]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002c72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c74:	f023 0203 	bic.w	r2, r3, #3
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	495d      	ldr	r1, [pc, #372]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f003 0302 	and.w	r3, r3, #2
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d008      	beq.n	8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002c8e:	4b59      	ldr	r3, [pc, #356]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002c90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c92:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	68db      	ldr	r3, [r3, #12]
 8002c9a:	4956      	ldr	r1, [pc, #344]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f003 0304 	and.w	r3, r3, #4
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d008      	beq.n	8002cbe <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002cac:	4b51      	ldr	r3, [pc, #324]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002cae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cb0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	691b      	ldr	r3, [r3, #16]
 8002cb8:	494e      	ldr	r1, [pc, #312]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 0320 	and.w	r3, r3, #32
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d008      	beq.n	8002cdc <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002cca:	4b4a      	ldr	r3, [pc, #296]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cce:	f023 0210 	bic.w	r2, r3, #16
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	69db      	ldr	r3, [r3, #28]
 8002cd6:	4947      	ldr	r1, [pc, #284]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002cd8:	4313      	orrs	r3, r2
 8002cda:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d008      	beq.n	8002cfa <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002ce8:	4b42      	ldr	r3, [pc, #264]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cf4:	493f      	ldr	r1, [pc, #252]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d008      	beq.n	8002d18 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002d06:	4b3b      	ldr	r3, [pc, #236]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d0a:	f023 0220 	bic.w	r2, r3, #32
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6a1b      	ldr	r3, [r3, #32]
 8002d12:	4938      	ldr	r1, [pc, #224]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002d14:	4313      	orrs	r3, r2
 8002d16:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f003 0308 	and.w	r3, r3, #8
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d008      	beq.n	8002d36 <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002d24:	4b33      	ldr	r3, [pc, #204]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002d26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d28:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	695b      	ldr	r3, [r3, #20]
 8002d30:	4930      	ldr	r1, [pc, #192]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002d32:	4313      	orrs	r3, r2
 8002d34:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f003 0310 	and.w	r3, r3, #16
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d008      	beq.n	8002d54 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002d42:	4b2c      	ldr	r3, [pc, #176]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d46:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	699b      	ldr	r3, [r3, #24]
 8002d4e:	4929      	ldr	r1, [pc, #164]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002d50:	4313      	orrs	r3, r2
 8002d52:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d008      	beq.n	8002d72 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002d60:	4b24      	ldr	r3, [pc, #144]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d6c:	4921      	ldr	r1, [pc, #132]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d008      	beq.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002d7e:	4b1d      	ldr	r3, [pc, #116]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002d80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d82:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d8a:	491a      	ldr	r1, [pc, #104]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d008      	beq.n	8002dae <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002d9c:	4b15      	ldr	r3, [pc, #84]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002d9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002da0:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002da8:	4912      	ldr	r1, [pc, #72]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002daa:	4313      	orrs	r3, r2
 8002dac:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d008      	beq.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002dba:	4b0e      	ldr	r3, [pc, #56]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dbe:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dc6:	490b      	ldr	r1, [pc, #44]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d008      	beq.n	8002dea <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8002dd8:	4b06      	ldr	r3, [pc, #24]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002dda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ddc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002de4:	4903      	ldr	r1, [pc, #12]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002de6:	4313      	orrs	r3, r2
 8002de8:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002dea:	2300      	movs	r3, #0
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	3748      	adds	r7, #72	@ 0x48
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}
 8002df4:	40021000 	.word	0x40021000

08002df8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b084      	sub	sp, #16
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d101      	bne.n	8002e0a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	e09d      	b.n	8002f46 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d108      	bne.n	8002e24 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002e1a:	d009      	beq.n	8002e30 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	61da      	str	r2, [r3, #28]
 8002e22:	e005      	b.n	8002e30 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2200      	movs	r2, #0
 8002e28:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2200      	movs	r2, #0
 8002e34:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002e3c:	b2db      	uxtb	r3, r3
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d106      	bne.n	8002e50 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2200      	movs	r2, #0
 8002e46:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002e4a:	6878      	ldr	r0, [r7, #4]
 8002e4c:	f7fd fd96 	bl	800097c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2202      	movs	r2, #2
 8002e54:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002e66:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	68db      	ldr	r3, [r3, #12]
 8002e6c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002e70:	d902      	bls.n	8002e78 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002e72:	2300      	movs	r3, #0
 8002e74:	60fb      	str	r3, [r7, #12]
 8002e76:	e002      	b.n	8002e7e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002e78:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002e7c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	68db      	ldr	r3, [r3, #12]
 8002e82:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8002e86:	d007      	beq.n	8002e98 <HAL_SPI_Init+0xa0>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	68db      	ldr	r3, [r3, #12]
 8002e8c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002e90:	d002      	beq.n	8002e98 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2200      	movs	r2, #0
 8002e96:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002ea8:	431a      	orrs	r2, r3
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	691b      	ldr	r3, [r3, #16]
 8002eae:	f003 0302 	and.w	r3, r3, #2
 8002eb2:	431a      	orrs	r2, r3
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	695b      	ldr	r3, [r3, #20]
 8002eb8:	f003 0301 	and.w	r3, r3, #1
 8002ebc:	431a      	orrs	r2, r3
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	699b      	ldr	r3, [r3, #24]
 8002ec2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ec6:	431a      	orrs	r2, r3
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	69db      	ldr	r3, [r3, #28]
 8002ecc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002ed0:	431a      	orrs	r2, r3
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6a1b      	ldr	r3, [r3, #32]
 8002ed6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002eda:	ea42 0103 	orr.w	r1, r2, r3
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ee2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	430a      	orrs	r2, r1
 8002eec:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	699b      	ldr	r3, [r3, #24]
 8002ef2:	0c1b      	lsrs	r3, r3, #16
 8002ef4:	f003 0204 	and.w	r2, r3, #4
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002efc:	f003 0310 	and.w	r3, r3, #16
 8002f00:	431a      	orrs	r2, r3
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f06:	f003 0308 	and.w	r3, r3, #8
 8002f0a:	431a      	orrs	r2, r3
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	68db      	ldr	r3, [r3, #12]
 8002f10:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002f14:	ea42 0103 	orr.w	r1, r2, r3
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	430a      	orrs	r2, r1
 8002f24:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	69da      	ldr	r2, [r3, #28]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f34:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2201      	movs	r2, #1
 8002f40:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8002f44:	2300      	movs	r3, #0
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	3710      	adds	r7, #16
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}

08002f4e <HAL_TSC_Init>:
  *         in the TSC_InitTypeDef structure and initialize the associated handle.
  * @param  htsc TSC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TSC_Init(TSC_HandleTypeDef *htsc)
{
 8002f4e:	b590      	push	{r4, r7, lr}
 8002f50:	b083      	sub	sp, #12
 8002f52:	af00      	add	r7, sp, #0
 8002f54:	6078      	str	r0, [r7, #4]
  /* Check TSC handle allocation */
  if (htsc == NULL)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d101      	bne.n	8002f60 <HAL_TSC_Init+0x12>
  {
    return HAL_ERROR;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	e072      	b.n	8003046 <HAL_TSC_Init+0xf8>
  assert_param(IS_TSC_MCE_IT(htsc->Init.MaxCountInterrupt));
  assert_param(IS_TSC_GROUP(htsc->Init.ChannelIOs));
  assert_param(IS_TSC_GROUP(htsc->Init.ShieldIOs));
  assert_param(IS_TSC_GROUP(htsc->Init.SamplingIOs));

  if (htsc->State == HAL_TSC_STATE_RESET)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f66:	b2db      	uxtb	r3, r3
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d106      	bne.n	8002f7a <HAL_TSC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htsc->Lock = HAL_UNLOCKED;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    htsc->MspInitCallback(htsc);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_TSC_MspInit(htsc);
 8002f74:	6878      	ldr	r0, [r7, #4]
 8002f76:	f7fd fd43 	bl	8000a00 <HAL_TSC_MspInit>
#endif /* USE_HAL_TSC_REGISTER_CALLBACKS */
  }

  /* Initialize the TSC state */
  htsc->State = HAL_TSC_STATE_BUSY;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2202      	movs	r2, #2
 8002f7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /*--------------------------------------------------------------------------*/
  /* Set TSC parameters */

  /* Enable TSC */
  htsc->Instance->CR = TSC_CR_TSCE;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	2201      	movs	r2, #1
 8002f88:	601a      	str	r2, [r3, #0]

  /* Set all functions */
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	6819      	ldr	r1, [r3, #0]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	685a      	ldr	r2, [r3, #4]
                         htsc->Init.CTPulseLowLength |
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	689b      	ldr	r3, [r3, #8]
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 8002f98:	431a      	orrs	r2, r3
                         (htsc->Init.SpreadSpectrumDeviation << TSC_CR_SSD_Pos) |
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	691b      	ldr	r3, [r3, #16]
 8002f9e:	045b      	lsls	r3, r3, #17
                         htsc->Init.CTPulseLowLength |
 8002fa0:	431a      	orrs	r2, r3
                         htsc->Init.SpreadSpectrumPrescaler |
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	695b      	ldr	r3, [r3, #20]
                         (htsc->Init.SpreadSpectrumDeviation << TSC_CR_SSD_Pos) |
 8002fa6:	431a      	orrs	r2, r3
                         htsc->Init.PulseGeneratorPrescaler |
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	699b      	ldr	r3, [r3, #24]
                         htsc->Init.SpreadSpectrumPrescaler |
 8002fac:	431a      	orrs	r2, r3
                         htsc->Init.MaxCountValue |
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	69db      	ldr	r3, [r3, #28]
                         htsc->Init.PulseGeneratorPrescaler |
 8002fb2:	431a      	orrs	r2, r3
                         htsc->Init.SynchroPinPolarity |
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                         htsc->Init.MaxCountValue |
 8002fb8:	431a      	orrs	r2, r3
                         htsc->Init.AcquisitionMode);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                         htsc->Init.SynchroPinPolarity |
 8002fbe:	431a      	orrs	r2, r3
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	430a      	orrs	r2, r1
 8002fc6:	601a      	str	r2, [r3, #0]

  /* Spread spectrum */
  if (htsc->Init.SpreadSpectrum == ENABLE)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	7b1b      	ldrb	r3, [r3, #12]
 8002fcc:	2b01      	cmp	r3, #1
 8002fce:	d107      	bne.n	8002fe0 <HAL_TSC_Init+0x92>
  {
    htsc->Instance->CR |= TSC_CR_SSE;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	681a      	ldr	r2, [r3, #0]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002fde:	601a      	str	r2, [r3, #0]
  }

  /* Disable Schmitt trigger hysteresis on all used TSC IOs */
  htsc->Instance->IOHCR = (~(htsc->Init.ChannelIOs | htsc->Init.ShieldIOs | htsc->Init.SamplingIOs));
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fe8:	431a      	orrs	r2, r3
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fee:	431a      	orrs	r2, r3
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	43d2      	mvns	r2, r2
 8002ff6:	611a      	str	r2, [r3, #16]

  /* Set channel and shield IOs */
  htsc->Instance->IOCCR = (htsc->Init.ChannelIOs | htsc->Init.ShieldIOs);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	430a      	orrs	r2, r1
 8003006:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set sampling IOs */
  htsc->Instance->IOSCR = htsc->Init.SamplingIOs;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	687a      	ldr	r2, [r7, #4]
 800300e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003010:	621a      	str	r2, [r3, #32]

  /* Set the groups to be acquired */
  htsc->Instance->IOGCSR = TSC_extract_groups(htsc->Init.ChannelIOs);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681c      	ldr	r4, [r3, #0]
 800301a:	4610      	mov	r0, r2
 800301c:	f000 f90f 	bl	800323e <TSC_extract_groups>
 8003020:	4603      	mov	r3, r0
 8003022:	6323      	str	r3, [r4, #48]	@ 0x30

  /* Disable interrupts */
  htsc->Instance->IER &= (~(TSC_IT_EOA | TSC_IT_MCE));
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	685a      	ldr	r2, [r3, #4]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f022 0203 	bic.w	r2, r2, #3
 8003032:	605a      	str	r2, [r3, #4]

  /* Clear flags */
  htsc->Instance->ICR = (TSC_FLAG_EOA | TSC_FLAG_MCE);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	2203      	movs	r2, #3
 800303a:	609a      	str	r2, [r3, #8]

  /*--------------------------------------------------------------------------*/

  /* Initialize the TSC state */
  htsc->State = HAL_TSC_STATE_READY;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2201      	movs	r2, #1
 8003040:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003044:	2300      	movs	r3, #0
}
 8003046:	4618      	mov	r0, r3
 8003048:	370c      	adds	r7, #12
 800304a:	46bd      	mov	sp, r7
 800304c:	bd90      	pop	{r4, r7, pc}

0800304e <HAL_TSC_Start_IT>:
  * @param  htsc Pointer to a TSC_HandleTypeDef structure that contains
  *         the configuration information for the specified TSC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_TSC_Start_IT(TSC_HandleTypeDef *htsc)
{
 800304e:	b480      	push	{r7}
 8003050:	b083      	sub	sp, #12
 8003052:	af00      	add	r7, sp, #0
 8003054:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TSC_ALL_INSTANCE(htsc->Instance));
  assert_param(IS_TSC_MCE_IT(htsc->Init.MaxCountInterrupt));

  /* Process locked */
  __HAL_LOCK(htsc);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800305c:	2b01      	cmp	r3, #1
 800305e:	d101      	bne.n	8003064 <HAL_TSC_Start_IT+0x16>
 8003060:	2302      	movs	r3, #2
 8003062:	e04b      	b.n	80030fc <HAL_TSC_Start_IT+0xae>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2201      	movs	r2, #1
 8003068:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Change TSC state */
  htsc->State = HAL_TSC_STATE_BUSY;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2202      	movs	r2, #2
 8003070:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable end of acquisition interrupt */
  __HAL_TSC_ENABLE_IT(htsc, TSC_IT_EOA);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	685a      	ldr	r2, [r3, #4]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f042 0201 	orr.w	r2, r2, #1
 8003082:	605a      	str	r2, [r3, #4]

  /* Enable max count error interrupt (optional) */
  if (htsc->Init.MaxCountInterrupt == ENABLE)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800308a:	2b01      	cmp	r3, #1
 800308c:	d108      	bne.n	80030a0 <HAL_TSC_Start_IT+0x52>
  {
    __HAL_TSC_ENABLE_IT(htsc, TSC_IT_MCE);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	685a      	ldr	r2, [r3, #4]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f042 0202 	orr.w	r2, r2, #2
 800309c:	605a      	str	r2, [r3, #4]
 800309e:	e007      	b.n	80030b0 <HAL_TSC_Start_IT+0x62>
  }
  else
  {
    __HAL_TSC_DISABLE_IT(htsc, TSC_IT_MCE);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	685a      	ldr	r2, [r3, #4]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f022 0202 	bic.w	r2, r2, #2
 80030ae:	605a      	str	r2, [r3, #4]
  }

  /* Clear flags */
  __HAL_TSC_CLEAR_FLAG(htsc, (TSC_FLAG_EOA | TSC_FLAG_MCE));
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	2203      	movs	r2, #3
 80030b6:	609a      	str	r2, [r3, #8]

  /* Set touch sensing IOs not acquired to the specified IODefaultMode */
  if (htsc->Init.IODefaultMode == TSC_IODEF_OUT_PP_LOW)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6a1b      	ldr	r3, [r3, #32]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d108      	bne.n	80030d2 <HAL_TSC_Start_IT+0x84>
  {
    __HAL_TSC_SET_IODEF_OUTPPLOW(htsc);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f022 0210 	bic.w	r2, r2, #16
 80030ce:	601a      	str	r2, [r3, #0]
 80030d0:	e007      	b.n	80030e2 <HAL_TSC_Start_IT+0x94>
  }
  else
  {
    __HAL_TSC_SET_IODEF_INFLOAT(htsc);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	681a      	ldr	r2, [r3, #0]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f042 0210 	orr.w	r2, r2, #16
 80030e0:	601a      	str	r2, [r3, #0]
  }

  /* Launch the acquisition */
  __HAL_TSC_START_ACQ(htsc);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	681a      	ldr	r2, [r3, #0]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f042 0202 	orr.w	r2, r2, #2
 80030f0:	601a      	str	r2, [r3, #0]

  /* Process unlocked */
  __HAL_UNLOCK(htsc);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2200      	movs	r2, #0
 80030f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80030fa:	2300      	movs	r3, #0
}
 80030fc:	4618      	mov	r0, r3
 80030fe:	370c      	adds	r7, #12
 8003100:	46bd      	mov	sp, r7
 8003102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003106:	4770      	bx	lr

08003108 <HAL_TSC_GroupGetStatus>:
  *         the configuration information for the specified TSC.
  * @param  gx_index Index of the group
  * @retval Group status
  */
TSC_GroupStatusTypeDef HAL_TSC_GroupGetStatus(const TSC_HandleTypeDef *htsc, uint32_t gx_index)
{
 8003108:	b480      	push	{r7}
 800310a:	b083      	sub	sp, #12
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
 8003110:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TSC_ALL_INSTANCE(htsc->Instance));
  assert_param(IS_TSC_GROUP_INDEX(gx_index));

  /* Return the group status */
  return (__HAL_TSC_GET_GROUP_STATUS(htsc, gx_index));
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	f003 030f 	and.w	r3, r3, #15
 800311e:	3310      	adds	r3, #16
 8003120:	2101      	movs	r1, #1
 8003122:	fa01 f303 	lsl.w	r3, r1, r3
 8003126:	401a      	ands	r2, r3
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	f003 030f 	and.w	r3, r3, #15
 800312e:	3310      	adds	r3, #16
 8003130:	2101      	movs	r1, #1
 8003132:	fa01 f303 	lsl.w	r3, r1, r3
 8003136:	429a      	cmp	r2, r3
 8003138:	bf0c      	ite	eq
 800313a:	2301      	moveq	r3, #1
 800313c:	2300      	movne	r3, #0
 800313e:	b2db      	uxtb	r3, r3
}
 8003140:	4618      	mov	r0, r3
 8003142:	370c      	adds	r7, #12
 8003144:	46bd      	mov	sp, r7
 8003146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314a:	4770      	bx	lr

0800314c <HAL_TSC_GroupGetValue>:
  *         the configuration information for the specified TSC.
  * @param  gx_index Index of the group
  * @retval Acquisition measure
  */
uint32_t HAL_TSC_GroupGetValue(const TSC_HandleTypeDef *htsc, uint32_t gx_index)
{
 800314c:	b480      	push	{r7}
 800314e:	b083      	sub	sp, #12
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
 8003154:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TSC_ALL_INSTANCE(htsc->Instance));
  assert_param(IS_TSC_GROUP_INDEX(gx_index));

  /* Return the group acquisition counter */
  return htsc->Instance->IOGXCR[gx_index];
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681a      	ldr	r2, [r3, #0]
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	330c      	adds	r3, #12
 800315e:	009b      	lsls	r3, r3, #2
 8003160:	4413      	add	r3, r2
 8003162:	685b      	ldr	r3, [r3, #4]
}
 8003164:	4618      	mov	r0, r3
 8003166:	370c      	adds	r7, #12
 8003168:	46bd      	mov	sp, r7
 800316a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316e:	4770      	bx	lr

08003170 <HAL_TSC_IODischarge>:
  *         the configuration information for the specified TSC.
  * @param  choice This parameter can be set to ENABLE or DISABLE.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TSC_IODischarge(TSC_HandleTypeDef *htsc, FunctionalState choice)
{
 8003170:	b480      	push	{r7}
 8003172:	b083      	sub	sp, #12
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
 8003178:	460b      	mov	r3, r1
 800317a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TSC_ALL_INSTANCE(htsc->Instance));

  /* Process locked */
  __HAL_LOCK(htsc);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003182:	2b01      	cmp	r3, #1
 8003184:	d101      	bne.n	800318a <HAL_TSC_IODischarge+0x1a>
 8003186:	2302      	movs	r3, #2
 8003188:	e01c      	b.n	80031c4 <HAL_TSC_IODischarge+0x54>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2201      	movs	r2, #1
 800318e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (choice == ENABLE)
 8003192:	78fb      	ldrb	r3, [r7, #3]
 8003194:	2b01      	cmp	r3, #1
 8003196:	d108      	bne.n	80031aa <HAL_TSC_IODischarge+0x3a>
  {
    __HAL_TSC_SET_IODEF_OUTPPLOW(htsc);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f022 0210 	bic.w	r2, r2, #16
 80031a6:	601a      	str	r2, [r3, #0]
 80031a8:	e007      	b.n	80031ba <HAL_TSC_IODischarge+0x4a>
  }
  else
  {
    __HAL_TSC_SET_IODEF_INFLOAT(htsc);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f042 0210 	orr.w	r2, r2, #16
 80031b8:	601a      	str	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(htsc);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2200      	movs	r2, #0
 80031be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return the group acquisition counter */
  return HAL_OK;
 80031c2:	2300      	movs	r3, #0
}
 80031c4:	4618      	mov	r0, r3
 80031c6:	370c      	adds	r7, #12
 80031c8:	46bd      	mov	sp, r7
 80031ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ce:	4770      	bx	lr

080031d0 <HAL_TSC_IRQHandler>:
  * @param  htsc Pointer to a TSC_HandleTypeDef structure that contains
  *         the configuration information for the specified TSC.
  * @retval None
  */
void HAL_TSC_IRQHandler(TSC_HandleTypeDef *htsc)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b082      	sub	sp, #8
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TSC_ALL_INSTANCE(htsc->Instance));

  /* Check if the end of acquisition occurred */
  if (__HAL_TSC_GET_FLAG(htsc, TSC_FLAG_EOA) != RESET)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	68db      	ldr	r3, [r3, #12]
 80031de:	f003 0301 	and.w	r3, r3, #1
 80031e2:	2b01      	cmp	r3, #1
 80031e4:	d103      	bne.n	80031ee <HAL_TSC_IRQHandler+0x1e>
  {
    /* Clear EOA flag */
    __HAL_TSC_CLEAR_FLAG(htsc, TSC_FLAG_EOA);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	2201      	movs	r2, #1
 80031ec:	609a      	str	r2, [r3, #8]
  }

  /* Check if max count error occurred */
  if (__HAL_TSC_GET_FLAG(htsc, TSC_FLAG_MCE) != RESET)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	68db      	ldr	r3, [r3, #12]
 80031f4:	f003 0302 	and.w	r3, r3, #2
 80031f8:	2b02      	cmp	r3, #2
 80031fa:	d10b      	bne.n	8003214 <HAL_TSC_IRQHandler+0x44>
  {
    /* Clear MCE flag */
    __HAL_TSC_CLEAR_FLAG(htsc, TSC_FLAG_MCE);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	2202      	movs	r2, #2
 8003202:	609a      	str	r2, [r3, #8]
    /* Change TSC state */
    htsc->State = HAL_TSC_STATE_ERROR;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2203      	movs	r2, #3
 8003208:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
#if (USE_HAL_TSC_REGISTER_CALLBACKS == 1)
    htsc->ErrorCallback(htsc);
#else
    /* Conversion completed callback */
    HAL_TSC_ErrorCallback(htsc);
 800320c:	6878      	ldr	r0, [r7, #4]
 800320e:	f000 f80c 	bl	800322a <HAL_TSC_ErrorCallback>
#else
    /* Conversion completed callback */
    HAL_TSC_ConvCpltCallback(htsc);
#endif /* USE_HAL_TSC_REGISTER_CALLBACKS */
  }
}
 8003212:	e006      	b.n	8003222 <HAL_TSC_IRQHandler+0x52>
    htsc->State = HAL_TSC_STATE_READY;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2201      	movs	r2, #1
 8003218:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    HAL_TSC_ConvCpltCallback(htsc);
 800321c:	6878      	ldr	r0, [r7, #4]
 800321e:	f7fd f837 	bl	8000290 <HAL_TSC_ConvCpltCallback>
}
 8003222:	bf00      	nop
 8003224:	3708      	adds	r7, #8
 8003226:	46bd      	mov	sp, r7
 8003228:	bd80      	pop	{r7, pc}

0800322a <HAL_TSC_ErrorCallback>:
  * @param  htsc Pointer to a TSC_HandleTypeDef structure that contains
  *         the configuration information for the specified TSC.
  * @retval None
  */
__weak void HAL_TSC_ErrorCallback(TSC_HandleTypeDef *htsc)
{
 800322a:	b480      	push	{r7}
 800322c:	b083      	sub	sp, #12
 800322e:	af00      	add	r7, sp, #0
 8003230:	6078      	str	r0, [r7, #4]
  UNUSED(htsc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TSC_ErrorCallback could be implemented in the user file.
   */
}
 8003232:	bf00      	nop
 8003234:	370c      	adds	r7, #12
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr

0800323e <TSC_extract_groups>:
  * @brief  Utility function used to set the acquired groups mask.
  * @param  iomask Channels IOs mask
  * @retval Acquired groups mask
  */
static uint32_t TSC_extract_groups(uint32_t iomask)
{
 800323e:	b480      	push	{r7}
 8003240:	b085      	sub	sp, #20
 8003242:	af00      	add	r7, sp, #0
 8003244:	6078      	str	r0, [r7, #4]
  uint32_t groups = 0UL;
 8003246:	2300      	movs	r3, #0
 8003248:	60fb      	str	r3, [r7, #12]
  uint32_t idx;

  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 800324a:	2300      	movs	r3, #0
 800324c:	60bb      	str	r3, [r7, #8]
 800324e:	e011      	b.n	8003274 <TSC_extract_groups+0x36>
  {
    if ((iomask & (0x0FUL << (idx * 4UL))) != 0UL)
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	009b      	lsls	r3, r3, #2
 8003254:	220f      	movs	r2, #15
 8003256:	409a      	lsls	r2, r3
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	4013      	ands	r3, r2
 800325c:	2b00      	cmp	r3, #0
 800325e:	d006      	beq.n	800326e <TSC_extract_groups+0x30>
    {
      groups |= (1UL << idx);
 8003260:	2201      	movs	r2, #1
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	fa02 f303 	lsl.w	r3, r2, r3
 8003268:	68fa      	ldr	r2, [r7, #12]
 800326a:	4313      	orrs	r3, r2
 800326c:	60fb      	str	r3, [r7, #12]
  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	3301      	adds	r3, #1
 8003272:	60bb      	str	r3, [r7, #8]
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	2b07      	cmp	r3, #7
 8003278:	d9ea      	bls.n	8003250 <TSC_extract_groups+0x12>
    }
  }

  return groups;
 800327a:	68fb      	ldr	r3, [r7, #12]
}
 800327c:	4618      	mov	r0, r3
 800327e:	3714      	adds	r7, #20
 8003280:	46bd      	mov	sp, r7
 8003282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003286:	4770      	bx	lr

08003288 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8003288:	b480      	push	{r7}
 800328a:	b085      	sub	sp, #20
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003290:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8003294:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800329c:	b29a      	uxth	r2, r3
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	b29b      	uxth	r3, r3
 80032a2:	43db      	mvns	r3, r3
 80032a4:	b29b      	uxth	r3, r3
 80032a6:	4013      	ands	r3, r2
 80032a8:	b29a      	uxth	r2, r3
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80032b0:	2300      	movs	r3, #0
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	3714      	adds	r7, #20
 80032b6:	46bd      	mov	sp, r7
 80032b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032bc:	4770      	bx	lr

080032be <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80032be:	b480      	push	{r7}
 80032c0:	b085      	sub	sp, #20
 80032c2:	af00      	add	r7, sp, #0
 80032c4:	60f8      	str	r0, [r7, #12]
 80032c6:	1d3b      	adds	r3, r7, #4
 80032c8:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	2201      	movs	r2, #1
 80032d0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	2200      	movs	r2, #0
 80032d8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	2200      	movs	r2, #0
 80032e0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	2200      	movs	r2, #0
 80032e8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 80032ec:	2300      	movs	r3, #0
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	3714      	adds	r7, #20
 80032f2:	46bd      	mov	sp, r7
 80032f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f8:	4770      	bx	lr

080032fa <memset>:
 80032fa:	4402      	add	r2, r0
 80032fc:	4603      	mov	r3, r0
 80032fe:	4293      	cmp	r3, r2
 8003300:	d100      	bne.n	8003304 <memset+0xa>
 8003302:	4770      	bx	lr
 8003304:	f803 1b01 	strb.w	r1, [r3], #1
 8003308:	e7f9      	b.n	80032fe <memset+0x4>
	...

0800330c <__libc_init_array>:
 800330c:	b570      	push	{r4, r5, r6, lr}
 800330e:	4d0d      	ldr	r5, [pc, #52]	@ (8003344 <__libc_init_array+0x38>)
 8003310:	4c0d      	ldr	r4, [pc, #52]	@ (8003348 <__libc_init_array+0x3c>)
 8003312:	1b64      	subs	r4, r4, r5
 8003314:	10a4      	asrs	r4, r4, #2
 8003316:	2600      	movs	r6, #0
 8003318:	42a6      	cmp	r6, r4
 800331a:	d109      	bne.n	8003330 <__libc_init_array+0x24>
 800331c:	4d0b      	ldr	r5, [pc, #44]	@ (800334c <__libc_init_array+0x40>)
 800331e:	4c0c      	ldr	r4, [pc, #48]	@ (8003350 <__libc_init_array+0x44>)
 8003320:	f000 f818 	bl	8003354 <_init>
 8003324:	1b64      	subs	r4, r4, r5
 8003326:	10a4      	asrs	r4, r4, #2
 8003328:	2600      	movs	r6, #0
 800332a:	42a6      	cmp	r6, r4
 800332c:	d105      	bne.n	800333a <__libc_init_array+0x2e>
 800332e:	bd70      	pop	{r4, r5, r6, pc}
 8003330:	f855 3b04 	ldr.w	r3, [r5], #4
 8003334:	4798      	blx	r3
 8003336:	3601      	adds	r6, #1
 8003338:	e7ee      	b.n	8003318 <__libc_init_array+0xc>
 800333a:	f855 3b04 	ldr.w	r3, [r5], #4
 800333e:	4798      	blx	r3
 8003340:	3601      	adds	r6, #1
 8003342:	e7f2      	b.n	800332a <__libc_init_array+0x1e>
 8003344:	080033bc 	.word	0x080033bc
 8003348:	080033bc 	.word	0x080033bc
 800334c:	080033bc 	.word	0x080033bc
 8003350:	080033c0 	.word	0x080033c0

08003354 <_init>:
 8003354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003356:	bf00      	nop
 8003358:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800335a:	bc08      	pop	{r3}
 800335c:	469e      	mov	lr, r3
 800335e:	4770      	bx	lr

08003360 <_fini>:
 8003360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003362:	bf00      	nop
 8003364:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003366:	bc08      	pop	{r3}
 8003368:	469e      	mov	lr, r3
 800336a:	4770      	bx	lr
